
zirconia_v.2.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
<<<<<<< HEAD
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .text         0000e260  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00001080  08016260  08016260  00026260  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  080172e0  080172e0  000301d8  2**0
                  CONTENTS
  5 .ARM          00000008  080172e0  080172e0  000272e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  080172e8  080172e8  000301d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  080172e8  080172e8  000272e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  080172ec  080172ec  000272ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         000001d8  20000000  080172f0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000b18  200001d8  080174c8  000301d8  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000cf0  080174c8  00030cf0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301d8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00030208  2**0
                  CONTENTS, READONLY
 14 .debug_info   000183ed  00000000  00000000  0003024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004849  00000000  00000000  00048638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001650  00000000  00000000  0004ce88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001126  00000000  00000000  0004e4d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001bc47  00000000  00000000  0004f5fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001ca51  00000000  00000000  0006b245  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000a08a3  00000000  00000000  00087c96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006fd8  00000000  00000000  0012853c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  0012f514  2**0
=======
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00002000  2**0
                  ALLOC
  2 .text         0000e194  08008000  08008000  00002000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00001088  08016198  08016198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08017220  08017220  000121d8  2**0
                  CONTENTS
  5 .ARM          00000008  08017220  08017220  00011220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08017228  08017228  000121d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08017228  08017228  00011228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  0801722c  0801722c  0001122c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         000001d8  20000000  08017230  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000b18  200001d8  08017408  000121d8  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000cf0  08017408  00012cf0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000121d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000183fc  00000000  00000000  00012208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000485b  00000000  00000000  0002a604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001650  00000000  00000000  0002ee60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001126  00000000  00000000  000304b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001bc67  00000000  00000000  000315d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001cc1a  00000000  00000000  0004d23d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a08c1  00000000  00000000  00069e57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010a718  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006fa8  00000000  00000000  0010a75c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  00111704  2**0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
<<<<<<< HEAD
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
=======
 8008002:	4c05      	ldr	r4, [pc, #20]	@ (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	@ (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	@ (8008020 <__do_global_dtors_aux+0x20>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	200001d8 	.word	0x200001d8
 800801c:	00000000 	.word	0x00000000
<<<<<<< HEAD
 8008020:	08016248 	.word	0x08016248

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
=======
 8008020:	0801617c 	.word	0x0801617c

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	@ (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	@ (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	@ (800803c <frame_dummy+0x18>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	200001dc 	.word	0x200001dc
<<<<<<< HEAD
 800803c:	08016248 	.word	0x08016248

08008040 <memchr>:
 8008040:	f001 01ff 	and.w	r1, r1, #255	; 0xff
=======
 800803c:	0801617c 	.word	0x0801617c

08008040 <memchr>:
 8008040:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008044:	2a10      	cmp	r2, #16
 8008046:	db2b      	blt.n	80080a0 <memchr+0x60>
 8008048:	f010 0f07 	tst.w	r0, #7
 800804c:	d008      	beq.n	8008060 <memchr+0x20>
 800804e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008052:	3a01      	subs	r2, #1
 8008054:	428b      	cmp	r3, r1
 8008056:	d02d      	beq.n	80080b4 <memchr+0x74>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	b342      	cbz	r2, 80080b0 <memchr+0x70>
 800805e:	d1f6      	bne.n	800804e <memchr+0xe>
 8008060:	b4f0      	push	{r4, r5, r6, r7}
 8008062:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008066:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800806a:	f022 0407 	bic.w	r4, r2, #7
 800806e:	f07f 0700 	mvns.w	r7, #0
 8008072:	2300      	movs	r3, #0
 8008074:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008078:	3c08      	subs	r4, #8
 800807a:	ea85 0501 	eor.w	r5, r5, r1
 800807e:	ea86 0601 	eor.w	r6, r6, r1
 8008082:	fa85 f547 	uadd8	r5, r5, r7
 8008086:	faa3 f587 	sel	r5, r3, r7
 800808a:	fa86 f647 	uadd8	r6, r6, r7
 800808e:	faa5 f687 	sel	r6, r5, r7
 8008092:	b98e      	cbnz	r6, 80080b8 <memchr+0x78>
 8008094:	d1ee      	bne.n	8008074 <memchr+0x34>
 8008096:	bcf0      	pop	{r4, r5, r6, r7}
<<<<<<< HEAD
 8008098:	f001 01ff 	and.w	r1, r1, #255	; 0xff
=======
 8008098:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800809c:	f002 0207 	and.w	r2, r2, #7
 80080a0:	b132      	cbz	r2, 80080b0 <memchr+0x70>
 80080a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080a6:	3a01      	subs	r2, #1
 80080a8:	ea83 0301 	eor.w	r3, r3, r1
 80080ac:	b113      	cbz	r3, 80080b4 <memchr+0x74>
 80080ae:	d1f8      	bne.n	80080a2 <memchr+0x62>
 80080b0:	2000      	movs	r0, #0
 80080b2:	4770      	bx	lr
 80080b4:	3801      	subs	r0, #1
 80080b6:	4770      	bx	lr
 80080b8:	2d00      	cmp	r5, #0
 80080ba:	bf06      	itte	eq
 80080bc:	4635      	moveq	r5, r6
 80080be:	3803      	subeq	r0, #3
 80080c0:	3807      	subne	r0, #7
 80080c2:	f015 0f01 	tst.w	r5, #1
 80080c6:	d107      	bne.n	80080d8 <memchr+0x98>
 80080c8:	3001      	adds	r0, #1
<<<<<<< HEAD
 80080ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080ce:	bf02      	ittt	eq
 80080d0:	3001      	addeq	r0, #1
 80080d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
=======
 80080ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80080ce:	bf02      	ittt	eq
 80080d0:	3001      	addeq	r0, #1
 80080d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80080d6:	3001      	addeq	r0, #1
 80080d8:	bcf0      	pop	{r4, r5, r6, r7}
 80080da:	3801      	subs	r0, #1
 80080dc:	4770      	bx	lr
 80080de:	bf00      	nop

080080e0 <strlen>:
 80080e0:	4603      	mov	r3, r0
 80080e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80080e6:	2a00      	cmp	r2, #0
 80080e8:	d1fb      	bne.n	80080e2 <strlen+0x2>
 80080ea:	1a18      	subs	r0, r3, r0
 80080ec:	3801      	subs	r0, #1
 80080ee:	4770      	bx	lr

080080f0 <__aeabi_drsub>:
<<<<<<< HEAD
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
=======
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
<<<<<<< HEAD
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
=======
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
<<<<<<< HEAD
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
=======
 800814e:	2d36      	cmp	r5, #54	@ 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
<<<<<<< HEAD
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
=======
 800816c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
<<<<<<< HEAD
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
=======
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
<<<<<<< HEAD
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
=======
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
<<<<<<< HEAD
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
=======
 8008200:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	3c01      	subs	r4, #1
 800822c:	bf28      	it	cs
<<<<<<< HEAD
 800822e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
=======
 800822e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008232:	d2e9      	bcs.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
<<<<<<< HEAD
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
=======
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
<<<<<<< HEAD
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
=======
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
<<<<<<< HEAD
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
=======
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
<<<<<<< HEAD
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
=======
 8008380:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	@ 0x32
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
<<<<<<< HEAD
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
=======
 80083a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
<<<<<<< HEAD
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
=======
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
<<<<<<< HEAD
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	; 0x32
=======
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	@ 0x32
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
<<<<<<< HEAD
 800846a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
=======
 800846a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
<<<<<<< HEAD
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
=======
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
<<<<<<< HEAD
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
=======
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
<<<<<<< HEAD
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
=======
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
<<<<<<< HEAD
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
=======
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
<<<<<<< HEAD
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
=======
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
<<<<<<< HEAD
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
=======
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
<<<<<<< HEAD
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
=======
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
<<<<<<< HEAD
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
=======
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
<<<<<<< HEAD
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
=======
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
<<<<<<< HEAD
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
=======
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
<<<<<<< HEAD
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
=======
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
<<<<<<< HEAD
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
=======
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
<<<<<<< HEAD
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
=======
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
<<<<<<< HEAD
 80086be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
=======
 80086be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
<<<<<<< HEAD
 80086f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
=======
 80086f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
<<<<<<< HEAD
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	; 0x300
=======
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
<<<<<<< HEAD
 8008736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
=======
 8008736:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
<<<<<<< HEAD
 80087bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
=======
 80087bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
<<<<<<< HEAD
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
=======
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
<<<<<<< HEAD
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
=======
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
<<<<<<< HEAD
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
=======
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
<<<<<<< HEAD
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
=======
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2uiz>:
 8008a18:	004a      	lsls	r2, r1, #1
 8008a1a:	d211      	bcs.n	8008a40 <__aeabi_d2uiz+0x28>
<<<<<<< HEAD
 8008a1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008a20:	d211      	bcs.n	8008a46 <__aeabi_d2uiz+0x2e>
 8008a22:	d50d      	bpl.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008a28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008a2c:	d40e      	bmi.n	8008a4c <__aeabi_d2uiz+0x34>
 8008a2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
=======
 8008a1c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8008a20:	d211      	bcs.n	8008a46 <__aeabi_d2uiz+0x2e>
 8008a22:	d50d      	bpl.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a24:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8008a28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008a2c:	d40e      	bmi.n	8008a4c <__aeabi_d2uiz+0x34>
 8008a2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008a36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008a3a:	fa23 f002 	lsr.w	r0, r3, r2
 8008a3e:	4770      	bx	lr
 8008a40:	f04f 0000 	mov.w	r0, #0
 8008a44:	4770      	bx	lr
 8008a46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a4a:	d102      	bne.n	8008a52 <__aeabi_d2uiz+0x3a>
 8008a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a50:	4770      	bx	lr
 8008a52:	f04f 0000 	mov.w	r0, #0
 8008a56:	4770      	bx	lr

08008a58 <__aeabi_d2f>:
 8008a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
<<<<<<< HEAD
 8008a5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a60:	bf24      	itt	cs
 8008a62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a6a:	d90d      	bls.n	8008a88 <__aeabi_d2f+0x30>
 8008a6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
=======
 8008a5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8008a60:	bf24      	itt	cs
 8008a62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8008a66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8008a6a:	d90d      	bls.n	8008a88 <__aeabi_d2f+0x30>
 8008a6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8008a70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008a7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a80:	bf08      	it	eq
 8008a82:	f020 0001 	biceq.w	r0, r0, #1
 8008a86:	4770      	bx	lr
<<<<<<< HEAD
 8008a88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a8c:	d121      	bne.n	8008ad2 <__aeabi_d2f+0x7a>
 8008a8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a92:	bfbc      	itt	lt
 8008a94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a98:	4770      	bxlt	lr
 8008a9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
=======
 8008a88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8008a8c:	d121      	bne.n	8008ad2 <__aeabi_d2f+0x7a>
 8008a8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8008a92:	bfbc      	itt	lt
 8008a94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8008a98:	4770      	bxlt	lr
 8008a9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008a9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008aa2:	f1c2 0218 	rsb	r2, r2, #24
 8008aa6:	f1c2 0c20 	rsb	ip, r2, #32
 8008aaa:	fa10 f30c 	lsls.w	r3, r0, ip
 8008aae:	fa20 f002 	lsr.w	r0, r0, r2
 8008ab2:	bf18      	it	ne
 8008ab4:	f040 0001 	orrne.w	r0, r0, #1
 8008ab8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008abc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008ac0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008ac4:	ea40 000c 	orr.w	r0, r0, ip
 8008ac8:	fa23 f302 	lsr.w	r3, r3, r2
 8008acc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008ad0:	e7cc      	b.n	8008a6c <__aeabi_d2f+0x14>
 8008ad2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008ad6:	d107      	bne.n	8008ae8 <__aeabi_d2f+0x90>
 8008ad8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008adc:	bf1e      	ittt	ne
<<<<<<< HEAD
 8008ade:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008ae2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008ae6:	4770      	bxne	lr
 8008ae8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008af0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
=======
 8008ade:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8008ae2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8008ae6:	4770      	bxne	lr
 8008ae8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8008aec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8008af0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop

08008af8 <__aeabi_frsub>:
<<<<<<< HEAD
 8008af8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
=======
 8008af8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008afc:	e002      	b.n	8008b04 <__addsf3>
 8008afe:	bf00      	nop

08008b00 <__aeabi_fsub>:
<<<<<<< HEAD
 8008b00:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
=======
 8008b00:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

08008b04 <__addsf3>:
 8008b04:	0042      	lsls	r2, r0, #1
 8008b06:	bf1f      	itttt	ne
 8008b08:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8008b0c:	ea92 0f03 	teqne	r2, r3
 8008b10:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8008b14:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8008b18:	d06a      	beq.n	8008bf0 <__addsf3+0xec>
 8008b1a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8008b1e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8008b22:	bfc1      	itttt	gt
 8008b24:	18d2      	addgt	r2, r2, r3
 8008b26:	4041      	eorgt	r1, r0
 8008b28:	4048      	eorgt	r0, r1
 8008b2a:	4041      	eorgt	r1, r0
 8008b2c:	bfb8      	it	lt
 8008b2e:	425b      	neglt	r3, r3
 8008b30:	2b19      	cmp	r3, #25
 8008b32:	bf88      	it	hi
 8008b34:	4770      	bxhi	lr
<<<<<<< HEAD
 8008b36:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8008b3a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008b3e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8008b42:	bf18      	it	ne
 8008b44:	4240      	negne	r0, r0
 8008b46:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008b4a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8008b4e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
=======
 8008b36:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8008b3a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8008b3e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8008b42:	bf18      	it	ne
 8008b44:	4240      	negne	r0, r0
 8008b46:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8008b4a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8008b4e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008b52:	bf18      	it	ne
 8008b54:	4249      	negne	r1, r1
 8008b56:	ea92 0f03 	teq	r2, r3
 8008b5a:	d03f      	beq.n	8008bdc <__addsf3+0xd8>
 8008b5c:	f1a2 0201 	sub.w	r2, r2, #1
 8008b60:	fa41 fc03 	asr.w	ip, r1, r3
 8008b64:	eb10 000c 	adds.w	r0, r0, ip
 8008b68:	f1c3 0320 	rsb	r3, r3, #32
 8008b6c:	fa01 f103 	lsl.w	r1, r1, r3
<<<<<<< HEAD
 8008b70:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8008b74:	d502      	bpl.n	8008b7c <__addsf3+0x78>
 8008b76:	4249      	negs	r1, r1
 8008b78:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8008b7c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8008b80:	d313      	bcc.n	8008baa <__addsf3+0xa6>
 8008b82:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
=======
 8008b70:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8008b74:	d502      	bpl.n	8008b7c <__addsf3+0x78>
 8008b76:	4249      	negs	r1, r1
 8008b78:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8008b7c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8008b80:	d313      	bcc.n	8008baa <__addsf3+0xa6>
 8008b82:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008b86:	d306      	bcc.n	8008b96 <__addsf3+0x92>
 8008b88:	0840      	lsrs	r0, r0, #1
 8008b8a:	ea4f 0131 	mov.w	r1, r1, rrx
 8008b8e:	f102 0201 	add.w	r2, r2, #1
<<<<<<< HEAD
 8008b92:	2afe      	cmp	r2, #254	; 0xfe
 8008b94:	d251      	bcs.n	8008c3a <__addsf3+0x136>
 8008b96:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
=======
 8008b92:	2afe      	cmp	r2, #254	@ 0xfe
 8008b94:	d251      	bcs.n	8008c3a <__addsf3+0x136>
 8008b96:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008b9a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8008b9e:	bf08      	it	eq
 8008ba0:	f020 0001 	biceq.w	r0, r0, #1
 8008ba4:	ea40 0003 	orr.w	r0, r0, r3
 8008ba8:	4770      	bx	lr
 8008baa:	0049      	lsls	r1, r1, #1
 8008bac:	eb40 0000 	adc.w	r0, r0, r0
 8008bb0:	3a01      	subs	r2, #1
 8008bb2:	bf28      	it	cs
<<<<<<< HEAD
 8008bb4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
=======
 8008bb4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008bb8:	d2ed      	bcs.n	8008b96 <__addsf3+0x92>
 8008bba:	fab0 fc80 	clz	ip, r0
 8008bbe:	f1ac 0c08 	sub.w	ip, ip, #8
 8008bc2:	ebb2 020c 	subs.w	r2, r2, ip
 8008bc6:	fa00 f00c 	lsl.w	r0, r0, ip
 8008bca:	bfaa      	itet	ge
 8008bcc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8008bd0:	4252      	neglt	r2, r2
 8008bd2:	4318      	orrge	r0, r3
 8008bd4:	bfbc      	itt	lt
 8008bd6:	40d0      	lsrlt	r0, r2
 8008bd8:	4318      	orrlt	r0, r3
 8008bda:	4770      	bx	lr
 8008bdc:	f092 0f00 	teq	r2, #0
<<<<<<< HEAD
 8008be0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8008be4:	bf06      	itte	eq
 8008be6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
=======
 8008be0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8008be4:	bf06      	itte	eq
 8008be6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008bea:	3201      	addeq	r2, #1
 8008bec:	3b01      	subne	r3, #1
 8008bee:	e7b5      	b.n	8008b5c <__addsf3+0x58>
 8008bf0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8008bf4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8008bf8:	bf18      	it	ne
 8008bfa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8008bfe:	d021      	beq.n	8008c44 <__addsf3+0x140>
 8008c00:	ea92 0f03 	teq	r2, r3
 8008c04:	d004      	beq.n	8008c10 <__addsf3+0x10c>
 8008c06:	f092 0f00 	teq	r2, #0
 8008c0a:	bf08      	it	eq
 8008c0c:	4608      	moveq	r0, r1
 8008c0e:	4770      	bx	lr
 8008c10:	ea90 0f01 	teq	r0, r1
 8008c14:	bf1c      	itt	ne
 8008c16:	2000      	movne	r0, #0
 8008c18:	4770      	bxne	lr
<<<<<<< HEAD
 8008c1a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8008c1e:	d104      	bne.n	8008c2a <__addsf3+0x126>
 8008c20:	0040      	lsls	r0, r0, #1
 8008c22:	bf28      	it	cs
 8008c24:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8008c28:	4770      	bx	lr
 8008c2a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8008c2e:	bf3c      	itt	cc
 8008c30:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8008c34:	4770      	bxcc	lr
 8008c36:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8008c3a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8008c3e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
=======
 8008c1a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8008c1e:	d104      	bne.n	8008c2a <__addsf3+0x126>
 8008c20:	0040      	lsls	r0, r0, #1
 8008c22:	bf28      	it	cs
 8008c24:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8008c28:	4770      	bx	lr
 8008c2a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8008c2e:	bf3c      	itt	cc
 8008c30:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8008c34:	4770      	bxcc	lr
 8008c36:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8008c3a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8008c3e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008c42:	4770      	bx	lr
 8008c44:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8008c48:	bf16      	itet	ne
 8008c4a:	4608      	movne	r0, r1
 8008c4c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8008c50:	4601      	movne	r1, r0
 8008c52:	0242      	lsls	r2, r0, #9
 8008c54:	bf06      	itte	eq
 8008c56:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8008c5a:	ea90 0f01 	teqeq	r0, r1
<<<<<<< HEAD
 8008c5e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
=======
 8008c5e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008c62:	4770      	bx	lr

08008c64 <__aeabi_ui2f>:
 8008c64:	f04f 0300 	mov.w	r3, #0
 8008c68:	e004      	b.n	8008c74 <__aeabi_i2f+0x8>
 8008c6a:	bf00      	nop

08008c6c <__aeabi_i2f>:
<<<<<<< HEAD
 8008c6c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
=======
 8008c6c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008c70:	bf48      	it	mi
 8008c72:	4240      	negmi	r0, r0
 8008c74:	ea5f 0c00 	movs.w	ip, r0
 8008c78:	bf08      	it	eq
 8008c7a:	4770      	bxeq	lr
<<<<<<< HEAD
 8008c7c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
=======
 8008c7c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008c80:	4601      	mov	r1, r0
 8008c82:	f04f 0000 	mov.w	r0, #0
 8008c86:	e01c      	b.n	8008cc2 <__aeabi_l2f+0x2a>

08008c88 <__aeabi_ul2f>:
 8008c88:	ea50 0201 	orrs.w	r2, r0, r1
 8008c8c:	bf08      	it	eq
 8008c8e:	4770      	bxeq	lr
 8008c90:	f04f 0300 	mov.w	r3, #0
 8008c94:	e00a      	b.n	8008cac <__aeabi_l2f+0x14>
 8008c96:	bf00      	nop

08008c98 <__aeabi_l2f>:
 8008c98:	ea50 0201 	orrs.w	r2, r0, r1
 8008c9c:	bf08      	it	eq
 8008c9e:	4770      	bxeq	lr
<<<<<<< HEAD
 8008ca0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
=======
 8008ca0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008ca4:	d502      	bpl.n	8008cac <__aeabi_l2f+0x14>
 8008ca6:	4240      	negs	r0, r0
 8008ca8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008cac:	ea5f 0c01 	movs.w	ip, r1
 8008cb0:	bf02      	ittt	eq
 8008cb2:	4684      	moveq	ip, r0
 8008cb4:	4601      	moveq	r1, r0
 8008cb6:	2000      	moveq	r0, #0
<<<<<<< HEAD
 8008cb8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8008cbc:	bf08      	it	eq
 8008cbe:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8008cc2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
=======
 8008cb8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8008cbc:	bf08      	it	eq
 8008cbe:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8008cc2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008cc6:	fabc f28c 	clz	r2, ip
 8008cca:	3a08      	subs	r2, #8
 8008ccc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8008cd0:	db10      	blt.n	8008cf4 <__aeabi_l2f+0x5c>
 8008cd2:	fa01 fc02 	lsl.w	ip, r1, r2
 8008cd6:	4463      	add	r3, ip
 8008cd8:	fa00 fc02 	lsl.w	ip, r0, r2
 8008cdc:	f1c2 0220 	rsb	r2, r2, #32
<<<<<<< HEAD
 8008ce0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
=======
 8008ce0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008ce4:	fa20 f202 	lsr.w	r2, r0, r2
 8008ce8:	eb43 0002 	adc.w	r0, r3, r2
 8008cec:	bf08      	it	eq
 8008cee:	f020 0001 	biceq.w	r0, r0, #1
 8008cf2:	4770      	bx	lr
 8008cf4:	f102 0220 	add.w	r2, r2, #32
 8008cf8:	fa01 fc02 	lsl.w	ip, r1, r2
 8008cfc:	f1c2 0220 	rsb	r2, r2, #32
 8008d00:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8008d04:	fa21 f202 	lsr.w	r2, r1, r2
 8008d08:	eb43 0002 	adc.w	r0, r3, r2
 8008d0c:	bf08      	it	eq
 8008d0e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8008d12:	4770      	bx	lr

08008d14 <__aeabi_uldivmod>:
 8008d14:	b953      	cbnz	r3, 8008d2c <__aeabi_uldivmod+0x18>
 8008d16:	b94a      	cbnz	r2, 8008d2c <__aeabi_uldivmod+0x18>
 8008d18:	2900      	cmp	r1, #0
 8008d1a:	bf08      	it	eq
 8008d1c:	2800      	cmpeq	r0, #0
 8008d1e:	bf1c      	itt	ne
 8008d20:	f04f 31ff 	movne.w	r1, #4294967295
 8008d24:	f04f 30ff 	movne.w	r0, #4294967295
<<<<<<< HEAD
 8008d28:	f000 b9a6 	b.w	8009078 <__aeabi_idiv0>
=======
 8008d28:	f000 b9a0 	b.w	800906c <__aeabi_idiv0>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008d2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8008d30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008d34:	f000 f83c 	bl	8008db0 <__udivmoddi4>
 8008d38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008d3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d40:	b004      	add	sp, #16
 8008d42:	4770      	bx	lr

08008d44 <__aeabi_d2lz>:
 8008d44:	b538      	push	{r3, r4, r5, lr}
 8008d46:	2200      	movs	r2, #0
 8008d48:	2300      	movs	r3, #0
 8008d4a:	4604      	mov	r4, r0
 8008d4c:	460d      	mov	r5, r1
 8008d4e:	f7ff fdfd 	bl	800894c <__aeabi_dcmplt>
 8008d52:	b928      	cbnz	r0, 8008d60 <__aeabi_d2lz+0x1c>
 8008d54:	4620      	mov	r0, r4
 8008d56:	4629      	mov	r1, r5
 8008d58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d5c:	f000 b80a 	b.w	8008d74 <__aeabi_d2ulz>
 8008d60:	4620      	mov	r0, r4
<<<<<<< HEAD
 8008d62:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
=======
 8008d62:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008d66:	f000 f805 	bl	8008d74 <__aeabi_d2ulz>
 8008d6a:	4240      	negs	r0, r0
 8008d6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008d70:	bd38      	pop	{r3, r4, r5, pc}
 8008d72:	bf00      	nop

08008d74 <__aeabi_d2ulz>:
 8008d74:	b5d0      	push	{r4, r6, r7, lr}
<<<<<<< HEAD
 8008d76:	4b0c      	ldr	r3, [pc, #48]	; (8008da8 <__aeabi_d2ulz+0x34>)
=======
 8008d76:	4b0c      	ldr	r3, [pc, #48]	@ (8008da8 <__aeabi_d2ulz+0x34>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008d78:	2200      	movs	r2, #0
 8008d7a:	4606      	mov	r6, r0
 8008d7c:	460f      	mov	r7, r1
 8008d7e:	f7ff fb73 	bl	8008468 <__aeabi_dmul>
 8008d82:	f7ff fe49 	bl	8008a18 <__aeabi_d2uiz>
 8008d86:	4604      	mov	r4, r0
 8008d88:	f7ff faf4 	bl	8008374 <__aeabi_ui2d>
<<<<<<< HEAD
 8008d8c:	4b07      	ldr	r3, [pc, #28]	; (8008dac <__aeabi_d2ulz+0x38>)
=======
 8008d8c:	4b07      	ldr	r3, [pc, #28]	@ (8008dac <__aeabi_d2ulz+0x38>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8008d8e:	2200      	movs	r2, #0
 8008d90:	f7ff fb6a 	bl	8008468 <__aeabi_dmul>
 8008d94:	4602      	mov	r2, r0
 8008d96:	460b      	mov	r3, r1
 8008d98:	4630      	mov	r0, r6
 8008d9a:	4639      	mov	r1, r7
 8008d9c:	f7ff f9ac 	bl	80080f8 <__aeabi_dsub>
 8008da0:	f7ff fe3a 	bl	8008a18 <__aeabi_d2uiz>
 8008da4:	4621      	mov	r1, r4
 8008da6:	bdd0      	pop	{r4, r6, r7, pc}
 8008da8:	3df00000 	.word	0x3df00000
 8008dac:	41f00000 	.word	0x41f00000

08008db0 <__udivmoddi4>:
 8008db0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
<<<<<<< HEAD
 8008db4:	9e08      	ldr	r6, [sp, #32]
 8008db6:	460d      	mov	r5, r1
 8008db8:	4604      	mov	r4, r0
 8008dba:	460f      	mov	r7, r1
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d14a      	bne.n	8008e56 <__udivmoddi4+0xa6>
 8008dc0:	428a      	cmp	r2, r1
 8008dc2:	4694      	mov	ip, r2
 8008dc4:	d965      	bls.n	8008e92 <__udivmoddi4+0xe2>
 8008dc6:	fab2 f382 	clz	r3, r2
 8008dca:	b143      	cbz	r3, 8008dde <__udivmoddi4+0x2e>
 8008dcc:	fa02 fc03 	lsl.w	ip, r2, r3
 8008dd0:	f1c3 0220 	rsb	r2, r3, #32
 8008dd4:	409f      	lsls	r7, r3
 8008dd6:	fa20 f202 	lsr.w	r2, r0, r2
 8008dda:	4317      	orrs	r7, r2
 8008ddc:	409c      	lsls	r4, r3
 8008dde:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8008de2:	fa1f f58c 	uxth.w	r5, ip
 8008de6:	fbb7 f1fe 	udiv	r1, r7, lr
 8008dea:	0c22      	lsrs	r2, r4, #16
 8008dec:	fb0e 7711 	mls	r7, lr, r1, r7
 8008df0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8008df4:	fb01 f005 	mul.w	r0, r1, r5
 8008df8:	4290      	cmp	r0, r2
 8008dfa:	d90a      	bls.n	8008e12 <__udivmoddi4+0x62>
 8008dfc:	eb1c 0202 	adds.w	r2, ip, r2
 8008e00:	f101 37ff 	add.w	r7, r1, #4294967295
 8008e04:	f080 811c 	bcs.w	8009040 <__udivmoddi4+0x290>
 8008e08:	4290      	cmp	r0, r2
 8008e0a:	f240 8119 	bls.w	8009040 <__udivmoddi4+0x290>
 8008e0e:	3902      	subs	r1, #2
 8008e10:	4462      	add	r2, ip
 8008e12:	1a12      	subs	r2, r2, r0
 8008e14:	b2a4      	uxth	r4, r4
 8008e16:	fbb2 f0fe 	udiv	r0, r2, lr
 8008e1a:	fb0e 2210 	mls	r2, lr, r0, r2
 8008e1e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008e22:	fb00 f505 	mul.w	r5, r0, r5
 8008e26:	42a5      	cmp	r5, r4
 8008e28:	d90a      	bls.n	8008e40 <__udivmoddi4+0x90>
 8008e2a:	eb1c 0404 	adds.w	r4, ip, r4
 8008e2e:	f100 32ff 	add.w	r2, r0, #4294967295
 8008e32:	f080 8107 	bcs.w	8009044 <__udivmoddi4+0x294>
 8008e36:	42a5      	cmp	r5, r4
 8008e38:	f240 8104 	bls.w	8009044 <__udivmoddi4+0x294>
 8008e3c:	4464      	add	r4, ip
 8008e3e:	3802      	subs	r0, #2
 8008e40:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8008e44:	1b64      	subs	r4, r4, r5
 8008e46:	2100      	movs	r1, #0
 8008e48:	b11e      	cbz	r6, 8008e52 <__udivmoddi4+0xa2>
 8008e4a:	40dc      	lsrs	r4, r3
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	e9c6 4300 	strd	r4, r3, [r6]
 8008e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e56:	428b      	cmp	r3, r1
 8008e58:	d908      	bls.n	8008e6c <__udivmoddi4+0xbc>
 8008e5a:	2e00      	cmp	r6, #0
 8008e5c:	f000 80ed 	beq.w	800903a <__udivmoddi4+0x28a>
 8008e60:	2100      	movs	r1, #0
 8008e62:	e9c6 0500 	strd	r0, r5, [r6]
 8008e66:	4608      	mov	r0, r1
 8008e68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e6c:	fab3 f183 	clz	r1, r3
 8008e70:	2900      	cmp	r1, #0
 8008e72:	d149      	bne.n	8008f08 <__udivmoddi4+0x158>
 8008e74:	42ab      	cmp	r3, r5
 8008e76:	d302      	bcc.n	8008e7e <__udivmoddi4+0xce>
 8008e78:	4282      	cmp	r2, r0
 8008e7a:	f200 80f8 	bhi.w	800906e <__udivmoddi4+0x2be>
 8008e7e:	1a84      	subs	r4, r0, r2
 8008e80:	eb65 0203 	sbc.w	r2, r5, r3
 8008e84:	2001      	movs	r0, #1
 8008e86:	4617      	mov	r7, r2
 8008e88:	2e00      	cmp	r6, #0
 8008e8a:	d0e2      	beq.n	8008e52 <__udivmoddi4+0xa2>
 8008e8c:	e9c6 4700 	strd	r4, r7, [r6]
 8008e90:	e7df      	b.n	8008e52 <__udivmoddi4+0xa2>
 8008e92:	b902      	cbnz	r2, 8008e96 <__udivmoddi4+0xe6>
 8008e94:	deff      	udf	#255	; 0xff
 8008e96:	fab2 f382 	clz	r3, r2
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	f040 8090 	bne.w	8008fc0 <__udivmoddi4+0x210>
 8008ea0:	1a8a      	subs	r2, r1, r2
 8008ea2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8008ea6:	fa1f fe8c 	uxth.w	lr, ip
 8008eaa:	2101      	movs	r1, #1
 8008eac:	fbb2 f5f7 	udiv	r5, r2, r7
 8008eb0:	fb07 2015 	mls	r0, r7, r5, r2
 8008eb4:	0c22      	lsrs	r2, r4, #16
 8008eb6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8008eba:	fb0e f005 	mul.w	r0, lr, r5
 8008ebe:	4290      	cmp	r0, r2
 8008ec0:	d908      	bls.n	8008ed4 <__udivmoddi4+0x124>
 8008ec2:	eb1c 0202 	adds.w	r2, ip, r2
 8008ec6:	f105 38ff 	add.w	r8, r5, #4294967295
 8008eca:	d202      	bcs.n	8008ed2 <__udivmoddi4+0x122>
 8008ecc:	4290      	cmp	r0, r2
 8008ece:	f200 80cb 	bhi.w	8009068 <__udivmoddi4+0x2b8>
 8008ed2:	4645      	mov	r5, r8
 8008ed4:	1a12      	subs	r2, r2, r0
 8008ed6:	b2a4      	uxth	r4, r4
 8008ed8:	fbb2 f0f7 	udiv	r0, r2, r7
 8008edc:	fb07 2210 	mls	r2, r7, r0, r2
 8008ee0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008ee4:	fb0e fe00 	mul.w	lr, lr, r0
 8008ee8:	45a6      	cmp	lr, r4
 8008eea:	d908      	bls.n	8008efe <__udivmoddi4+0x14e>
 8008eec:	eb1c 0404 	adds.w	r4, ip, r4
 8008ef0:	f100 32ff 	add.w	r2, r0, #4294967295
 8008ef4:	d202      	bcs.n	8008efc <__udivmoddi4+0x14c>
 8008ef6:	45a6      	cmp	lr, r4
 8008ef8:	f200 80bb 	bhi.w	8009072 <__udivmoddi4+0x2c2>
 8008efc:	4610      	mov	r0, r2
 8008efe:	eba4 040e 	sub.w	r4, r4, lr
 8008f02:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8008f06:	e79f      	b.n	8008e48 <__udivmoddi4+0x98>
 8008f08:	f1c1 0720 	rsb	r7, r1, #32
 8008f0c:	408b      	lsls	r3, r1
 8008f0e:	fa22 fc07 	lsr.w	ip, r2, r7
 8008f12:	ea4c 0c03 	orr.w	ip, ip, r3
 8008f16:	fa05 f401 	lsl.w	r4, r5, r1
 8008f1a:	fa20 f307 	lsr.w	r3, r0, r7
 8008f1e:	40fd      	lsrs	r5, r7
 8008f20:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8008f24:	4323      	orrs	r3, r4
 8008f26:	fbb5 f8f9 	udiv	r8, r5, r9
 8008f2a:	fa1f fe8c 	uxth.w	lr, ip
 8008f2e:	fb09 5518 	mls	r5, r9, r8, r5
 8008f32:	0c1c      	lsrs	r4, r3, #16
 8008f34:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8008f38:	fb08 f50e 	mul.w	r5, r8, lr
 8008f3c:	42a5      	cmp	r5, r4
 8008f3e:	fa02 f201 	lsl.w	r2, r2, r1
 8008f42:	fa00 f001 	lsl.w	r0, r0, r1
 8008f46:	d90b      	bls.n	8008f60 <__udivmoddi4+0x1b0>
 8008f48:	eb1c 0404 	adds.w	r4, ip, r4
 8008f4c:	f108 3aff 	add.w	sl, r8, #4294967295
 8008f50:	f080 8088 	bcs.w	8009064 <__udivmoddi4+0x2b4>
 8008f54:	42a5      	cmp	r5, r4
 8008f56:	f240 8085 	bls.w	8009064 <__udivmoddi4+0x2b4>
 8008f5a:	f1a8 0802 	sub.w	r8, r8, #2
 8008f5e:	4464      	add	r4, ip
 8008f60:	1b64      	subs	r4, r4, r5
 8008f62:	b29d      	uxth	r5, r3
 8008f64:	fbb4 f3f9 	udiv	r3, r4, r9
 8008f68:	fb09 4413 	mls	r4, r9, r3, r4
 8008f6c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8008f70:	fb03 fe0e 	mul.w	lr, r3, lr
 8008f74:	45a6      	cmp	lr, r4
 8008f76:	d908      	bls.n	8008f8a <__udivmoddi4+0x1da>
 8008f78:	eb1c 0404 	adds.w	r4, ip, r4
 8008f7c:	f103 35ff 	add.w	r5, r3, #4294967295
 8008f80:	d26c      	bcs.n	800905c <__udivmoddi4+0x2ac>
 8008f82:	45a6      	cmp	lr, r4
 8008f84:	d96a      	bls.n	800905c <__udivmoddi4+0x2ac>
 8008f86:	3b02      	subs	r3, #2
 8008f88:	4464      	add	r4, ip
 8008f8a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008f8e:	fba3 9502 	umull	r9, r5, r3, r2
 8008f92:	eba4 040e 	sub.w	r4, r4, lr
 8008f96:	42ac      	cmp	r4, r5
 8008f98:	46c8      	mov	r8, r9
 8008f9a:	46ae      	mov	lr, r5
 8008f9c:	d356      	bcc.n	800904c <__udivmoddi4+0x29c>
 8008f9e:	d053      	beq.n	8009048 <__udivmoddi4+0x298>
 8008fa0:	b156      	cbz	r6, 8008fb8 <__udivmoddi4+0x208>
 8008fa2:	ebb0 0208 	subs.w	r2, r0, r8
 8008fa6:	eb64 040e 	sbc.w	r4, r4, lr
 8008faa:	fa04 f707 	lsl.w	r7, r4, r7
 8008fae:	40ca      	lsrs	r2, r1
 8008fb0:	40cc      	lsrs	r4, r1
 8008fb2:	4317      	orrs	r7, r2
 8008fb4:	e9c6 7400 	strd	r7, r4, [r6]
 8008fb8:	4618      	mov	r0, r3
 8008fba:	2100      	movs	r1, #0
 8008fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fc0:	f1c3 0120 	rsb	r1, r3, #32
 8008fc4:	fa02 fc03 	lsl.w	ip, r2, r3
 8008fc8:	fa20 f201 	lsr.w	r2, r0, r1
 8008fcc:	fa25 f101 	lsr.w	r1, r5, r1
 8008fd0:	409d      	lsls	r5, r3
 8008fd2:	432a      	orrs	r2, r5
 8008fd4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8008fd8:	fa1f fe8c 	uxth.w	lr, ip
 8008fdc:	fbb1 f0f7 	udiv	r0, r1, r7
 8008fe0:	fb07 1510 	mls	r5, r7, r0, r1
 8008fe4:	0c11      	lsrs	r1, r2, #16
 8008fe6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8008fea:	fb00 f50e 	mul.w	r5, r0, lr
 8008fee:	428d      	cmp	r5, r1
 8008ff0:	fa04 f403 	lsl.w	r4, r4, r3
 8008ff4:	d908      	bls.n	8009008 <__udivmoddi4+0x258>
 8008ff6:	eb1c 0101 	adds.w	r1, ip, r1
 8008ffa:	f100 38ff 	add.w	r8, r0, #4294967295
 8008ffe:	d22f      	bcs.n	8009060 <__udivmoddi4+0x2b0>
 8009000:	428d      	cmp	r5, r1
 8009002:	d92d      	bls.n	8009060 <__udivmoddi4+0x2b0>
 8009004:	3802      	subs	r0, #2
 8009006:	4461      	add	r1, ip
 8009008:	1b49      	subs	r1, r1, r5
 800900a:	b292      	uxth	r2, r2
 800900c:	fbb1 f5f7 	udiv	r5, r1, r7
 8009010:	fb07 1115 	mls	r1, r7, r5, r1
 8009014:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8009018:	fb05 f10e 	mul.w	r1, r5, lr
 800901c:	4291      	cmp	r1, r2
 800901e:	d908      	bls.n	8009032 <__udivmoddi4+0x282>
 8009020:	eb1c 0202 	adds.w	r2, ip, r2
 8009024:	f105 38ff 	add.w	r8, r5, #4294967295
 8009028:	d216      	bcs.n	8009058 <__udivmoddi4+0x2a8>
 800902a:	4291      	cmp	r1, r2
 800902c:	d914      	bls.n	8009058 <__udivmoddi4+0x2a8>
 800902e:	3d02      	subs	r5, #2
 8009030:	4462      	add	r2, ip
 8009032:	1a52      	subs	r2, r2, r1
 8009034:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8009038:	e738      	b.n	8008eac <__udivmoddi4+0xfc>
 800903a:	4631      	mov	r1, r6
 800903c:	4630      	mov	r0, r6
 800903e:	e708      	b.n	8008e52 <__udivmoddi4+0xa2>
 8009040:	4639      	mov	r1, r7
 8009042:	e6e6      	b.n	8008e12 <__udivmoddi4+0x62>
 8009044:	4610      	mov	r0, r2
 8009046:	e6fb      	b.n	8008e40 <__udivmoddi4+0x90>
 8009048:	4548      	cmp	r0, r9
 800904a:	d2a9      	bcs.n	8008fa0 <__udivmoddi4+0x1f0>
 800904c:	ebb9 0802 	subs.w	r8, r9, r2
 8009050:	eb65 0e0c 	sbc.w	lr, r5, ip
 8009054:	3b01      	subs	r3, #1
 8009056:	e7a3      	b.n	8008fa0 <__udivmoddi4+0x1f0>
 8009058:	4645      	mov	r5, r8
 800905a:	e7ea      	b.n	8009032 <__udivmoddi4+0x282>
 800905c:	462b      	mov	r3, r5
 800905e:	e794      	b.n	8008f8a <__udivmoddi4+0x1da>
 8009060:	4640      	mov	r0, r8
 8009062:	e7d1      	b.n	8009008 <__udivmoddi4+0x258>
 8009064:	46d0      	mov	r8, sl
 8009066:	e77b      	b.n	8008f60 <__udivmoddi4+0x1b0>
 8009068:	3d02      	subs	r5, #2
 800906a:	4462      	add	r2, ip
 800906c:	e732      	b.n	8008ed4 <__udivmoddi4+0x124>
 800906e:	4608      	mov	r0, r1
 8009070:	e70a      	b.n	8008e88 <__udivmoddi4+0xd8>
 8009072:	4464      	add	r4, ip
 8009074:	3802      	subs	r0, #2
 8009076:	e742      	b.n	8008efe <__udivmoddi4+0x14e>

08009078 <__aeabi_idiv0>:
 8009078:	4770      	bx	lr
 800907a:	bf00      	nop

0800907c <MX_ADC1_Init>:
=======
 8008db4:	9d08      	ldr	r5, [sp, #32]
 8008db6:	460c      	mov	r4, r1
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d14e      	bne.n	8008e5a <__udivmoddi4+0xaa>
 8008dbc:	4694      	mov	ip, r2
 8008dbe:	458c      	cmp	ip, r1
 8008dc0:	4686      	mov	lr, r0
 8008dc2:	fab2 f282 	clz	r2, r2
 8008dc6:	d962      	bls.n	8008e8e <__udivmoddi4+0xde>
 8008dc8:	b14a      	cbz	r2, 8008dde <__udivmoddi4+0x2e>
 8008dca:	f1c2 0320 	rsb	r3, r2, #32
 8008dce:	4091      	lsls	r1, r2
 8008dd0:	fa20 f303 	lsr.w	r3, r0, r3
 8008dd4:	fa0c fc02 	lsl.w	ip, ip, r2
 8008dd8:	4319      	orrs	r1, r3
 8008dda:	fa00 fe02 	lsl.w	lr, r0, r2
 8008dde:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8008de2:	fa1f f68c 	uxth.w	r6, ip
 8008de6:	fbb1 f4f7 	udiv	r4, r1, r7
 8008dea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8008dee:	fb07 1114 	mls	r1, r7, r4, r1
 8008df2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008df6:	fb04 f106 	mul.w	r1, r4, r6
 8008dfa:	4299      	cmp	r1, r3
 8008dfc:	d90a      	bls.n	8008e14 <__udivmoddi4+0x64>
 8008dfe:	eb1c 0303 	adds.w	r3, ip, r3
 8008e02:	f104 30ff 	add.w	r0, r4, #4294967295
 8008e06:	f080 8112 	bcs.w	800902e <__udivmoddi4+0x27e>
 8008e0a:	4299      	cmp	r1, r3
 8008e0c:	f240 810f 	bls.w	800902e <__udivmoddi4+0x27e>
 8008e10:	3c02      	subs	r4, #2
 8008e12:	4463      	add	r3, ip
 8008e14:	1a59      	subs	r1, r3, r1
 8008e16:	fa1f f38e 	uxth.w	r3, lr
 8008e1a:	fbb1 f0f7 	udiv	r0, r1, r7
 8008e1e:	fb07 1110 	mls	r1, r7, r0, r1
 8008e22:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008e26:	fb00 f606 	mul.w	r6, r0, r6
 8008e2a:	429e      	cmp	r6, r3
 8008e2c:	d90a      	bls.n	8008e44 <__udivmoddi4+0x94>
 8008e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8008e32:	f100 31ff 	add.w	r1, r0, #4294967295
 8008e36:	f080 80fc 	bcs.w	8009032 <__udivmoddi4+0x282>
 8008e3a:	429e      	cmp	r6, r3
 8008e3c:	f240 80f9 	bls.w	8009032 <__udivmoddi4+0x282>
 8008e40:	4463      	add	r3, ip
 8008e42:	3802      	subs	r0, #2
 8008e44:	1b9b      	subs	r3, r3, r6
 8008e46:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8008e4a:	2100      	movs	r1, #0
 8008e4c:	b11d      	cbz	r5, 8008e56 <__udivmoddi4+0xa6>
 8008e4e:	40d3      	lsrs	r3, r2
 8008e50:	2200      	movs	r2, #0
 8008e52:	e9c5 3200 	strd	r3, r2, [r5]
 8008e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e5a:	428b      	cmp	r3, r1
 8008e5c:	d905      	bls.n	8008e6a <__udivmoddi4+0xba>
 8008e5e:	b10d      	cbz	r5, 8008e64 <__udivmoddi4+0xb4>
 8008e60:	e9c5 0100 	strd	r0, r1, [r5]
 8008e64:	2100      	movs	r1, #0
 8008e66:	4608      	mov	r0, r1
 8008e68:	e7f5      	b.n	8008e56 <__udivmoddi4+0xa6>
 8008e6a:	fab3 f183 	clz	r1, r3
 8008e6e:	2900      	cmp	r1, #0
 8008e70:	d146      	bne.n	8008f00 <__udivmoddi4+0x150>
 8008e72:	42a3      	cmp	r3, r4
 8008e74:	d302      	bcc.n	8008e7c <__udivmoddi4+0xcc>
 8008e76:	4290      	cmp	r0, r2
 8008e78:	f0c0 80f0 	bcc.w	800905c <__udivmoddi4+0x2ac>
 8008e7c:	1a86      	subs	r6, r0, r2
 8008e7e:	eb64 0303 	sbc.w	r3, r4, r3
 8008e82:	2001      	movs	r0, #1
 8008e84:	2d00      	cmp	r5, #0
 8008e86:	d0e6      	beq.n	8008e56 <__udivmoddi4+0xa6>
 8008e88:	e9c5 6300 	strd	r6, r3, [r5]
 8008e8c:	e7e3      	b.n	8008e56 <__udivmoddi4+0xa6>
 8008e8e:	2a00      	cmp	r2, #0
 8008e90:	f040 8090 	bne.w	8008fb4 <__udivmoddi4+0x204>
 8008e94:	eba1 040c 	sub.w	r4, r1, ip
 8008e98:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8008e9c:	fa1f f78c 	uxth.w	r7, ip
 8008ea0:	2101      	movs	r1, #1
 8008ea2:	fbb4 f6f8 	udiv	r6, r4, r8
 8008ea6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8008eaa:	fb08 4416 	mls	r4, r8, r6, r4
 8008eae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008eb2:	fb07 f006 	mul.w	r0, r7, r6
 8008eb6:	4298      	cmp	r0, r3
 8008eb8:	d908      	bls.n	8008ecc <__udivmoddi4+0x11c>
 8008eba:	eb1c 0303 	adds.w	r3, ip, r3
 8008ebe:	f106 34ff 	add.w	r4, r6, #4294967295
 8008ec2:	d202      	bcs.n	8008eca <__udivmoddi4+0x11a>
 8008ec4:	4298      	cmp	r0, r3
 8008ec6:	f200 80cd 	bhi.w	8009064 <__udivmoddi4+0x2b4>
 8008eca:	4626      	mov	r6, r4
 8008ecc:	1a1c      	subs	r4, r3, r0
 8008ece:	fa1f f38e 	uxth.w	r3, lr
 8008ed2:	fbb4 f0f8 	udiv	r0, r4, r8
 8008ed6:	fb08 4410 	mls	r4, r8, r0, r4
 8008eda:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008ede:	fb00 f707 	mul.w	r7, r0, r7
 8008ee2:	429f      	cmp	r7, r3
 8008ee4:	d908      	bls.n	8008ef8 <__udivmoddi4+0x148>
 8008ee6:	eb1c 0303 	adds.w	r3, ip, r3
 8008eea:	f100 34ff 	add.w	r4, r0, #4294967295
 8008eee:	d202      	bcs.n	8008ef6 <__udivmoddi4+0x146>
 8008ef0:	429f      	cmp	r7, r3
 8008ef2:	f200 80b0 	bhi.w	8009056 <__udivmoddi4+0x2a6>
 8008ef6:	4620      	mov	r0, r4
 8008ef8:	1bdb      	subs	r3, r3, r7
 8008efa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8008efe:	e7a5      	b.n	8008e4c <__udivmoddi4+0x9c>
 8008f00:	f1c1 0620 	rsb	r6, r1, #32
 8008f04:	408b      	lsls	r3, r1
 8008f06:	fa22 f706 	lsr.w	r7, r2, r6
 8008f0a:	431f      	orrs	r7, r3
 8008f0c:	fa20 fc06 	lsr.w	ip, r0, r6
 8008f10:	fa04 f301 	lsl.w	r3, r4, r1
 8008f14:	ea43 030c 	orr.w	r3, r3, ip
 8008f18:	40f4      	lsrs	r4, r6
 8008f1a:	fa00 f801 	lsl.w	r8, r0, r1
 8008f1e:	0c38      	lsrs	r0, r7, #16
 8008f20:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8008f24:	fbb4 fef0 	udiv	lr, r4, r0
 8008f28:	fa1f fc87 	uxth.w	ip, r7
 8008f2c:	fb00 441e 	mls	r4, r0, lr, r4
 8008f30:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8008f34:	fb0e f90c 	mul.w	r9, lr, ip
 8008f38:	45a1      	cmp	r9, r4
 8008f3a:	fa02 f201 	lsl.w	r2, r2, r1
 8008f3e:	d90a      	bls.n	8008f56 <__udivmoddi4+0x1a6>
 8008f40:	193c      	adds	r4, r7, r4
 8008f42:	f10e 3aff 	add.w	sl, lr, #4294967295
 8008f46:	f080 8084 	bcs.w	8009052 <__udivmoddi4+0x2a2>
 8008f4a:	45a1      	cmp	r9, r4
 8008f4c:	f240 8081 	bls.w	8009052 <__udivmoddi4+0x2a2>
 8008f50:	f1ae 0e02 	sub.w	lr, lr, #2
 8008f54:	443c      	add	r4, r7
 8008f56:	eba4 0409 	sub.w	r4, r4, r9
 8008f5a:	fa1f f983 	uxth.w	r9, r3
 8008f5e:	fbb4 f3f0 	udiv	r3, r4, r0
 8008f62:	fb00 4413 	mls	r4, r0, r3, r4
 8008f66:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8008f6a:	fb03 fc0c 	mul.w	ip, r3, ip
 8008f6e:	45a4      	cmp	ip, r4
 8008f70:	d907      	bls.n	8008f82 <__udivmoddi4+0x1d2>
 8008f72:	193c      	adds	r4, r7, r4
 8008f74:	f103 30ff 	add.w	r0, r3, #4294967295
 8008f78:	d267      	bcs.n	800904a <__udivmoddi4+0x29a>
 8008f7a:	45a4      	cmp	ip, r4
 8008f7c:	d965      	bls.n	800904a <__udivmoddi4+0x29a>
 8008f7e:	3b02      	subs	r3, #2
 8008f80:	443c      	add	r4, r7
 8008f82:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8008f86:	fba0 9302 	umull	r9, r3, r0, r2
 8008f8a:	eba4 040c 	sub.w	r4, r4, ip
 8008f8e:	429c      	cmp	r4, r3
 8008f90:	46ce      	mov	lr, r9
 8008f92:	469c      	mov	ip, r3
 8008f94:	d351      	bcc.n	800903a <__udivmoddi4+0x28a>
 8008f96:	d04e      	beq.n	8009036 <__udivmoddi4+0x286>
 8008f98:	b155      	cbz	r5, 8008fb0 <__udivmoddi4+0x200>
 8008f9a:	ebb8 030e 	subs.w	r3, r8, lr
 8008f9e:	eb64 040c 	sbc.w	r4, r4, ip
 8008fa2:	fa04 f606 	lsl.w	r6, r4, r6
 8008fa6:	40cb      	lsrs	r3, r1
 8008fa8:	431e      	orrs	r6, r3
 8008faa:	40cc      	lsrs	r4, r1
 8008fac:	e9c5 6400 	strd	r6, r4, [r5]
 8008fb0:	2100      	movs	r1, #0
 8008fb2:	e750      	b.n	8008e56 <__udivmoddi4+0xa6>
 8008fb4:	f1c2 0320 	rsb	r3, r2, #32
 8008fb8:	fa20 f103 	lsr.w	r1, r0, r3
 8008fbc:	fa0c fc02 	lsl.w	ip, ip, r2
 8008fc0:	fa24 f303 	lsr.w	r3, r4, r3
 8008fc4:	4094      	lsls	r4, r2
 8008fc6:	430c      	orrs	r4, r1
 8008fc8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8008fcc:	fa00 fe02 	lsl.w	lr, r0, r2
 8008fd0:	fa1f f78c 	uxth.w	r7, ip
 8008fd4:	fbb3 f0f8 	udiv	r0, r3, r8
 8008fd8:	fb08 3110 	mls	r1, r8, r0, r3
 8008fdc:	0c23      	lsrs	r3, r4, #16
 8008fde:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008fe2:	fb00 f107 	mul.w	r1, r0, r7
 8008fe6:	4299      	cmp	r1, r3
 8008fe8:	d908      	bls.n	8008ffc <__udivmoddi4+0x24c>
 8008fea:	eb1c 0303 	adds.w	r3, ip, r3
 8008fee:	f100 36ff 	add.w	r6, r0, #4294967295
 8008ff2:	d22c      	bcs.n	800904e <__udivmoddi4+0x29e>
 8008ff4:	4299      	cmp	r1, r3
 8008ff6:	d92a      	bls.n	800904e <__udivmoddi4+0x29e>
 8008ff8:	3802      	subs	r0, #2
 8008ffa:	4463      	add	r3, ip
 8008ffc:	1a5b      	subs	r3, r3, r1
 8008ffe:	b2a4      	uxth	r4, r4
 8009000:	fbb3 f1f8 	udiv	r1, r3, r8
 8009004:	fb08 3311 	mls	r3, r8, r1, r3
 8009008:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800900c:	fb01 f307 	mul.w	r3, r1, r7
 8009010:	42a3      	cmp	r3, r4
 8009012:	d908      	bls.n	8009026 <__udivmoddi4+0x276>
 8009014:	eb1c 0404 	adds.w	r4, ip, r4
 8009018:	f101 36ff 	add.w	r6, r1, #4294967295
 800901c:	d213      	bcs.n	8009046 <__udivmoddi4+0x296>
 800901e:	42a3      	cmp	r3, r4
 8009020:	d911      	bls.n	8009046 <__udivmoddi4+0x296>
 8009022:	3902      	subs	r1, #2
 8009024:	4464      	add	r4, ip
 8009026:	1ae4      	subs	r4, r4, r3
 8009028:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800902c:	e739      	b.n	8008ea2 <__udivmoddi4+0xf2>
 800902e:	4604      	mov	r4, r0
 8009030:	e6f0      	b.n	8008e14 <__udivmoddi4+0x64>
 8009032:	4608      	mov	r0, r1
 8009034:	e706      	b.n	8008e44 <__udivmoddi4+0x94>
 8009036:	45c8      	cmp	r8, r9
 8009038:	d2ae      	bcs.n	8008f98 <__udivmoddi4+0x1e8>
 800903a:	ebb9 0e02 	subs.w	lr, r9, r2
 800903e:	eb63 0c07 	sbc.w	ip, r3, r7
 8009042:	3801      	subs	r0, #1
 8009044:	e7a8      	b.n	8008f98 <__udivmoddi4+0x1e8>
 8009046:	4631      	mov	r1, r6
 8009048:	e7ed      	b.n	8009026 <__udivmoddi4+0x276>
 800904a:	4603      	mov	r3, r0
 800904c:	e799      	b.n	8008f82 <__udivmoddi4+0x1d2>
 800904e:	4630      	mov	r0, r6
 8009050:	e7d4      	b.n	8008ffc <__udivmoddi4+0x24c>
 8009052:	46d6      	mov	lr, sl
 8009054:	e77f      	b.n	8008f56 <__udivmoddi4+0x1a6>
 8009056:	4463      	add	r3, ip
 8009058:	3802      	subs	r0, #2
 800905a:	e74d      	b.n	8008ef8 <__udivmoddi4+0x148>
 800905c:	4606      	mov	r6, r0
 800905e:	4623      	mov	r3, r4
 8009060:	4608      	mov	r0, r1
 8009062:	e70f      	b.n	8008e84 <__udivmoddi4+0xd4>
 8009064:	3e02      	subs	r6, #2
 8009066:	4463      	add	r3, ip
 8009068:	e730      	b.n	8008ecc <__udivmoddi4+0x11c>
 800906a:	bf00      	nop

0800906c <__aeabi_idiv0>:
 800906c:	4770      	bx	lr
 800906e:	bf00      	nop

08009070 <MX_ADC1_Init>:
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
<<<<<<< HEAD
 800907c:	b580      	push	{r7, lr}
 800907e:	b084      	sub	sp, #16
 8009080:	af00      	add	r7, sp, #0
=======
 8009070:	b580      	push	{r7, lr}
 8009072:	b084      	sub	sp, #16
 8009074:	af00      	add	r7, sp, #0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
<<<<<<< HEAD
 8009082:	463b      	mov	r3, r7
 8009084:	2200      	movs	r2, #0
 8009086:	601a      	str	r2, [r3, #0]
 8009088:	605a      	str	r2, [r3, #4]
 800908a:	609a      	str	r2, [r3, #8]
 800908c:	60da      	str	r2, [r3, #12]
=======
 8009076:	463b      	mov	r3, r7
 8009078:	2200      	movs	r2, #0
 800907a:	601a      	str	r2, [r3, #0]
 800907c:	605a      	str	r2, [r3, #4]
 800907e:	609a      	str	r2, [r3, #8]
 8009080:	60da      	str	r2, [r3, #12]
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
<<<<<<< HEAD
 800908e:	4b6b      	ldr	r3, [pc, #428]	; (800923c <MX_ADC1_Init+0x1c0>)
 8009090:	4a6b      	ldr	r2, [pc, #428]	; (8009240 <MX_ADC1_Init+0x1c4>)
 8009092:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8009094:	4b69      	ldr	r3, [pc, #420]	; (800923c <MX_ADC1_Init+0x1c0>)
 8009096:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800909a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800909c:	4b67      	ldr	r3, [pc, #412]	; (800923c <MX_ADC1_Init+0x1c0>)
 800909e:	2200      	movs	r2, #0
 80090a0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80090a2:	4b66      	ldr	r3, [pc, #408]	; (800923c <MX_ADC1_Init+0x1c0>)
 80090a4:	2201      	movs	r2, #1
 80090a6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80090a8:	4b64      	ldr	r3, [pc, #400]	; (800923c <MX_ADC1_Init+0x1c0>)
 80090aa:	2200      	movs	r2, #0
 80090ac:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80090ae:	4b63      	ldr	r3, [pc, #396]	; (800923c <MX_ADC1_Init+0x1c0>)
 80090b0:	2201      	movs	r2, #1
 80090b2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 80090b6:	4b61      	ldr	r3, [pc, #388]	; (800923c <MX_ADC1_Init+0x1c0>)
 80090b8:	2201      	movs	r2, #1
 80090ba:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80090bc:	4b5f      	ldr	r3, [pc, #380]	; (800923c <MX_ADC1_Init+0x1c0>)
 80090be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC3;
 80090c4:	4b5d      	ldr	r3, [pc, #372]	; (800923c <MX_ADC1_Init+0x1c0>)
 80090c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80090ca:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80090cc:	4b5b      	ldr	r3, [pc, #364]	; (800923c <MX_ADC1_Init+0x1c0>)
 80090ce:	2200      	movs	r2, #0
 80090d0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 12;
 80090d2:	4b5a      	ldr	r3, [pc, #360]	; (800923c <MX_ADC1_Init+0x1c0>)
 80090d4:	220c      	movs	r2, #12
 80090d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80090d8:	4b58      	ldr	r3, [pc, #352]	; (800923c <MX_ADC1_Init+0x1c0>)
 80090da:	2201      	movs	r2, #1
 80090dc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80090e0:	4b56      	ldr	r3, [pc, #344]	; (800923c <MX_ADC1_Init+0x1c0>)
 80090e2:	2200      	movs	r2, #0
 80090e4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80090e6:	4855      	ldr	r0, [pc, #340]	; (800923c <MX_ADC1_Init+0x1c0>)
 80090e8:	f001 faae 	bl	800a648 <HAL_ADC_Init>
 80090ec:	4603      	mov	r3, r0
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d001      	beq.n	80090f6 <MX_ADC1_Init+0x7a>
  {
    Error_Handler();
 80090f2:	f000 fae5 	bl	80096c0 <Error_Handler>
=======
 8009082:	4b6b      	ldr	r3, [pc, #428]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 8009084:	4a6b      	ldr	r2, [pc, #428]	@ (8009234 <MX_ADC1_Init+0x1c4>)
 8009086:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8009088:	4b69      	ldr	r3, [pc, #420]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 800908a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800908e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8009090:	4b67      	ldr	r3, [pc, #412]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 8009092:	2200      	movs	r2, #0
 8009094:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8009096:	4b66      	ldr	r3, [pc, #408]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 8009098:	2201      	movs	r2, #1
 800909a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800909c:	4b64      	ldr	r3, [pc, #400]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 800909e:	2200      	movs	r2, #0
 80090a0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80090a2:	4b63      	ldr	r3, [pc, #396]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 80090a4:	2201      	movs	r2, #1
 80090a6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 80090aa:	4b61      	ldr	r3, [pc, #388]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 80090ac:	2201      	movs	r2, #1
 80090ae:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80090b0:	4b5f      	ldr	r3, [pc, #380]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 80090b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC3;
 80090b8:	4b5d      	ldr	r3, [pc, #372]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 80090ba:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80090be:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80090c0:	4b5b      	ldr	r3, [pc, #364]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 80090c2:	2200      	movs	r2, #0
 80090c4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 12;
 80090c6:	4b5a      	ldr	r3, [pc, #360]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 80090c8:	220c      	movs	r2, #12
 80090ca:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80090cc:	4b58      	ldr	r3, [pc, #352]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 80090ce:	2201      	movs	r2, #1
 80090d0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80090d4:	4b56      	ldr	r3, [pc, #344]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 80090d6:	2200      	movs	r2, #0
 80090d8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80090da:	4855      	ldr	r0, [pc, #340]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 80090dc:	f001 fab4 	bl	800a648 <HAL_ADC_Init>
 80090e0:	4603      	mov	r3, r0
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d001      	beq.n	80090ea <MX_ADC1_Init+0x7a>
  {
    Error_Handler();
 80090e6:	f000 fae5 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
<<<<<<< HEAD
 80090f6:	2308      	movs	r3, #8
 80090f8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80090fa:	2301      	movs	r3, #1
 80090fc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
 80090fe:	2305      	movs	r3, #5
 8009100:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009102:	463b      	mov	r3, r7
 8009104:	4619      	mov	r1, r3
 8009106:	484d      	ldr	r0, [pc, #308]	; (800923c <MX_ADC1_Init+0x1c0>)
 8009108:	f001 fbe6 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 800910c:	4603      	mov	r3, r0
 800910e:	2b00      	cmp	r3, #0
 8009110:	d001      	beq.n	8009116 <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 8009112:	f000 fad5 	bl	80096c0 <Error_Handler>
=======
 80090ea:	2308      	movs	r3, #8
 80090ec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80090ee:	2301      	movs	r3, #1
 80090f0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
 80090f2:	2305      	movs	r3, #5
 80090f4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80090f6:	463b      	mov	r3, r7
 80090f8:	4619      	mov	r1, r3
 80090fa:	484d      	ldr	r0, [pc, #308]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 80090fc:	f001 fbec 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 8009100:	4603      	mov	r3, r0
 8009102:	2b00      	cmp	r3, #0
 8009104:	d001      	beq.n	800910a <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 8009106:	f000 fad5 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 2;
<<<<<<< HEAD
 8009116:	2302      	movs	r3, #2
 8009118:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800911a:	463b      	mov	r3, r7
 800911c:	4619      	mov	r1, r3
 800911e:	4847      	ldr	r0, [pc, #284]	; (800923c <MX_ADC1_Init+0x1c0>)
 8009120:	f001 fbda 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 8009124:	4603      	mov	r3, r0
 8009126:	2b00      	cmp	r3, #0
 8009128:	d001      	beq.n	800912e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800912a:	f000 fac9 	bl	80096c0 <Error_Handler>
=======
 800910a:	2302      	movs	r3, #2
 800910c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800910e:	463b      	mov	r3, r7
 8009110:	4619      	mov	r1, r3
 8009112:	4847      	ldr	r0, [pc, #284]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 8009114:	f001 fbe0 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 8009118:	4603      	mov	r3, r0
 800911a:	2b00      	cmp	r3, #0
 800911c:	d001      	beq.n	8009122 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800911e:	f000 fac9 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
<<<<<<< HEAD
 800912e:	2304      	movs	r3, #4
 8009130:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8009132:	2303      	movs	r3, #3
 8009134:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009136:	463b      	mov	r3, r7
 8009138:	4619      	mov	r1, r3
 800913a:	4840      	ldr	r0, [pc, #256]	; (800923c <MX_ADC1_Init+0x1c0>)
 800913c:	f001 fbcc 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 8009140:	4603      	mov	r3, r0
 8009142:	2b00      	cmp	r3, #0
 8009144:	d001      	beq.n	800914a <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 8009146:	f000 fabb 	bl	80096c0 <Error_Handler>
=======
 8009122:	2304      	movs	r3, #4
 8009124:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8009126:	2303      	movs	r3, #3
 8009128:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800912a:	463b      	mov	r3, r7
 800912c:	4619      	mov	r1, r3
 800912e:	4840      	ldr	r0, [pc, #256]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 8009130:	f001 fbd2 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 8009134:	4603      	mov	r3, r0
 8009136:	2b00      	cmp	r3, #0
 8009138:	d001      	beq.n	800913e <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 800913a:	f000 fabb 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 4;
<<<<<<< HEAD
 800914a:	2304      	movs	r3, #4
 800914c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800914e:	463b      	mov	r3, r7
 8009150:	4619      	mov	r1, r3
 8009152:	483a      	ldr	r0, [pc, #232]	; (800923c <MX_ADC1_Init+0x1c0>)
 8009154:	f001 fbc0 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 8009158:	4603      	mov	r3, r0
 800915a:	2b00      	cmp	r3, #0
 800915c:	d001      	beq.n	8009162 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 800915e:	f000 faaf 	bl	80096c0 <Error_Handler>
=======
 800913e:	2304      	movs	r3, #4
 8009140:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009142:	463b      	mov	r3, r7
 8009144:	4619      	mov	r1, r3
 8009146:	483a      	ldr	r0, [pc, #232]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 8009148:	f001 fbc6 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 800914c:	4603      	mov	r3, r0
 800914e:	2b00      	cmp	r3, #0
 8009150:	d001      	beq.n	8009156 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8009152:	f000 faaf 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
<<<<<<< HEAD
 8009162:	2307      	movs	r3, #7
 8009164:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8009166:	2305      	movs	r3, #5
 8009168:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800916a:	463b      	mov	r3, r7
 800916c:	4619      	mov	r1, r3
 800916e:	4833      	ldr	r0, [pc, #204]	; (800923c <MX_ADC1_Init+0x1c0>)
 8009170:	f001 fbb2 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 8009174:	4603      	mov	r3, r0
 8009176:	2b00      	cmp	r3, #0
 8009178:	d001      	beq.n	800917e <MX_ADC1_Init+0x102>
  {
    Error_Handler();
 800917a:	f000 faa1 	bl	80096c0 <Error_Handler>
=======
 8009156:	2307      	movs	r3, #7
 8009158:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 800915a:	2305      	movs	r3, #5
 800915c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800915e:	463b      	mov	r3, r7
 8009160:	4619      	mov	r1, r3
 8009162:	4833      	ldr	r0, [pc, #204]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 8009164:	f001 fbb8 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 8009168:	4603      	mov	r3, r0
 800916a:	2b00      	cmp	r3, #0
 800916c:	d001      	beq.n	8009172 <MX_ADC1_Init+0x102>
  {
    Error_Handler();
 800916e:	f000 faa1 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 6;
<<<<<<< HEAD
 800917e:	2306      	movs	r3, #6
 8009180:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009182:	463b      	mov	r3, r7
 8009184:	4619      	mov	r1, r3
 8009186:	482d      	ldr	r0, [pc, #180]	; (800923c <MX_ADC1_Init+0x1c0>)
 8009188:	f001 fba6 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 800918c:	4603      	mov	r3, r0
 800918e:	2b00      	cmp	r3, #0
 8009190:	d001      	beq.n	8009196 <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8009192:	f000 fa95 	bl	80096c0 <Error_Handler>
=======
 8009172:	2306      	movs	r3, #6
 8009174:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009176:	463b      	mov	r3, r7
 8009178:	4619      	mov	r1, r3
 800917a:	482d      	ldr	r0, [pc, #180]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 800917c:	f001 fbac 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 8009180:	4603      	mov	r3, r0
 8009182:	2b00      	cmp	r3, #0
 8009184:	d001      	beq.n	800918a <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8009186:	f000 fa95 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
<<<<<<< HEAD
 8009196:	2305      	movs	r3, #5
 8009198:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 800919a:	2307      	movs	r3, #7
 800919c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800919e:	463b      	mov	r3, r7
 80091a0:	4619      	mov	r1, r3
 80091a2:	4826      	ldr	r0, [pc, #152]	; (800923c <MX_ADC1_Init+0x1c0>)
 80091a4:	f001 fb98 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 80091a8:	4603      	mov	r3, r0
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d001      	beq.n	80091b2 <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 80091ae:	f000 fa87 	bl	80096c0 <Error_Handler>
=======
 800918a:	2305      	movs	r3, #5
 800918c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 800918e:	2307      	movs	r3, #7
 8009190:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009192:	463b      	mov	r3, r7
 8009194:	4619      	mov	r1, r3
 8009196:	4826      	ldr	r0, [pc, #152]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 8009198:	f001 fb9e 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 800919c:	4603      	mov	r3, r0
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d001      	beq.n	80091a6 <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 80091a2:	f000 fa87 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 8;
<<<<<<< HEAD
 80091b2:	2308      	movs	r3, #8
 80091b4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80091b6:	463b      	mov	r3, r7
 80091b8:	4619      	mov	r1, r3
 80091ba:	4820      	ldr	r0, [pc, #128]	; (800923c <MX_ADC1_Init+0x1c0>)
 80091bc:	f001 fb8c 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 80091c0:	4603      	mov	r3, r0
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d001      	beq.n	80091ca <MX_ADC1_Init+0x14e>
  {
    Error_Handler();
 80091c6:	f000 fa7b 	bl	80096c0 <Error_Handler>
=======
 80091a6:	2308      	movs	r3, #8
 80091a8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80091aa:	463b      	mov	r3, r7
 80091ac:	4619      	mov	r1, r3
 80091ae:	4820      	ldr	r0, [pc, #128]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 80091b0:	f001 fb92 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 80091b4:	4603      	mov	r3, r0
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d001      	beq.n	80091be <MX_ADC1_Init+0x14e>
  {
    Error_Handler();
 80091ba:	f000 fa7b 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
<<<<<<< HEAD
 80091ca:	2306      	movs	r3, #6
 80091cc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 80091ce:	2309      	movs	r3, #9
 80091d0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80091d2:	463b      	mov	r3, r7
 80091d4:	4619      	mov	r1, r3
 80091d6:	4819      	ldr	r0, [pc, #100]	; (800923c <MX_ADC1_Init+0x1c0>)
 80091d8:	f001 fb7e 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 80091dc:	4603      	mov	r3, r0
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d001      	beq.n	80091e6 <MX_ADC1_Init+0x16a>
  {
    Error_Handler();
 80091e2:	f000 fa6d 	bl	80096c0 <Error_Handler>
=======
 80091be:	2306      	movs	r3, #6
 80091c0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 80091c2:	2309      	movs	r3, #9
 80091c4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80091c6:	463b      	mov	r3, r7
 80091c8:	4619      	mov	r1, r3
 80091ca:	4819      	ldr	r0, [pc, #100]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 80091cc:	f001 fb84 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 80091d0:	4603      	mov	r3, r0
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d001      	beq.n	80091da <MX_ADC1_Init+0x16a>
  {
    Error_Handler();
 80091d6:	f000 fa6d 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 10;
<<<<<<< HEAD
 80091e6:	230a      	movs	r3, #10
 80091e8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80091ea:	463b      	mov	r3, r7
 80091ec:	4619      	mov	r1, r3
 80091ee:	4813      	ldr	r0, [pc, #76]	; (800923c <MX_ADC1_Init+0x1c0>)
 80091f0:	f001 fb72 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 80091f4:	4603      	mov	r3, r0
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d001      	beq.n	80091fe <MX_ADC1_Init+0x182>
  {
    Error_Handler();
 80091fa:	f000 fa61 	bl	80096c0 <Error_Handler>
=======
 80091da:	230a      	movs	r3, #10
 80091dc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80091de:	463b      	mov	r3, r7
 80091e0:	4619      	mov	r1, r3
 80091e2:	4813      	ldr	r0, [pc, #76]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 80091e4:	f001 fb78 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 80091e8:	4603      	mov	r3, r0
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d001      	beq.n	80091f2 <MX_ADC1_Init+0x182>
  {
    Error_Handler();
 80091ee:	f000 fa61 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
<<<<<<< HEAD
 80091fe:	2308      	movs	r3, #8
 8009200:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8009202:	230b      	movs	r3, #11
 8009204:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009206:	463b      	mov	r3, r7
 8009208:	4619      	mov	r1, r3
 800920a:	480c      	ldr	r0, [pc, #48]	; (800923c <MX_ADC1_Init+0x1c0>)
 800920c:	f001 fb64 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 8009210:	4603      	mov	r3, r0
 8009212:	2b00      	cmp	r3, #0
 8009214:	d001      	beq.n	800921a <MX_ADC1_Init+0x19e>
  {
    Error_Handler();
 8009216:	f000 fa53 	bl	80096c0 <Error_Handler>
=======
 80091f2:	2308      	movs	r3, #8
 80091f4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 80091f6:	230b      	movs	r3, #11
 80091f8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80091fa:	463b      	mov	r3, r7
 80091fc:	4619      	mov	r1, r3
 80091fe:	480c      	ldr	r0, [pc, #48]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 8009200:	f001 fb6a 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 8009204:	4603      	mov	r3, r0
 8009206:	2b00      	cmp	r3, #0
 8009208:	d001      	beq.n	800920e <MX_ADC1_Init+0x19e>
  {
    Error_Handler();
 800920a:	f000 fa53 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 12;
<<<<<<< HEAD
 800921a:	230c      	movs	r3, #12
 800921c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800921e:	463b      	mov	r3, r7
 8009220:	4619      	mov	r1, r3
 8009222:	4806      	ldr	r0, [pc, #24]	; (800923c <MX_ADC1_Init+0x1c0>)
 8009224:	f001 fb58 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 8009228:	4603      	mov	r3, r0
 800922a:	2b00      	cmp	r3, #0
 800922c:	d001      	beq.n	8009232 <MX_ADC1_Init+0x1b6>
  {
    Error_Handler();
 800922e:	f000 fa47 	bl	80096c0 <Error_Handler>
=======
 800920e:	230c      	movs	r3, #12
 8009210:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009212:	463b      	mov	r3, r7
 8009214:	4619      	mov	r1, r3
 8009216:	4806      	ldr	r0, [pc, #24]	@ (8009230 <MX_ADC1_Init+0x1c0>)
 8009218:	f001 fb5e 	bl	800a8d8 <HAL_ADC_ConfigChannel>
 800921c:	4603      	mov	r3, r0
 800921e:	2b00      	cmp	r3, #0
 8009220:	d001      	beq.n	8009226 <MX_ADC1_Init+0x1b6>
  {
    Error_Handler();
 8009222:	f000 fa47 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
<<<<<<< HEAD
 8009232:	bf00      	nop
 8009234:	3710      	adds	r7, #16
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}
 800923a:	bf00      	nop
 800923c:	200001f4 	.word	0x200001f4
 8009240:	40012000 	.word	0x40012000

08009244 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b08a      	sub	sp, #40	; 0x28
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800924c:	f107 0314 	add.w	r3, r7, #20
 8009250:	2200      	movs	r2, #0
 8009252:	601a      	str	r2, [r3, #0]
 8009254:	605a      	str	r2, [r3, #4]
 8009256:	609a      	str	r2, [r3, #8]
 8009258:	60da      	str	r2, [r3, #12]
 800925a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	4a3c      	ldr	r2, [pc, #240]	; (8009354 <HAL_ADC_MspInit+0x110>)
 8009262:	4293      	cmp	r3, r2
 8009264:	d172      	bne.n	800934c <HAL_ADC_MspInit+0x108>
=======
 8009226:	bf00      	nop
 8009228:	3710      	adds	r7, #16
 800922a:	46bd      	mov	sp, r7
 800922c:	bd80      	pop	{r7, pc}
 800922e:	bf00      	nop
 8009230:	200001f4 	.word	0x200001f4
 8009234:	40012000 	.word	0x40012000

08009238 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8009238:	b580      	push	{r7, lr}
 800923a:	b08a      	sub	sp, #40	@ 0x28
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009240:	f107 0314 	add.w	r3, r7, #20
 8009244:	2200      	movs	r2, #0
 8009246:	601a      	str	r2, [r3, #0]
 8009248:	605a      	str	r2, [r3, #4]
 800924a:	609a      	str	r2, [r3, #8]
 800924c:	60da      	str	r2, [r3, #12]
 800924e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	4a3c      	ldr	r2, [pc, #240]	@ (8009348 <HAL_ADC_MspInit+0x110>)
 8009256:	4293      	cmp	r3, r2
 8009258:	d172      	bne.n	8009340 <HAL_ADC_MspInit+0x108>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
<<<<<<< HEAD
 8009266:	2300      	movs	r3, #0
 8009268:	613b      	str	r3, [r7, #16]
 800926a:	4b3b      	ldr	r3, [pc, #236]	; (8009358 <HAL_ADC_MspInit+0x114>)
 800926c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800926e:	4a3a      	ldr	r2, [pc, #232]	; (8009358 <HAL_ADC_MspInit+0x114>)
 8009270:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009274:	6453      	str	r3, [r2, #68]	; 0x44
 8009276:	4b38      	ldr	r3, [pc, #224]	; (8009358 <HAL_ADC_MspInit+0x114>)
 8009278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800927a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800927e:	613b      	str	r3, [r7, #16]
 8009280:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009282:	2300      	movs	r3, #0
 8009284:	60fb      	str	r3, [r7, #12]
 8009286:	4b34      	ldr	r3, [pc, #208]	; (8009358 <HAL_ADC_MspInit+0x114>)
 8009288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800928a:	4a33      	ldr	r2, [pc, #204]	; (8009358 <HAL_ADC_MspInit+0x114>)
 800928c:	f043 0301 	orr.w	r3, r3, #1
 8009290:	6313      	str	r3, [r2, #48]	; 0x30
 8009292:	4b31      	ldr	r3, [pc, #196]	; (8009358 <HAL_ADC_MspInit+0x114>)
 8009294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009296:	f003 0301 	and.w	r3, r3, #1
 800929a:	60fb      	str	r3, [r7, #12]
 800929c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800929e:	2300      	movs	r3, #0
 80092a0:	60bb      	str	r3, [r7, #8]
 80092a2:	4b2d      	ldr	r3, [pc, #180]	; (8009358 <HAL_ADC_MspInit+0x114>)
 80092a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092a6:	4a2c      	ldr	r2, [pc, #176]	; (8009358 <HAL_ADC_MspInit+0x114>)
 80092a8:	f043 0302 	orr.w	r3, r3, #2
 80092ac:	6313      	str	r3, [r2, #48]	; 0x30
 80092ae:	4b2a      	ldr	r3, [pc, #168]	; (8009358 <HAL_ADC_MspInit+0x114>)
 80092b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092b2:	f003 0302 	and.w	r3, r3, #2
 80092b6:	60bb      	str	r3, [r7, #8]
 80092b8:	68bb      	ldr	r3, [r7, #8]
=======
 800925a:	2300      	movs	r3, #0
 800925c:	613b      	str	r3, [r7, #16]
 800925e:	4b3b      	ldr	r3, [pc, #236]	@ (800934c <HAL_ADC_MspInit+0x114>)
 8009260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009262:	4a3a      	ldr	r2, [pc, #232]	@ (800934c <HAL_ADC_MspInit+0x114>)
 8009264:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009268:	6453      	str	r3, [r2, #68]	@ 0x44
 800926a:	4b38      	ldr	r3, [pc, #224]	@ (800934c <HAL_ADC_MspInit+0x114>)
 800926c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800926e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009272:	613b      	str	r3, [r7, #16]
 8009274:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009276:	2300      	movs	r3, #0
 8009278:	60fb      	str	r3, [r7, #12]
 800927a:	4b34      	ldr	r3, [pc, #208]	@ (800934c <HAL_ADC_MspInit+0x114>)
 800927c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800927e:	4a33      	ldr	r2, [pc, #204]	@ (800934c <HAL_ADC_MspInit+0x114>)
 8009280:	f043 0301 	orr.w	r3, r3, #1
 8009284:	6313      	str	r3, [r2, #48]	@ 0x30
 8009286:	4b31      	ldr	r3, [pc, #196]	@ (800934c <HAL_ADC_MspInit+0x114>)
 8009288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800928a:	f003 0301 	and.w	r3, r3, #1
 800928e:	60fb      	str	r3, [r7, #12]
 8009290:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009292:	2300      	movs	r3, #0
 8009294:	60bb      	str	r3, [r7, #8]
 8009296:	4b2d      	ldr	r3, [pc, #180]	@ (800934c <HAL_ADC_MspInit+0x114>)
 8009298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800929a:	4a2c      	ldr	r2, [pc, #176]	@ (800934c <HAL_ADC_MspInit+0x114>)
 800929c:	f043 0302 	orr.w	r3, r3, #2
 80092a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80092a2:	4b2a      	ldr	r3, [pc, #168]	@ (800934c <HAL_ADC_MspInit+0x114>)
 80092a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092a6:	f003 0302 	and.w	r3, r3, #2
 80092aa:	60bb      	str	r3, [r7, #8]
 80092ac:	68bb      	ldr	r3, [r7, #8]
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = SEN_FR_Pin|SEN_SR_Pin|SEN_SL_Pin|SEN_FL_Pin;
<<<<<<< HEAD
 80092ba:	23f0      	movs	r3, #240	; 0xf0
 80092bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80092be:	2303      	movs	r3, #3
 80092c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80092c2:	2300      	movs	r3, #0
 80092c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80092c6:	f107 0314 	add.w	r3, r7, #20
 80092ca:	4619      	mov	r1, r3
 80092cc:	4823      	ldr	r0, [pc, #140]	; (800935c <HAL_ADC_MspInit+0x118>)
 80092ce:	f002 fab1 	bl	800b834 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = V_BAT_Pin;
 80092d2:	2301      	movs	r3, #1
 80092d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80092d6:	2303      	movs	r3, #3
 80092d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80092da:	2300      	movs	r3, #0
 80092dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(V_BAT_GPIO_Port, &GPIO_InitStruct);
 80092de:	f107 0314 	add.w	r3, r7, #20
 80092e2:	4619      	mov	r1, r3
 80092e4:	481e      	ldr	r0, [pc, #120]	; (8009360 <HAL_ADC_MspInit+0x11c>)
 80092e6:	f002 faa5 	bl	800b834 <HAL_GPIO_Init>
=======
 80092ae:	23f0      	movs	r3, #240	@ 0xf0
 80092b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80092b2:	2303      	movs	r3, #3
 80092b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80092b6:	2300      	movs	r3, #0
 80092b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80092ba:	f107 0314 	add.w	r3, r7, #20
 80092be:	4619      	mov	r1, r3
 80092c0:	4823      	ldr	r0, [pc, #140]	@ (8009350 <HAL_ADC_MspInit+0x118>)
 80092c2:	f002 fab7 	bl	800b834 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = V_BAT_Pin;
 80092c6:	2301      	movs	r3, #1
 80092c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80092ca:	2303      	movs	r3, #3
 80092cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80092ce:	2300      	movs	r3, #0
 80092d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(V_BAT_GPIO_Port, &GPIO_InitStruct);
 80092d2:	f107 0314 	add.w	r3, r7, #20
 80092d6:	4619      	mov	r1, r3
 80092d8:	481e      	ldr	r0, [pc, #120]	@ (8009354 <HAL_ADC_MspInit+0x11c>)
 80092da:	f002 faab 	bl	800b834 <HAL_GPIO_Init>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
<<<<<<< HEAD
 80092ea:	4b1e      	ldr	r3, [pc, #120]	; (8009364 <HAL_ADC_MspInit+0x120>)
 80092ec:	4a1e      	ldr	r2, [pc, #120]	; (8009368 <HAL_ADC_MspInit+0x124>)
 80092ee:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80092f0:	4b1c      	ldr	r3, [pc, #112]	; (8009364 <HAL_ADC_MspInit+0x120>)
 80092f2:	2200      	movs	r2, #0
 80092f4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80092f6:	4b1b      	ldr	r3, [pc, #108]	; (8009364 <HAL_ADC_MspInit+0x120>)
 80092f8:	2200      	movs	r2, #0
 80092fa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80092fc:	4b19      	ldr	r3, [pc, #100]	; (8009364 <HAL_ADC_MspInit+0x120>)
 80092fe:	2200      	movs	r2, #0
 8009300:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8009302:	4b18      	ldr	r3, [pc, #96]	; (8009364 <HAL_ADC_MspInit+0x120>)
 8009304:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009308:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800930a:	4b16      	ldr	r3, [pc, #88]	; (8009364 <HAL_ADC_MspInit+0x120>)
 800930c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009310:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8009312:	4b14      	ldr	r3, [pc, #80]	; (8009364 <HAL_ADC_MspInit+0x120>)
 8009314:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009318:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800931a:	4b12      	ldr	r3, [pc, #72]	; (8009364 <HAL_ADC_MspInit+0x120>)
 800931c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009320:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8009322:	4b10      	ldr	r3, [pc, #64]	; (8009364 <HAL_ADC_MspInit+0x120>)
 8009324:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8009328:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800932a:	4b0e      	ldr	r3, [pc, #56]	; (8009364 <HAL_ADC_MspInit+0x120>)
 800932c:	2200      	movs	r2, #0
 800932e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8009330:	480c      	ldr	r0, [pc, #48]	; (8009364 <HAL_ADC_MspInit+0x120>)
 8009332:	f001 fe93 	bl	800b05c <HAL_DMA_Init>
 8009336:	4603      	mov	r3, r0
 8009338:	2b00      	cmp	r3, #0
 800933a:	d001      	beq.n	8009340 <HAL_ADC_MspInit+0xfc>
    {
      Error_Handler();
 800933c:	f000 f9c0 	bl	80096c0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	4a08      	ldr	r2, [pc, #32]	; (8009364 <HAL_ADC_MspInit+0x120>)
 8009344:	639a      	str	r2, [r3, #56]	; 0x38
 8009346:	4a07      	ldr	r2, [pc, #28]	; (8009364 <HAL_ADC_MspInit+0x120>)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	6393      	str	r3, [r2, #56]	; 0x38
=======
 80092de:	4b1e      	ldr	r3, [pc, #120]	@ (8009358 <HAL_ADC_MspInit+0x120>)
 80092e0:	4a1e      	ldr	r2, [pc, #120]	@ (800935c <HAL_ADC_MspInit+0x124>)
 80092e2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80092e4:	4b1c      	ldr	r3, [pc, #112]	@ (8009358 <HAL_ADC_MspInit+0x120>)
 80092e6:	2200      	movs	r2, #0
 80092e8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80092ea:	4b1b      	ldr	r3, [pc, #108]	@ (8009358 <HAL_ADC_MspInit+0x120>)
 80092ec:	2200      	movs	r2, #0
 80092ee:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80092f0:	4b19      	ldr	r3, [pc, #100]	@ (8009358 <HAL_ADC_MspInit+0x120>)
 80092f2:	2200      	movs	r2, #0
 80092f4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80092f6:	4b18      	ldr	r3, [pc, #96]	@ (8009358 <HAL_ADC_MspInit+0x120>)
 80092f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80092fc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80092fe:	4b16      	ldr	r3, [pc, #88]	@ (8009358 <HAL_ADC_MspInit+0x120>)
 8009300:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009304:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8009306:	4b14      	ldr	r3, [pc, #80]	@ (8009358 <HAL_ADC_MspInit+0x120>)
 8009308:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800930c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800930e:	4b12      	ldr	r3, [pc, #72]	@ (8009358 <HAL_ADC_MspInit+0x120>)
 8009310:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009314:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8009316:	4b10      	ldr	r3, [pc, #64]	@ (8009358 <HAL_ADC_MspInit+0x120>)
 8009318:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800931c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800931e:	4b0e      	ldr	r3, [pc, #56]	@ (8009358 <HAL_ADC_MspInit+0x120>)
 8009320:	2200      	movs	r2, #0
 8009322:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8009324:	480c      	ldr	r0, [pc, #48]	@ (8009358 <HAL_ADC_MspInit+0x120>)
 8009326:	f001 fe99 	bl	800b05c <HAL_DMA_Init>
 800932a:	4603      	mov	r3, r0
 800932c:	2b00      	cmp	r3, #0
 800932e:	d001      	beq.n	8009334 <HAL_ADC_MspInit+0xfc>
    {
      Error_Handler();
 8009330:	f000 f9c0 	bl	80096b4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	4a08      	ldr	r2, [pc, #32]	@ (8009358 <HAL_ADC_MspInit+0x120>)
 8009338:	639a      	str	r2, [r3, #56]	@ 0x38
 800933a:	4a07      	ldr	r2, [pc, #28]	@ (8009358 <HAL_ADC_MspInit+0x120>)
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	6393      	str	r3, [r2, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
<<<<<<< HEAD
 800934c:	bf00      	nop
 800934e:	3728      	adds	r7, #40	; 0x28
 8009350:	46bd      	mov	sp, r7
 8009352:	bd80      	pop	{r7, pc}
 8009354:	40012000 	.word	0x40012000
 8009358:	40023800 	.word	0x40023800
 800935c:	40020000 	.word	0x40020000
 8009360:	40020400 	.word	0x40020400
 8009364:	2000023c 	.word	0x2000023c
 8009368:	40026410 	.word	0x40026410

0800936c <MX_DMA_Init>:
=======
 8009340:	bf00      	nop
 8009342:	3728      	adds	r7, #40	@ 0x28
 8009344:	46bd      	mov	sp, r7
 8009346:	bd80      	pop	{r7, pc}
 8009348:	40012000 	.word	0x40012000
 800934c:	40023800 	.word	0x40023800
 8009350:	40020000 	.word	0x40020000
 8009354:	40020400 	.word	0x40020400
 8009358:	2000023c 	.word	0x2000023c
 800935c:	40026410 	.word	0x40026410

08009360 <MX_DMA_Init>:
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
<<<<<<< HEAD
 800936c:	b580      	push	{r7, lr}
 800936e:	b082      	sub	sp, #8
 8009370:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8009372:	2300      	movs	r3, #0
 8009374:	607b      	str	r3, [r7, #4]
 8009376:	4b2b      	ldr	r3, [pc, #172]	; (8009424 <MX_DMA_Init+0xb8>)
 8009378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800937a:	4a2a      	ldr	r2, [pc, #168]	; (8009424 <MX_DMA_Init+0xb8>)
 800937c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009380:	6313      	str	r3, [r2, #48]	; 0x30
 8009382:	4b28      	ldr	r3, [pc, #160]	; (8009424 <MX_DMA_Init+0xb8>)
 8009384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009386:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800938a:	607b      	str	r3, [r7, #4]
 800938c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800938e:	2300      	movs	r3, #0
 8009390:	603b      	str	r3, [r7, #0]
 8009392:	4b24      	ldr	r3, [pc, #144]	; (8009424 <MX_DMA_Init+0xb8>)
 8009394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009396:	4a23      	ldr	r2, [pc, #140]	; (8009424 <MX_DMA_Init+0xb8>)
 8009398:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800939c:	6313      	str	r3, [r2, #48]	; 0x30
 800939e:	4b21      	ldr	r3, [pc, #132]	; (8009424 <MX_DMA_Init+0xb8>)
 80093a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80093a6:	603b      	str	r3, [r7, #0]
 80093a8:	683b      	ldr	r3, [r7, #0]
=======
 8009360:	b580      	push	{r7, lr}
 8009362:	b082      	sub	sp, #8
 8009364:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8009366:	2300      	movs	r3, #0
 8009368:	607b      	str	r3, [r7, #4]
 800936a:	4b2b      	ldr	r3, [pc, #172]	@ (8009418 <MX_DMA_Init+0xb8>)
 800936c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800936e:	4a2a      	ldr	r2, [pc, #168]	@ (8009418 <MX_DMA_Init+0xb8>)
 8009370:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009374:	6313      	str	r3, [r2, #48]	@ 0x30
 8009376:	4b28      	ldr	r3, [pc, #160]	@ (8009418 <MX_DMA_Init+0xb8>)
 8009378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800937a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800937e:	607b      	str	r3, [r7, #4]
 8009380:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8009382:	2300      	movs	r3, #0
 8009384:	603b      	str	r3, [r7, #0]
 8009386:	4b24      	ldr	r3, [pc, #144]	@ (8009418 <MX_DMA_Init+0xb8>)
 8009388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800938a:	4a23      	ldr	r2, [pc, #140]	@ (8009418 <MX_DMA_Init+0xb8>)
 800938c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009390:	6313      	str	r3, [r2, #48]	@ 0x30
 8009392:	4b21      	ldr	r3, [pc, #132]	@ (8009418 <MX_DMA_Init+0xb8>)
 8009394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009396:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800939a:	603b      	str	r3, [r7, #0]
 800939c:	683b      	ldr	r3, [r7, #0]
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 1, 0);
<<<<<<< HEAD
 80093aa:	2200      	movs	r2, #0
 80093ac:	2101      	movs	r1, #1
 80093ae:	200e      	movs	r0, #14
 80093b0:	f001 fe1d 	bl	800afee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80093b4:	200e      	movs	r0, #14
 80093b6:	f001 fe36 	bl	800b026 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 1, 0);
 80093ba:	2200      	movs	r2, #0
 80093bc:	2101      	movs	r1, #1
 80093be:	200f      	movs	r0, #15
 80093c0:	f001 fe15 	bl	800afee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80093c4:	200f      	movs	r0, #15
 80093c6:	f001 fe2e 	bl	800b026 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 2, 0);
 80093ca:	2200      	movs	r2, #0
 80093cc:	2102      	movs	r1, #2
 80093ce:	2038      	movs	r0, #56	; 0x38
 80093d0:	f001 fe0d 	bl	800afee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80093d4:	2038      	movs	r0, #56	; 0x38
 80093d6:	f001 fe26 	bl	800b026 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 1, 0);
 80093da:	2200      	movs	r2, #0
 80093dc:	2101      	movs	r1, #1
 80093de:	2039      	movs	r0, #57	; 0x39
 80093e0:	f001 fe05 	bl	800afee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80093e4:	2039      	movs	r0, #57	; 0x39
 80093e6:	f001 fe1e 	bl	800b026 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 1, 0);
 80093ea:	2200      	movs	r2, #0
 80093ec:	2101      	movs	r1, #1
 80093ee:	203a      	movs	r0, #58	; 0x3a
 80093f0:	f001 fdfd 	bl	800afee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80093f4:	203a      	movs	r0, #58	; 0x3a
 80093f6:	f001 fe16 	bl	800b026 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 2, 0);
 80093fa:	2200      	movs	r2, #0
 80093fc:	2102      	movs	r1, #2
 80093fe:	2044      	movs	r0, #68	; 0x44
 8009400:	f001 fdf5 	bl	800afee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8009404:	2044      	movs	r0, #68	; 0x44
 8009406:	f001 fe0e 	bl	800b026 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 2, 0);
 800940a:	2200      	movs	r2, #0
 800940c:	2102      	movs	r1, #2
 800940e:	2046      	movs	r0, #70	; 0x46
 8009410:	f001 fded 	bl	800afee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8009414:	2046      	movs	r0, #70	; 0x46
 8009416:	f001 fe06 	bl	800b026 <HAL_NVIC_EnableIRQ>

}
 800941a:	bf00      	nop
 800941c:	3708      	adds	r7, #8
 800941e:	46bd      	mov	sp, r7
 8009420:	bd80      	pop	{r7, pc}
 8009422:	bf00      	nop
 8009424:	40023800 	.word	0x40023800

08009428 <MX_GPIO_Init>:
=======
 800939e:	2200      	movs	r2, #0
 80093a0:	2101      	movs	r1, #1
 80093a2:	200e      	movs	r0, #14
 80093a4:	f001 fe23 	bl	800afee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80093a8:	200e      	movs	r0, #14
 80093aa:	f001 fe3c 	bl	800b026 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 1, 0);
 80093ae:	2200      	movs	r2, #0
 80093b0:	2101      	movs	r1, #1
 80093b2:	200f      	movs	r0, #15
 80093b4:	f001 fe1b 	bl	800afee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80093b8:	200f      	movs	r0, #15
 80093ba:	f001 fe34 	bl	800b026 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 2, 0);
 80093be:	2200      	movs	r2, #0
 80093c0:	2102      	movs	r1, #2
 80093c2:	2038      	movs	r0, #56	@ 0x38
 80093c4:	f001 fe13 	bl	800afee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80093c8:	2038      	movs	r0, #56	@ 0x38
 80093ca:	f001 fe2c 	bl	800b026 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 1, 0);
 80093ce:	2200      	movs	r2, #0
 80093d0:	2101      	movs	r1, #1
 80093d2:	2039      	movs	r0, #57	@ 0x39
 80093d4:	f001 fe0b 	bl	800afee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80093d8:	2039      	movs	r0, #57	@ 0x39
 80093da:	f001 fe24 	bl	800b026 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 1, 0);
 80093de:	2200      	movs	r2, #0
 80093e0:	2101      	movs	r1, #1
 80093e2:	203a      	movs	r0, #58	@ 0x3a
 80093e4:	f001 fe03 	bl	800afee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80093e8:	203a      	movs	r0, #58	@ 0x3a
 80093ea:	f001 fe1c 	bl	800b026 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 2, 0);
 80093ee:	2200      	movs	r2, #0
 80093f0:	2102      	movs	r1, #2
 80093f2:	2044      	movs	r0, #68	@ 0x44
 80093f4:	f001 fdfb 	bl	800afee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80093f8:	2044      	movs	r0, #68	@ 0x44
 80093fa:	f001 fe14 	bl	800b026 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 2, 0);
 80093fe:	2200      	movs	r2, #0
 8009400:	2102      	movs	r1, #2
 8009402:	2046      	movs	r0, #70	@ 0x46
 8009404:	f001 fdf3 	bl	800afee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8009408:	2046      	movs	r0, #70	@ 0x46
 800940a:	f001 fe0c 	bl	800b026 <HAL_NVIC_EnableIRQ>

}
 800940e:	bf00      	nop
 8009410:	3708      	adds	r7, #8
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}
 8009416:	bf00      	nop
 8009418:	40023800 	.word	0x40023800

0800941c <MX_GPIO_Init>:
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
<<<<<<< HEAD
 8009428:	b580      	push	{r7, lr}
 800942a:	b08a      	sub	sp, #40	; 0x28
 800942c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800942e:	f107 0314 	add.w	r3, r7, #20
 8009432:	2200      	movs	r2, #0
 8009434:	601a      	str	r2, [r3, #0]
 8009436:	605a      	str	r2, [r3, #4]
 8009438:	609a      	str	r2, [r3, #8]
 800943a:	60da      	str	r2, [r3, #12]
 800943c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800943e:	2300      	movs	r3, #0
 8009440:	613b      	str	r3, [r7, #16]
 8009442:	4b4b      	ldr	r3, [pc, #300]	; (8009570 <MX_GPIO_Init+0x148>)
 8009444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009446:	4a4a      	ldr	r2, [pc, #296]	; (8009570 <MX_GPIO_Init+0x148>)
 8009448:	f043 0304 	orr.w	r3, r3, #4
 800944c:	6313      	str	r3, [r2, #48]	; 0x30
 800944e:	4b48      	ldr	r3, [pc, #288]	; (8009570 <MX_GPIO_Init+0x148>)
 8009450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009452:	f003 0304 	and.w	r3, r3, #4
 8009456:	613b      	str	r3, [r7, #16]
 8009458:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800945a:	2300      	movs	r3, #0
 800945c:	60fb      	str	r3, [r7, #12]
 800945e:	4b44      	ldr	r3, [pc, #272]	; (8009570 <MX_GPIO_Init+0x148>)
 8009460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009462:	4a43      	ldr	r2, [pc, #268]	; (8009570 <MX_GPIO_Init+0x148>)
 8009464:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009468:	6313      	str	r3, [r2, #48]	; 0x30
 800946a:	4b41      	ldr	r3, [pc, #260]	; (8009570 <MX_GPIO_Init+0x148>)
 800946c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800946e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009472:	60fb      	str	r3, [r7, #12]
 8009474:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009476:	2300      	movs	r3, #0
 8009478:	60bb      	str	r3, [r7, #8]
 800947a:	4b3d      	ldr	r3, [pc, #244]	; (8009570 <MX_GPIO_Init+0x148>)
 800947c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800947e:	4a3c      	ldr	r2, [pc, #240]	; (8009570 <MX_GPIO_Init+0x148>)
 8009480:	f043 0301 	orr.w	r3, r3, #1
 8009484:	6313      	str	r3, [r2, #48]	; 0x30
 8009486:	4b3a      	ldr	r3, [pc, #232]	; (8009570 <MX_GPIO_Init+0x148>)
 8009488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800948a:	f003 0301 	and.w	r3, r3, #1
 800948e:	60bb      	str	r3, [r7, #8]
 8009490:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8009492:	2300      	movs	r3, #0
 8009494:	607b      	str	r3, [r7, #4]
 8009496:	4b36      	ldr	r3, [pc, #216]	; (8009570 <MX_GPIO_Init+0x148>)
 8009498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800949a:	4a35      	ldr	r2, [pc, #212]	; (8009570 <MX_GPIO_Init+0x148>)
 800949c:	f043 0302 	orr.w	r3, r3, #2
 80094a0:	6313      	str	r3, [r2, #48]	; 0x30
 80094a2:	4b33      	ldr	r3, [pc, #204]	; (8009570 <MX_GPIO_Init+0x148>)
 80094a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094a6:	f003 0302 	and.w	r3, r3, #2
 80094aa:	607b      	str	r3, [r7, #4]
 80094ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_YELLOW_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 80094ae:	2200      	movs	r2, #0
 80094b0:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 80094b4:	482f      	ldr	r0, [pc, #188]	; (8009574 <MX_GPIO_Init+0x14c>)
 80094b6:	f002 fb41 	bl	800bb3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_GREEN_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 80094ba:	2200      	movs	r2, #0
 80094bc:	2103      	movs	r1, #3
 80094be:	482e      	ldr	r0, [pc, #184]	; (8009578 <MX_GPIO_Init+0x150>)
 80094c0:	f002 fb3c 	bl	800bb3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_FR_Pin|LED_SR_Pin|LED_SL_Pin|LED_FL_Pin, GPIO_PIN_RESET);
 80094c4:	2200      	movs	r2, #0
 80094c6:	210f      	movs	r1, #15
 80094c8:	482c      	ldr	r0, [pc, #176]	; (800957c <MX_GPIO_Init+0x154>)
 80094ca:	f002 fb37 	bl	800bb3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 80094ce:	2200      	movs	r2, #0
 80094d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80094d4:	482a      	ldr	r0, [pc, #168]	; (8009580 <MX_GPIO_Init+0x158>)
 80094d6:	f002 fb31 	bl	800bb3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SWITCH_Pin;
 80094da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80094de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80094e0:	2300      	movs	r3, #0
 80094e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094e4:	2300      	movs	r3, #0
 80094e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SWITCH_GPIO_Port, &GPIO_InitStruct);
 80094e8:	f107 0314 	add.w	r3, r7, #20
 80094ec:	4619      	mov	r1, r3
 80094ee:	4821      	ldr	r0, [pc, #132]	; (8009574 <MX_GPIO_Init+0x14c>)
 80094f0:	f002 f9a0 	bl	800b834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED_YELLOW_Pin|LED_RED_Pin;
 80094f4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80094f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80094fa:	2301      	movs	r3, #1
 80094fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094fe:	2300      	movs	r3, #0
 8009500:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009502:	2300      	movs	r3, #0
 8009504:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009506:	f107 0314 	add.w	r3, r7, #20
 800950a:	4619      	mov	r1, r3
 800950c:	4819      	ldr	r0, [pc, #100]	; (8009574 <MX_GPIO_Init+0x14c>)
 800950e:	f002 f991 	bl	800b834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_BLUE_Pin;
 8009512:	2303      	movs	r3, #3
 8009514:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009516:	2301      	movs	r3, #1
 8009518:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800951a:	2300      	movs	r3, #0
 800951c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800951e:	2300      	movs	r3, #0
 8009520:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8009522:	f107 0314 	add.w	r3, r7, #20
 8009526:	4619      	mov	r1, r3
 8009528:	4813      	ldr	r0, [pc, #76]	; (8009578 <MX_GPIO_Init+0x150>)
 800952a:	f002 f983 	bl	800b834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LED_FR_Pin|LED_SR_Pin|LED_SL_Pin|LED_FL_Pin;
 800952e:	230f      	movs	r3, #15
 8009530:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009532:	2301      	movs	r3, #1
 8009534:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009536:	2300      	movs	r3, #0
 8009538:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800953a:	2303      	movs	r3, #3
 800953c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800953e:	f107 0314 	add.w	r3, r7, #20
 8009542:	4619      	mov	r1, r3
 8009544:	480d      	ldr	r0, [pc, #52]	; (800957c <MX_GPIO_Init+0x154>)
 8009546:	f002 f975 	bl	800b834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 800954a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800954e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009550:	2301      	movs	r3, #1
 8009552:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009554:	2300      	movs	r3, #0
 8009556:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009558:	2303      	movs	r3, #3
 800955a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 800955c:	f107 0314 	add.w	r3, r7, #20
 8009560:	4619      	mov	r1, r3
 8009562:	4807      	ldr	r0, [pc, #28]	; (8009580 <MX_GPIO_Init+0x158>)
 8009564:	f002 f966 	bl	800b834 <HAL_GPIO_Init>

}
 8009568:	bf00      	nop
 800956a:	3728      	adds	r7, #40	; 0x28
 800956c:	46bd      	mov	sp, r7
 800956e:	bd80      	pop	{r7, pc}
 8009570:	40023800 	.word	0x40023800
 8009574:	40020800 	.word	0x40020800
 8009578:	40021c00 	.word	0x40021c00
 800957c:	40020000 	.word	0x40020000
 8009580:	40020400 	.word	0x40020400

08009584 <main>:
=======
 800941c:	b580      	push	{r7, lr}
 800941e:	b08a      	sub	sp, #40	@ 0x28
 8009420:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009422:	f107 0314 	add.w	r3, r7, #20
 8009426:	2200      	movs	r2, #0
 8009428:	601a      	str	r2, [r3, #0]
 800942a:	605a      	str	r2, [r3, #4]
 800942c:	609a      	str	r2, [r3, #8]
 800942e:	60da      	str	r2, [r3, #12]
 8009430:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009432:	2300      	movs	r3, #0
 8009434:	613b      	str	r3, [r7, #16]
 8009436:	4b4b      	ldr	r3, [pc, #300]	@ (8009564 <MX_GPIO_Init+0x148>)
 8009438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800943a:	4a4a      	ldr	r2, [pc, #296]	@ (8009564 <MX_GPIO_Init+0x148>)
 800943c:	f043 0304 	orr.w	r3, r3, #4
 8009440:	6313      	str	r3, [r2, #48]	@ 0x30
 8009442:	4b48      	ldr	r3, [pc, #288]	@ (8009564 <MX_GPIO_Init+0x148>)
 8009444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009446:	f003 0304 	and.w	r3, r3, #4
 800944a:	613b      	str	r3, [r7, #16]
 800944c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800944e:	2300      	movs	r3, #0
 8009450:	60fb      	str	r3, [r7, #12]
 8009452:	4b44      	ldr	r3, [pc, #272]	@ (8009564 <MX_GPIO_Init+0x148>)
 8009454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009456:	4a43      	ldr	r2, [pc, #268]	@ (8009564 <MX_GPIO_Init+0x148>)
 8009458:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800945c:	6313      	str	r3, [r2, #48]	@ 0x30
 800945e:	4b41      	ldr	r3, [pc, #260]	@ (8009564 <MX_GPIO_Init+0x148>)
 8009460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009466:	60fb      	str	r3, [r7, #12]
 8009468:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800946a:	2300      	movs	r3, #0
 800946c:	60bb      	str	r3, [r7, #8]
 800946e:	4b3d      	ldr	r3, [pc, #244]	@ (8009564 <MX_GPIO_Init+0x148>)
 8009470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009472:	4a3c      	ldr	r2, [pc, #240]	@ (8009564 <MX_GPIO_Init+0x148>)
 8009474:	f043 0301 	orr.w	r3, r3, #1
 8009478:	6313      	str	r3, [r2, #48]	@ 0x30
 800947a:	4b3a      	ldr	r3, [pc, #232]	@ (8009564 <MX_GPIO_Init+0x148>)
 800947c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800947e:	f003 0301 	and.w	r3, r3, #1
 8009482:	60bb      	str	r3, [r7, #8]
 8009484:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8009486:	2300      	movs	r3, #0
 8009488:	607b      	str	r3, [r7, #4]
 800948a:	4b36      	ldr	r3, [pc, #216]	@ (8009564 <MX_GPIO_Init+0x148>)
 800948c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800948e:	4a35      	ldr	r2, [pc, #212]	@ (8009564 <MX_GPIO_Init+0x148>)
 8009490:	f043 0302 	orr.w	r3, r3, #2
 8009494:	6313      	str	r3, [r2, #48]	@ 0x30
 8009496:	4b33      	ldr	r3, [pc, #204]	@ (8009564 <MX_GPIO_Init+0x148>)
 8009498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800949a:	f003 0302 	and.w	r3, r3, #2
 800949e:	607b      	str	r3, [r7, #4]
 80094a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_YELLOW_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 80094a2:	2200      	movs	r2, #0
 80094a4:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 80094a8:	482f      	ldr	r0, [pc, #188]	@ (8009568 <MX_GPIO_Init+0x14c>)
 80094aa:	f002 fb47 	bl	800bb3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_GREEN_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 80094ae:	2200      	movs	r2, #0
 80094b0:	2103      	movs	r1, #3
 80094b2:	482e      	ldr	r0, [pc, #184]	@ (800956c <MX_GPIO_Init+0x150>)
 80094b4:	f002 fb42 	bl	800bb3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_FR_Pin|LED_SR_Pin|LED_SL_Pin|LED_FL_Pin, GPIO_PIN_RESET);
 80094b8:	2200      	movs	r2, #0
 80094ba:	210f      	movs	r1, #15
 80094bc:	482c      	ldr	r0, [pc, #176]	@ (8009570 <MX_GPIO_Init+0x154>)
 80094be:	f002 fb3d 	bl	800bb3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 80094c2:	2200      	movs	r2, #0
 80094c4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80094c8:	482a      	ldr	r0, [pc, #168]	@ (8009574 <MX_GPIO_Init+0x158>)
 80094ca:	f002 fb37 	bl	800bb3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SWITCH_Pin;
 80094ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80094d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80094d4:	2300      	movs	r3, #0
 80094d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094d8:	2300      	movs	r3, #0
 80094da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SWITCH_GPIO_Port, &GPIO_InitStruct);
 80094dc:	f107 0314 	add.w	r3, r7, #20
 80094e0:	4619      	mov	r1, r3
 80094e2:	4821      	ldr	r0, [pc, #132]	@ (8009568 <MX_GPIO_Init+0x14c>)
 80094e4:	f002 f9a6 	bl	800b834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED_YELLOW_Pin|LED_RED_Pin;
 80094e8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80094ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80094ee:	2301      	movs	r3, #1
 80094f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094f2:	2300      	movs	r3, #0
 80094f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80094f6:	2300      	movs	r3, #0
 80094f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80094fa:	f107 0314 	add.w	r3, r7, #20
 80094fe:	4619      	mov	r1, r3
 8009500:	4819      	ldr	r0, [pc, #100]	@ (8009568 <MX_GPIO_Init+0x14c>)
 8009502:	f002 f997 	bl	800b834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_BLUE_Pin;
 8009506:	2303      	movs	r3, #3
 8009508:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800950a:	2301      	movs	r3, #1
 800950c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800950e:	2300      	movs	r3, #0
 8009510:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009512:	2300      	movs	r3, #0
 8009514:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8009516:	f107 0314 	add.w	r3, r7, #20
 800951a:	4619      	mov	r1, r3
 800951c:	4813      	ldr	r0, [pc, #76]	@ (800956c <MX_GPIO_Init+0x150>)
 800951e:	f002 f989 	bl	800b834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LED_FR_Pin|LED_SR_Pin|LED_SL_Pin|LED_FL_Pin;
 8009522:	230f      	movs	r3, #15
 8009524:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009526:	2301      	movs	r3, #1
 8009528:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800952a:	2300      	movs	r3, #0
 800952c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800952e:	2303      	movs	r3, #3
 8009530:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009532:	f107 0314 	add.w	r3, r7, #20
 8009536:	4619      	mov	r1, r3
 8009538:	480d      	ldr	r0, [pc, #52]	@ (8009570 <MX_GPIO_Init+0x154>)
 800953a:	f002 f97b 	bl	800b834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 800953e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009542:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009544:	2301      	movs	r3, #1
 8009546:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009548:	2300      	movs	r3, #0
 800954a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800954c:	2303      	movs	r3, #3
 800954e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8009550:	f107 0314 	add.w	r3, r7, #20
 8009554:	4619      	mov	r1, r3
 8009556:	4807      	ldr	r0, [pc, #28]	@ (8009574 <MX_GPIO_Init+0x158>)
 8009558:	f002 f96c 	bl	800b834 <HAL_GPIO_Init>

}
 800955c:	bf00      	nop
 800955e:	3728      	adds	r7, #40	@ 0x28
 8009560:	46bd      	mov	sp, r7
 8009562:	bd80      	pop	{r7, pc}
 8009564:	40023800 	.word	0x40023800
 8009568:	40020800 	.word	0x40020800
 800956c:	40021c00 	.word	0x40021c00
 8009570:	40020000 	.word	0x40020000
 8009574:	40020400 	.word	0x40020400

08009578 <main>:
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
<<<<<<< HEAD
 8009584:	b580      	push	{r7, lr}
 8009586:	af00      	add	r7, sp, #0
=======
 8009578:	b580      	push	{r7, lr}
 800957a:	af00      	add	r7, sp, #0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
<<<<<<< HEAD
 8009588:	f000 ffc8 	bl	800a51c <HAL_Init>
=======
 800957c:	f000 ffce 	bl	800a51c <HAL_Init>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
<<<<<<< HEAD
 800958c:	f000 f830 	bl	80095f0 <SystemClock_Config>
=======
 8009580:	f000 f830 	bl	80095e4 <SystemClock_Config>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
<<<<<<< HEAD
 8009590:	f7ff ff4a 	bl	8009428 <MX_GPIO_Init>
  MX_DMA_Init();
 8009594:	f7ff feea 	bl	800936c <MX_DMA_Init>
  MX_USART1_UART_Init();
 8009598:	f000 febe 	bl	800a318 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800959c:	f7ff fd6e 	bl	800907c <MX_ADC1_Init>
  MX_TIM1_Init();
 80095a0:	f000 fae6 	bl	8009b70 <MX_TIM1_Init>
  MX_TIM2_Init();
 80095a4:	f000 fba0 	bl	8009ce8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80095a8:	f000 fbf2 	bl	8009d90 <MX_TIM3_Init>
  MX_TIM4_Init();
 80095ac:	f000 fc44 	bl	8009e38 <MX_TIM4_Init>
  MX_TIM5_Init();
 80095b0:	f000 fcda 	bl	8009f68 <MX_TIM5_Init>
  MX_SPI2_Init();
 80095b4:	f000 f88a 	bl	80096cc <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
	LED_ALL_ON();				// LED
 80095b8:	2201      	movs	r2, #1
 80095ba:	f24c 0103 	movw	r1, #49155	; 0xc003
 80095be:	480b      	ldr	r0, [pc, #44]	; (80095ec <main+0x68>)
 80095c0:	f002 fabc 	bl	800bb3c <HAL_GPIO_WritePin>
	Communicate_Initialize();	// ?
 80095c4:	f006 ff12 	bl	80103ec <Communicate_Initialize>
	Motor_Initialize();			// ??
 80095c8:	f007 fe44 	bl	8011254 <Motor_Initialize>
	Encoder_Initialize();		// ???
 80095cc:	f006 ff5c 	bl	8010488 <Encoder_Initialize>
	IMU_Initialize();			// IMUICM42688P?
 80095d0:	f007 f830 	bl	8010634 <IMU_Initialize>
	Sensor_Initialize();		// AD??
 80095d4:	f007 fac8 	bl	8010b68 <Sensor_Initialize>
	Interrupt_Initialize();		// ??
 80095d8:	f007 f9a0 	bl	801091c <Interrupt_Initialize>
	Myshell_Initialize();		// ?
 80095dc:	f008 f8a8 	bl	8011730 <Myshell_Initialize>

//	Battery_LimiterVoltage();	// ??
	module_test();				// ?????
 80095e0:	f007 fbd4 	bl	8010d8c <module_test>
=======
 8009584:	f7ff ff4a 	bl	800941c <MX_GPIO_Init>
  MX_DMA_Init();
 8009588:	f7ff feea 	bl	8009360 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800958c:	f000 fec4 	bl	800a318 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8009590:	f7ff fd6e 	bl	8009070 <MX_ADC1_Init>
  MX_TIM1_Init();
 8009594:	f000 faec 	bl	8009b70 <MX_TIM1_Init>
  MX_TIM2_Init();
 8009598:	f000 fba6 	bl	8009ce8 <MX_TIM2_Init>
  MX_TIM3_Init();
 800959c:	f000 fbf8 	bl	8009d90 <MX_TIM3_Init>
  MX_TIM4_Init();
 80095a0:	f000 fc4a 	bl	8009e38 <MX_TIM4_Init>
  MX_TIM5_Init();
 80095a4:	f000 fce0 	bl	8009f68 <MX_TIM5_Init>
  MX_SPI2_Init();
 80095a8:	f000 f88a 	bl	80096c0 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
	LED_ALL_ON();				// LED
 80095ac:	2201      	movs	r2, #1
 80095ae:	f24c 0103 	movw	r1, #49155	@ 0xc003
 80095b2:	480b      	ldr	r0, [pc, #44]	@ (80095e0 <main+0x68>)
 80095b4:	f002 fac2 	bl	800bb3c <HAL_GPIO_WritePin>
	Communicate_Initialize();	// ?
 80095b8:	f006 ff18 	bl	80103ec <Communicate_Initialize>
	Motor_Initialize();			// ??
 80095bc:	f007 fe4a 	bl	8011254 <Motor_Initialize>
	Encoder_Initialize();		// ???
 80095c0:	f006 ff62 	bl	8010488 <Encoder_Initialize>
	IMU_Initialize();			// IMUICM42688P?
 80095c4:	f007 f836 	bl	8010634 <IMU_Initialize>
	Sensor_Initialize();		// AD??
 80095c8:	f007 face 	bl	8010b68 <Sensor_Initialize>
	Interrupt_Initialize();		// ??
 80095cc:	f007 f9a6 	bl	801091c <Interrupt_Initialize>
	Myshell_Initialize();		// ?
 80095d0:	f008 f8ae 	bl	8011730 <Myshell_Initialize>

//	Battery_LimiterVoltage();	// ??
	module_test();				// ?????
 80095d4:	f007 fbda 	bl	8010d8c <module_test>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // ??
	  Myshell_Execute();
<<<<<<< HEAD
 80095e4:	f008 f8c4 	bl	8011770 <Myshell_Execute>
 80095e8:	e7fc      	b.n	80095e4 <main+0x60>
 80095ea:	bf00      	nop
 80095ec:	40020000 	.word	0x40020000

080095f0 <SystemClock_Config>:
=======
 80095d8:	f008 f8ca 	bl	8011770 <Myshell_Execute>
 80095dc:	e7fc      	b.n	80095d8 <main+0x60>
 80095de:	bf00      	nop
 80095e0:	40020000 	.word	0x40020000

080095e4 <SystemClock_Config>:
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
<<<<<<< HEAD
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b094      	sub	sp, #80	; 0x50
 80095f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80095f6:	f107 0320 	add.w	r3, r7, #32
 80095fa:	2230      	movs	r2, #48	; 0x30
 80095fc:	2100      	movs	r1, #0
 80095fe:	4618      	mov	r0, r3
 8009600:	f009 faf4 	bl	8012bec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009604:	f107 030c 	add.w	r3, r7, #12
 8009608:	2200      	movs	r2, #0
 800960a:	601a      	str	r2, [r3, #0]
 800960c:	605a      	str	r2, [r3, #4]
 800960e:	609a      	str	r2, [r3, #8]
 8009610:	60da      	str	r2, [r3, #12]
 8009612:	611a      	str	r2, [r3, #16]
=======
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b094      	sub	sp, #80	@ 0x50
 80095e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80095ea:	f107 0320 	add.w	r3, r7, #32
 80095ee:	2230      	movs	r2, #48	@ 0x30
 80095f0:	2100      	movs	r1, #0
 80095f2:	4618      	mov	r0, r3
 80095f4:	f009 faf6 	bl	8012be4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80095f8:	f107 030c 	add.w	r3, r7, #12
 80095fc:	2200      	movs	r2, #0
 80095fe:	601a      	str	r2, [r3, #0]
 8009600:	605a      	str	r2, [r3, #4]
 8009602:	609a      	str	r2, [r3, #8]
 8009604:	60da      	str	r2, [r3, #12]
 8009606:	611a      	str	r2, [r3, #16]
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
<<<<<<< HEAD
 8009614:	2300      	movs	r3, #0
 8009616:	60bb      	str	r3, [r7, #8]
 8009618:	4b27      	ldr	r3, [pc, #156]	; (80096b8 <SystemClock_Config+0xc8>)
 800961a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800961c:	4a26      	ldr	r2, [pc, #152]	; (80096b8 <SystemClock_Config+0xc8>)
 800961e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009622:	6413      	str	r3, [r2, #64]	; 0x40
 8009624:	4b24      	ldr	r3, [pc, #144]	; (80096b8 <SystemClock_Config+0xc8>)
 8009626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009628:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800962c:	60bb      	str	r3, [r7, #8]
 800962e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009630:	2300      	movs	r3, #0
 8009632:	607b      	str	r3, [r7, #4]
 8009634:	4b21      	ldr	r3, [pc, #132]	; (80096bc <SystemClock_Config+0xcc>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	4a20      	ldr	r2, [pc, #128]	; (80096bc <SystemClock_Config+0xcc>)
 800963a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800963e:	6013      	str	r3, [r2, #0]
 8009640:	4b1e      	ldr	r3, [pc, #120]	; (80096bc <SystemClock_Config+0xcc>)
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8009648:	607b      	str	r3, [r7, #4]
 800964a:	687b      	ldr	r3, [r7, #4]
=======
 8009608:	2300      	movs	r3, #0
 800960a:	60bb      	str	r3, [r7, #8]
 800960c:	4b27      	ldr	r3, [pc, #156]	@ (80096ac <SystemClock_Config+0xc8>)
 800960e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009610:	4a26      	ldr	r2, [pc, #152]	@ (80096ac <SystemClock_Config+0xc8>)
 8009612:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009616:	6413      	str	r3, [r2, #64]	@ 0x40
 8009618:	4b24      	ldr	r3, [pc, #144]	@ (80096ac <SystemClock_Config+0xc8>)
 800961a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800961c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009620:	60bb      	str	r3, [r7, #8]
 8009622:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8009624:	2300      	movs	r3, #0
 8009626:	607b      	str	r3, [r7, #4]
 8009628:	4b21      	ldr	r3, [pc, #132]	@ (80096b0 <SystemClock_Config+0xcc>)
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	4a20      	ldr	r2, [pc, #128]	@ (80096b0 <SystemClock_Config+0xcc>)
 800962e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009632:	6013      	str	r3, [r2, #0]
 8009634:	4b1e      	ldr	r3, [pc, #120]	@ (80096b0 <SystemClock_Config+0xcc>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800963c:	607b      	str	r3, [r7, #4]
 800963e:	687b      	ldr	r3, [r7, #4]
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
<<<<<<< HEAD
 800964c:	2302      	movs	r3, #2
 800964e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8009650:	2301      	movs	r3, #1
 8009652:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8009654:	2310      	movs	r3, #16
 8009656:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009658:	2302      	movs	r3, #2
 800965a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800965c:	2300      	movs	r3, #0
 800965e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8009660:	2310      	movs	r3, #16
 8009662:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8009664:	23c0      	movs	r3, #192	; 0xc0
 8009666:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009668:	2302      	movs	r3, #2
 800966a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800966c:	2304      	movs	r3, #4
 800966e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009670:	f107 0320 	add.w	r3, r7, #32
 8009674:	4618      	mov	r0, r3
 8009676:	f002 fa7b 	bl	800bb70 <HAL_RCC_OscConfig>
 800967a:	4603      	mov	r3, r0
 800967c:	2b00      	cmp	r3, #0
 800967e:	d001      	beq.n	8009684 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8009680:	f000 f81e 	bl	80096c0 <Error_Handler>
=======
 8009640:	2302      	movs	r3, #2
 8009642:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8009644:	2301      	movs	r3, #1
 8009646:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8009648:	2310      	movs	r3, #16
 800964a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800964c:	2302      	movs	r3, #2
 800964e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8009650:	2300      	movs	r3, #0
 8009652:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8009654:	2310      	movs	r3, #16
 8009656:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8009658:	23c0      	movs	r3, #192	@ 0xc0
 800965a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800965c:	2302      	movs	r3, #2
 800965e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8009660:	2304      	movs	r3, #4
 8009662:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009664:	f107 0320 	add.w	r3, r7, #32
 8009668:	4618      	mov	r0, r3
 800966a:	f002 fa81 	bl	800bb70 <HAL_RCC_OscConfig>
 800966e:	4603      	mov	r3, r0
 8009670:	2b00      	cmp	r3, #0
 8009672:	d001      	beq.n	8009678 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8009674:	f000 f81e 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
<<<<<<< HEAD
 8009684:	230f      	movs	r3, #15
 8009686:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009688:	2302      	movs	r3, #2
 800968a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800968c:	2300      	movs	r3, #0
 800968e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8009690:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009694:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8009696:	2300      	movs	r3, #0
 8009698:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800969a:	f107 030c 	add.w	r3, r7, #12
 800969e:	2103      	movs	r1, #3
 80096a0:	4618      	mov	r0, r3
 80096a2:	f002 fcdd 	bl	800c060 <HAL_RCC_ClockConfig>
 80096a6:	4603      	mov	r3, r0
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d001      	beq.n	80096b0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80096ac:	f000 f808 	bl	80096c0 <Error_Handler>
  }
}
 80096b0:	bf00      	nop
 80096b2:	3750      	adds	r7, #80	; 0x50
 80096b4:	46bd      	mov	sp, r7
 80096b6:	bd80      	pop	{r7, pc}
 80096b8:	40023800 	.word	0x40023800
 80096bc:	40007000 	.word	0x40007000

080096c0 <Error_Handler>:
=======
 8009678:	230f      	movs	r3, #15
 800967a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800967c:	2302      	movs	r3, #2
 800967e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009680:	2300      	movs	r3, #0
 8009682:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8009684:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009688:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800968a:	2300      	movs	r3, #0
 800968c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800968e:	f107 030c 	add.w	r3, r7, #12
 8009692:	2103      	movs	r1, #3
 8009694:	4618      	mov	r0, r3
 8009696:	f002 fce3 	bl	800c060 <HAL_RCC_ClockConfig>
 800969a:	4603      	mov	r3, r0
 800969c:	2b00      	cmp	r3, #0
 800969e:	d001      	beq.n	80096a4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80096a0:	f000 f808 	bl	80096b4 <Error_Handler>
  }
}
 80096a4:	bf00      	nop
 80096a6:	3750      	adds	r7, #80	@ 0x50
 80096a8:	46bd      	mov	sp, r7
 80096aa:	bd80      	pop	{r7, pc}
 80096ac:	40023800 	.word	0x40023800
 80096b0:	40007000 	.word	0x40007000

080096b4 <Error_Handler>:
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
<<<<<<< HEAD
 80096c0:	b480      	push	{r7}
 80096c2:	af00      	add	r7, sp, #0
=======
 80096b4:	b480      	push	{r7}
 80096b6:	af00      	add	r7, sp, #0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
<<<<<<< HEAD
 80096c4:	b672      	cpsid	i
}
 80096c6:	bf00      	nop
=======
 80096b8:	b672      	cpsid	i
}
 80096ba:	bf00      	nop
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
<<<<<<< HEAD
 80096c8:	e7fe      	b.n	80096c8 <Error_Handler+0x8>
	...

080096cc <MX_SPI2_Init>:
=======
 80096bc:	bf00      	nop
 80096be:	e7fd      	b.n	80096bc <Error_Handler+0x8>

080096c0 <MX_SPI2_Init>:
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
<<<<<<< HEAD
 80096cc:	b580      	push	{r7, lr}
 80096ce:	af00      	add	r7, sp, #0
=======
 80096c0:	b580      	push	{r7, lr}
 80096c2:	af00      	add	r7, sp, #0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
<<<<<<< HEAD
 80096d0:	4b17      	ldr	r3, [pc, #92]	; (8009730 <MX_SPI2_Init+0x64>)
 80096d2:	4a18      	ldr	r2, [pc, #96]	; (8009734 <MX_SPI2_Init+0x68>)
 80096d4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80096d6:	4b16      	ldr	r3, [pc, #88]	; (8009730 <MX_SPI2_Init+0x64>)
 80096d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80096dc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80096de:	4b14      	ldr	r3, [pc, #80]	; (8009730 <MX_SPI2_Init+0x64>)
 80096e0:	2200      	movs	r2, #0
 80096e2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80096e4:	4b12      	ldr	r3, [pc, #72]	; (8009730 <MX_SPI2_Init+0x64>)
 80096e6:	2200      	movs	r2, #0
 80096e8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80096ea:	4b11      	ldr	r3, [pc, #68]	; (8009730 <MX_SPI2_Init+0x64>)
 80096ec:	2202      	movs	r2, #2
 80096ee:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80096f0:	4b0f      	ldr	r3, [pc, #60]	; (8009730 <MX_SPI2_Init+0x64>)
 80096f2:	2201      	movs	r2, #1
 80096f4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80096f6:	4b0e      	ldr	r3, [pc, #56]	; (8009730 <MX_SPI2_Init+0x64>)
 80096f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80096fc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80096fe:	4b0c      	ldr	r3, [pc, #48]	; (8009730 <MX_SPI2_Init+0x64>)
 8009700:	2230      	movs	r2, #48	; 0x30
 8009702:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009704:	4b0a      	ldr	r3, [pc, #40]	; (8009730 <MX_SPI2_Init+0x64>)
 8009706:	2200      	movs	r2, #0
 8009708:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800970a:	4b09      	ldr	r3, [pc, #36]	; (8009730 <MX_SPI2_Init+0x64>)
 800970c:	2200      	movs	r2, #0
 800970e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009710:	4b07      	ldr	r3, [pc, #28]	; (8009730 <MX_SPI2_Init+0x64>)
 8009712:	2200      	movs	r2, #0
 8009714:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8009716:	4b06      	ldr	r3, [pc, #24]	; (8009730 <MX_SPI2_Init+0x64>)
 8009718:	220a      	movs	r2, #10
 800971a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800971c:	4804      	ldr	r0, [pc, #16]	; (8009730 <MX_SPI2_Init+0x64>)
 800971e:	f002 fe7f 	bl	800c420 <HAL_SPI_Init>
 8009722:	4603      	mov	r3, r0
 8009724:	2b00      	cmp	r3, #0
 8009726:	d001      	beq.n	800972c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8009728:	f7ff ffca 	bl	80096c0 <Error_Handler>
=======
 80096c4:	4b17      	ldr	r3, [pc, #92]	@ (8009724 <MX_SPI2_Init+0x64>)
 80096c6:	4a18      	ldr	r2, [pc, #96]	@ (8009728 <MX_SPI2_Init+0x68>)
 80096c8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80096ca:	4b16      	ldr	r3, [pc, #88]	@ (8009724 <MX_SPI2_Init+0x64>)
 80096cc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80096d0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80096d2:	4b14      	ldr	r3, [pc, #80]	@ (8009724 <MX_SPI2_Init+0x64>)
 80096d4:	2200      	movs	r2, #0
 80096d6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80096d8:	4b12      	ldr	r3, [pc, #72]	@ (8009724 <MX_SPI2_Init+0x64>)
 80096da:	2200      	movs	r2, #0
 80096dc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80096de:	4b11      	ldr	r3, [pc, #68]	@ (8009724 <MX_SPI2_Init+0x64>)
 80096e0:	2202      	movs	r2, #2
 80096e2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80096e4:	4b0f      	ldr	r3, [pc, #60]	@ (8009724 <MX_SPI2_Init+0x64>)
 80096e6:	2201      	movs	r2, #1
 80096e8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80096ea:	4b0e      	ldr	r3, [pc, #56]	@ (8009724 <MX_SPI2_Init+0x64>)
 80096ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80096f0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80096f2:	4b0c      	ldr	r3, [pc, #48]	@ (8009724 <MX_SPI2_Init+0x64>)
 80096f4:	2230      	movs	r2, #48	@ 0x30
 80096f6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80096f8:	4b0a      	ldr	r3, [pc, #40]	@ (8009724 <MX_SPI2_Init+0x64>)
 80096fa:	2200      	movs	r2, #0
 80096fc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80096fe:	4b09      	ldr	r3, [pc, #36]	@ (8009724 <MX_SPI2_Init+0x64>)
 8009700:	2200      	movs	r2, #0
 8009702:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009704:	4b07      	ldr	r3, [pc, #28]	@ (8009724 <MX_SPI2_Init+0x64>)
 8009706:	2200      	movs	r2, #0
 8009708:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800970a:	4b06      	ldr	r3, [pc, #24]	@ (8009724 <MX_SPI2_Init+0x64>)
 800970c:	220a      	movs	r2, #10
 800970e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8009710:	4804      	ldr	r0, [pc, #16]	@ (8009724 <MX_SPI2_Init+0x64>)
 8009712:	f002 fe85 	bl	800c420 <HAL_SPI_Init>
 8009716:	4603      	mov	r3, r0
 8009718:	2b00      	cmp	r3, #0
 800971a:	d001      	beq.n	8009720 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800971c:	f7ff ffca 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
<<<<<<< HEAD
 800972c:	bf00      	nop
 800972e:	bd80      	pop	{r7, pc}
 8009730:	2000029c 	.word	0x2000029c
 8009734:	40003800 	.word	0x40003800

08009738 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b08a      	sub	sp, #40	; 0x28
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009740:	f107 0314 	add.w	r3, r7, #20
 8009744:	2200      	movs	r2, #0
 8009746:	601a      	str	r2, [r3, #0]
 8009748:	605a      	str	r2, [r3, #4]
 800974a:	609a      	str	r2, [r3, #8]
 800974c:	60da      	str	r2, [r3, #12]
 800974e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	4a47      	ldr	r2, [pc, #284]	; (8009874 <HAL_SPI_MspInit+0x13c>)
 8009756:	4293      	cmp	r3, r2
 8009758:	f040 8088 	bne.w	800986c <HAL_SPI_MspInit+0x134>
=======
 8009720:	bf00      	nop
 8009722:	bd80      	pop	{r7, pc}
 8009724:	2000029c 	.word	0x2000029c
 8009728:	40003800 	.word	0x40003800

0800972c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b08a      	sub	sp, #40	@ 0x28
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009734:	f107 0314 	add.w	r3, r7, #20
 8009738:	2200      	movs	r2, #0
 800973a:	601a      	str	r2, [r3, #0]
 800973c:	605a      	str	r2, [r3, #4]
 800973e:	609a      	str	r2, [r3, #8]
 8009740:	60da      	str	r2, [r3, #12]
 8009742:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	4a47      	ldr	r2, [pc, #284]	@ (8009868 <HAL_SPI_MspInit+0x13c>)
 800974a:	4293      	cmp	r3, r2
 800974c:	f040 8088 	bne.w	8009860 <HAL_SPI_MspInit+0x134>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
<<<<<<< HEAD
 800975c:	2300      	movs	r3, #0
 800975e:	613b      	str	r3, [r7, #16]
 8009760:	4b45      	ldr	r3, [pc, #276]	; (8009878 <HAL_SPI_MspInit+0x140>)
 8009762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009764:	4a44      	ldr	r2, [pc, #272]	; (8009878 <HAL_SPI_MspInit+0x140>)
 8009766:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800976a:	6413      	str	r3, [r2, #64]	; 0x40
 800976c:	4b42      	ldr	r3, [pc, #264]	; (8009878 <HAL_SPI_MspInit+0x140>)
 800976e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009770:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009774:	613b      	str	r3, [r7, #16]
 8009776:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009778:	2300      	movs	r3, #0
 800977a:	60fb      	str	r3, [r7, #12]
 800977c:	4b3e      	ldr	r3, [pc, #248]	; (8009878 <HAL_SPI_MspInit+0x140>)
 800977e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009780:	4a3d      	ldr	r2, [pc, #244]	; (8009878 <HAL_SPI_MspInit+0x140>)
 8009782:	f043 0302 	orr.w	r3, r3, #2
 8009786:	6313      	str	r3, [r2, #48]	; 0x30
 8009788:	4b3b      	ldr	r3, [pc, #236]	; (8009878 <HAL_SPI_MspInit+0x140>)
 800978a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800978c:	f003 0302 	and.w	r3, r3, #2
 8009790:	60fb      	str	r3, [r7, #12]
 8009792:	68fb      	ldr	r3, [r7, #12]
=======
 8009750:	2300      	movs	r3, #0
 8009752:	613b      	str	r3, [r7, #16]
 8009754:	4b45      	ldr	r3, [pc, #276]	@ (800986c <HAL_SPI_MspInit+0x140>)
 8009756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009758:	4a44      	ldr	r2, [pc, #272]	@ (800986c <HAL_SPI_MspInit+0x140>)
 800975a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800975e:	6413      	str	r3, [r2, #64]	@ 0x40
 8009760:	4b42      	ldr	r3, [pc, #264]	@ (800986c <HAL_SPI_MspInit+0x140>)
 8009762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009764:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009768:	613b      	str	r3, [r7, #16]
 800976a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800976c:	2300      	movs	r3, #0
 800976e:	60fb      	str	r3, [r7, #12]
 8009770:	4b3e      	ldr	r3, [pc, #248]	@ (800986c <HAL_SPI_MspInit+0x140>)
 8009772:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009774:	4a3d      	ldr	r2, [pc, #244]	@ (800986c <HAL_SPI_MspInit+0x140>)
 8009776:	f043 0302 	orr.w	r3, r3, #2
 800977a:	6313      	str	r3, [r2, #48]	@ 0x30
 800977c:	4b3b      	ldr	r3, [pc, #236]	@ (800986c <HAL_SPI_MspInit+0x140>)
 800977e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009780:	f003 0302 	and.w	r3, r3, #2
 8009784:	60fb      	str	r3, [r7, #12]
 8009786:	68fb      	ldr	r3, [r7, #12]
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
<<<<<<< HEAD
 8009794:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8009798:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800979a:	2302      	movs	r3, #2
 800979c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800979e:	2300      	movs	r3, #0
 80097a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80097a2:	2303      	movs	r3, #3
 80097a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80097a6:	2305      	movs	r3, #5
 80097a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80097aa:	f107 0314 	add.w	r3, r7, #20
 80097ae:	4619      	mov	r1, r3
 80097b0:	4832      	ldr	r0, [pc, #200]	; (800987c <HAL_SPI_MspInit+0x144>)
 80097b2:	f002 f83f 	bl	800b834 <HAL_GPIO_Init>
=======
 8009788:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800978c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800978e:	2302      	movs	r3, #2
 8009790:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009792:	2300      	movs	r3, #0
 8009794:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009796:	2303      	movs	r3, #3
 8009798:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800979a:	2305      	movs	r3, #5
 800979c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800979e:	f107 0314 	add.w	r3, r7, #20
 80097a2:	4619      	mov	r1, r3
 80097a4:	4832      	ldr	r0, [pc, #200]	@ (8009870 <HAL_SPI_MspInit+0x144>)
 80097a6:	f002 f845 	bl	800b834 <HAL_GPIO_Init>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
<<<<<<< HEAD
 80097b6:	4b32      	ldr	r3, [pc, #200]	; (8009880 <HAL_SPI_MspInit+0x148>)
 80097b8:	4a32      	ldr	r2, [pc, #200]	; (8009884 <HAL_SPI_MspInit+0x14c>)
 80097ba:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80097bc:	4b30      	ldr	r3, [pc, #192]	; (8009880 <HAL_SPI_MspInit+0x148>)
 80097be:	2200      	movs	r2, #0
 80097c0:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80097c2:	4b2f      	ldr	r3, [pc, #188]	; (8009880 <HAL_SPI_MspInit+0x148>)
 80097c4:	2200      	movs	r2, #0
 80097c6:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80097c8:	4b2d      	ldr	r3, [pc, #180]	; (8009880 <HAL_SPI_MspInit+0x148>)
 80097ca:	2200      	movs	r2, #0
 80097cc:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80097ce:	4b2c      	ldr	r3, [pc, #176]	; (8009880 <HAL_SPI_MspInit+0x148>)
 80097d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80097d4:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80097d6:	4b2a      	ldr	r3, [pc, #168]	; (8009880 <HAL_SPI_MspInit+0x148>)
 80097d8:	2200      	movs	r2, #0
 80097da:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80097dc:	4b28      	ldr	r3, [pc, #160]	; (8009880 <HAL_SPI_MspInit+0x148>)
 80097de:	2200      	movs	r2, #0
 80097e0:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80097e2:	4b27      	ldr	r3, [pc, #156]	; (8009880 <HAL_SPI_MspInit+0x148>)
 80097e4:	2200      	movs	r2, #0
 80097e6:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80097e8:	4b25      	ldr	r3, [pc, #148]	; (8009880 <HAL_SPI_MspInit+0x148>)
 80097ea:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80097ee:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80097f0:	4b23      	ldr	r3, [pc, #140]	; (8009880 <HAL_SPI_MspInit+0x148>)
 80097f2:	2200      	movs	r2, #0
 80097f4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80097f6:	4822      	ldr	r0, [pc, #136]	; (8009880 <HAL_SPI_MspInit+0x148>)
 80097f8:	f001 fc30 	bl	800b05c <HAL_DMA_Init>
 80097fc:	4603      	mov	r3, r0
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d001      	beq.n	8009806 <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 8009802:	f7ff ff5d 	bl	80096c0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	4a1d      	ldr	r2, [pc, #116]	; (8009880 <HAL_SPI_MspInit+0x148>)
 800980a:	64da      	str	r2, [r3, #76]	; 0x4c
 800980c:	4a1c      	ldr	r2, [pc, #112]	; (8009880 <HAL_SPI_MspInit+0x148>)
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8009812:	4b1d      	ldr	r3, [pc, #116]	; (8009888 <HAL_SPI_MspInit+0x150>)
 8009814:	4a1d      	ldr	r2, [pc, #116]	; (800988c <HAL_SPI_MspInit+0x154>)
 8009816:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8009818:	4b1b      	ldr	r3, [pc, #108]	; (8009888 <HAL_SPI_MspInit+0x150>)
 800981a:	2200      	movs	r2, #0
 800981c:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800981e:	4b1a      	ldr	r3, [pc, #104]	; (8009888 <HAL_SPI_MspInit+0x150>)
 8009820:	2240      	movs	r2, #64	; 0x40
 8009822:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009824:	4b18      	ldr	r3, [pc, #96]	; (8009888 <HAL_SPI_MspInit+0x150>)
 8009826:	2200      	movs	r2, #0
 8009828:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_DISABLE;
 800982a:	4b17      	ldr	r3, [pc, #92]	; (8009888 <HAL_SPI_MspInit+0x150>)
 800982c:	2200      	movs	r2, #0
 800982e:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009830:	4b15      	ldr	r3, [pc, #84]	; (8009888 <HAL_SPI_MspInit+0x150>)
 8009832:	2200      	movs	r2, #0
 8009834:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009836:	4b14      	ldr	r3, [pc, #80]	; (8009888 <HAL_SPI_MspInit+0x150>)
 8009838:	2200      	movs	r2, #0
 800983a:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800983c:	4b12      	ldr	r3, [pc, #72]	; (8009888 <HAL_SPI_MspInit+0x150>)
 800983e:	2200      	movs	r2, #0
 8009840:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8009842:	4b11      	ldr	r3, [pc, #68]	; (8009888 <HAL_SPI_MspInit+0x150>)
 8009844:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8009848:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800984a:	4b0f      	ldr	r3, [pc, #60]	; (8009888 <HAL_SPI_MspInit+0x150>)
 800984c:	2200      	movs	r2, #0
 800984e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8009850:	480d      	ldr	r0, [pc, #52]	; (8009888 <HAL_SPI_MspInit+0x150>)
 8009852:	f001 fc03 	bl	800b05c <HAL_DMA_Init>
 8009856:	4603      	mov	r3, r0
 8009858:	2b00      	cmp	r3, #0
 800985a:	d001      	beq.n	8009860 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 800985c:	f7ff ff30 	bl	80096c0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	4a09      	ldr	r2, [pc, #36]	; (8009888 <HAL_SPI_MspInit+0x150>)
 8009864:	649a      	str	r2, [r3, #72]	; 0x48
 8009866:	4a08      	ldr	r2, [pc, #32]	; (8009888 <HAL_SPI_MspInit+0x150>)
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	6393      	str	r3, [r2, #56]	; 0x38
=======
 80097aa:	4b32      	ldr	r3, [pc, #200]	@ (8009874 <HAL_SPI_MspInit+0x148>)
 80097ac:	4a32      	ldr	r2, [pc, #200]	@ (8009878 <HAL_SPI_MspInit+0x14c>)
 80097ae:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80097b0:	4b30      	ldr	r3, [pc, #192]	@ (8009874 <HAL_SPI_MspInit+0x148>)
 80097b2:	2200      	movs	r2, #0
 80097b4:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80097b6:	4b2f      	ldr	r3, [pc, #188]	@ (8009874 <HAL_SPI_MspInit+0x148>)
 80097b8:	2200      	movs	r2, #0
 80097ba:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80097bc:	4b2d      	ldr	r3, [pc, #180]	@ (8009874 <HAL_SPI_MspInit+0x148>)
 80097be:	2200      	movs	r2, #0
 80097c0:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80097c2:	4b2c      	ldr	r3, [pc, #176]	@ (8009874 <HAL_SPI_MspInit+0x148>)
 80097c4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80097c8:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80097ca:	4b2a      	ldr	r3, [pc, #168]	@ (8009874 <HAL_SPI_MspInit+0x148>)
 80097cc:	2200      	movs	r2, #0
 80097ce:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80097d0:	4b28      	ldr	r3, [pc, #160]	@ (8009874 <HAL_SPI_MspInit+0x148>)
 80097d2:	2200      	movs	r2, #0
 80097d4:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80097d6:	4b27      	ldr	r3, [pc, #156]	@ (8009874 <HAL_SPI_MspInit+0x148>)
 80097d8:	2200      	movs	r2, #0
 80097da:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80097dc:	4b25      	ldr	r3, [pc, #148]	@ (8009874 <HAL_SPI_MspInit+0x148>)
 80097de:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80097e2:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80097e4:	4b23      	ldr	r3, [pc, #140]	@ (8009874 <HAL_SPI_MspInit+0x148>)
 80097e6:	2200      	movs	r2, #0
 80097e8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80097ea:	4822      	ldr	r0, [pc, #136]	@ (8009874 <HAL_SPI_MspInit+0x148>)
 80097ec:	f001 fc36 	bl	800b05c <HAL_DMA_Init>
 80097f0:	4603      	mov	r3, r0
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d001      	beq.n	80097fa <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 80097f6:	f7ff ff5d 	bl	80096b4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	4a1d      	ldr	r2, [pc, #116]	@ (8009874 <HAL_SPI_MspInit+0x148>)
 80097fe:	64da      	str	r2, [r3, #76]	@ 0x4c
 8009800:	4a1c      	ldr	r2, [pc, #112]	@ (8009874 <HAL_SPI_MspInit+0x148>)
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8009806:	4b1d      	ldr	r3, [pc, #116]	@ (800987c <HAL_SPI_MspInit+0x150>)
 8009808:	4a1d      	ldr	r2, [pc, #116]	@ (8009880 <HAL_SPI_MspInit+0x154>)
 800980a:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800980c:	4b1b      	ldr	r3, [pc, #108]	@ (800987c <HAL_SPI_MspInit+0x150>)
 800980e:	2200      	movs	r2, #0
 8009810:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009812:	4b1a      	ldr	r3, [pc, #104]	@ (800987c <HAL_SPI_MspInit+0x150>)
 8009814:	2240      	movs	r2, #64	@ 0x40
 8009816:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009818:	4b18      	ldr	r3, [pc, #96]	@ (800987c <HAL_SPI_MspInit+0x150>)
 800981a:	2200      	movs	r2, #0
 800981c:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_DISABLE;
 800981e:	4b17      	ldr	r3, [pc, #92]	@ (800987c <HAL_SPI_MspInit+0x150>)
 8009820:	2200      	movs	r2, #0
 8009822:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009824:	4b15      	ldr	r3, [pc, #84]	@ (800987c <HAL_SPI_MspInit+0x150>)
 8009826:	2200      	movs	r2, #0
 8009828:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800982a:	4b14      	ldr	r3, [pc, #80]	@ (800987c <HAL_SPI_MspInit+0x150>)
 800982c:	2200      	movs	r2, #0
 800982e:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8009830:	4b12      	ldr	r3, [pc, #72]	@ (800987c <HAL_SPI_MspInit+0x150>)
 8009832:	2200      	movs	r2, #0
 8009834:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8009836:	4b11      	ldr	r3, [pc, #68]	@ (800987c <HAL_SPI_MspInit+0x150>)
 8009838:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800983c:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800983e:	4b0f      	ldr	r3, [pc, #60]	@ (800987c <HAL_SPI_MspInit+0x150>)
 8009840:	2200      	movs	r2, #0
 8009842:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8009844:	480d      	ldr	r0, [pc, #52]	@ (800987c <HAL_SPI_MspInit+0x150>)
 8009846:	f001 fc09 	bl	800b05c <HAL_DMA_Init>
 800984a:	4603      	mov	r3, r0
 800984c:	2b00      	cmp	r3, #0
 800984e:	d001      	beq.n	8009854 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8009850:	f7ff ff30 	bl	80096b4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	4a09      	ldr	r2, [pc, #36]	@ (800987c <HAL_SPI_MspInit+0x150>)
 8009858:	649a      	str	r2, [r3, #72]	@ 0x48
 800985a:	4a08      	ldr	r2, [pc, #32]	@ (800987c <HAL_SPI_MspInit+0x150>)
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	6393      	str	r3, [r2, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
<<<<<<< HEAD
 800986c:	bf00      	nop
 800986e:	3728      	adds	r7, #40	; 0x28
 8009870:	46bd      	mov	sp, r7
 8009872:	bd80      	pop	{r7, pc}
 8009874:	40003800 	.word	0x40003800
 8009878:	40023800 	.word	0x40023800
 800987c:	40020400 	.word	0x40020400
 8009880:	200002f4 	.word	0x200002f4
 8009884:	40026058 	.word	0x40026058
 8009888:	20000354 	.word	0x20000354
 800988c:	40026070 	.word	0x40026070

08009890 <HAL_MspInit>:
=======
 8009860:	bf00      	nop
 8009862:	3728      	adds	r7, #40	@ 0x28
 8009864:	46bd      	mov	sp, r7
 8009866:	bd80      	pop	{r7, pc}
 8009868:	40003800 	.word	0x40003800
 800986c:	40023800 	.word	0x40023800
 8009870:	40020400 	.word	0x40020400
 8009874:	200002f4 	.word	0x200002f4
 8009878:	40026058 	.word	0x40026058
 800987c:	20000354 	.word	0x20000354
 8009880:	40026070 	.word	0x40026070

08009884 <HAL_MspInit>:
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
<<<<<<< HEAD
 8009890:	b480      	push	{r7}
 8009892:	b083      	sub	sp, #12
 8009894:	af00      	add	r7, sp, #0
=======
 8009884:	b480      	push	{r7}
 8009886:	b083      	sub	sp, #12
 8009888:	af00      	add	r7, sp, #0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
<<<<<<< HEAD
 8009896:	2300      	movs	r3, #0
 8009898:	607b      	str	r3, [r7, #4]
 800989a:	4b10      	ldr	r3, [pc, #64]	; (80098dc <HAL_MspInit+0x4c>)
 800989c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800989e:	4a0f      	ldr	r2, [pc, #60]	; (80098dc <HAL_MspInit+0x4c>)
 80098a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80098a4:	6453      	str	r3, [r2, #68]	; 0x44
 80098a6:	4b0d      	ldr	r3, [pc, #52]	; (80098dc <HAL_MspInit+0x4c>)
 80098a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80098ae:	607b      	str	r3, [r7, #4]
 80098b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80098b2:	2300      	movs	r3, #0
 80098b4:	603b      	str	r3, [r7, #0]
 80098b6:	4b09      	ldr	r3, [pc, #36]	; (80098dc <HAL_MspInit+0x4c>)
 80098b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098ba:	4a08      	ldr	r2, [pc, #32]	; (80098dc <HAL_MspInit+0x4c>)
 80098bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80098c0:	6413      	str	r3, [r2, #64]	; 0x40
 80098c2:	4b06      	ldr	r3, [pc, #24]	; (80098dc <HAL_MspInit+0x4c>)
 80098c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80098ca:	603b      	str	r3, [r7, #0]
 80098cc:	683b      	ldr	r3, [r7, #0]
=======
 800988a:	2300      	movs	r3, #0
 800988c:	607b      	str	r3, [r7, #4]
 800988e:	4b10      	ldr	r3, [pc, #64]	@ (80098d0 <HAL_MspInit+0x4c>)
 8009890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009892:	4a0f      	ldr	r2, [pc, #60]	@ (80098d0 <HAL_MspInit+0x4c>)
 8009894:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009898:	6453      	str	r3, [r2, #68]	@ 0x44
 800989a:	4b0d      	ldr	r3, [pc, #52]	@ (80098d0 <HAL_MspInit+0x4c>)
 800989c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800989e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80098a2:	607b      	str	r3, [r7, #4]
 80098a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80098a6:	2300      	movs	r3, #0
 80098a8:	603b      	str	r3, [r7, #0]
 80098aa:	4b09      	ldr	r3, [pc, #36]	@ (80098d0 <HAL_MspInit+0x4c>)
 80098ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098ae:	4a08      	ldr	r2, [pc, #32]	@ (80098d0 <HAL_MspInit+0x4c>)
 80098b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80098b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80098b6:	4b06      	ldr	r3, [pc, #24]	@ (80098d0 <HAL_MspInit+0x4c>)
 80098b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80098be:	603b      	str	r3, [r7, #0]
 80098c0:	683b      	ldr	r3, [r7, #0]
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
<<<<<<< HEAD
 80098ce:	bf00      	nop
 80098d0:	370c      	adds	r7, #12
 80098d2:	46bd      	mov	sp, r7
 80098d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d8:	4770      	bx	lr
 80098da:	bf00      	nop
 80098dc:	40023800 	.word	0x40023800

080098e0 <NMI_Handler>:
=======
 80098c2:	bf00      	nop
 80098c4:	370c      	adds	r7, #12
 80098c6:	46bd      	mov	sp, r7
 80098c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098cc:	4770      	bx	lr
 80098ce:	bf00      	nop
 80098d0:	40023800 	.word	0x40023800

080098d4 <NMI_Handler>:
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
<<<<<<< HEAD
 80098e0:	b480      	push	{r7}
 80098e2:	af00      	add	r7, sp, #0
=======
 80098d4:	b480      	push	{r7}
 80098d6:	af00      	add	r7, sp, #0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
<<<<<<< HEAD
 80098e4:	e7fe      	b.n	80098e4 <NMI_Handler+0x4>

080098e6 <HardFault_Handler>:
=======
 80098d8:	bf00      	nop
 80098da:	e7fd      	b.n	80098d8 <NMI_Handler+0x4>

080098dc <HardFault_Handler>:
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
<<<<<<< HEAD
 80098e6:	b480      	push	{r7}
 80098e8:	af00      	add	r7, sp, #0
=======
 80098dc:	b480      	push	{r7}
 80098de:	af00      	add	r7, sp, #0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
<<<<<<< HEAD
 80098ea:	e7fe      	b.n	80098ea <HardFault_Handler+0x4>

080098ec <MemManage_Handler>:
=======
 80098e0:	bf00      	nop
 80098e2:	e7fd      	b.n	80098e0 <HardFault_Handler+0x4>

080098e4 <MemManage_Handler>:
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
<<<<<<< HEAD
 80098ec:	b480      	push	{r7}
 80098ee:	af00      	add	r7, sp, #0
=======
 80098e4:	b480      	push	{r7}
 80098e6:	af00      	add	r7, sp, #0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
<<<<<<< HEAD
 80098f0:	e7fe      	b.n	80098f0 <MemManage_Handler+0x4>

080098f2 <BusFault_Handler>:
=======
 80098e8:	bf00      	nop
 80098ea:	e7fd      	b.n	80098e8 <MemManage_Handler+0x4>

080098ec <BusFault_Handler>:
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
<<<<<<< HEAD
 80098f2:	b480      	push	{r7}
 80098f4:	af00      	add	r7, sp, #0
=======
 80098ec:	b480      	push	{r7}
 80098ee:	af00      	add	r7, sp, #0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
<<<<<<< HEAD
 80098f6:	e7fe      	b.n	80098f6 <BusFault_Handler+0x4>

080098f8 <UsageFault_Handler>:
=======
 80098f0:	bf00      	nop
 80098f2:	e7fd      	b.n	80098f0 <BusFault_Handler+0x4>

080098f4 <UsageFault_Handler>:
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
<<<<<<< HEAD
 80098f8:	b480      	push	{r7}
 80098fa:	af00      	add	r7, sp, #0
=======
 80098f4:	b480      	push	{r7}
 80098f6:	af00      	add	r7, sp, #0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
<<<<<<< HEAD
 80098fc:	e7fe      	b.n	80098fc <UsageFault_Handler+0x4>

080098fe <SVC_Handler>:
=======
 80098f8:	bf00      	nop
 80098fa:	e7fd      	b.n	80098f8 <UsageFault_Handler+0x4>

080098fc <SVC_Handler>:
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
<<<<<<< HEAD
 80098fe:	b480      	push	{r7}
 8009900:	af00      	add	r7, sp, #0
=======
 80098fc:	b480      	push	{r7}
 80098fe:	af00      	add	r7, sp, #0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
<<<<<<< HEAD
 8009902:	bf00      	nop
 8009904:	46bd      	mov	sp, r7
 8009906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990a:	4770      	bx	lr

0800990c <DebugMon_Handler>:
=======
 8009900:	bf00      	nop
 8009902:	46bd      	mov	sp, r7
 8009904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009908:	4770      	bx	lr

0800990a <DebugMon_Handler>:
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
<<<<<<< HEAD
 800990c:	b480      	push	{r7}
 800990e:	af00      	add	r7, sp, #0
=======
 800990a:	b480      	push	{r7}
 800990c:	af00      	add	r7, sp, #0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
<<<<<<< HEAD
 8009910:	bf00      	nop
 8009912:	46bd      	mov	sp, r7
 8009914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009918:	4770      	bx	lr

0800991a <PendSV_Handler>:
=======
 800990e:	bf00      	nop
 8009910:	46bd      	mov	sp, r7
 8009912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009916:	4770      	bx	lr

08009918 <PendSV_Handler>:
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
<<<<<<< HEAD
 800991a:	b480      	push	{r7}
 800991c:	af00      	add	r7, sp, #0
=======
 8009918:	b480      	push	{r7}
 800991a:	af00      	add	r7, sp, #0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
<<<<<<< HEAD
 800991e:	bf00      	nop
 8009920:	46bd      	mov	sp, r7
 8009922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009926:	4770      	bx	lr

08009928 <SysTick_Handler>:
=======
 800991c:	bf00      	nop
 800991e:	46bd      	mov	sp, r7
 8009920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009924:	4770      	bx	lr

08009926 <SysTick_Handler>:
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
<<<<<<< HEAD
 8009928:	b580      	push	{r7, lr}
 800992a:	af00      	add	r7, sp, #0
=======
 8009926:	b580      	push	{r7, lr}
 8009928:	af00      	add	r7, sp, #0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
<<<<<<< HEAD
 800992c:	f000 fe48 	bl	800a5c0 <HAL_IncTick>
=======
 800992a:	f000 fe49 	bl	800a5c0 <HAL_IncTick>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
<<<<<<< HEAD
 8009930:	bf00      	nop
 8009932:	bd80      	pop	{r7, pc}
=======
 800992e:	bf00      	nop
 8009930:	bd80      	pop	{r7, pc}
	...
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

08009934 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
<<<<<<< HEAD
 8009938:	4802      	ldr	r0, [pc, #8]	; (8009944 <DMA1_Stream3_IRQHandler+0x10>)
=======
 8009938:	4802      	ldr	r0, [pc, #8]	@ (8009944 <DMA1_Stream3_IRQHandler+0x10>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800993a:	f001 fd05 	bl	800b348 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800993e:	bf00      	nop
 8009940:	bd80      	pop	{r7, pc}
 8009942:	bf00      	nop
 8009944:	200002f4 	.word	0x200002f4

08009948 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8009948:	b580      	push	{r7, lr}
 800994a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
<<<<<<< HEAD
 800994c:	4802      	ldr	r0, [pc, #8]	; (8009958 <DMA1_Stream4_IRQHandler+0x10>)
=======
 800994c:	4802      	ldr	r0, [pc, #8]	@ (8009958 <DMA1_Stream4_IRQHandler+0x10>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800994e:	f001 fcfb 	bl	800b348 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8009952:	bf00      	nop
 8009954:	bd80      	pop	{r7, pc}
 8009956:	bf00      	nop
 8009958:	20000354 	.word	0x20000354

0800995c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800995c:	b580      	push	{r7, lr}
 800995e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
<<<<<<< HEAD
 8009960:	4802      	ldr	r0, [pc, #8]	; (800996c <DMA2_Stream0_IRQHandler+0x10>)
=======
 8009960:	4802      	ldr	r0, [pc, #8]	@ (800996c <DMA2_Stream0_IRQHandler+0x10>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009962:	f001 fcf1 	bl	800b348 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8009966:	bf00      	nop
 8009968:	bd80      	pop	{r7, pc}
 800996a:	bf00      	nop
 800996c:	2000023c 	.word	0x2000023c

08009970 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8009970:	b580      	push	{r7, lr}
 8009972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
<<<<<<< HEAD
 8009974:	4802      	ldr	r0, [pc, #8]	; (8009980 <DMA2_Stream1_IRQHandler+0x10>)
=======
 8009974:	4802      	ldr	r0, [pc, #8]	@ (8009980 <DMA2_Stream1_IRQHandler+0x10>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009976:	f001 fce7 	bl	800b348 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800997a:	bf00      	nop
 800997c:	bd80      	pop	{r7, pc}
 800997e:	bf00      	nop
 8009980:	20000520 	.word	0x20000520

08009984 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8009984:	b580      	push	{r7, lr}
 8009986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch2);
<<<<<<< HEAD
 8009988:	4802      	ldr	r0, [pc, #8]	; (8009994 <DMA2_Stream2_IRQHandler+0x10>)
=======
 8009988:	4802      	ldr	r0, [pc, #8]	@ (8009994 <DMA2_Stream2_IRQHandler+0x10>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800998a:	f001 fcdd 	bl	800b348 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800998e:	bf00      	nop
 8009990:	bd80      	pop	{r7, pc}
 8009992:	bf00      	nop
 8009994:	20000580 	.word	0x20000580

08009998 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8009998:	b580      	push	{r7, lr}
 800999a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
<<<<<<< HEAD
 800999c:	4802      	ldr	r0, [pc, #8]	; (80099a8 <DMA2_Stream5_IRQHandler+0x10>)
=======
 800999c:	4802      	ldr	r0, [pc, #8]	@ (80099a8 <DMA2_Stream5_IRQHandler+0x10>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800999e:	f001 fcd3 	bl	800b348 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 80099a2:	bf00      	nop
 80099a4:	bd80      	pop	{r7, pc}
 80099a6:	bf00      	nop
 80099a8:	20000624 	.word	0x20000624

080099ac <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
<<<<<<< HEAD
 80099b0:	4802      	ldr	r0, [pc, #8]	; (80099bc <DMA2_Stream7_IRQHandler+0x10>)
=======
 80099b0:	4802      	ldr	r0, [pc, #8]	@ (80099bc <DMA2_Stream7_IRQHandler+0x10>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80099b2:	f001 fcc9 	bl	800b348 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80099b6:	bf00      	nop
 80099b8:	bd80      	pop	{r7, pc}
 80099ba:	bf00      	nop
 80099bc:	20000684 	.word	0x20000684

080099c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80099c0:	b480      	push	{r7}
 80099c2:	af00      	add	r7, sp, #0
  return 1;
 80099c4:	2301      	movs	r3, #1
}
 80099c6:	4618      	mov	r0, r3
 80099c8:	46bd      	mov	sp, r7
 80099ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ce:	4770      	bx	lr

080099d0 <_kill>:

int _kill(int pid, int sig)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b082      	sub	sp, #8
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
 80099d8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
<<<<<<< HEAD
 80099da:	f009 f959 	bl	8012c90 <__errno>
=======
 80099da:	f009 f955 	bl	8012c88 <__errno>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80099de:	4603      	mov	r3, r0
 80099e0:	2216      	movs	r2, #22
 80099e2:	601a      	str	r2, [r3, #0]
  return -1;
 80099e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80099e8:	4618      	mov	r0, r3
 80099ea:	3708      	adds	r7, #8
 80099ec:	46bd      	mov	sp, r7
 80099ee:	bd80      	pop	{r7, pc}

080099f0 <_exit>:

void _exit (int status)
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b082      	sub	sp, #8
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80099f8:	f04f 31ff 	mov.w	r1, #4294967295
 80099fc:	6878      	ldr	r0, [r7, #4]
 80099fe:	f7ff ffe7 	bl	80099d0 <_kill>
  while (1) {}    /* Make sure we hang here */
<<<<<<< HEAD
 8009a02:	e7fe      	b.n	8009a02 <_exit+0x12>

08009a04 <_read>:
=======
 8009a02:	bf00      	nop
 8009a04:	e7fd      	b.n	8009a02 <_exit+0x12>

08009a06 <_read>:
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
<<<<<<< HEAD
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b086      	sub	sp, #24
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	60f8      	str	r0, [r7, #12]
 8009a0c:	60b9      	str	r1, [r7, #8]
 8009a0e:	607a      	str	r2, [r7, #4]
=======
 8009a06:	b580      	push	{r7, lr}
 8009a08:	b086      	sub	sp, #24
 8009a0a:	af00      	add	r7, sp, #0
 8009a0c:	60f8      	str	r0, [r7, #12]
 8009a0e:	60b9      	str	r1, [r7, #8]
 8009a10:	607a      	str	r2, [r7, #4]
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
<<<<<<< HEAD
 8009a10:	2300      	movs	r3, #0
 8009a12:	617b      	str	r3, [r7, #20]
 8009a14:	e00a      	b.n	8009a2c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8009a16:	f006 fd25 	bl	8010464 <__io_getchar>
 8009a1a:	4601      	mov	r1, r0
 8009a1c:	68bb      	ldr	r3, [r7, #8]
 8009a1e:	1c5a      	adds	r2, r3, #1
 8009a20:	60ba      	str	r2, [r7, #8]
 8009a22:	b2ca      	uxtb	r2, r1
 8009a24:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009a26:	697b      	ldr	r3, [r7, #20]
 8009a28:	3301      	adds	r3, #1
 8009a2a:	617b      	str	r3, [r7, #20]
 8009a2c:	697a      	ldr	r2, [r7, #20]
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	429a      	cmp	r2, r3
 8009a32:	dbf0      	blt.n	8009a16 <_read+0x12>
  }

  return len;
 8009a34:	687b      	ldr	r3, [r7, #4]
}
 8009a36:	4618      	mov	r0, r3
 8009a38:	3718      	adds	r7, #24
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	bd80      	pop	{r7, pc}

08009a3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8009a3e:	b580      	push	{r7, lr}
 8009a40:	b086      	sub	sp, #24
 8009a42:	af00      	add	r7, sp, #0
 8009a44:	60f8      	str	r0, [r7, #12]
 8009a46:	60b9      	str	r1, [r7, #8]
 8009a48:	607a      	str	r2, [r7, #4]
=======
 8009a12:	2300      	movs	r3, #0
 8009a14:	617b      	str	r3, [r7, #20]
 8009a16:	e00a      	b.n	8009a2e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8009a18:	f006 fd24 	bl	8010464 <__io_getchar>
 8009a1c:	4601      	mov	r1, r0
 8009a1e:	68bb      	ldr	r3, [r7, #8]
 8009a20:	1c5a      	adds	r2, r3, #1
 8009a22:	60ba      	str	r2, [r7, #8]
 8009a24:	b2ca      	uxtb	r2, r1
 8009a26:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009a28:	697b      	ldr	r3, [r7, #20]
 8009a2a:	3301      	adds	r3, #1
 8009a2c:	617b      	str	r3, [r7, #20]
 8009a2e:	697a      	ldr	r2, [r7, #20]
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	429a      	cmp	r2, r3
 8009a34:	dbf0      	blt.n	8009a18 <_read+0x12>
  }

  return len;
 8009a36:	687b      	ldr	r3, [r7, #4]
}
 8009a38:	4618      	mov	r0, r3
 8009a3a:	3718      	adds	r7, #24
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd80      	pop	{r7, pc}

08009a40 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b086      	sub	sp, #24
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	60f8      	str	r0, [r7, #12]
 8009a48:	60b9      	str	r1, [r7, #8]
 8009a4a:	607a      	str	r2, [r7, #4]
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
<<<<<<< HEAD
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	617b      	str	r3, [r7, #20]
 8009a4e:	e009      	b.n	8009a64 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	1c5a      	adds	r2, r3, #1
 8009a54:	60ba      	str	r2, [r7, #8]
 8009a56:	781b      	ldrb	r3, [r3, #0]
 8009a58:	4618      	mov	r0, r3
 8009a5a:	f006 fcf5 	bl	8010448 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009a5e:	697b      	ldr	r3, [r7, #20]
 8009a60:	3301      	adds	r3, #1
 8009a62:	617b      	str	r3, [r7, #20]
 8009a64:	697a      	ldr	r2, [r7, #20]
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	429a      	cmp	r2, r3
 8009a6a:	dbf1      	blt.n	8009a50 <_write+0x12>
  }
  return len;
 8009a6c:	687b      	ldr	r3, [r7, #4]
}
 8009a6e:	4618      	mov	r0, r3
 8009a70:	3718      	adds	r7, #24
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bd80      	pop	{r7, pc}

08009a76 <_close>:

int _close(int file)
{
 8009a76:	b480      	push	{r7}
 8009a78:	b083      	sub	sp, #12
 8009a7a:	af00      	add	r7, sp, #0
 8009a7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8009a7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009a82:	4618      	mov	r0, r3
 8009a84:	370c      	adds	r7, #12
 8009a86:	46bd      	mov	sp, r7
 8009a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8c:	4770      	bx	lr

08009a8e <_fstat>:
=======
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	617b      	str	r3, [r7, #20]
 8009a50:	e009      	b.n	8009a66 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	1c5a      	adds	r2, r3, #1
 8009a56:	60ba      	str	r2, [r7, #8]
 8009a58:	781b      	ldrb	r3, [r3, #0]
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f006 fcf4 	bl	8010448 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009a60:	697b      	ldr	r3, [r7, #20]
 8009a62:	3301      	adds	r3, #1
 8009a64:	617b      	str	r3, [r7, #20]
 8009a66:	697a      	ldr	r2, [r7, #20]
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	429a      	cmp	r2, r3
 8009a6c:	dbf1      	blt.n	8009a52 <_write+0x12>
  }
  return len;
 8009a6e:	687b      	ldr	r3, [r7, #4]
}
 8009a70:	4618      	mov	r0, r3
 8009a72:	3718      	adds	r7, #24
 8009a74:	46bd      	mov	sp, r7
 8009a76:	bd80      	pop	{r7, pc}

08009a78 <_close>:

int _close(int file)
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b083      	sub	sp, #12
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8009a80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009a84:	4618      	mov	r0, r3
 8009a86:	370c      	adds	r7, #12
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8e:	4770      	bx	lr

08009a90 <_fstat>:
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749


int _fstat(int file, struct stat *st)
{
<<<<<<< HEAD
 8009a8e:	b480      	push	{r7}
 8009a90:	b083      	sub	sp, #12
 8009a92:	af00      	add	r7, sp, #0
 8009a94:	6078      	str	r0, [r7, #4]
 8009a96:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8009a98:	683b      	ldr	r3, [r7, #0]
 8009a9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009a9e:	605a      	str	r2, [r3, #4]
  return 0;
 8009aa0:	2300      	movs	r3, #0
}
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	370c      	adds	r7, #12
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aac:	4770      	bx	lr

08009aae <_isatty>:

int _isatty(int file)
{
 8009aae:	b480      	push	{r7}
 8009ab0:	b083      	sub	sp, #12
 8009ab2:	af00      	add	r7, sp, #0
 8009ab4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8009ab6:	2301      	movs	r3, #1
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	370c      	adds	r7, #12
 8009abc:	46bd      	mov	sp, r7
 8009abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac2:	4770      	bx	lr

08009ac4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8009ac4:	b480      	push	{r7}
 8009ac6:	b085      	sub	sp, #20
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	60f8      	str	r0, [r7, #12]
 8009acc:	60b9      	str	r1, [r7, #8]
 8009ace:	607a      	str	r2, [r7, #4]
=======
 8009a90:	b480      	push	{r7}
 8009a92:	b083      	sub	sp, #12
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
 8009a98:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8009aa0:	605a      	str	r2, [r3, #4]
  return 0;
 8009aa2:	2300      	movs	r3, #0
}
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	370c      	adds	r7, #12
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aae:	4770      	bx	lr

08009ab0 <_isatty>:

int _isatty(int file)
{
 8009ab0:	b480      	push	{r7}
 8009ab2:	b083      	sub	sp, #12
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8009ab8:	2301      	movs	r3, #1
}
 8009aba:	4618      	mov	r0, r3
 8009abc:	370c      	adds	r7, #12
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac4:	4770      	bx	lr

08009ac6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8009ac6:	b480      	push	{r7}
 8009ac8:	b085      	sub	sp, #20
 8009aca:	af00      	add	r7, sp, #0
 8009acc:	60f8      	str	r0, [r7, #12]
 8009ace:	60b9      	str	r1, [r7, #8]
 8009ad0:	607a      	str	r2, [r7, #4]
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
<<<<<<< HEAD
 8009ad0:	2300      	movs	r3, #0
}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	3714      	adds	r7, #20
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009adc:	4770      	bx	lr
	...
=======
 8009ad2:	2300      	movs	r3, #0
}
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	3714      	adds	r7, #20
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ade:	4770      	bx	lr
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

08009ae0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b086      	sub	sp, #24
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
<<<<<<< HEAD
 8009ae8:	4a14      	ldr	r2, [pc, #80]	; (8009b3c <_sbrk+0x5c>)
 8009aea:	4b15      	ldr	r3, [pc, #84]	; (8009b40 <_sbrk+0x60>)
=======
 8009ae8:	4a14      	ldr	r2, [pc, #80]	@ (8009b3c <_sbrk+0x5c>)
 8009aea:	4b15      	ldr	r3, [pc, #84]	@ (8009b40 <_sbrk+0x60>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009aec:	1ad3      	subs	r3, r2, r3
 8009aee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8009af0:	697b      	ldr	r3, [r7, #20]
 8009af2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
<<<<<<< HEAD
 8009af4:	4b13      	ldr	r3, [pc, #76]	; (8009b44 <_sbrk+0x64>)
=======
 8009af4:	4b13      	ldr	r3, [pc, #76]	@ (8009b44 <_sbrk+0x64>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d102      	bne.n	8009b02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
<<<<<<< HEAD
 8009afc:	4b11      	ldr	r3, [pc, #68]	; (8009b44 <_sbrk+0x64>)
 8009afe:	4a12      	ldr	r2, [pc, #72]	; (8009b48 <_sbrk+0x68>)
=======
 8009afc:	4b11      	ldr	r3, [pc, #68]	@ (8009b44 <_sbrk+0x64>)
 8009afe:	4a12      	ldr	r2, [pc, #72]	@ (8009b48 <_sbrk+0x68>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009b00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
<<<<<<< HEAD
 8009b02:	4b10      	ldr	r3, [pc, #64]	; (8009b44 <_sbrk+0x64>)
=======
 8009b02:	4b10      	ldr	r3, [pc, #64]	@ (8009b44 <_sbrk+0x64>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009b04:	681a      	ldr	r2, [r3, #0]
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	4413      	add	r3, r2
 8009b0a:	693a      	ldr	r2, [r7, #16]
 8009b0c:	429a      	cmp	r2, r3
 8009b0e:	d207      	bcs.n	8009b20 <_sbrk+0x40>
  {
    errno = ENOMEM;
<<<<<<< HEAD
 8009b10:	f009 f8be 	bl	8012c90 <__errno>
=======
 8009b10:	f009 f8ba 	bl	8012c88 <__errno>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009b14:	4603      	mov	r3, r0
 8009b16:	220c      	movs	r2, #12
 8009b18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8009b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8009b1e:	e009      	b.n	8009b34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
<<<<<<< HEAD
 8009b20:	4b08      	ldr	r3, [pc, #32]	; (8009b44 <_sbrk+0x64>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8009b26:	4b07      	ldr	r3, [pc, #28]	; (8009b44 <_sbrk+0x64>)
 8009b28:	681a      	ldr	r2, [r3, #0]
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	4413      	add	r3, r2
 8009b2e:	4a05      	ldr	r2, [pc, #20]	; (8009b44 <_sbrk+0x64>)
=======
 8009b20:	4b08      	ldr	r3, [pc, #32]	@ (8009b44 <_sbrk+0x64>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8009b26:	4b07      	ldr	r3, [pc, #28]	@ (8009b44 <_sbrk+0x64>)
 8009b28:	681a      	ldr	r2, [r3, #0]
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	4413      	add	r3, r2
 8009b2e:	4a05      	ldr	r2, [pc, #20]	@ (8009b44 <_sbrk+0x64>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009b30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8009b32:	68fb      	ldr	r3, [r7, #12]
}
 8009b34:	4618      	mov	r0, r3
 8009b36:	3718      	adds	r7, #24
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	bd80      	pop	{r7, pc}
 8009b3c:	20020000 	.word	0x20020000
 8009b40:	00000400 	.word	0x00000400
 8009b44:	200003b4 	.word	0x200003b4
 8009b48:	20000cf0 	.word	0x20000cf0

08009b4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
<<<<<<< HEAD
 8009b50:	4b06      	ldr	r3, [pc, #24]	; (8009b6c <SystemInit+0x20>)
 8009b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b56:	4a05      	ldr	r2, [pc, #20]	; (8009b6c <SystemInit+0x20>)
 8009b58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009b5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
=======
 8009b50:	4b06      	ldr	r3, [pc, #24]	@ (8009b6c <SystemInit+0x20>)
 8009b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b56:	4a05      	ldr	r2, [pc, #20]	@ (8009b6c <SystemInit+0x20>)
 8009b58:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009b5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8009b60:	bf00      	nop
 8009b62:	46bd      	mov	sp, r7
 8009b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b68:	4770      	bx	lr
 8009b6a:	bf00      	nop
 8009b6c:	e000ed00 	.word	0xe000ed00

08009b70 <MX_TIM1_Init>:
DMA_HandleTypeDef hdma_tim1_ch1;
DMA_HandleTypeDef hdma_tim1_ch2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8009b70:	b580      	push	{r7, lr}
<<<<<<< HEAD
 8009b72:	b096      	sub	sp, #88	; 0x58
=======
 8009b72:	b096      	sub	sp, #88	@ 0x58
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009b74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
<<<<<<< HEAD
 8009b76:	f107 0348 	add.w	r3, r7, #72	; 0x48
=======
 8009b76:	f107 0348 	add.w	r3, r7, #72	@ 0x48
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	601a      	str	r2, [r3, #0]
 8009b7e:	605a      	str	r2, [r3, #4]
 8009b80:	609a      	str	r2, [r3, #8]
 8009b82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
<<<<<<< HEAD
 8009b84:	f107 0340 	add.w	r3, r7, #64	; 0x40
=======
 8009b84:	f107 0340 	add.w	r3, r7, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009b88:	2200      	movs	r2, #0
 8009b8a:	601a      	str	r2, [r3, #0]
 8009b8c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
<<<<<<< HEAD
 8009b8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
=======
 8009b8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009b92:	2200      	movs	r2, #0
 8009b94:	601a      	str	r2, [r3, #0]
 8009b96:	605a      	str	r2, [r3, #4]
 8009b98:	609a      	str	r2, [r3, #8]
 8009b9a:	60da      	str	r2, [r3, #12]
 8009b9c:	611a      	str	r2, [r3, #16]
 8009b9e:	615a      	str	r2, [r3, #20]
 8009ba0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8009ba2:	1d3b      	adds	r3, r7, #4
 8009ba4:	2220      	movs	r2, #32
 8009ba6:	2100      	movs	r1, #0
 8009ba8:	4618      	mov	r0, r3
<<<<<<< HEAD
 8009baa:	f009 f81f 	bl	8012bec <memset>
=======
 8009baa:	f009 f81b 	bl	8012be4 <memset>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
<<<<<<< HEAD
 8009bae:	4b4c      	ldr	r3, [pc, #304]	; (8009ce0 <MX_TIM1_Init+0x170>)
 8009bb0:	4a4c      	ldr	r2, [pc, #304]	; (8009ce4 <MX_TIM1_Init+0x174>)
 8009bb2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8009bb4:	4b4a      	ldr	r3, [pc, #296]	; (8009ce0 <MX_TIM1_Init+0x170>)
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009bba:	4b49      	ldr	r3, [pc, #292]	; (8009ce0 <MX_TIM1_Init+0x170>)
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8000-1;
 8009bc0:	4b47      	ldr	r3, [pc, #284]	; (8009ce0 <MX_TIM1_Init+0x170>)
 8009bc2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8009bc6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009bc8:	4b45      	ldr	r3, [pc, #276]	; (8009ce0 <MX_TIM1_Init+0x170>)
 8009bca:	2200      	movs	r2, #0
 8009bcc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8009bce:	4b44      	ldr	r3, [pc, #272]	; (8009ce0 <MX_TIM1_Init+0x170>)
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009bd4:	4b42      	ldr	r3, [pc, #264]	; (8009ce0 <MX_TIM1_Init+0x170>)
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8009bda:	4841      	ldr	r0, [pc, #260]	; (8009ce0 <MX_TIM1_Init+0x170>)
=======
 8009bae:	4b4c      	ldr	r3, [pc, #304]	@ (8009ce0 <MX_TIM1_Init+0x170>)
 8009bb0:	4a4c      	ldr	r2, [pc, #304]	@ (8009ce4 <MX_TIM1_Init+0x174>)
 8009bb2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8009bb4:	4b4a      	ldr	r3, [pc, #296]	@ (8009ce0 <MX_TIM1_Init+0x170>)
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009bba:	4b49      	ldr	r3, [pc, #292]	@ (8009ce0 <MX_TIM1_Init+0x170>)
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8000-1;
 8009bc0:	4b47      	ldr	r3, [pc, #284]	@ (8009ce0 <MX_TIM1_Init+0x170>)
 8009bc2:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8009bc6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009bc8:	4b45      	ldr	r3, [pc, #276]	@ (8009ce0 <MX_TIM1_Init+0x170>)
 8009bca:	2200      	movs	r2, #0
 8009bcc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8009bce:	4b44      	ldr	r3, [pc, #272]	@ (8009ce0 <MX_TIM1_Init+0x170>)
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009bd4:	4b42      	ldr	r3, [pc, #264]	@ (8009ce0 <MX_TIM1_Init+0x170>)
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8009bda:	4841      	ldr	r0, [pc, #260]	@ (8009ce0 <MX_TIM1_Init+0x170>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009bdc:	f003 f918 	bl	800ce10 <HAL_TIM_Base_Init>
 8009be0:	4603      	mov	r3, r0
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d001      	beq.n	8009bea <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
<<<<<<< HEAD
 8009be6:	f7ff fd6b 	bl	80096c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009bea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009bee:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8009bf0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8009bf4:	4619      	mov	r1, r3
 8009bf6:	483a      	ldr	r0, [pc, #232]	; (8009ce0 <MX_TIM1_Init+0x170>)
=======
 8009be6:	f7ff fd65 	bl	80096b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009bea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009bee:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8009bf0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8009bf4:	4619      	mov	r1, r3
 8009bf6:	483a      	ldr	r0, [pc, #232]	@ (8009ce0 <MX_TIM1_Init+0x170>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009bf8:	f003 fcbc 	bl	800d574 <HAL_TIM_ConfigClockSource>
 8009bfc:	4603      	mov	r3, r0
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d001      	beq.n	8009c06 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
<<<<<<< HEAD
 8009c02:	f7ff fd5d 	bl	80096c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8009c06:	4836      	ldr	r0, [pc, #216]	; (8009ce0 <MX_TIM1_Init+0x170>)
=======
 8009c02:	f7ff fd57 	bl	80096b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8009c06:	4836      	ldr	r0, [pc, #216]	@ (8009ce0 <MX_TIM1_Init+0x170>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009c08:	f003 f9b4 	bl	800cf74 <HAL_TIM_PWM_Init>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d001      	beq.n	8009c16 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
<<<<<<< HEAD
 8009c12:	f7ff fd55 	bl	80096c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009c16:	2300      	movs	r3, #0
 8009c18:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8009c1e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009c22:	4619      	mov	r1, r3
 8009c24:	482e      	ldr	r0, [pc, #184]	; (8009ce0 <MX_TIM1_Init+0x170>)
=======
 8009c12:	f7ff fd4f 	bl	80096b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009c16:	2300      	movs	r3, #0
 8009c18:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8009c1e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8009c22:	4619      	mov	r1, r3
 8009c24:	482e      	ldr	r0, [pc, #184]	@ (8009ce0 <MX_TIM1_Init+0x170>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009c26:	f004 f839 	bl	800dc9c <HAL_TIMEx_MasterConfigSynchronization>
 8009c2a:	4603      	mov	r3, r0
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d001      	beq.n	8009c34 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
<<<<<<< HEAD
 8009c30:	f7ff fd46 	bl	80096c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8009c34:	2370      	movs	r3, #112	; 0x70
 8009c36:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 1;
 8009c38:	2301      	movs	r3, #1
 8009c3a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009c40:	2300      	movs	r3, #0
 8009c42:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009c44:	2300      	movs	r3, #0
 8009c46:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8009c48:	2300      	movs	r3, #0
 8009c4a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009c50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009c54:	2200      	movs	r2, #0
 8009c56:	4619      	mov	r1, r3
 8009c58:	4821      	ldr	r0, [pc, #132]	; (8009ce0 <MX_TIM1_Init+0x170>)
=======
 8009c30:	f7ff fd40 	bl	80096b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8009c34:	2370      	movs	r3, #112	@ 0x70
 8009c36:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 1;
 8009c38:	2301      	movs	r3, #1
 8009c3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009c40:	2300      	movs	r3, #0
 8009c42:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009c44:	2300      	movs	r3, #0
 8009c46:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8009c48:	2300      	movs	r3, #0
 8009c4a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009c50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009c54:	2200      	movs	r2, #0
 8009c56:	4619      	mov	r1, r3
 8009c58:	4821      	ldr	r0, [pc, #132]	@ (8009ce0 <MX_TIM1_Init+0x170>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009c5a:	f003 fbc9 	bl	800d3f0 <HAL_TIM_PWM_ConfigChannel>
 8009c5e:	4603      	mov	r3, r0
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d001      	beq.n	8009c68 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
<<<<<<< HEAD
 8009c64:	f7ff fd2c 	bl	80096c0 <Error_Handler>
  }
  sConfigOC.Pulse = 2401;
 8009c68:	f640 1361 	movw	r3, #2401	; 0x961
 8009c6c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8009c6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009c72:	2204      	movs	r2, #4
 8009c74:	4619      	mov	r1, r3
 8009c76:	481a      	ldr	r0, [pc, #104]	; (8009ce0 <MX_TIM1_Init+0x170>)
=======
 8009c64:	f7ff fd26 	bl	80096b4 <Error_Handler>
  }
  sConfigOC.Pulse = 2401;
 8009c68:	f640 1361 	movw	r3, #2401	@ 0x961
 8009c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8009c6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009c72:	2204      	movs	r2, #4
 8009c74:	4619      	mov	r1, r3
 8009c76:	481a      	ldr	r0, [pc, #104]	@ (8009ce0 <MX_TIM1_Init+0x170>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009c78:	f003 fbba 	bl	800d3f0 <HAL_TIM_PWM_ConfigChannel>
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d001      	beq.n	8009c86 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
<<<<<<< HEAD
 8009c82:	f7ff fd1d 	bl	80096c0 <Error_Handler>
  }
  sConfigOC.Pulse = 1921;
 8009c86:	f240 7381 	movw	r3, #1921	; 0x781
 8009c8a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8009c8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009c90:	2208      	movs	r2, #8
 8009c92:	4619      	mov	r1, r3
 8009c94:	4812      	ldr	r0, [pc, #72]	; (8009ce0 <MX_TIM1_Init+0x170>)
=======
 8009c82:	f7ff fd17 	bl	80096b4 <Error_Handler>
  }
  sConfigOC.Pulse = 1921;
 8009c86:	f240 7381 	movw	r3, #1921	@ 0x781
 8009c8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8009c8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009c90:	2208      	movs	r2, #8
 8009c92:	4619      	mov	r1, r3
 8009c94:	4812      	ldr	r0, [pc, #72]	@ (8009ce0 <MX_TIM1_Init+0x170>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009c96:	f003 fbab 	bl	800d3f0 <HAL_TIM_PWM_ConfigChannel>
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d001      	beq.n	8009ca4 <MX_TIM1_Init+0x134>
  {
    Error_Handler();
<<<<<<< HEAD
 8009ca0:	f7ff fd0e 	bl	80096c0 <Error_Handler>
=======
 8009ca0:	f7ff fd08 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8009ca8:	2300      	movs	r3, #0
 8009caa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8009cac:	2300      	movs	r3, #0
 8009cae:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
<<<<<<< HEAD
 8009cb8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
=======
 8009cb8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009cbc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8009cc2:	1d3b      	adds	r3, r7, #4
 8009cc4:	4619      	mov	r1, r3
<<<<<<< HEAD
 8009cc6:	4806      	ldr	r0, [pc, #24]	; (8009ce0 <MX_TIM1_Init+0x170>)
=======
 8009cc6:	4806      	ldr	r0, [pc, #24]	@ (8009ce0 <MX_TIM1_Init+0x170>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009cc8:	f004 f856 	bl	800dd78 <HAL_TIMEx_ConfigBreakDeadTime>
 8009ccc:	4603      	mov	r3, r0
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d001      	beq.n	8009cd6 <MX_TIM1_Init+0x166>
  {
    Error_Handler();
<<<<<<< HEAD
 8009cd2:	f7ff fcf5 	bl	80096c0 <Error_Handler>
=======
 8009cd2:	f7ff fcef 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8009cd6:	bf00      	nop
<<<<<<< HEAD
 8009cd8:	3758      	adds	r7, #88	; 0x58
=======
 8009cd8:	3758      	adds	r7, #88	@ 0x58
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	bd80      	pop	{r7, pc}
 8009cde:	bf00      	nop
 8009ce0:	200003b8 	.word	0x200003b8
 8009ce4:	40010000 	.word	0x40010000

08009ce8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8009ce8:	b580      	push	{r7, lr}
<<<<<<< HEAD
 8009cea:	b08c      	sub	sp, #48	; 0x30
=======
 8009cea:	b08c      	sub	sp, #48	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8009cee:	f107 030c 	add.w	r3, r7, #12
<<<<<<< HEAD
 8009cf2:	2224      	movs	r2, #36	; 0x24
 8009cf4:	2100      	movs	r1, #0
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	f008 ff78 	bl	8012bec <memset>
=======
 8009cf2:	2224      	movs	r2, #36	@ 0x24
 8009cf4:	2100      	movs	r1, #0
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	f008 ff74 	bl	8012be4 <memset>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009cfc:	1d3b      	adds	r3, r7, #4
 8009cfe:	2200      	movs	r2, #0
 8009d00:	601a      	str	r2, [r3, #0]
 8009d02:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
<<<<<<< HEAD
 8009d04:	4b21      	ldr	r3, [pc, #132]	; (8009d8c <MX_TIM2_Init+0xa4>)
 8009d06:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8009d0a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8009d0c:	4b1f      	ldr	r3, [pc, #124]	; (8009d8c <MX_TIM2_Init+0xa4>)
 8009d0e:	2200      	movs	r2, #0
 8009d10:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009d12:	4b1e      	ldr	r3, [pc, #120]	; (8009d8c <MX_TIM2_Init+0xa4>)
 8009d14:	2200      	movs	r2, #0
 8009d16:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8009d18:	4b1c      	ldr	r3, [pc, #112]	; (8009d8c <MX_TIM2_Init+0xa4>)
 8009d1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009d1e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009d20:	4b1a      	ldr	r3, [pc, #104]	; (8009d8c <MX_TIM2_Init+0xa4>)
 8009d22:	2200      	movs	r2, #0
 8009d24:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009d26:	4b19      	ldr	r3, [pc, #100]	; (8009d8c <MX_TIM2_Init+0xa4>)
=======
 8009d04:	4b21      	ldr	r3, [pc, #132]	@ (8009d8c <MX_TIM2_Init+0xa4>)
 8009d06:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8009d0a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8009d0c:	4b1f      	ldr	r3, [pc, #124]	@ (8009d8c <MX_TIM2_Init+0xa4>)
 8009d0e:	2200      	movs	r2, #0
 8009d10:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009d12:	4b1e      	ldr	r3, [pc, #120]	@ (8009d8c <MX_TIM2_Init+0xa4>)
 8009d14:	2200      	movs	r2, #0
 8009d16:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8009d18:	4b1c      	ldr	r3, [pc, #112]	@ (8009d8c <MX_TIM2_Init+0xa4>)
 8009d1a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009d1e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009d20:	4b1a      	ldr	r3, [pc, #104]	@ (8009d8c <MX_TIM2_Init+0xa4>)
 8009d22:	2200      	movs	r2, #0
 8009d24:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009d26:	4b19      	ldr	r3, [pc, #100]	@ (8009d8c <MX_TIM2_Init+0xa4>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009d28:	2200      	movs	r2, #0
 8009d2a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8009d2c:	2303      	movs	r3, #3
 8009d2e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8009d30:	2300      	movs	r3, #0
 8009d32:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8009d34:	2301      	movs	r3, #1
 8009d36:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8009d38:	2300      	movs	r3, #0
 8009d3a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8009d40:	2300      	movs	r3, #0
 8009d42:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8009d44:	2301      	movs	r3, #1
<<<<<<< HEAD
 8009d46:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8009d48:	2300      	movs	r3, #0
 8009d4a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8009d50:	f107 030c 	add.w	r3, r7, #12
 8009d54:	4619      	mov	r1, r3
 8009d56:	480d      	ldr	r0, [pc, #52]	; (8009d8c <MX_TIM2_Init+0xa4>)
=======
 8009d46:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8009d48:	2300      	movs	r3, #0
 8009d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8009d50:	f107 030c 	add.w	r3, r7, #12
 8009d54:	4619      	mov	r1, r3
 8009d56:	480d      	ldr	r0, [pc, #52]	@ (8009d8c <MX_TIM2_Init+0xa4>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009d58:	f003 fa16 	bl	800d188 <HAL_TIM_Encoder_Init>
 8009d5c:	4603      	mov	r3, r0
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d001      	beq.n	8009d66 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
<<<<<<< HEAD
 8009d62:	f7ff fcad 	bl	80096c0 <Error_Handler>
=======
 8009d62:	f7ff fca7 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009d66:	2300      	movs	r3, #0
 8009d68:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8009d6e:	1d3b      	adds	r3, r7, #4
 8009d70:	4619      	mov	r1, r3
<<<<<<< HEAD
 8009d72:	4806      	ldr	r0, [pc, #24]	; (8009d8c <MX_TIM2_Init+0xa4>)
=======
 8009d72:	4806      	ldr	r0, [pc, #24]	@ (8009d8c <MX_TIM2_Init+0xa4>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009d74:	f003 ff92 	bl	800dc9c <HAL_TIMEx_MasterConfigSynchronization>
 8009d78:	4603      	mov	r3, r0
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d001      	beq.n	8009d82 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
<<<<<<< HEAD
 8009d7e:	f7ff fc9f 	bl	80096c0 <Error_Handler>
=======
 8009d7e:	f7ff fc99 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8009d82:	bf00      	nop
<<<<<<< HEAD
 8009d84:	3730      	adds	r7, #48	; 0x30
=======
 8009d84:	3730      	adds	r7, #48	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bd80      	pop	{r7, pc}
 8009d8a:	bf00      	nop
 8009d8c:	20000400 	.word	0x20000400

08009d90 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8009d90:	b580      	push	{r7, lr}
<<<<<<< HEAD
 8009d92:	b08c      	sub	sp, #48	; 0x30
=======
 8009d92:	b08c      	sub	sp, #48	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8009d96:	f107 030c 	add.w	r3, r7, #12
<<<<<<< HEAD
 8009d9a:	2224      	movs	r2, #36	; 0x24
 8009d9c:	2100      	movs	r1, #0
 8009d9e:	4618      	mov	r0, r3
 8009da0:	f008 ff24 	bl	8012bec <memset>
=======
 8009d9a:	2224      	movs	r2, #36	@ 0x24
 8009d9c:	2100      	movs	r1, #0
 8009d9e:	4618      	mov	r0, r3
 8009da0:	f008 ff20 	bl	8012be4 <memset>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009da4:	1d3b      	adds	r3, r7, #4
 8009da6:	2200      	movs	r2, #0
 8009da8:	601a      	str	r2, [r3, #0]
 8009daa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
<<<<<<< HEAD
 8009dac:	4b20      	ldr	r3, [pc, #128]	; (8009e30 <MX_TIM3_Init+0xa0>)
 8009dae:	4a21      	ldr	r2, [pc, #132]	; (8009e34 <MX_TIM3_Init+0xa4>)
 8009db0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8009db2:	4b1f      	ldr	r3, [pc, #124]	; (8009e30 <MX_TIM3_Init+0xa0>)
 8009db4:	2200      	movs	r2, #0
 8009db6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009db8:	4b1d      	ldr	r3, [pc, #116]	; (8009e30 <MX_TIM3_Init+0xa0>)
 8009dba:	2200      	movs	r2, #0
 8009dbc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8009dbe:	4b1c      	ldr	r3, [pc, #112]	; (8009e30 <MX_TIM3_Init+0xa0>)
 8009dc0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009dc4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009dc6:	4b1a      	ldr	r3, [pc, #104]	; (8009e30 <MX_TIM3_Init+0xa0>)
 8009dc8:	2200      	movs	r2, #0
 8009dca:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009dcc:	4b18      	ldr	r3, [pc, #96]	; (8009e30 <MX_TIM3_Init+0xa0>)
=======
 8009dac:	4b20      	ldr	r3, [pc, #128]	@ (8009e30 <MX_TIM3_Init+0xa0>)
 8009dae:	4a21      	ldr	r2, [pc, #132]	@ (8009e34 <MX_TIM3_Init+0xa4>)
 8009db0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8009db2:	4b1f      	ldr	r3, [pc, #124]	@ (8009e30 <MX_TIM3_Init+0xa0>)
 8009db4:	2200      	movs	r2, #0
 8009db6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009db8:	4b1d      	ldr	r3, [pc, #116]	@ (8009e30 <MX_TIM3_Init+0xa0>)
 8009dba:	2200      	movs	r2, #0
 8009dbc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8009dbe:	4b1c      	ldr	r3, [pc, #112]	@ (8009e30 <MX_TIM3_Init+0xa0>)
 8009dc0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009dc4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009dc6:	4b1a      	ldr	r3, [pc, #104]	@ (8009e30 <MX_TIM3_Init+0xa0>)
 8009dc8:	2200      	movs	r2, #0
 8009dca:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009dcc:	4b18      	ldr	r3, [pc, #96]	@ (8009e30 <MX_TIM3_Init+0xa0>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009dce:	2200      	movs	r2, #0
 8009dd0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8009dd2:	2303      	movs	r3, #3
 8009dd4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8009dda:	2301      	movs	r3, #1
 8009ddc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8009dde:	2300      	movs	r3, #0
 8009de0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8009de2:	2300      	movs	r3, #0
 8009de4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8009de6:	2300      	movs	r3, #0
 8009de8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8009dea:	2301      	movs	r3, #1
<<<<<<< HEAD
 8009dec:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8009dee:	2300      	movs	r3, #0
 8009df0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8009df2:	2300      	movs	r3, #0
 8009df4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8009df6:	f107 030c 	add.w	r3, r7, #12
 8009dfa:	4619      	mov	r1, r3
 8009dfc:	480c      	ldr	r0, [pc, #48]	; (8009e30 <MX_TIM3_Init+0xa0>)
=======
 8009dec:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8009dee:	2300      	movs	r3, #0
 8009df0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8009df2:	2300      	movs	r3, #0
 8009df4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8009df6:	f107 030c 	add.w	r3, r7, #12
 8009dfa:	4619      	mov	r1, r3
 8009dfc:	480c      	ldr	r0, [pc, #48]	@ (8009e30 <MX_TIM3_Init+0xa0>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009dfe:	f003 f9c3 	bl	800d188 <HAL_TIM_Encoder_Init>
 8009e02:	4603      	mov	r3, r0
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d001      	beq.n	8009e0c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
<<<<<<< HEAD
 8009e08:	f7ff fc5a 	bl	80096c0 <Error_Handler>
=======
 8009e08:	f7ff fc54 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009e10:	2300      	movs	r3, #0
 8009e12:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8009e14:	1d3b      	adds	r3, r7, #4
 8009e16:	4619      	mov	r1, r3
<<<<<<< HEAD
 8009e18:	4805      	ldr	r0, [pc, #20]	; (8009e30 <MX_TIM3_Init+0xa0>)
=======
 8009e18:	4805      	ldr	r0, [pc, #20]	@ (8009e30 <MX_TIM3_Init+0xa0>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009e1a:	f003 ff3f 	bl	800dc9c <HAL_TIMEx_MasterConfigSynchronization>
 8009e1e:	4603      	mov	r3, r0
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d001      	beq.n	8009e28 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
<<<<<<< HEAD
 8009e24:	f7ff fc4c 	bl	80096c0 <Error_Handler>
=======
 8009e24:	f7ff fc46 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8009e28:	bf00      	nop
<<<<<<< HEAD
 8009e2a:	3730      	adds	r7, #48	; 0x30
=======
 8009e2a:	3730      	adds	r7, #48	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bd80      	pop	{r7, pc}
 8009e30:	20000448 	.word	0x20000448
 8009e34:	40000400 	.word	0x40000400

08009e38 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8009e38:	b580      	push	{r7, lr}
<<<<<<< HEAD
 8009e3a:	b08e      	sub	sp, #56	; 0x38
=======
 8009e3a:	b08e      	sub	sp, #56	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009e3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
<<<<<<< HEAD
 8009e3e:	f107 0328 	add.w	r3, r7, #40	; 0x28
=======
 8009e3e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009e42:	2200      	movs	r2, #0
 8009e44:	601a      	str	r2, [r3, #0]
 8009e46:	605a      	str	r2, [r3, #4]
 8009e48:	609a      	str	r2, [r3, #8]
 8009e4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009e4c:	f107 0320 	add.w	r3, r7, #32
 8009e50:	2200      	movs	r2, #0
 8009e52:	601a      	str	r2, [r3, #0]
 8009e54:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8009e56:	1d3b      	adds	r3, r7, #4
 8009e58:	2200      	movs	r2, #0
 8009e5a:	601a      	str	r2, [r3, #0]
 8009e5c:	605a      	str	r2, [r3, #4]
 8009e5e:	609a      	str	r2, [r3, #8]
 8009e60:	60da      	str	r2, [r3, #12]
 8009e62:	611a      	str	r2, [r3, #16]
 8009e64:	615a      	str	r2, [r3, #20]
 8009e66:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
<<<<<<< HEAD
 8009e68:	4b3d      	ldr	r3, [pc, #244]	; (8009f60 <MX_TIM4_Init+0x128>)
 8009e6a:	4a3e      	ldr	r2, [pc, #248]	; (8009f64 <MX_TIM4_Init+0x12c>)
 8009e6c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8009e6e:	4b3c      	ldr	r3, [pc, #240]	; (8009f60 <MX_TIM4_Init+0x128>)
 8009e70:	2200      	movs	r2, #0
 8009e72:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009e74:	4b3a      	ldr	r3, [pc, #232]	; (8009f60 <MX_TIM4_Init+0x128>)
 8009e76:	2200      	movs	r2, #0
 8009e78:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 479;
 8009e7a:	4b39      	ldr	r3, [pc, #228]	; (8009f60 <MX_TIM4_Init+0x128>)
 8009e7c:	f240 12df 	movw	r2, #479	; 0x1df
 8009e80:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009e82:	4b37      	ldr	r3, [pc, #220]	; (8009f60 <MX_TIM4_Init+0x128>)
 8009e84:	2200      	movs	r2, #0
 8009e86:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009e88:	4b35      	ldr	r3, [pc, #212]	; (8009f60 <MX_TIM4_Init+0x128>)
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8009e8e:	4834      	ldr	r0, [pc, #208]	; (8009f60 <MX_TIM4_Init+0x128>)
=======
 8009e68:	4b3d      	ldr	r3, [pc, #244]	@ (8009f60 <MX_TIM4_Init+0x128>)
 8009e6a:	4a3e      	ldr	r2, [pc, #248]	@ (8009f64 <MX_TIM4_Init+0x12c>)
 8009e6c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8009e6e:	4b3c      	ldr	r3, [pc, #240]	@ (8009f60 <MX_TIM4_Init+0x128>)
 8009e70:	2200      	movs	r2, #0
 8009e72:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009e74:	4b3a      	ldr	r3, [pc, #232]	@ (8009f60 <MX_TIM4_Init+0x128>)
 8009e76:	2200      	movs	r2, #0
 8009e78:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 479;
 8009e7a:	4b39      	ldr	r3, [pc, #228]	@ (8009f60 <MX_TIM4_Init+0x128>)
 8009e7c:	f240 12df 	movw	r2, #479	@ 0x1df
 8009e80:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009e82:	4b37      	ldr	r3, [pc, #220]	@ (8009f60 <MX_TIM4_Init+0x128>)
 8009e84:	2200      	movs	r2, #0
 8009e86:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009e88:	4b35      	ldr	r3, [pc, #212]	@ (8009f60 <MX_TIM4_Init+0x128>)
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8009e8e:	4834      	ldr	r0, [pc, #208]	@ (8009f60 <MX_TIM4_Init+0x128>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009e90:	f002 ffbe 	bl	800ce10 <HAL_TIM_Base_Init>
 8009e94:	4603      	mov	r3, r0
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d001      	beq.n	8009e9e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
<<<<<<< HEAD
 8009e9a:	f7ff fc11 	bl	80096c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009e9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009ea2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8009ea4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009ea8:	4619      	mov	r1, r3
 8009eaa:	482d      	ldr	r0, [pc, #180]	; (8009f60 <MX_TIM4_Init+0x128>)
=======
 8009e9a:	f7ff fc0b 	bl	80096b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009e9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009ea2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8009ea4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8009ea8:	4619      	mov	r1, r3
 8009eaa:	482d      	ldr	r0, [pc, #180]	@ (8009f60 <MX_TIM4_Init+0x128>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009eac:	f003 fb62 	bl	800d574 <HAL_TIM_ConfigClockSource>
 8009eb0:	4603      	mov	r3, r0
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d001      	beq.n	8009eba <MX_TIM4_Init+0x82>
  {
    Error_Handler();
<<<<<<< HEAD
 8009eb6:	f7ff fc03 	bl	80096c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8009eba:	4829      	ldr	r0, [pc, #164]	; (8009f60 <MX_TIM4_Init+0x128>)
=======
 8009eb6:	f7ff fbfd 	bl	80096b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8009eba:	4829      	ldr	r0, [pc, #164]	@ (8009f60 <MX_TIM4_Init+0x128>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009ebc:	f003 f85a 	bl	800cf74 <HAL_TIM_PWM_Init>
 8009ec0:	4603      	mov	r3, r0
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d001      	beq.n	8009eca <MX_TIM4_Init+0x92>
  {
    Error_Handler();
<<<<<<< HEAD
 8009ec6:	f7ff fbfb 	bl	80096c0 <Error_Handler>
=======
 8009ec6:	f7ff fbf5 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009eca:	2300      	movs	r3, #0
 8009ecc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009ece:	2300      	movs	r3, #0
<<<<<<< HEAD
 8009ed0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8009ed2:	f107 0320 	add.w	r3, r7, #32
 8009ed6:	4619      	mov	r1, r3
 8009ed8:	4821      	ldr	r0, [pc, #132]	; (8009f60 <MX_TIM4_Init+0x128>)
=======
 8009ed0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8009ed2:	f107 0320 	add.w	r3, r7, #32
 8009ed6:	4619      	mov	r1, r3
 8009ed8:	4821      	ldr	r0, [pc, #132]	@ (8009f60 <MX_TIM4_Init+0x128>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009eda:	f003 fedf 	bl	800dc9c <HAL_TIMEx_MasterConfigSynchronization>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d001      	beq.n	8009ee8 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
<<<<<<< HEAD
 8009ee4:	f7ff fbec 	bl	80096c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8009ee8:	2370      	movs	r3, #112	; 0x70
=======
 8009ee4:	f7ff fbe6 	bl	80096b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8009ee8:	2370      	movs	r3, #112	@ 0x70
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009eea:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8009eec:	2300      	movs	r3, #0
 8009eee:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009ef8:	1d3b      	adds	r3, r7, #4
 8009efa:	2200      	movs	r2, #0
 8009efc:	4619      	mov	r1, r3
<<<<<<< HEAD
 8009efe:	4818      	ldr	r0, [pc, #96]	; (8009f60 <MX_TIM4_Init+0x128>)
=======
 8009efe:	4818      	ldr	r0, [pc, #96]	@ (8009f60 <MX_TIM4_Init+0x128>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009f00:	f003 fa76 	bl	800d3f0 <HAL_TIM_PWM_ConfigChannel>
 8009f04:	4603      	mov	r3, r0
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d001      	beq.n	8009f0e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
<<<<<<< HEAD
 8009f0a:	f7ff fbd9 	bl	80096c0 <Error_Handler>
=======
 8009f0a:	f7ff fbd3 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8009f0e:	1d3b      	adds	r3, r7, #4
 8009f10:	2204      	movs	r2, #4
 8009f12:	4619      	mov	r1, r3
<<<<<<< HEAD
 8009f14:	4812      	ldr	r0, [pc, #72]	; (8009f60 <MX_TIM4_Init+0x128>)
=======
 8009f14:	4812      	ldr	r0, [pc, #72]	@ (8009f60 <MX_TIM4_Init+0x128>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009f16:	f003 fa6b 	bl	800d3f0 <HAL_TIM_PWM_ConfigChannel>
 8009f1a:	4603      	mov	r3, r0
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d001      	beq.n	8009f24 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
<<<<<<< HEAD
 8009f20:	f7ff fbce 	bl	80096c0 <Error_Handler>
=======
 8009f20:	f7ff fbc8 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8009f24:	1d3b      	adds	r3, r7, #4
 8009f26:	2208      	movs	r2, #8
 8009f28:	4619      	mov	r1, r3
<<<<<<< HEAD
 8009f2a:	480d      	ldr	r0, [pc, #52]	; (8009f60 <MX_TIM4_Init+0x128>)
=======
 8009f2a:	480d      	ldr	r0, [pc, #52]	@ (8009f60 <MX_TIM4_Init+0x128>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009f2c:	f003 fa60 	bl	800d3f0 <HAL_TIM_PWM_ConfigChannel>
 8009f30:	4603      	mov	r3, r0
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d001      	beq.n	8009f3a <MX_TIM4_Init+0x102>
  {
    Error_Handler();
<<<<<<< HEAD
 8009f36:	f7ff fbc3 	bl	80096c0 <Error_Handler>
=======
 8009f36:	f7ff fbbd 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8009f3a:	1d3b      	adds	r3, r7, #4
 8009f3c:	220c      	movs	r2, #12
 8009f3e:	4619      	mov	r1, r3
<<<<<<< HEAD
 8009f40:	4807      	ldr	r0, [pc, #28]	; (8009f60 <MX_TIM4_Init+0x128>)
=======
 8009f40:	4807      	ldr	r0, [pc, #28]	@ (8009f60 <MX_TIM4_Init+0x128>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009f42:	f003 fa55 	bl	800d3f0 <HAL_TIM_PWM_ConfigChannel>
 8009f46:	4603      	mov	r3, r0
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d001      	beq.n	8009f50 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
<<<<<<< HEAD
 8009f4c:	f7ff fbb8 	bl	80096c0 <Error_Handler>
=======
 8009f4c:	f7ff fbb2 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
<<<<<<< HEAD
 8009f50:	4803      	ldr	r0, [pc, #12]	; (8009f60 <MX_TIM4_Init+0x128>)
=======
 8009f50:	4803      	ldr	r0, [pc, #12]	@ (8009f60 <MX_TIM4_Init+0x128>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009f52:	f000 f9a7 	bl	800a2a4 <HAL_TIM_MspPostInit>

}
 8009f56:	bf00      	nop
<<<<<<< HEAD
 8009f58:	3738      	adds	r7, #56	; 0x38
=======
 8009f58:	3738      	adds	r7, #56	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	bd80      	pop	{r7, pc}
 8009f5e:	bf00      	nop
 8009f60:	20000490 	.word	0x20000490
 8009f64:	40000800 	.word	0x40000800

08009f68 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b086      	sub	sp, #24
 8009f6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009f6e:	f107 0308 	add.w	r3, r7, #8
 8009f72:	2200      	movs	r2, #0
 8009f74:	601a      	str	r2, [r3, #0]
 8009f76:	605a      	str	r2, [r3, #4]
 8009f78:	609a      	str	r2, [r3, #8]
 8009f7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009f7c:	463b      	mov	r3, r7
 8009f7e:	2200      	movs	r2, #0
 8009f80:	601a      	str	r2, [r3, #0]
 8009f82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
<<<<<<< HEAD
 8009f84:	4b1d      	ldr	r3, [pc, #116]	; (8009ffc <MX_TIM5_Init+0x94>)
 8009f86:	4a1e      	ldr	r2, [pc, #120]	; (800a000 <MX_TIM5_Init+0x98>)
 8009f88:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 31;
 8009f8a:	4b1c      	ldr	r3, [pc, #112]	; (8009ffc <MX_TIM5_Init+0x94>)
 8009f8c:	221f      	movs	r2, #31
 8009f8e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009f90:	4b1a      	ldr	r3, [pc, #104]	; (8009ffc <MX_TIM5_Init+0x94>)
 8009f92:	2200      	movs	r2, #0
 8009f94:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xFFFF;
 8009f96:	4b19      	ldr	r3, [pc, #100]	; (8009ffc <MX_TIM5_Init+0x94>)
 8009f98:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009f9c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009f9e:	4b17      	ldr	r3, [pc, #92]	; (8009ffc <MX_TIM5_Init+0x94>)
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009fa4:	4b15      	ldr	r3, [pc, #84]	; (8009ffc <MX_TIM5_Init+0x94>)
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8009faa:	4814      	ldr	r0, [pc, #80]	; (8009ffc <MX_TIM5_Init+0x94>)
=======
 8009f84:	4b1d      	ldr	r3, [pc, #116]	@ (8009ffc <MX_TIM5_Init+0x94>)
 8009f86:	4a1e      	ldr	r2, [pc, #120]	@ (800a000 <MX_TIM5_Init+0x98>)
 8009f88:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 31;
 8009f8a:	4b1c      	ldr	r3, [pc, #112]	@ (8009ffc <MX_TIM5_Init+0x94>)
 8009f8c:	221f      	movs	r2, #31
 8009f8e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009f90:	4b1a      	ldr	r3, [pc, #104]	@ (8009ffc <MX_TIM5_Init+0x94>)
 8009f92:	2200      	movs	r2, #0
 8009f94:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xFFFF;
 8009f96:	4b19      	ldr	r3, [pc, #100]	@ (8009ffc <MX_TIM5_Init+0x94>)
 8009f98:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009f9c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009f9e:	4b17      	ldr	r3, [pc, #92]	@ (8009ffc <MX_TIM5_Init+0x94>)
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009fa4:	4b15      	ldr	r3, [pc, #84]	@ (8009ffc <MX_TIM5_Init+0x94>)
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8009faa:	4814      	ldr	r0, [pc, #80]	@ (8009ffc <MX_TIM5_Init+0x94>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009fac:	f002 ff30 	bl	800ce10 <HAL_TIM_Base_Init>
 8009fb0:	4603      	mov	r3, r0
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d001      	beq.n	8009fba <MX_TIM5_Init+0x52>
  {
    Error_Handler();
<<<<<<< HEAD
 8009fb6:	f7ff fb83 	bl	80096c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009fba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
=======
 8009fb6:	f7ff fb7d 	bl	80096b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009fba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009fbe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8009fc0:	f107 0308 	add.w	r3, r7, #8
 8009fc4:	4619      	mov	r1, r3
<<<<<<< HEAD
 8009fc6:	480d      	ldr	r0, [pc, #52]	; (8009ffc <MX_TIM5_Init+0x94>)
=======
 8009fc6:	480d      	ldr	r0, [pc, #52]	@ (8009ffc <MX_TIM5_Init+0x94>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009fc8:	f003 fad4 	bl	800d574 <HAL_TIM_ConfigClockSource>
 8009fcc:	4603      	mov	r3, r0
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d001      	beq.n	8009fd6 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
<<<<<<< HEAD
 8009fd2:	f7ff fb75 	bl	80096c0 <Error_Handler>
=======
 8009fd2:	f7ff fb6f 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009fda:	2300      	movs	r3, #0
 8009fdc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8009fde:	463b      	mov	r3, r7
 8009fe0:	4619      	mov	r1, r3
<<<<<<< HEAD
 8009fe2:	4806      	ldr	r0, [pc, #24]	; (8009ffc <MX_TIM5_Init+0x94>)
=======
 8009fe2:	4806      	ldr	r0, [pc, #24]	@ (8009ffc <MX_TIM5_Init+0x94>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8009fe4:	f003 fe5a 	bl	800dc9c <HAL_TIMEx_MasterConfigSynchronization>
 8009fe8:	4603      	mov	r3, r0
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d001      	beq.n	8009ff2 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
<<<<<<< HEAD
 8009fee:	f7ff fb67 	bl	80096c0 <Error_Handler>
=======
 8009fee:	f7ff fb61 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8009ff2:	bf00      	nop
 8009ff4:	3718      	adds	r7, #24
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	bd80      	pop	{r7, pc}
 8009ffa:	bf00      	nop
 8009ffc:	200004d8 	.word	0x200004d8
 800a000:	40000c00 	.word	0x40000c00

0800a004 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b086      	sub	sp, #24
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800a010:	4a4f      	ldr	r2, [pc, #316]	; (800a150 <HAL_TIM_Base_MspInit+0x14c>)
=======
 800a010:	4a4f      	ldr	r2, [pc, #316]	@ (800a150 <HAL_TIM_Base_MspInit+0x14c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a012:	4293      	cmp	r3, r2
 800a014:	d171      	bne.n	800a0fa <HAL_TIM_Base_MspInit+0xf6>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800a016:	2300      	movs	r3, #0
 800a018:	617b      	str	r3, [r7, #20]
<<<<<<< HEAD
 800a01a:	4b4e      	ldr	r3, [pc, #312]	; (800a154 <HAL_TIM_Base_MspInit+0x150>)
 800a01c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a01e:	4a4d      	ldr	r2, [pc, #308]	; (800a154 <HAL_TIM_Base_MspInit+0x150>)
 800a020:	f043 0301 	orr.w	r3, r3, #1
 800a024:	6453      	str	r3, [r2, #68]	; 0x44
 800a026:	4b4b      	ldr	r3, [pc, #300]	; (800a154 <HAL_TIM_Base_MspInit+0x150>)
 800a028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
=======
 800a01a:	4b4e      	ldr	r3, [pc, #312]	@ (800a154 <HAL_TIM_Base_MspInit+0x150>)
 800a01c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a01e:	4a4d      	ldr	r2, [pc, #308]	@ (800a154 <HAL_TIM_Base_MspInit+0x150>)
 800a020:	f043 0301 	orr.w	r3, r3, #1
 800a024:	6453      	str	r3, [r2, #68]	@ 0x44
 800a026:	4b4b      	ldr	r3, [pc, #300]	@ (800a154 <HAL_TIM_Base_MspInit+0x150>)
 800a028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a02a:	f003 0301 	and.w	r3, r3, #1
 800a02e:	617b      	str	r3, [r7, #20]
 800a030:	697b      	ldr	r3, [r7, #20]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream1;
<<<<<<< HEAD
 800a032:	4b49      	ldr	r3, [pc, #292]	; (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a034:	4a49      	ldr	r2, [pc, #292]	; (800a15c <HAL_TIM_Base_MspInit+0x158>)
 800a036:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 800a038:	4b47      	ldr	r3, [pc, #284]	; (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a03a:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 800a03e:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a040:	4b45      	ldr	r3, [pc, #276]	; (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a042:	2240      	movs	r2, #64	; 0x40
 800a044:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800a046:	4b44      	ldr	r3, [pc, #272]	; (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a048:	2200      	movs	r2, #0
 800a04a:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800a04c:	4b42      	ldr	r3, [pc, #264]	; (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a04e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a052:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800a054:	4b40      	ldr	r3, [pc, #256]	; (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a056:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a05a:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800a05c:	4b3e      	ldr	r3, [pc, #248]	; (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a05e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a062:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 800a064:	4b3c      	ldr	r3, [pc, #240]	; (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a066:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a06a:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800a06c:	4b3a      	ldr	r3, [pc, #232]	; (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a06e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800a072:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a074:	4b38      	ldr	r3, [pc, #224]	; (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a076:	2200      	movs	r2, #0
 800a078:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 800a07a:	4837      	ldr	r0, [pc, #220]	; (800a158 <HAL_TIM_Base_MspInit+0x154>)
=======
 800a032:	4b49      	ldr	r3, [pc, #292]	@ (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a034:	4a49      	ldr	r2, [pc, #292]	@ (800a15c <HAL_TIM_Base_MspInit+0x158>)
 800a036:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 800a038:	4b47      	ldr	r3, [pc, #284]	@ (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a03a:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800a03e:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a040:	4b45      	ldr	r3, [pc, #276]	@ (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a042:	2240      	movs	r2, #64	@ 0x40
 800a044:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800a046:	4b44      	ldr	r3, [pc, #272]	@ (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a048:	2200      	movs	r2, #0
 800a04a:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800a04c:	4b42      	ldr	r3, [pc, #264]	@ (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a04e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a052:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800a054:	4b40      	ldr	r3, [pc, #256]	@ (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a056:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800a05a:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800a05c:	4b3e      	ldr	r3, [pc, #248]	@ (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a05e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800a062:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 800a064:	4b3c      	ldr	r3, [pc, #240]	@ (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a066:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a06a:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800a06c:	4b3a      	ldr	r3, [pc, #232]	@ (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a06e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800a072:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a074:	4b38      	ldr	r3, [pc, #224]	@ (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a076:	2200      	movs	r2, #0
 800a078:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 800a07a:	4837      	ldr	r0, [pc, #220]	@ (800a158 <HAL_TIM_Base_MspInit+0x154>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a07c:	f000 ffee 	bl	800b05c <HAL_DMA_Init>
 800a080:	4603      	mov	r3, r0
 800a082:	2b00      	cmp	r3, #0
 800a084:	d001      	beq.n	800a08a <HAL_TIM_Base_MspInit+0x86>
    {
      Error_Handler();
<<<<<<< HEAD
 800a086:	f7ff fb1b 	bl	80096c0 <Error_Handler>
=======
 800a086:	f7ff fb15 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 800a08a:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800a08c:	4a32      	ldr	r2, [pc, #200]	; (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a08e:	625a      	str	r2, [r3, #36]	; 0x24
 800a090:	4a31      	ldr	r2, [pc, #196]	; (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM1_CH2 Init */
    hdma_tim1_ch2.Instance = DMA2_Stream2;
 800a096:	4b32      	ldr	r3, [pc, #200]	; (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a098:	4a32      	ldr	r2, [pc, #200]	; (800a164 <HAL_TIM_Base_MspInit+0x160>)
 800a09a:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch2.Init.Channel = DMA_CHANNEL_6;
 800a09c:	4b30      	ldr	r3, [pc, #192]	; (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a09e:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 800a0a2:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a0a4:	4b2e      	ldr	r3, [pc, #184]	; (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a0a6:	2240      	movs	r2, #64	; 0x40
 800a0a8:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800a0aa:	4b2d      	ldr	r3, [pc, #180]	; (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch2.Init.MemInc = DMA_MINC_DISABLE;
 800a0b0:	4b2b      	ldr	r3, [pc, #172]	; (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800a0b6:	4b2a      	ldr	r3, [pc, #168]	; (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a0b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a0bc:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800a0be:	4b28      	ldr	r3, [pc, #160]	; (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a0c0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a0c4:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch2.Init.Mode = DMA_CIRCULAR;
 800a0c6:	4b26      	ldr	r3, [pc, #152]	; (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a0c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a0cc:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800a0ce:	4b24      	ldr	r3, [pc, #144]	; (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a0d0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800a0d4:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a0d6:	4b22      	ldr	r3, [pc, #136]	; (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a0d8:	2200      	movs	r2, #0
 800a0da:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 800a0dc:	4820      	ldr	r0, [pc, #128]	; (800a160 <HAL_TIM_Base_MspInit+0x15c>)
=======
 800a08c:	4a32      	ldr	r2, [pc, #200]	@ (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a08e:	625a      	str	r2, [r3, #36]	@ 0x24
 800a090:	4a31      	ldr	r2, [pc, #196]	@ (800a158 <HAL_TIM_Base_MspInit+0x154>)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM1_CH2 Init */
    hdma_tim1_ch2.Instance = DMA2_Stream2;
 800a096:	4b32      	ldr	r3, [pc, #200]	@ (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a098:	4a32      	ldr	r2, [pc, #200]	@ (800a164 <HAL_TIM_Base_MspInit+0x160>)
 800a09a:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch2.Init.Channel = DMA_CHANNEL_6;
 800a09c:	4b30      	ldr	r3, [pc, #192]	@ (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a09e:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800a0a2:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a0a4:	4b2e      	ldr	r3, [pc, #184]	@ (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a0a6:	2240      	movs	r2, #64	@ 0x40
 800a0a8:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800a0aa:	4b2d      	ldr	r3, [pc, #180]	@ (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch2.Init.MemInc = DMA_MINC_DISABLE;
 800a0b0:	4b2b      	ldr	r3, [pc, #172]	@ (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800a0b6:	4b2a      	ldr	r3, [pc, #168]	@ (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a0b8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800a0bc:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800a0be:	4b28      	ldr	r3, [pc, #160]	@ (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a0c0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800a0c4:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch2.Init.Mode = DMA_CIRCULAR;
 800a0c6:	4b26      	ldr	r3, [pc, #152]	@ (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a0c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a0cc:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800a0ce:	4b24      	ldr	r3, [pc, #144]	@ (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a0d0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800a0d4:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a0d6:	4b22      	ldr	r3, [pc, #136]	@ (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a0d8:	2200      	movs	r2, #0
 800a0da:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 800a0dc:	4820      	ldr	r0, [pc, #128]	@ (800a160 <HAL_TIM_Base_MspInit+0x15c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a0de:	f000 ffbd 	bl	800b05c <HAL_DMA_Init>
 800a0e2:	4603      	mov	r3, r0
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d001      	beq.n	800a0ec <HAL_TIM_Base_MspInit+0xe8>
    {
      Error_Handler();
<<<<<<< HEAD
 800a0e8:	f7ff faea 	bl	80096c0 <Error_Handler>
=======
 800a0e8:	f7ff fae4 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim1_ch2);
 800a0ec:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800a0ee:	4a1c      	ldr	r2, [pc, #112]	; (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a0f0:	629a      	str	r2, [r3, #40]	; 0x28
 800a0f2:	4a1b      	ldr	r2, [pc, #108]	; (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	6393      	str	r3, [r2, #56]	; 0x38
=======
 800a0ee:	4a1c      	ldr	r2, [pc, #112]	@ (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a0f0:	629a      	str	r2, [r3, #40]	@ 0x28
 800a0f2:	4a1b      	ldr	r2, [pc, #108]	@ (800a160 <HAL_TIM_Base_MspInit+0x15c>)
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	6393      	str	r3, [r2, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800a0f8:	e026      	b.n	800a148 <HAL_TIM_Base_MspInit+0x144>
  else if(tim_baseHandle->Instance==TIM4)
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800a0fe:	4a1a      	ldr	r2, [pc, #104]	; (800a168 <HAL_TIM_Base_MspInit+0x164>)
=======
 800a0fe:	4a1a      	ldr	r2, [pc, #104]	@ (800a168 <HAL_TIM_Base_MspInit+0x164>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a100:	4293      	cmp	r3, r2
 800a102:	d10e      	bne.n	800a122 <HAL_TIM_Base_MspInit+0x11e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800a104:	2300      	movs	r3, #0
 800a106:	613b      	str	r3, [r7, #16]
<<<<<<< HEAD
 800a108:	4b12      	ldr	r3, [pc, #72]	; (800a154 <HAL_TIM_Base_MspInit+0x150>)
 800a10a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a10c:	4a11      	ldr	r2, [pc, #68]	; (800a154 <HAL_TIM_Base_MspInit+0x150>)
 800a10e:	f043 0304 	orr.w	r3, r3, #4
 800a112:	6413      	str	r3, [r2, #64]	; 0x40
 800a114:	4b0f      	ldr	r3, [pc, #60]	; (800a154 <HAL_TIM_Base_MspInit+0x150>)
 800a116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800a108:	4b12      	ldr	r3, [pc, #72]	@ (800a154 <HAL_TIM_Base_MspInit+0x150>)
 800a10a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a10c:	4a11      	ldr	r2, [pc, #68]	@ (800a154 <HAL_TIM_Base_MspInit+0x150>)
 800a10e:	f043 0304 	orr.w	r3, r3, #4
 800a112:	6413      	str	r3, [r2, #64]	@ 0x40
 800a114:	4b0f      	ldr	r3, [pc, #60]	@ (800a154 <HAL_TIM_Base_MspInit+0x150>)
 800a116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a118:	f003 0304 	and.w	r3, r3, #4
 800a11c:	613b      	str	r3, [r7, #16]
 800a11e:	693b      	ldr	r3, [r7, #16]
}
 800a120:	e012      	b.n	800a148 <HAL_TIM_Base_MspInit+0x144>
  else if(tim_baseHandle->Instance==TIM5)
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800a126:	4a11      	ldr	r2, [pc, #68]	; (800a16c <HAL_TIM_Base_MspInit+0x168>)
=======
 800a126:	4a11      	ldr	r2, [pc, #68]	@ (800a16c <HAL_TIM_Base_MspInit+0x168>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a128:	4293      	cmp	r3, r2
 800a12a:	d10d      	bne.n	800a148 <HAL_TIM_Base_MspInit+0x144>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800a12c:	2300      	movs	r3, #0
 800a12e:	60fb      	str	r3, [r7, #12]
<<<<<<< HEAD
 800a130:	4b08      	ldr	r3, [pc, #32]	; (800a154 <HAL_TIM_Base_MspInit+0x150>)
 800a132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a134:	4a07      	ldr	r2, [pc, #28]	; (800a154 <HAL_TIM_Base_MspInit+0x150>)
 800a136:	f043 0308 	orr.w	r3, r3, #8
 800a13a:	6413      	str	r3, [r2, #64]	; 0x40
 800a13c:	4b05      	ldr	r3, [pc, #20]	; (800a154 <HAL_TIM_Base_MspInit+0x150>)
 800a13e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800a130:	4b08      	ldr	r3, [pc, #32]	@ (800a154 <HAL_TIM_Base_MspInit+0x150>)
 800a132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a134:	4a07      	ldr	r2, [pc, #28]	@ (800a154 <HAL_TIM_Base_MspInit+0x150>)
 800a136:	f043 0308 	orr.w	r3, r3, #8
 800a13a:	6413      	str	r3, [r2, #64]	@ 0x40
 800a13c:	4b05      	ldr	r3, [pc, #20]	@ (800a154 <HAL_TIM_Base_MspInit+0x150>)
 800a13e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a140:	f003 0308 	and.w	r3, r3, #8
 800a144:	60fb      	str	r3, [r7, #12]
 800a146:	68fb      	ldr	r3, [r7, #12]
}
 800a148:	bf00      	nop
 800a14a:	3718      	adds	r7, #24
 800a14c:	46bd      	mov	sp, r7
 800a14e:	bd80      	pop	{r7, pc}
 800a150:	40010000 	.word	0x40010000
 800a154:	40023800 	.word	0x40023800
 800a158:	20000520 	.word	0x20000520
 800a15c:	40026428 	.word	0x40026428
 800a160:	20000580 	.word	0x20000580
 800a164:	40026440 	.word	0x40026440
 800a168:	40000800 	.word	0x40000800
 800a16c:	40000c00 	.word	0x40000c00

0800a170 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800a170:	b580      	push	{r7, lr}
<<<<<<< HEAD
 800a172:	b08c      	sub	sp, #48	; 0x30
=======
 800a172:	b08c      	sub	sp, #48	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a178:	f107 031c 	add.w	r3, r7, #28
 800a17c:	2200      	movs	r2, #0
 800a17e:	601a      	str	r2, [r3, #0]
 800a180:	605a      	str	r2, [r3, #4]
 800a182:	609a      	str	r2, [r3, #8]
 800a184:	60da      	str	r2, [r3, #12]
 800a186:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800a18c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
=======
 800a18c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a190:	d14b      	bne.n	800a22a <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800a192:	2300      	movs	r3, #0
 800a194:	61bb      	str	r3, [r7, #24]
<<<<<<< HEAD
 800a196:	4b3f      	ldr	r3, [pc, #252]	; (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a19a:	4a3e      	ldr	r2, [pc, #248]	; (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a19c:	f043 0301 	orr.w	r3, r3, #1
 800a1a0:	6413      	str	r3, [r2, #64]	; 0x40
 800a1a2:	4b3c      	ldr	r3, [pc, #240]	; (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a1a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800a196:	4b3f      	ldr	r3, [pc, #252]	@ (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a19a:	4a3e      	ldr	r2, [pc, #248]	@ (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a19c:	f043 0301 	orr.w	r3, r3, #1
 800a1a0:	6413      	str	r3, [r2, #64]	@ 0x40
 800a1a2:	4b3c      	ldr	r3, [pc, #240]	@ (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a1a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a1a6:	f003 0301 	and.w	r3, r3, #1
 800a1aa:	61bb      	str	r3, [r7, #24]
 800a1ac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	617b      	str	r3, [r7, #20]
<<<<<<< HEAD
 800a1b2:	4b38      	ldr	r3, [pc, #224]	; (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a1b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1b6:	4a37      	ldr	r2, [pc, #220]	; (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a1b8:	f043 0301 	orr.w	r3, r3, #1
 800a1bc:	6313      	str	r3, [r2, #48]	; 0x30
 800a1be:	4b35      	ldr	r3, [pc, #212]	; (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a1c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
=======
 800a1b2:	4b38      	ldr	r3, [pc, #224]	@ (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a1b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1b6:	4a37      	ldr	r2, [pc, #220]	@ (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a1b8:	f043 0301 	orr.w	r3, r3, #1
 800a1bc:	6313      	str	r3, [r2, #48]	@ 0x30
 800a1be:	4b35      	ldr	r3, [pc, #212]	@ (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a1c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a1c2:	f003 0301 	and.w	r3, r3, #1
 800a1c6:	617b      	str	r3, [r7, #20]
 800a1c8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	613b      	str	r3, [r7, #16]
<<<<<<< HEAD
 800a1ce:	4b31      	ldr	r3, [pc, #196]	; (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a1d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1d2:	4a30      	ldr	r2, [pc, #192]	; (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a1d4:	f043 0302 	orr.w	r3, r3, #2
 800a1d8:	6313      	str	r3, [r2, #48]	; 0x30
 800a1da:	4b2e      	ldr	r3, [pc, #184]	; (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a1dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
=======
 800a1ce:	4b31      	ldr	r3, [pc, #196]	@ (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a1d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1d2:	4a30      	ldr	r2, [pc, #192]	@ (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a1d4:	f043 0302 	orr.w	r3, r3, #2
 800a1d8:	6313      	str	r3, [r2, #48]	@ 0x30
 800a1da:	4b2e      	ldr	r3, [pc, #184]	@ (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a1dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a1de:	f003 0302 	and.w	r3, r3, #2
 800a1e2:	613b      	str	r3, [r7, #16]
 800a1e4:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
<<<<<<< HEAD
 800a1e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
=======
 800a1e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a1ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a1ec:	2302      	movs	r3, #2
 800a1ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a1f0:	2300      	movs	r3, #0
<<<<<<< HEAD
 800a1f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800a1f8:	2301      	movs	r3, #1
 800a1fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a1fc:	f107 031c 	add.w	r3, r7, #28
 800a200:	4619      	mov	r1, r3
 800a202:	4825      	ldr	r0, [pc, #148]	; (800a298 <HAL_TIM_Encoder_MspInit+0x128>)
=======
 800a1f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800a1f8:	2301      	movs	r3, #1
 800a1fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a1fc:	f107 031c 	add.w	r3, r7, #28
 800a200:	4619      	mov	r1, r3
 800a202:	4825      	ldr	r0, [pc, #148]	@ (800a298 <HAL_TIM_Encoder_MspInit+0x128>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a204:	f001 fb16 	bl	800b834 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800a208:	2308      	movs	r3, #8
 800a20a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a20c:	2302      	movs	r3, #2
 800a20e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a210:	2300      	movs	r3, #0
<<<<<<< HEAD
 800a212:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a214:	2300      	movs	r3, #0
 800a216:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800a218:	2301      	movs	r3, #1
 800a21a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a21c:	f107 031c 	add.w	r3, r7, #28
 800a220:	4619      	mov	r1, r3
 800a222:	481e      	ldr	r0, [pc, #120]	; (800a29c <HAL_TIM_Encoder_MspInit+0x12c>)
=======
 800a212:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a214:	2300      	movs	r3, #0
 800a216:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800a218:	2301      	movs	r3, #1
 800a21a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a21c:	f107 031c 	add.w	r3, r7, #28
 800a220:	4619      	mov	r1, r3
 800a222:	481e      	ldr	r0, [pc, #120]	@ (800a29c <HAL_TIM_Encoder_MspInit+0x12c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a224:	f001 fb06 	bl	800b834 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800a228:	e030      	b.n	800a28c <HAL_TIM_Encoder_MspInit+0x11c>
  else if(tim_encoderHandle->Instance==TIM3)
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800a22e:	4a1c      	ldr	r2, [pc, #112]	; (800a2a0 <HAL_TIM_Encoder_MspInit+0x130>)
=======
 800a22e:	4a1c      	ldr	r2, [pc, #112]	@ (800a2a0 <HAL_TIM_Encoder_MspInit+0x130>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a230:	4293      	cmp	r3, r2
 800a232:	d12b      	bne.n	800a28c <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800a234:	2300      	movs	r3, #0
 800a236:	60fb      	str	r3, [r7, #12]
<<<<<<< HEAD
 800a238:	4b16      	ldr	r3, [pc, #88]	; (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a23a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a23c:	4a15      	ldr	r2, [pc, #84]	; (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a23e:	f043 0302 	orr.w	r3, r3, #2
 800a242:	6413      	str	r3, [r2, #64]	; 0x40
 800a244:	4b13      	ldr	r3, [pc, #76]	; (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800a238:	4b16      	ldr	r3, [pc, #88]	@ (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a23a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a23c:	4a15      	ldr	r2, [pc, #84]	@ (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a23e:	f043 0302 	orr.w	r3, r3, #2
 800a242:	6413      	str	r3, [r2, #64]	@ 0x40
 800a244:	4b13      	ldr	r3, [pc, #76]	@ (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a248:	f003 0302 	and.w	r3, r3, #2
 800a24c:	60fb      	str	r3, [r7, #12]
 800a24e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a250:	2300      	movs	r3, #0
 800a252:	60bb      	str	r3, [r7, #8]
<<<<<<< HEAD
 800a254:	4b0f      	ldr	r3, [pc, #60]	; (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a258:	4a0e      	ldr	r2, [pc, #56]	; (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a25a:	f043 0302 	orr.w	r3, r3, #2
 800a25e:	6313      	str	r3, [r2, #48]	; 0x30
 800a260:	4b0c      	ldr	r3, [pc, #48]	; (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
=======
 800a254:	4b0f      	ldr	r3, [pc, #60]	@ (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a258:	4a0e      	ldr	r2, [pc, #56]	@ (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a25a:	f043 0302 	orr.w	r3, r3, #2
 800a25e:	6313      	str	r3, [r2, #48]	@ 0x30
 800a260:	4b0c      	ldr	r3, [pc, #48]	@ (800a294 <HAL_TIM_Encoder_MspInit+0x124>)
 800a262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a264:	f003 0302 	and.w	r3, r3, #2
 800a268:	60bb      	str	r3, [r7, #8]
 800a26a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
<<<<<<< HEAD
 800a26c:	2330      	movs	r3, #48	; 0x30
=======
 800a26c:	2330      	movs	r3, #48	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a26e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a270:	2302      	movs	r3, #2
 800a272:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a274:	2300      	movs	r3, #0
<<<<<<< HEAD
 800a276:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a278:	2300      	movs	r3, #0
 800a27a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800a27c:	2302      	movs	r3, #2
 800a27e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a280:	f107 031c 	add.w	r3, r7, #28
 800a284:	4619      	mov	r1, r3
 800a286:	4805      	ldr	r0, [pc, #20]	; (800a29c <HAL_TIM_Encoder_MspInit+0x12c>)
 800a288:	f001 fad4 	bl	800b834 <HAL_GPIO_Init>
}
 800a28c:	bf00      	nop
 800a28e:	3730      	adds	r7, #48	; 0x30
=======
 800a276:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a278:	2300      	movs	r3, #0
 800a27a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800a27c:	2302      	movs	r3, #2
 800a27e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a280:	f107 031c 	add.w	r3, r7, #28
 800a284:	4619      	mov	r1, r3
 800a286:	4805      	ldr	r0, [pc, #20]	@ (800a29c <HAL_TIM_Encoder_MspInit+0x12c>)
 800a288:	f001 fad4 	bl	800b834 <HAL_GPIO_Init>
}
 800a28c:	bf00      	nop
 800a28e:	3730      	adds	r7, #48	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a290:	46bd      	mov	sp, r7
 800a292:	bd80      	pop	{r7, pc}
 800a294:	40023800 	.word	0x40023800
 800a298:	40020000 	.word	0x40020000
 800a29c:	40020400 	.word	0x40020400
 800a2a0:	40000400 	.word	0x40000400

0800a2a4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b088      	sub	sp, #32
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a2ac:	f107 030c 	add.w	r3, r7, #12
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	601a      	str	r2, [r3, #0]
 800a2b4:	605a      	str	r2, [r3, #4]
 800a2b6:	609a      	str	r2, [r3, #8]
 800a2b8:	60da      	str	r2, [r3, #12]
 800a2ba:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800a2c0:	4a12      	ldr	r2, [pc, #72]	; (800a30c <HAL_TIM_MspPostInit+0x68>)
=======
 800a2c0:	4a12      	ldr	r2, [pc, #72]	@ (800a30c <HAL_TIM_MspPostInit+0x68>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a2c2:	4293      	cmp	r3, r2
 800a2c4:	d11e      	bne.n	800a304 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	60bb      	str	r3, [r7, #8]
<<<<<<< HEAD
 800a2ca:	4b11      	ldr	r3, [pc, #68]	; (800a310 <HAL_TIM_MspPostInit+0x6c>)
 800a2cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2ce:	4a10      	ldr	r2, [pc, #64]	; (800a310 <HAL_TIM_MspPostInit+0x6c>)
 800a2d0:	f043 0302 	orr.w	r3, r3, #2
 800a2d4:	6313      	str	r3, [r2, #48]	; 0x30
 800a2d6:	4b0e      	ldr	r3, [pc, #56]	; (800a310 <HAL_TIM_MspPostInit+0x6c>)
 800a2d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
=======
 800a2ca:	4b11      	ldr	r3, [pc, #68]	@ (800a310 <HAL_TIM_MspPostInit+0x6c>)
 800a2cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2ce:	4a10      	ldr	r2, [pc, #64]	@ (800a310 <HAL_TIM_MspPostInit+0x6c>)
 800a2d0:	f043 0302 	orr.w	r3, r3, #2
 800a2d4:	6313      	str	r3, [r2, #48]	@ 0x30
 800a2d6:	4b0e      	ldr	r3, [pc, #56]	@ (800a310 <HAL_TIM_MspPostInit+0x6c>)
 800a2d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a2da:	f003 0302 	and.w	r3, r3, #2
 800a2de:	60bb      	str	r3, [r7, #8]
 800a2e0:	68bb      	ldr	r3, [r7, #8]
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = MOT_RF_Pin|MOT_RR_Pin|MOT_LF_Pin|MOT_LR_Pin;
<<<<<<< HEAD
 800a2e2:	f44f 7370 	mov.w	r3, #960	; 0x3c0
=======
 800a2e2:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a2e6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a2e8:	2302      	movs	r3, #2
 800a2ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a2f0:	2303      	movs	r3, #3
 800a2f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800a2f4:	2302      	movs	r3, #2
 800a2f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a2f8:	f107 030c 	add.w	r3, r7, #12
 800a2fc:	4619      	mov	r1, r3
<<<<<<< HEAD
 800a2fe:	4805      	ldr	r0, [pc, #20]	; (800a314 <HAL_TIM_MspPostInit+0x70>)
=======
 800a2fe:	4805      	ldr	r0, [pc, #20]	@ (800a314 <HAL_TIM_MspPostInit+0x70>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a300:	f001 fa98 	bl	800b834 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800a304:	bf00      	nop
 800a306:	3720      	adds	r7, #32
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd80      	pop	{r7, pc}
 800a30c:	40000800 	.word	0x40000800
 800a310:	40023800 	.word	0x40023800
 800a314:	40020400 	.word	0x40020400

0800a318 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
<<<<<<< HEAD
 800a31c:	4b11      	ldr	r3, [pc, #68]	; (800a364 <MX_USART1_UART_Init+0x4c>)
 800a31e:	4a12      	ldr	r2, [pc, #72]	; (800a368 <MX_USART1_UART_Init+0x50>)
 800a320:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 800a322:	4b10      	ldr	r3, [pc, #64]	; (800a364 <MX_USART1_UART_Init+0x4c>)
 800a324:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 800a328:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a32a:	4b0e      	ldr	r3, [pc, #56]	; (800a364 <MX_USART1_UART_Init+0x4c>)
 800a32c:	2200      	movs	r2, #0
 800a32e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800a330:	4b0c      	ldr	r3, [pc, #48]	; (800a364 <MX_USART1_UART_Init+0x4c>)
 800a332:	2200      	movs	r2, #0
 800a334:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800a336:	4b0b      	ldr	r3, [pc, #44]	; (800a364 <MX_USART1_UART_Init+0x4c>)
 800a338:	2200      	movs	r2, #0
 800a33a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800a33c:	4b09      	ldr	r3, [pc, #36]	; (800a364 <MX_USART1_UART_Init+0x4c>)
 800a33e:	220c      	movs	r2, #12
 800a340:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a342:	4b08      	ldr	r3, [pc, #32]	; (800a364 <MX_USART1_UART_Init+0x4c>)
 800a344:	2200      	movs	r2, #0
 800a346:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800a348:	4b06      	ldr	r3, [pc, #24]	; (800a364 <MX_USART1_UART_Init+0x4c>)
 800a34a:	2200      	movs	r2, #0
 800a34c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800a34e:	4805      	ldr	r0, [pc, #20]	; (800a364 <MX_USART1_UART_Init+0x4c>)
=======
 800a31c:	4b11      	ldr	r3, [pc, #68]	@ (800a364 <MX_USART1_UART_Init+0x4c>)
 800a31e:	4a12      	ldr	r2, [pc, #72]	@ (800a368 <MX_USART1_UART_Init+0x50>)
 800a320:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 800a322:	4b10      	ldr	r3, [pc, #64]	@ (800a364 <MX_USART1_UART_Init+0x4c>)
 800a324:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 800a328:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a32a:	4b0e      	ldr	r3, [pc, #56]	@ (800a364 <MX_USART1_UART_Init+0x4c>)
 800a32c:	2200      	movs	r2, #0
 800a32e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800a330:	4b0c      	ldr	r3, [pc, #48]	@ (800a364 <MX_USART1_UART_Init+0x4c>)
 800a332:	2200      	movs	r2, #0
 800a334:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800a336:	4b0b      	ldr	r3, [pc, #44]	@ (800a364 <MX_USART1_UART_Init+0x4c>)
 800a338:	2200      	movs	r2, #0
 800a33a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800a33c:	4b09      	ldr	r3, [pc, #36]	@ (800a364 <MX_USART1_UART_Init+0x4c>)
 800a33e:	220c      	movs	r2, #12
 800a340:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a342:	4b08      	ldr	r3, [pc, #32]	@ (800a364 <MX_USART1_UART_Init+0x4c>)
 800a344:	2200      	movs	r2, #0
 800a346:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800a348:	4b06      	ldr	r3, [pc, #24]	@ (800a364 <MX_USART1_UART_Init+0x4c>)
 800a34a:	2200      	movs	r2, #0
 800a34c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800a34e:	4805      	ldr	r0, [pc, #20]	@ (800a364 <MX_USART1_UART_Init+0x4c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a350:	f003 fd64 	bl	800de1c <HAL_UART_Init>
 800a354:	4603      	mov	r3, r0
 800a356:	2b00      	cmp	r3, #0
 800a358:	d001      	beq.n	800a35e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
<<<<<<< HEAD
 800a35a:	f7ff f9b1 	bl	80096c0 <Error_Handler>
=======
 800a35a:	f7ff f9ab 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800a35e:	bf00      	nop
 800a360:	bd80      	pop	{r7, pc}
 800a362:	bf00      	nop
 800a364:	200005e0 	.word	0x200005e0
 800a368:	40011000 	.word	0x40011000

0800a36c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800a36c:	b580      	push	{r7, lr}
<<<<<<< HEAD
 800a36e:	b08a      	sub	sp, #40	; 0x28
=======
 800a36e:	b08a      	sub	sp, #40	@ 0x28
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a374:	f107 0314 	add.w	r3, r7, #20
 800a378:	2200      	movs	r2, #0
 800a37a:	601a      	str	r2, [r3, #0]
 800a37c:	605a      	str	r2, [r3, #4]
 800a37e:	609a      	str	r2, [r3, #8]
 800a380:	60da      	str	r2, [r3, #12]
 800a382:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800a388:	4a48      	ldr	r2, [pc, #288]	; (800a4ac <HAL_UART_MspInit+0x140>)
=======
 800a388:	4a48      	ldr	r2, [pc, #288]	@ (800a4ac <HAL_UART_MspInit+0x140>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a38a:	4293      	cmp	r3, r2
 800a38c:	f040 808a 	bne.w	800a4a4 <HAL_UART_MspInit+0x138>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800a390:	2300      	movs	r3, #0
 800a392:	613b      	str	r3, [r7, #16]
<<<<<<< HEAD
 800a394:	4b46      	ldr	r3, [pc, #280]	; (800a4b0 <HAL_UART_MspInit+0x144>)
 800a396:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a398:	4a45      	ldr	r2, [pc, #276]	; (800a4b0 <HAL_UART_MspInit+0x144>)
 800a39a:	f043 0310 	orr.w	r3, r3, #16
 800a39e:	6453      	str	r3, [r2, #68]	; 0x44
 800a3a0:	4b43      	ldr	r3, [pc, #268]	; (800a4b0 <HAL_UART_MspInit+0x144>)
 800a3a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
=======
 800a394:	4b46      	ldr	r3, [pc, #280]	@ (800a4b0 <HAL_UART_MspInit+0x144>)
 800a396:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a398:	4a45      	ldr	r2, [pc, #276]	@ (800a4b0 <HAL_UART_MspInit+0x144>)
 800a39a:	f043 0310 	orr.w	r3, r3, #16
 800a39e:	6453      	str	r3, [r2, #68]	@ 0x44
 800a3a0:	4b43      	ldr	r3, [pc, #268]	@ (800a4b0 <HAL_UART_MspInit+0x144>)
 800a3a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a3a4:	f003 0310 	and.w	r3, r3, #16
 800a3a8:	613b      	str	r3, [r7, #16]
 800a3aa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	60fb      	str	r3, [r7, #12]
<<<<<<< HEAD
 800a3b0:	4b3f      	ldr	r3, [pc, #252]	; (800a4b0 <HAL_UART_MspInit+0x144>)
 800a3b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3b4:	4a3e      	ldr	r2, [pc, #248]	; (800a4b0 <HAL_UART_MspInit+0x144>)
 800a3b6:	f043 0301 	orr.w	r3, r3, #1
 800a3ba:	6313      	str	r3, [r2, #48]	; 0x30
 800a3bc:	4b3c      	ldr	r3, [pc, #240]	; (800a4b0 <HAL_UART_MspInit+0x144>)
 800a3be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
=======
 800a3b0:	4b3f      	ldr	r3, [pc, #252]	@ (800a4b0 <HAL_UART_MspInit+0x144>)
 800a3b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3b4:	4a3e      	ldr	r2, [pc, #248]	@ (800a4b0 <HAL_UART_MspInit+0x144>)
 800a3b6:	f043 0301 	orr.w	r3, r3, #1
 800a3ba:	6313      	str	r3, [r2, #48]	@ 0x30
 800a3bc:	4b3c      	ldr	r3, [pc, #240]	@ (800a4b0 <HAL_UART_MspInit+0x144>)
 800a3be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a3c0:	f003 0301 	and.w	r3, r3, #1
 800a3c4:	60fb      	str	r3, [r7, #12]
 800a3c6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
<<<<<<< HEAD
 800a3c8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
=======
 800a3c8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a3cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a3ce:	2302      	movs	r3, #2
 800a3d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a3d6:	2303      	movs	r3, #3
 800a3d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800a3da:	2307      	movs	r3, #7
<<<<<<< HEAD
 800a3dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a3de:	f107 0314 	add.w	r3, r7, #20
 800a3e2:	4619      	mov	r1, r3
 800a3e4:	4833      	ldr	r0, [pc, #204]	; (800a4b4 <HAL_UART_MspInit+0x148>)
=======
 800a3dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a3de:	f107 0314 	add.w	r3, r7, #20
 800a3e2:	4619      	mov	r1, r3
 800a3e4:	4833      	ldr	r0, [pc, #204]	@ (800a4b4 <HAL_UART_MspInit+0x148>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a3e6:	f001 fa25 	bl	800b834 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream5;
<<<<<<< HEAD
 800a3ea:	4b33      	ldr	r3, [pc, #204]	; (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a3ec:	4a33      	ldr	r2, [pc, #204]	; (800a4bc <HAL_UART_MspInit+0x150>)
 800a3ee:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800a3f0:	4b31      	ldr	r3, [pc, #196]	; (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a3f2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a3f6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a3f8:	4b2f      	ldr	r3, [pc, #188]	; (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a3fe:	4b2e      	ldr	r3, [pc, #184]	; (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a400:	2200      	movs	r2, #0
 800a402:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800a404:	4b2c      	ldr	r3, [pc, #176]	; (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a406:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a40a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a40c:	4b2a      	ldr	r3, [pc, #168]	; (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a40e:	2200      	movs	r2, #0
 800a410:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a412:	4b29      	ldr	r3, [pc, #164]	; (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a414:	2200      	movs	r2, #0
 800a416:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800a418:	4b27      	ldr	r3, [pc, #156]	; (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a41a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a41e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800a420:	4b25      	ldr	r3, [pc, #148]	; (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a422:	2200      	movs	r2, #0
 800a424:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a426:	4b24      	ldr	r3, [pc, #144]	; (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a428:	2200      	movs	r2, #0
 800a42a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800a42c:	4822      	ldr	r0, [pc, #136]	; (800a4b8 <HAL_UART_MspInit+0x14c>)
=======
 800a3ea:	4b33      	ldr	r3, [pc, #204]	@ (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a3ec:	4a33      	ldr	r2, [pc, #204]	@ (800a4bc <HAL_UART_MspInit+0x150>)
 800a3ee:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800a3f0:	4b31      	ldr	r3, [pc, #196]	@ (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a3f2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800a3f6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a3f8:	4b2f      	ldr	r3, [pc, #188]	@ (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a3fe:	4b2e      	ldr	r3, [pc, #184]	@ (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a400:	2200      	movs	r2, #0
 800a402:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800a404:	4b2c      	ldr	r3, [pc, #176]	@ (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a406:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a40a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a40c:	4b2a      	ldr	r3, [pc, #168]	@ (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a40e:	2200      	movs	r2, #0
 800a410:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a412:	4b29      	ldr	r3, [pc, #164]	@ (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a414:	2200      	movs	r2, #0
 800a416:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800a418:	4b27      	ldr	r3, [pc, #156]	@ (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a41a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a41e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800a420:	4b25      	ldr	r3, [pc, #148]	@ (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a422:	2200      	movs	r2, #0
 800a424:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a426:	4b24      	ldr	r3, [pc, #144]	@ (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a428:	2200      	movs	r2, #0
 800a42a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800a42c:	4822      	ldr	r0, [pc, #136]	@ (800a4b8 <HAL_UART_MspInit+0x14c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a42e:	f000 fe15 	bl	800b05c <HAL_DMA_Init>
 800a432:	4603      	mov	r3, r0
 800a434:	2b00      	cmp	r3, #0
 800a436:	d001      	beq.n	800a43c <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
<<<<<<< HEAD
 800a438:	f7ff f942 	bl	80096c0 <Error_Handler>
=======
 800a438:	f7ff f93c 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800a43c:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800a43e:	4a1e      	ldr	r2, [pc, #120]	; (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a440:	639a      	str	r2, [r3, #56]	; 0x38
 800a442:	4a1d      	ldr	r2, [pc, #116]	; (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800a448:	4b1d      	ldr	r3, [pc, #116]	; (800a4c0 <HAL_UART_MspInit+0x154>)
 800a44a:	4a1e      	ldr	r2, [pc, #120]	; (800a4c4 <HAL_UART_MspInit+0x158>)
 800a44c:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800a44e:	4b1c      	ldr	r3, [pc, #112]	; (800a4c0 <HAL_UART_MspInit+0x154>)
 800a450:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a454:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a456:	4b1a      	ldr	r3, [pc, #104]	; (800a4c0 <HAL_UART_MspInit+0x154>)
 800a458:	2240      	movs	r2, #64	; 0x40
 800a45a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a45c:	4b18      	ldr	r3, [pc, #96]	; (800a4c0 <HAL_UART_MspInit+0x154>)
 800a45e:	2200      	movs	r2, #0
 800a460:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800a462:	4b17      	ldr	r3, [pc, #92]	; (800a4c0 <HAL_UART_MspInit+0x154>)
 800a464:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a468:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a46a:	4b15      	ldr	r3, [pc, #84]	; (800a4c0 <HAL_UART_MspInit+0x154>)
 800a46c:	2200      	movs	r2, #0
 800a46e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a470:	4b13      	ldr	r3, [pc, #76]	; (800a4c0 <HAL_UART_MspInit+0x154>)
 800a472:	2200      	movs	r2, #0
 800a474:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800a476:	4b12      	ldr	r3, [pc, #72]	; (800a4c0 <HAL_UART_MspInit+0x154>)
 800a478:	2200      	movs	r2, #0
 800a47a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800a47c:	4b10      	ldr	r3, [pc, #64]	; (800a4c0 <HAL_UART_MspInit+0x154>)
 800a47e:	2200      	movs	r2, #0
 800a480:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a482:	4b0f      	ldr	r3, [pc, #60]	; (800a4c0 <HAL_UART_MspInit+0x154>)
 800a484:	2200      	movs	r2, #0
 800a486:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800a488:	480d      	ldr	r0, [pc, #52]	; (800a4c0 <HAL_UART_MspInit+0x154>)
=======
 800a43e:	4a1e      	ldr	r2, [pc, #120]	@ (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a440:	639a      	str	r2, [r3, #56]	@ 0x38
 800a442:	4a1d      	ldr	r2, [pc, #116]	@ (800a4b8 <HAL_UART_MspInit+0x14c>)
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800a448:	4b1d      	ldr	r3, [pc, #116]	@ (800a4c0 <HAL_UART_MspInit+0x154>)
 800a44a:	4a1e      	ldr	r2, [pc, #120]	@ (800a4c4 <HAL_UART_MspInit+0x158>)
 800a44c:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800a44e:	4b1c      	ldr	r3, [pc, #112]	@ (800a4c0 <HAL_UART_MspInit+0x154>)
 800a450:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800a454:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800a456:	4b1a      	ldr	r3, [pc, #104]	@ (800a4c0 <HAL_UART_MspInit+0x154>)
 800a458:	2240      	movs	r2, #64	@ 0x40
 800a45a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800a45c:	4b18      	ldr	r3, [pc, #96]	@ (800a4c0 <HAL_UART_MspInit+0x154>)
 800a45e:	2200      	movs	r2, #0
 800a460:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800a462:	4b17      	ldr	r3, [pc, #92]	@ (800a4c0 <HAL_UART_MspInit+0x154>)
 800a464:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a468:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a46a:	4b15      	ldr	r3, [pc, #84]	@ (800a4c0 <HAL_UART_MspInit+0x154>)
 800a46c:	2200      	movs	r2, #0
 800a46e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a470:	4b13      	ldr	r3, [pc, #76]	@ (800a4c0 <HAL_UART_MspInit+0x154>)
 800a472:	2200      	movs	r2, #0
 800a474:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800a476:	4b12      	ldr	r3, [pc, #72]	@ (800a4c0 <HAL_UART_MspInit+0x154>)
 800a478:	2200      	movs	r2, #0
 800a47a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800a47c:	4b10      	ldr	r3, [pc, #64]	@ (800a4c0 <HAL_UART_MspInit+0x154>)
 800a47e:	2200      	movs	r2, #0
 800a480:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800a482:	4b0f      	ldr	r3, [pc, #60]	@ (800a4c0 <HAL_UART_MspInit+0x154>)
 800a484:	2200      	movs	r2, #0
 800a486:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800a488:	480d      	ldr	r0, [pc, #52]	@ (800a4c0 <HAL_UART_MspInit+0x154>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a48a:	f000 fde7 	bl	800b05c <HAL_DMA_Init>
 800a48e:	4603      	mov	r3, r0
 800a490:	2b00      	cmp	r3, #0
 800a492:	d001      	beq.n	800a498 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
<<<<<<< HEAD
 800a494:	f7ff f914 	bl	80096c0 <Error_Handler>
=======
 800a494:	f7ff f90e 	bl	80096b4 <Error_Handler>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800a498:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800a49a:	4a09      	ldr	r2, [pc, #36]	; (800a4c0 <HAL_UART_MspInit+0x154>)
 800a49c:	635a      	str	r2, [r3, #52]	; 0x34
 800a49e:	4a08      	ldr	r2, [pc, #32]	; (800a4c0 <HAL_UART_MspInit+0x154>)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	6393      	str	r3, [r2, #56]	; 0x38
=======
 800a49a:	4a09      	ldr	r2, [pc, #36]	@ (800a4c0 <HAL_UART_MspInit+0x154>)
 800a49c:	635a      	str	r2, [r3, #52]	@ 0x34
 800a49e:	4a08      	ldr	r2, [pc, #32]	@ (800a4c0 <HAL_UART_MspInit+0x154>)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	6393      	str	r3, [r2, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800a4a4:	bf00      	nop
<<<<<<< HEAD
 800a4a6:	3728      	adds	r7, #40	; 0x28
=======
 800a4a6:	3728      	adds	r7, #40	@ 0x28
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	bd80      	pop	{r7, pc}
 800a4ac:	40011000 	.word	0x40011000
 800a4b0:	40023800 	.word	0x40023800
 800a4b4:	40020000 	.word	0x40020000
 800a4b8:	20000624 	.word	0x20000624
 800a4bc:	40026488 	.word	0x40026488
 800a4c0:	20000684 	.word	0x20000684
 800a4c4:	400264b8 	.word	0x400264b8

0800a4c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
<<<<<<< HEAD
 800a4c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 800a500 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800a4cc:	480d      	ldr	r0, [pc, #52]	; (800a504 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800a4ce:	490e      	ldr	r1, [pc, #56]	; (800a508 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800a4d0:	4a0e      	ldr	r2, [pc, #56]	; (800a50c <LoopFillZerobss+0x1e>)
=======
 800a4c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800a500 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800a4cc:	480d      	ldr	r0, [pc, #52]	@ (800a504 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800a4ce:	490e      	ldr	r1, [pc, #56]	@ (800a508 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800a4d0:	4a0e      	ldr	r2, [pc, #56]	@ (800a50c <LoopFillZerobss+0x1e>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  movs r3, #0
 800a4d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800a4d4:	e002      	b.n	800a4dc <LoopCopyDataInit>

0800a4d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a4d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a4d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a4da:	3304      	adds	r3, #4

0800a4dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a4dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a4de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a4e0:	d3f9      	bcc.n	800a4d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
<<<<<<< HEAD
 800a4e2:	4a0b      	ldr	r2, [pc, #44]	; (800a510 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800a4e4:	4c0b      	ldr	r4, [pc, #44]	; (800a514 <LoopFillZerobss+0x26>)
=======
 800a4e2:	4a0b      	ldr	r2, [pc, #44]	@ (800a510 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800a4e4:	4c0b      	ldr	r4, [pc, #44]	@ (800a514 <LoopFillZerobss+0x26>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  movs r3, #0
 800a4e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a4e8:	e001      	b.n	800a4ee <LoopFillZerobss>

0800a4ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a4ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a4ec:	3204      	adds	r2, #4

0800a4ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a4ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a4f0:	d3fb      	bcc.n	800a4ea <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800a4f2:	f7ff fb2b 	bl	8009b4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
<<<<<<< HEAD
 800a4f6:	f008 fbd1 	bl	8012c9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800a4fa:	f7ff f843 	bl	8009584 <main>
=======
 800a4f6:	f008 fbcd 	bl	8012c94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800a4fa:	f7ff f83d 	bl	8009578 <main>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  bx  lr    
 800a4fe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800a500:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800a504:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800a508:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
<<<<<<< HEAD
 800a50c:	080172f0 	.word	0x080172f0
=======
 800a50c:	08017230 	.word	0x08017230
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  ldr r2, =_sbss
 800a510:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800a514:	20000cf0 	.word	0x20000cf0

0800a518 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800a518:	e7fe      	b.n	800a518 <ADC_IRQHandler>
	...

0800a51c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
<<<<<<< HEAD
 800a520:	4b0e      	ldr	r3, [pc, #56]	; (800a55c <HAL_Init+0x40>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	4a0d      	ldr	r2, [pc, #52]	; (800a55c <HAL_Init+0x40>)
 800a526:	f443 7300 	orr.w	r3, r3, #512	; 0x200
=======
 800a520:	4b0e      	ldr	r3, [pc, #56]	@ (800a55c <HAL_Init+0x40>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	4a0d      	ldr	r2, [pc, #52]	@ (800a55c <HAL_Init+0x40>)
 800a526:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a52a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
<<<<<<< HEAD
 800a52c:	4b0b      	ldr	r3, [pc, #44]	; (800a55c <HAL_Init+0x40>)
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	4a0a      	ldr	r2, [pc, #40]	; (800a55c <HAL_Init+0x40>)
 800a532:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
=======
 800a52c:	4b0b      	ldr	r3, [pc, #44]	@ (800a55c <HAL_Init+0x40>)
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	4a0a      	ldr	r2, [pc, #40]	@ (800a55c <HAL_Init+0x40>)
 800a532:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a536:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
<<<<<<< HEAD
 800a538:	4b08      	ldr	r3, [pc, #32]	; (800a55c <HAL_Init+0x40>)
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	4a07      	ldr	r2, [pc, #28]	; (800a55c <HAL_Init+0x40>)
 800a53e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
=======
 800a538:	4b08      	ldr	r3, [pc, #32]	@ (800a55c <HAL_Init+0x40>)
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	4a07      	ldr	r2, [pc, #28]	@ (800a55c <HAL_Init+0x40>)
 800a53e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a542:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a544:	2003      	movs	r0, #3
 800a546:	f000 fd47 	bl	800afd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800a54a:	2000      	movs	r0, #0
 800a54c:	f000 f808 	bl	800a560 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
<<<<<<< HEAD
 800a550:	f7ff f99e 	bl	8009890 <HAL_MspInit>
=======
 800a550:	f7ff f998 	bl	8009884 <HAL_MspInit>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Return function status */
  return HAL_OK;
 800a554:	2300      	movs	r3, #0
}
 800a556:	4618      	mov	r0, r3
 800a558:	bd80      	pop	{r7, pc}
 800a55a:	bf00      	nop
 800a55c:	40023c00 	.word	0x40023c00

0800a560 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a560:	b580      	push	{r7, lr}
 800a562:	b082      	sub	sp, #8
 800a564:	af00      	add	r7, sp, #0
 800a566:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
<<<<<<< HEAD
 800a568:	4b12      	ldr	r3, [pc, #72]	; (800a5b4 <HAL_InitTick+0x54>)
 800a56a:	681a      	ldr	r2, [r3, #0]
 800a56c:	4b12      	ldr	r3, [pc, #72]	; (800a5b8 <HAL_InitTick+0x58>)
 800a56e:	781b      	ldrb	r3, [r3, #0]
 800a570:	4619      	mov	r1, r3
 800a572:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
=======
 800a568:	4b12      	ldr	r3, [pc, #72]	@ (800a5b4 <HAL_InitTick+0x54>)
 800a56a:	681a      	ldr	r2, [r3, #0]
 800a56c:	4b12      	ldr	r3, [pc, #72]	@ (800a5b8 <HAL_InitTick+0x58>)
 800a56e:	781b      	ldrb	r3, [r3, #0]
 800a570:	4619      	mov	r1, r3
 800a572:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a576:	fbb3 f3f1 	udiv	r3, r3, r1
 800a57a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a57e:	4618      	mov	r0, r3
 800a580:	f000 fd5f 	bl	800b042 <HAL_SYSTICK_Config>
 800a584:	4603      	mov	r3, r0
 800a586:	2b00      	cmp	r3, #0
 800a588:	d001      	beq.n	800a58e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800a58a:	2301      	movs	r3, #1
 800a58c:	e00e      	b.n	800a5ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	2b0f      	cmp	r3, #15
 800a592:	d80a      	bhi.n	800a5aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800a594:	2200      	movs	r2, #0
 800a596:	6879      	ldr	r1, [r7, #4]
 800a598:	f04f 30ff 	mov.w	r0, #4294967295
 800a59c:	f000 fd27 	bl	800afee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
<<<<<<< HEAD
 800a5a0:	4a06      	ldr	r2, [pc, #24]	; (800a5bc <HAL_InitTick+0x5c>)
=======
 800a5a0:	4a06      	ldr	r2, [pc, #24]	@ (800a5bc <HAL_InitTick+0x5c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	e000      	b.n	800a5ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800a5aa:	2301      	movs	r3, #1
}
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	3708      	adds	r7, #8
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	bd80      	pop	{r7, pc}
 800a5b4:	20000000 	.word	0x20000000
 800a5b8:	20000008 	.word	0x20000008
 800a5bc:	20000004 	.word	0x20000004

0800a5c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
<<<<<<< HEAD
 800a5c4:	4b06      	ldr	r3, [pc, #24]	; (800a5e0 <HAL_IncTick+0x20>)
 800a5c6:	781b      	ldrb	r3, [r3, #0]
 800a5c8:	461a      	mov	r2, r3
 800a5ca:	4b06      	ldr	r3, [pc, #24]	; (800a5e4 <HAL_IncTick+0x24>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	4413      	add	r3, r2
 800a5d0:	4a04      	ldr	r2, [pc, #16]	; (800a5e4 <HAL_IncTick+0x24>)
=======
 800a5c4:	4b06      	ldr	r3, [pc, #24]	@ (800a5e0 <HAL_IncTick+0x20>)
 800a5c6:	781b      	ldrb	r3, [r3, #0]
 800a5c8:	461a      	mov	r2, r3
 800a5ca:	4b06      	ldr	r3, [pc, #24]	@ (800a5e4 <HAL_IncTick+0x24>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	4413      	add	r3, r2
 800a5d0:	4a04      	ldr	r2, [pc, #16]	@ (800a5e4 <HAL_IncTick+0x24>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a5d2:	6013      	str	r3, [r2, #0]
}
 800a5d4:	bf00      	nop
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5dc:	4770      	bx	lr
 800a5de:	bf00      	nop
 800a5e0:	20000008 	.word	0x20000008
 800a5e4:	200006e4 	.word	0x200006e4

0800a5e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a5e8:	b480      	push	{r7}
 800a5ea:	af00      	add	r7, sp, #0
  return uwTick;
<<<<<<< HEAD
 800a5ec:	4b03      	ldr	r3, [pc, #12]	; (800a5fc <HAL_GetTick+0x14>)
=======
 800a5ec:	4b03      	ldr	r3, [pc, #12]	@ (800a5fc <HAL_GetTick+0x14>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a5ee:	681b      	ldr	r3, [r3, #0]
}
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f8:	4770      	bx	lr
 800a5fa:	bf00      	nop
 800a5fc:	200006e4 	.word	0x200006e4

0800a600 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b084      	sub	sp, #16
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800a608:	f7ff ffee 	bl	800a5e8 <HAL_GetTick>
 800a60c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a618:	d005      	beq.n	800a626 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
<<<<<<< HEAD
 800a61a:	4b0a      	ldr	r3, [pc, #40]	; (800a644 <HAL_Delay+0x44>)
=======
 800a61a:	4b0a      	ldr	r3, [pc, #40]	@ (800a644 <HAL_Delay+0x44>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a61c:	781b      	ldrb	r3, [r3, #0]
 800a61e:	461a      	mov	r2, r3
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	4413      	add	r3, r2
 800a624:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800a626:	bf00      	nop
 800a628:	f7ff ffde 	bl	800a5e8 <HAL_GetTick>
 800a62c:	4602      	mov	r2, r0
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	1ad3      	subs	r3, r2, r3
 800a632:	68fa      	ldr	r2, [r7, #12]
 800a634:	429a      	cmp	r2, r3
 800a636:	d8f7      	bhi.n	800a628 <HAL_Delay+0x28>
  {
  }
}
 800a638:	bf00      	nop
 800a63a:	bf00      	nop
 800a63c:	3710      	adds	r7, #16
 800a63e:	46bd      	mov	sp, r7
 800a640:	bd80      	pop	{r7, pc}
 800a642:	bf00      	nop
 800a644:	20000008 	.word	0x20000008

0800a648 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b084      	sub	sp, #16
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a650:	2300      	movs	r3, #0
 800a652:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d101      	bne.n	800a65e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800a65a:	2301      	movs	r3, #1
 800a65c:	e033      	b.n	800a6c6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800a65e:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800a660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800a660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a662:	2b00      	cmp	r3, #0
 800a664:	d109      	bne.n	800a67a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800a666:	6878      	ldr	r0, [r7, #4]
<<<<<<< HEAD
 800a668:	f7fe fdec 	bl	8009244 <HAL_ADC_MspInit>
=======
 800a668:	f7fe fde6 	bl	8009238 <HAL_ADC_MspInit>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2200      	movs	r2, #0
<<<<<<< HEAD
 800a670:	645a      	str	r2, [r3, #68]	; 0x44
=======
 800a670:	645a      	str	r2, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	2200      	movs	r2, #0
<<<<<<< HEAD
 800a676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800a676:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800a67a:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800a67c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800a67c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a67e:	f003 0310 	and.w	r3, r3, #16
 800a682:	2b00      	cmp	r3, #0
 800a684:	d118      	bne.n	800a6b8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a686:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800a688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a68a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800a68e:	f023 0302 	bic.w	r3, r3, #2
 800a692:	f043 0202 	orr.w	r2, r3, #2
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	641a      	str	r2, [r3, #64]	; 0x40
=======
 800a688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a68a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800a68e:	f023 0302 	bic.w	r3, r3, #2
 800a692:	f043 0202 	orr.w	r2, r3, #2
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	641a      	str	r2, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800a69a:	6878      	ldr	r0, [r7, #4]
 800a69c:	f000 fa4e 	bl	800ab3c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	2200      	movs	r2, #0
<<<<<<< HEAD
 800a6a4:	645a      	str	r2, [r3, #68]	; 0x44
=======
 800a6a4:	645a      	str	r2, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a6a6:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800a6a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6aa:	f023 0303 	bic.w	r3, r3, #3
 800a6ae:	f043 0201 	orr.w	r2, r3, #1
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	641a      	str	r2, [r3, #64]	; 0x40
=======
 800a6a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6aa:	f023 0303 	bic.w	r3, r3, #3
 800a6ae:	f043 0201 	orr.w	r2, r3, #1
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	641a      	str	r2, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a6b6:	e001      	b.n	800a6bc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800a6b8:	2301      	movs	r3, #1
 800a6ba:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2200      	movs	r2, #0
<<<<<<< HEAD
 800a6c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800a6c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Return function status */
  return tmp_hal_status;
 800a6c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6c6:	4618      	mov	r0, r3
 800a6c8:	3710      	adds	r7, #16
 800a6ca:	46bd      	mov	sp, r7
 800a6cc:	bd80      	pop	{r7, pc}
	...

0800a6d0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b086      	sub	sp, #24
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	60f8      	str	r0, [r7, #12]
 800a6d8:	60b9      	str	r1, [r7, #8]
 800a6da:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800a6dc:	2300      	movs	r3, #0
 800a6de:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800a6e0:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800a6e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
=======
 800a6e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a6e6:	2b01      	cmp	r3, #1
 800a6e8:	d101      	bne.n	800a6ee <HAL_ADC_Start_DMA+0x1e>
 800a6ea:	2302      	movs	r3, #2
 800a6ec:	e0ce      	b.n	800a88c <HAL_ADC_Start_DMA+0x1bc>
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	2201      	movs	r2, #1
<<<<<<< HEAD
 800a6f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800a6f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	689b      	ldr	r3, [r3, #8]
 800a6fc:	f003 0301 	and.w	r3, r3, #1
 800a700:	2b01      	cmp	r3, #1
 800a702:	d018      	beq.n	800a736 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	689a      	ldr	r2, [r3, #8]
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	f042 0201 	orr.w	r2, r2, #1
 800a712:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
<<<<<<< HEAD
 800a714:	4b5f      	ldr	r3, [pc, #380]	; (800a894 <HAL_ADC_Start_DMA+0x1c4>)
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	4a5f      	ldr	r2, [pc, #380]	; (800a898 <HAL_ADC_Start_DMA+0x1c8>)
=======
 800a714:	4b5f      	ldr	r3, [pc, #380]	@ (800a894 <HAL_ADC_Start_DMA+0x1c4>)
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	4a5f      	ldr	r2, [pc, #380]	@ (800a898 <HAL_ADC_Start_DMA+0x1c8>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a71a:	fba2 2303 	umull	r2, r3, r2, r3
 800a71e:	0c9a      	lsrs	r2, r3, #18
 800a720:	4613      	mov	r3, r2
 800a722:	005b      	lsls	r3, r3, #1
 800a724:	4413      	add	r3, r2
 800a726:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800a728:	e002      	b.n	800a730 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800a72a:	693b      	ldr	r3, [r7, #16]
 800a72c:	3b01      	subs	r3, #1
 800a72e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800a730:	693b      	ldr	r3, [r7, #16]
 800a732:	2b00      	cmp	r3, #0
 800a734:	d1f9      	bne.n	800a72a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	689b      	ldr	r3, [r3, #8]
<<<<<<< HEAD
 800a73c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a740:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
=======
 800a73c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a740:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a744:	d107      	bne.n	800a756 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	689a      	ldr	r2, [r3, #8]
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800a750:	f422 7280 	bic.w	r2, r2, #256	; 0x100
=======
 800a750:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a754:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	689b      	ldr	r3, [r3, #8]
 800a75c:	f003 0301 	and.w	r3, r3, #1
 800a760:	2b01      	cmp	r3, #1
 800a762:	f040 8086 	bne.w	800a872 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800a766:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800a768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a76a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800a76e:	f023 0301 	bic.w	r3, r3, #1
 800a772:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	641a      	str	r2, [r3, #64]	; 0x40
=======
 800a768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a76a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800a76e:	f023 0301 	bic.w	r3, r3, #1
 800a772:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	641a      	str	r2, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800a780:	f403 6380 	and.w	r3, r3, #1024	; 0x400
=======
 800a780:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a784:	2b00      	cmp	r3, #0
 800a786:	d007      	beq.n	800a798 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800a788:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800a78a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a78c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800a790:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	641a      	str	r2, [r3, #64]	; 0x40
=======
 800a78a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a78c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800a790:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	641a      	str	r2, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800a798:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800a79a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a79c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a7a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
=======
 800a79a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a79c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a7a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a7a4:	d106      	bne.n	800a7b4 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800a7a6:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800a7a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7aa:	f023 0206 	bic.w	r2, r3, #6
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	645a      	str	r2, [r3, #68]	; 0x44
=======
 800a7a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7aa:	f023 0206 	bic.w	r2, r3, #6
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	645a      	str	r2, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a7b2:	e002      	b.n	800a7ba <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	2200      	movs	r2, #0
<<<<<<< HEAD
 800a7b8:	645a      	str	r2, [r3, #68]	; 0x44
=======
 800a7b8:	645a      	str	r2, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	2200      	movs	r2, #0
<<<<<<< HEAD
 800a7be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800a7be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
<<<<<<< HEAD
 800a7c2:	4b36      	ldr	r3, [pc, #216]	; (800a89c <HAL_ADC_Start_DMA+0x1cc>)
=======
 800a7c2:	4b36      	ldr	r3, [pc, #216]	@ (800a89c <HAL_ADC_Start_DMA+0x1cc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a7c4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800a7c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7ca:	4a35      	ldr	r2, [pc, #212]	; (800a8a0 <HAL_ADC_Start_DMA+0x1d0>)
 800a7cc:	63da      	str	r2, [r3, #60]	; 0x3c
=======
 800a7c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7ca:	4a35      	ldr	r2, [pc, #212]	@ (800a8a0 <HAL_ADC_Start_DMA+0x1d0>)
 800a7cc:	63da      	str	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800a7ce:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800a7d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7d2:	4a34      	ldr	r2, [pc, #208]	; (800a8a4 <HAL_ADC_Start_DMA+0x1d4>)
 800a7d4:	641a      	str	r2, [r3, #64]	; 0x40
=======
 800a7d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7d2:	4a34      	ldr	r2, [pc, #208]	@ (800a8a4 <HAL_ADC_Start_DMA+0x1d4>)
 800a7d4:	641a      	str	r2, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800a7d6:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800a7d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7da:	4a33      	ldr	r2, [pc, #204]	; (800a8a8 <HAL_ADC_Start_DMA+0x1d8>)
 800a7dc:	64da      	str	r2, [r3, #76]	; 0x4c
=======
 800a7d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7da:	4a33      	ldr	r2, [pc, #204]	@ (800a8a8 <HAL_ADC_Start_DMA+0x1d8>)
 800a7dc:	64da      	str	r2, [r3, #76]	@ 0x4c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800a7e2:	f06f 0222 	mvn.w	r2, #34	; 0x22
=======
 800a7e2:	f06f 0222 	mvn.w	r2, #34	@ 0x22
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a7e6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	685a      	ldr	r2, [r3, #4]
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800a7f2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
=======
 800a7f2:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a7f6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	689a      	ldr	r2, [r3, #8]
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800a802:	f442 7280 	orr.w	r2, r2, #256	; 0x100
=======
 800a802:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a806:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800a808:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800a80a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	334c      	adds	r3, #76	; 0x4c
=======
 800a80a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	334c      	adds	r3, #76	@ 0x4c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a812:	4619      	mov	r1, r3
 800a814:	68ba      	ldr	r2, [r7, #8]
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	f000 fcce 	bl	800b1b8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800a81c:	697b      	ldr	r3, [r7, #20]
 800a81e:	685b      	ldr	r3, [r3, #4]
 800a820:	f003 031f 	and.w	r3, r3, #31
 800a824:	2b00      	cmp	r3, #0
 800a826:	d10f      	bne.n	800a848 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	689b      	ldr	r3, [r3, #8]
<<<<<<< HEAD
 800a82e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
=======
 800a82e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a832:	2b00      	cmp	r3, #0
 800a834:	d129      	bne.n	800a88a <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	689a      	ldr	r2, [r3, #8]
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800a840:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
=======
 800a840:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a844:	609a      	str	r2, [r3, #8]
 800a846:	e020      	b.n	800a88a <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800a84c:	4a17      	ldr	r2, [pc, #92]	; (800a8ac <HAL_ADC_Start_DMA+0x1dc>)
=======
 800a84c:	4a17      	ldr	r2, [pc, #92]	@ (800a8ac <HAL_ADC_Start_DMA+0x1dc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a84e:	4293      	cmp	r3, r2
 800a850:	d11b      	bne.n	800a88a <HAL_ADC_Start_DMA+0x1ba>
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	689b      	ldr	r3, [r3, #8]
<<<<<<< HEAD
 800a858:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
=======
 800a858:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d114      	bne.n	800a88a <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	689a      	ldr	r2, [r3, #8]
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800a86a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
=======
 800a86a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a86e:	609a      	str	r2, [r3, #8]
 800a870:	e00b      	b.n	800a88a <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a872:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800a874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a876:	f043 0210 	orr.w	r2, r3, #16
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	641a      	str	r2, [r3, #64]	; 0x40
=======
 800a874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a876:	f043 0210 	orr.w	r2, r3, #16
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	641a      	str	r2, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a87e:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800a880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a882:	f043 0201 	orr.w	r2, r3, #1
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	645a      	str	r2, [r3, #68]	; 0x44
=======
 800a880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a882:	f043 0201 	orr.w	r2, r3, #1
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	645a      	str	r2, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  
  /* Return function status */
  return HAL_OK;
 800a88a:	2300      	movs	r3, #0
}
 800a88c:	4618      	mov	r0, r3
 800a88e:	3718      	adds	r7, #24
 800a890:	46bd      	mov	sp, r7
 800a892:	bd80      	pop	{r7, pc}
 800a894:	20000000 	.word	0x20000000
 800a898:	431bde83 	.word	0x431bde83
 800a89c:	40012300 	.word	0x40012300
 800a8a0:	0800ad35 	.word	0x0800ad35
 800a8a4:	0800adef 	.word	0x0800adef
 800a8a8:	0800ae0b 	.word	0x0800ae0b
 800a8ac:	40012000 	.word	0x40012000

0800a8b0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800a8b0:	b480      	push	{r7}
 800a8b2:	b083      	sub	sp, #12
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800a8b8:	bf00      	nop
 800a8ba:	370c      	adds	r7, #12
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c2:	4770      	bx	lr

0800a8c4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800a8c4:	b480      	push	{r7}
 800a8c6:	b083      	sub	sp, #12
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800a8cc:	bf00      	nop
 800a8ce:	370c      	adds	r7, #12
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d6:	4770      	bx	lr

0800a8d8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800a8d8:	b480      	push	{r7}
 800a8da:	b085      	sub	sp, #20
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
 800a8e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800a8e6:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800a8e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
=======
 800a8e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a8ec:	2b01      	cmp	r3, #1
 800a8ee:	d101      	bne.n	800a8f4 <HAL_ADC_ConfigChannel+0x1c>
 800a8f0:	2302      	movs	r3, #2
 800a8f2:	e113      	b.n	800ab1c <HAL_ADC_ConfigChannel+0x244>
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	2201      	movs	r2, #1
<<<<<<< HEAD
 800a8f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800a8f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800a8fc:	683b      	ldr	r3, [r7, #0]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	2b09      	cmp	r3, #9
 800a902:	d925      	bls.n	800a950 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	68d9      	ldr	r1, [r3, #12]
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	b29b      	uxth	r3, r3
 800a910:	461a      	mov	r2, r3
 800a912:	4613      	mov	r3, r2
 800a914:	005b      	lsls	r3, r3, #1
 800a916:	4413      	add	r3, r2
 800a918:	3b1e      	subs	r3, #30
 800a91a:	2207      	movs	r2, #7
 800a91c:	fa02 f303 	lsl.w	r3, r2, r3
 800a920:	43da      	mvns	r2, r3
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	400a      	ands	r2, r1
 800a928:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	68d9      	ldr	r1, [r3, #12]
 800a930:	683b      	ldr	r3, [r7, #0]
 800a932:	689a      	ldr	r2, [r3, #8]
 800a934:	683b      	ldr	r3, [r7, #0]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	b29b      	uxth	r3, r3
 800a93a:	4618      	mov	r0, r3
 800a93c:	4603      	mov	r3, r0
 800a93e:	005b      	lsls	r3, r3, #1
 800a940:	4403      	add	r3, r0
 800a942:	3b1e      	subs	r3, #30
 800a944:	409a      	lsls	r2, r3
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	430a      	orrs	r2, r1
 800a94c:	60da      	str	r2, [r3, #12]
 800a94e:	e022      	b.n	800a996 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	6919      	ldr	r1, [r3, #16]
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	b29b      	uxth	r3, r3
 800a95c:	461a      	mov	r2, r3
 800a95e:	4613      	mov	r3, r2
 800a960:	005b      	lsls	r3, r3, #1
 800a962:	4413      	add	r3, r2
 800a964:	2207      	movs	r2, #7
 800a966:	fa02 f303 	lsl.w	r3, r2, r3
 800a96a:	43da      	mvns	r2, r3
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	400a      	ands	r2, r1
 800a972:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	6919      	ldr	r1, [r3, #16]
 800a97a:	683b      	ldr	r3, [r7, #0]
 800a97c:	689a      	ldr	r2, [r3, #8]
 800a97e:	683b      	ldr	r3, [r7, #0]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	b29b      	uxth	r3, r3
 800a984:	4618      	mov	r0, r3
 800a986:	4603      	mov	r3, r0
 800a988:	005b      	lsls	r3, r3, #1
 800a98a:	4403      	add	r3, r0
 800a98c:	409a      	lsls	r2, r3
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	430a      	orrs	r2, r1
 800a994:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	685b      	ldr	r3, [r3, #4]
 800a99a:	2b06      	cmp	r3, #6
 800a99c:	d824      	bhi.n	800a9e8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800a9a2:	6b59      	ldr	r1, [r3, #52]	; 0x34
=======
 800a9a2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	685a      	ldr	r2, [r3, #4]
 800a9a8:	4613      	mov	r3, r2
 800a9aa:	009b      	lsls	r3, r3, #2
 800a9ac:	4413      	add	r3, r2
 800a9ae:	3b05      	subs	r3, #5
 800a9b0:	221f      	movs	r2, #31
 800a9b2:	fa02 f303 	lsl.w	r3, r2, r3
 800a9b6:	43da      	mvns	r2, r3
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	400a      	ands	r2, r1
<<<<<<< HEAD
 800a9be:	635a      	str	r2, [r3, #52]	; 0x34
=======
 800a9be:	635a      	str	r2, [r3, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800a9c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
=======
 800a9c4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a9c6:	683b      	ldr	r3, [r7, #0]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	b29b      	uxth	r3, r3
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	683b      	ldr	r3, [r7, #0]
 800a9d0:	685a      	ldr	r2, [r3, #4]
 800a9d2:	4613      	mov	r3, r2
 800a9d4:	009b      	lsls	r3, r3, #2
 800a9d6:	4413      	add	r3, r2
 800a9d8:	3b05      	subs	r3, #5
 800a9da:	fa00 f203 	lsl.w	r2, r0, r3
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	430a      	orrs	r2, r1
<<<<<<< HEAD
 800a9e4:	635a      	str	r2, [r3, #52]	; 0x34
=======
 800a9e4:	635a      	str	r2, [r3, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a9e6:	e04c      	b.n	800aa82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800a9e8:	683b      	ldr	r3, [r7, #0]
 800a9ea:	685b      	ldr	r3, [r3, #4]
 800a9ec:	2b0c      	cmp	r3, #12
 800a9ee:	d824      	bhi.n	800aa3a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800a9f4:	6b19      	ldr	r1, [r3, #48]	; 0x30
=======
 800a9f4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800a9f6:	683b      	ldr	r3, [r7, #0]
 800a9f8:	685a      	ldr	r2, [r3, #4]
 800a9fa:	4613      	mov	r3, r2
 800a9fc:	009b      	lsls	r3, r3, #2
 800a9fe:	4413      	add	r3, r2
<<<<<<< HEAD
 800aa00:	3b23      	subs	r3, #35	; 0x23
=======
 800aa00:	3b23      	subs	r3, #35	@ 0x23
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800aa02:	221f      	movs	r2, #31
 800aa04:	fa02 f303 	lsl.w	r3, r2, r3
 800aa08:	43da      	mvns	r2, r3
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	400a      	ands	r2, r1
<<<<<<< HEAD
 800aa10:	631a      	str	r2, [r3, #48]	; 0x30
=======
 800aa10:	631a      	str	r2, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800aa16:	6b19      	ldr	r1, [r3, #48]	; 0x30
=======
 800aa16:	6b19      	ldr	r1, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	b29b      	uxth	r3, r3
 800aa1e:	4618      	mov	r0, r3
 800aa20:	683b      	ldr	r3, [r7, #0]
 800aa22:	685a      	ldr	r2, [r3, #4]
 800aa24:	4613      	mov	r3, r2
 800aa26:	009b      	lsls	r3, r3, #2
 800aa28:	4413      	add	r3, r2
<<<<<<< HEAD
 800aa2a:	3b23      	subs	r3, #35	; 0x23
=======
 800aa2a:	3b23      	subs	r3, #35	@ 0x23
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800aa2c:	fa00 f203 	lsl.w	r2, r0, r3
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	430a      	orrs	r2, r1
<<<<<<< HEAD
 800aa36:	631a      	str	r2, [r3, #48]	; 0x30
=======
 800aa36:	631a      	str	r2, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800aa38:	e023      	b.n	800aa82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800aa3e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
=======
 800aa3e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	685a      	ldr	r2, [r3, #4]
 800aa44:	4613      	mov	r3, r2
 800aa46:	009b      	lsls	r3, r3, #2
 800aa48:	4413      	add	r3, r2
<<<<<<< HEAD
 800aa4a:	3b41      	subs	r3, #65	; 0x41
=======
 800aa4a:	3b41      	subs	r3, #65	@ 0x41
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800aa4c:	221f      	movs	r2, #31
 800aa4e:	fa02 f303 	lsl.w	r3, r2, r3
 800aa52:	43da      	mvns	r2, r3
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	400a      	ands	r2, r1
<<<<<<< HEAD
 800aa5a:	62da      	str	r2, [r3, #44]	; 0x2c
=======
 800aa5a:	62da      	str	r2, [r3, #44]	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800aa60:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
=======
 800aa60:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800aa62:	683b      	ldr	r3, [r7, #0]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	b29b      	uxth	r3, r3
 800aa68:	4618      	mov	r0, r3
 800aa6a:	683b      	ldr	r3, [r7, #0]
 800aa6c:	685a      	ldr	r2, [r3, #4]
 800aa6e:	4613      	mov	r3, r2
 800aa70:	009b      	lsls	r3, r3, #2
 800aa72:	4413      	add	r3, r2
<<<<<<< HEAD
 800aa74:	3b41      	subs	r3, #65	; 0x41
=======
 800aa74:	3b41      	subs	r3, #65	@ 0x41
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800aa76:	fa00 f203 	lsl.w	r2, r0, r3
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	430a      	orrs	r2, r1
<<<<<<< HEAD
 800aa80:	62da      	str	r2, [r3, #44]	; 0x2c
=======
 800aa80:	62da      	str	r2, [r3, #44]	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
<<<<<<< HEAD
 800aa82:	4b29      	ldr	r3, [pc, #164]	; (800ab28 <HAL_ADC_ConfigChannel+0x250>)
=======
 800aa82:	4b29      	ldr	r3, [pc, #164]	@ (800ab28 <HAL_ADC_ConfigChannel+0x250>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800aa84:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800aa8a:	4a28      	ldr	r2, [pc, #160]	; (800ab2c <HAL_ADC_ConfigChannel+0x254>)
=======
 800aa8a:	4a28      	ldr	r2, [pc, #160]	@ (800ab2c <HAL_ADC_ConfigChannel+0x254>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800aa8c:	4293      	cmp	r3, r2
 800aa8e:	d10f      	bne.n	800aab0 <HAL_ADC_ConfigChannel+0x1d8>
 800aa90:	683b      	ldr	r3, [r7, #0]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	2b12      	cmp	r3, #18
 800aa96:	d10b      	bne.n	800aab0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800aa9c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
=======
 800aa9c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800aaa8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
=======
 800aaa8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800aab4:	4a1d      	ldr	r2, [pc, #116]	; (800ab2c <HAL_ADC_ConfigChannel+0x254>)
=======
 800aab4:	4a1d      	ldr	r2, [pc, #116]	@ (800ab2c <HAL_ADC_ConfigChannel+0x254>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800aab6:	4293      	cmp	r3, r2
 800aab8:	d12b      	bne.n	800ab12 <HAL_ADC_ConfigChannel+0x23a>
 800aaba:	683b      	ldr	r3, [r7, #0]
 800aabc:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800aabe:	4a1c      	ldr	r2, [pc, #112]	; (800ab30 <HAL_ADC_ConfigChannel+0x258>)
=======
 800aabe:	4a1c      	ldr	r2, [pc, #112]	@ (800ab30 <HAL_ADC_ConfigChannel+0x258>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800aac0:	4293      	cmp	r3, r2
 800aac2:	d003      	beq.n	800aacc <HAL_ADC_ConfigChannel+0x1f4>
 800aac4:	683b      	ldr	r3, [r7, #0]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	2b11      	cmp	r3, #17
 800aaca:	d122      	bne.n	800ab12 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800aad0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
=======
 800aad0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800aadc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
=======
 800aadc:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800aae8:	4a11      	ldr	r2, [pc, #68]	; (800ab30 <HAL_ADC_ConfigChannel+0x258>)
=======
 800aae8:	4a11      	ldr	r2, [pc, #68]	@ (800ab30 <HAL_ADC_ConfigChannel+0x258>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800aaea:	4293      	cmp	r3, r2
 800aaec:	d111      	bne.n	800ab12 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
<<<<<<< HEAD
 800aaee:	4b11      	ldr	r3, [pc, #68]	; (800ab34 <HAL_ADC_ConfigChannel+0x25c>)
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	4a11      	ldr	r2, [pc, #68]	; (800ab38 <HAL_ADC_ConfigChannel+0x260>)
=======
 800aaee:	4b11      	ldr	r3, [pc, #68]	@ (800ab34 <HAL_ADC_ConfigChannel+0x25c>)
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	4a11      	ldr	r2, [pc, #68]	@ (800ab38 <HAL_ADC_ConfigChannel+0x260>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800aaf4:	fba2 2303 	umull	r2, r3, r2, r3
 800aaf8:	0c9a      	lsrs	r2, r3, #18
 800aafa:	4613      	mov	r3, r2
 800aafc:	009b      	lsls	r3, r3, #2
 800aafe:	4413      	add	r3, r2
 800ab00:	005b      	lsls	r3, r3, #1
 800ab02:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800ab04:	e002      	b.n	800ab0c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800ab06:	68bb      	ldr	r3, [r7, #8]
 800ab08:	3b01      	subs	r3, #1
 800ab0a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800ab0c:	68bb      	ldr	r3, [r7, #8]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d1f9      	bne.n	800ab06 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2200      	movs	r2, #0
<<<<<<< HEAD
 800ab16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800ab16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  
  /* Return function status */
  return HAL_OK;
 800ab1a:	2300      	movs	r3, #0
}
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	3714      	adds	r7, #20
 800ab20:	46bd      	mov	sp, r7
 800ab22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab26:	4770      	bx	lr
 800ab28:	40012300 	.word	0x40012300
 800ab2c:	40012000 	.word	0x40012000
 800ab30:	10000012 	.word	0x10000012
 800ab34:	20000000 	.word	0x20000000
 800ab38:	431bde83 	.word	0x431bde83

0800ab3c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800ab3c:	b480      	push	{r7}
 800ab3e:	b085      	sub	sp, #20
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
<<<<<<< HEAD
 800ab44:	4b79      	ldr	r3, [pc, #484]	; (800ad2c <ADC_Init+0x1f0>)
=======
 800ab44:	4b79      	ldr	r3, [pc, #484]	@ (800ad2c <ADC_Init+0x1f0>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ab46:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800ab4c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
=======
 800ab4c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	685a      	ldr	r2, [r3, #4]
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	685b      	ldr	r3, [r3, #4]
 800ab5c:	431a      	orrs	r2, r3
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	685a      	ldr	r2, [r3, #4]
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800ab6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
=======
 800ab6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ab70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	6859      	ldr	r1, [r3, #4]
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	691b      	ldr	r3, [r3, #16]
 800ab7c:	021a      	lsls	r2, r3, #8
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	430a      	orrs	r2, r1
 800ab84:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	685a      	ldr	r2, [r3, #4]
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800ab90:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
=======
 800ab90:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ab94:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	6859      	ldr	r1, [r3, #4]
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	689a      	ldr	r2, [r3, #8]
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	430a      	orrs	r2, r1
 800aba6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	689a      	ldr	r2, [r3, #8]
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800abb2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
=======
 800abb2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800abb6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	6899      	ldr	r1, [r3, #8]
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	68da      	ldr	r2, [r3, #12]
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	430a      	orrs	r2, r1
 800abc8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800abca:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800abcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abce:	4a58      	ldr	r2, [pc, #352]	; (800ad30 <ADC_Init+0x1f4>)
=======
 800abcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abce:	4a58      	ldr	r2, [pc, #352]	@ (800ad30 <ADC_Init+0x1f4>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800abd0:	4293      	cmp	r3, r2
 800abd2:	d022      	beq.n	800ac1a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	689a      	ldr	r2, [r3, #8]
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800abde:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
=======
 800abde:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800abe2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	6899      	ldr	r1, [r3, #8]
 800abea:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800abec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
=======
 800abec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	430a      	orrs	r2, r1
 800abf4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	689a      	ldr	r2, [r3, #8]
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800ac00:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
=======
 800ac00:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ac04:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	6899      	ldr	r1, [r3, #8]
 800ac0c:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ac0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
=======
 800ac0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	430a      	orrs	r2, r1
 800ac16:	609a      	str	r2, [r3, #8]
 800ac18:	e00f      	b.n	800ac3a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	689a      	ldr	r2, [r3, #8]
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800ac24:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
=======
 800ac24:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ac28:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	689a      	ldr	r2, [r3, #8]
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800ac34:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
=======
 800ac34:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ac38:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	689a      	ldr	r2, [r3, #8]
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	f022 0202 	bic.w	r2, r2, #2
 800ac48:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	6899      	ldr	r1, [r3, #8]
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	7e1b      	ldrb	r3, [r3, #24]
 800ac54:	005a      	lsls	r2, r3, #1
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	430a      	orrs	r2, r1
 800ac5c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d01b      	beq.n	800aca0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	685a      	ldr	r2, [r3, #4]
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800ac72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
=======
 800ac72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ac76:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	685a      	ldr	r2, [r3, #4]
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800ac82:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
=======
 800ac82:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ac86:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	6859      	ldr	r1, [r3, #4]
 800ac8e:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ac90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
=======
 800ac90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ac92:	3b01      	subs	r3, #1
 800ac94:	035a      	lsls	r2, r3, #13
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	430a      	orrs	r2, r1
 800ac9c:	605a      	str	r2, [r3, #4]
 800ac9e:	e007      	b.n	800acb0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	685a      	ldr	r2, [r3, #4]
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800acaa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
=======
 800acaa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800acae:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800acb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800acbe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
=======
 800acb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800acbe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	69db      	ldr	r3, [r3, #28]
 800acca:	3b01      	subs	r3, #1
 800accc:	051a      	lsls	r2, r3, #20
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	430a      	orrs	r2, r1
<<<<<<< HEAD
 800acd4:	62da      	str	r2, [r3, #44]	; 0x2c
=======
 800acd4:	62da      	str	r2, [r3, #44]	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	689a      	ldr	r2, [r3, #8]
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800ace0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
=======
 800ace0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ace4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	6899      	ldr	r1, [r3, #8]
 800acec:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800acee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
=======
 800acee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800acf2:	025a      	lsls	r2, r3, #9
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	430a      	orrs	r2, r1
 800acfa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	689a      	ldr	r2, [r3, #8]
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800ad06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
=======
 800ad06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ad0a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	6899      	ldr	r1, [r3, #8]
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	695b      	ldr	r3, [r3, #20]
 800ad16:	029a      	lsls	r2, r3, #10
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	430a      	orrs	r2, r1
 800ad1e:	609a      	str	r2, [r3, #8]
}
 800ad20:	bf00      	nop
 800ad22:	3714      	adds	r7, #20
 800ad24:	46bd      	mov	sp, r7
 800ad26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2a:	4770      	bx	lr
 800ad2c:	40012300 	.word	0x40012300
 800ad30:	0f000001 	.word	0x0f000001

0800ad34 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b084      	sub	sp, #16
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800ad3c:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ad3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
=======
 800ad3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ad40:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800ad42:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800ad44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad46:	f003 0350 	and.w	r3, r3, #80	; 0x50
=======
 800ad44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad46:	f003 0350 	and.w	r3, r3, #80	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d13c      	bne.n	800adc8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800ad4e:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800ad50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad52:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	641a      	str	r2, [r3, #64]	; 0x40
=======
 800ad50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad52:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	641a      	str	r2, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	689b      	ldr	r3, [r3, #8]
<<<<<<< HEAD
 800ad60:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
=======
 800ad60:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d12b      	bne.n	800adc0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d127      	bne.n	800adc0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800ad74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad76:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
=======
 800ad74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad76:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d006      	beq.n	800ad8c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	689b      	ldr	r3, [r3, #8]
<<<<<<< HEAD
 800ad84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
=======
 800ad84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d119      	bne.n	800adc0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	685a      	ldr	r2, [r3, #4]
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	f022 0220 	bic.w	r2, r2, #32
 800ad9a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800ad9c:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800ad9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ada0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
=======
 800ad9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ada0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d105      	bne.n	800adc0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800adb4:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800adb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adb8:	f043 0201 	orr.w	r2, r3, #1
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	641a      	str	r2, [r3, #64]	; 0x40
=======
 800adb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adb8:	f043 0201 	orr.w	r2, r3, #1
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	641a      	str	r2, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800adc0:	68f8      	ldr	r0, [r7, #12]
 800adc2:	f005 fe8f 	bl	8010ae4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800adc6:	e00e      	b.n	800ade6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800adc8:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800adca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800adca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800adcc:	f003 0310 	and.w	r3, r3, #16
 800add0:	2b00      	cmp	r3, #0
 800add2:	d003      	beq.n	800addc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800add4:	68f8      	ldr	r0, [r7, #12]
 800add6:	f7ff fd75 	bl	800a8c4 <HAL_ADC_ErrorCallback>
}
 800adda:	e004      	b.n	800ade6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800addc:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800adde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ade0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
=======
 800adde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ade0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	4798      	blx	r3
}
 800ade6:	bf00      	nop
 800ade8:	3710      	adds	r7, #16
 800adea:	46bd      	mov	sp, r7
 800adec:	bd80      	pop	{r7, pc}

0800adee <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800adee:	b580      	push	{r7, lr}
 800adf0:	b084      	sub	sp, #16
 800adf2:	af00      	add	r7, sp, #0
 800adf4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800adf6:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800adf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
=======
 800adf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800adfa:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800adfc:	68f8      	ldr	r0, [r7, #12]
 800adfe:	f7ff fd57 	bl	800a8b0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800ae02:	bf00      	nop
 800ae04:	3710      	adds	r7, #16
 800ae06:	46bd      	mov	sp, r7
 800ae08:	bd80      	pop	{r7, pc}

0800ae0a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800ae0a:	b580      	push	{r7, lr}
 800ae0c:	b084      	sub	sp, #16
 800ae0e:	af00      	add	r7, sp, #0
 800ae10:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800ae12:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ae14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae16:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	2240      	movs	r2, #64	; 0x40
 800ae1c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae22:	f043 0204 	orr.w	r2, r3, #4
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	645a      	str	r2, [r3, #68]	; 0x44
=======
 800ae14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae16:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	2240      	movs	r2, #64	@ 0x40
 800ae1c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae22:	f043 0204 	orr.w	r2, r3, #4
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	645a      	str	r2, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800ae2a:	68f8      	ldr	r0, [r7, #12]
 800ae2c:	f7ff fd4a 	bl	800a8c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800ae30:	bf00      	nop
 800ae32:	3710      	adds	r7, #16
 800ae34:	46bd      	mov	sp, r7
 800ae36:	bd80      	pop	{r7, pc}

0800ae38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800ae38:	b480      	push	{r7}
 800ae3a:	b085      	sub	sp, #20
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f003 0307 	and.w	r3, r3, #7
 800ae46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
<<<<<<< HEAD
 800ae48:	4b0c      	ldr	r3, [pc, #48]	; (800ae7c <__NVIC_SetPriorityGrouping+0x44>)
=======
 800ae48:	4b0c      	ldr	r3, [pc, #48]	@ (800ae7c <__NVIC_SetPriorityGrouping+0x44>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ae4a:	68db      	ldr	r3, [r3, #12]
 800ae4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800ae4e:	68ba      	ldr	r2, [r7, #8]
<<<<<<< HEAD
 800ae50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
=======
 800ae50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ae54:	4013      	ands	r3, r2
 800ae56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800ae5c:	68bb      	ldr	r3, [r7, #8]
 800ae5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
<<<<<<< HEAD
 800ae60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800ae64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ae68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800ae6a:	4a04      	ldr	r2, [pc, #16]	; (800ae7c <__NVIC_SetPriorityGrouping+0x44>)
=======
 800ae60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800ae64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ae68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800ae6a:	4a04      	ldr	r2, [pc, #16]	@ (800ae7c <__NVIC_SetPriorityGrouping+0x44>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ae6c:	68bb      	ldr	r3, [r7, #8]
 800ae6e:	60d3      	str	r3, [r2, #12]
}
 800ae70:	bf00      	nop
 800ae72:	3714      	adds	r7, #20
 800ae74:	46bd      	mov	sp, r7
 800ae76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae7a:	4770      	bx	lr
 800ae7c:	e000ed00 	.word	0xe000ed00

0800ae80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800ae80:	b480      	push	{r7}
 800ae82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
<<<<<<< HEAD
 800ae84:	4b04      	ldr	r3, [pc, #16]	; (800ae98 <__NVIC_GetPriorityGrouping+0x18>)
=======
 800ae84:	4b04      	ldr	r3, [pc, #16]	@ (800ae98 <__NVIC_GetPriorityGrouping+0x18>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ae86:	68db      	ldr	r3, [r3, #12]
 800ae88:	0a1b      	lsrs	r3, r3, #8
 800ae8a:	f003 0307 	and.w	r3, r3, #7
}
 800ae8e:	4618      	mov	r0, r3
 800ae90:	46bd      	mov	sp, r7
 800ae92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae96:	4770      	bx	lr
 800ae98:	e000ed00 	.word	0xe000ed00

0800ae9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ae9c:	b480      	push	{r7}
 800ae9e:	b083      	sub	sp, #12
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	4603      	mov	r3, r0
 800aea4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800aea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	db0b      	blt.n	800aec6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800aeae:	79fb      	ldrb	r3, [r7, #7]
 800aeb0:	f003 021f 	and.w	r2, r3, #31
<<<<<<< HEAD
 800aeb4:	4907      	ldr	r1, [pc, #28]	; (800aed4 <__NVIC_EnableIRQ+0x38>)
=======
 800aeb4:	4907      	ldr	r1, [pc, #28]	@ (800aed4 <__NVIC_EnableIRQ+0x38>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800aeb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aeba:	095b      	lsrs	r3, r3, #5
 800aebc:	2001      	movs	r0, #1
 800aebe:	fa00 f202 	lsl.w	r2, r0, r2
 800aec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800aec6:	bf00      	nop
 800aec8:	370c      	adds	r7, #12
 800aeca:	46bd      	mov	sp, r7
 800aecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed0:	4770      	bx	lr
 800aed2:	bf00      	nop
 800aed4:	e000e100 	.word	0xe000e100

0800aed8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800aed8:	b480      	push	{r7}
 800aeda:	b083      	sub	sp, #12
 800aedc:	af00      	add	r7, sp, #0
 800aede:	4603      	mov	r3, r0
 800aee0:	6039      	str	r1, [r7, #0]
 800aee2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800aee4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	db0a      	blt.n	800af02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800aeec:	683b      	ldr	r3, [r7, #0]
 800aeee:	b2da      	uxtb	r2, r3
<<<<<<< HEAD
 800aef0:	490c      	ldr	r1, [pc, #48]	; (800af24 <__NVIC_SetPriority+0x4c>)
=======
 800aef0:	490c      	ldr	r1, [pc, #48]	@ (800af24 <__NVIC_SetPriority+0x4c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800aef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aef6:	0112      	lsls	r2, r2, #4
 800aef8:	b2d2      	uxtb	r2, r2
 800aefa:	440b      	add	r3, r1
<<<<<<< HEAD
 800aefc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
=======
 800aefc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800af00:	e00a      	b.n	800af18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800af02:	683b      	ldr	r3, [r7, #0]
 800af04:	b2da      	uxtb	r2, r3
<<<<<<< HEAD
 800af06:	4908      	ldr	r1, [pc, #32]	; (800af28 <__NVIC_SetPriority+0x50>)
=======
 800af06:	4908      	ldr	r1, [pc, #32]	@ (800af28 <__NVIC_SetPriority+0x50>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800af08:	79fb      	ldrb	r3, [r7, #7]
 800af0a:	f003 030f 	and.w	r3, r3, #15
 800af0e:	3b04      	subs	r3, #4
 800af10:	0112      	lsls	r2, r2, #4
 800af12:	b2d2      	uxtb	r2, r2
 800af14:	440b      	add	r3, r1
 800af16:	761a      	strb	r2, [r3, #24]
}
 800af18:	bf00      	nop
 800af1a:	370c      	adds	r7, #12
 800af1c:	46bd      	mov	sp, r7
 800af1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af22:	4770      	bx	lr
 800af24:	e000e100 	.word	0xe000e100
 800af28:	e000ed00 	.word	0xe000ed00

0800af2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800af2c:	b480      	push	{r7}
<<<<<<< HEAD
 800af2e:	b089      	sub	sp, #36	; 0x24
=======
 800af2e:	b089      	sub	sp, #36	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800af30:	af00      	add	r7, sp, #0
 800af32:	60f8      	str	r0, [r7, #12]
 800af34:	60b9      	str	r1, [r7, #8]
 800af36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	f003 0307 	and.w	r3, r3, #7
 800af3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800af40:	69fb      	ldr	r3, [r7, #28]
 800af42:	f1c3 0307 	rsb	r3, r3, #7
 800af46:	2b04      	cmp	r3, #4
 800af48:	bf28      	it	cs
 800af4a:	2304      	movcs	r3, #4
 800af4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800af4e:	69fb      	ldr	r3, [r7, #28]
 800af50:	3304      	adds	r3, #4
 800af52:	2b06      	cmp	r3, #6
 800af54:	d902      	bls.n	800af5c <NVIC_EncodePriority+0x30>
 800af56:	69fb      	ldr	r3, [r7, #28]
 800af58:	3b03      	subs	r3, #3
 800af5a:	e000      	b.n	800af5e <NVIC_EncodePriority+0x32>
 800af5c:	2300      	movs	r3, #0
 800af5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800af60:	f04f 32ff 	mov.w	r2, #4294967295
 800af64:	69bb      	ldr	r3, [r7, #24]
 800af66:	fa02 f303 	lsl.w	r3, r2, r3
 800af6a:	43da      	mvns	r2, r3
 800af6c:	68bb      	ldr	r3, [r7, #8]
 800af6e:	401a      	ands	r2, r3
 800af70:	697b      	ldr	r3, [r7, #20]
 800af72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800af74:	f04f 31ff 	mov.w	r1, #4294967295
 800af78:	697b      	ldr	r3, [r7, #20]
 800af7a:	fa01 f303 	lsl.w	r3, r1, r3
 800af7e:	43d9      	mvns	r1, r3
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800af84:	4313      	orrs	r3, r2
         );
}
 800af86:	4618      	mov	r0, r3
<<<<<<< HEAD
 800af88:	3724      	adds	r7, #36	; 0x24
=======
 800af88:	3724      	adds	r7, #36	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800af8a:	46bd      	mov	sp, r7
 800af8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af90:	4770      	bx	lr
	...

0800af94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800af94:	b580      	push	{r7, lr}
 800af96:	b082      	sub	sp, #8
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	3b01      	subs	r3, #1
<<<<<<< HEAD
 800afa0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
=======
 800afa0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800afa4:	d301      	bcc.n	800afaa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800afa6:	2301      	movs	r3, #1
 800afa8:	e00f      	b.n	800afca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
<<<<<<< HEAD
 800afaa:	4a0a      	ldr	r2, [pc, #40]	; (800afd4 <SysTick_Config+0x40>)
=======
 800afaa:	4a0a      	ldr	r2, [pc, #40]	@ (800afd4 <SysTick_Config+0x40>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	3b01      	subs	r3, #1
 800afb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800afb2:	210f      	movs	r1, #15
 800afb4:	f04f 30ff 	mov.w	r0, #4294967295
 800afb8:	f7ff ff8e 	bl	800aed8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
<<<<<<< HEAD
 800afbc:	4b05      	ldr	r3, [pc, #20]	; (800afd4 <SysTick_Config+0x40>)
 800afbe:	2200      	movs	r2, #0
 800afc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800afc2:	4b04      	ldr	r3, [pc, #16]	; (800afd4 <SysTick_Config+0x40>)
=======
 800afbc:	4b05      	ldr	r3, [pc, #20]	@ (800afd4 <SysTick_Config+0x40>)
 800afbe:	2200      	movs	r2, #0
 800afc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800afc2:	4b04      	ldr	r3, [pc, #16]	@ (800afd4 <SysTick_Config+0x40>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800afc4:	2207      	movs	r2, #7
 800afc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800afc8:	2300      	movs	r3, #0
}
 800afca:	4618      	mov	r0, r3
 800afcc:	3708      	adds	r7, #8
 800afce:	46bd      	mov	sp, r7
 800afd0:	bd80      	pop	{r7, pc}
 800afd2:	bf00      	nop
 800afd4:	e000e010 	.word	0xe000e010

0800afd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b082      	sub	sp, #8
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800afe0:	6878      	ldr	r0, [r7, #4]
 800afe2:	f7ff ff29 	bl	800ae38 <__NVIC_SetPriorityGrouping>
}
 800afe6:	bf00      	nop
 800afe8:	3708      	adds	r7, #8
 800afea:	46bd      	mov	sp, r7
 800afec:	bd80      	pop	{r7, pc}

0800afee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800afee:	b580      	push	{r7, lr}
 800aff0:	b086      	sub	sp, #24
 800aff2:	af00      	add	r7, sp, #0
 800aff4:	4603      	mov	r3, r0
 800aff6:	60b9      	str	r1, [r7, #8]
 800aff8:	607a      	str	r2, [r7, #4]
 800affa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800affc:	2300      	movs	r3, #0
 800affe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800b000:	f7ff ff3e 	bl	800ae80 <__NVIC_GetPriorityGrouping>
 800b004:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b006:	687a      	ldr	r2, [r7, #4]
 800b008:	68b9      	ldr	r1, [r7, #8]
 800b00a:	6978      	ldr	r0, [r7, #20]
 800b00c:	f7ff ff8e 	bl	800af2c <NVIC_EncodePriority>
 800b010:	4602      	mov	r2, r0
 800b012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b016:	4611      	mov	r1, r2
 800b018:	4618      	mov	r0, r3
 800b01a:	f7ff ff5d 	bl	800aed8 <__NVIC_SetPriority>
}
 800b01e:	bf00      	nop
 800b020:	3718      	adds	r7, #24
 800b022:	46bd      	mov	sp, r7
 800b024:	bd80      	pop	{r7, pc}

0800b026 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b026:	b580      	push	{r7, lr}
 800b028:	b082      	sub	sp, #8
 800b02a:	af00      	add	r7, sp, #0
 800b02c:	4603      	mov	r3, r0
 800b02e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b030:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b034:	4618      	mov	r0, r3
 800b036:	f7ff ff31 	bl	800ae9c <__NVIC_EnableIRQ>
}
 800b03a:	bf00      	nop
 800b03c:	3708      	adds	r7, #8
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}

0800b042 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800b042:	b580      	push	{r7, lr}
 800b044:	b082      	sub	sp, #8
 800b046:	af00      	add	r7, sp, #0
 800b048:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800b04a:	6878      	ldr	r0, [r7, #4]
 800b04c:	f7ff ffa2 	bl	800af94 <SysTick_Config>
 800b050:	4603      	mov	r3, r0
}
 800b052:	4618      	mov	r0, r3
 800b054:	3708      	adds	r7, #8
 800b056:	46bd      	mov	sp, r7
 800b058:	bd80      	pop	{r7, pc}
	...

0800b05c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800b05c:	b580      	push	{r7, lr}
 800b05e:	b086      	sub	sp, #24
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800b064:	2300      	movs	r3, #0
 800b066:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800b068:	f7ff fabe 	bl	800a5e8 <HAL_GetTick>
 800b06c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d101      	bne.n	800b078 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800b074:	2301      	movs	r3, #1
 800b076:	e099      	b.n	800b1ac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	2202      	movs	r2, #2
<<<<<<< HEAD
 800b07c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
=======
 800b07c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	2200      	movs	r2, #0
<<<<<<< HEAD
 800b084:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
=======
 800b084:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	681a      	ldr	r2, [r3, #0]
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	f022 0201 	bic.w	r2, r2, #1
 800b096:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b098:	e00f      	b.n	800b0ba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800b09a:	f7ff faa5 	bl	800a5e8 <HAL_GetTick>
 800b09e:	4602      	mov	r2, r0
 800b0a0:	693b      	ldr	r3, [r7, #16]
 800b0a2:	1ad3      	subs	r3, r2, r3
 800b0a4:	2b05      	cmp	r3, #5
 800b0a6:	d908      	bls.n	800b0ba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	2220      	movs	r2, #32
<<<<<<< HEAD
 800b0ac:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800b0ac:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	2203      	movs	r2, #3
<<<<<<< HEAD
 800b0b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
=======
 800b0b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
      
      return HAL_TIMEOUT;
 800b0b6:	2303      	movs	r3, #3
 800b0b8:	e078      	b.n	800b1ac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	f003 0301 	and.w	r3, r3, #1
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d1e8      	bne.n	800b09a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800b0d0:	697a      	ldr	r2, [r7, #20]
<<<<<<< HEAD
 800b0d2:	4b38      	ldr	r3, [pc, #224]	; (800b1b4 <HAL_DMA_Init+0x158>)
=======
 800b0d2:	4b38      	ldr	r3, [pc, #224]	@ (800b1b4 <HAL_DMA_Init+0x158>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b0d4:	4013      	ands	r3, r2
 800b0d6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	685a      	ldr	r2, [r3, #4]
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	689b      	ldr	r3, [r3, #8]
 800b0e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b0e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	691b      	ldr	r3, [r3, #16]
 800b0ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b0f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	699b      	ldr	r3, [r3, #24]
 800b0f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b0fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	6a1b      	ldr	r3, [r3, #32]
 800b104:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b106:	697a      	ldr	r2, [r7, #20]
 800b108:	4313      	orrs	r3, r2
 800b10a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b10c:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b10e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
=======
 800b10e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b110:	2b04      	cmp	r3, #4
 800b112:	d107      	bne.n	800b124 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800b114:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b116:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
=======
 800b116:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b11c:	4313      	orrs	r3, r2
 800b11e:	697a      	ldr	r2, [r7, #20]
 800b120:	4313      	orrs	r3, r2
 800b122:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	697a      	ldr	r2, [r7, #20]
 800b12a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	695b      	ldr	r3, [r3, #20]
 800b132:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800b134:	697b      	ldr	r3, [r7, #20]
 800b136:	f023 0307 	bic.w	r3, r3, #7
 800b13a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800b13c:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b13e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
=======
 800b13e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b140:	697a      	ldr	r2, [r7, #20]
 800b142:	4313      	orrs	r3, r2
 800b144:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b146:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
=======
 800b148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b14a:	2b04      	cmp	r3, #4
 800b14c:	d117      	bne.n	800b17e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800b14e:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
=======
 800b150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b152:	697a      	ldr	r2, [r7, #20]
 800b154:	4313      	orrs	r3, r2
 800b156:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800b158:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b15a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
=======
 800b15a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d00e      	beq.n	800b17e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800b160:	6878      	ldr	r0, [r7, #4]
 800b162:	f000 faeb 	bl	800b73c <DMA_CheckFifoParam>
 800b166:	4603      	mov	r3, r0
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d008      	beq.n	800b17e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800b16c:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b16e:	2240      	movs	r2, #64	; 0x40
 800b170:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800b16e:	2240      	movs	r2, #64	@ 0x40
 800b170:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	2201      	movs	r2, #1
<<<<<<< HEAD
 800b176:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
=======
 800b176:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
        
        return HAL_ERROR; 
 800b17a:	2301      	movs	r3, #1
 800b17c:	e016      	b.n	800b1ac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	697a      	ldr	r2, [r7, #20]
 800b184:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800b186:	6878      	ldr	r0, [r7, #4]
 800b188:	f000 faa2 	bl	800b6d0 <DMA_CalcBaseAndBitshift>
 800b18c:	4603      	mov	r3, r0
 800b18e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b190:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b192:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b194:	223f      	movs	r2, #63	; 0x3f
=======
 800b192:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b194:	223f      	movs	r2, #63	@ 0x3f
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b196:	409a      	lsls	r2, r3
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	2200      	movs	r2, #0
<<<<<<< HEAD
 800b1a0:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800b1a0:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	2201      	movs	r2, #1
<<<<<<< HEAD
 800b1a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
=======
 800b1a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  return HAL_OK;
 800b1aa:	2300      	movs	r3, #0
}
 800b1ac:	4618      	mov	r0, r3
 800b1ae:	3718      	adds	r7, #24
 800b1b0:	46bd      	mov	sp, r7
 800b1b2:	bd80      	pop	{r7, pc}
 800b1b4:	f010803f 	.word	0xf010803f

0800b1b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b1b8:	b580      	push	{r7, lr}
 800b1ba:	b086      	sub	sp, #24
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	60f8      	str	r0, [r7, #12]
 800b1c0:	60b9      	str	r1, [r7, #8]
 800b1c2:	607a      	str	r2, [r7, #4]
 800b1c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b1ca:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800b1cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
=======
 800b1cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b1ce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800b1d0:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800b1d2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
=======
 800b1d2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b1d6:	2b01      	cmp	r3, #1
 800b1d8:	d101      	bne.n	800b1de <HAL_DMA_Start_IT+0x26>
 800b1da:	2302      	movs	r3, #2
 800b1dc:	e040      	b.n	800b260 <HAL_DMA_Start_IT+0xa8>
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	2201      	movs	r2, #1
<<<<<<< HEAD
 800b1e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
=======
 800b1e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b1ec:	b2db      	uxtb	r3, r3
 800b1ee:	2b01      	cmp	r3, #1
 800b1f0:	d12f      	bne.n	800b252 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	2202      	movs	r2, #2
<<<<<<< HEAD
 800b1f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
=======
 800b1f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	2200      	movs	r2, #0
<<<<<<< HEAD
 800b1fe:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800b1fe:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	687a      	ldr	r2, [r7, #4]
 800b204:	68b9      	ldr	r1, [r7, #8]
 800b206:	68f8      	ldr	r0, [r7, #12]
 800b208:	f000 fa34 	bl	800b674 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b20c:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800b20e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b210:	223f      	movs	r2, #63	; 0x3f
=======
 800b20e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b210:	223f      	movs	r2, #63	@ 0x3f
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b212:	409a      	lsls	r2, r3
 800b214:	693b      	ldr	r3, [r7, #16]
 800b216:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	681a      	ldr	r2, [r3, #0]
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	f042 0216 	orr.w	r2, r2, #22
 800b226:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800b228:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800b22a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800b22a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d007      	beq.n	800b240 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	681a      	ldr	r2, [r3, #0]
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	f042 0208 	orr.w	r2, r2, #8
 800b23e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	681a      	ldr	r2, [r3, #0]
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	f042 0201 	orr.w	r2, r2, #1
 800b24e:	601a      	str	r2, [r3, #0]
 800b250:	e005      	b.n	800b25e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	2200      	movs	r2, #0
<<<<<<< HEAD
 800b256:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
=======
 800b256:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    
    /* Return error status */
    status = HAL_BUSY;
 800b25a:	2302      	movs	r3, #2
 800b25c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800b25e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b260:	4618      	mov	r0, r3
 800b262:	3718      	adds	r7, #24
 800b264:	46bd      	mov	sp, r7
 800b266:	bd80      	pop	{r7, pc}

0800b268 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	b084      	sub	sp, #16
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b270:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b272:	6d9b      	ldr	r3, [r3, #88]	; 0x58
=======
 800b272:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b274:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800b276:	f7ff f9b7 	bl	800a5e8 <HAL_GetTick>
 800b27a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800b27c:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b27e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
=======
 800b27e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b282:	b2db      	uxtb	r3, r3
 800b284:	2b02      	cmp	r3, #2
 800b286:	d008      	beq.n	800b29a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800b288:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b28a:	2280      	movs	r2, #128	; 0x80
 800b28c:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800b28a:	2280      	movs	r2, #128	@ 0x80
 800b28c:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	2200      	movs	r2, #0
<<<<<<< HEAD
 800b292:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
=======
 800b292:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    
    return HAL_ERROR;
 800b296:	2301      	movs	r3, #1
 800b298:	e052      	b.n	800b340 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	681a      	ldr	r2, [r3, #0]
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	f022 0216 	bic.w	r2, r2, #22
 800b2a8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	695a      	ldr	r2, [r3, #20]
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800b2b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
=======
 800b2b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b2b8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800b2ba:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b2bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d103      	bne.n	800b2ca <HAL_DMA_Abort+0x62>
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
=======
 800b2bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d103      	bne.n	800b2ca <HAL_DMA_Abort+0x62>
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d007      	beq.n	800b2da <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	681a      	ldr	r2, [r3, #0]
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	f022 0208 	bic.w	r2, r2, #8
 800b2d8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	681a      	ldr	r2, [r3, #0]
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	f022 0201 	bic.w	r2, r2, #1
 800b2e8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b2ea:	e013      	b.n	800b314 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800b2ec:	f7ff f97c 	bl	800a5e8 <HAL_GetTick>
 800b2f0:	4602      	mov	r2, r0
 800b2f2:	68bb      	ldr	r3, [r7, #8]
 800b2f4:	1ad3      	subs	r3, r2, r3
 800b2f6:	2b05      	cmp	r3, #5
 800b2f8:	d90c      	bls.n	800b314 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	2220      	movs	r2, #32
<<<<<<< HEAD
 800b2fe:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800b2fe:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	2203      	movs	r2, #3
<<<<<<< HEAD
 800b304:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
=======
 800b304:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	2200      	movs	r2, #0
<<<<<<< HEAD
 800b30c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
=======
 800b30c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
        
        return HAL_TIMEOUT;
 800b310:	2303      	movs	r3, #3
 800b312:	e015      	b.n	800b340 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	f003 0301 	and.w	r3, r3, #1
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d1e4      	bne.n	800b2ec <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b322:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b324:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b326:	223f      	movs	r2, #63	; 0x3f
=======
 800b324:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b326:	223f      	movs	r2, #63	@ 0x3f
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b328:	409a      	lsls	r2, r3
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	2201      	movs	r2, #1
<<<<<<< HEAD
 800b332:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
=======
 800b332:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	2200      	movs	r2, #0
<<<<<<< HEAD
 800b33a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
=======
 800b33a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  return HAL_OK;
 800b33e:	2300      	movs	r3, #0
}
 800b340:	4618      	mov	r0, r3
 800b342:	3710      	adds	r7, #16
 800b344:	46bd      	mov	sp, r7
 800b346:	bd80      	pop	{r7, pc}

0800b348 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	b086      	sub	sp, #24
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800b350:	2300      	movs	r3, #0
 800b352:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
<<<<<<< HEAD
 800b354:	4b8e      	ldr	r3, [pc, #568]	; (800b590 <HAL_DMA_IRQHandler+0x248>)
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	4a8e      	ldr	r2, [pc, #568]	; (800b594 <HAL_DMA_IRQHandler+0x24c>)
=======
 800b354:	4b8e      	ldr	r3, [pc, #568]	@ (800b590 <HAL_DMA_IRQHandler+0x248>)
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	4a8e      	ldr	r2, [pc, #568]	@ (800b594 <HAL_DMA_IRQHandler+0x24c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b35a:	fba2 2303 	umull	r2, r3, r2, r3
 800b35e:	0a9b      	lsrs	r3, r3, #10
 800b360:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800b362:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b364:	6d9b      	ldr	r3, [r3, #88]	; 0x58
=======
 800b364:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b366:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800b368:	693b      	ldr	r3, [r7, #16]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800b36e:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b370:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
=======
 800b370:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b372:	2208      	movs	r2, #8
 800b374:	409a      	lsls	r2, r3
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	4013      	ands	r3, r2
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d01a      	beq.n	800b3b4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	f003 0304 	and.w	r3, r3, #4
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d013      	beq.n	800b3b4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	681a      	ldr	r2, [r3, #0]
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	f022 0204 	bic.w	r2, r2, #4
 800b39a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800b39c:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b39e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
=======
 800b39e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b3a0:	2208      	movs	r2, #8
 800b3a2:	409a      	lsls	r2, r3
 800b3a4:	693b      	ldr	r3, [r7, #16]
 800b3a6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800b3a8:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b3aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b3ac:	f043 0201 	orr.w	r2, r3, #1
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800b3aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3ac:	f043 0201 	orr.w	r2, r3, #1
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800b3b4:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b3b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
=======
 800b3b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b3b8:	2201      	movs	r2, #1
 800b3ba:	409a      	lsls	r2, r3
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	4013      	ands	r3, r2
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d012      	beq.n	800b3ea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	695b      	ldr	r3, [r3, #20]
<<<<<<< HEAD
 800b3ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
=======
 800b3ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d00b      	beq.n	800b3ea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800b3d2:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b3d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
=======
 800b3d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b3d6:	2201      	movs	r2, #1
 800b3d8:	409a      	lsls	r2, r3
 800b3da:	693b      	ldr	r3, [r7, #16]
 800b3dc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800b3de:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b3e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b3e2:	f043 0202 	orr.w	r2, r3, #2
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800b3e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3e2:	f043 0202 	orr.w	r2, r3, #2
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800b3ea:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b3ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
=======
 800b3ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b3ee:	2204      	movs	r2, #4
 800b3f0:	409a      	lsls	r2, r3
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	4013      	ands	r3, r2
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d012      	beq.n	800b420 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	f003 0302 	and.w	r3, r3, #2
 800b404:	2b00      	cmp	r3, #0
 800b406:	d00b      	beq.n	800b420 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800b408:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b40a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
=======
 800b40a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b40c:	2204      	movs	r2, #4
 800b40e:	409a      	lsls	r2, r3
 800b410:	693b      	ldr	r3, [r7, #16]
 800b412:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800b414:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b416:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b418:	f043 0204 	orr.w	r2, r3, #4
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800b416:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b418:	f043 0204 	orr.w	r2, r3, #4
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800b420:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b422:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
=======
 800b422:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b424:	2210      	movs	r2, #16
 800b426:	409a      	lsls	r2, r3
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	4013      	ands	r3, r2
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d043      	beq.n	800b4b8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	f003 0308 	and.w	r3, r3, #8
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d03c      	beq.n	800b4b8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800b43e:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b440:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
=======
 800b440:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b442:	2210      	movs	r2, #16
 800b444:	409a      	lsls	r2, r3
 800b446:	693b      	ldr	r3, [r7, #16]
 800b448:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800b450:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
=======
 800b450:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b454:	2b00      	cmp	r3, #0
 800b456:	d018      	beq.n	800b48a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800b45e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
=======
 800b45e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b462:	2b00      	cmp	r3, #0
 800b464:	d108      	bne.n	800b478 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800b466:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800b468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d024      	beq.n	800b4b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800b46e:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800b470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b472:	6878      	ldr	r0, [r7, #4]
 800b474:	4798      	blx	r3
 800b476:	e01f      	b.n	800b4b8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800b478:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b47a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
=======
 800b47a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	d01b      	beq.n	800b4b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800b480:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b482:	6c9b      	ldr	r3, [r3, #72]	; 0x48
=======
 800b482:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b484:	6878      	ldr	r0, [r7, #4]
 800b486:	4798      	blx	r3
 800b488:	e016      	b.n	800b4b8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800b490:	f403 7380 	and.w	r3, r3, #256	; 0x100
=======
 800b490:	f403 7380 	and.w	r3, r3, #256	@ 0x100
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b494:	2b00      	cmp	r3, #0
 800b496:	d107      	bne.n	800b4a8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	681a      	ldr	r2, [r3, #0]
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	f022 0208 	bic.w	r2, r2, #8
 800b4a6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800b4a8:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b4aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800b4aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d003      	beq.n	800b4b8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800b4b0:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b4b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800b4b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b4b4:	6878      	ldr	r0, [r7, #4]
 800b4b6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800b4b8:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b4ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
=======
 800b4ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b4bc:	2220      	movs	r2, #32
 800b4be:	409a      	lsls	r2, r3
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	4013      	ands	r3, r2
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	f000 808f 	beq.w	800b5e8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	f003 0310 	and.w	r3, r3, #16
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	f000 8087 	beq.w	800b5e8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800b4da:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b4dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
=======
 800b4dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b4de:	2220      	movs	r2, #32
 800b4e0:	409a      	lsls	r2, r3
 800b4e2:	693b      	ldr	r3, [r7, #16]
 800b4e4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800b4e6:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b4e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
=======
 800b4e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b4ec:	b2db      	uxtb	r3, r3
 800b4ee:	2b05      	cmp	r3, #5
 800b4f0:	d136      	bne.n	800b560 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	681a      	ldr	r2, [r3, #0]
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	f022 0216 	bic.w	r2, r2, #22
 800b500:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	695a      	ldr	r2, [r3, #20]
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800b50c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
=======
 800b50c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b510:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800b512:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b516:	2b00      	cmp	r3, #0
 800b518:	d103      	bne.n	800b522 <HAL_DMA_IRQHandler+0x1da>
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
=======
 800b514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b516:	2b00      	cmp	r3, #0
 800b518:	d103      	bne.n	800b522 <HAL_DMA_IRQHandler+0x1da>
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d007      	beq.n	800b532 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	681a      	ldr	r2, [r3, #0]
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	f022 0208 	bic.w	r2, r2, #8
 800b530:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b532:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b534:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b536:	223f      	movs	r2, #63	; 0x3f
=======
 800b534:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b536:	223f      	movs	r2, #63	@ 0x3f
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b538:	409a      	lsls	r2, r3
 800b53a:	693b      	ldr	r3, [r7, #16]
 800b53c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	2201      	movs	r2, #1
<<<<<<< HEAD
 800b542:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
=======
 800b542:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	2200      	movs	r2, #0
<<<<<<< HEAD
 800b54a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	6d1b      	ldr	r3, [r3, #80]	; 0x50
=======
 800b54a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b552:	2b00      	cmp	r3, #0
 800b554:	d07e      	beq.n	800b654 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800b556:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b558:	6d1b      	ldr	r3, [r3, #80]	; 0x50
=======
 800b558:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b55a:	6878      	ldr	r0, [r7, #4]
 800b55c:	4798      	blx	r3
        }
        return;
 800b55e:	e079      	b.n	800b654 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800b566:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
=======
 800b566:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d01d      	beq.n	800b5aa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800b574:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
=======
 800b574:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d10d      	bne.n	800b598 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800b57c:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b57e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
=======
 800b57e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b580:	2b00      	cmp	r3, #0
 800b582:	d031      	beq.n	800b5e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800b584:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b586:	6c5b      	ldr	r3, [r3, #68]	; 0x44
=======
 800b586:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b588:	6878      	ldr	r0, [r7, #4]
 800b58a:	4798      	blx	r3
 800b58c:	e02c      	b.n	800b5e8 <HAL_DMA_IRQHandler+0x2a0>
 800b58e:	bf00      	nop
 800b590:	20000000 	.word	0x20000000
 800b594:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800b598:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b59a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
=======
 800b59a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d023      	beq.n	800b5e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800b5a0:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b5a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
=======
 800b5a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b5a4:	6878      	ldr	r0, [r7, #4]
 800b5a6:	4798      	blx	r3
 800b5a8:	e01e      	b.n	800b5e8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800b5b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
=======
 800b5b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d10f      	bne.n	800b5d8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	681a      	ldr	r2, [r3, #0]
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	f022 0210 	bic.w	r2, r2, #16
 800b5c6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	2201      	movs	r2, #1
<<<<<<< HEAD
 800b5cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
=======
 800b5cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	2200      	movs	r2, #0
<<<<<<< HEAD
 800b5d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
=======
 800b5d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
        }

        if(hdma->XferCpltCallback != NULL)
 800b5d8:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b5da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
=======
 800b5da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d003      	beq.n	800b5e8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800b5e0:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b5e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
=======
 800b5e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b5e4:	6878      	ldr	r0, [r7, #4]
 800b5e6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800b5e8:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b5ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
=======
 800b5ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d032      	beq.n	800b656 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800b5f0:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b5f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
=======
 800b5f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b5f4:	f003 0301 	and.w	r3, r3, #1
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d022      	beq.n	800b642 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	2205      	movs	r2, #5
<<<<<<< HEAD
 800b600:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
=======
 800b600:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	681a      	ldr	r2, [r3, #0]
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	f022 0201 	bic.w	r2, r2, #1
 800b612:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800b614:	68bb      	ldr	r3, [r7, #8]
 800b616:	3301      	adds	r3, #1
 800b618:	60bb      	str	r3, [r7, #8]
 800b61a:	697a      	ldr	r2, [r7, #20]
 800b61c:	429a      	cmp	r2, r3
 800b61e:	d307      	bcc.n	800b630 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	f003 0301 	and.w	r3, r3, #1
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d1f2      	bne.n	800b614 <HAL_DMA_IRQHandler+0x2cc>
 800b62e:	e000      	b.n	800b632 <HAL_DMA_IRQHandler+0x2ea>
          break;
 800b630:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	2201      	movs	r2, #1
<<<<<<< HEAD
 800b636:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
=======
 800b636:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	2200      	movs	r2, #0
<<<<<<< HEAD
 800b63e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
=======
 800b63e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    }

    if(hdma->XferErrorCallback != NULL)
 800b642:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
=======
 800b644:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b646:	2b00      	cmp	r3, #0
 800b648:	d005      	beq.n	800b656 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800b64a:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b64c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
=======
 800b64c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b64e:	6878      	ldr	r0, [r7, #4]
 800b650:	4798      	blx	r3
 800b652:	e000      	b.n	800b656 <HAL_DMA_IRQHandler+0x30e>
        return;
 800b654:	bf00      	nop
    }
  }
}
 800b656:	3718      	adds	r7, #24
 800b658:	46bd      	mov	sp, r7
 800b65a:	bd80      	pop	{r7, pc}

0800b65c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800b65c:	b480      	push	{r7}
 800b65e:	b083      	sub	sp, #12
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800b664:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b666:	6d5b      	ldr	r3, [r3, #84]	; 0x54
=======
 800b666:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
}
 800b668:	4618      	mov	r0, r3
 800b66a:	370c      	adds	r7, #12
 800b66c:	46bd      	mov	sp, r7
 800b66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b672:	4770      	bx	lr

0800b674 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b674:	b480      	push	{r7}
 800b676:	b085      	sub	sp, #20
 800b678:	af00      	add	r7, sp, #0
 800b67a:	60f8      	str	r0, [r7, #12]
 800b67c:	60b9      	str	r1, [r7, #8]
 800b67e:	607a      	str	r2, [r7, #4]
 800b680:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	681a      	ldr	r2, [r3, #0]
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800b68c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
=======
 800b68c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b690:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	683a      	ldr	r2, [r7, #0]
 800b698:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	689b      	ldr	r3, [r3, #8]
<<<<<<< HEAD
 800b69e:	2b40      	cmp	r3, #64	; 0x40
=======
 800b69e:	2b40      	cmp	r3, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b6a0:	d108      	bne.n	800b6b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	687a      	ldr	r2, [r7, #4]
 800b6a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	68ba      	ldr	r2, [r7, #8]
 800b6b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800b6b2:	e007      	b.n	800b6c4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	68ba      	ldr	r2, [r7, #8]
 800b6ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	687a      	ldr	r2, [r7, #4]
 800b6c2:	60da      	str	r2, [r3, #12]
}
 800b6c4:	bf00      	nop
 800b6c6:	3714      	adds	r7, #20
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ce:	4770      	bx	lr

0800b6d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800b6d0:	b480      	push	{r7}
 800b6d2:	b085      	sub	sp, #20
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	b2db      	uxtb	r3, r3
 800b6de:	3b10      	subs	r3, #16
<<<<<<< HEAD
 800b6e0:	4a14      	ldr	r2, [pc, #80]	; (800b734 <DMA_CalcBaseAndBitshift+0x64>)
=======
 800b6e0:	4a14      	ldr	r2, [pc, #80]	@ (800b734 <DMA_CalcBaseAndBitshift+0x64>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b6e2:	fba2 2303 	umull	r2, r3, r2, r3
 800b6e6:	091b      	lsrs	r3, r3, #4
 800b6e8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
<<<<<<< HEAD
 800b6ea:	4a13      	ldr	r2, [pc, #76]	; (800b738 <DMA_CalcBaseAndBitshift+0x68>)
=======
 800b6ea:	4a13      	ldr	r2, [pc, #76]	@ (800b738 <DMA_CalcBaseAndBitshift+0x68>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	4413      	add	r3, r2
 800b6f0:	781b      	ldrb	r3, [r3, #0]
 800b6f2:	461a      	mov	r2, r3
 800b6f4:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b6f6:	65da      	str	r2, [r3, #92]	; 0x5c
=======
 800b6f6:	65da      	str	r2, [r3, #92]	@ 0x5c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  
  if (stream_number > 3U)
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	2b03      	cmp	r3, #3
 800b6fc:	d909      	bls.n	800b712 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800b702:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800b706:	f023 0303 	bic.w	r3, r3, #3
 800b70a:	1d1a      	adds	r2, r3, #4
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	659a      	str	r2, [r3, #88]	; 0x58
=======
 800b702:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800b706:	f023 0303 	bic.w	r3, r3, #3
 800b70a:	1d1a      	adds	r2, r3, #4
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	659a      	str	r2, [r3, #88]	@ 0x58
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b710:	e007      	b.n	800b722 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800b716:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800b71a:	f023 0303 	bic.w	r3, r3, #3
 800b71e:	687a      	ldr	r2, [r7, #4]
 800b720:	6593      	str	r3, [r2, #88]	; 0x58
=======
 800b716:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800b71a:	f023 0303 	bic.w	r3, r3, #3
 800b71e:	687a      	ldr	r2, [r7, #4]
 800b720:	6593      	str	r3, [r2, #88]	@ 0x58
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }
  
  return hdma->StreamBaseAddress;
 800b722:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b724:	6d9b      	ldr	r3, [r3, #88]	; 0x58
=======
 800b724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
}
 800b726:	4618      	mov	r0, r3
 800b728:	3714      	adds	r7, #20
 800b72a:	46bd      	mov	sp, r7
 800b72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b730:	4770      	bx	lr
 800b732:	bf00      	nop
 800b734:	aaaaaaab 	.word	0xaaaaaaab
<<<<<<< HEAD
 800b738:	08016568 	.word	0x08016568
=======
 800b738:	080164a0 	.word	0x080164a0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

0800b73c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800b73c:	b480      	push	{r7}
 800b73e:	b085      	sub	sp, #20
 800b740:	af00      	add	r7, sp, #0
 800b742:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b744:	2300      	movs	r3, #0
 800b746:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800b748:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b74a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
=======
 800b74a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b74c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	699b      	ldr	r3, [r3, #24]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d11f      	bne.n	800b796 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800b756:	68bb      	ldr	r3, [r7, #8]
 800b758:	2b03      	cmp	r3, #3
 800b75a:	d856      	bhi.n	800b80a <DMA_CheckFifoParam+0xce>
<<<<<<< HEAD
 800b75c:	a201      	add	r2, pc, #4	; (adr r2, 800b764 <DMA_CheckFifoParam+0x28>)
=======
 800b75c:	a201      	add	r2, pc, #4	@ (adr r2, 800b764 <DMA_CheckFifoParam+0x28>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b75e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b762:	bf00      	nop
 800b764:	0800b775 	.word	0x0800b775
 800b768:	0800b787 	.word	0x0800b787
 800b76c:	0800b775 	.word	0x0800b775
 800b770:	0800b80b 	.word	0x0800b80b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b774:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b778:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
=======
 800b776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b778:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d046      	beq.n	800b80e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800b780:	2301      	movs	r3, #1
 800b782:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b784:	e043      	b.n	800b80e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b786:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b78a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
=======
 800b788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b78a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b78e:	d140      	bne.n	800b812 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800b790:	2301      	movs	r3, #1
 800b792:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b794:	e03d      	b.n	800b812 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	699b      	ldr	r3, [r3, #24]
<<<<<<< HEAD
 800b79a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
=======
 800b79a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b79e:	d121      	bne.n	800b7e4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800b7a0:	68bb      	ldr	r3, [r7, #8]
 800b7a2:	2b03      	cmp	r3, #3
 800b7a4:	d837      	bhi.n	800b816 <DMA_CheckFifoParam+0xda>
<<<<<<< HEAD
 800b7a6:	a201      	add	r2, pc, #4	; (adr r2, 800b7ac <DMA_CheckFifoParam+0x70>)
=======
 800b7a6:	a201      	add	r2, pc, #4	@ (adr r2, 800b7ac <DMA_CheckFifoParam+0x70>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b7a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7ac:	0800b7bd 	.word	0x0800b7bd
 800b7b0:	0800b7c3 	.word	0x0800b7c3
 800b7b4:	0800b7bd 	.word	0x0800b7bd
 800b7b8:	0800b7d5 	.word	0x0800b7d5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800b7bc:	2301      	movs	r3, #1
 800b7be:	73fb      	strb	r3, [r7, #15]
      break;
 800b7c0:	e030      	b.n	800b824 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b7c2:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b7c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
=======
 800b7c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d025      	beq.n	800b81a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800b7ce:	2301      	movs	r3, #1
 800b7d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b7d2:	e022      	b.n	800b81a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b7d4:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b7d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7d8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
=======
 800b7d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7d8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b7dc:	d11f      	bne.n	800b81e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800b7de:	2301      	movs	r3, #1
 800b7e0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800b7e2:	e01c      	b.n	800b81e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800b7e4:	68bb      	ldr	r3, [r7, #8]
 800b7e6:	2b02      	cmp	r3, #2
 800b7e8:	d903      	bls.n	800b7f2 <DMA_CheckFifoParam+0xb6>
 800b7ea:	68bb      	ldr	r3, [r7, #8]
 800b7ec:	2b03      	cmp	r3, #3
 800b7ee:	d003      	beq.n	800b7f8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800b7f0:	e018      	b.n	800b824 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800b7f2:	2301      	movs	r3, #1
 800b7f4:	73fb      	strb	r3, [r7, #15]
      break;
 800b7f6:	e015      	b.n	800b824 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b7f8:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b7fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
=======
 800b7fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b800:	2b00      	cmp	r3, #0
 800b802:	d00e      	beq.n	800b822 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800b804:	2301      	movs	r3, #1
 800b806:	73fb      	strb	r3, [r7, #15]
      break;
 800b808:	e00b      	b.n	800b822 <DMA_CheckFifoParam+0xe6>
      break;
 800b80a:	bf00      	nop
 800b80c:	e00a      	b.n	800b824 <DMA_CheckFifoParam+0xe8>
      break;
 800b80e:	bf00      	nop
 800b810:	e008      	b.n	800b824 <DMA_CheckFifoParam+0xe8>
      break;
 800b812:	bf00      	nop
 800b814:	e006      	b.n	800b824 <DMA_CheckFifoParam+0xe8>
      break;
 800b816:	bf00      	nop
 800b818:	e004      	b.n	800b824 <DMA_CheckFifoParam+0xe8>
      break;
 800b81a:	bf00      	nop
 800b81c:	e002      	b.n	800b824 <DMA_CheckFifoParam+0xe8>
      break;   
 800b81e:	bf00      	nop
 800b820:	e000      	b.n	800b824 <DMA_CheckFifoParam+0xe8>
      break;
 800b822:	bf00      	nop
    }
  } 
  
  return status; 
 800b824:	7bfb      	ldrb	r3, [r7, #15]
}
 800b826:	4618      	mov	r0, r3
 800b828:	3714      	adds	r7, #20
 800b82a:	46bd      	mov	sp, r7
 800b82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b830:	4770      	bx	lr
 800b832:	bf00      	nop

0800b834 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b834:	b480      	push	{r7}
<<<<<<< HEAD
 800b836:	b089      	sub	sp, #36	; 0x24
=======
 800b836:	b089      	sub	sp, #36	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b838:	af00      	add	r7, sp, #0
 800b83a:	6078      	str	r0, [r7, #4]
 800b83c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800b83e:	2300      	movs	r3, #0
 800b840:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800b842:	2300      	movs	r3, #0
 800b844:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800b846:	2300      	movs	r3, #0
 800b848:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b84a:	2300      	movs	r3, #0
 800b84c:	61fb      	str	r3, [r7, #28]
 800b84e:	e159      	b.n	800bb04 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800b850:	2201      	movs	r2, #1
 800b852:	69fb      	ldr	r3, [r7, #28]
 800b854:	fa02 f303 	lsl.w	r3, r2, r3
 800b858:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800b85a:	683b      	ldr	r3, [r7, #0]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	697a      	ldr	r2, [r7, #20]
 800b860:	4013      	ands	r3, r2
 800b862:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800b864:	693a      	ldr	r2, [r7, #16]
 800b866:	697b      	ldr	r3, [r7, #20]
 800b868:	429a      	cmp	r2, r3
 800b86a:	f040 8148 	bne.w	800bafe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800b86e:	683b      	ldr	r3, [r7, #0]
 800b870:	685b      	ldr	r3, [r3, #4]
 800b872:	f003 0303 	and.w	r3, r3, #3
 800b876:	2b01      	cmp	r3, #1
 800b878:	d005      	beq.n	800b886 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b87a:	683b      	ldr	r3, [r7, #0]
 800b87c:	685b      	ldr	r3, [r3, #4]
 800b87e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800b882:	2b02      	cmp	r3, #2
 800b884:	d130      	bne.n	800b8e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	689b      	ldr	r3, [r3, #8]
 800b88a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800b88c:	69fb      	ldr	r3, [r7, #28]
 800b88e:	005b      	lsls	r3, r3, #1
 800b890:	2203      	movs	r2, #3
 800b892:	fa02 f303 	lsl.w	r3, r2, r3
 800b896:	43db      	mvns	r3, r3
 800b898:	69ba      	ldr	r2, [r7, #24]
 800b89a:	4013      	ands	r3, r2
 800b89c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b89e:	683b      	ldr	r3, [r7, #0]
 800b8a0:	68da      	ldr	r2, [r3, #12]
 800b8a2:	69fb      	ldr	r3, [r7, #28]
 800b8a4:	005b      	lsls	r3, r3, #1
 800b8a6:	fa02 f303 	lsl.w	r3, r2, r3
 800b8aa:	69ba      	ldr	r2, [r7, #24]
 800b8ac:	4313      	orrs	r3, r2
 800b8ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	69ba      	ldr	r2, [r7, #24]
 800b8b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	685b      	ldr	r3, [r3, #4]
 800b8ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800b8bc:	2201      	movs	r2, #1
 800b8be:	69fb      	ldr	r3, [r7, #28]
 800b8c0:	fa02 f303 	lsl.w	r3, r2, r3
 800b8c4:	43db      	mvns	r3, r3
 800b8c6:	69ba      	ldr	r2, [r7, #24]
 800b8c8:	4013      	ands	r3, r2
 800b8ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b8cc:	683b      	ldr	r3, [r7, #0]
 800b8ce:	685b      	ldr	r3, [r3, #4]
 800b8d0:	091b      	lsrs	r3, r3, #4
 800b8d2:	f003 0201 	and.w	r2, r3, #1
 800b8d6:	69fb      	ldr	r3, [r7, #28]
 800b8d8:	fa02 f303 	lsl.w	r3, r2, r3
 800b8dc:	69ba      	ldr	r2, [r7, #24]
 800b8de:	4313      	orrs	r3, r2
 800b8e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	69ba      	ldr	r2, [r7, #24]
 800b8e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b8e8:	683b      	ldr	r3, [r7, #0]
 800b8ea:	685b      	ldr	r3, [r3, #4]
 800b8ec:	f003 0303 	and.w	r3, r3, #3
 800b8f0:	2b03      	cmp	r3, #3
 800b8f2:	d017      	beq.n	800b924 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	68db      	ldr	r3, [r3, #12]
 800b8f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800b8fa:	69fb      	ldr	r3, [r7, #28]
 800b8fc:	005b      	lsls	r3, r3, #1
 800b8fe:	2203      	movs	r2, #3
 800b900:	fa02 f303 	lsl.w	r3, r2, r3
 800b904:	43db      	mvns	r3, r3
 800b906:	69ba      	ldr	r2, [r7, #24]
 800b908:	4013      	ands	r3, r2
 800b90a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b90c:	683b      	ldr	r3, [r7, #0]
 800b90e:	689a      	ldr	r2, [r3, #8]
 800b910:	69fb      	ldr	r3, [r7, #28]
 800b912:	005b      	lsls	r3, r3, #1
 800b914:	fa02 f303 	lsl.w	r3, r2, r3
 800b918:	69ba      	ldr	r2, [r7, #24]
 800b91a:	4313      	orrs	r3, r2
 800b91c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	69ba      	ldr	r2, [r7, #24]
 800b922:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b924:	683b      	ldr	r3, [r7, #0]
 800b926:	685b      	ldr	r3, [r3, #4]
 800b928:	f003 0303 	and.w	r3, r3, #3
 800b92c:	2b02      	cmp	r3, #2
 800b92e:	d123      	bne.n	800b978 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b930:	69fb      	ldr	r3, [r7, #28]
 800b932:	08da      	lsrs	r2, r3, #3
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	3208      	adds	r2, #8
 800b938:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b93c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800b93e:	69fb      	ldr	r3, [r7, #28]
 800b940:	f003 0307 	and.w	r3, r3, #7
 800b944:	009b      	lsls	r3, r3, #2
 800b946:	220f      	movs	r2, #15
 800b948:	fa02 f303 	lsl.w	r3, r2, r3
 800b94c:	43db      	mvns	r3, r3
 800b94e:	69ba      	ldr	r2, [r7, #24]
 800b950:	4013      	ands	r3, r2
 800b952:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	691a      	ldr	r2, [r3, #16]
 800b958:	69fb      	ldr	r3, [r7, #28]
 800b95a:	f003 0307 	and.w	r3, r3, #7
 800b95e:	009b      	lsls	r3, r3, #2
 800b960:	fa02 f303 	lsl.w	r3, r2, r3
 800b964:	69ba      	ldr	r2, [r7, #24]
 800b966:	4313      	orrs	r3, r2
 800b968:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b96a:	69fb      	ldr	r3, [r7, #28]
 800b96c:	08da      	lsrs	r2, r3, #3
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	3208      	adds	r2, #8
 800b972:	69b9      	ldr	r1, [r7, #24]
 800b974:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800b97e:	69fb      	ldr	r3, [r7, #28]
 800b980:	005b      	lsls	r3, r3, #1
 800b982:	2203      	movs	r2, #3
 800b984:	fa02 f303 	lsl.w	r3, r2, r3
 800b988:	43db      	mvns	r3, r3
 800b98a:	69ba      	ldr	r2, [r7, #24]
 800b98c:	4013      	ands	r3, r2
 800b98e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b990:	683b      	ldr	r3, [r7, #0]
 800b992:	685b      	ldr	r3, [r3, #4]
 800b994:	f003 0203 	and.w	r2, r3, #3
 800b998:	69fb      	ldr	r3, [r7, #28]
 800b99a:	005b      	lsls	r3, r3, #1
 800b99c:	fa02 f303 	lsl.w	r3, r2, r3
 800b9a0:	69ba      	ldr	r2, [r7, #24]
 800b9a2:	4313      	orrs	r3, r2
 800b9a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	69ba      	ldr	r2, [r7, #24]
 800b9aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800b9ac:	683b      	ldr	r3, [r7, #0]
 800b9ae:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800b9b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
=======
 800b9b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	f000 80a2 	beq.w	800bafe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	60fb      	str	r3, [r7, #12]
<<<<<<< HEAD
 800b9be:	4b57      	ldr	r3, [pc, #348]	; (800bb1c <HAL_GPIO_Init+0x2e8>)
 800b9c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b9c2:	4a56      	ldr	r2, [pc, #344]	; (800bb1c <HAL_GPIO_Init+0x2e8>)
 800b9c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b9c8:	6453      	str	r3, [r2, #68]	; 0x44
 800b9ca:	4b54      	ldr	r3, [pc, #336]	; (800bb1c <HAL_GPIO_Init+0x2e8>)
 800b9cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b9ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
=======
 800b9be:	4b57      	ldr	r3, [pc, #348]	@ (800bb1c <HAL_GPIO_Init+0x2e8>)
 800b9c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b9c2:	4a56      	ldr	r2, [pc, #344]	@ (800bb1c <HAL_GPIO_Init+0x2e8>)
 800b9c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b9c8:	6453      	str	r3, [r2, #68]	@ 0x44
 800b9ca:	4b54      	ldr	r3, [pc, #336]	@ (800bb1c <HAL_GPIO_Init+0x2e8>)
 800b9cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b9ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b9d2:	60fb      	str	r3, [r7, #12]
 800b9d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
<<<<<<< HEAD
 800b9d6:	4a52      	ldr	r2, [pc, #328]	; (800bb20 <HAL_GPIO_Init+0x2ec>)
=======
 800b9d6:	4a52      	ldr	r2, [pc, #328]	@ (800bb20 <HAL_GPIO_Init+0x2ec>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800b9d8:	69fb      	ldr	r3, [r7, #28]
 800b9da:	089b      	lsrs	r3, r3, #2
 800b9dc:	3302      	adds	r3, #2
 800b9de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b9e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800b9e4:	69fb      	ldr	r3, [r7, #28]
 800b9e6:	f003 0303 	and.w	r3, r3, #3
 800b9ea:	009b      	lsls	r3, r3, #2
 800b9ec:	220f      	movs	r2, #15
 800b9ee:	fa02 f303 	lsl.w	r3, r2, r3
 800b9f2:	43db      	mvns	r3, r3
 800b9f4:	69ba      	ldr	r2, [r7, #24]
 800b9f6:	4013      	ands	r3, r2
 800b9f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800b9fa:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800b9fc:	4a49      	ldr	r2, [pc, #292]	; (800bb24 <HAL_GPIO_Init+0x2f0>)
 800b9fe:	4293      	cmp	r3, r2
 800ba00:	d019      	beq.n	800ba36 <HAL_GPIO_Init+0x202>
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	4a48      	ldr	r2, [pc, #288]	; (800bb28 <HAL_GPIO_Init+0x2f4>)
 800ba06:	4293      	cmp	r3, r2
 800ba08:	d013      	beq.n	800ba32 <HAL_GPIO_Init+0x1fe>
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	4a47      	ldr	r2, [pc, #284]	; (800bb2c <HAL_GPIO_Init+0x2f8>)
 800ba0e:	4293      	cmp	r3, r2
 800ba10:	d00d      	beq.n	800ba2e <HAL_GPIO_Init+0x1fa>
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	4a46      	ldr	r2, [pc, #280]	; (800bb30 <HAL_GPIO_Init+0x2fc>)
 800ba16:	4293      	cmp	r3, r2
 800ba18:	d007      	beq.n	800ba2a <HAL_GPIO_Init+0x1f6>
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	4a45      	ldr	r2, [pc, #276]	; (800bb34 <HAL_GPIO_Init+0x300>)
=======
 800b9fc:	4a49      	ldr	r2, [pc, #292]	@ (800bb24 <HAL_GPIO_Init+0x2f0>)
 800b9fe:	4293      	cmp	r3, r2
 800ba00:	d019      	beq.n	800ba36 <HAL_GPIO_Init+0x202>
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	4a48      	ldr	r2, [pc, #288]	@ (800bb28 <HAL_GPIO_Init+0x2f4>)
 800ba06:	4293      	cmp	r3, r2
 800ba08:	d013      	beq.n	800ba32 <HAL_GPIO_Init+0x1fe>
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	4a47      	ldr	r2, [pc, #284]	@ (800bb2c <HAL_GPIO_Init+0x2f8>)
 800ba0e:	4293      	cmp	r3, r2
 800ba10:	d00d      	beq.n	800ba2e <HAL_GPIO_Init+0x1fa>
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	4a46      	ldr	r2, [pc, #280]	@ (800bb30 <HAL_GPIO_Init+0x2fc>)
 800ba16:	4293      	cmp	r3, r2
 800ba18:	d007      	beq.n	800ba2a <HAL_GPIO_Init+0x1f6>
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	4a45      	ldr	r2, [pc, #276]	@ (800bb34 <HAL_GPIO_Init+0x300>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ba1e:	4293      	cmp	r3, r2
 800ba20:	d101      	bne.n	800ba26 <HAL_GPIO_Init+0x1f2>
 800ba22:	2304      	movs	r3, #4
 800ba24:	e008      	b.n	800ba38 <HAL_GPIO_Init+0x204>
 800ba26:	2307      	movs	r3, #7
 800ba28:	e006      	b.n	800ba38 <HAL_GPIO_Init+0x204>
 800ba2a:	2303      	movs	r3, #3
 800ba2c:	e004      	b.n	800ba38 <HAL_GPIO_Init+0x204>
 800ba2e:	2302      	movs	r3, #2
 800ba30:	e002      	b.n	800ba38 <HAL_GPIO_Init+0x204>
 800ba32:	2301      	movs	r3, #1
 800ba34:	e000      	b.n	800ba38 <HAL_GPIO_Init+0x204>
 800ba36:	2300      	movs	r3, #0
 800ba38:	69fa      	ldr	r2, [r7, #28]
 800ba3a:	f002 0203 	and.w	r2, r2, #3
 800ba3e:	0092      	lsls	r2, r2, #2
 800ba40:	4093      	lsls	r3, r2
 800ba42:	69ba      	ldr	r2, [r7, #24]
 800ba44:	4313      	orrs	r3, r2
 800ba46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
<<<<<<< HEAD
 800ba48:	4935      	ldr	r1, [pc, #212]	; (800bb20 <HAL_GPIO_Init+0x2ec>)
=======
 800ba48:	4935      	ldr	r1, [pc, #212]	@ (800bb20 <HAL_GPIO_Init+0x2ec>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ba4a:	69fb      	ldr	r3, [r7, #28]
 800ba4c:	089b      	lsrs	r3, r3, #2
 800ba4e:	3302      	adds	r3, #2
 800ba50:	69ba      	ldr	r2, [r7, #24]
 800ba52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
<<<<<<< HEAD
 800ba56:	4b38      	ldr	r3, [pc, #224]	; (800bb38 <HAL_GPIO_Init+0x304>)
=======
 800ba56:	4b38      	ldr	r3, [pc, #224]	@ (800bb38 <HAL_GPIO_Init+0x304>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ba58:	689b      	ldr	r3, [r3, #8]
 800ba5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ba5c:	693b      	ldr	r3, [r7, #16]
 800ba5e:	43db      	mvns	r3, r3
 800ba60:	69ba      	ldr	r2, [r7, #24]
 800ba62:	4013      	ands	r3, r2
 800ba64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800ba66:	683b      	ldr	r3, [r7, #0]
 800ba68:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800ba6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
=======
 800ba6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d003      	beq.n	800ba7a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800ba72:	69ba      	ldr	r2, [r7, #24]
 800ba74:	693b      	ldr	r3, [r7, #16]
 800ba76:	4313      	orrs	r3, r2
 800ba78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
<<<<<<< HEAD
 800ba7a:	4a2f      	ldr	r2, [pc, #188]	; (800bb38 <HAL_GPIO_Init+0x304>)
=======
 800ba7a:	4a2f      	ldr	r2, [pc, #188]	@ (800bb38 <HAL_GPIO_Init+0x304>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ba7c:	69bb      	ldr	r3, [r7, #24]
 800ba7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
<<<<<<< HEAD
 800ba80:	4b2d      	ldr	r3, [pc, #180]	; (800bb38 <HAL_GPIO_Init+0x304>)
=======
 800ba80:	4b2d      	ldr	r3, [pc, #180]	@ (800bb38 <HAL_GPIO_Init+0x304>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ba82:	68db      	ldr	r3, [r3, #12]
 800ba84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ba86:	693b      	ldr	r3, [r7, #16]
 800ba88:	43db      	mvns	r3, r3
 800ba8a:	69ba      	ldr	r2, [r7, #24]
 800ba8c:	4013      	ands	r3, r2
 800ba8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800ba90:	683b      	ldr	r3, [r7, #0]
 800ba92:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800ba94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
=======
 800ba94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d003      	beq.n	800baa4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800ba9c:	69ba      	ldr	r2, [r7, #24]
 800ba9e:	693b      	ldr	r3, [r7, #16]
 800baa0:	4313      	orrs	r3, r2
 800baa2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
<<<<<<< HEAD
 800baa4:	4a24      	ldr	r2, [pc, #144]	; (800bb38 <HAL_GPIO_Init+0x304>)
=======
 800baa4:	4a24      	ldr	r2, [pc, #144]	@ (800bb38 <HAL_GPIO_Init+0x304>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800baa6:	69bb      	ldr	r3, [r7, #24]
 800baa8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
<<<<<<< HEAD
 800baaa:	4b23      	ldr	r3, [pc, #140]	; (800bb38 <HAL_GPIO_Init+0x304>)
=======
 800baaa:	4b23      	ldr	r3, [pc, #140]	@ (800bb38 <HAL_GPIO_Init+0x304>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800baac:	685b      	ldr	r3, [r3, #4]
 800baae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bab0:	693b      	ldr	r3, [r7, #16]
 800bab2:	43db      	mvns	r3, r3
 800bab4:	69ba      	ldr	r2, [r7, #24]
 800bab6:	4013      	ands	r3, r2
 800bab8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800baba:	683b      	ldr	r3, [r7, #0]
 800babc:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800babe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
=======
 800babe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d003      	beq.n	800bace <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800bac6:	69ba      	ldr	r2, [r7, #24]
 800bac8:	693b      	ldr	r3, [r7, #16]
 800baca:	4313      	orrs	r3, r2
 800bacc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
<<<<<<< HEAD
 800bace:	4a1a      	ldr	r2, [pc, #104]	; (800bb38 <HAL_GPIO_Init+0x304>)
=======
 800bace:	4a1a      	ldr	r2, [pc, #104]	@ (800bb38 <HAL_GPIO_Init+0x304>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bad0:	69bb      	ldr	r3, [r7, #24]
 800bad2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
<<<<<<< HEAD
 800bad4:	4b18      	ldr	r3, [pc, #96]	; (800bb38 <HAL_GPIO_Init+0x304>)
=======
 800bad4:	4b18      	ldr	r3, [pc, #96]	@ (800bb38 <HAL_GPIO_Init+0x304>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800bada:	693b      	ldr	r3, [r7, #16]
 800badc:	43db      	mvns	r3, r3
 800bade:	69ba      	ldr	r2, [r7, #24]
 800bae0:	4013      	ands	r3, r2
 800bae2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800bae4:	683b      	ldr	r3, [r7, #0]
 800bae6:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800bae8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
=======
 800bae8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800baec:	2b00      	cmp	r3, #0
 800baee:	d003      	beq.n	800baf8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800baf0:	69ba      	ldr	r2, [r7, #24]
 800baf2:	693b      	ldr	r3, [r7, #16]
 800baf4:	4313      	orrs	r3, r2
 800baf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
<<<<<<< HEAD
 800baf8:	4a0f      	ldr	r2, [pc, #60]	; (800bb38 <HAL_GPIO_Init+0x304>)
=======
 800baf8:	4a0f      	ldr	r2, [pc, #60]	@ (800bb38 <HAL_GPIO_Init+0x304>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bafa:	69bb      	ldr	r3, [r7, #24]
 800bafc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800bafe:	69fb      	ldr	r3, [r7, #28]
 800bb00:	3301      	adds	r3, #1
 800bb02:	61fb      	str	r3, [r7, #28]
 800bb04:	69fb      	ldr	r3, [r7, #28]
 800bb06:	2b0f      	cmp	r3, #15
 800bb08:	f67f aea2 	bls.w	800b850 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800bb0c:	bf00      	nop
 800bb0e:	bf00      	nop
<<<<<<< HEAD
 800bb10:	3724      	adds	r7, #36	; 0x24
=======
 800bb10:	3724      	adds	r7, #36	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bb12:	46bd      	mov	sp, r7
 800bb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb18:	4770      	bx	lr
 800bb1a:	bf00      	nop
 800bb1c:	40023800 	.word	0x40023800
 800bb20:	40013800 	.word	0x40013800
 800bb24:	40020000 	.word	0x40020000
 800bb28:	40020400 	.word	0x40020400
 800bb2c:	40020800 	.word	0x40020800
 800bb30:	40020c00 	.word	0x40020c00
 800bb34:	40021000 	.word	0x40021000
 800bb38:	40013c00 	.word	0x40013c00

0800bb3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800bb3c:	b480      	push	{r7}
 800bb3e:	b083      	sub	sp, #12
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
 800bb44:	460b      	mov	r3, r1
 800bb46:	807b      	strh	r3, [r7, #2]
 800bb48:	4613      	mov	r3, r2
 800bb4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800bb4c:	787b      	ldrb	r3, [r7, #1]
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d003      	beq.n	800bb5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800bb52:	887a      	ldrh	r2, [r7, #2]
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800bb58:	e003      	b.n	800bb62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800bb5a:	887b      	ldrh	r3, [r7, #2]
 800bb5c:	041a      	lsls	r2, r3, #16
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	619a      	str	r2, [r3, #24]
}
 800bb62:	bf00      	nop
 800bb64:	370c      	adds	r7, #12
 800bb66:	46bd      	mov	sp, r7
 800bb68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6c:	4770      	bx	lr
	...

0800bb70 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800bb70:	b580      	push	{r7, lr}
 800bb72:	b086      	sub	sp, #24
 800bb74:	af00      	add	r7, sp, #0
 800bb76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d101      	bne.n	800bb82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800bb7e:	2301      	movs	r3, #1
 800bb80:	e267      	b.n	800c052 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	f003 0301 	and.w	r3, r3, #1
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d075      	beq.n	800bc7a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
<<<<<<< HEAD
 800bb8e:	4b88      	ldr	r3, [pc, #544]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
=======
 800bb8e:	4b88      	ldr	r3, [pc, #544]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bb90:	689b      	ldr	r3, [r3, #8]
 800bb92:	f003 030c 	and.w	r3, r3, #12
 800bb96:	2b04      	cmp	r3, #4
 800bb98:	d00c      	beq.n	800bbb4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
<<<<<<< HEAD
 800bb9a:	4b85      	ldr	r3, [pc, #532]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
=======
 800bb9a:	4b85      	ldr	r3, [pc, #532]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bb9c:	689b      	ldr	r3, [r3, #8]
 800bb9e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800bba2:	2b08      	cmp	r3, #8
 800bba4:	d112      	bne.n	800bbcc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
<<<<<<< HEAD
 800bba6:	4b82      	ldr	r3, [pc, #520]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bba8:	685b      	ldr	r3, [r3, #4]
 800bbaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bbae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bbb2:	d10b      	bne.n	800bbcc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bbb4:	4b7e      	ldr	r3, [pc, #504]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
=======
 800bba6:	4b82      	ldr	r3, [pc, #520]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bba8:	685b      	ldr	r3, [r3, #4]
 800bbaa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bbae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bbb2:	d10b      	bne.n	800bbcc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bbb4:	4b7e      	ldr	r3, [pc, #504]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d05b      	beq.n	800bc78 <HAL_RCC_OscConfig+0x108>
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	685b      	ldr	r3, [r3, #4]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d157      	bne.n	800bc78 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800bbc8:	2301      	movs	r3, #1
 800bbca:	e242      	b.n	800c052 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800bbd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bbd4:	d106      	bne.n	800bbe4 <HAL_RCC_OscConfig+0x74>
 800bbd6:	4b76      	ldr	r3, [pc, #472]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	4a75      	ldr	r2, [pc, #468]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bbdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
=======
 800bbd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bbd4:	d106      	bne.n	800bbe4 <HAL_RCC_OscConfig+0x74>
 800bbd6:	4b76      	ldr	r3, [pc, #472]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	4a75      	ldr	r2, [pc, #468]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bbdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bbe0:	6013      	str	r3, [r2, #0]
 800bbe2:	e01d      	b.n	800bc20 <HAL_RCC_OscConfig+0xb0>
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800bbe8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800bbec:	d10c      	bne.n	800bc08 <HAL_RCC_OscConfig+0x98>
 800bbee:	4b70      	ldr	r3, [pc, #448]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	4a6f      	ldr	r2, [pc, #444]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bbf4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800bbf8:	6013      	str	r3, [r2, #0]
 800bbfa:	4b6d      	ldr	r3, [pc, #436]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	4a6c      	ldr	r2, [pc, #432]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bc00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bc04:	6013      	str	r3, [r2, #0]
 800bc06:	e00b      	b.n	800bc20 <HAL_RCC_OscConfig+0xb0>
 800bc08:	4b69      	ldr	r3, [pc, #420]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	4a68      	ldr	r2, [pc, #416]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bc0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bc12:	6013      	str	r3, [r2, #0]
 800bc14:	4b66      	ldr	r3, [pc, #408]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	4a65      	ldr	r2, [pc, #404]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bc1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
=======
 800bbe8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bbec:	d10c      	bne.n	800bc08 <HAL_RCC_OscConfig+0x98>
 800bbee:	4b70      	ldr	r3, [pc, #448]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	4a6f      	ldr	r2, [pc, #444]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bbf4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800bbf8:	6013      	str	r3, [r2, #0]
 800bbfa:	4b6d      	ldr	r3, [pc, #436]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	4a6c      	ldr	r2, [pc, #432]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bc00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bc04:	6013      	str	r3, [r2, #0]
 800bc06:	e00b      	b.n	800bc20 <HAL_RCC_OscConfig+0xb0>
 800bc08:	4b69      	ldr	r3, [pc, #420]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	4a68      	ldr	r2, [pc, #416]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bc0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bc12:	6013      	str	r3, [r2, #0]
 800bc14:	4b66      	ldr	r3, [pc, #408]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	4a65      	ldr	r2, [pc, #404]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bc1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bc1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	685b      	ldr	r3, [r3, #4]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d013      	beq.n	800bc50 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800bc28:	f7fe fcde 	bl	800a5e8 <HAL_GetTick>
 800bc2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bc2e:	e008      	b.n	800bc42 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800bc30:	f7fe fcda 	bl	800a5e8 <HAL_GetTick>
 800bc34:	4602      	mov	r2, r0
 800bc36:	693b      	ldr	r3, [r7, #16]
 800bc38:	1ad3      	subs	r3, r2, r3
<<<<<<< HEAD
 800bc3a:	2b64      	cmp	r3, #100	; 0x64
=======
 800bc3a:	2b64      	cmp	r3, #100	@ 0x64
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bc3c:	d901      	bls.n	800bc42 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800bc3e:	2303      	movs	r3, #3
 800bc40:	e207      	b.n	800c052 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
<<<<<<< HEAD
 800bc42:	4b5b      	ldr	r3, [pc, #364]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
=======
 800bc42:	4b5b      	ldr	r3, [pc, #364]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d0f0      	beq.n	800bc30 <HAL_RCC_OscConfig+0xc0>
 800bc4e:	e014      	b.n	800bc7a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800bc50:	f7fe fcca 	bl	800a5e8 <HAL_GetTick>
 800bc54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800bc56:	e008      	b.n	800bc6a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800bc58:	f7fe fcc6 	bl	800a5e8 <HAL_GetTick>
 800bc5c:	4602      	mov	r2, r0
 800bc5e:	693b      	ldr	r3, [r7, #16]
 800bc60:	1ad3      	subs	r3, r2, r3
<<<<<<< HEAD
 800bc62:	2b64      	cmp	r3, #100	; 0x64
=======
 800bc62:	2b64      	cmp	r3, #100	@ 0x64
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bc64:	d901      	bls.n	800bc6a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800bc66:	2303      	movs	r3, #3
 800bc68:	e1f3      	b.n	800c052 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
<<<<<<< HEAD
 800bc6a:	4b51      	ldr	r3, [pc, #324]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
=======
 800bc6a:	4b51      	ldr	r3, [pc, #324]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d1f0      	bne.n	800bc58 <HAL_RCC_OscConfig+0xe8>
 800bc76:	e000      	b.n	800bc7a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bc78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	f003 0302 	and.w	r3, r3, #2
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d063      	beq.n	800bd4e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
<<<<<<< HEAD
 800bc86:	4b4a      	ldr	r3, [pc, #296]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
=======
 800bc86:	4b4a      	ldr	r3, [pc, #296]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bc88:	689b      	ldr	r3, [r3, #8]
 800bc8a:	f003 030c 	and.w	r3, r3, #12
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d00b      	beq.n	800bcaa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
<<<<<<< HEAD
 800bc92:	4b47      	ldr	r3, [pc, #284]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
=======
 800bc92:	4b47      	ldr	r3, [pc, #284]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bc94:	689b      	ldr	r3, [r3, #8]
 800bc96:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800bc9a:	2b08      	cmp	r3, #8
 800bc9c:	d11c      	bne.n	800bcd8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
<<<<<<< HEAD
 800bc9e:	4b44      	ldr	r3, [pc, #272]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bca0:	685b      	ldr	r3, [r3, #4]
 800bca2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
=======
 800bc9e:	4b44      	ldr	r3, [pc, #272]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bca0:	685b      	ldr	r3, [r3, #4]
 800bca2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d116      	bne.n	800bcd8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
<<<<<<< HEAD
 800bcaa:	4b41      	ldr	r3, [pc, #260]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
=======
 800bcaa:	4b41      	ldr	r3, [pc, #260]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	f003 0302 	and.w	r3, r3, #2
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d005      	beq.n	800bcc2 <HAL_RCC_OscConfig+0x152>
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	68db      	ldr	r3, [r3, #12]
 800bcba:	2b01      	cmp	r3, #1
 800bcbc:	d001      	beq.n	800bcc2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800bcbe:	2301      	movs	r3, #1
 800bcc0:	e1c7      	b.n	800c052 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
<<<<<<< HEAD
 800bcc2:	4b3b      	ldr	r3, [pc, #236]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	691b      	ldr	r3, [r3, #16]
 800bcce:	00db      	lsls	r3, r3, #3
 800bcd0:	4937      	ldr	r1, [pc, #220]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
=======
 800bcc2:	4b3b      	ldr	r3, [pc, #236]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	691b      	ldr	r3, [r3, #16]
 800bcce:	00db      	lsls	r3, r3, #3
 800bcd0:	4937      	ldr	r1, [pc, #220]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bcd2:	4313      	orrs	r3, r2
 800bcd4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800bcd6:	e03a      	b.n	800bd4e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	68db      	ldr	r3, [r3, #12]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d020      	beq.n	800bd22 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
<<<<<<< HEAD
 800bce0:	4b34      	ldr	r3, [pc, #208]	; (800bdb4 <HAL_RCC_OscConfig+0x244>)
=======
 800bce0:	4b34      	ldr	r3, [pc, #208]	@ (800bdb4 <HAL_RCC_OscConfig+0x244>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bce2:	2201      	movs	r2, #1
 800bce4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bce6:	f7fe fc7f 	bl	800a5e8 <HAL_GetTick>
 800bcea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bcec:	e008      	b.n	800bd00 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800bcee:	f7fe fc7b 	bl	800a5e8 <HAL_GetTick>
 800bcf2:	4602      	mov	r2, r0
 800bcf4:	693b      	ldr	r3, [r7, #16]
 800bcf6:	1ad3      	subs	r3, r2, r3
 800bcf8:	2b02      	cmp	r3, #2
 800bcfa:	d901      	bls.n	800bd00 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800bcfc:	2303      	movs	r3, #3
 800bcfe:	e1a8      	b.n	800c052 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
<<<<<<< HEAD
 800bd00:	4b2b      	ldr	r3, [pc, #172]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
=======
 800bd00:	4b2b      	ldr	r3, [pc, #172]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	f003 0302 	and.w	r3, r3, #2
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d0f0      	beq.n	800bcee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
<<<<<<< HEAD
 800bd0c:	4b28      	ldr	r3, [pc, #160]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	691b      	ldr	r3, [r3, #16]
 800bd18:	00db      	lsls	r3, r3, #3
 800bd1a:	4925      	ldr	r1, [pc, #148]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
=======
 800bd0c:	4b28      	ldr	r3, [pc, #160]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	691b      	ldr	r3, [r3, #16]
 800bd18:	00db      	lsls	r3, r3, #3
 800bd1a:	4925      	ldr	r1, [pc, #148]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bd1c:	4313      	orrs	r3, r2
 800bd1e:	600b      	str	r3, [r1, #0]
 800bd20:	e015      	b.n	800bd4e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
<<<<<<< HEAD
 800bd22:	4b24      	ldr	r3, [pc, #144]	; (800bdb4 <HAL_RCC_OscConfig+0x244>)
=======
 800bd22:	4b24      	ldr	r3, [pc, #144]	@ (800bdb4 <HAL_RCC_OscConfig+0x244>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bd24:	2200      	movs	r2, #0
 800bd26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd28:	f7fe fc5e 	bl	800a5e8 <HAL_GetTick>
 800bd2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800bd2e:	e008      	b.n	800bd42 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800bd30:	f7fe fc5a 	bl	800a5e8 <HAL_GetTick>
 800bd34:	4602      	mov	r2, r0
 800bd36:	693b      	ldr	r3, [r7, #16]
 800bd38:	1ad3      	subs	r3, r2, r3
 800bd3a:	2b02      	cmp	r3, #2
 800bd3c:	d901      	bls.n	800bd42 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800bd3e:	2303      	movs	r3, #3
 800bd40:	e187      	b.n	800c052 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
<<<<<<< HEAD
 800bd42:	4b1b      	ldr	r3, [pc, #108]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
=======
 800bd42:	4b1b      	ldr	r3, [pc, #108]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	f003 0302 	and.w	r3, r3, #2
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d1f0      	bne.n	800bd30 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	f003 0308 	and.w	r3, r3, #8
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d036      	beq.n	800bdc8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	695b      	ldr	r3, [r3, #20]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d016      	beq.n	800bd90 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
<<<<<<< HEAD
 800bd62:	4b15      	ldr	r3, [pc, #84]	; (800bdb8 <HAL_RCC_OscConfig+0x248>)
=======
 800bd62:	4b15      	ldr	r3, [pc, #84]	@ (800bdb8 <HAL_RCC_OscConfig+0x248>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bd64:	2201      	movs	r2, #1
 800bd66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bd68:	f7fe fc3e 	bl	800a5e8 <HAL_GetTick>
 800bd6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800bd6e:	e008      	b.n	800bd82 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800bd70:	f7fe fc3a 	bl	800a5e8 <HAL_GetTick>
 800bd74:	4602      	mov	r2, r0
 800bd76:	693b      	ldr	r3, [r7, #16]
 800bd78:	1ad3      	subs	r3, r2, r3
 800bd7a:	2b02      	cmp	r3, #2
 800bd7c:	d901      	bls.n	800bd82 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800bd7e:	2303      	movs	r3, #3
 800bd80:	e167      	b.n	800c052 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
<<<<<<< HEAD
 800bd82:	4b0b      	ldr	r3, [pc, #44]	; (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bd84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
=======
 800bd82:	4b0b      	ldr	r3, [pc, #44]	@ (800bdb0 <HAL_RCC_OscConfig+0x240>)
 800bd84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bd86:	f003 0302 	and.w	r3, r3, #2
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d0f0      	beq.n	800bd70 <HAL_RCC_OscConfig+0x200>
 800bd8e:	e01b      	b.n	800bdc8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
<<<<<<< HEAD
 800bd90:	4b09      	ldr	r3, [pc, #36]	; (800bdb8 <HAL_RCC_OscConfig+0x248>)
=======
 800bd90:	4b09      	ldr	r3, [pc, #36]	@ (800bdb8 <HAL_RCC_OscConfig+0x248>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bd92:	2200      	movs	r2, #0
 800bd94:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800bd96:	f7fe fc27 	bl	800a5e8 <HAL_GetTick>
 800bd9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800bd9c:	e00e      	b.n	800bdbc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800bd9e:	f7fe fc23 	bl	800a5e8 <HAL_GetTick>
 800bda2:	4602      	mov	r2, r0
 800bda4:	693b      	ldr	r3, [r7, #16]
 800bda6:	1ad3      	subs	r3, r2, r3
 800bda8:	2b02      	cmp	r3, #2
 800bdaa:	d907      	bls.n	800bdbc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800bdac:	2303      	movs	r3, #3
 800bdae:	e150      	b.n	800c052 <HAL_RCC_OscConfig+0x4e2>
 800bdb0:	40023800 	.word	0x40023800
 800bdb4:	42470000 	.word	0x42470000
 800bdb8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
<<<<<<< HEAD
 800bdbc:	4b88      	ldr	r3, [pc, #544]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800bdbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
=======
 800bdbc:	4b88      	ldr	r3, [pc, #544]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800bdbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bdc0:	f003 0302 	and.w	r3, r3, #2
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d1ea      	bne.n	800bd9e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	f003 0304 	and.w	r3, r3, #4
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	f000 8097 	beq.w	800bf04 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bdd6:	2300      	movs	r3, #0
 800bdd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
<<<<<<< HEAD
 800bdda:	4b81      	ldr	r3, [pc, #516]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800bddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
=======
 800bdda:	4b81      	ldr	r3, [pc, #516]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800bddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bdde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d10f      	bne.n	800be06 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bde6:	2300      	movs	r3, #0
 800bde8:	60bb      	str	r3, [r7, #8]
<<<<<<< HEAD
 800bdea:	4b7d      	ldr	r3, [pc, #500]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800bdec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdee:	4a7c      	ldr	r2, [pc, #496]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800bdf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bdf4:	6413      	str	r3, [r2, #64]	; 0x40
 800bdf6:	4b7a      	ldr	r3, [pc, #488]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800bdf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bdfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
=======
 800bdea:	4b7d      	ldr	r3, [pc, #500]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800bdec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bdee:	4a7c      	ldr	r2, [pc, #496]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800bdf0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bdf4:	6413      	str	r3, [r2, #64]	@ 0x40
 800bdf6:	4b7a      	ldr	r3, [pc, #488]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800bdf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bdfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bdfe:	60bb      	str	r3, [r7, #8]
 800be00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800be02:	2301      	movs	r3, #1
 800be04:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
<<<<<<< HEAD
 800be06:	4b77      	ldr	r3, [pc, #476]	; (800bfe4 <HAL_RCC_OscConfig+0x474>)
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
=======
 800be06:	4b77      	ldr	r3, [pc, #476]	@ (800bfe4 <HAL_RCC_OscConfig+0x474>)
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d118      	bne.n	800be44 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
<<<<<<< HEAD
 800be12:	4b74      	ldr	r3, [pc, #464]	; (800bfe4 <HAL_RCC_OscConfig+0x474>)
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	4a73      	ldr	r2, [pc, #460]	; (800bfe4 <HAL_RCC_OscConfig+0x474>)
 800be18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
=======
 800be12:	4b74      	ldr	r3, [pc, #464]	@ (800bfe4 <HAL_RCC_OscConfig+0x474>)
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	4a73      	ldr	r2, [pc, #460]	@ (800bfe4 <HAL_RCC_OscConfig+0x474>)
 800be18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800be1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800be1e:	f7fe fbe3 	bl	800a5e8 <HAL_GetTick>
 800be22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800be24:	e008      	b.n	800be38 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800be26:	f7fe fbdf 	bl	800a5e8 <HAL_GetTick>
 800be2a:	4602      	mov	r2, r0
 800be2c:	693b      	ldr	r3, [r7, #16]
 800be2e:	1ad3      	subs	r3, r2, r3
 800be30:	2b02      	cmp	r3, #2
 800be32:	d901      	bls.n	800be38 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800be34:	2303      	movs	r3, #3
 800be36:	e10c      	b.n	800c052 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
<<<<<<< HEAD
 800be38:	4b6a      	ldr	r3, [pc, #424]	; (800bfe4 <HAL_RCC_OscConfig+0x474>)
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
=======
 800be38:	4b6a      	ldr	r3, [pc, #424]	@ (800bfe4 <HAL_RCC_OscConfig+0x474>)
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800be40:	2b00      	cmp	r3, #0
 800be42:	d0f0      	beq.n	800be26 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	689b      	ldr	r3, [r3, #8]
 800be48:	2b01      	cmp	r3, #1
 800be4a:	d106      	bne.n	800be5a <HAL_RCC_OscConfig+0x2ea>
<<<<<<< HEAD
 800be4c:	4b64      	ldr	r3, [pc, #400]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800be4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800be50:	4a63      	ldr	r2, [pc, #396]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800be52:	f043 0301 	orr.w	r3, r3, #1
 800be56:	6713      	str	r3, [r2, #112]	; 0x70
=======
 800be4c:	4b64      	ldr	r3, [pc, #400]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800be4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be50:	4a63      	ldr	r2, [pc, #396]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800be52:	f043 0301 	orr.w	r3, r3, #1
 800be56:	6713      	str	r3, [r2, #112]	@ 0x70
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800be58:	e01c      	b.n	800be94 <HAL_RCC_OscConfig+0x324>
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	689b      	ldr	r3, [r3, #8]
 800be5e:	2b05      	cmp	r3, #5
 800be60:	d10c      	bne.n	800be7c <HAL_RCC_OscConfig+0x30c>
<<<<<<< HEAD
 800be62:	4b5f      	ldr	r3, [pc, #380]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800be64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800be66:	4a5e      	ldr	r2, [pc, #376]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800be68:	f043 0304 	orr.w	r3, r3, #4
 800be6c:	6713      	str	r3, [r2, #112]	; 0x70
 800be6e:	4b5c      	ldr	r3, [pc, #368]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800be70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800be72:	4a5b      	ldr	r2, [pc, #364]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800be74:	f043 0301 	orr.w	r3, r3, #1
 800be78:	6713      	str	r3, [r2, #112]	; 0x70
 800be7a:	e00b      	b.n	800be94 <HAL_RCC_OscConfig+0x324>
 800be7c:	4b58      	ldr	r3, [pc, #352]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800be7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800be80:	4a57      	ldr	r2, [pc, #348]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800be82:	f023 0301 	bic.w	r3, r3, #1
 800be86:	6713      	str	r3, [r2, #112]	; 0x70
 800be88:	4b55      	ldr	r3, [pc, #340]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800be8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800be8c:	4a54      	ldr	r2, [pc, #336]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800be8e:	f023 0304 	bic.w	r3, r3, #4
 800be92:	6713      	str	r3, [r2, #112]	; 0x70
=======
 800be62:	4b5f      	ldr	r3, [pc, #380]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800be64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be66:	4a5e      	ldr	r2, [pc, #376]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800be68:	f043 0304 	orr.w	r3, r3, #4
 800be6c:	6713      	str	r3, [r2, #112]	@ 0x70
 800be6e:	4b5c      	ldr	r3, [pc, #368]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800be70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be72:	4a5b      	ldr	r2, [pc, #364]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800be74:	f043 0301 	orr.w	r3, r3, #1
 800be78:	6713      	str	r3, [r2, #112]	@ 0x70
 800be7a:	e00b      	b.n	800be94 <HAL_RCC_OscConfig+0x324>
 800be7c:	4b58      	ldr	r3, [pc, #352]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800be7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be80:	4a57      	ldr	r2, [pc, #348]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800be82:	f023 0301 	bic.w	r3, r3, #1
 800be86:	6713      	str	r3, [r2, #112]	@ 0x70
 800be88:	4b55      	ldr	r3, [pc, #340]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800be8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be8c:	4a54      	ldr	r2, [pc, #336]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800be8e:	f023 0304 	bic.w	r3, r3, #4
 800be92:	6713      	str	r3, [r2, #112]	@ 0x70
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	689b      	ldr	r3, [r3, #8]
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d015      	beq.n	800bec8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800be9c:	f7fe fba4 	bl	800a5e8 <HAL_GetTick>
 800bea0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bea2:	e00a      	b.n	800beba <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bea4:	f7fe fba0 	bl	800a5e8 <HAL_GetTick>
 800bea8:	4602      	mov	r2, r0
 800beaa:	693b      	ldr	r3, [r7, #16]
 800beac:	1ad3      	subs	r3, r2, r3
<<<<<<< HEAD
 800beae:	f241 3288 	movw	r2, #5000	; 0x1388
=======
 800beae:	f241 3288 	movw	r2, #5000	@ 0x1388
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800beb2:	4293      	cmp	r3, r2
 800beb4:	d901      	bls.n	800beba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800beb6:	2303      	movs	r3, #3
 800beb8:	e0cb      	b.n	800c052 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
<<<<<<< HEAD
 800beba:	4b49      	ldr	r3, [pc, #292]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800bebc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
=======
 800beba:	4b49      	ldr	r3, [pc, #292]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800bebc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bebe:	f003 0302 	and.w	r3, r3, #2
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d0ee      	beq.n	800bea4 <HAL_RCC_OscConfig+0x334>
 800bec6:	e014      	b.n	800bef2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800bec8:	f7fe fb8e 	bl	800a5e8 <HAL_GetTick>
 800becc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800bece:	e00a      	b.n	800bee6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bed0:	f7fe fb8a 	bl	800a5e8 <HAL_GetTick>
 800bed4:	4602      	mov	r2, r0
 800bed6:	693b      	ldr	r3, [r7, #16]
 800bed8:	1ad3      	subs	r3, r2, r3
<<<<<<< HEAD
 800beda:	f241 3288 	movw	r2, #5000	; 0x1388
=======
 800beda:	f241 3288 	movw	r2, #5000	@ 0x1388
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bede:	4293      	cmp	r3, r2
 800bee0:	d901      	bls.n	800bee6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800bee2:	2303      	movs	r3, #3
 800bee4:	e0b5      	b.n	800c052 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
<<<<<<< HEAD
 800bee6:	4b3e      	ldr	r3, [pc, #248]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800bee8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
=======
 800bee6:	4b3e      	ldr	r3, [pc, #248]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800bee8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800beea:	f003 0302 	and.w	r3, r3, #2
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d1ee      	bne.n	800bed0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800bef2:	7dfb      	ldrb	r3, [r7, #23]
 800bef4:	2b01      	cmp	r3, #1
 800bef6:	d105      	bne.n	800bf04 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
<<<<<<< HEAD
 800bef8:	4b39      	ldr	r3, [pc, #228]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800befa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800befc:	4a38      	ldr	r2, [pc, #224]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800befe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bf02:	6413      	str	r3, [r2, #64]	; 0x40
=======
 800bef8:	4b39      	ldr	r3, [pc, #228]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800befa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800befc:	4a38      	ldr	r2, [pc, #224]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800befe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bf02:	6413      	str	r3, [r2, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	699b      	ldr	r3, [r3, #24]
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	f000 80a1 	beq.w	800c050 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
<<<<<<< HEAD
 800bf0e:	4b34      	ldr	r3, [pc, #208]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
=======
 800bf0e:	4b34      	ldr	r3, [pc, #208]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bf10:	689b      	ldr	r3, [r3, #8]
 800bf12:	f003 030c 	and.w	r3, r3, #12
 800bf16:	2b08      	cmp	r3, #8
 800bf18:	d05c      	beq.n	800bfd4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	699b      	ldr	r3, [r3, #24]
 800bf1e:	2b02      	cmp	r3, #2
 800bf20:	d141      	bne.n	800bfa6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
<<<<<<< HEAD
 800bf22:	4b31      	ldr	r3, [pc, #196]	; (800bfe8 <HAL_RCC_OscConfig+0x478>)
=======
 800bf22:	4b31      	ldr	r3, [pc, #196]	@ (800bfe8 <HAL_RCC_OscConfig+0x478>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bf24:	2200      	movs	r2, #0
 800bf26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800bf28:	f7fe fb5e 	bl	800a5e8 <HAL_GetTick>
 800bf2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bf2e:	e008      	b.n	800bf42 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800bf30:	f7fe fb5a 	bl	800a5e8 <HAL_GetTick>
 800bf34:	4602      	mov	r2, r0
 800bf36:	693b      	ldr	r3, [r7, #16]
 800bf38:	1ad3      	subs	r3, r2, r3
 800bf3a:	2b02      	cmp	r3, #2
 800bf3c:	d901      	bls.n	800bf42 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800bf3e:	2303      	movs	r3, #3
 800bf40:	e087      	b.n	800c052 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
<<<<<<< HEAD
 800bf42:	4b27      	ldr	r3, [pc, #156]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
=======
 800bf42:	4b27      	ldr	r3, [pc, #156]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d1f0      	bne.n	800bf30 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	69da      	ldr	r2, [r3, #28]
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	6a1b      	ldr	r3, [r3, #32]
 800bf56:	431a      	orrs	r2, r3
 800bf58:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800bf5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf5c:	019b      	lsls	r3, r3, #6
 800bf5e:	431a      	orrs	r2, r3
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
=======
 800bf5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf5c:	019b      	lsls	r3, r3, #6
 800bf5e:	431a      	orrs	r2, r3
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bf64:	085b      	lsrs	r3, r3, #1
 800bf66:	3b01      	subs	r3, #1
 800bf68:	041b      	lsls	r3, r3, #16
 800bf6a:	431a      	orrs	r2, r3
 800bf6c:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800bf6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf70:	061b      	lsls	r3, r3, #24
 800bf72:	491b      	ldr	r1, [pc, #108]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
=======
 800bf6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf70:	061b      	lsls	r3, r3, #24
 800bf72:	491b      	ldr	r1, [pc, #108]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bf74:	4313      	orrs	r3, r2
 800bf76:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
<<<<<<< HEAD
 800bf78:	4b1b      	ldr	r3, [pc, #108]	; (800bfe8 <HAL_RCC_OscConfig+0x478>)
=======
 800bf78:	4b1b      	ldr	r3, [pc, #108]	@ (800bfe8 <HAL_RCC_OscConfig+0x478>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bf7a:	2201      	movs	r2, #1
 800bf7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800bf7e:	f7fe fb33 	bl	800a5e8 <HAL_GetTick>
 800bf82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800bf84:	e008      	b.n	800bf98 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800bf86:	f7fe fb2f 	bl	800a5e8 <HAL_GetTick>
 800bf8a:	4602      	mov	r2, r0
 800bf8c:	693b      	ldr	r3, [r7, #16]
 800bf8e:	1ad3      	subs	r3, r2, r3
 800bf90:	2b02      	cmp	r3, #2
 800bf92:	d901      	bls.n	800bf98 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800bf94:	2303      	movs	r3, #3
 800bf96:	e05c      	b.n	800c052 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
<<<<<<< HEAD
 800bf98:	4b11      	ldr	r3, [pc, #68]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
=======
 800bf98:	4b11      	ldr	r3, [pc, #68]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d0f0      	beq.n	800bf86 <HAL_RCC_OscConfig+0x416>
 800bfa4:	e054      	b.n	800c050 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
<<<<<<< HEAD
 800bfa6:	4b10      	ldr	r3, [pc, #64]	; (800bfe8 <HAL_RCC_OscConfig+0x478>)
=======
 800bfa6:	4b10      	ldr	r3, [pc, #64]	@ (800bfe8 <HAL_RCC_OscConfig+0x478>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800bfac:	f7fe fb1c 	bl	800a5e8 <HAL_GetTick>
 800bfb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bfb2:	e008      	b.n	800bfc6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800bfb4:	f7fe fb18 	bl	800a5e8 <HAL_GetTick>
 800bfb8:	4602      	mov	r2, r0
 800bfba:	693b      	ldr	r3, [r7, #16]
 800bfbc:	1ad3      	subs	r3, r2, r3
 800bfbe:	2b02      	cmp	r3, #2
 800bfc0:	d901      	bls.n	800bfc6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800bfc2:	2303      	movs	r3, #3
 800bfc4:	e045      	b.n	800c052 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
<<<<<<< HEAD
 800bfc6:	4b06      	ldr	r3, [pc, #24]	; (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
=======
 800bfc6:	4b06      	ldr	r3, [pc, #24]	@ (800bfe0 <HAL_RCC_OscConfig+0x470>)
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d1f0      	bne.n	800bfb4 <HAL_RCC_OscConfig+0x444>
 800bfd2:	e03d      	b.n	800c050 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	699b      	ldr	r3, [r3, #24]
 800bfd8:	2b01      	cmp	r3, #1
 800bfda:	d107      	bne.n	800bfec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800bfdc:	2301      	movs	r3, #1
 800bfde:	e038      	b.n	800c052 <HAL_RCC_OscConfig+0x4e2>
 800bfe0:	40023800 	.word	0x40023800
 800bfe4:	40007000 	.word	0x40007000
 800bfe8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
<<<<<<< HEAD
 800bfec:	4b1b      	ldr	r3, [pc, #108]	; (800c05c <HAL_RCC_OscConfig+0x4ec>)
=======
 800bfec:	4b1b      	ldr	r3, [pc, #108]	@ (800c05c <HAL_RCC_OscConfig+0x4ec>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800bfee:	685b      	ldr	r3, [r3, #4]
 800bff0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	699b      	ldr	r3, [r3, #24]
 800bff6:	2b01      	cmp	r3, #1
 800bff8:	d028      	beq.n	800c04c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bffa:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800bffc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
=======
 800bffc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c004:	429a      	cmp	r2, r3
 800c006:	d121      	bne.n	800c04c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800c008:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c00a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
=======
 800c00a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c012:	429a      	cmp	r2, r3
 800c014:	d11a      	bne.n	800c04c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800c016:	68fa      	ldr	r2, [r7, #12]
<<<<<<< HEAD
 800c018:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800c01c:	4013      	ands	r3, r2
 800c01e:	687a      	ldr	r2, [r7, #4]
 800c020:	6a52      	ldr	r2, [r2, #36]	; 0x24
=======
 800c018:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800c01c:	4013      	ands	r3, r2
 800c01e:	687a      	ldr	r2, [r7, #4]
 800c020:	6a52      	ldr	r2, [r2, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c022:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800c024:	4293      	cmp	r3, r2
 800c026:	d111      	bne.n	800c04c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800c028:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c02a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
=======
 800c02a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c032:	085b      	lsrs	r3, r3, #1
 800c034:	3b01      	subs	r3, #1
 800c036:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800c038:	429a      	cmp	r2, r3
 800c03a:	d107      	bne.n	800c04c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800c03c:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c03e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	6adb      	ldr	r3, [r3, #44]	; 0x2c
=======
 800c03e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c046:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800c048:	429a      	cmp	r2, r3
 800c04a:	d001      	beq.n	800c050 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800c04c:	2301      	movs	r3, #1
 800c04e:	e000      	b.n	800c052 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800c050:	2300      	movs	r3, #0
}
 800c052:	4618      	mov	r0, r3
 800c054:	3718      	adds	r7, #24
 800c056:	46bd      	mov	sp, r7
 800c058:	bd80      	pop	{r7, pc}
 800c05a:	bf00      	nop
 800c05c:	40023800 	.word	0x40023800

0800c060 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c060:	b580      	push	{r7, lr}
 800c062:	b084      	sub	sp, #16
 800c064:	af00      	add	r7, sp, #0
 800c066:	6078      	str	r0, [r7, #4]
 800c068:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d101      	bne.n	800c074 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c070:	2301      	movs	r3, #1
 800c072:	e0cc      	b.n	800c20e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
<<<<<<< HEAD
 800c074:	4b68      	ldr	r3, [pc, #416]	; (800c218 <HAL_RCC_ClockConfig+0x1b8>)
=======
 800c074:	4b68      	ldr	r3, [pc, #416]	@ (800c218 <HAL_RCC_ClockConfig+0x1b8>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	f003 0307 	and.w	r3, r3, #7
 800c07c:	683a      	ldr	r2, [r7, #0]
 800c07e:	429a      	cmp	r2, r3
 800c080:	d90c      	bls.n	800c09c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
<<<<<<< HEAD
 800c082:	4b65      	ldr	r3, [pc, #404]	; (800c218 <HAL_RCC_ClockConfig+0x1b8>)
=======
 800c082:	4b65      	ldr	r3, [pc, #404]	@ (800c218 <HAL_RCC_ClockConfig+0x1b8>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c084:	683a      	ldr	r2, [r7, #0]
 800c086:	b2d2      	uxtb	r2, r2
 800c088:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
<<<<<<< HEAD
 800c08a:	4b63      	ldr	r3, [pc, #396]	; (800c218 <HAL_RCC_ClockConfig+0x1b8>)
=======
 800c08a:	4b63      	ldr	r3, [pc, #396]	@ (800c218 <HAL_RCC_ClockConfig+0x1b8>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	f003 0307 	and.w	r3, r3, #7
 800c092:	683a      	ldr	r2, [r7, #0]
 800c094:	429a      	cmp	r2, r3
 800c096:	d001      	beq.n	800c09c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800c098:	2301      	movs	r3, #1
 800c09a:	e0b8      	b.n	800c20e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	f003 0302 	and.w	r3, r3, #2
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d020      	beq.n	800c0ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	f003 0304 	and.w	r3, r3, #4
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d005      	beq.n	800c0c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
<<<<<<< HEAD
 800c0b4:	4b59      	ldr	r3, [pc, #356]	; (800c21c <HAL_RCC_ClockConfig+0x1bc>)
 800c0b6:	689b      	ldr	r3, [r3, #8]
 800c0b8:	4a58      	ldr	r2, [pc, #352]	; (800c21c <HAL_RCC_ClockConfig+0x1bc>)
 800c0ba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
=======
 800c0b4:	4b59      	ldr	r3, [pc, #356]	@ (800c21c <HAL_RCC_ClockConfig+0x1bc>)
 800c0b6:	689b      	ldr	r3, [r3, #8]
 800c0b8:	4a58      	ldr	r2, [pc, #352]	@ (800c21c <HAL_RCC_ClockConfig+0x1bc>)
 800c0ba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c0be:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	f003 0308 	and.w	r3, r3, #8
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d005      	beq.n	800c0d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
<<<<<<< HEAD
 800c0cc:	4b53      	ldr	r3, [pc, #332]	; (800c21c <HAL_RCC_ClockConfig+0x1bc>)
 800c0ce:	689b      	ldr	r3, [r3, #8]
 800c0d0:	4a52      	ldr	r2, [pc, #328]	; (800c21c <HAL_RCC_ClockConfig+0x1bc>)
 800c0d2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
=======
 800c0cc:	4b53      	ldr	r3, [pc, #332]	@ (800c21c <HAL_RCC_ClockConfig+0x1bc>)
 800c0ce:	689b      	ldr	r3, [r3, #8]
 800c0d0:	4a52      	ldr	r2, [pc, #328]	@ (800c21c <HAL_RCC_ClockConfig+0x1bc>)
 800c0d2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c0d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
<<<<<<< HEAD
 800c0d8:	4b50      	ldr	r3, [pc, #320]	; (800c21c <HAL_RCC_ClockConfig+0x1bc>)
 800c0da:	689b      	ldr	r3, [r3, #8]
 800c0dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	689b      	ldr	r3, [r3, #8]
 800c0e4:	494d      	ldr	r1, [pc, #308]	; (800c21c <HAL_RCC_ClockConfig+0x1bc>)
=======
 800c0d8:	4b50      	ldr	r3, [pc, #320]	@ (800c21c <HAL_RCC_ClockConfig+0x1bc>)
 800c0da:	689b      	ldr	r3, [r3, #8]
 800c0dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	689b      	ldr	r3, [r3, #8]
 800c0e4:	494d      	ldr	r1, [pc, #308]	@ (800c21c <HAL_RCC_ClockConfig+0x1bc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c0e6:	4313      	orrs	r3, r2
 800c0e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	f003 0301 	and.w	r3, r3, #1
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d044      	beq.n	800c180 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	685b      	ldr	r3, [r3, #4]
 800c0fa:	2b01      	cmp	r3, #1
 800c0fc:	d107      	bne.n	800c10e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
<<<<<<< HEAD
 800c0fe:	4b47      	ldr	r3, [pc, #284]	; (800c21c <HAL_RCC_ClockConfig+0x1bc>)
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
=======
 800c0fe:	4b47      	ldr	r3, [pc, #284]	@ (800c21c <HAL_RCC_ClockConfig+0x1bc>)
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c106:	2b00      	cmp	r3, #0
 800c108:	d119      	bne.n	800c13e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c10a:	2301      	movs	r3, #1
 800c10c:	e07f      	b.n	800c20e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	685b      	ldr	r3, [r3, #4]
 800c112:	2b02      	cmp	r3, #2
 800c114:	d003      	beq.n	800c11e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c11a:	2b03      	cmp	r3, #3
 800c11c:	d107      	bne.n	800c12e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
<<<<<<< HEAD
 800c11e:	4b3f      	ldr	r3, [pc, #252]	; (800c21c <HAL_RCC_ClockConfig+0x1bc>)
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
=======
 800c11e:	4b3f      	ldr	r3, [pc, #252]	@ (800c21c <HAL_RCC_ClockConfig+0x1bc>)
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c126:	2b00      	cmp	r3, #0
 800c128:	d109      	bne.n	800c13e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c12a:	2301      	movs	r3, #1
 800c12c:	e06f      	b.n	800c20e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
<<<<<<< HEAD
 800c12e:	4b3b      	ldr	r3, [pc, #236]	; (800c21c <HAL_RCC_ClockConfig+0x1bc>)
=======
 800c12e:	4b3b      	ldr	r3, [pc, #236]	@ (800c21c <HAL_RCC_ClockConfig+0x1bc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	f003 0302 	and.w	r3, r3, #2
 800c136:	2b00      	cmp	r3, #0
 800c138:	d101      	bne.n	800c13e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c13a:	2301      	movs	r3, #1
 800c13c:	e067      	b.n	800c20e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
<<<<<<< HEAD
 800c13e:	4b37      	ldr	r3, [pc, #220]	; (800c21c <HAL_RCC_ClockConfig+0x1bc>)
=======
 800c13e:	4b37      	ldr	r3, [pc, #220]	@ (800c21c <HAL_RCC_ClockConfig+0x1bc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c140:	689b      	ldr	r3, [r3, #8]
 800c142:	f023 0203 	bic.w	r2, r3, #3
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800c14a:	4934      	ldr	r1, [pc, #208]	; (800c21c <HAL_RCC_ClockConfig+0x1bc>)
=======
 800c14a:	4934      	ldr	r1, [pc, #208]	@ (800c21c <HAL_RCC_ClockConfig+0x1bc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c14c:	4313      	orrs	r3, r2
 800c14e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800c150:	f7fe fa4a 	bl	800a5e8 <HAL_GetTick>
 800c154:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c156:	e00a      	b.n	800c16e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c158:	f7fe fa46 	bl	800a5e8 <HAL_GetTick>
 800c15c:	4602      	mov	r2, r0
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	1ad3      	subs	r3, r2, r3
<<<<<<< HEAD
 800c162:	f241 3288 	movw	r2, #5000	; 0x1388
=======
 800c162:	f241 3288 	movw	r2, #5000	@ 0x1388
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c166:	4293      	cmp	r3, r2
 800c168:	d901      	bls.n	800c16e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800c16a:	2303      	movs	r3, #3
 800c16c:	e04f      	b.n	800c20e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
<<<<<<< HEAD
 800c16e:	4b2b      	ldr	r3, [pc, #172]	; (800c21c <HAL_RCC_ClockConfig+0x1bc>)
=======
 800c16e:	4b2b      	ldr	r3, [pc, #172]	@ (800c21c <HAL_RCC_ClockConfig+0x1bc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c170:	689b      	ldr	r3, [r3, #8]
 800c172:	f003 020c 	and.w	r2, r3, #12
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	685b      	ldr	r3, [r3, #4]
 800c17a:	009b      	lsls	r3, r3, #2
 800c17c:	429a      	cmp	r2, r3
 800c17e:	d1eb      	bne.n	800c158 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
<<<<<<< HEAD
 800c180:	4b25      	ldr	r3, [pc, #148]	; (800c218 <HAL_RCC_ClockConfig+0x1b8>)
=======
 800c180:	4b25      	ldr	r3, [pc, #148]	@ (800c218 <HAL_RCC_ClockConfig+0x1b8>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	f003 0307 	and.w	r3, r3, #7
 800c188:	683a      	ldr	r2, [r7, #0]
 800c18a:	429a      	cmp	r2, r3
 800c18c:	d20c      	bcs.n	800c1a8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
<<<<<<< HEAD
 800c18e:	4b22      	ldr	r3, [pc, #136]	; (800c218 <HAL_RCC_ClockConfig+0x1b8>)
=======
 800c18e:	4b22      	ldr	r3, [pc, #136]	@ (800c218 <HAL_RCC_ClockConfig+0x1b8>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c190:	683a      	ldr	r2, [r7, #0]
 800c192:	b2d2      	uxtb	r2, r2
 800c194:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
<<<<<<< HEAD
 800c196:	4b20      	ldr	r3, [pc, #128]	; (800c218 <HAL_RCC_ClockConfig+0x1b8>)
=======
 800c196:	4b20      	ldr	r3, [pc, #128]	@ (800c218 <HAL_RCC_ClockConfig+0x1b8>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	f003 0307 	and.w	r3, r3, #7
 800c19e:	683a      	ldr	r2, [r7, #0]
 800c1a0:	429a      	cmp	r2, r3
 800c1a2:	d001      	beq.n	800c1a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800c1a4:	2301      	movs	r3, #1
 800c1a6:	e032      	b.n	800c20e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	f003 0304 	and.w	r3, r3, #4
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d008      	beq.n	800c1c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
<<<<<<< HEAD
 800c1b4:	4b19      	ldr	r3, [pc, #100]	; (800c21c <HAL_RCC_ClockConfig+0x1bc>)
 800c1b6:	689b      	ldr	r3, [r3, #8]
 800c1b8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	68db      	ldr	r3, [r3, #12]
 800c1c0:	4916      	ldr	r1, [pc, #88]	; (800c21c <HAL_RCC_ClockConfig+0x1bc>)
=======
 800c1b4:	4b19      	ldr	r3, [pc, #100]	@ (800c21c <HAL_RCC_ClockConfig+0x1bc>)
 800c1b6:	689b      	ldr	r3, [r3, #8]
 800c1b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	68db      	ldr	r3, [r3, #12]
 800c1c0:	4916      	ldr	r1, [pc, #88]	@ (800c21c <HAL_RCC_ClockConfig+0x1bc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c1c2:	4313      	orrs	r3, r2
 800c1c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	f003 0308 	and.w	r3, r3, #8
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d009      	beq.n	800c1e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
<<<<<<< HEAD
 800c1d2:	4b12      	ldr	r3, [pc, #72]	; (800c21c <HAL_RCC_ClockConfig+0x1bc>)
 800c1d4:	689b      	ldr	r3, [r3, #8]
 800c1d6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	691b      	ldr	r3, [r3, #16]
 800c1de:	00db      	lsls	r3, r3, #3
 800c1e0:	490e      	ldr	r1, [pc, #56]	; (800c21c <HAL_RCC_ClockConfig+0x1bc>)
=======
 800c1d2:	4b12      	ldr	r3, [pc, #72]	@ (800c21c <HAL_RCC_ClockConfig+0x1bc>)
 800c1d4:	689b      	ldr	r3, [r3, #8]
 800c1d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	691b      	ldr	r3, [r3, #16]
 800c1de:	00db      	lsls	r3, r3, #3
 800c1e0:	490e      	ldr	r1, [pc, #56]	@ (800c21c <HAL_RCC_ClockConfig+0x1bc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c1e2:	4313      	orrs	r3, r2
 800c1e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800c1e6:	f000 f821 	bl	800c22c <HAL_RCC_GetSysClockFreq>
 800c1ea:	4602      	mov	r2, r0
<<<<<<< HEAD
 800c1ec:	4b0b      	ldr	r3, [pc, #44]	; (800c21c <HAL_RCC_ClockConfig+0x1bc>)
 800c1ee:	689b      	ldr	r3, [r3, #8]
 800c1f0:	091b      	lsrs	r3, r3, #4
 800c1f2:	f003 030f 	and.w	r3, r3, #15
 800c1f6:	490a      	ldr	r1, [pc, #40]	; (800c220 <HAL_RCC_ClockConfig+0x1c0>)
 800c1f8:	5ccb      	ldrb	r3, [r1, r3]
 800c1fa:	fa22 f303 	lsr.w	r3, r2, r3
 800c1fe:	4a09      	ldr	r2, [pc, #36]	; (800c224 <HAL_RCC_ClockConfig+0x1c4>)
=======
 800c1ec:	4b0b      	ldr	r3, [pc, #44]	@ (800c21c <HAL_RCC_ClockConfig+0x1bc>)
 800c1ee:	689b      	ldr	r3, [r3, #8]
 800c1f0:	091b      	lsrs	r3, r3, #4
 800c1f2:	f003 030f 	and.w	r3, r3, #15
 800c1f6:	490a      	ldr	r1, [pc, #40]	@ (800c220 <HAL_RCC_ClockConfig+0x1c0>)
 800c1f8:	5ccb      	ldrb	r3, [r1, r3]
 800c1fa:	fa22 f303 	lsr.w	r3, r2, r3
 800c1fe:	4a09      	ldr	r2, [pc, #36]	@ (800c224 <HAL_RCC_ClockConfig+0x1c4>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c200:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
<<<<<<< HEAD
 800c202:	4b09      	ldr	r3, [pc, #36]	; (800c228 <HAL_RCC_ClockConfig+0x1c8>)
=======
 800c202:	4b09      	ldr	r3, [pc, #36]	@ (800c228 <HAL_RCC_ClockConfig+0x1c8>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	4618      	mov	r0, r3
 800c208:	f7fe f9aa 	bl	800a560 <HAL_InitTick>

  return HAL_OK;
 800c20c:	2300      	movs	r3, #0
}
 800c20e:	4618      	mov	r0, r3
 800c210:	3710      	adds	r7, #16
 800c212:	46bd      	mov	sp, r7
 800c214:	bd80      	pop	{r7, pc}
 800c216:	bf00      	nop
 800c218:	40023c00 	.word	0x40023c00
 800c21c:	40023800 	.word	0x40023800
<<<<<<< HEAD
 800c220:	08016550 	.word	0x08016550
=======
 800c220:	08016488 	.word	0x08016488
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c224:	20000000 	.word	0x20000000
 800c228:	20000004 	.word	0x20000004

0800c22c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c22c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
<<<<<<< HEAD
 800c230:	b090      	sub	sp, #64	; 0x40
 800c232:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800c234:	2300      	movs	r3, #0
 800c236:	637b      	str	r3, [r7, #52]	; 0x34
 800c238:	2300      	movs	r3, #0
 800c23a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c23c:	2300      	movs	r3, #0
 800c23e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800c240:	2300      	movs	r3, #0
 800c242:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c244:	4b59      	ldr	r3, [pc, #356]	; (800c3ac <HAL_RCC_GetSysClockFreq+0x180>)
=======
 800c230:	b090      	sub	sp, #64	@ 0x40
 800c232:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800c234:	2300      	movs	r3, #0
 800c236:	637b      	str	r3, [r7, #52]	@ 0x34
 800c238:	2300      	movs	r3, #0
 800c23a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c23c:	2300      	movs	r3, #0
 800c23e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800c240:	2300      	movs	r3, #0
 800c242:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c244:	4b59      	ldr	r3, [pc, #356]	@ (800c3ac <HAL_RCC_GetSysClockFreq+0x180>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c246:	689b      	ldr	r3, [r3, #8]
 800c248:	f003 030c 	and.w	r3, r3, #12
 800c24c:	2b08      	cmp	r3, #8
 800c24e:	d00d      	beq.n	800c26c <HAL_RCC_GetSysClockFreq+0x40>
 800c250:	2b08      	cmp	r3, #8
 800c252:	f200 80a1 	bhi.w	800c398 <HAL_RCC_GetSysClockFreq+0x16c>
 800c256:	2b00      	cmp	r3, #0
 800c258:	d002      	beq.n	800c260 <HAL_RCC_GetSysClockFreq+0x34>
 800c25a:	2b04      	cmp	r3, #4
 800c25c:	d003      	beq.n	800c266 <HAL_RCC_GetSysClockFreq+0x3a>
 800c25e:	e09b      	b.n	800c398 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
<<<<<<< HEAD
 800c260:	4b53      	ldr	r3, [pc, #332]	; (800c3b0 <HAL_RCC_GetSysClockFreq+0x184>)
 800c262:	63bb      	str	r3, [r7, #56]	; 0x38
=======
 800c260:	4b53      	ldr	r3, [pc, #332]	@ (800c3b0 <HAL_RCC_GetSysClockFreq+0x184>)
 800c262:	63bb      	str	r3, [r7, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
       break;
 800c264:	e09b      	b.n	800c39e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
<<<<<<< HEAD
 800c266:	4b53      	ldr	r3, [pc, #332]	; (800c3b4 <HAL_RCC_GetSysClockFreq+0x188>)
 800c268:	63bb      	str	r3, [r7, #56]	; 0x38
=======
 800c266:	4b53      	ldr	r3, [pc, #332]	@ (800c3b4 <HAL_RCC_GetSysClockFreq+0x188>)
 800c268:	63bb      	str	r3, [r7, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
      break;
 800c26a:	e098      	b.n	800c39e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
<<<<<<< HEAD
 800c26c:	4b4f      	ldr	r3, [pc, #316]	; (800c3ac <HAL_RCC_GetSysClockFreq+0x180>)
 800c26e:	685b      	ldr	r3, [r3, #4]
 800c270:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c274:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800c276:	4b4d      	ldr	r3, [pc, #308]	; (800c3ac <HAL_RCC_GetSysClockFreq+0x180>)
 800c278:	685b      	ldr	r3, [r3, #4]
 800c27a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
=======
 800c26c:	4b4f      	ldr	r3, [pc, #316]	@ (800c3ac <HAL_RCC_GetSysClockFreq+0x180>)
 800c26e:	685b      	ldr	r3, [r3, #4]
 800c270:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c274:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800c276:	4b4d      	ldr	r3, [pc, #308]	@ (800c3ac <HAL_RCC_GetSysClockFreq+0x180>)
 800c278:	685b      	ldr	r3, [r3, #4]
 800c27a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d028      	beq.n	800c2d4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
<<<<<<< HEAD
 800c282:	4b4a      	ldr	r3, [pc, #296]	; (800c3ac <HAL_RCC_GetSysClockFreq+0x180>)
=======
 800c282:	4b4a      	ldr	r3, [pc, #296]	@ (800c3ac <HAL_RCC_GetSysClockFreq+0x180>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c284:	685b      	ldr	r3, [r3, #4]
 800c286:	099b      	lsrs	r3, r3, #6
 800c288:	2200      	movs	r2, #0
 800c28a:	623b      	str	r3, [r7, #32]
<<<<<<< HEAD
 800c28c:	627a      	str	r2, [r7, #36]	; 0x24
 800c28e:	6a3b      	ldr	r3, [r7, #32]
 800c290:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800c294:	2100      	movs	r1, #0
 800c296:	4b47      	ldr	r3, [pc, #284]	; (800c3b4 <HAL_RCC_GetSysClockFreq+0x188>)
=======
 800c28c:	627a      	str	r2, [r7, #36]	@ 0x24
 800c28e:	6a3b      	ldr	r3, [r7, #32]
 800c290:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800c294:	2100      	movs	r1, #0
 800c296:	4b47      	ldr	r3, [pc, #284]	@ (800c3b4 <HAL_RCC_GetSysClockFreq+0x188>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c298:	fb03 f201 	mul.w	r2, r3, r1
 800c29c:	2300      	movs	r3, #0
 800c29e:	fb00 f303 	mul.w	r3, r0, r3
 800c2a2:	4413      	add	r3, r2
<<<<<<< HEAD
 800c2a4:	4a43      	ldr	r2, [pc, #268]	; (800c3b4 <HAL_RCC_GetSysClockFreq+0x188>)
 800c2a6:	fba0 1202 	umull	r1, r2, r0, r2
 800c2aa:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c2ac:	460a      	mov	r2, r1
 800c2ae:	62ba      	str	r2, [r7, #40]	; 0x28
 800c2b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c2b2:	4413      	add	r3, r2
 800c2b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c2b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
=======
 800c2a4:	4a43      	ldr	r2, [pc, #268]	@ (800c3b4 <HAL_RCC_GetSysClockFreq+0x188>)
 800c2a6:	fba0 1202 	umull	r1, r2, r0, r2
 800c2aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c2ac:	460a      	mov	r2, r1
 800c2ae:	62ba      	str	r2, [r7, #40]	@ 0x28
 800c2b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c2b2:	4413      	add	r3, r2
 800c2b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c2b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c2b8:	2200      	movs	r2, #0
 800c2ba:	61bb      	str	r3, [r7, #24]
 800c2bc:	61fa      	str	r2, [r7, #28]
 800c2be:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
<<<<<<< HEAD
 800c2c2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
=======
 800c2c2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c2c6:	f7fc fd25 	bl	8008d14 <__aeabi_uldivmod>
 800c2ca:	4602      	mov	r2, r0
 800c2cc:	460b      	mov	r3, r1
 800c2ce:	4613      	mov	r3, r2
<<<<<<< HEAD
 800c2d0:	63fb      	str	r3, [r7, #60]	; 0x3c
=======
 800c2d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c2d2:	e053      	b.n	800c37c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
<<<<<<< HEAD
 800c2d4:	4b35      	ldr	r3, [pc, #212]	; (800c3ac <HAL_RCC_GetSysClockFreq+0x180>)
=======
 800c2d4:	4b35      	ldr	r3, [pc, #212]	@ (800c3ac <HAL_RCC_GetSysClockFreq+0x180>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c2d6:	685b      	ldr	r3, [r3, #4]
 800c2d8:	099b      	lsrs	r3, r3, #6
 800c2da:	2200      	movs	r2, #0
 800c2dc:	613b      	str	r3, [r7, #16]
 800c2de:	617a      	str	r2, [r7, #20]
 800c2e0:	693b      	ldr	r3, [r7, #16]
 800c2e2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800c2e6:	f04f 0b00 	mov.w	fp, #0
 800c2ea:	4652      	mov	r2, sl
 800c2ec:	465b      	mov	r3, fp
 800c2ee:	f04f 0000 	mov.w	r0, #0
 800c2f2:	f04f 0100 	mov.w	r1, #0
 800c2f6:	0159      	lsls	r1, r3, #5
 800c2f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800c2fc:	0150      	lsls	r0, r2, #5
 800c2fe:	4602      	mov	r2, r0
 800c300:	460b      	mov	r3, r1
 800c302:	ebb2 080a 	subs.w	r8, r2, sl
 800c306:	eb63 090b 	sbc.w	r9, r3, fp
 800c30a:	f04f 0200 	mov.w	r2, #0
 800c30e:	f04f 0300 	mov.w	r3, #0
 800c312:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800c316:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800c31a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800c31e:	ebb2 0408 	subs.w	r4, r2, r8
 800c322:	eb63 0509 	sbc.w	r5, r3, r9
 800c326:	f04f 0200 	mov.w	r2, #0
 800c32a:	f04f 0300 	mov.w	r3, #0
 800c32e:	00eb      	lsls	r3, r5, #3
 800c330:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800c334:	00e2      	lsls	r2, r4, #3
 800c336:	4614      	mov	r4, r2
 800c338:	461d      	mov	r5, r3
 800c33a:	eb14 030a 	adds.w	r3, r4, sl
 800c33e:	603b      	str	r3, [r7, #0]
 800c340:	eb45 030b 	adc.w	r3, r5, fp
 800c344:	607b      	str	r3, [r7, #4]
 800c346:	f04f 0200 	mov.w	r2, #0
 800c34a:	f04f 0300 	mov.w	r3, #0
 800c34e:	e9d7 4500 	ldrd	r4, r5, [r7]
 800c352:	4629      	mov	r1, r5
 800c354:	028b      	lsls	r3, r1, #10
 800c356:	4621      	mov	r1, r4
 800c358:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800c35c:	4621      	mov	r1, r4
 800c35e:	028a      	lsls	r2, r1, #10
 800c360:	4610      	mov	r0, r2
 800c362:	4619      	mov	r1, r3
<<<<<<< HEAD
 800c364:	6b7b      	ldr	r3, [r7, #52]	; 0x34
=======
 800c364:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c366:	2200      	movs	r2, #0
 800c368:	60bb      	str	r3, [r7, #8]
 800c36a:	60fa      	str	r2, [r7, #12]
 800c36c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c370:	f7fc fcd0 	bl	8008d14 <__aeabi_uldivmod>
 800c374:	4602      	mov	r2, r0
 800c376:	460b      	mov	r3, r1
 800c378:	4613      	mov	r3, r2
<<<<<<< HEAD
 800c37a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800c37c:	4b0b      	ldr	r3, [pc, #44]	; (800c3ac <HAL_RCC_GetSysClockFreq+0x180>)
=======
 800c37a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800c37c:	4b0b      	ldr	r3, [pc, #44]	@ (800c3ac <HAL_RCC_GetSysClockFreq+0x180>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c37e:	685b      	ldr	r3, [r3, #4]
 800c380:	0c1b      	lsrs	r3, r3, #16
 800c382:	f003 0303 	and.w	r3, r3, #3
 800c386:	3301      	adds	r3, #1
 800c388:	005b      	lsls	r3, r3, #1
<<<<<<< HEAD
 800c38a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800c38c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c38e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c390:	fbb2 f3f3 	udiv	r3, r2, r3
 800c394:	63bb      	str	r3, [r7, #56]	; 0x38
=======
 800c38a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 800c38c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c38e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c390:	fbb2 f3f3 	udiv	r3, r2, r3
 800c394:	63bb      	str	r3, [r7, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
      break;
 800c396:	e002      	b.n	800c39e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
<<<<<<< HEAD
 800c398:	4b05      	ldr	r3, [pc, #20]	; (800c3b0 <HAL_RCC_GetSysClockFreq+0x184>)
 800c39a:	63bb      	str	r3, [r7, #56]	; 0x38
=======
 800c398:	4b05      	ldr	r3, [pc, #20]	@ (800c3b0 <HAL_RCC_GetSysClockFreq+0x184>)
 800c39a:	63bb      	str	r3, [r7, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
      break;
 800c39c:	bf00      	nop
    }
  }
  return sysclockfreq;
<<<<<<< HEAD
 800c39e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800c3a0:	4618      	mov	r0, r3
 800c3a2:	3740      	adds	r7, #64	; 0x40
=======
 800c39e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800c3a0:	4618      	mov	r0, r3
 800c3a2:	3740      	adds	r7, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c3a4:	46bd      	mov	sp, r7
 800c3a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c3aa:	bf00      	nop
 800c3ac:	40023800 	.word	0x40023800
 800c3b0:	00f42400 	.word	0x00f42400
 800c3b4:	017d7840 	.word	0x017d7840

0800c3b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c3b8:	b480      	push	{r7}
 800c3ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
<<<<<<< HEAD
 800c3bc:	4b03      	ldr	r3, [pc, #12]	; (800c3cc <HAL_RCC_GetHCLKFreq+0x14>)
=======
 800c3bc:	4b03      	ldr	r3, [pc, #12]	@ (800c3cc <HAL_RCC_GetHCLKFreq+0x14>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c3be:	681b      	ldr	r3, [r3, #0]
}
 800c3c0:	4618      	mov	r0, r3
 800c3c2:	46bd      	mov	sp, r7
 800c3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c8:	4770      	bx	lr
 800c3ca:	bf00      	nop
 800c3cc:	20000000 	.word	0x20000000

0800c3d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c3d0:	b580      	push	{r7, lr}
 800c3d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800c3d4:	f7ff fff0 	bl	800c3b8 <HAL_RCC_GetHCLKFreq>
 800c3d8:	4602      	mov	r2, r0
<<<<<<< HEAD
 800c3da:	4b05      	ldr	r3, [pc, #20]	; (800c3f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800c3dc:	689b      	ldr	r3, [r3, #8]
 800c3de:	0a9b      	lsrs	r3, r3, #10
 800c3e0:	f003 0307 	and.w	r3, r3, #7
 800c3e4:	4903      	ldr	r1, [pc, #12]	; (800c3f4 <HAL_RCC_GetPCLK1Freq+0x24>)
=======
 800c3da:	4b05      	ldr	r3, [pc, #20]	@ (800c3f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800c3dc:	689b      	ldr	r3, [r3, #8]
 800c3de:	0a9b      	lsrs	r3, r3, #10
 800c3e0:	f003 0307 	and.w	r3, r3, #7
 800c3e4:	4903      	ldr	r1, [pc, #12]	@ (800c3f4 <HAL_RCC_GetPCLK1Freq+0x24>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c3e6:	5ccb      	ldrb	r3, [r1, r3]
 800c3e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c3ec:	4618      	mov	r0, r3
 800c3ee:	bd80      	pop	{r7, pc}
 800c3f0:	40023800 	.word	0x40023800
<<<<<<< HEAD
 800c3f4:	08016560 	.word	0x08016560
=======
 800c3f4:	08016498 	.word	0x08016498
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

0800c3f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c3f8:	b580      	push	{r7, lr}
 800c3fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800c3fc:	f7ff ffdc 	bl	800c3b8 <HAL_RCC_GetHCLKFreq>
 800c400:	4602      	mov	r2, r0
<<<<<<< HEAD
 800c402:	4b05      	ldr	r3, [pc, #20]	; (800c418 <HAL_RCC_GetPCLK2Freq+0x20>)
 800c404:	689b      	ldr	r3, [r3, #8]
 800c406:	0b5b      	lsrs	r3, r3, #13
 800c408:	f003 0307 	and.w	r3, r3, #7
 800c40c:	4903      	ldr	r1, [pc, #12]	; (800c41c <HAL_RCC_GetPCLK2Freq+0x24>)
=======
 800c402:	4b05      	ldr	r3, [pc, #20]	@ (800c418 <HAL_RCC_GetPCLK2Freq+0x20>)
 800c404:	689b      	ldr	r3, [r3, #8]
 800c406:	0b5b      	lsrs	r3, r3, #13
 800c408:	f003 0307 	and.w	r3, r3, #7
 800c40c:	4903      	ldr	r1, [pc, #12]	@ (800c41c <HAL_RCC_GetPCLK2Freq+0x24>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c40e:	5ccb      	ldrb	r3, [r1, r3]
 800c410:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c414:	4618      	mov	r0, r3
 800c416:	bd80      	pop	{r7, pc}
 800c418:	40023800 	.word	0x40023800
<<<<<<< HEAD
 800c41c:	08016560 	.word	0x08016560
=======
 800c41c:	08016498 	.word	0x08016498
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

0800c420 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c420:	b580      	push	{r7, lr}
 800c422:	b082      	sub	sp, #8
 800c424:	af00      	add	r7, sp, #0
 800c426:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d101      	bne.n	800c432 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c42e:	2301      	movs	r3, #1
 800c430:	e07b      	b.n	800c52a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c432:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800c434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
=======
 800c434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c436:	2b00      	cmp	r3, #0
 800c438:	d108      	bne.n	800c44c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800c43e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
=======
 800c43e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c442:	d009      	beq.n	800c458 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	2200      	movs	r2, #0
 800c448:	61da      	str	r2, [r3, #28]
 800c44a:	e005      	b.n	800c458 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	2200      	movs	r2, #0
 800c450:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	2200      	movs	r2, #0
 800c456:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	2200      	movs	r2, #0
<<<<<<< HEAD
 800c45c:	629a      	str	r2, [r3, #40]	; 0x28
=======
 800c45c:	629a      	str	r2, [r3, #40]	@ 0x28
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c45e:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800c460:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
=======
 800c460:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c464:	b2db      	uxtb	r3, r3
 800c466:	2b00      	cmp	r3, #0
 800c468:	d106      	bne.n	800c478 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	2200      	movs	r2, #0
<<<<<<< HEAD
 800c46e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
=======
 800c46e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c472:	6878      	ldr	r0, [r7, #4]
<<<<<<< HEAD
 800c474:	f7fd f960 	bl	8009738 <HAL_SPI_MspInit>
=======
 800c474:	f7fd f95a 	bl	800972c <HAL_SPI_MspInit>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	2202      	movs	r2, #2
<<<<<<< HEAD
 800c47c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
=======
 800c47c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	681a      	ldr	r2, [r3, #0]
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800c48a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
=======
 800c48a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c48e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800c494:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	689b      	ldr	r3, [r3, #8]
 800c49c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800c4a0:	431a      	orrs	r2, r3
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	68db      	ldr	r3, [r3, #12]
 800c4a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
=======
 800c494:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	689b      	ldr	r3, [r3, #8]
 800c49c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800c4a0:	431a      	orrs	r2, r3
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	68db      	ldr	r3, [r3, #12]
 800c4a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c4aa:	431a      	orrs	r2, r3
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	691b      	ldr	r3, [r3, #16]
 800c4b0:	f003 0302 	and.w	r3, r3, #2
 800c4b4:	431a      	orrs	r2, r3
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	695b      	ldr	r3, [r3, #20]
 800c4ba:	f003 0301 	and.w	r3, r3, #1
 800c4be:	431a      	orrs	r2, r3
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	699b      	ldr	r3, [r3, #24]
<<<<<<< HEAD
 800c4c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c4c8:	431a      	orrs	r2, r3
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	69db      	ldr	r3, [r3, #28]
 800c4ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c4d2:	431a      	orrs	r2, r3
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	6a1b      	ldr	r3, [r3, #32]
 800c4d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c4dc:	ea42 0103 	orr.w	r1, r2, r3
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c4e4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
=======
 800c4c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c4c8:	431a      	orrs	r2, r3
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	69db      	ldr	r3, [r3, #28]
 800c4ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c4d2:	431a      	orrs	r2, r3
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	6a1b      	ldr	r3, [r3, #32]
 800c4d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c4dc:	ea42 0103 	orr.w	r1, r2, r3
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4e4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	430a      	orrs	r2, r1
 800c4ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	699b      	ldr	r3, [r3, #24]
 800c4f4:	0c1b      	lsrs	r3, r3, #16
 800c4f6:	f003 0104 	and.w	r1, r3, #4
 800c4fa:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800c4fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
=======
 800c4fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c4fe:	f003 0210 	and.w	r2, r3, #16
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	430a      	orrs	r2, r1
 800c508:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	69da      	ldr	r2, [r3, #28]
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800c514:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
=======
 800c514:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c518:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	2200      	movs	r2, #0
<<<<<<< HEAD
 800c51e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	2201      	movs	r2, #1
 800c524:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
=======
 800c51e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	2201      	movs	r2, #1
 800c524:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  return HAL_OK;
 800c528:	2300      	movs	r3, #0
}
 800c52a:	4618      	mov	r0, r3
 800c52c:	3708      	adds	r7, #8
 800c52e:	46bd      	mov	sp, r7
 800c530:	bd80      	pop	{r7, pc}

0800c532 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c532:	b580      	push	{r7, lr}
 800c534:	b088      	sub	sp, #32
 800c536:	af00      	add	r7, sp, #0
 800c538:	60f8      	str	r0, [r7, #12]
 800c53a:	60b9      	str	r1, [r7, #8]
 800c53c:	603b      	str	r3, [r7, #0]
 800c53e:	4613      	mov	r3, r2
 800c540:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c542:	2300      	movs	r3, #0
 800c544:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c546:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c548:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
=======
 800c548:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c54c:	2b01      	cmp	r3, #1
 800c54e:	d101      	bne.n	800c554 <HAL_SPI_Transmit+0x22>
 800c550:	2302      	movs	r3, #2
 800c552:	e126      	b.n	800c7a2 <HAL_SPI_Transmit+0x270>
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	2201      	movs	r2, #1
<<<<<<< HEAD
 800c558:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
=======
 800c558:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c55c:	f7fe f844 	bl	800a5e8 <HAL_GetTick>
 800c560:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800c562:	88fb      	ldrh	r3, [r7, #6]
 800c564:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c566:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c568:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
=======
 800c568:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c56c:	b2db      	uxtb	r3, r3
 800c56e:	2b01      	cmp	r3, #1
 800c570:	d002      	beq.n	800c578 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800c572:	2302      	movs	r3, #2
 800c574:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c576:	e10b      	b.n	800c790 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800c578:	68bb      	ldr	r3, [r7, #8]
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d002      	beq.n	800c584 <HAL_SPI_Transmit+0x52>
 800c57e:	88fb      	ldrh	r3, [r7, #6]
 800c580:	2b00      	cmp	r3, #0
 800c582:	d102      	bne.n	800c58a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800c584:	2301      	movs	r3, #1
 800c586:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c588:	e102      	b.n	800c790 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	2203      	movs	r2, #3
<<<<<<< HEAD
 800c58e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	2200      	movs	r2, #0
 800c596:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	68ba      	ldr	r2, [r7, #8]
 800c59c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	88fa      	ldrh	r2, [r7, #6]
 800c5a2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	88fa      	ldrh	r2, [r7, #6]
 800c5a8:	86da      	strh	r2, [r3, #54]	; 0x36
=======
 800c58e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	2200      	movs	r2, #0
 800c596:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	68ba      	ldr	r2, [r7, #8]
 800c59c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800c59e:	68fb      	ldr	r3, [r7, #12]
 800c5a0:	88fa      	ldrh	r2, [r7, #6]
 800c5a2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	88fa      	ldrh	r2, [r7, #6]
 800c5a8:	86da      	strh	r2, [r3, #54]	@ 0x36
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	2200      	movs	r2, #0
<<<<<<< HEAD
 800c5ae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	2200      	movs	r2, #0
 800c5b4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	2200      	movs	r2, #0
 800c5ba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	2200      	movs	r2, #0
 800c5c0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	2200      	movs	r2, #0
 800c5c6:	641a      	str	r2, [r3, #64]	; 0x40
=======
 800c5ae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	2200      	movs	r2, #0
 800c5b4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	2200      	movs	r2, #0
 800c5ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	2200      	movs	r2, #0
 800c5c0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	2200      	movs	r2, #0
 800c5c6:	641a      	str	r2, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	689b      	ldr	r3, [r3, #8]
<<<<<<< HEAD
 800c5cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
=======
 800c5cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c5d0:	d10f      	bne.n	800c5f2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	681a      	ldr	r2, [r3, #0]
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800c5dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
=======
 800c5dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c5e0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	681a      	ldr	r2, [r3, #0]
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800c5ec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
=======
 800c5ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c5f0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800c5f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c5fc:	2b40      	cmp	r3, #64	; 0x40
=======
 800c5f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c5fc:	2b40      	cmp	r3, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c5fe:	d007      	beq.n	800c610 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	681a      	ldr	r2, [r3, #0]
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800c60a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
=======
 800c60a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c60e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	68db      	ldr	r3, [r3, #12]
<<<<<<< HEAD
 800c614:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
=======
 800c614:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c618:	d14b      	bne.n	800c6b2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	685b      	ldr	r3, [r3, #4]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d002      	beq.n	800c628 <HAL_SPI_Transmit+0xf6>
 800c622:	8afb      	ldrh	r3, [r7, #22]
 800c624:	2b01      	cmp	r3, #1
 800c626:	d13e      	bne.n	800c6a6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c628:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c62a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
=======
 800c62a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c62c:	881a      	ldrh	r2, [r3, #0]
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c634:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c638:	1c9a      	adds	r2, r3, #2
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	8edb      	ldrh	r3, [r3, #54]	; 0x36
=======
 800c636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c638:	1c9a      	adds	r2, r3, #2
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c642:	b29b      	uxth	r3, r3
 800c644:	3b01      	subs	r3, #1
 800c646:	b29a      	uxth	r2, r3
 800c648:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c64a:	86da      	strh	r2, [r3, #54]	; 0x36
=======
 800c64a:	86da      	strh	r2, [r3, #54]	@ 0x36
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800c64c:	e02b      	b.n	800c6a6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	689b      	ldr	r3, [r3, #8]
 800c654:	f003 0302 	and.w	r3, r3, #2
 800c658:	2b02      	cmp	r3, #2
 800c65a:	d112      	bne.n	800c682 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c65c:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c65e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
=======
 800c65e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c660:	881a      	ldrh	r2, [r3, #0]
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c668:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c66a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c66c:	1c9a      	adds	r2, r3, #2
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	8edb      	ldrh	r3, [r3, #54]	; 0x36
=======
 800c66a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c66c:	1c9a      	adds	r2, r3, #2
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c676:	b29b      	uxth	r3, r3
 800c678:	3b01      	subs	r3, #1
 800c67a:	b29a      	uxth	r2, r3
 800c67c:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c67e:	86da      	strh	r2, [r3, #54]	; 0x36
=======
 800c67e:	86da      	strh	r2, [r3, #54]	@ 0x36
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c680:	e011      	b.n	800c6a6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c682:	f7fd ffb1 	bl	800a5e8 <HAL_GetTick>
 800c686:	4602      	mov	r2, r0
 800c688:	69bb      	ldr	r3, [r7, #24]
 800c68a:	1ad3      	subs	r3, r2, r3
 800c68c:	683a      	ldr	r2, [r7, #0]
 800c68e:	429a      	cmp	r2, r3
 800c690:	d803      	bhi.n	800c69a <HAL_SPI_Transmit+0x168>
 800c692:	683b      	ldr	r3, [r7, #0]
 800c694:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c698:	d102      	bne.n	800c6a0 <HAL_SPI_Transmit+0x16e>
 800c69a:	683b      	ldr	r3, [r7, #0]
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d102      	bne.n	800c6a6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800c6a0:	2303      	movs	r3, #3
 800c6a2:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c6a4:	e074      	b.n	800c790 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800c6a6:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c6a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
=======
 800c6a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c6aa:	b29b      	uxth	r3, r3
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d1ce      	bne.n	800c64e <HAL_SPI_Transmit+0x11c>
 800c6b0:	e04c      	b.n	800c74c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c6b2:	68fb      	ldr	r3, [r7, #12]
 800c6b4:	685b      	ldr	r3, [r3, #4]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d002      	beq.n	800c6c0 <HAL_SPI_Transmit+0x18e>
 800c6ba:	8afb      	ldrh	r3, [r7, #22]
 800c6bc:	2b01      	cmp	r3, #1
 800c6be:	d140      	bne.n	800c742 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c6c0:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c6c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
=======
 800c6c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	330c      	adds	r3, #12
 800c6ca:	7812      	ldrb	r2, [r2, #0]
 800c6cc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c6ce:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c6d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6d2:	1c5a      	adds	r2, r3, #1
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
=======
 800c6d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c6d2:	1c5a      	adds	r2, r3, #1
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c6dc:	b29b      	uxth	r3, r3
 800c6de:	3b01      	subs	r3, #1
 800c6e0:	b29a      	uxth	r2, r3
 800c6e2:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c6e4:	86da      	strh	r2, [r3, #54]	; 0x36
=======
 800c6e4:	86da      	strh	r2, [r3, #54]	@ 0x36
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    }
    while (hspi->TxXferCount > 0U)
 800c6e6:	e02c      	b.n	800c742 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	689b      	ldr	r3, [r3, #8]
 800c6ee:	f003 0302 	and.w	r3, r3, #2
 800c6f2:	2b02      	cmp	r3, #2
 800c6f4:	d113      	bne.n	800c71e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c6f6:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c6f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
=======
 800c6f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	330c      	adds	r3, #12
 800c700:	7812      	ldrb	r2, [r2, #0]
 800c702:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800c704:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c708:	1c5a      	adds	r2, r3, #1
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	8edb      	ldrh	r3, [r3, #54]	; 0x36
=======
 800c706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c708:	1c5a      	adds	r2, r3, #1
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c712:	b29b      	uxth	r3, r3
 800c714:	3b01      	subs	r3, #1
 800c716:	b29a      	uxth	r2, r3
 800c718:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c71a:	86da      	strh	r2, [r3, #54]	; 0x36
=======
 800c71a:	86da      	strh	r2, [r3, #54]	@ 0x36
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c71c:	e011      	b.n	800c742 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c71e:	f7fd ff63 	bl	800a5e8 <HAL_GetTick>
 800c722:	4602      	mov	r2, r0
 800c724:	69bb      	ldr	r3, [r7, #24]
 800c726:	1ad3      	subs	r3, r2, r3
 800c728:	683a      	ldr	r2, [r7, #0]
 800c72a:	429a      	cmp	r2, r3
 800c72c:	d803      	bhi.n	800c736 <HAL_SPI_Transmit+0x204>
 800c72e:	683b      	ldr	r3, [r7, #0]
 800c730:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c734:	d102      	bne.n	800c73c <HAL_SPI_Transmit+0x20a>
 800c736:	683b      	ldr	r3, [r7, #0]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d102      	bne.n	800c742 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800c73c:	2303      	movs	r3, #3
 800c73e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c740:	e026      	b.n	800c790 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800c742:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c744:	8edb      	ldrh	r3, [r3, #54]	; 0x36
=======
 800c744:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c746:	b29b      	uxth	r3, r3
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d1cd      	bne.n	800c6e8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c74c:	69ba      	ldr	r2, [r7, #24]
 800c74e:	6839      	ldr	r1, [r7, #0]
 800c750:	68f8      	ldr	r0, [r7, #12]
 800c752:	f000 fb1b 	bl	800cd8c <SPI_EndRxTxTransaction>
 800c756:	4603      	mov	r3, r0
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d002      	beq.n	800c762 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	2220      	movs	r2, #32
<<<<<<< HEAD
 800c760:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800c760:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	689b      	ldr	r3, [r3, #8]
 800c766:	2b00      	cmp	r3, #0
 800c768:	d10a      	bne.n	800c780 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c76a:	2300      	movs	r3, #0
 800c76c:	613b      	str	r3, [r7, #16]
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	68db      	ldr	r3, [r3, #12]
 800c774:	613b      	str	r3, [r7, #16]
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	689b      	ldr	r3, [r3, #8]
 800c77c:	613b      	str	r3, [r7, #16]
 800c77e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c780:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c782:	6d5b      	ldr	r3, [r3, #84]	; 0x54
=======
 800c782:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c784:	2b00      	cmp	r3, #0
 800c786:	d002      	beq.n	800c78e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800c788:	2301      	movs	r3, #1
 800c78a:	77fb      	strb	r3, [r7, #31]
 800c78c:	e000      	b.n	800c790 <HAL_SPI_Transmit+0x25e>
  }

error:
 800c78e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	2201      	movs	r2, #1
<<<<<<< HEAD
 800c794:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
=======
 800c794:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	2200      	movs	r2, #0
<<<<<<< HEAD
 800c79c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
=======
 800c79c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  return errorcode;
 800c7a0:	7ffb      	ldrb	r3, [r7, #31]
}
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	3720      	adds	r7, #32
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	bd80      	pop	{r7, pc}
	...

0800c7ac <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800c7ac:	b580      	push	{r7, lr}
 800c7ae:	b086      	sub	sp, #24
 800c7b0:	af00      	add	r7, sp, #0
 800c7b2:	60f8      	str	r0, [r7, #12]
 800c7b4:	60b9      	str	r1, [r7, #8]
 800c7b6:	607a      	str	r2, [r7, #4]
 800c7b8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c7ba:	2300      	movs	r3, #0
 800c7bc:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800c7be:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c7c0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
=======
 800c7c0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c7c4:	2b01      	cmp	r3, #1
 800c7c6:	d101      	bne.n	800c7cc <HAL_SPI_TransmitReceive_DMA+0x20>
 800c7c8:	2302      	movs	r3, #2
 800c7ca:	e0e3      	b.n	800c994 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	2201      	movs	r2, #1
<<<<<<< HEAD
 800c7d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
=======
 800c7d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c7d4:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c7d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
=======
 800c7d6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c7da:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	685b      	ldr	r3, [r3, #4]
 800c7e0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800c7e2:	7dbb      	ldrb	r3, [r7, #22]
 800c7e4:	2b01      	cmp	r3, #1
 800c7e6:	d00d      	beq.n	800c804 <HAL_SPI_TransmitReceive_DMA+0x58>
 800c7e8:	693b      	ldr	r3, [r7, #16]
<<<<<<< HEAD
 800c7ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
=======
 800c7ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c7ee:	d106      	bne.n	800c7fe <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	689b      	ldr	r3, [r3, #8]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d102      	bne.n	800c7fe <HAL_SPI_TransmitReceive_DMA+0x52>
 800c7f8:	7dbb      	ldrb	r3, [r7, #22]
 800c7fa:	2b04      	cmp	r3, #4
 800c7fc:	d002      	beq.n	800c804 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800c7fe:	2302      	movs	r3, #2
 800c800:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c802:	e0c2      	b.n	800c98a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c804:	68bb      	ldr	r3, [r7, #8]
 800c806:	2b00      	cmp	r3, #0
 800c808:	d005      	beq.n	800c816 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d002      	beq.n	800c816 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800c810:	887b      	ldrh	r3, [r7, #2]
 800c812:	2b00      	cmp	r3, #0
 800c814:	d102      	bne.n	800c81c <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800c816:	2301      	movs	r3, #1
 800c818:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c81a:	e0b6      	b.n	800c98a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c81c:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c81e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
=======
 800c81e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c822:	b2db      	uxtb	r3, r3
 800c824:	2b04      	cmp	r3, #4
 800c826:	d003      	beq.n	800c830 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	2205      	movs	r2, #5
<<<<<<< HEAD
 800c82c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
=======
 800c82c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	2200      	movs	r2, #0
<<<<<<< HEAD
 800c834:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	68ba      	ldr	r2, [r7, #8]
 800c83a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	887a      	ldrh	r2, [r7, #2]
 800c840:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	887a      	ldrh	r2, [r7, #2]
 800c846:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	687a      	ldr	r2, [r7, #4]
 800c84c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	887a      	ldrh	r2, [r7, #2]
 800c852:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	887a      	ldrh	r2, [r7, #2]
 800c858:	87da      	strh	r2, [r3, #62]	; 0x3e
=======
 800c834:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	68ba      	ldr	r2, [r7, #8]
 800c83a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	887a      	ldrh	r2, [r7, #2]
 800c840:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	887a      	ldrh	r2, [r7, #2]
 800c846:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	687a      	ldr	r2, [r7, #4]
 800c84c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	887a      	ldrh	r2, [r7, #2]
 800c852:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	887a      	ldrh	r2, [r7, #2]
 800c858:	87da      	strh	r2, [r3, #62]	@ 0x3e
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	2200      	movs	r2, #0
<<<<<<< HEAD
 800c85e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	2200      	movs	r2, #0
 800c864:	645a      	str	r2, [r3, #68]	; 0x44
=======
 800c85e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	2200      	movs	r2, #0
 800c864:	645a      	str	r2, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800c866:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c868:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
=======
 800c868:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c86c:	b2db      	uxtb	r3, r3
 800c86e:	2b04      	cmp	r3, #4
 800c870:	d108      	bne.n	800c884 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800c872:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c876:	4a49      	ldr	r2, [pc, #292]	; (800c99c <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 800c878:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c87e:	4a48      	ldr	r2, [pc, #288]	; (800c9a0 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 800c880:	63da      	str	r2, [r3, #60]	; 0x3c
=======
 800c874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c876:	4a49      	ldr	r2, [pc, #292]	@ (800c99c <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 800c878:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c87e:	4a48      	ldr	r2, [pc, #288]	@ (800c9a0 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 800c880:	63da      	str	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c882:	e007      	b.n	800c894 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800c884:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c886:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c888:	4a46      	ldr	r2, [pc, #280]	; (800c9a4 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 800c88a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c890:	4a45      	ldr	r2, [pc, #276]	; (800c9a8 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 800c892:	63da      	str	r2, [r3, #60]	; 0x3c
=======
 800c886:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c888:	4a46      	ldr	r2, [pc, #280]	@ (800c9a4 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 800c88a:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c890:	4a45      	ldr	r2, [pc, #276]	@ (800c9a8 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 800c892:	63da      	str	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800c894:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c896:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c898:	4a44      	ldr	r2, [pc, #272]	; (800c9ac <HAL_SPI_TransmitReceive_DMA+0x200>)
 800c89a:	64da      	str	r2, [r3, #76]	; 0x4c
=======
 800c896:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c898:	4a44      	ldr	r2, [pc, #272]	@ (800c9ac <HAL_SPI_TransmitReceive_DMA+0x200>)
 800c89a:	64da      	str	r2, [r3, #76]	@ 0x4c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800c89c:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c89e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c8a0:	2200      	movs	r2, #0
 800c8a2:	651a      	str	r2, [r3, #80]	; 0x50
=======
 800c89e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c8a0:	2200      	movs	r2, #0
 800c8a2:	651a      	str	r2, [r3, #80]	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c8a4:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c8a6:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
=======
 800c8a6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	330c      	adds	r3, #12
 800c8ae:	4619      	mov	r1, r3
 800c8b0:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c8b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8b4:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
=======
 800c8b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8b4:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c8ba:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800c8bc:	f7fe fc7c 	bl	800b1b8 <HAL_DMA_Start_IT>
 800c8c0:	4603      	mov	r3, r0
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d00c      	beq.n	800c8e0 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c8c6:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c8c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c8ca:	f043 0210 	orr.w	r2, r3, #16
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800c8c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c8ca:	f043 0210 	orr.w	r2, r3, #16
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    errorcode = HAL_ERROR;
 800c8d2:	2301      	movs	r3, #1
 800c8d4:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	2201      	movs	r2, #1
<<<<<<< HEAD
 800c8da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
=======
 800c8da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    goto error;
 800c8de:	e054      	b.n	800c98a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	685a      	ldr	r2, [r3, #4]
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	f042 0201 	orr.w	r2, r2, #1
 800c8ee:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800c8f0:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c8f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c8f4:	2200      	movs	r2, #0
 800c8f6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c8fc:	2200      	movs	r2, #0
 800c8fe:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c904:	2200      	movs	r2, #0
 800c906:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c90c:	2200      	movs	r2, #0
 800c90e:	651a      	str	r2, [r3, #80]	; 0x50
=======
 800c8f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c8f4:	2200      	movs	r2, #0
 800c8f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c8fc:	2200      	movs	r2, #0
 800c8fe:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c904:	2200      	movs	r2, #0
 800c906:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c90c:	2200      	movs	r2, #0
 800c90e:	651a      	str	r2, [r3, #80]	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c910:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c912:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
=======
 800c912:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c918:	4619      	mov	r1, r3
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	330c      	adds	r3, #12
 800c920:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800c922:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c924:	8edb      	ldrh	r3, [r3, #54]	; 0x36
=======
 800c924:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c926:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800c928:	f7fe fc46 	bl	800b1b8 <HAL_DMA_Start_IT>
 800c92c:	4603      	mov	r3, r0
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d00c      	beq.n	800c94c <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800c932:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800c934:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c936:	f043 0210 	orr.w	r2, r3, #16
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800c934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c936:	f043 0210 	orr.w	r2, r3, #16
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    errorcode = HAL_ERROR;
 800c93e:	2301      	movs	r3, #1
 800c940:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	2201      	movs	r2, #1
<<<<<<< HEAD
 800c946:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
=======
 800c946:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    goto error;
 800c94a:	e01e      	b.n	800c98a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800c952:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c956:	2b40      	cmp	r3, #64	; 0x40
=======
 800c952:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c956:	2b40      	cmp	r3, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c958:	d007      	beq.n	800c96a <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	681a      	ldr	r2, [r3, #0]
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800c964:	f042 0240 	orr.w	r2, r2, #64	; 0x40
=======
 800c964:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800c968:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	685a      	ldr	r2, [r3, #4]
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	f042 0220 	orr.w	r2, r2, #32
 800c978:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	685a      	ldr	r2, [r3, #4]
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	f042 0202 	orr.w	r2, r2, #2
 800c988:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	2200      	movs	r2, #0
<<<<<<< HEAD
 800c98e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
=======
 800c98e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  return errorcode;
 800c992:	7dfb      	ldrb	r3, [r7, #23]
}
 800c994:	4618      	mov	r0, r3
 800c996:	3718      	adds	r7, #24
 800c998:	46bd      	mov	sp, r7
 800c99a:	bd80      	pop	{r7, pc}
 800c99c:	0800cb39 	.word	0x0800cb39
 800c9a0:	0800ca01 	.word	0x0800ca01
 800c9a4:	0800cb55 	.word	0x0800cb55
 800c9a8:	0800caa9 	.word	0x0800caa9
 800c9ac:	0800cb71 	.word	0x0800cb71

0800c9b0 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c9b0:	b480      	push	{r7}
 800c9b2:	b083      	sub	sp, #12
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800c9b8:	bf00      	nop
 800c9ba:	370c      	adds	r7, #12
 800c9bc:	46bd      	mov	sp, r7
 800c9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c2:	4770      	bx	lr

0800c9c4 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c9c4:	b480      	push	{r7}
 800c9c6:	b083      	sub	sp, #12
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800c9cc:	bf00      	nop
 800c9ce:	370c      	adds	r7, #12
 800c9d0:	46bd      	mov	sp, r7
 800c9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d6:	4770      	bx	lr

0800c9d8 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c9d8:	b480      	push	{r7}
 800c9da:	b083      	sub	sp, #12
 800c9dc:	af00      	add	r7, sp, #0
 800c9de:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800c9e0:	bf00      	nop
 800c9e2:	370c      	adds	r7, #12
 800c9e4:	46bd      	mov	sp, r7
 800c9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ea:	4770      	bx	lr

0800c9ec <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800c9ec:	b480      	push	{r7}
 800c9ee:	b083      	sub	sp, #12
 800c9f0:	af00      	add	r7, sp, #0
 800c9f2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800c9f4:	bf00      	nop
 800c9f6:	370c      	adds	r7, #12
 800c9f8:	46bd      	mov	sp, r7
 800c9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9fe:	4770      	bx	lr

0800ca00 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ca00:	b580      	push	{r7, lr}
 800ca02:	b084      	sub	sp, #16
 800ca04:	af00      	add	r7, sp, #0
 800ca06:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800ca08:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ca0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
=======
 800ca0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ca0c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ca0e:	f7fd fdeb 	bl	800a5e8 <HAL_GetTick>
 800ca12:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800ca1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ca1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
=======
 800ca1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ca1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ca22:	d03b      	beq.n	800ca9c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	685a      	ldr	r2, [r3, #4]
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	f022 0220 	bic.w	r2, r2, #32
 800ca32:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	689b      	ldr	r3, [r3, #8]
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d10d      	bne.n	800ca58 <SPI_DMAReceiveCplt+0x58>
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800ca40:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
=======
 800ca40:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ca44:	d108      	bne.n	800ca58 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	685a      	ldr	r2, [r3, #4]
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	f022 0203 	bic.w	r2, r2, #3
 800ca54:	605a      	str	r2, [r3, #4]
 800ca56:	e007      	b.n	800ca68 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	685a      	ldr	r2, [r3, #4]
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	f022 0201 	bic.w	r2, r2, #1
 800ca66:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800ca68:	68ba      	ldr	r2, [r7, #8]
<<<<<<< HEAD
 800ca6a:	2164      	movs	r1, #100	; 0x64
=======
 800ca6a:	2164      	movs	r1, #100	@ 0x64
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ca6c:	68f8      	ldr	r0, [r7, #12]
 800ca6e:	f000 f927 	bl	800ccc0 <SPI_EndRxTransaction>
 800ca72:	4603      	mov	r3, r0
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d002      	beq.n	800ca7e <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	2220      	movs	r2, #32
<<<<<<< HEAD
 800ca7c:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800ca7c:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    }

    hspi->RxXferCount = 0U;
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	2200      	movs	r2, #0
<<<<<<< HEAD
 800ca82:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	2201      	movs	r2, #1
 800ca88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
=======
 800ca82:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	2201      	movs	r2, #1
 800ca88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ca8c:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800ca8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
=======
 800ca8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d003      	beq.n	800ca9c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800ca94:	68f8      	ldr	r0, [r7, #12]
 800ca96:	f7ff ffa9 	bl	800c9ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800ca9a:	e002      	b.n	800caa2 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800ca9c:	68f8      	ldr	r0, [r7, #12]
 800ca9e:	f7ff ff87 	bl	800c9b0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800caa2:	3710      	adds	r7, #16
 800caa4:	46bd      	mov	sp, r7
 800caa6:	bd80      	pop	{r7, pc}

0800caa8 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	b084      	sub	sp, #16
 800caac:	af00      	add	r7, sp, #0
 800caae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cab0:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800cab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
=======
 800cab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cab4:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cab6:	f7fd fd97 	bl	800a5e8 <HAL_GetTick>
 800caba:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800cac2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cac6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
=======
 800cac2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cac6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800caca:	d02f      	beq.n	800cb2c <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	685a      	ldr	r2, [r3, #4]
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	f022 0220 	bic.w	r2, r2, #32
 800cada:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800cadc:	68ba      	ldr	r2, [r7, #8]
<<<<<<< HEAD
 800cade:	2164      	movs	r1, #100	; 0x64
=======
 800cade:	2164      	movs	r1, #100	@ 0x64
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cae0:	68f8      	ldr	r0, [r7, #12]
 800cae2:	f000 f953 	bl	800cd8c <SPI_EndRxTxTransaction>
 800cae6:	4603      	mov	r3, r0
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d005      	beq.n	800caf8 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800caec:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800caee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800caf0:	f043 0220 	orr.w	r2, r3, #32
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800caee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800caf0:	f043 0220 	orr.w	r2, r3, #32
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	685a      	ldr	r2, [r3, #4]
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	f022 0203 	bic.w	r2, r2, #3
 800cb06:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	2200      	movs	r2, #0
<<<<<<< HEAD
 800cb0c:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	2200      	movs	r2, #0
 800cb12:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	2201      	movs	r2, #1
 800cb18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
=======
 800cb0c:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	2200      	movs	r2, #0
 800cb12:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	2201      	movs	r2, #1
 800cb18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cb1c:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800cb1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
=======
 800cb1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d003      	beq.n	800cb2c <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800cb24:	68f8      	ldr	r0, [r7, #12]
 800cb26:	f7ff ff61 	bl	800c9ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800cb2a:	e002      	b.n	800cb32 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800cb2c:	68f8      	ldr	r0, [r7, #12]
 800cb2e:	f003 fdbd 	bl	80106ac <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cb32:	3710      	adds	r7, #16
 800cb34:	46bd      	mov	sp, r7
 800cb36:	bd80      	pop	{r7, pc}

0800cb38 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cb38:	b580      	push	{r7, lr}
 800cb3a:	b084      	sub	sp, #16
 800cb3c:	af00      	add	r7, sp, #0
 800cb3e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cb40:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800cb42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
=======
 800cb42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cb44:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800cb46:	68f8      	ldr	r0, [r7, #12]
 800cb48:	f7ff ff3c 	bl	800c9c4 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cb4c:	bf00      	nop
 800cb4e:	3710      	adds	r7, #16
 800cb50:	46bd      	mov	sp, r7
 800cb52:	bd80      	pop	{r7, pc}

0800cb54 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800cb54:	b580      	push	{r7, lr}
 800cb56:	b084      	sub	sp, #16
 800cb58:	af00      	add	r7, sp, #0
 800cb5a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cb5c:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800cb5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
=======
 800cb5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cb60:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800cb62:	68f8      	ldr	r0, [r7, #12]
 800cb64:	f7ff ff38 	bl	800c9d8 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cb68:	bf00      	nop
 800cb6a:	3710      	adds	r7, #16
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	bd80      	pop	{r7, pc}

0800cb70 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b084      	sub	sp, #16
 800cb74:	af00      	add	r7, sp, #0
 800cb76:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800cb78:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800cb7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
=======
 800cb7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cb7c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	685a      	ldr	r2, [r3, #4]
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	f022 0203 	bic.w	r2, r2, #3
 800cb8c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800cb8e:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800cb90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cb92:	f043 0210 	orr.w	r2, r3, #16
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	2201      	movs	r2, #1
 800cb9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
=======
 800cb90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb92:	f043 0210 	orr.w	r2, r3, #16
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	2201      	movs	r2, #1
 800cb9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800cba2:	68f8      	ldr	r0, [r7, #12]
 800cba4:	f7ff ff22 	bl	800c9ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800cba8:	bf00      	nop
 800cbaa:	3710      	adds	r7, #16
 800cbac:	46bd      	mov	sp, r7
 800cbae:	bd80      	pop	{r7, pc}

0800cbb0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800cbb0:	b580      	push	{r7, lr}
 800cbb2:	b088      	sub	sp, #32
 800cbb4:	af00      	add	r7, sp, #0
 800cbb6:	60f8      	str	r0, [r7, #12]
 800cbb8:	60b9      	str	r1, [r7, #8]
 800cbba:	603b      	str	r3, [r7, #0]
 800cbbc:	4613      	mov	r3, r2
 800cbbe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800cbc0:	f7fd fd12 	bl	800a5e8 <HAL_GetTick>
 800cbc4:	4602      	mov	r2, r0
<<<<<<< HEAD
 800cbc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
=======
 800cbc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cbc8:	1a9b      	subs	r3, r3, r2
 800cbca:	683a      	ldr	r2, [r7, #0]
 800cbcc:	4413      	add	r3, r2
 800cbce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800cbd0:	f7fd fd0a 	bl	800a5e8 <HAL_GetTick>
 800cbd4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
<<<<<<< HEAD
 800cbd6:	4b39      	ldr	r3, [pc, #228]	; (800ccbc <SPI_WaitFlagStateUntilTimeout+0x10c>)
=======
 800cbd6:	4b39      	ldr	r3, [pc, #228]	@ (800ccbc <SPI_WaitFlagStateUntilTimeout+0x10c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	015b      	lsls	r3, r3, #5
 800cbdc:	0d1b      	lsrs	r3, r3, #20
 800cbde:	69fa      	ldr	r2, [r7, #28]
 800cbe0:	fb02 f303 	mul.w	r3, r2, r3
 800cbe4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cbe6:	e054      	b.n	800cc92 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800cbe8:	683b      	ldr	r3, [r7, #0]
 800cbea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbee:	d050      	beq.n	800cc92 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800cbf0:	f7fd fcfa 	bl	800a5e8 <HAL_GetTick>
 800cbf4:	4602      	mov	r2, r0
 800cbf6:	69bb      	ldr	r3, [r7, #24]
 800cbf8:	1ad3      	subs	r3, r2, r3
 800cbfa:	69fa      	ldr	r2, [r7, #28]
 800cbfc:	429a      	cmp	r2, r3
 800cbfe:	d902      	bls.n	800cc06 <SPI_WaitFlagStateUntilTimeout+0x56>
 800cc00:	69fb      	ldr	r3, [r7, #28]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d13d      	bne.n	800cc82 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	685a      	ldr	r2, [r3, #4]
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800cc10:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
=======
 800cc10:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cc14:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800cc1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cc1e:	d111      	bne.n	800cc44 <SPI_WaitFlagStateUntilTimeout+0x94>
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	689b      	ldr	r3, [r3, #8]
 800cc24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
=======
 800cc1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800cc1e:	d111      	bne.n	800cc44 <SPI_WaitFlagStateUntilTimeout+0x94>
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	689b      	ldr	r3, [r3, #8]
 800cc24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cc28:	d004      	beq.n	800cc34 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	689b      	ldr	r3, [r3, #8]
<<<<<<< HEAD
 800cc2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
=======
 800cc2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cc32:	d107      	bne.n	800cc44 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	681a      	ldr	r2, [r3, #0]
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800cc3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
=======
 800cc3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cc42:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800cc44:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800cc46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
=======
 800cc46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cc4c:	d10f      	bne.n	800cc6e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	681a      	ldr	r2, [r3, #0]
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800cc58:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
=======
 800cc58:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cc5c:	601a      	str	r2, [r3, #0]
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	681a      	ldr	r2, [r3, #0]
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800cc68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
=======
 800cc68:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cc6c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	2201      	movs	r2, #1
<<<<<<< HEAD
 800cc72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
=======
 800cc72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	2200      	movs	r2, #0
<<<<<<< HEAD
 800cc7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
=======
 800cc7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

        return HAL_TIMEOUT;
 800cc7e:	2303      	movs	r3, #3
 800cc80:	e017      	b.n	800ccb2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800cc82:	697b      	ldr	r3, [r7, #20]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d101      	bne.n	800cc8c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800cc88:	2300      	movs	r3, #0
 800cc8a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800cc8c:	697b      	ldr	r3, [r7, #20]
 800cc8e:	3b01      	subs	r3, #1
 800cc90:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	689a      	ldr	r2, [r3, #8]
 800cc98:	68bb      	ldr	r3, [r7, #8]
 800cc9a:	4013      	ands	r3, r2
 800cc9c:	68ba      	ldr	r2, [r7, #8]
 800cc9e:	429a      	cmp	r2, r3
 800cca0:	bf0c      	ite	eq
 800cca2:	2301      	moveq	r3, #1
 800cca4:	2300      	movne	r3, #0
 800cca6:	b2db      	uxtb	r3, r3
 800cca8:	461a      	mov	r2, r3
 800ccaa:	79fb      	ldrb	r3, [r7, #7]
 800ccac:	429a      	cmp	r2, r3
 800ccae:	d19b      	bne.n	800cbe8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800ccb0:	2300      	movs	r3, #0
}
 800ccb2:	4618      	mov	r0, r3
 800ccb4:	3720      	adds	r7, #32
 800ccb6:	46bd      	mov	sp, r7
 800ccb8:	bd80      	pop	{r7, pc}
 800ccba:	bf00      	nop
 800ccbc:	20000000 	.word	0x20000000

0800ccc0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ccc0:	b580      	push	{r7, lr}
 800ccc2:	b086      	sub	sp, #24
 800ccc4:	af02      	add	r7, sp, #8
 800ccc6:	60f8      	str	r0, [r7, #12]
 800ccc8:	60b9      	str	r1, [r7, #8]
 800ccca:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800ccd0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ccd4:	d111      	bne.n	800ccfa <SPI_EndRxTransaction+0x3a>
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	689b      	ldr	r3, [r3, #8]
 800ccda:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
=======
 800ccd0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ccd4:	d111      	bne.n	800ccfa <SPI_EndRxTransaction+0x3a>
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	689b      	ldr	r3, [r3, #8]
 800ccda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ccde:	d004      	beq.n	800ccea <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	689b      	ldr	r3, [r3, #8]
<<<<<<< HEAD
 800cce4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
=======
 800cce4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cce8:	d107      	bne.n	800ccfa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	681a      	ldr	r2, [r3, #0]
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800ccf4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
=======
 800ccf4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ccf8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800ccfe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
=======
 800ccfe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cd02:	d12a      	bne.n	800cd5a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	689b      	ldr	r3, [r3, #8]
<<<<<<< HEAD
 800cd08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
=======
 800cd08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cd0c:	d012      	beq.n	800cd34 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	9300      	str	r3, [sp, #0]
 800cd12:	68bb      	ldr	r3, [r7, #8]
 800cd14:	2200      	movs	r2, #0
<<<<<<< HEAD
 800cd16:	2180      	movs	r1, #128	; 0x80
=======
 800cd16:	2180      	movs	r1, #128	@ 0x80
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cd18:	68f8      	ldr	r0, [r7, #12]
 800cd1a:	f7ff ff49 	bl	800cbb0 <SPI_WaitFlagStateUntilTimeout>
 800cd1e:	4603      	mov	r3, r0
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d02d      	beq.n	800cd80 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cd24:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800cd26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd28:	f043 0220 	orr.w	r2, r3, #32
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800cd26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd28:	f043 0220 	orr.w	r2, r3, #32
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
        return HAL_TIMEOUT;
 800cd30:	2303      	movs	r3, #3
 800cd32:	e026      	b.n	800cd82 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	9300      	str	r3, [sp, #0]
 800cd38:	68bb      	ldr	r3, [r7, #8]
 800cd3a:	2200      	movs	r2, #0
 800cd3c:	2101      	movs	r1, #1
 800cd3e:	68f8      	ldr	r0, [r7, #12]
 800cd40:	f7ff ff36 	bl	800cbb0 <SPI_WaitFlagStateUntilTimeout>
 800cd44:	4603      	mov	r3, r0
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d01a      	beq.n	800cd80 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cd4a:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800cd4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd4e:	f043 0220 	orr.w	r2, r3, #32
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800cd4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd4e:	f043 0220 	orr.w	r2, r3, #32
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
        return HAL_TIMEOUT;
 800cd56:	2303      	movs	r3, #3
 800cd58:	e013      	b.n	800cd82 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	9300      	str	r3, [sp, #0]
 800cd5e:	68bb      	ldr	r3, [r7, #8]
 800cd60:	2200      	movs	r2, #0
 800cd62:	2101      	movs	r1, #1
 800cd64:	68f8      	ldr	r0, [r7, #12]
 800cd66:	f7ff ff23 	bl	800cbb0 <SPI_WaitFlagStateUntilTimeout>
 800cd6a:	4603      	mov	r3, r0
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d007      	beq.n	800cd80 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cd70:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800cd72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd74:	f043 0220 	orr.w	r2, r3, #32
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800cd72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd74:	f043 0220 	orr.w	r2, r3, #32
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
      return HAL_TIMEOUT;
 800cd7c:	2303      	movs	r3, #3
 800cd7e:	e000      	b.n	800cd82 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800cd80:	2300      	movs	r3, #0
}
 800cd82:	4618      	mov	r0, r3
 800cd84:	3710      	adds	r7, #16
 800cd86:	46bd      	mov	sp, r7
 800cd88:	bd80      	pop	{r7, pc}
	...

0800cd8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800cd8c:	b580      	push	{r7, lr}
 800cd8e:	b088      	sub	sp, #32
 800cd90:	af02      	add	r7, sp, #8
 800cd92:	60f8      	str	r0, [r7, #12]
 800cd94:	60b9      	str	r1, [r7, #8]
 800cd96:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
<<<<<<< HEAD
 800cd98:	4b1b      	ldr	r3, [pc, #108]	; (800ce08 <SPI_EndRxTxTransaction+0x7c>)
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	4a1b      	ldr	r2, [pc, #108]	; (800ce0c <SPI_EndRxTxTransaction+0x80>)
 800cd9e:	fba2 2303 	umull	r2, r3, r2, r3
 800cda2:	0d5b      	lsrs	r3, r3, #21
 800cda4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
=======
 800cd98:	4b1b      	ldr	r3, [pc, #108]	@ (800ce08 <SPI_EndRxTxTransaction+0x7c>)
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	4a1b      	ldr	r2, [pc, #108]	@ (800ce0c <SPI_EndRxTxTransaction+0x80>)
 800cd9e:	fba2 2303 	umull	r2, r3, r2, r3
 800cda2:	0d5b      	lsrs	r3, r3, #21
 800cda4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cda8:	fb02 f303 	mul.w	r3, r2, r3
 800cdac:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	685b      	ldr	r3, [r3, #4]
<<<<<<< HEAD
 800cdb2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
=======
 800cdb2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cdb6:	d112      	bne.n	800cdde <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	9300      	str	r3, [sp, #0]
 800cdbc:	68bb      	ldr	r3, [r7, #8]
 800cdbe:	2200      	movs	r2, #0
<<<<<<< HEAD
 800cdc0:	2180      	movs	r1, #128	; 0x80
=======
 800cdc0:	2180      	movs	r1, #128	@ 0x80
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cdc2:	68f8      	ldr	r0, [r7, #12]
 800cdc4:	f7ff fef4 	bl	800cbb0 <SPI_WaitFlagStateUntilTimeout>
 800cdc8:	4603      	mov	r3, r0
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d016      	beq.n	800cdfc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cdce:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800cdd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cdd2:	f043 0220 	orr.w	r2, r3, #32
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800cdd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cdd2:	f043 0220 	orr.w	r2, r3, #32
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
      return HAL_TIMEOUT;
 800cdda:	2303      	movs	r3, #3
 800cddc:	e00f      	b.n	800cdfe <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800cdde:	697b      	ldr	r3, [r7, #20]
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d00a      	beq.n	800cdfa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800cde4:	697b      	ldr	r3, [r7, #20]
 800cde6:	3b01      	subs	r3, #1
 800cde8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	689b      	ldr	r3, [r3, #8]
<<<<<<< HEAD
 800cdf0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cdf4:	2b80      	cmp	r3, #128	; 0x80
=======
 800cdf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cdf4:	2b80      	cmp	r3, #128	@ 0x80
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cdf6:	d0f2      	beq.n	800cdde <SPI_EndRxTxTransaction+0x52>
 800cdf8:	e000      	b.n	800cdfc <SPI_EndRxTxTransaction+0x70>
        break;
 800cdfa:	bf00      	nop
  }

  return HAL_OK;
 800cdfc:	2300      	movs	r3, #0
}
 800cdfe:	4618      	mov	r0, r3
 800ce00:	3718      	adds	r7, #24
 800ce02:	46bd      	mov	sp, r7
 800ce04:	bd80      	pop	{r7, pc}
 800ce06:	bf00      	nop
 800ce08:	20000000 	.word	0x20000000
 800ce0c:	165e9f81 	.word	0x165e9f81

0800ce10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ce10:	b580      	push	{r7, lr}
 800ce12:	b082      	sub	sp, #8
 800ce14:	af00      	add	r7, sp, #0
 800ce16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d101      	bne.n	800ce22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ce1e:	2301      	movs	r3, #1
 800ce20:	e041      	b.n	800cea6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ce22:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ce24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
=======
 800ce24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ce28:	b2db      	uxtb	r3, r3
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d106      	bne.n	800ce3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	2200      	movs	r2, #0
<<<<<<< HEAD
 800ce32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800ce32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ce36:	6878      	ldr	r0, [r7, #4]
 800ce38:	f7fd f8e4 	bl	800a004 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	2202      	movs	r2, #2
<<<<<<< HEAD
 800ce40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
=======
 800ce40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	681a      	ldr	r2, [r3, #0]
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	3304      	adds	r3, #4
 800ce4c:	4619      	mov	r1, r3
 800ce4e:	4610      	mov	r0, r2
 800ce50:	f000 fc58 	bl	800d704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	2201      	movs	r2, #1
<<<<<<< HEAD
 800ce58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
=======
 800ce58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	2201      	movs	r2, #1
<<<<<<< HEAD
 800ce60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	2201      	movs	r2, #1
 800ce68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	2201      	movs	r2, #1
 800ce70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	2201      	movs	r2, #1
 800ce78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	2201      	movs	r2, #1
 800ce80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	2201      	movs	r2, #1
 800ce88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	2201      	movs	r2, #1
 800ce90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	2201      	movs	r2, #1
 800ce98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
=======
 800ce60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	2201      	movs	r2, #1
 800ce68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	2201      	movs	r2, #1
 800ce70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	2201      	movs	r2, #1
 800ce78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	2201      	movs	r2, #1
 800ce80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	2201      	movs	r2, #1
 800ce88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	2201      	movs	r2, #1
 800ce90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	2201      	movs	r2, #1
 800ce98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	2201      	movs	r2, #1
<<<<<<< HEAD
 800cea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
=======
 800cea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  return HAL_OK;
 800cea4:	2300      	movs	r3, #0
}
 800cea6:	4618      	mov	r0, r3
 800cea8:	3708      	adds	r7, #8
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	bd80      	pop	{r7, pc}
	...

0800ceb0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ceb0:	b480      	push	{r7}
 800ceb2:	b085      	sub	sp, #20
 800ceb4:	af00      	add	r7, sp, #0
 800ceb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ceb8:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ceba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
=======
 800ceba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cebe:	b2db      	uxtb	r3, r3
 800cec0:	2b01      	cmp	r3, #1
 800cec2:	d001      	beq.n	800cec8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800cec4:	2301      	movs	r3, #1
 800cec6:	e044      	b.n	800cf52 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	2202      	movs	r2, #2
<<<<<<< HEAD
 800cecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
=======
 800cecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	68da      	ldr	r2, [r3, #12]
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	f042 0201 	orr.w	r2, r2, #1
 800cede:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800cee4:	4a1e      	ldr	r2, [pc, #120]	; (800cf60 <HAL_TIM_Base_Start_IT+0xb0>)
=======
 800cee4:	4a1e      	ldr	r2, [pc, #120]	@ (800cf60 <HAL_TIM_Base_Start_IT+0xb0>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cee6:	4293      	cmp	r3, r2
 800cee8:	d018      	beq.n	800cf1c <HAL_TIM_Base_Start_IT+0x6c>
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800ceee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cef2:	d013      	beq.n	800cf1c <HAL_TIM_Base_Start_IT+0x6c>
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	4a1a      	ldr	r2, [pc, #104]	; (800cf64 <HAL_TIM_Base_Start_IT+0xb4>)
=======
 800ceee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cef2:	d013      	beq.n	800cf1c <HAL_TIM_Base_Start_IT+0x6c>
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	4a1a      	ldr	r2, [pc, #104]	@ (800cf64 <HAL_TIM_Base_Start_IT+0xb4>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cefa:	4293      	cmp	r3, r2
 800cefc:	d00e      	beq.n	800cf1c <HAL_TIM_Base_Start_IT+0x6c>
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800cf02:	4a19      	ldr	r2, [pc, #100]	; (800cf68 <HAL_TIM_Base_Start_IT+0xb8>)
=======
 800cf02:	4a19      	ldr	r2, [pc, #100]	@ (800cf68 <HAL_TIM_Base_Start_IT+0xb8>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cf04:	4293      	cmp	r3, r2
 800cf06:	d009      	beq.n	800cf1c <HAL_TIM_Base_Start_IT+0x6c>
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800cf0c:	4a17      	ldr	r2, [pc, #92]	; (800cf6c <HAL_TIM_Base_Start_IT+0xbc>)
=======
 800cf0c:	4a17      	ldr	r2, [pc, #92]	@ (800cf6c <HAL_TIM_Base_Start_IT+0xbc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cf0e:	4293      	cmp	r3, r2
 800cf10:	d004      	beq.n	800cf1c <HAL_TIM_Base_Start_IT+0x6c>
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800cf16:	4a16      	ldr	r2, [pc, #88]	; (800cf70 <HAL_TIM_Base_Start_IT+0xc0>)
=======
 800cf16:	4a16      	ldr	r2, [pc, #88]	@ (800cf70 <HAL_TIM_Base_Start_IT+0xc0>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cf18:	4293      	cmp	r3, r2
 800cf1a:	d111      	bne.n	800cf40 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	689b      	ldr	r3, [r3, #8]
 800cf22:	f003 0307 	and.w	r3, r3, #7
 800cf26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	2b06      	cmp	r3, #6
 800cf2c:	d010      	beq.n	800cf50 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	681a      	ldr	r2, [r3, #0]
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	f042 0201 	orr.w	r2, r2, #1
 800cf3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cf3e:	e007      	b.n	800cf50 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	681a      	ldr	r2, [r3, #0]
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	f042 0201 	orr.w	r2, r2, #1
 800cf4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cf50:	2300      	movs	r3, #0
}
 800cf52:	4618      	mov	r0, r3
 800cf54:	3714      	adds	r7, #20
 800cf56:	46bd      	mov	sp, r7
 800cf58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf5c:	4770      	bx	lr
 800cf5e:	bf00      	nop
 800cf60:	40010000 	.word	0x40010000
 800cf64:	40000400 	.word	0x40000400
 800cf68:	40000800 	.word	0x40000800
 800cf6c:	40000c00 	.word	0x40000c00
 800cf70:	40014000 	.word	0x40014000

0800cf74 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800cf74:	b580      	push	{r7, lr}
 800cf76:	b082      	sub	sp, #8
 800cf78:	af00      	add	r7, sp, #0
 800cf7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d101      	bne.n	800cf86 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800cf82:	2301      	movs	r3, #1
 800cf84:	e041      	b.n	800d00a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cf86:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800cf88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
=======
 800cf88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800cf8c:	b2db      	uxtb	r3, r3
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d106      	bne.n	800cfa0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	2200      	movs	r2, #0
<<<<<<< HEAD
 800cf96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800cf96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800cf9a:	6878      	ldr	r0, [r7, #4]
 800cf9c:	f000 f839 	bl	800d012 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	2202      	movs	r2, #2
<<<<<<< HEAD
 800cfa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
=======
 800cfa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	681a      	ldr	r2, [r3, #0]
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	3304      	adds	r3, #4
 800cfb0:	4619      	mov	r1, r3
 800cfb2:	4610      	mov	r0, r2
 800cfb4:	f000 fba6 	bl	800d704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	2201      	movs	r2, #1
<<<<<<< HEAD
 800cfbc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
=======
 800cfbc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	2201      	movs	r2, #1
<<<<<<< HEAD
 800cfc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	2201      	movs	r2, #1
 800cfcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	2201      	movs	r2, #1
 800cfd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	2201      	movs	r2, #1
 800cfdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	2201      	movs	r2, #1
 800cfe4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	2201      	movs	r2, #1
 800cfec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	2201      	movs	r2, #1
 800cff4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	2201      	movs	r2, #1
 800cffc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
=======
 800cfc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	2201      	movs	r2, #1
 800cfcc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	2201      	movs	r2, #1
 800cfd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	2201      	movs	r2, #1
 800cfdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	2201      	movs	r2, #1
 800cfe4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	2201      	movs	r2, #1
 800cfec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	2201      	movs	r2, #1
 800cff4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	2201      	movs	r2, #1
 800cffc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	2201      	movs	r2, #1
<<<<<<< HEAD
 800d004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
=======
 800d004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  return HAL_OK;
 800d008:	2300      	movs	r3, #0
}
 800d00a:	4618      	mov	r0, r3
 800d00c:	3708      	adds	r7, #8
 800d00e:	46bd      	mov	sp, r7
 800d010:	bd80      	pop	{r7, pc}

0800d012 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800d012:	b480      	push	{r7}
 800d014:	b083      	sub	sp, #12
 800d016:	af00      	add	r7, sp, #0
 800d018:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800d01a:	bf00      	nop
 800d01c:	370c      	adds	r7, #12
 800d01e:	46bd      	mov	sp, r7
 800d020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d024:	4770      	bx	lr
	...

0800d028 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d028:	b580      	push	{r7, lr}
 800d02a:	b084      	sub	sp, #16
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	6078      	str	r0, [r7, #4]
 800d030:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d032:	683b      	ldr	r3, [r7, #0]
 800d034:	2b00      	cmp	r3, #0
 800d036:	d109      	bne.n	800d04c <HAL_TIM_PWM_Start+0x24>
 800d038:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800d03a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
=======
 800d03a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d03e:	b2db      	uxtb	r3, r3
 800d040:	2b01      	cmp	r3, #1
 800d042:	bf14      	ite	ne
 800d044:	2301      	movne	r3, #1
 800d046:	2300      	moveq	r3, #0
 800d048:	b2db      	uxtb	r3, r3
 800d04a:	e022      	b.n	800d092 <HAL_TIM_PWM_Start+0x6a>
 800d04c:	683b      	ldr	r3, [r7, #0]
 800d04e:	2b04      	cmp	r3, #4
 800d050:	d109      	bne.n	800d066 <HAL_TIM_PWM_Start+0x3e>
 800d052:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800d054:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
=======
 800d054:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d058:	b2db      	uxtb	r3, r3
 800d05a:	2b01      	cmp	r3, #1
 800d05c:	bf14      	ite	ne
 800d05e:	2301      	movne	r3, #1
 800d060:	2300      	moveq	r3, #0
 800d062:	b2db      	uxtb	r3, r3
 800d064:	e015      	b.n	800d092 <HAL_TIM_PWM_Start+0x6a>
 800d066:	683b      	ldr	r3, [r7, #0]
 800d068:	2b08      	cmp	r3, #8
 800d06a:	d109      	bne.n	800d080 <HAL_TIM_PWM_Start+0x58>
 800d06c:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800d06e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
=======
 800d06e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d072:	b2db      	uxtb	r3, r3
 800d074:	2b01      	cmp	r3, #1
 800d076:	bf14      	ite	ne
 800d078:	2301      	movne	r3, #1
 800d07a:	2300      	moveq	r3, #0
 800d07c:	b2db      	uxtb	r3, r3
 800d07e:	e008      	b.n	800d092 <HAL_TIM_PWM_Start+0x6a>
 800d080:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800d082:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
=======
 800d082:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d086:	b2db      	uxtb	r3, r3
 800d088:	2b01      	cmp	r3, #1
 800d08a:	bf14      	ite	ne
 800d08c:	2301      	movne	r3, #1
 800d08e:	2300      	moveq	r3, #0
 800d090:	b2db      	uxtb	r3, r3
 800d092:	2b00      	cmp	r3, #0
 800d094:	d001      	beq.n	800d09a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800d096:	2301      	movs	r3, #1
 800d098:	e068      	b.n	800d16c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d09a:	683b      	ldr	r3, [r7, #0]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d104      	bne.n	800d0aa <HAL_TIM_PWM_Start+0x82>
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	2202      	movs	r2, #2
<<<<<<< HEAD
 800d0a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
=======
 800d0a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d0a8:	e013      	b.n	800d0d2 <HAL_TIM_PWM_Start+0xaa>
 800d0aa:	683b      	ldr	r3, [r7, #0]
 800d0ac:	2b04      	cmp	r3, #4
 800d0ae:	d104      	bne.n	800d0ba <HAL_TIM_PWM_Start+0x92>
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	2202      	movs	r2, #2
<<<<<<< HEAD
 800d0b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
=======
 800d0b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d0b8:	e00b      	b.n	800d0d2 <HAL_TIM_PWM_Start+0xaa>
 800d0ba:	683b      	ldr	r3, [r7, #0]
 800d0bc:	2b08      	cmp	r3, #8
 800d0be:	d104      	bne.n	800d0ca <HAL_TIM_PWM_Start+0xa2>
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	2202      	movs	r2, #2
<<<<<<< HEAD
 800d0c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d0c8:	e003      	b.n	800d0d2 <HAL_TIM_PWM_Start+0xaa>
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	2202      	movs	r2, #2
 800d0ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
=======
 800d0c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d0c8:	e003      	b.n	800d0d2 <HAL_TIM_PWM_Start+0xaa>
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	2202      	movs	r2, #2
 800d0ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	2201      	movs	r2, #1
 800d0d8:	6839      	ldr	r1, [r7, #0]
 800d0da:	4618      	mov	r0, r3
 800d0dc:	f000 fdb8 	bl	800dc50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800d0e4:	4a23      	ldr	r2, [pc, #140]	; (800d174 <HAL_TIM_PWM_Start+0x14c>)
=======
 800d0e4:	4a23      	ldr	r2, [pc, #140]	@ (800d174 <HAL_TIM_PWM_Start+0x14c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d0e6:	4293      	cmp	r3, r2
 800d0e8:	d107      	bne.n	800d0fa <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800d0ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d0f8:	645a      	str	r2, [r3, #68]	; 0x44
=======
 800d0ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d0f8:	645a      	str	r2, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800d0fe:	4a1d      	ldr	r2, [pc, #116]	; (800d174 <HAL_TIM_PWM_Start+0x14c>)
=======
 800d0fe:	4a1d      	ldr	r2, [pc, #116]	@ (800d174 <HAL_TIM_PWM_Start+0x14c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d100:	4293      	cmp	r3, r2
 800d102:	d018      	beq.n	800d136 <HAL_TIM_PWM_Start+0x10e>
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800d108:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d10c:	d013      	beq.n	800d136 <HAL_TIM_PWM_Start+0x10e>
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	4a19      	ldr	r2, [pc, #100]	; (800d178 <HAL_TIM_PWM_Start+0x150>)
=======
 800d108:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d10c:	d013      	beq.n	800d136 <HAL_TIM_PWM_Start+0x10e>
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	4a19      	ldr	r2, [pc, #100]	@ (800d178 <HAL_TIM_PWM_Start+0x150>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d114:	4293      	cmp	r3, r2
 800d116:	d00e      	beq.n	800d136 <HAL_TIM_PWM_Start+0x10e>
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800d11c:	4a17      	ldr	r2, [pc, #92]	; (800d17c <HAL_TIM_PWM_Start+0x154>)
=======
 800d11c:	4a17      	ldr	r2, [pc, #92]	@ (800d17c <HAL_TIM_PWM_Start+0x154>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d11e:	4293      	cmp	r3, r2
 800d120:	d009      	beq.n	800d136 <HAL_TIM_PWM_Start+0x10e>
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800d126:	4a16      	ldr	r2, [pc, #88]	; (800d180 <HAL_TIM_PWM_Start+0x158>)
=======
 800d126:	4a16      	ldr	r2, [pc, #88]	@ (800d180 <HAL_TIM_PWM_Start+0x158>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d128:	4293      	cmp	r3, r2
 800d12a:	d004      	beq.n	800d136 <HAL_TIM_PWM_Start+0x10e>
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800d130:	4a14      	ldr	r2, [pc, #80]	; (800d184 <HAL_TIM_PWM_Start+0x15c>)
=======
 800d130:	4a14      	ldr	r2, [pc, #80]	@ (800d184 <HAL_TIM_PWM_Start+0x15c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d132:	4293      	cmp	r3, r2
 800d134:	d111      	bne.n	800d15a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	689b      	ldr	r3, [r3, #8]
 800d13c:	f003 0307 	and.w	r3, r3, #7
 800d140:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	2b06      	cmp	r3, #6
 800d146:	d010      	beq.n	800d16a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	681a      	ldr	r2, [r3, #0]
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	f042 0201 	orr.w	r2, r2, #1
 800d156:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d158:	e007      	b.n	800d16a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	681a      	ldr	r2, [r3, #0]
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	f042 0201 	orr.w	r2, r2, #1
 800d168:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d16a:	2300      	movs	r3, #0
}
 800d16c:	4618      	mov	r0, r3
 800d16e:	3710      	adds	r7, #16
 800d170:	46bd      	mov	sp, r7
 800d172:	bd80      	pop	{r7, pc}
 800d174:	40010000 	.word	0x40010000
 800d178:	40000400 	.word	0x40000400
 800d17c:	40000800 	.word	0x40000800
 800d180:	40000c00 	.word	0x40000c00
 800d184:	40014000 	.word	0x40014000

0800d188 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800d188:	b580      	push	{r7, lr}
 800d18a:	b086      	sub	sp, #24
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	6078      	str	r0, [r7, #4]
 800d190:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	2b00      	cmp	r3, #0
 800d196:	d101      	bne.n	800d19c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800d198:	2301      	movs	r3, #1
 800d19a:	e097      	b.n	800d2cc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d19c:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800d19e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
=======
 800d19e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d1a2:	b2db      	uxtb	r3, r3
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d106      	bne.n	800d1b6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	2200      	movs	r2, #0
<<<<<<< HEAD
 800d1ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800d1ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800d1b0:	6878      	ldr	r0, [r7, #4]
 800d1b2:	f7fc ffdd 	bl	800a170 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	2202      	movs	r2, #2
<<<<<<< HEAD
 800d1ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
=======
 800d1ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	689b      	ldr	r3, [r3, #8]
 800d1c4:	687a      	ldr	r2, [r7, #4]
 800d1c6:	6812      	ldr	r2, [r2, #0]
<<<<<<< HEAD
 800d1c8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
=======
 800d1c8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d1cc:	f023 0307 	bic.w	r3, r3, #7
 800d1d0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	681a      	ldr	r2, [r3, #0]
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	3304      	adds	r3, #4
 800d1da:	4619      	mov	r1, r3
 800d1dc:	4610      	mov	r0, r2
 800d1de:	f000 fa91 	bl	800d704 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	689b      	ldr	r3, [r3, #8]
 800d1e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	699b      	ldr	r3, [r3, #24]
 800d1f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	6a1b      	ldr	r3, [r3, #32]
 800d1f8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800d1fa:	683b      	ldr	r3, [r7, #0]
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	697a      	ldr	r2, [r7, #20]
 800d200:	4313      	orrs	r3, r2
 800d202:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800d204:	693b      	ldr	r3, [r7, #16]
<<<<<<< HEAD
 800d206:	f423 7340 	bic.w	r3, r3, #768	; 0x300
=======
 800d206:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d20a:	f023 0303 	bic.w	r3, r3, #3
 800d20e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d210:	683b      	ldr	r3, [r7, #0]
 800d212:	689a      	ldr	r2, [r3, #8]
 800d214:	683b      	ldr	r3, [r7, #0]
 800d216:	699b      	ldr	r3, [r3, #24]
 800d218:	021b      	lsls	r3, r3, #8
 800d21a:	4313      	orrs	r3, r2
 800d21c:	693a      	ldr	r2, [r7, #16]
 800d21e:	4313      	orrs	r3, r2
 800d220:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800d222:	693b      	ldr	r3, [r7, #16]
<<<<<<< HEAD
 800d224:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
=======
 800d224:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d228:	f023 030c 	bic.w	r3, r3, #12
 800d22c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800d22e:	693b      	ldr	r3, [r7, #16]
<<<<<<< HEAD
 800d230:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d234:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
=======
 800d230:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d234:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d238:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800d23a:	683b      	ldr	r3, [r7, #0]
 800d23c:	68da      	ldr	r2, [r3, #12]
 800d23e:	683b      	ldr	r3, [r7, #0]
 800d240:	69db      	ldr	r3, [r3, #28]
 800d242:	021b      	lsls	r3, r3, #8
 800d244:	4313      	orrs	r3, r2
 800d246:	693a      	ldr	r2, [r7, #16]
 800d248:	4313      	orrs	r3, r2
 800d24a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d24c:	683b      	ldr	r3, [r7, #0]
 800d24e:	691b      	ldr	r3, [r3, #16]
 800d250:	011a      	lsls	r2, r3, #4
 800d252:	683b      	ldr	r3, [r7, #0]
 800d254:	6a1b      	ldr	r3, [r3, #32]
 800d256:	031b      	lsls	r3, r3, #12
 800d258:	4313      	orrs	r3, r2
 800d25a:	693a      	ldr	r2, [r7, #16]
 800d25c:	4313      	orrs	r3, r2
 800d25e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800d260:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800d262:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800d266:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
=======
 800d262:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800d266:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d26e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d270:	683b      	ldr	r3, [r7, #0]
 800d272:	685a      	ldr	r2, [r3, #4]
 800d274:	683b      	ldr	r3, [r7, #0]
 800d276:	695b      	ldr	r3, [r3, #20]
 800d278:	011b      	lsls	r3, r3, #4
 800d27a:	4313      	orrs	r3, r2
 800d27c:	68fa      	ldr	r2, [r7, #12]
 800d27e:	4313      	orrs	r3, r2
 800d280:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	697a      	ldr	r2, [r7, #20]
 800d288:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	693a      	ldr	r2, [r7, #16]
 800d290:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	68fa      	ldr	r2, [r7, #12]
 800d298:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	2201      	movs	r2, #1
<<<<<<< HEAD
 800d29e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
=======
 800d29e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	2201      	movs	r2, #1
<<<<<<< HEAD
 800d2a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	2201      	movs	r2, #1
 800d2ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	2201      	movs	r2, #1
 800d2b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	2201      	movs	r2, #1
 800d2be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
=======
 800d2a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	2201      	movs	r2, #1
 800d2ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	2201      	movs	r2, #1
 800d2b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	2201      	movs	r2, #1
 800d2be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	2201      	movs	r2, #1
<<<<<<< HEAD
 800d2c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
=======
 800d2c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  return HAL_OK;
 800d2ca:	2300      	movs	r3, #0
}
 800d2cc:	4618      	mov	r0, r3
 800d2ce:	3718      	adds	r7, #24
 800d2d0:	46bd      	mov	sp, r7
 800d2d2:	bd80      	pop	{r7, pc}

0800d2d4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d2d4:	b580      	push	{r7, lr}
 800d2d6:	b084      	sub	sp, #16
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	6078      	str	r0, [r7, #4]
 800d2dc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800d2de:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800d2e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d2e4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800d2ec:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800d2f4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
=======
 800d2e0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d2e4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d2ec:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d2f4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d2fc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800d2fe:	683b      	ldr	r3, [r7, #0]
 800d300:	2b00      	cmp	r3, #0
 800d302:	d110      	bne.n	800d326 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d304:	7bfb      	ldrb	r3, [r7, #15]
 800d306:	2b01      	cmp	r3, #1
 800d308:	d102      	bne.n	800d310 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800d30a:	7b7b      	ldrb	r3, [r7, #13]
 800d30c:	2b01      	cmp	r3, #1
 800d30e:	d001      	beq.n	800d314 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800d310:	2301      	movs	r3, #1
 800d312:	e069      	b.n	800d3e8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	2202      	movs	r2, #2
<<<<<<< HEAD
 800d318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	2202      	movs	r2, #2
 800d320:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
=======
 800d318:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	2202      	movs	r2, #2
 800d320:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d324:	e031      	b.n	800d38a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800d326:	683b      	ldr	r3, [r7, #0]
 800d328:	2b04      	cmp	r3, #4
 800d32a:	d110      	bne.n	800d34e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800d32c:	7bbb      	ldrb	r3, [r7, #14]
 800d32e:	2b01      	cmp	r3, #1
 800d330:	d102      	bne.n	800d338 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d332:	7b3b      	ldrb	r3, [r7, #12]
 800d334:	2b01      	cmp	r3, #1
 800d336:	d001      	beq.n	800d33c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800d338:	2301      	movs	r3, #1
 800d33a:	e055      	b.n	800d3e8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	2202      	movs	r2, #2
<<<<<<< HEAD
 800d340:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	2202      	movs	r2, #2
 800d348:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
=======
 800d340:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	2202      	movs	r2, #2
 800d348:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d34c:	e01d      	b.n	800d38a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d34e:	7bfb      	ldrb	r3, [r7, #15]
 800d350:	2b01      	cmp	r3, #1
 800d352:	d108      	bne.n	800d366 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800d354:	7bbb      	ldrb	r3, [r7, #14]
 800d356:	2b01      	cmp	r3, #1
 800d358:	d105      	bne.n	800d366 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d35a:	7b7b      	ldrb	r3, [r7, #13]
 800d35c:	2b01      	cmp	r3, #1
 800d35e:	d102      	bne.n	800d366 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d360:	7b3b      	ldrb	r3, [r7, #12]
 800d362:	2b01      	cmp	r3, #1
 800d364:	d001      	beq.n	800d36a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800d366:	2301      	movs	r3, #1
 800d368:	e03e      	b.n	800d3e8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	2202      	movs	r2, #2
<<<<<<< HEAD
 800d36e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	2202      	movs	r2, #2
 800d376:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	2202      	movs	r2, #2
 800d37e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	2202      	movs	r2, #2
 800d386:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
=======
 800d36e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	2202      	movs	r2, #2
 800d376:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	2202      	movs	r2, #2
 800d37e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	2202      	movs	r2, #2
 800d386:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800d38a:	683b      	ldr	r3, [r7, #0]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d003      	beq.n	800d398 <HAL_TIM_Encoder_Start+0xc4>
 800d390:	683b      	ldr	r3, [r7, #0]
 800d392:	2b04      	cmp	r3, #4
 800d394:	d008      	beq.n	800d3a8 <HAL_TIM_Encoder_Start+0xd4>
 800d396:	e00f      	b.n	800d3b8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	2201      	movs	r2, #1
 800d39e:	2100      	movs	r1, #0
 800d3a0:	4618      	mov	r0, r3
 800d3a2:	f000 fc55 	bl	800dc50 <TIM_CCxChannelCmd>
      break;
 800d3a6:	e016      	b.n	800d3d6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	2201      	movs	r2, #1
 800d3ae:	2104      	movs	r1, #4
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	f000 fc4d 	bl	800dc50 <TIM_CCxChannelCmd>
      break;
 800d3b6:	e00e      	b.n	800d3d6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	2201      	movs	r2, #1
 800d3be:	2100      	movs	r1, #0
 800d3c0:	4618      	mov	r0, r3
 800d3c2:	f000 fc45 	bl	800dc50 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	2201      	movs	r2, #1
 800d3cc:	2104      	movs	r1, #4
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	f000 fc3e 	bl	800dc50 <TIM_CCxChannelCmd>
      break;
 800d3d4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	681a      	ldr	r2, [r3, #0]
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	f042 0201 	orr.w	r2, r2, #1
 800d3e4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800d3e6:	2300      	movs	r3, #0
}
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	3710      	adds	r7, #16
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	bd80      	pop	{r7, pc}

0800d3f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d3f0:	b580      	push	{r7, lr}
 800d3f2:	b086      	sub	sp, #24
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	60f8      	str	r0, [r7, #12]
 800d3f8:	60b9      	str	r1, [r7, #8]
 800d3fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d3fc:	2300      	movs	r3, #0
 800d3fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d400:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800d402:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
=======
 800d402:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d406:	2b01      	cmp	r3, #1
 800d408:	d101      	bne.n	800d40e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800d40a:	2302      	movs	r3, #2
 800d40c:	e0ae      	b.n	800d56c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	2201      	movs	r2, #1
<<<<<<< HEAD
 800d412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800d412:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  switch (Channel)
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	2b0c      	cmp	r3, #12
 800d41a:	f200 809f 	bhi.w	800d55c <HAL_TIM_PWM_ConfigChannel+0x16c>
<<<<<<< HEAD
 800d41e:	a201      	add	r2, pc, #4	; (adr r2, 800d424 <HAL_TIM_PWM_ConfigChannel+0x34>)
=======
 800d41e:	a201      	add	r2, pc, #4	@ (adr r2, 800d424 <HAL_TIM_PWM_ConfigChannel+0x34>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d424:	0800d459 	.word	0x0800d459
 800d428:	0800d55d 	.word	0x0800d55d
 800d42c:	0800d55d 	.word	0x0800d55d
 800d430:	0800d55d 	.word	0x0800d55d
 800d434:	0800d499 	.word	0x0800d499
 800d438:	0800d55d 	.word	0x0800d55d
 800d43c:	0800d55d 	.word	0x0800d55d
 800d440:	0800d55d 	.word	0x0800d55d
 800d444:	0800d4db 	.word	0x0800d4db
 800d448:	0800d55d 	.word	0x0800d55d
 800d44c:	0800d55d 	.word	0x0800d55d
 800d450:	0800d55d 	.word	0x0800d55d
 800d454:	0800d51b 	.word	0x0800d51b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	68b9      	ldr	r1, [r7, #8]
 800d45e:	4618      	mov	r0, r3
 800d460:	f000 f9d0 	bl	800d804 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	699a      	ldr	r2, [r3, #24]
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	f042 0208 	orr.w	r2, r2, #8
 800d472:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	699a      	ldr	r2, [r3, #24]
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	f022 0204 	bic.w	r2, r2, #4
 800d482:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	6999      	ldr	r1, [r3, #24]
 800d48a:	68bb      	ldr	r3, [r7, #8]
 800d48c:	691a      	ldr	r2, [r3, #16]
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	430a      	orrs	r2, r1
 800d494:	619a      	str	r2, [r3, #24]
      break;
 800d496:	e064      	b.n	800d562 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	68b9      	ldr	r1, [r7, #8]
 800d49e:	4618      	mov	r0, r3
 800d4a0:	f000 fa16 	bl	800d8d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	699a      	ldr	r2, [r3, #24]
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800d4ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
=======
 800d4ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d4b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	681b      	ldr	r3, [r3, #0]
 800d4b8:	699a      	ldr	r2, [r3, #24]
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800d4be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
=======
 800d4be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d4c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	6999      	ldr	r1, [r3, #24]
 800d4ca:	68bb      	ldr	r3, [r7, #8]
 800d4cc:	691b      	ldr	r3, [r3, #16]
 800d4ce:	021a      	lsls	r2, r3, #8
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	430a      	orrs	r2, r1
 800d4d6:	619a      	str	r2, [r3, #24]
      break;
 800d4d8:	e043      	b.n	800d562 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	68b9      	ldr	r1, [r7, #8]
 800d4e0:	4618      	mov	r0, r3
 800d4e2:	f000 fa61 	bl	800d9a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	69da      	ldr	r2, [r3, #28]
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	f042 0208 	orr.w	r2, r2, #8
 800d4f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	69da      	ldr	r2, [r3, #28]
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	f022 0204 	bic.w	r2, r2, #4
 800d504:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	69d9      	ldr	r1, [r3, #28]
 800d50c:	68bb      	ldr	r3, [r7, #8]
 800d50e:	691a      	ldr	r2, [r3, #16]
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	430a      	orrs	r2, r1
 800d516:	61da      	str	r2, [r3, #28]
      break;
 800d518:	e023      	b.n	800d562 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	68b9      	ldr	r1, [r7, #8]
 800d520:	4618      	mov	r0, r3
 800d522:	f000 faab 	bl	800da7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	69da      	ldr	r2, [r3, #28]
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800d530:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
=======
 800d530:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d534:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	69da      	ldr	r2, [r3, #28]
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800d540:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
=======
 800d540:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d544:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	69d9      	ldr	r1, [r3, #28]
 800d54c:	68bb      	ldr	r3, [r7, #8]
 800d54e:	691b      	ldr	r3, [r3, #16]
 800d550:	021a      	lsls	r2, r3, #8
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	430a      	orrs	r2, r1
 800d558:	61da      	str	r2, [r3, #28]
      break;
 800d55a:	e002      	b.n	800d562 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800d55c:	2301      	movs	r3, #1
 800d55e:	75fb      	strb	r3, [r7, #23]
      break;
 800d560:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	2200      	movs	r2, #0
<<<<<<< HEAD
 800d566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800d566:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  return status;
 800d56a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d56c:	4618      	mov	r0, r3
 800d56e:	3718      	adds	r7, #24
 800d570:	46bd      	mov	sp, r7
 800d572:	bd80      	pop	{r7, pc}

0800d574 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d574:	b580      	push	{r7, lr}
 800d576:	b084      	sub	sp, #16
 800d578:	af00      	add	r7, sp, #0
 800d57a:	6078      	str	r0, [r7, #4]
 800d57c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d57e:	2300      	movs	r3, #0
 800d580:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d582:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800d584:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
=======
 800d584:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d588:	2b01      	cmp	r3, #1
 800d58a:	d101      	bne.n	800d590 <HAL_TIM_ConfigClockSource+0x1c>
 800d58c:	2302      	movs	r3, #2
 800d58e:	e0b4      	b.n	800d6fa <HAL_TIM_ConfigClockSource+0x186>
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	2201      	movs	r2, #1
<<<<<<< HEAD
 800d594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800d594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  htim->State = HAL_TIM_STATE_BUSY;
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	2202      	movs	r2, #2
<<<<<<< HEAD
 800d59c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
=======
 800d59c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	689b      	ldr	r3, [r3, #8]
 800d5a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d5a8:	68bb      	ldr	r3, [r7, #8]
<<<<<<< HEAD
 800d5aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800d5ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d5b0:	68bb      	ldr	r3, [r7, #8]
 800d5b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
=======
 800d5aa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800d5ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d5b0:	68bb      	ldr	r3, [r7, #8]
 800d5b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d5b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	68ba      	ldr	r2, [r7, #8]
 800d5be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d5c0:	683b      	ldr	r3, [r7, #0]
 800d5c2:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800d5c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d5c8:	d03e      	beq.n	800d648 <HAL_TIM_ConfigClockSource+0xd4>
 800d5ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d5ce:	f200 8087 	bhi.w	800d6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800d5d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d5d6:	f000 8086 	beq.w	800d6e6 <HAL_TIM_ConfigClockSource+0x172>
 800d5da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d5de:	d87f      	bhi.n	800d6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800d5e0:	2b70      	cmp	r3, #112	; 0x70
 800d5e2:	d01a      	beq.n	800d61a <HAL_TIM_ConfigClockSource+0xa6>
 800d5e4:	2b70      	cmp	r3, #112	; 0x70
 800d5e6:	d87b      	bhi.n	800d6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800d5e8:	2b60      	cmp	r3, #96	; 0x60
 800d5ea:	d050      	beq.n	800d68e <HAL_TIM_ConfigClockSource+0x11a>
 800d5ec:	2b60      	cmp	r3, #96	; 0x60
 800d5ee:	d877      	bhi.n	800d6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800d5f0:	2b50      	cmp	r3, #80	; 0x50
 800d5f2:	d03c      	beq.n	800d66e <HAL_TIM_ConfigClockSource+0xfa>
 800d5f4:	2b50      	cmp	r3, #80	; 0x50
 800d5f6:	d873      	bhi.n	800d6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800d5f8:	2b40      	cmp	r3, #64	; 0x40
 800d5fa:	d058      	beq.n	800d6ae <HAL_TIM_ConfigClockSource+0x13a>
 800d5fc:	2b40      	cmp	r3, #64	; 0x40
 800d5fe:	d86f      	bhi.n	800d6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800d600:	2b30      	cmp	r3, #48	; 0x30
 800d602:	d064      	beq.n	800d6ce <HAL_TIM_ConfigClockSource+0x15a>
 800d604:	2b30      	cmp	r3, #48	; 0x30
=======
 800d5c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d5c8:	d03e      	beq.n	800d648 <HAL_TIM_ConfigClockSource+0xd4>
 800d5ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d5ce:	f200 8087 	bhi.w	800d6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800d5d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d5d6:	f000 8086 	beq.w	800d6e6 <HAL_TIM_ConfigClockSource+0x172>
 800d5da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d5de:	d87f      	bhi.n	800d6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800d5e0:	2b70      	cmp	r3, #112	@ 0x70
 800d5e2:	d01a      	beq.n	800d61a <HAL_TIM_ConfigClockSource+0xa6>
 800d5e4:	2b70      	cmp	r3, #112	@ 0x70
 800d5e6:	d87b      	bhi.n	800d6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800d5e8:	2b60      	cmp	r3, #96	@ 0x60
 800d5ea:	d050      	beq.n	800d68e <HAL_TIM_ConfigClockSource+0x11a>
 800d5ec:	2b60      	cmp	r3, #96	@ 0x60
 800d5ee:	d877      	bhi.n	800d6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800d5f0:	2b50      	cmp	r3, #80	@ 0x50
 800d5f2:	d03c      	beq.n	800d66e <HAL_TIM_ConfigClockSource+0xfa>
 800d5f4:	2b50      	cmp	r3, #80	@ 0x50
 800d5f6:	d873      	bhi.n	800d6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800d5f8:	2b40      	cmp	r3, #64	@ 0x40
 800d5fa:	d058      	beq.n	800d6ae <HAL_TIM_ConfigClockSource+0x13a>
 800d5fc:	2b40      	cmp	r3, #64	@ 0x40
 800d5fe:	d86f      	bhi.n	800d6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800d600:	2b30      	cmp	r3, #48	@ 0x30
 800d602:	d064      	beq.n	800d6ce <HAL_TIM_ConfigClockSource+0x15a>
 800d604:	2b30      	cmp	r3, #48	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d606:	d86b      	bhi.n	800d6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800d608:	2b20      	cmp	r3, #32
 800d60a:	d060      	beq.n	800d6ce <HAL_TIM_ConfigClockSource+0x15a>
 800d60c:	2b20      	cmp	r3, #32
 800d60e:	d867      	bhi.n	800d6e0 <HAL_TIM_ConfigClockSource+0x16c>
 800d610:	2b00      	cmp	r3, #0
 800d612:	d05c      	beq.n	800d6ce <HAL_TIM_ConfigClockSource+0x15a>
 800d614:	2b10      	cmp	r3, #16
 800d616:	d05a      	beq.n	800d6ce <HAL_TIM_ConfigClockSource+0x15a>
 800d618:	e062      	b.n	800d6e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	6818      	ldr	r0, [r3, #0]
 800d61e:	683b      	ldr	r3, [r7, #0]
 800d620:	6899      	ldr	r1, [r3, #8]
 800d622:	683b      	ldr	r3, [r7, #0]
 800d624:	685a      	ldr	r2, [r3, #4]
 800d626:	683b      	ldr	r3, [r7, #0]
 800d628:	68db      	ldr	r3, [r3, #12]
 800d62a:	f000 faf1 	bl	800dc10 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	689b      	ldr	r3, [r3, #8]
 800d634:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d636:	68bb      	ldr	r3, [r7, #8]
<<<<<<< HEAD
 800d638:	f043 0377 	orr.w	r3, r3, #119	; 0x77
=======
 800d638:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d63c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	68ba      	ldr	r2, [r7, #8]
 800d644:	609a      	str	r2, [r3, #8]
      break;
 800d646:	e04f      	b.n	800d6e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	6818      	ldr	r0, [r3, #0]
 800d64c:	683b      	ldr	r3, [r7, #0]
 800d64e:	6899      	ldr	r1, [r3, #8]
 800d650:	683b      	ldr	r3, [r7, #0]
 800d652:	685a      	ldr	r2, [r3, #4]
 800d654:	683b      	ldr	r3, [r7, #0]
 800d656:	68db      	ldr	r3, [r3, #12]
 800d658:	f000 fada 	bl	800dc10 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	689a      	ldr	r2, [r3, #8]
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800d666:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
=======
 800d666:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d66a:	609a      	str	r2, [r3, #8]
      break;
 800d66c:	e03c      	b.n	800d6e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	6818      	ldr	r0, [r3, #0]
 800d672:	683b      	ldr	r3, [r7, #0]
 800d674:	6859      	ldr	r1, [r3, #4]
 800d676:	683b      	ldr	r3, [r7, #0]
 800d678:	68db      	ldr	r3, [r3, #12]
 800d67a:	461a      	mov	r2, r3
 800d67c:	f000 fa4e 	bl	800db1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800d684:	2150      	movs	r1, #80	; 0x50
=======
 800d684:	2150      	movs	r1, #80	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d686:	4618      	mov	r0, r3
 800d688:	f000 faa7 	bl	800dbda <TIM_ITRx_SetConfig>
      break;
 800d68c:	e02c      	b.n	800d6e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	6818      	ldr	r0, [r3, #0]
 800d692:	683b      	ldr	r3, [r7, #0]
 800d694:	6859      	ldr	r1, [r3, #4]
 800d696:	683b      	ldr	r3, [r7, #0]
 800d698:	68db      	ldr	r3, [r3, #12]
 800d69a:	461a      	mov	r2, r3
 800d69c:	f000 fa6d 	bl	800db7a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800d6a4:	2160      	movs	r1, #96	; 0x60
=======
 800d6a4:	2160      	movs	r1, #96	@ 0x60
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	f000 fa97 	bl	800dbda <TIM_ITRx_SetConfig>
      break;
 800d6ac:	e01c      	b.n	800d6e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	6818      	ldr	r0, [r3, #0]
 800d6b2:	683b      	ldr	r3, [r7, #0]
 800d6b4:	6859      	ldr	r1, [r3, #4]
 800d6b6:	683b      	ldr	r3, [r7, #0]
 800d6b8:	68db      	ldr	r3, [r3, #12]
 800d6ba:	461a      	mov	r2, r3
 800d6bc:	f000 fa2e 	bl	800db1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800d6c4:	2140      	movs	r1, #64	; 0x40
=======
 800d6c4:	2140      	movs	r1, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	f000 fa87 	bl	800dbda <TIM_ITRx_SetConfig>
      break;
 800d6cc:	e00c      	b.n	800d6e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	681a      	ldr	r2, [r3, #0]
 800d6d2:	683b      	ldr	r3, [r7, #0]
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	4619      	mov	r1, r3
 800d6d8:	4610      	mov	r0, r2
 800d6da:	f000 fa7e 	bl	800dbda <TIM_ITRx_SetConfig>
      break;
 800d6de:	e003      	b.n	800d6e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800d6e0:	2301      	movs	r3, #1
 800d6e2:	73fb      	strb	r3, [r7, #15]
      break;
 800d6e4:	e000      	b.n	800d6e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800d6e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	2201      	movs	r2, #1
<<<<<<< HEAD
 800d6ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
=======
 800d6ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  __HAL_UNLOCK(htim);
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	2200      	movs	r2, #0
<<<<<<< HEAD
 800d6f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800d6f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  return status;
 800d6f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	3710      	adds	r7, #16
 800d6fe:	46bd      	mov	sp, r7
 800d700:	bd80      	pop	{r7, pc}
	...

0800d704 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d704:	b480      	push	{r7}
 800d706:	b085      	sub	sp, #20
 800d708:	af00      	add	r7, sp, #0
 800d70a:	6078      	str	r0, [r7, #4]
 800d70c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d714:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800d716:	4a34      	ldr	r2, [pc, #208]	; (800d7e8 <TIM_Base_SetConfig+0xe4>)
 800d718:	4293      	cmp	r3, r2
 800d71a:	d00f      	beq.n	800d73c <TIM_Base_SetConfig+0x38>
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d722:	d00b      	beq.n	800d73c <TIM_Base_SetConfig+0x38>
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	4a31      	ldr	r2, [pc, #196]	; (800d7ec <TIM_Base_SetConfig+0xe8>)
 800d728:	4293      	cmp	r3, r2
 800d72a:	d007      	beq.n	800d73c <TIM_Base_SetConfig+0x38>
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	4a30      	ldr	r2, [pc, #192]	; (800d7f0 <TIM_Base_SetConfig+0xec>)
 800d730:	4293      	cmp	r3, r2
 800d732:	d003      	beq.n	800d73c <TIM_Base_SetConfig+0x38>
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	4a2f      	ldr	r2, [pc, #188]	; (800d7f4 <TIM_Base_SetConfig+0xf0>)
=======
 800d716:	4a34      	ldr	r2, [pc, #208]	@ (800d7e8 <TIM_Base_SetConfig+0xe4>)
 800d718:	4293      	cmp	r3, r2
 800d71a:	d00f      	beq.n	800d73c <TIM_Base_SetConfig+0x38>
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d722:	d00b      	beq.n	800d73c <TIM_Base_SetConfig+0x38>
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	4a31      	ldr	r2, [pc, #196]	@ (800d7ec <TIM_Base_SetConfig+0xe8>)
 800d728:	4293      	cmp	r3, r2
 800d72a:	d007      	beq.n	800d73c <TIM_Base_SetConfig+0x38>
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	4a30      	ldr	r2, [pc, #192]	@ (800d7f0 <TIM_Base_SetConfig+0xec>)
 800d730:	4293      	cmp	r3, r2
 800d732:	d003      	beq.n	800d73c <TIM_Base_SetConfig+0x38>
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	4a2f      	ldr	r2, [pc, #188]	@ (800d7f4 <TIM_Base_SetConfig+0xf0>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d738:	4293      	cmp	r3, r2
 800d73a:	d108      	bne.n	800d74e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d73c:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800d73e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
=======
 800d73e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d742:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d744:	683b      	ldr	r3, [r7, #0]
 800d746:	685b      	ldr	r3, [r3, #4]
 800d748:	68fa      	ldr	r2, [r7, #12]
 800d74a:	4313      	orrs	r3, r2
 800d74c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d74e:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800d750:	4a25      	ldr	r2, [pc, #148]	; (800d7e8 <TIM_Base_SetConfig+0xe4>)
 800d752:	4293      	cmp	r3, r2
 800d754:	d01b      	beq.n	800d78e <TIM_Base_SetConfig+0x8a>
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d75c:	d017      	beq.n	800d78e <TIM_Base_SetConfig+0x8a>
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	4a22      	ldr	r2, [pc, #136]	; (800d7ec <TIM_Base_SetConfig+0xe8>)
 800d762:	4293      	cmp	r3, r2
 800d764:	d013      	beq.n	800d78e <TIM_Base_SetConfig+0x8a>
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	4a21      	ldr	r2, [pc, #132]	; (800d7f0 <TIM_Base_SetConfig+0xec>)
 800d76a:	4293      	cmp	r3, r2
 800d76c:	d00f      	beq.n	800d78e <TIM_Base_SetConfig+0x8a>
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	4a20      	ldr	r2, [pc, #128]	; (800d7f4 <TIM_Base_SetConfig+0xf0>)
 800d772:	4293      	cmp	r3, r2
 800d774:	d00b      	beq.n	800d78e <TIM_Base_SetConfig+0x8a>
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	4a1f      	ldr	r2, [pc, #124]	; (800d7f8 <TIM_Base_SetConfig+0xf4>)
 800d77a:	4293      	cmp	r3, r2
 800d77c:	d007      	beq.n	800d78e <TIM_Base_SetConfig+0x8a>
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	4a1e      	ldr	r2, [pc, #120]	; (800d7fc <TIM_Base_SetConfig+0xf8>)
 800d782:	4293      	cmp	r3, r2
 800d784:	d003      	beq.n	800d78e <TIM_Base_SetConfig+0x8a>
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	4a1d      	ldr	r2, [pc, #116]	; (800d800 <TIM_Base_SetConfig+0xfc>)
=======
 800d750:	4a25      	ldr	r2, [pc, #148]	@ (800d7e8 <TIM_Base_SetConfig+0xe4>)
 800d752:	4293      	cmp	r3, r2
 800d754:	d01b      	beq.n	800d78e <TIM_Base_SetConfig+0x8a>
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d75c:	d017      	beq.n	800d78e <TIM_Base_SetConfig+0x8a>
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	4a22      	ldr	r2, [pc, #136]	@ (800d7ec <TIM_Base_SetConfig+0xe8>)
 800d762:	4293      	cmp	r3, r2
 800d764:	d013      	beq.n	800d78e <TIM_Base_SetConfig+0x8a>
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	4a21      	ldr	r2, [pc, #132]	@ (800d7f0 <TIM_Base_SetConfig+0xec>)
 800d76a:	4293      	cmp	r3, r2
 800d76c:	d00f      	beq.n	800d78e <TIM_Base_SetConfig+0x8a>
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	4a20      	ldr	r2, [pc, #128]	@ (800d7f4 <TIM_Base_SetConfig+0xf0>)
 800d772:	4293      	cmp	r3, r2
 800d774:	d00b      	beq.n	800d78e <TIM_Base_SetConfig+0x8a>
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	4a1f      	ldr	r2, [pc, #124]	@ (800d7f8 <TIM_Base_SetConfig+0xf4>)
 800d77a:	4293      	cmp	r3, r2
 800d77c:	d007      	beq.n	800d78e <TIM_Base_SetConfig+0x8a>
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	4a1e      	ldr	r2, [pc, #120]	@ (800d7fc <TIM_Base_SetConfig+0xf8>)
 800d782:	4293      	cmp	r3, r2
 800d784:	d003      	beq.n	800d78e <TIM_Base_SetConfig+0x8a>
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	4a1d      	ldr	r2, [pc, #116]	@ (800d800 <TIM_Base_SetConfig+0xfc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d78a:	4293      	cmp	r3, r2
 800d78c:	d108      	bne.n	800d7a0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d78e:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800d790:	f423 7340 	bic.w	r3, r3, #768	; 0x300
=======
 800d790:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d794:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d796:	683b      	ldr	r3, [r7, #0]
 800d798:	68db      	ldr	r3, [r3, #12]
 800d79a:	68fa      	ldr	r2, [r7, #12]
 800d79c:	4313      	orrs	r3, r2
 800d79e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d7a0:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800d7a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
=======
 800d7a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d7a6:	683b      	ldr	r3, [r7, #0]
 800d7a8:	695b      	ldr	r3, [r3, #20]
 800d7aa:	4313      	orrs	r3, r2
 800d7ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	68fa      	ldr	r2, [r7, #12]
 800d7b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d7b4:	683b      	ldr	r3, [r7, #0]
 800d7b6:	689a      	ldr	r2, [r3, #8]
 800d7b8:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800d7ba:	62da      	str	r2, [r3, #44]	; 0x2c
=======
 800d7ba:	62da      	str	r2, [r3, #44]	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d7bc:	683b      	ldr	r3, [r7, #0]
 800d7be:	681a      	ldr	r2, [r3, #0]
 800d7c0:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800d7c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	4a08      	ldr	r2, [pc, #32]	; (800d7e8 <TIM_Base_SetConfig+0xe4>)
=======
 800d7c2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	4a08      	ldr	r2, [pc, #32]	@ (800d7e8 <TIM_Base_SetConfig+0xe4>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d7c8:	4293      	cmp	r3, r2
 800d7ca:	d103      	bne.n	800d7d4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d7cc:	683b      	ldr	r3, [r7, #0]
 800d7ce:	691a      	ldr	r2, [r3, #16]
 800d7d0:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800d7d2:	631a      	str	r2, [r3, #48]	; 0x30
=======
 800d7d2:	631a      	str	r2, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	2201      	movs	r2, #1
 800d7d8:	615a      	str	r2, [r3, #20]
}
 800d7da:	bf00      	nop
 800d7dc:	3714      	adds	r7, #20
 800d7de:	46bd      	mov	sp, r7
 800d7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e4:	4770      	bx	lr
 800d7e6:	bf00      	nop
 800d7e8:	40010000 	.word	0x40010000
 800d7ec:	40000400 	.word	0x40000400
 800d7f0:	40000800 	.word	0x40000800
 800d7f4:	40000c00 	.word	0x40000c00
 800d7f8:	40014000 	.word	0x40014000
 800d7fc:	40014400 	.word	0x40014400
 800d800:	40014800 	.word	0x40014800

0800d804 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d804:	b480      	push	{r7}
 800d806:	b087      	sub	sp, #28
 800d808:	af00      	add	r7, sp, #0
 800d80a:	6078      	str	r0, [r7, #4]
 800d80c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	6a1b      	ldr	r3, [r3, #32]
 800d812:	f023 0201 	bic.w	r2, r3, #1
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	6a1b      	ldr	r3, [r3, #32]
 800d81e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	685b      	ldr	r3, [r3, #4]
 800d824:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	699b      	ldr	r3, [r3, #24]
 800d82a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d82c:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800d82e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
=======
 800d82e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d832:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	f023 0303 	bic.w	r3, r3, #3
 800d83a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d83c:	683b      	ldr	r3, [r7, #0]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	68fa      	ldr	r2, [r7, #12]
 800d842:	4313      	orrs	r3, r2
 800d844:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d846:	697b      	ldr	r3, [r7, #20]
 800d848:	f023 0302 	bic.w	r3, r3, #2
 800d84c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d84e:	683b      	ldr	r3, [r7, #0]
 800d850:	689b      	ldr	r3, [r3, #8]
 800d852:	697a      	ldr	r2, [r7, #20]
 800d854:	4313      	orrs	r3, r2
 800d856:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d858:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800d85a:	4a1c      	ldr	r2, [pc, #112]	; (800d8cc <TIM_OC1_SetConfig+0xc8>)
=======
 800d85a:	4a1c      	ldr	r2, [pc, #112]	@ (800d8cc <TIM_OC1_SetConfig+0xc8>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d85c:	4293      	cmp	r3, r2
 800d85e:	d10c      	bne.n	800d87a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d860:	697b      	ldr	r3, [r7, #20]
 800d862:	f023 0308 	bic.w	r3, r3, #8
 800d866:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d868:	683b      	ldr	r3, [r7, #0]
 800d86a:	68db      	ldr	r3, [r3, #12]
 800d86c:	697a      	ldr	r2, [r7, #20]
 800d86e:	4313      	orrs	r3, r2
 800d870:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d872:	697b      	ldr	r3, [r7, #20]
 800d874:	f023 0304 	bic.w	r3, r3, #4
 800d878:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d87a:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800d87c:	4a13      	ldr	r2, [pc, #76]	; (800d8cc <TIM_OC1_SetConfig+0xc8>)
=======
 800d87c:	4a13      	ldr	r2, [pc, #76]	@ (800d8cc <TIM_OC1_SetConfig+0xc8>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d87e:	4293      	cmp	r3, r2
 800d880:	d111      	bne.n	800d8a6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d882:	693b      	ldr	r3, [r7, #16]
<<<<<<< HEAD
 800d884:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d888:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d88a:	693b      	ldr	r3, [r7, #16]
 800d88c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
=======
 800d884:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d888:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d88a:	693b      	ldr	r3, [r7, #16]
 800d88c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d890:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d892:	683b      	ldr	r3, [r7, #0]
 800d894:	695b      	ldr	r3, [r3, #20]
 800d896:	693a      	ldr	r2, [r7, #16]
 800d898:	4313      	orrs	r3, r2
 800d89a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d89c:	683b      	ldr	r3, [r7, #0]
 800d89e:	699b      	ldr	r3, [r3, #24]
 800d8a0:	693a      	ldr	r2, [r7, #16]
 800d8a2:	4313      	orrs	r3, r2
 800d8a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	693a      	ldr	r2, [r7, #16]
 800d8aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	68fa      	ldr	r2, [r7, #12]
 800d8b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d8b2:	683b      	ldr	r3, [r7, #0]
 800d8b4:	685a      	ldr	r2, [r3, #4]
 800d8b6:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800d8b8:	635a      	str	r2, [r3, #52]	; 0x34
=======
 800d8b8:	635a      	str	r2, [r3, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	697a      	ldr	r2, [r7, #20]
 800d8be:	621a      	str	r2, [r3, #32]
}
 800d8c0:	bf00      	nop
 800d8c2:	371c      	adds	r7, #28
 800d8c4:	46bd      	mov	sp, r7
 800d8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ca:	4770      	bx	lr
 800d8cc:	40010000 	.word	0x40010000

0800d8d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d8d0:	b480      	push	{r7}
 800d8d2:	b087      	sub	sp, #28
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	6078      	str	r0, [r7, #4]
 800d8d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	6a1b      	ldr	r3, [r3, #32]
 800d8de:	f023 0210 	bic.w	r2, r3, #16
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	6a1b      	ldr	r3, [r3, #32]
 800d8ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	685b      	ldr	r3, [r3, #4]
 800d8f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	699b      	ldr	r3, [r3, #24]
 800d8f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d8f8:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800d8fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d8fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	f423 7340 	bic.w	r3, r3, #768	; 0x300
=======
 800d8fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d8fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d906:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d908:	683b      	ldr	r3, [r7, #0]
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	021b      	lsls	r3, r3, #8
 800d90e:	68fa      	ldr	r2, [r7, #12]
 800d910:	4313      	orrs	r3, r2
 800d912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d914:	697b      	ldr	r3, [r7, #20]
 800d916:	f023 0320 	bic.w	r3, r3, #32
 800d91a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d91c:	683b      	ldr	r3, [r7, #0]
 800d91e:	689b      	ldr	r3, [r3, #8]
 800d920:	011b      	lsls	r3, r3, #4
 800d922:	697a      	ldr	r2, [r7, #20]
 800d924:	4313      	orrs	r3, r2
 800d926:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d928:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800d92a:	4a1e      	ldr	r2, [pc, #120]	; (800d9a4 <TIM_OC2_SetConfig+0xd4>)
=======
 800d92a:	4a1e      	ldr	r2, [pc, #120]	@ (800d9a4 <TIM_OC2_SetConfig+0xd4>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d92c:	4293      	cmp	r3, r2
 800d92e:	d10d      	bne.n	800d94c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d930:	697b      	ldr	r3, [r7, #20]
<<<<<<< HEAD
 800d932:	f023 0380 	bic.w	r3, r3, #128	; 0x80
=======
 800d932:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d936:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d938:	683b      	ldr	r3, [r7, #0]
 800d93a:	68db      	ldr	r3, [r3, #12]
 800d93c:	011b      	lsls	r3, r3, #4
 800d93e:	697a      	ldr	r2, [r7, #20]
 800d940:	4313      	orrs	r3, r2
 800d942:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d944:	697b      	ldr	r3, [r7, #20]
<<<<<<< HEAD
 800d946:	f023 0340 	bic.w	r3, r3, #64	; 0x40
=======
 800d946:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d94a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d94c:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800d94e:	4a15      	ldr	r2, [pc, #84]	; (800d9a4 <TIM_OC2_SetConfig+0xd4>)
=======
 800d94e:	4a15      	ldr	r2, [pc, #84]	@ (800d9a4 <TIM_OC2_SetConfig+0xd4>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d950:	4293      	cmp	r3, r2
 800d952:	d113      	bne.n	800d97c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d954:	693b      	ldr	r3, [r7, #16]
<<<<<<< HEAD
 800d956:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d95a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d95c:	693b      	ldr	r3, [r7, #16]
 800d95e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
=======
 800d956:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800d95a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d95c:	693b      	ldr	r3, [r7, #16]
 800d95e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d962:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d964:	683b      	ldr	r3, [r7, #0]
 800d966:	695b      	ldr	r3, [r3, #20]
 800d968:	009b      	lsls	r3, r3, #2
 800d96a:	693a      	ldr	r2, [r7, #16]
 800d96c:	4313      	orrs	r3, r2
 800d96e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d970:	683b      	ldr	r3, [r7, #0]
 800d972:	699b      	ldr	r3, [r3, #24]
 800d974:	009b      	lsls	r3, r3, #2
 800d976:	693a      	ldr	r2, [r7, #16]
 800d978:	4313      	orrs	r3, r2
 800d97a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	693a      	ldr	r2, [r7, #16]
 800d980:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	68fa      	ldr	r2, [r7, #12]
 800d986:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d988:	683b      	ldr	r3, [r7, #0]
 800d98a:	685a      	ldr	r2, [r3, #4]
 800d98c:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800d98e:	639a      	str	r2, [r3, #56]	; 0x38
=======
 800d98e:	639a      	str	r2, [r3, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	697a      	ldr	r2, [r7, #20]
 800d994:	621a      	str	r2, [r3, #32]
}
 800d996:	bf00      	nop
 800d998:	371c      	adds	r7, #28
 800d99a:	46bd      	mov	sp, r7
 800d99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a0:	4770      	bx	lr
 800d9a2:	bf00      	nop
 800d9a4:	40010000 	.word	0x40010000

0800d9a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d9a8:	b480      	push	{r7}
 800d9aa:	b087      	sub	sp, #28
 800d9ac:	af00      	add	r7, sp, #0
 800d9ae:	6078      	str	r0, [r7, #4]
 800d9b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	6a1b      	ldr	r3, [r3, #32]
<<<<<<< HEAD
 800d9b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
=======
 800d9b6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	6a1b      	ldr	r3, [r3, #32]
 800d9c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	685b      	ldr	r3, [r3, #4]
 800d9c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	69db      	ldr	r3, [r3, #28]
 800d9ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d9d0:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800d9d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
=======
 800d9d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d9d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	f023 0303 	bic.w	r3, r3, #3
 800d9de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d9e0:	683b      	ldr	r3, [r7, #0]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	68fa      	ldr	r2, [r7, #12]
 800d9e6:	4313      	orrs	r3, r2
 800d9e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d9ea:	697b      	ldr	r3, [r7, #20]
<<<<<<< HEAD
 800d9ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
=======
 800d9ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800d9f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d9f2:	683b      	ldr	r3, [r7, #0]
 800d9f4:	689b      	ldr	r3, [r3, #8]
 800d9f6:	021b      	lsls	r3, r3, #8
 800d9f8:	697a      	ldr	r2, [r7, #20]
 800d9fa:	4313      	orrs	r3, r2
 800d9fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d9fe:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800da00:	4a1d      	ldr	r2, [pc, #116]	; (800da78 <TIM_OC3_SetConfig+0xd0>)
=======
 800da00:	4a1d      	ldr	r2, [pc, #116]	@ (800da78 <TIM_OC3_SetConfig+0xd0>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800da02:	4293      	cmp	r3, r2
 800da04:	d10d      	bne.n	800da22 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800da06:	697b      	ldr	r3, [r7, #20]
<<<<<<< HEAD
 800da08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
=======
 800da08:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800da0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800da0e:	683b      	ldr	r3, [r7, #0]
 800da10:	68db      	ldr	r3, [r3, #12]
 800da12:	021b      	lsls	r3, r3, #8
 800da14:	697a      	ldr	r2, [r7, #20]
 800da16:	4313      	orrs	r3, r2
 800da18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800da1a:	697b      	ldr	r3, [r7, #20]
<<<<<<< HEAD
 800da1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
=======
 800da1c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800da20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800da22:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800da24:	4a14      	ldr	r2, [pc, #80]	; (800da78 <TIM_OC3_SetConfig+0xd0>)
=======
 800da24:	4a14      	ldr	r2, [pc, #80]	@ (800da78 <TIM_OC3_SetConfig+0xd0>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800da26:	4293      	cmp	r3, r2
 800da28:	d113      	bne.n	800da52 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800da2a:	693b      	ldr	r3, [r7, #16]
<<<<<<< HEAD
 800da2c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800da30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800da32:	693b      	ldr	r3, [r7, #16]
 800da34:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
=======
 800da2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800da30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800da32:	693b      	ldr	r3, [r7, #16]
 800da34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800da38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800da3a:	683b      	ldr	r3, [r7, #0]
 800da3c:	695b      	ldr	r3, [r3, #20]
 800da3e:	011b      	lsls	r3, r3, #4
 800da40:	693a      	ldr	r2, [r7, #16]
 800da42:	4313      	orrs	r3, r2
 800da44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800da46:	683b      	ldr	r3, [r7, #0]
 800da48:	699b      	ldr	r3, [r3, #24]
 800da4a:	011b      	lsls	r3, r3, #4
 800da4c:	693a      	ldr	r2, [r7, #16]
 800da4e:	4313      	orrs	r3, r2
 800da50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	693a      	ldr	r2, [r7, #16]
 800da56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	68fa      	ldr	r2, [r7, #12]
 800da5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800da5e:	683b      	ldr	r3, [r7, #0]
 800da60:	685a      	ldr	r2, [r3, #4]
 800da62:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800da64:	63da      	str	r2, [r3, #60]	; 0x3c
=======
 800da64:	63da      	str	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	697a      	ldr	r2, [r7, #20]
 800da6a:	621a      	str	r2, [r3, #32]
}
 800da6c:	bf00      	nop
 800da6e:	371c      	adds	r7, #28
 800da70:	46bd      	mov	sp, r7
 800da72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da76:	4770      	bx	lr
 800da78:	40010000 	.word	0x40010000

0800da7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800da7c:	b480      	push	{r7}
 800da7e:	b087      	sub	sp, #28
 800da80:	af00      	add	r7, sp, #0
 800da82:	6078      	str	r0, [r7, #4]
 800da84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	6a1b      	ldr	r3, [r3, #32]
<<<<<<< HEAD
 800da8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
=======
 800da8a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	6a1b      	ldr	r3, [r3, #32]
 800da96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	685b      	ldr	r3, [r3, #4]
 800da9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	69db      	ldr	r3, [r3, #28]
 800daa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800daa4:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800daa6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800daaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
=======
 800daa6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800daaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dab2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dab4:	683b      	ldr	r3, [r7, #0]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	021b      	lsls	r3, r3, #8
 800daba:	68fa      	ldr	r2, [r7, #12]
 800dabc:	4313      	orrs	r3, r2
 800dabe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800dac0:	693b      	ldr	r3, [r7, #16]
<<<<<<< HEAD
 800dac2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
=======
 800dac2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dac6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800dac8:	683b      	ldr	r3, [r7, #0]
 800daca:	689b      	ldr	r3, [r3, #8]
 800dacc:	031b      	lsls	r3, r3, #12
 800dace:	693a      	ldr	r2, [r7, #16]
 800dad0:	4313      	orrs	r3, r2
 800dad2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dad4:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800dad6:	4a10      	ldr	r2, [pc, #64]	; (800db18 <TIM_OC4_SetConfig+0x9c>)
=======
 800dad6:	4a10      	ldr	r2, [pc, #64]	@ (800db18 <TIM_OC4_SetConfig+0x9c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dad8:	4293      	cmp	r3, r2
 800dada:	d109      	bne.n	800daf0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800dadc:	697b      	ldr	r3, [r7, #20]
<<<<<<< HEAD
 800dade:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
=======
 800dade:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dae2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800dae4:	683b      	ldr	r3, [r7, #0]
 800dae6:	695b      	ldr	r3, [r3, #20]
 800dae8:	019b      	lsls	r3, r3, #6
 800daea:	697a      	ldr	r2, [r7, #20]
 800daec:	4313      	orrs	r3, r2
 800daee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	697a      	ldr	r2, [r7, #20]
 800daf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	68fa      	ldr	r2, [r7, #12]
 800dafa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800dafc:	683b      	ldr	r3, [r7, #0]
 800dafe:	685a      	ldr	r2, [r3, #4]
 800db00:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800db02:	641a      	str	r2, [r3, #64]	; 0x40
=======
 800db02:	641a      	str	r2, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	693a      	ldr	r2, [r7, #16]
 800db08:	621a      	str	r2, [r3, #32]
}
 800db0a:	bf00      	nop
 800db0c:	371c      	adds	r7, #28
 800db0e:	46bd      	mov	sp, r7
 800db10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db14:	4770      	bx	lr
 800db16:	bf00      	nop
 800db18:	40010000 	.word	0x40010000

0800db1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800db1c:	b480      	push	{r7}
 800db1e:	b087      	sub	sp, #28
 800db20:	af00      	add	r7, sp, #0
 800db22:	60f8      	str	r0, [r7, #12]
 800db24:	60b9      	str	r1, [r7, #8]
 800db26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800db28:	68fb      	ldr	r3, [r7, #12]
 800db2a:	6a1b      	ldr	r3, [r3, #32]
 800db2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	6a1b      	ldr	r3, [r3, #32]
 800db32:	f023 0201 	bic.w	r2, r3, #1
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	699b      	ldr	r3, [r3, #24]
 800db3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800db40:	693b      	ldr	r3, [r7, #16]
<<<<<<< HEAD
 800db42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
=======
 800db42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800db46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	011b      	lsls	r3, r3, #4
 800db4c:	693a      	ldr	r2, [r7, #16]
 800db4e:	4313      	orrs	r3, r2
 800db50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800db52:	697b      	ldr	r3, [r7, #20]
 800db54:	f023 030a 	bic.w	r3, r3, #10
 800db58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800db5a:	697a      	ldr	r2, [r7, #20]
 800db5c:	68bb      	ldr	r3, [r7, #8]
 800db5e:	4313      	orrs	r3, r2
 800db60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	693a      	ldr	r2, [r7, #16]
 800db66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	697a      	ldr	r2, [r7, #20]
 800db6c:	621a      	str	r2, [r3, #32]
}
 800db6e:	bf00      	nop
 800db70:	371c      	adds	r7, #28
 800db72:	46bd      	mov	sp, r7
 800db74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db78:	4770      	bx	lr

0800db7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800db7a:	b480      	push	{r7}
 800db7c:	b087      	sub	sp, #28
 800db7e:	af00      	add	r7, sp, #0
 800db80:	60f8      	str	r0, [r7, #12]
 800db82:	60b9      	str	r1, [r7, #8]
 800db84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	6a1b      	ldr	r3, [r3, #32]
 800db8a:	f023 0210 	bic.w	r2, r3, #16
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	699b      	ldr	r3, [r3, #24]
 800db96:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	6a1b      	ldr	r3, [r3, #32]
 800db9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800db9e:	697b      	ldr	r3, [r7, #20]
<<<<<<< HEAD
 800dba0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
=======
 800dba0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dba4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	031b      	lsls	r3, r3, #12
 800dbaa:	697a      	ldr	r2, [r7, #20]
 800dbac:	4313      	orrs	r3, r2
 800dbae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800dbb0:	693b      	ldr	r3, [r7, #16]
<<<<<<< HEAD
 800dbb2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
=======
 800dbb2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dbb6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800dbb8:	68bb      	ldr	r3, [r7, #8]
 800dbba:	011b      	lsls	r3, r3, #4
 800dbbc:	693a      	ldr	r2, [r7, #16]
 800dbbe:	4313      	orrs	r3, r2
 800dbc0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	697a      	ldr	r2, [r7, #20]
 800dbc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	693a      	ldr	r2, [r7, #16]
 800dbcc:	621a      	str	r2, [r3, #32]
}
 800dbce:	bf00      	nop
 800dbd0:	371c      	adds	r7, #28
 800dbd2:	46bd      	mov	sp, r7
 800dbd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbd8:	4770      	bx	lr

0800dbda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800dbda:	b480      	push	{r7}
 800dbdc:	b085      	sub	sp, #20
 800dbde:	af00      	add	r7, sp, #0
 800dbe0:	6078      	str	r0, [r7, #4]
 800dbe2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	689b      	ldr	r3, [r3, #8]
 800dbe8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800dbea:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800dbec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
=======
 800dbec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dbf0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800dbf2:	683a      	ldr	r2, [r7, #0]
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	4313      	orrs	r3, r2
 800dbf8:	f043 0307 	orr.w	r3, r3, #7
 800dbfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	68fa      	ldr	r2, [r7, #12]
 800dc02:	609a      	str	r2, [r3, #8]
}
 800dc04:	bf00      	nop
 800dc06:	3714      	adds	r7, #20
 800dc08:	46bd      	mov	sp, r7
 800dc0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc0e:	4770      	bx	lr

0800dc10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800dc10:	b480      	push	{r7}
 800dc12:	b087      	sub	sp, #28
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	60f8      	str	r0, [r7, #12]
 800dc18:	60b9      	str	r1, [r7, #8]
 800dc1a:	607a      	str	r2, [r7, #4]
 800dc1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	689b      	ldr	r3, [r3, #8]
 800dc22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dc24:	697b      	ldr	r3, [r7, #20]
<<<<<<< HEAD
 800dc26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
=======
 800dc26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dc2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800dc2c:	683b      	ldr	r3, [r7, #0]
 800dc2e:	021a      	lsls	r2, r3, #8
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	431a      	orrs	r2, r3
 800dc34:	68bb      	ldr	r3, [r7, #8]
 800dc36:	4313      	orrs	r3, r2
 800dc38:	697a      	ldr	r2, [r7, #20]
 800dc3a:	4313      	orrs	r3, r2
 800dc3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	697a      	ldr	r2, [r7, #20]
 800dc42:	609a      	str	r2, [r3, #8]
}
 800dc44:	bf00      	nop
 800dc46:	371c      	adds	r7, #28
 800dc48:	46bd      	mov	sp, r7
 800dc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc4e:	4770      	bx	lr

0800dc50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800dc50:	b480      	push	{r7}
 800dc52:	b087      	sub	sp, #28
 800dc54:	af00      	add	r7, sp, #0
 800dc56:	60f8      	str	r0, [r7, #12]
 800dc58:	60b9      	str	r1, [r7, #8]
 800dc5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800dc5c:	68bb      	ldr	r3, [r7, #8]
 800dc5e:	f003 031f 	and.w	r3, r3, #31
 800dc62:	2201      	movs	r2, #1
 800dc64:	fa02 f303 	lsl.w	r3, r2, r3
 800dc68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	6a1a      	ldr	r2, [r3, #32]
 800dc6e:	697b      	ldr	r3, [r7, #20]
 800dc70:	43db      	mvns	r3, r3
 800dc72:	401a      	ands	r2, r3
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	6a1a      	ldr	r2, [r3, #32]
 800dc7c:	68bb      	ldr	r3, [r7, #8]
 800dc7e:	f003 031f 	and.w	r3, r3, #31
 800dc82:	6879      	ldr	r1, [r7, #4]
 800dc84:	fa01 f303 	lsl.w	r3, r1, r3
 800dc88:	431a      	orrs	r2, r3
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	621a      	str	r2, [r3, #32]
}
 800dc8e:	bf00      	nop
 800dc90:	371c      	adds	r7, #28
 800dc92:	46bd      	mov	sp, r7
 800dc94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc98:	4770      	bx	lr
	...

0800dc9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800dc9c:	b480      	push	{r7}
 800dc9e:	b085      	sub	sp, #20
 800dca0:	af00      	add	r7, sp, #0
 800dca2:	6078      	str	r0, [r7, #4]
 800dca4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800dca6:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800dca8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
=======
 800dca8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dcac:	2b01      	cmp	r3, #1
 800dcae:	d101      	bne.n	800dcb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800dcb0:	2302      	movs	r3, #2
 800dcb2:	e050      	b.n	800dd56 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	2201      	movs	r2, #1
<<<<<<< HEAD
 800dcb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800dcb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	2202      	movs	r2, #2
<<<<<<< HEAD
 800dcc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
=======
 800dcc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	681b      	ldr	r3, [r3, #0]
 800dcc8:	685b      	ldr	r3, [r3, #4]
 800dcca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	689b      	ldr	r3, [r3, #8]
 800dcd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800dcd4:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800dcd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
=======
 800dcd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dcda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800dcdc:	683b      	ldr	r3, [r7, #0]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	68fa      	ldr	r2, [r7, #12]
 800dce2:	4313      	orrs	r3, r2
 800dce4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	68fa      	ldr	r2, [r7, #12]
 800dcec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800dcf2:	4a1c      	ldr	r2, [pc, #112]	; (800dd64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
=======
 800dcf2:	4a1c      	ldr	r2, [pc, #112]	@ (800dd64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dcf4:	4293      	cmp	r3, r2
 800dcf6:	d018      	beq.n	800dd2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800dcfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dd00:	d013      	beq.n	800dd2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	4a18      	ldr	r2, [pc, #96]	; (800dd68 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
=======
 800dcfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dd00:	d013      	beq.n	800dd2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	4a18      	ldr	r2, [pc, #96]	@ (800dd68 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dd08:	4293      	cmp	r3, r2
 800dd0a:	d00e      	beq.n	800dd2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800dd10:	4a16      	ldr	r2, [pc, #88]	; (800dd6c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
=======
 800dd10:	4a16      	ldr	r2, [pc, #88]	@ (800dd6c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dd12:	4293      	cmp	r3, r2
 800dd14:	d009      	beq.n	800dd2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800dd1a:	4a15      	ldr	r2, [pc, #84]	; (800dd70 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
=======
 800dd1a:	4a15      	ldr	r2, [pc, #84]	@ (800dd70 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dd1c:	4293      	cmp	r3, r2
 800dd1e:	d004      	beq.n	800dd2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800dd24:	4a13      	ldr	r2, [pc, #76]	; (800dd74 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
=======
 800dd24:	4a13      	ldr	r2, [pc, #76]	@ (800dd74 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dd26:	4293      	cmp	r3, r2
 800dd28:	d10c      	bne.n	800dd44 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800dd2a:	68bb      	ldr	r3, [r7, #8]
<<<<<<< HEAD
 800dd2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
=======
 800dd2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dd30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800dd32:	683b      	ldr	r3, [r7, #0]
 800dd34:	685b      	ldr	r3, [r3, #4]
 800dd36:	68ba      	ldr	r2, [r7, #8]
 800dd38:	4313      	orrs	r3, r2
 800dd3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	68ba      	ldr	r2, [r7, #8]
 800dd42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	2201      	movs	r2, #1
<<<<<<< HEAD
 800dd48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
=======
 800dd48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  __HAL_UNLOCK(htim);
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	2200      	movs	r2, #0
<<<<<<< HEAD
 800dd50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800dd50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  return HAL_OK;
 800dd54:	2300      	movs	r3, #0
}
 800dd56:	4618      	mov	r0, r3
 800dd58:	3714      	adds	r7, #20
 800dd5a:	46bd      	mov	sp, r7
 800dd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd60:	4770      	bx	lr
 800dd62:	bf00      	nop
 800dd64:	40010000 	.word	0x40010000
 800dd68:	40000400 	.word	0x40000400
 800dd6c:	40000800 	.word	0x40000800
 800dd70:	40000c00 	.word	0x40000c00
 800dd74:	40014000 	.word	0x40014000

0800dd78 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800dd78:	b480      	push	{r7}
 800dd7a:	b085      	sub	sp, #20
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	6078      	str	r0, [r7, #4]
 800dd80:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800dd82:	2300      	movs	r3, #0
 800dd84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800dd86:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800dd88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
=======
 800dd88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dd8c:	2b01      	cmp	r3, #1
 800dd8e:	d101      	bne.n	800dd94 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800dd90:	2302      	movs	r3, #2
 800dd92:	e03d      	b.n	800de10 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	2201      	movs	r2, #1
<<<<<<< HEAD
 800dd98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800dd98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800dd9c:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800dd9e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
=======
 800dd9e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dda2:	683b      	ldr	r3, [r7, #0]
 800dda4:	68db      	ldr	r3, [r3, #12]
 800dda6:	4313      	orrs	r3, r2
 800dda8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ddaa:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800ddac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
=======
 800ddac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ddb0:	683b      	ldr	r3, [r7, #0]
 800ddb2:	689b      	ldr	r3, [r3, #8]
 800ddb4:	4313      	orrs	r3, r2
 800ddb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ddb8:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800ddba:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
=======
 800ddba:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ddbe:	683b      	ldr	r3, [r7, #0]
 800ddc0:	685b      	ldr	r3, [r3, #4]
 800ddc2:	4313      	orrs	r3, r2
 800ddc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ddc6:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800ddc8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
=======
 800ddc8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ddcc:	683b      	ldr	r3, [r7, #0]
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	4313      	orrs	r3, r2
 800ddd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ddd4:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800ddd6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
=======
 800ddd6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ddda:	683b      	ldr	r3, [r7, #0]
 800dddc:	691b      	ldr	r3, [r3, #16]
 800ddde:	4313      	orrs	r3, r2
 800dde0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800dde2:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800dde4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
=======
 800dde4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dde8:	683b      	ldr	r3, [r7, #0]
 800ddea:	695b      	ldr	r3, [r3, #20]
 800ddec:	4313      	orrs	r3, r2
 800ddee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ddf0:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800ddf2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
=======
 800ddf2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ddf6:	683b      	ldr	r3, [r7, #0]
 800ddf8:	69db      	ldr	r3, [r3, #28]
 800ddfa:	4313      	orrs	r3, r2
 800ddfc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	68fa      	ldr	r2, [r7, #12]
<<<<<<< HEAD
 800de04:	645a      	str	r2, [r3, #68]	; 0x44
=======
 800de04:	645a      	str	r2, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  __HAL_UNLOCK(htim);
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	2200      	movs	r2, #0
<<<<<<< HEAD
 800de0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800de0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  return HAL_OK;
 800de0e:	2300      	movs	r3, #0
}
 800de10:	4618      	mov	r0, r3
 800de12:	3714      	adds	r7, #20
 800de14:	46bd      	mov	sp, r7
 800de16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de1a:	4770      	bx	lr

0800de1c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800de1c:	b580      	push	{r7, lr}
 800de1e:	b082      	sub	sp, #8
 800de20:	af00      	add	r7, sp, #0
 800de22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	2b00      	cmp	r3, #0
 800de28:	d101      	bne.n	800de2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800de2a:	2301      	movs	r3, #1
 800de2c:	e03f      	b.n	800deae <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800de2e:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800de30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
=======
 800de30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800de34:	b2db      	uxtb	r3, r3
 800de36:	2b00      	cmp	r3, #0
 800de38:	d106      	bne.n	800de48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	2200      	movs	r2, #0
<<<<<<< HEAD
 800de3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800de3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800de42:	6878      	ldr	r0, [r7, #4]
 800de44:	f7fc fa92 	bl	800a36c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800de48:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800de4a:	2224      	movs	r2, #36	; 0x24
 800de4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
=======
 800de4a:	2224      	movs	r2, #36	@ 0x24
 800de4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	68da      	ldr	r2, [r3, #12]
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800de5a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
=======
 800de5a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800de5e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800de60:	6878      	ldr	r0, [r7, #4]
 800de62:	f000 fbfb 	bl	800e65c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	691a      	ldr	r2, [r3, #16]
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800de70:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
=======
 800de70:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800de74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	695a      	ldr	r2, [r3, #20]
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800de80:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
=======
 800de80:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800de84:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	68da      	ldr	r2, [r3, #12]
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800de90:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
=======
 800de90:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800de94:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	2200      	movs	r2, #0
<<<<<<< HEAD
 800de9a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	2220      	movs	r2, #32
 800dea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	2220      	movs	r2, #32
 800dea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
=======
 800de9a:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	2220      	movs	r2, #32
 800dea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	2220      	movs	r2, #32
 800dea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  return HAL_OK;
 800deac:	2300      	movs	r3, #0
}
 800deae:	4618      	mov	r0, r3
 800deb0:	3708      	adds	r7, #8
 800deb2:	46bd      	mov	sp, r7
 800deb4:	bd80      	pop	{r7, pc}
	...

0800deb8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800deb8:	b580      	push	{r7, lr}
<<<<<<< HEAD
 800deba:	b08c      	sub	sp, #48	; 0x30
=======
 800deba:	b08c      	sub	sp, #48	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800debc:	af00      	add	r7, sp, #0
 800debe:	60f8      	str	r0, [r7, #12]
 800dec0:	60b9      	str	r1, [r7, #8]
 800dec2:	4613      	mov	r3, r2
 800dec4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800dec6:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800dec8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
=======
 800dec8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800decc:	b2db      	uxtb	r3, r3
 800dece:	2b20      	cmp	r3, #32
 800ded0:	d165      	bne.n	800df9e <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800ded2:	68bb      	ldr	r3, [r7, #8]
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d002      	beq.n	800dede <HAL_UART_Transmit_DMA+0x26>
 800ded8:	88fb      	ldrh	r3, [r7, #6]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d101      	bne.n	800dee2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800dede:	2301      	movs	r3, #1
 800dee0:	e05e      	b.n	800dfa0 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800dee2:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800dee4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
=======
 800dee4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dee8:	2b01      	cmp	r3, #1
 800deea:	d101      	bne.n	800def0 <HAL_UART_Transmit_DMA+0x38>
 800deec:	2302      	movs	r3, #2
 800deee:	e057      	b.n	800dfa0 <HAL_UART_Transmit_DMA+0xe8>
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	2201      	movs	r2, #1
<<<<<<< HEAD
 800def4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800def4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    huart->pTxBuffPtr = pData;
 800def8:	68ba      	ldr	r2, [r7, #8]
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	88fa      	ldrh	r2, [r7, #6]
<<<<<<< HEAD
 800df02:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	88fa      	ldrh	r2, [r7, #6]
 800df08:	84da      	strh	r2, [r3, #38]	; 0x26
=======
 800df02:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	88fa      	ldrh	r2, [r7, #6]
 800df08:	84da      	strh	r2, [r3, #38]	@ 0x26
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	2200      	movs	r2, #0
<<<<<<< HEAD
 800df0e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	2221      	movs	r2, #33	; 0x21
 800df14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
=======
 800df0e:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	2221      	movs	r2, #33	@ 0x21
 800df14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800df18:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800df1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df1c:	4a22      	ldr	r2, [pc, #136]	; (800dfa8 <HAL_UART_Transmit_DMA+0xf0>)
 800df1e:	63da      	str	r2, [r3, #60]	; 0x3c
=======
 800df1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800df1c:	4a22      	ldr	r2, [pc, #136]	@ (800dfa8 <HAL_UART_Transmit_DMA+0xf0>)
 800df1e:	63da      	str	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800df20:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800df22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df24:	4a21      	ldr	r2, [pc, #132]	; (800dfac <HAL_UART_Transmit_DMA+0xf4>)
 800df26:	641a      	str	r2, [r3, #64]	; 0x40
=======
 800df22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800df24:	4a21      	ldr	r2, [pc, #132]	@ (800dfac <HAL_UART_Transmit_DMA+0xf4>)
 800df26:	641a      	str	r2, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800df28:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800df2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df2c:	4a20      	ldr	r2, [pc, #128]	; (800dfb0 <HAL_UART_Transmit_DMA+0xf8>)
 800df2e:	64da      	str	r2, [r3, #76]	; 0x4c
=======
 800df2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800df2c:	4a20      	ldr	r2, [pc, #128]	@ (800dfb0 <HAL_UART_Transmit_DMA+0xf8>)
 800df2e:	64da      	str	r2, [r3, #76]	@ 0x4c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800df30:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800df32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df34:	2200      	movs	r2, #0
 800df36:	651a      	str	r2, [r3, #80]	; 0x50
=======
 800df32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800df34:	2200      	movs	r2, #0
 800df36:	651a      	str	r2, [r3, #80]	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800df38:	f107 0308 	add.w	r3, r7, #8
<<<<<<< HEAD
 800df3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800df42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
=======
 800df3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800df42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800df44:	6819      	ldr	r1, [r3, #0]
 800df46:	68fb      	ldr	r3, [r7, #12]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	3304      	adds	r3, #4
 800df4c:	461a      	mov	r2, r3
 800df4e:	88fb      	ldrh	r3, [r7, #6]
 800df50:	f7fd f932 	bl	800b1b8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800df58:	f06f 0240 	mvn.w	r2, #64	; 0x40
=======
 800df58:	f06f 0240 	mvn.w	r2, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800df5c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	2200      	movs	r2, #0
<<<<<<< HEAD
 800df62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800df62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	3314      	adds	r3, #20
 800df6c:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df6e:	69bb      	ldr	r3, [r7, #24]
 800df70:	e853 3f00 	ldrex	r3, [r3]
 800df74:	617b      	str	r3, [r7, #20]
   return(result);
 800df76:	697b      	ldr	r3, [r7, #20]
<<<<<<< HEAD
 800df78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800df7c:	62bb      	str	r3, [r7, #40]	; 0x28
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	3314      	adds	r3, #20
 800df84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800df86:	627a      	str	r2, [r7, #36]	; 0x24
=======
 800df78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	3314      	adds	r3, #20
 800df84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800df86:	627a      	str	r2, [r7, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800df88:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df8a:	6a39      	ldr	r1, [r7, #32]
<<<<<<< HEAD
 800df8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
=======
 800df8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800df8e:	e841 2300 	strex	r3, r2, [r1]
 800df92:	61fb      	str	r3, [r7, #28]
   return(result);
 800df94:	69fb      	ldr	r3, [r7, #28]
 800df96:	2b00      	cmp	r3, #0
 800df98:	d1e5      	bne.n	800df66 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800df9a:	2300      	movs	r3, #0
 800df9c:	e000      	b.n	800dfa0 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800df9e:	2302      	movs	r3, #2
  }
}
 800dfa0:	4618      	mov	r0, r3
<<<<<<< HEAD
 800dfa2:	3730      	adds	r7, #48	; 0x30
=======
 800dfa2:	3730      	adds	r7, #48	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dfa4:	46bd      	mov	sp, r7
 800dfa6:	bd80      	pop	{r7, pc}
 800dfa8:	0800e161 	.word	0x0800e161
 800dfac:	0800e1fb 	.word	0x0800e1fb
 800dfb0:	0800e373 	.word	0x0800e373

0800dfb4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800dfb4:	b580      	push	{r7, lr}
 800dfb6:	b084      	sub	sp, #16
 800dfb8:	af00      	add	r7, sp, #0
 800dfba:	60f8      	str	r0, [r7, #12]
 800dfbc:	60b9      	str	r1, [r7, #8]
 800dfbe:	4613      	mov	r3, r2
 800dfc0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800dfc2:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800dfc4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
=======
 800dfc4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dfc8:	b2db      	uxtb	r3, r3
 800dfca:	2b20      	cmp	r3, #32
 800dfcc:	d11d      	bne.n	800e00a <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800dfce:	68bb      	ldr	r3, [r7, #8]
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d002      	beq.n	800dfda <HAL_UART_Receive_DMA+0x26>
 800dfd4:	88fb      	ldrh	r3, [r7, #6]
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d101      	bne.n	800dfde <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800dfda:	2301      	movs	r3, #1
 800dfdc:	e016      	b.n	800e00c <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800dfde:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800dfe0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
=======
 800dfe0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800dfe4:	2b01      	cmp	r3, #1
 800dfe6:	d101      	bne.n	800dfec <HAL_UART_Receive_DMA+0x38>
 800dfe8:	2302      	movs	r3, #2
 800dfea:	e00f      	b.n	800e00c <HAL_UART_Receive_DMA+0x58>
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	2201      	movs	r2, #1
<<<<<<< HEAD
 800dff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800dff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	2200      	movs	r2, #0
<<<<<<< HEAD
 800dff8:	631a      	str	r2, [r3, #48]	; 0x30
=======
 800dff8:	631a      	str	r2, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800dffa:	88fb      	ldrh	r3, [r7, #6]
 800dffc:	461a      	mov	r2, r3
 800dffe:	68b9      	ldr	r1, [r7, #8]
 800e000:	68f8      	ldr	r0, [r7, #12]
 800e002:	f000 fa01 	bl	800e408 <UART_Start_Receive_DMA>
 800e006:	4603      	mov	r3, r0
 800e008:	e000      	b.n	800e00c <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800e00a:	2302      	movs	r3, #2
  }
}
 800e00c:	4618      	mov	r0, r3
 800e00e:	3710      	adds	r7, #16
 800e010:	46bd      	mov	sp, r7
 800e012:	bd80      	pop	{r7, pc}

0800e014 <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 800e014:	b580      	push	{r7, lr}
<<<<<<< HEAD
 800e016:	b08e      	sub	sp, #56	; 0x38
=======
 800e016:	b08e      	sub	sp, #56	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e018:	af00      	add	r7, sp, #0
 800e01a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	330c      	adds	r3, #12
 800e022:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e024:	6a3b      	ldr	r3, [r7, #32]
 800e026:	e853 3f00 	ldrex	r3, [r3]
 800e02a:	61fb      	str	r3, [r7, #28]
   return(result);
 800e02c:	69fb      	ldr	r3, [r7, #28]
<<<<<<< HEAD
 800e02e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800e032:	637b      	str	r3, [r7, #52]	; 0x34
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	330c      	adds	r3, #12
 800e03a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e03c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e03e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e040:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e042:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e044:	e841 2300 	strex	r3, r2, [r1]
 800e048:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e04a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
=======
 800e02e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800e032:	637b      	str	r3, [r7, #52]	@ 0x34
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	330c      	adds	r3, #12
 800e03a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e03c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e03e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e040:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e042:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e044:	e841 2300 	strex	r3, r2, [r1]
 800e048:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e04a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d1e5      	bne.n	800e01c <HAL_UART_AbortTransmit+0x8>

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	695b      	ldr	r3, [r3, #20]
<<<<<<< HEAD
 800e056:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e05a:	2b80      	cmp	r3, #128	; 0x80
=======
 800e056:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e05a:	2b80      	cmp	r3, #128	@ 0x80
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e05c:	d136      	bne.n	800e0cc <HAL_UART_AbortTransmit+0xb8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	3314      	adds	r3, #20
 800e064:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	e853 3f00 	ldrex	r3, [r3]
 800e06c:	60bb      	str	r3, [r7, #8]
   return(result);
 800e06e:	68bb      	ldr	r3, [r7, #8]
<<<<<<< HEAD
 800e070:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e074:	633b      	str	r3, [r7, #48]	; 0x30
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	3314      	adds	r3, #20
 800e07c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
=======
 800e070:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e074:	633b      	str	r3, [r7, #48]	@ 0x30
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	681b      	ldr	r3, [r3, #0]
 800e07a:	3314      	adds	r3, #20
 800e07c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e07e:	61ba      	str	r2, [r7, #24]
 800e080:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e082:	6979      	ldr	r1, [r7, #20]
 800e084:	69ba      	ldr	r2, [r7, #24]
 800e086:	e841 2300 	strex	r3, r2, [r1]
 800e08a:	613b      	str	r3, [r7, #16]
   return(result);
 800e08c:	693b      	ldr	r3, [r7, #16]
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d1e5      	bne.n	800e05e <HAL_UART_AbortTransmit+0x4a>

    /* Abort the UART DMA Tx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800e092:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800e094:	6b5b      	ldr	r3, [r3, #52]	; 0x34
=======
 800e094:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e096:	2b00      	cmp	r3, #0
 800e098:	d018      	beq.n	800e0cc <HAL_UART_AbortTransmit+0xb8>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800e09a:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800e09c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e09e:	2200      	movs	r2, #0
 800e0a0:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
=======
 800e09c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e09e:	2200      	movs	r2, #0
 800e0a0:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	f7fd f8de 	bl	800b268 <HAL_DMA_Abort>
 800e0ac:	4603      	mov	r3, r0
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d00c      	beq.n	800e0cc <HAL_UART_AbortTransmit+0xb8>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800e0b2:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800e0b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
=======
 800e0b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e0b6:	4618      	mov	r0, r3
 800e0b8:	f7fd fad0 	bl	800b65c <HAL_DMA_GetError>
 800e0bc:	4603      	mov	r3, r0
 800e0be:	2b20      	cmp	r3, #32
 800e0c0:	d104      	bne.n	800e0cc <HAL_UART_AbortTransmit+0xb8>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	2210      	movs	r2, #16
<<<<<<< HEAD
 800e0c6:	641a      	str	r2, [r3, #64]	; 0x40
=======
 800e0c6:	641a      	str	r2, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

          return HAL_TIMEOUT;
 800e0c8:	2303      	movs	r3, #3
 800e0ca:	e007      	b.n	800e0dc <HAL_UART_AbortTransmit+0xc8>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0x00U;
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	2200      	movs	r2, #0
<<<<<<< HEAD
 800e0d0:	84da      	strh	r2, [r3, #38]	; 0x26
=======
 800e0d0:	84da      	strh	r2, [r3, #38]	@ 0x26
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	2220      	movs	r2, #32
<<<<<<< HEAD
 800e0d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
=======
 800e0d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  return HAL_OK;
 800e0da:	2300      	movs	r3, #0
}
 800e0dc:	4618      	mov	r0, r3
<<<<<<< HEAD
 800e0de:	3738      	adds	r7, #56	; 0x38
=======
 800e0de:	3738      	adds	r7, #56	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e0e0:	46bd      	mov	sp, r7
 800e0e2:	bd80      	pop	{r7, pc}

0800e0e4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e0e4:	b480      	push	{r7}
 800e0e6:	b083      	sub	sp, #12
 800e0e8:	af00      	add	r7, sp, #0
 800e0ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800e0ec:	bf00      	nop
 800e0ee:	370c      	adds	r7, #12
 800e0f0:	46bd      	mov	sp, r7
 800e0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0f6:	4770      	bx	lr

0800e0f8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e0f8:	b480      	push	{r7}
 800e0fa:	b083      	sub	sp, #12
 800e0fc:	af00      	add	r7, sp, #0
 800e0fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800e100:	bf00      	nop
 800e102:	370c      	adds	r7, #12
 800e104:	46bd      	mov	sp, r7
 800e106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e10a:	4770      	bx	lr

0800e10c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800e10c:	b480      	push	{r7}
 800e10e:	b083      	sub	sp, #12
 800e110:	af00      	add	r7, sp, #0
 800e112:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800e114:	bf00      	nop
 800e116:	370c      	adds	r7, #12
 800e118:	46bd      	mov	sp, r7
 800e11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e11e:	4770      	bx	lr

0800e120 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800e120:	b480      	push	{r7}
 800e122:	b083      	sub	sp, #12
 800e124:	af00      	add	r7, sp, #0
 800e126:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800e128:	bf00      	nop
 800e12a:	370c      	adds	r7, #12
 800e12c:	46bd      	mov	sp, r7
 800e12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e132:	4770      	bx	lr

0800e134 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e134:	b480      	push	{r7}
 800e136:	b083      	sub	sp, #12
 800e138:	af00      	add	r7, sp, #0
 800e13a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800e13c:	bf00      	nop
 800e13e:	370c      	adds	r7, #12
 800e140:	46bd      	mov	sp, r7
 800e142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e146:	4770      	bx	lr

0800e148 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e148:	b480      	push	{r7}
 800e14a:	b083      	sub	sp, #12
 800e14c:	af00      	add	r7, sp, #0
 800e14e:	6078      	str	r0, [r7, #4]
 800e150:	460b      	mov	r3, r1
 800e152:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e154:	bf00      	nop
 800e156:	370c      	adds	r7, #12
 800e158:	46bd      	mov	sp, r7
 800e15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e15e:	4770      	bx	lr

0800e160 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e160:	b580      	push	{r7, lr}
<<<<<<< HEAD
 800e162:	b090      	sub	sp, #64	; 0x40
=======
 800e162:	b090      	sub	sp, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e164:	af00      	add	r7, sp, #0
 800e166:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e168:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800e16a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e16c:	63fb      	str	r3, [r7, #60]	; 0x3c
=======
 800e16a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e16c:	63fb      	str	r3, [r7, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800e174:	f403 7380 	and.w	r3, r3, #256	; 0x100
=======
 800e174:	f403 7380 	and.w	r3, r3, #256	@ 0x100
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d137      	bne.n	800e1ec <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
<<<<<<< HEAD
 800e17c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e17e:	2200      	movs	r2, #0
 800e180:	84da      	strh	r2, [r3, #38]	; 0x26
=======
 800e17c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e17e:	2200      	movs	r2, #0
 800e180:	84da      	strh	r2, [r3, #38]	@ 0x26
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
<<<<<<< HEAD
 800e182:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	3314      	adds	r3, #20
 800e188:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e18a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
=======
 800e182:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	3314      	adds	r3, #20
 800e188:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e18a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e18c:	e853 3f00 	ldrex	r3, [r3]
 800e190:	623b      	str	r3, [r7, #32]
   return(result);
 800e192:	6a3b      	ldr	r3, [r7, #32]
<<<<<<< HEAD
 800e194:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e198:	63bb      	str	r3, [r7, #56]	; 0x38
 800e19a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	3314      	adds	r3, #20
 800e1a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e1a2:	633a      	str	r2, [r7, #48]	; 0x30
 800e1a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e1a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e1aa:	e841 2300 	strex	r3, r2, [r1]
 800e1ae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e1b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
=======
 800e194:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e198:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e19a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	3314      	adds	r3, #20
 800e1a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e1a2:	633a      	str	r2, [r7, #48]	@ 0x30
 800e1a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e1a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e1aa:	e841 2300 	strex	r3, r2, [r1]
 800e1ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e1b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d1e5      	bne.n	800e182 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
<<<<<<< HEAD
 800e1b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
=======
 800e1b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	330c      	adds	r3, #12
 800e1bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1be:	693b      	ldr	r3, [r7, #16]
 800e1c0:	e853 3f00 	ldrex	r3, [r3]
 800e1c4:	60fb      	str	r3, [r7, #12]
   return(result);
 800e1c6:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800e1c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e1cc:	637b      	str	r3, [r7, #52]	; 0x34
 800e1ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e1d0:	681b      	ldr	r3, [r3, #0]
 800e1d2:	330c      	adds	r3, #12
 800e1d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
=======
 800e1c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e1cc:	637b      	str	r3, [r7, #52]	@ 0x34
 800e1ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1d0:	681b      	ldr	r3, [r3, #0]
 800e1d2:	330c      	adds	r3, #12
 800e1d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e1d6:	61fa      	str	r2, [r7, #28]
 800e1d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1da:	69b9      	ldr	r1, [r7, #24]
 800e1dc:	69fa      	ldr	r2, [r7, #28]
 800e1de:	e841 2300 	strex	r3, r2, [r1]
 800e1e2:	617b      	str	r3, [r7, #20]
   return(result);
 800e1e4:	697b      	ldr	r3, [r7, #20]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d1e5      	bne.n	800e1b6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e1ea:	e002      	b.n	800e1f2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
<<<<<<< HEAD
 800e1ec:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800e1ee:	f7ff ff79 	bl	800e0e4 <HAL_UART_TxCpltCallback>
}
 800e1f2:	bf00      	nop
 800e1f4:	3740      	adds	r7, #64	; 0x40
=======
 800e1ec:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800e1ee:	f7ff ff79 	bl	800e0e4 <HAL_UART_TxCpltCallback>
}
 800e1f2:	bf00      	nop
 800e1f4:	3740      	adds	r7, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e1f6:	46bd      	mov	sp, r7
 800e1f8:	bd80      	pop	{r7, pc}

0800e1fa <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e1fa:	b580      	push	{r7, lr}
 800e1fc:	b084      	sub	sp, #16
 800e1fe:	af00      	add	r7, sp, #0
 800e200:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e202:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800e204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
=======
 800e204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e206:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800e208:	68f8      	ldr	r0, [r7, #12]
 800e20a:	f7ff ff75 	bl	800e0f8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e20e:	bf00      	nop
 800e210:	3710      	adds	r7, #16
 800e212:	46bd      	mov	sp, r7
 800e214:	bd80      	pop	{r7, pc}

0800e216 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e216:	b580      	push	{r7, lr}
<<<<<<< HEAD
 800e218:	b09c      	sub	sp, #112	; 0x70
=======
 800e218:	b09c      	sub	sp, #112	@ 0x70
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e21a:	af00      	add	r7, sp, #0
 800e21c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e21e:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800e220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e222:	66fb      	str	r3, [r7, #108]	; 0x6c
=======
 800e220:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e222:	66fb      	str	r3, [r7, #108]	@ 0x6c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800e22a:	f403 7380 	and.w	r3, r3, #256	; 0x100
=======
 800e22a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d172      	bne.n	800e318 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
<<<<<<< HEAD
 800e232:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e234:	2200      	movs	r2, #0
 800e236:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e238:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	330c      	adds	r3, #12
 800e23e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e240:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e242:	e853 3f00 	ldrex	r3, [r3]
 800e246:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800e248:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e24a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e24e:	66bb      	str	r3, [r7, #104]	; 0x68
 800e250:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	330c      	adds	r3, #12
 800e256:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e258:	65ba      	str	r2, [r7, #88]	; 0x58
 800e25a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e25c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e25e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e260:	e841 2300 	strex	r3, r2, [r1]
 800e264:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800e266:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d1e5      	bne.n	800e238 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e26c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	3314      	adds	r3, #20
 800e272:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e276:	e853 3f00 	ldrex	r3, [r3]
 800e27a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e27c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e27e:	f023 0301 	bic.w	r3, r3, #1
 800e282:	667b      	str	r3, [r7, #100]	; 0x64
 800e284:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	3314      	adds	r3, #20
 800e28a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800e28c:	647a      	str	r2, [r7, #68]	; 0x44
 800e28e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e290:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e292:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e294:	e841 2300 	strex	r3, r2, [r1]
 800e298:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e29a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
=======
 800e232:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e234:	2200      	movs	r2, #0
 800e236:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e238:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	330c      	adds	r3, #12
 800e23e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e240:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e242:	e853 3f00 	ldrex	r3, [r3]
 800e246:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e248:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e24a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e24e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e250:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	330c      	adds	r3, #12
 800e256:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800e258:	65ba      	str	r2, [r7, #88]	@ 0x58
 800e25a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e25c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e25e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e260:	e841 2300 	strex	r3, r2, [r1]
 800e264:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e266:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d1e5      	bne.n	800e238 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e26c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	3314      	adds	r3, #20
 800e272:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e276:	e853 3f00 	ldrex	r3, [r3]
 800e27a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e27c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e27e:	f023 0301 	bic.w	r3, r3, #1
 800e282:	667b      	str	r3, [r7, #100]	@ 0x64
 800e284:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	3314      	adds	r3, #20
 800e28a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e28c:	647a      	str	r2, [r7, #68]	@ 0x44
 800e28e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e290:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e292:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e294:	e841 2300 	strex	r3, r2, [r1]
 800e298:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e29a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d1e5      	bne.n	800e26c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
<<<<<<< HEAD
 800e2a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	3314      	adds	r3, #20
 800e2a6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
=======
 800e2a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	3314      	adds	r3, #20
 800e2a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e2aa:	e853 3f00 	ldrex	r3, [r3]
 800e2ae:	623b      	str	r3, [r7, #32]
   return(result);
 800e2b0:	6a3b      	ldr	r3, [r7, #32]
<<<<<<< HEAD
 800e2b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e2b6:	663b      	str	r3, [r7, #96]	; 0x60
 800e2b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	3314      	adds	r3, #20
 800e2be:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e2c0:	633a      	str	r2, [r7, #48]	; 0x30
 800e2c2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2c4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e2c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e2c8:	e841 2300 	strex	r3, r2, [r1]
 800e2cc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e2ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
=======
 800e2b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e2b6:	663b      	str	r3, [r7, #96]	@ 0x60
 800e2b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	3314      	adds	r3, #20
 800e2be:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e2c0:	633a      	str	r2, [r7, #48]	@ 0x30
 800e2c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e2c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e2c8:	e841 2300 	strex	r3, r2, [r1]
 800e2cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e2ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d1e5      	bne.n	800e2a0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
<<<<<<< HEAD
 800e2d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e2d6:	2220      	movs	r2, #32
 800e2d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e2dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e2de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
=======
 800e2d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e2d6:	2220      	movs	r2, #32
 800e2d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e2dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e2de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e2e0:	2b01      	cmp	r3, #1
 800e2e2:	d119      	bne.n	800e318 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
<<<<<<< HEAD
 800e2e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
=======
 800e2e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	330c      	adds	r3, #12
 800e2ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2ec:	693b      	ldr	r3, [r7, #16]
 800e2ee:	e853 3f00 	ldrex	r3, [r3]
 800e2f2:	60fb      	str	r3, [r7, #12]
   return(result);
 800e2f4:	68fb      	ldr	r3, [r7, #12]
 800e2f6:	f023 0310 	bic.w	r3, r3, #16
<<<<<<< HEAD
 800e2fa:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e2fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	330c      	adds	r3, #12
 800e302:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
=======
 800e2fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e2fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	330c      	adds	r3, #12
 800e302:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e304:	61fa      	str	r2, [r7, #28]
 800e306:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e308:	69b9      	ldr	r1, [r7, #24]
 800e30a:	69fa      	ldr	r2, [r7, #28]
 800e30c:	e841 2300 	strex	r3, r2, [r1]
 800e310:	617b      	str	r3, [r7, #20]
   return(result);
 800e312:	697b      	ldr	r3, [r7, #20]
 800e314:	2b00      	cmp	r3, #0
 800e316:	d1e5      	bne.n	800e2e4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
<<<<<<< HEAD
 800e318:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e31a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
=======
 800e318:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e31a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e31c:	2b01      	cmp	r3, #1
 800e31e:	d106      	bne.n	800e32e <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
<<<<<<< HEAD
 800e320:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e322:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800e324:	4619      	mov	r1, r3
 800e326:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
=======
 800e320:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e322:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800e324:	4619      	mov	r1, r3
 800e326:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e328:	f7ff ff0e 	bl	800e148 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e32c:	e002      	b.n	800e334 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
<<<<<<< HEAD
 800e32e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800e330:	f7ff feec 	bl	800e10c <HAL_UART_RxCpltCallback>
}
 800e334:	bf00      	nop
 800e336:	3770      	adds	r7, #112	; 0x70
=======
 800e32e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e330:	f7ff feec 	bl	800e10c <HAL_UART_RxCpltCallback>
}
 800e334:	bf00      	nop
 800e336:	3770      	adds	r7, #112	@ 0x70
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e338:	46bd      	mov	sp, r7
 800e33a:	bd80      	pop	{r7, pc}

0800e33c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e33c:	b580      	push	{r7, lr}
 800e33e:	b084      	sub	sp, #16
 800e340:	af00      	add	r7, sp, #0
 800e342:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e344:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800e346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
=======
 800e346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e348:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e34a:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800e34c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
=======
 800e34c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e34e:	2b01      	cmp	r3, #1
 800e350:	d108      	bne.n	800e364 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800e352:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800e354:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
=======
 800e354:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e356:	085b      	lsrs	r3, r3, #1
 800e358:	b29b      	uxth	r3, r3
 800e35a:	4619      	mov	r1, r3
 800e35c:	68f8      	ldr	r0, [r7, #12]
 800e35e:	f7ff fef3 	bl	800e148 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e362:	e002      	b.n	800e36a <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800e364:	68f8      	ldr	r0, [r7, #12]
 800e366:	f7ff fedb 	bl	800e120 <HAL_UART_RxHalfCpltCallback>
}
 800e36a:	bf00      	nop
 800e36c:	3710      	adds	r7, #16
 800e36e:	46bd      	mov	sp, r7
 800e370:	bd80      	pop	{r7, pc}

0800e372 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e372:	b580      	push	{r7, lr}
 800e374:	b084      	sub	sp, #16
 800e376:	af00      	add	r7, sp, #0
 800e378:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800e37a:	2300      	movs	r3, #0
 800e37c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e37e:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800e380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
=======
 800e380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e382:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800e384:	68bb      	ldr	r3, [r7, #8]
 800e386:	681b      	ldr	r3, [r3, #0]
 800e388:	695b      	ldr	r3, [r3, #20]
<<<<<<< HEAD
 800e38a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e38e:	2b80      	cmp	r3, #128	; 0x80
=======
 800e38a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e38e:	2b80      	cmp	r3, #128	@ 0x80
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e390:	bf0c      	ite	eq
 800e392:	2301      	moveq	r3, #1
 800e394:	2300      	movne	r3, #0
 800e396:	b2db      	uxtb	r3, r3
 800e398:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800e39a:	68bb      	ldr	r3, [r7, #8]
<<<<<<< HEAD
 800e39c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e3a0:	b2db      	uxtb	r3, r3
 800e3a2:	2b21      	cmp	r3, #33	; 0x21
=======
 800e39c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e3a0:	b2db      	uxtb	r3, r3
 800e3a2:	2b21      	cmp	r3, #33	@ 0x21
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e3a4:	d108      	bne.n	800e3b8 <UART_DMAError+0x46>
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d005      	beq.n	800e3b8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800e3ac:	68bb      	ldr	r3, [r7, #8]
 800e3ae:	2200      	movs	r2, #0
<<<<<<< HEAD
 800e3b0:	84da      	strh	r2, [r3, #38]	; 0x26
=======
 800e3b0:	84da      	strh	r2, [r3, #38]	@ 0x26
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    UART_EndTxTransfer(huart);
 800e3b2:	68b8      	ldr	r0, [r7, #8]
 800e3b4:	f000 f8c6 	bl	800e544 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800e3b8:	68bb      	ldr	r3, [r7, #8]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	695b      	ldr	r3, [r3, #20]
<<<<<<< HEAD
 800e3be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e3c2:	2b40      	cmp	r3, #64	; 0x40
=======
 800e3be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e3c2:	2b40      	cmp	r3, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e3c4:	bf0c      	ite	eq
 800e3c6:	2301      	moveq	r3, #1
 800e3c8:	2300      	movne	r3, #0
 800e3ca:	b2db      	uxtb	r3, r3
 800e3cc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800e3ce:	68bb      	ldr	r3, [r7, #8]
<<<<<<< HEAD
 800e3d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800e3d4:	b2db      	uxtb	r3, r3
 800e3d6:	2b22      	cmp	r3, #34	; 0x22
=======
 800e3d0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800e3d4:	b2db      	uxtb	r3, r3
 800e3d6:	2b22      	cmp	r3, #34	@ 0x22
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e3d8:	d108      	bne.n	800e3ec <UART_DMAError+0x7a>
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d005      	beq.n	800e3ec <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800e3e0:	68bb      	ldr	r3, [r7, #8]
 800e3e2:	2200      	movs	r2, #0
<<<<<<< HEAD
 800e3e4:	85da      	strh	r2, [r3, #46]	; 0x2e
=======
 800e3e4:	85da      	strh	r2, [r3, #46]	@ 0x2e
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    UART_EndRxTransfer(huart);
 800e3e6:	68b8      	ldr	r0, [r7, #8]
 800e3e8:	f000 f8d4 	bl	800e594 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e3ec:	68bb      	ldr	r3, [r7, #8]
<<<<<<< HEAD
 800e3ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e3f0:	f043 0210 	orr.w	r2, r3, #16
 800e3f4:	68bb      	ldr	r3, [r7, #8]
 800e3f6:	641a      	str	r2, [r3, #64]	; 0x40
=======
 800e3ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e3f0:	f043 0210 	orr.w	r2, r3, #16
 800e3f4:	68bb      	ldr	r3, [r7, #8]
 800e3f6:	641a      	str	r2, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e3f8:	68b8      	ldr	r0, [r7, #8]
 800e3fa:	f7ff fe9b 	bl	800e134 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e3fe:	bf00      	nop
 800e400:	3710      	adds	r7, #16
 800e402:	46bd      	mov	sp, r7
 800e404:	bd80      	pop	{r7, pc}
	...

0800e408 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e408:	b580      	push	{r7, lr}
<<<<<<< HEAD
 800e40a:	b098      	sub	sp, #96	; 0x60
=======
 800e40a:	b098      	sub	sp, #96	@ 0x60
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e40c:	af00      	add	r7, sp, #0
 800e40e:	60f8      	str	r0, [r7, #12]
 800e410:	60b9      	str	r1, [r7, #8]
 800e412:	4613      	mov	r3, r2
 800e414:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800e416:	68ba      	ldr	r2, [r7, #8]
 800e418:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800e41a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	88fa      	ldrh	r2, [r7, #6]
 800e420:	859a      	strh	r2, [r3, #44]	; 0x2c
=======
 800e41a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	88fa      	ldrh	r2, [r7, #6]
 800e420:	859a      	strh	r2, [r3, #44]	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	2200      	movs	r2, #0
<<<<<<< HEAD
 800e426:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	2222      	movs	r2, #34	; 0x22
 800e42c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
=======
 800e426:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	2222      	movs	r2, #34	@ 0x22
 800e42c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e430:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800e432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e434:	4a40      	ldr	r2, [pc, #256]	; (800e538 <UART_Start_Receive_DMA+0x130>)
 800e436:	63da      	str	r2, [r3, #60]	; 0x3c
=======
 800e432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e434:	4a40      	ldr	r2, [pc, #256]	@ (800e538 <UART_Start_Receive_DMA+0x130>)
 800e436:	63da      	str	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e438:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800e43a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e43c:	4a3f      	ldr	r2, [pc, #252]	; (800e53c <UART_Start_Receive_DMA+0x134>)
 800e43e:	641a      	str	r2, [r3, #64]	; 0x40
=======
 800e43a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e43c:	4a3f      	ldr	r2, [pc, #252]	@ (800e53c <UART_Start_Receive_DMA+0x134>)
 800e43e:	641a      	str	r2, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e440:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800e442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e444:	4a3e      	ldr	r2, [pc, #248]	; (800e540 <UART_Start_Receive_DMA+0x138>)
 800e446:	64da      	str	r2, [r3, #76]	; 0x4c
=======
 800e442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e444:	4a3e      	ldr	r2, [pc, #248]	@ (800e540 <UART_Start_Receive_DMA+0x138>)
 800e446:	64da      	str	r2, [r3, #76]	@ 0x4c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800e448:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800e44a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e44c:	2200      	movs	r2, #0
 800e44e:	651a      	str	r2, [r3, #80]	; 0x50
=======
 800e44a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e44c:	2200      	movs	r2, #0
 800e44e:	651a      	str	r2, [r3, #80]	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800e450:	f107 0308 	add.w	r3, r7, #8
<<<<<<< HEAD
 800e454:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	6b98      	ldr	r0, [r3, #56]	; 0x38
=======
 800e454:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	6b98      	ldr	r0, [r3, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	3304      	adds	r3, #4
 800e460:	4619      	mov	r1, r3
<<<<<<< HEAD
 800e462:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
=======
 800e462:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e464:	681a      	ldr	r2, [r3, #0]
 800e466:	88fb      	ldrh	r3, [r7, #6]
 800e468:	f7fc fea6 	bl	800b1b8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800e46c:	2300      	movs	r3, #0
 800e46e:	613b      	str	r3, [r7, #16]
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	613b      	str	r3, [r7, #16]
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	685b      	ldr	r3, [r3, #4]
 800e47e:	613b      	str	r3, [r7, #16]
 800e480:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	2200      	movs	r2, #0
<<<<<<< HEAD
 800e486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800e486:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

  if (huart->Init.Parity != UART_PARITY_NONE)
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	691b      	ldr	r3, [r3, #16]
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d019      	beq.n	800e4c6 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	330c      	adds	r3, #12
<<<<<<< HEAD
 800e498:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e49a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e49c:	e853 3f00 	ldrex	r3, [r3]
 800e4a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e4a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e4a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e4a8:	65bb      	str	r3, [r7, #88]	; 0x58
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	330c      	adds	r3, #12
 800e4b0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e4b2:	64fa      	str	r2, [r7, #76]	; 0x4c
 800e4b4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4b6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800e4b8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e4ba:	e841 2300 	strex	r3, r2, [r1]
 800e4be:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800e4c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
=======
 800e498:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e49a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e49c:	e853 3f00 	ldrex	r3, [r3]
 800e4a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e4a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e4a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	330c      	adds	r3, #12
 800e4b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e4b2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800e4b4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4b6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800e4b8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e4ba:	e841 2300 	strex	r3, r2, [r1]
 800e4be:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e4c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d1e5      	bne.n	800e492 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	3314      	adds	r3, #20
<<<<<<< HEAD
 800e4cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4d0:	e853 3f00 	ldrex	r3, [r3]
 800e4d4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e4d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4d8:	f043 0301 	orr.w	r3, r3, #1
 800e4dc:	657b      	str	r3, [r7, #84]	; 0x54
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	3314      	adds	r3, #20
 800e4e4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e4e6:	63ba      	str	r2, [r7, #56]	; 0x38
 800e4e8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4ea:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e4ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e4ee:	e841 2300 	strex	r3, r2, [r1]
 800e4f2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800e4f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
=======
 800e4cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4d0:	e853 3f00 	ldrex	r3, [r3]
 800e4d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e4d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4d8:	f043 0301 	orr.w	r3, r3, #1
 800e4dc:	657b      	str	r3, [r7, #84]	@ 0x54
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	3314      	adds	r3, #20
 800e4e4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e4e6:	63ba      	str	r2, [r7, #56]	@ 0x38
 800e4e8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4ea:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800e4ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e4ee:	e841 2300 	strex	r3, r2, [r1]
 800e4f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e4f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d1e5      	bne.n	800e4c6 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	3314      	adds	r3, #20
 800e500:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e502:	69bb      	ldr	r3, [r7, #24]
 800e504:	e853 3f00 	ldrex	r3, [r3]
 800e508:	617b      	str	r3, [r7, #20]
   return(result);
 800e50a:	697b      	ldr	r3, [r7, #20]
<<<<<<< HEAD
 800e50c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e510:	653b      	str	r3, [r7, #80]	; 0x50
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	3314      	adds	r3, #20
 800e518:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e51a:	627a      	str	r2, [r7, #36]	; 0x24
 800e51c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e51e:	6a39      	ldr	r1, [r7, #32]
 800e520:	6a7a      	ldr	r2, [r7, #36]	; 0x24
=======
 800e50c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e510:	653b      	str	r3, [r7, #80]	@ 0x50
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	3314      	adds	r3, #20
 800e518:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e51a:	627a      	str	r2, [r7, #36]	@ 0x24
 800e51c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e51e:	6a39      	ldr	r1, [r7, #32]
 800e520:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e522:	e841 2300 	strex	r3, r2, [r1]
 800e526:	61fb      	str	r3, [r7, #28]
   return(result);
 800e528:	69fb      	ldr	r3, [r7, #28]
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d1e5      	bne.n	800e4fa <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800e52e:	2300      	movs	r3, #0
}
 800e530:	4618      	mov	r0, r3
<<<<<<< HEAD
 800e532:	3760      	adds	r7, #96	; 0x60
=======
 800e532:	3760      	adds	r7, #96	@ 0x60
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e534:	46bd      	mov	sp, r7
 800e536:	bd80      	pop	{r7, pc}
 800e538:	0800e217 	.word	0x0800e217
 800e53c:	0800e33d 	.word	0x0800e33d
 800e540:	0800e373 	.word	0x0800e373

0800e544 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e544:	b480      	push	{r7}
<<<<<<< HEAD
 800e546:	b089      	sub	sp, #36	; 0x24
=======
 800e546:	b089      	sub	sp, #36	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e548:	af00      	add	r7, sp, #0
 800e54a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	330c      	adds	r3, #12
 800e552:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	e853 3f00 	ldrex	r3, [r3]
 800e55a:	60bb      	str	r3, [r7, #8]
   return(result);
 800e55c:	68bb      	ldr	r3, [r7, #8]
<<<<<<< HEAD
 800e55e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
=======
 800e55e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e562:	61fb      	str	r3, [r7, #28]
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	330c      	adds	r3, #12
 800e56a:	69fa      	ldr	r2, [r7, #28]
 800e56c:	61ba      	str	r2, [r7, #24]
 800e56e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e570:	6979      	ldr	r1, [r7, #20]
 800e572:	69ba      	ldr	r2, [r7, #24]
 800e574:	e841 2300 	strex	r3, r2, [r1]
 800e578:	613b      	str	r3, [r7, #16]
   return(result);
 800e57a:	693b      	ldr	r3, [r7, #16]
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d1e5      	bne.n	800e54c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	2220      	movs	r2, #32
<<<<<<< HEAD
 800e584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800e588:	bf00      	nop
 800e58a:	3724      	adds	r7, #36	; 0x24
=======
 800e584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 800e588:	bf00      	nop
 800e58a:	3724      	adds	r7, #36	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e58c:	46bd      	mov	sp, r7
 800e58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e592:	4770      	bx	lr

0800e594 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e594:	b480      	push	{r7}
<<<<<<< HEAD
 800e596:	b095      	sub	sp, #84	; 0x54
=======
 800e596:	b095      	sub	sp, #84	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e598:	af00      	add	r7, sp, #0
 800e59a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	330c      	adds	r3, #12
<<<<<<< HEAD
 800e5a2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e5a6:	e853 3f00 	ldrex	r3, [r3]
 800e5aa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800e5ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5ae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e5b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	330c      	adds	r3, #12
 800e5ba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e5bc:	643a      	str	r2, [r7, #64]	; 0x40
 800e5be:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5c0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e5c2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e5c4:	e841 2300 	strex	r3, r2, [r1]
 800e5c8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e5ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
=======
 800e5a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e5a6:	e853 3f00 	ldrex	r3, [r3]
 800e5aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e5ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e5b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	330c      	adds	r3, #12
 800e5ba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e5bc:	643a      	str	r2, [r7, #64]	@ 0x40
 800e5be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e5c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e5c4:	e841 2300 	strex	r3, r2, [r1]
 800e5c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e5ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d1e5      	bne.n	800e59c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	3314      	adds	r3, #20
 800e5d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5d8:	6a3b      	ldr	r3, [r7, #32]
 800e5da:	e853 3f00 	ldrex	r3, [r3]
 800e5de:	61fb      	str	r3, [r7, #28]
   return(result);
 800e5e0:	69fb      	ldr	r3, [r7, #28]
 800e5e2:	f023 0301 	bic.w	r3, r3, #1
<<<<<<< HEAD
 800e5e6:	64bb      	str	r3, [r7, #72]	; 0x48
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	3314      	adds	r3, #20
 800e5ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e5f0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e5f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e5f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e5f8:	e841 2300 	strex	r3, r2, [r1]
 800e5fc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e5fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
=======
 800e5e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	3314      	adds	r3, #20
 800e5ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e5f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e5f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e5f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e5f8:	e841 2300 	strex	r3, r2, [r1]
 800e5fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e5fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e600:	2b00      	cmp	r3, #0
 800e602:	d1e5      	bne.n	800e5d0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e604:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800e606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
=======
 800e606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e608:	2b01      	cmp	r3, #1
 800e60a:	d119      	bne.n	800e640 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	330c      	adds	r3, #12
 800e612:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	e853 3f00 	ldrex	r3, [r3]
 800e61a:	60bb      	str	r3, [r7, #8]
   return(result);
 800e61c:	68bb      	ldr	r3, [r7, #8]
 800e61e:	f023 0310 	bic.w	r3, r3, #16
<<<<<<< HEAD
 800e622:	647b      	str	r3, [r7, #68]	; 0x44
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	330c      	adds	r3, #12
 800e62a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
=======
 800e622:	647b      	str	r3, [r7, #68]	@ 0x44
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	330c      	adds	r3, #12
 800e62a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e62c:	61ba      	str	r2, [r7, #24]
 800e62e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e630:	6979      	ldr	r1, [r7, #20]
 800e632:	69ba      	ldr	r2, [r7, #24]
 800e634:	e841 2300 	strex	r3, r2, [r1]
 800e638:	613b      	str	r3, [r7, #16]
   return(result);
 800e63a:	693b      	ldr	r3, [r7, #16]
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d1e5      	bne.n	800e60c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	2220      	movs	r2, #32
<<<<<<< HEAD
 800e644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	2200      	movs	r2, #0
 800e64c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800e64e:	bf00      	nop
 800e650:	3754      	adds	r7, #84	; 0x54
=======
 800e644:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	2200      	movs	r2, #0
 800e64c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800e64e:	bf00      	nop
 800e650:	3754      	adds	r7, #84	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e652:	46bd      	mov	sp, r7
 800e654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e658:	4770      	bx	lr
	...

0800e65c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e65c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
<<<<<<< HEAD
 800e660:	b0c0      	sub	sp, #256	; 0x100
 800e662:	af00      	add	r7, sp, #0
 800e664:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
=======
 800e660:	b0c0      	sub	sp, #256	@ 0x100
 800e662:	af00      	add	r7, sp, #0
 800e664:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
<<<<<<< HEAD
 800e668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	691b      	ldr	r3, [r3, #16]
 800e670:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800e674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e678:	68d9      	ldr	r1, [r3, #12]
 800e67a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
=======
 800e668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	691b      	ldr	r3, [r3, #16]
 800e670:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800e674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e678:	68d9      	ldr	r1, [r3, #12]
 800e67a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e67e:	681a      	ldr	r2, [r3, #0]
 800e680:	ea40 0301 	orr.w	r3, r0, r1
 800e684:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
<<<<<<< HEAD
 800e686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e68a:	689a      	ldr	r2, [r3, #8]
 800e68c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e690:	691b      	ldr	r3, [r3, #16]
 800e692:	431a      	orrs	r2, r3
 800e694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e698:	695b      	ldr	r3, [r3, #20]
 800e69a:	431a      	orrs	r2, r3
 800e69c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e6a0:	69db      	ldr	r3, [r3, #28]
 800e6a2:	4313      	orrs	r3, r2
 800e6a4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800e6a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	68db      	ldr	r3, [r3, #12]
 800e6b0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800e6b4:	f021 010c 	bic.w	r1, r1, #12
 800e6b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e6bc:	681a      	ldr	r2, [r3, #0]
 800e6be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
=======
 800e686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e68a:	689a      	ldr	r2, [r3, #8]
 800e68c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e690:	691b      	ldr	r3, [r3, #16]
 800e692:	431a      	orrs	r2, r3
 800e694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e698:	695b      	ldr	r3, [r3, #20]
 800e69a:	431a      	orrs	r2, r3
 800e69c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e6a0:	69db      	ldr	r3, [r3, #28]
 800e6a2:	4313      	orrs	r3, r2
 800e6a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800e6a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	68db      	ldr	r3, [r3, #12]
 800e6b0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800e6b4:	f021 010c 	bic.w	r1, r1, #12
 800e6b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e6bc:	681a      	ldr	r2, [r3, #0]
 800e6be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e6c2:	430b      	orrs	r3, r1
 800e6c4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
<<<<<<< HEAD
 800e6c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	695b      	ldr	r3, [r3, #20]
 800e6ce:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800e6d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e6d6:	6999      	ldr	r1, [r3, #24]
 800e6d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
=======
 800e6c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	695b      	ldr	r3, [r3, #20]
 800e6ce:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800e6d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e6d6:	6999      	ldr	r1, [r3, #24]
 800e6d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e6dc:	681a      	ldr	r2, [r3, #0]
 800e6de:	ea40 0301 	orr.w	r3, r0, r1
 800e6e2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
<<<<<<< HEAD
 800e6e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e6e8:	681a      	ldr	r2, [r3, #0]
 800e6ea:	4b8f      	ldr	r3, [pc, #572]	; (800e928 <UART_SetConfig+0x2cc>)
 800e6ec:	429a      	cmp	r2, r3
 800e6ee:	d005      	beq.n	800e6fc <UART_SetConfig+0xa0>
 800e6f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e6f4:	681a      	ldr	r2, [r3, #0]
 800e6f6:	4b8d      	ldr	r3, [pc, #564]	; (800e92c <UART_SetConfig+0x2d0>)
=======
 800e6e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e6e8:	681a      	ldr	r2, [r3, #0]
 800e6ea:	4b8f      	ldr	r3, [pc, #572]	@ (800e928 <UART_SetConfig+0x2cc>)
 800e6ec:	429a      	cmp	r2, r3
 800e6ee:	d005      	beq.n	800e6fc <UART_SetConfig+0xa0>
 800e6f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e6f4:	681a      	ldr	r2, [r3, #0]
 800e6f6:	4b8d      	ldr	r3, [pc, #564]	@ (800e92c <UART_SetConfig+0x2d0>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e6f8:	429a      	cmp	r2, r3
 800e6fa:	d104      	bne.n	800e706 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800e6fc:	f7fd fe7c 	bl	800c3f8 <HAL_RCC_GetPCLK2Freq>
<<<<<<< HEAD
 800e700:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
=======
 800e700:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e704:	e003      	b.n	800e70e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800e706:	f7fd fe63 	bl	800c3d0 <HAL_RCC_GetPCLK1Freq>
<<<<<<< HEAD
 800e70a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e70e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e712:	69db      	ldr	r3, [r3, #28]
 800e714:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e718:	f040 810c 	bne.w	800e934 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e71c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e720:	2200      	movs	r2, #0
 800e722:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800e726:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800e72a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800e72e:	4622      	mov	r2, r4
 800e730:	462b      	mov	r3, r5
 800e732:	1891      	adds	r1, r2, r2
 800e734:	65b9      	str	r1, [r7, #88]	; 0x58
 800e736:	415b      	adcs	r3, r3
 800e738:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e73a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
=======
 800e70a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e70e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e712:	69db      	ldr	r3, [r3, #28]
 800e714:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e718:	f040 810c 	bne.w	800e934 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e71c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e720:	2200      	movs	r2, #0
 800e722:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e726:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800e72a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800e72e:	4622      	mov	r2, r4
 800e730:	462b      	mov	r3, r5
 800e732:	1891      	adds	r1, r2, r2
 800e734:	65b9      	str	r1, [r7, #88]	@ 0x58
 800e736:	415b      	adcs	r3, r3
 800e738:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e73a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e73e:	4621      	mov	r1, r4
 800e740:	eb12 0801 	adds.w	r8, r2, r1
 800e744:	4629      	mov	r1, r5
 800e746:	eb43 0901 	adc.w	r9, r3, r1
 800e74a:	f04f 0200 	mov.w	r2, #0
 800e74e:	f04f 0300 	mov.w	r3, #0
 800e752:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800e756:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800e75a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800e75e:	4690      	mov	r8, r2
 800e760:	4699      	mov	r9, r3
 800e762:	4623      	mov	r3, r4
 800e764:	eb18 0303 	adds.w	r3, r8, r3
<<<<<<< HEAD
 800e768:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800e76c:	462b      	mov	r3, r5
 800e76e:	eb49 0303 	adc.w	r3, r9, r3
 800e772:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800e776:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e77a:	685b      	ldr	r3, [r3, #4]
 800e77c:	2200      	movs	r2, #0
 800e77e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800e782:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800e786:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800e78a:	460b      	mov	r3, r1
 800e78c:	18db      	adds	r3, r3, r3
 800e78e:	653b      	str	r3, [r7, #80]	; 0x50
 800e790:	4613      	mov	r3, r2
 800e792:	eb42 0303 	adc.w	r3, r2, r3
 800e796:	657b      	str	r3, [r7, #84]	; 0x54
 800e798:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800e79c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800e7a0:	f7fa fab8 	bl	8008d14 <__aeabi_uldivmod>
 800e7a4:	4602      	mov	r2, r0
 800e7a6:	460b      	mov	r3, r1
 800e7a8:	4b61      	ldr	r3, [pc, #388]	; (800e930 <UART_SetConfig+0x2d4>)
 800e7aa:	fba3 2302 	umull	r2, r3, r3, r2
 800e7ae:	095b      	lsrs	r3, r3, #5
 800e7b0:	011c      	lsls	r4, r3, #4
 800e7b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e7b6:	2200      	movs	r2, #0
 800e7b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800e7bc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800e7c0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800e7c4:	4642      	mov	r2, r8
 800e7c6:	464b      	mov	r3, r9
 800e7c8:	1891      	adds	r1, r2, r2
 800e7ca:	64b9      	str	r1, [r7, #72]	; 0x48
 800e7cc:	415b      	adcs	r3, r3
 800e7ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e7d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
=======
 800e768:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e76c:	462b      	mov	r3, r5
 800e76e:	eb49 0303 	adc.w	r3, r9, r3
 800e772:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e776:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e77a:	685b      	ldr	r3, [r3, #4]
 800e77c:	2200      	movs	r2, #0
 800e77e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e782:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800e786:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800e78a:	460b      	mov	r3, r1
 800e78c:	18db      	adds	r3, r3, r3
 800e78e:	653b      	str	r3, [r7, #80]	@ 0x50
 800e790:	4613      	mov	r3, r2
 800e792:	eb42 0303 	adc.w	r3, r2, r3
 800e796:	657b      	str	r3, [r7, #84]	@ 0x54
 800e798:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800e79c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800e7a0:	f7fa fab8 	bl	8008d14 <__aeabi_uldivmod>
 800e7a4:	4602      	mov	r2, r0
 800e7a6:	460b      	mov	r3, r1
 800e7a8:	4b61      	ldr	r3, [pc, #388]	@ (800e930 <UART_SetConfig+0x2d4>)
 800e7aa:	fba3 2302 	umull	r2, r3, r3, r2
 800e7ae:	095b      	lsrs	r3, r3, #5
 800e7b0:	011c      	lsls	r4, r3, #4
 800e7b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e7b6:	2200      	movs	r2, #0
 800e7b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e7bc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800e7c0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800e7c4:	4642      	mov	r2, r8
 800e7c6:	464b      	mov	r3, r9
 800e7c8:	1891      	adds	r1, r2, r2
 800e7ca:	64b9      	str	r1, [r7, #72]	@ 0x48
 800e7cc:	415b      	adcs	r3, r3
 800e7ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e7d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e7d4:	4641      	mov	r1, r8
 800e7d6:	eb12 0a01 	adds.w	sl, r2, r1
 800e7da:	4649      	mov	r1, r9
 800e7dc:	eb43 0b01 	adc.w	fp, r3, r1
 800e7e0:	f04f 0200 	mov.w	r2, #0
 800e7e4:	f04f 0300 	mov.w	r3, #0
 800e7e8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800e7ec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800e7f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800e7f4:	4692      	mov	sl, r2
 800e7f6:	469b      	mov	fp, r3
 800e7f8:	4643      	mov	r3, r8
 800e7fa:	eb1a 0303 	adds.w	r3, sl, r3
<<<<<<< HEAD
 800e7fe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800e802:	464b      	mov	r3, r9
 800e804:	eb4b 0303 	adc.w	r3, fp, r3
 800e808:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800e80c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e810:	685b      	ldr	r3, [r3, #4]
 800e812:	2200      	movs	r2, #0
 800e814:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800e818:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800e81c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800e820:	460b      	mov	r3, r1
 800e822:	18db      	adds	r3, r3, r3
 800e824:	643b      	str	r3, [r7, #64]	; 0x40
 800e826:	4613      	mov	r3, r2
 800e828:	eb42 0303 	adc.w	r3, r2, r3
 800e82c:	647b      	str	r3, [r7, #68]	; 0x44
 800e82e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800e832:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
=======
 800e7fe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e802:	464b      	mov	r3, r9
 800e804:	eb4b 0303 	adc.w	r3, fp, r3
 800e808:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e80c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e810:	685b      	ldr	r3, [r3, #4]
 800e812:	2200      	movs	r2, #0
 800e814:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e818:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800e81c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800e820:	460b      	mov	r3, r1
 800e822:	18db      	adds	r3, r3, r3
 800e824:	643b      	str	r3, [r7, #64]	@ 0x40
 800e826:	4613      	mov	r3, r2
 800e828:	eb42 0303 	adc.w	r3, r2, r3
 800e82c:	647b      	str	r3, [r7, #68]	@ 0x44
 800e82e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800e832:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e836:	f7fa fa6d 	bl	8008d14 <__aeabi_uldivmod>
 800e83a:	4602      	mov	r2, r0
 800e83c:	460b      	mov	r3, r1
 800e83e:	4611      	mov	r1, r2
<<<<<<< HEAD
 800e840:	4b3b      	ldr	r3, [pc, #236]	; (800e930 <UART_SetConfig+0x2d4>)
 800e842:	fba3 2301 	umull	r2, r3, r3, r1
 800e846:	095b      	lsrs	r3, r3, #5
 800e848:	2264      	movs	r2, #100	; 0x64
 800e84a:	fb02 f303 	mul.w	r3, r2, r3
 800e84e:	1acb      	subs	r3, r1, r3
 800e850:	00db      	lsls	r3, r3, #3
 800e852:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800e856:	4b36      	ldr	r3, [pc, #216]	; (800e930 <UART_SetConfig+0x2d4>)
 800e858:	fba3 2302 	umull	r2, r3, r3, r2
 800e85c:	095b      	lsrs	r3, r3, #5
 800e85e:	005b      	lsls	r3, r3, #1
 800e860:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e864:	441c      	add	r4, r3
 800e866:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e86a:	2200      	movs	r2, #0
 800e86c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800e870:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800e874:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800e878:	4642      	mov	r2, r8
 800e87a:	464b      	mov	r3, r9
 800e87c:	1891      	adds	r1, r2, r2
 800e87e:	63b9      	str	r1, [r7, #56]	; 0x38
 800e880:	415b      	adcs	r3, r3
 800e882:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e884:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800e888:	4641      	mov	r1, r8
 800e88a:	1851      	adds	r1, r2, r1
 800e88c:	6339      	str	r1, [r7, #48]	; 0x30
 800e88e:	4649      	mov	r1, r9
 800e890:	414b      	adcs	r3, r1
 800e892:	637b      	str	r3, [r7, #52]	; 0x34
 800e894:	f04f 0200 	mov.w	r2, #0
 800e898:	f04f 0300 	mov.w	r3, #0
 800e89c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
=======
 800e840:	4b3b      	ldr	r3, [pc, #236]	@ (800e930 <UART_SetConfig+0x2d4>)
 800e842:	fba3 2301 	umull	r2, r3, r3, r1
 800e846:	095b      	lsrs	r3, r3, #5
 800e848:	2264      	movs	r2, #100	@ 0x64
 800e84a:	fb02 f303 	mul.w	r3, r2, r3
 800e84e:	1acb      	subs	r3, r1, r3
 800e850:	00db      	lsls	r3, r3, #3
 800e852:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800e856:	4b36      	ldr	r3, [pc, #216]	@ (800e930 <UART_SetConfig+0x2d4>)
 800e858:	fba3 2302 	umull	r2, r3, r3, r2
 800e85c:	095b      	lsrs	r3, r3, #5
 800e85e:	005b      	lsls	r3, r3, #1
 800e860:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800e864:	441c      	add	r4, r3
 800e866:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e86a:	2200      	movs	r2, #0
 800e86c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e870:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800e874:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800e878:	4642      	mov	r2, r8
 800e87a:	464b      	mov	r3, r9
 800e87c:	1891      	adds	r1, r2, r2
 800e87e:	63b9      	str	r1, [r7, #56]	@ 0x38
 800e880:	415b      	adcs	r3, r3
 800e882:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e884:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800e888:	4641      	mov	r1, r8
 800e88a:	1851      	adds	r1, r2, r1
 800e88c:	6339      	str	r1, [r7, #48]	@ 0x30
 800e88e:	4649      	mov	r1, r9
 800e890:	414b      	adcs	r3, r1
 800e892:	637b      	str	r3, [r7, #52]	@ 0x34
 800e894:	f04f 0200 	mov.w	r2, #0
 800e898:	f04f 0300 	mov.w	r3, #0
 800e89c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e8a0:	4659      	mov	r1, fp
 800e8a2:	00cb      	lsls	r3, r1, #3
 800e8a4:	4651      	mov	r1, sl
 800e8a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800e8aa:	4651      	mov	r1, sl
 800e8ac:	00ca      	lsls	r2, r1, #3
 800e8ae:	4610      	mov	r0, r2
 800e8b0:	4619      	mov	r1, r3
 800e8b2:	4603      	mov	r3, r0
 800e8b4:	4642      	mov	r2, r8
 800e8b6:	189b      	adds	r3, r3, r2
<<<<<<< HEAD
 800e8b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800e8bc:	464b      	mov	r3, r9
 800e8be:	460a      	mov	r2, r1
 800e8c0:	eb42 0303 	adc.w	r3, r2, r3
 800e8c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800e8c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e8cc:	685b      	ldr	r3, [r3, #4]
 800e8ce:	2200      	movs	r2, #0
 800e8d0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800e8d4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800e8d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800e8dc:	460b      	mov	r3, r1
 800e8de:	18db      	adds	r3, r3, r3
 800e8e0:	62bb      	str	r3, [r7, #40]	; 0x28
 800e8e2:	4613      	mov	r3, r2
 800e8e4:	eb42 0303 	adc.w	r3, r2, r3
 800e8e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e8ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e8ee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800e8f2:	f7fa fa0f 	bl	8008d14 <__aeabi_uldivmod>
 800e8f6:	4602      	mov	r2, r0
 800e8f8:	460b      	mov	r3, r1
 800e8fa:	4b0d      	ldr	r3, [pc, #52]	; (800e930 <UART_SetConfig+0x2d4>)
 800e8fc:	fba3 1302 	umull	r1, r3, r3, r2
 800e900:	095b      	lsrs	r3, r3, #5
 800e902:	2164      	movs	r1, #100	; 0x64
 800e904:	fb01 f303 	mul.w	r3, r1, r3
 800e908:	1ad3      	subs	r3, r2, r3
 800e90a:	00db      	lsls	r3, r3, #3
 800e90c:	3332      	adds	r3, #50	; 0x32
 800e90e:	4a08      	ldr	r2, [pc, #32]	; (800e930 <UART_SetConfig+0x2d4>)
 800e910:	fba2 2303 	umull	r2, r3, r2, r3
 800e914:	095b      	lsrs	r3, r3, #5
 800e916:	f003 0207 	and.w	r2, r3, #7
 800e91a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
=======
 800e8b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e8bc:	464b      	mov	r3, r9
 800e8be:	460a      	mov	r2, r1
 800e8c0:	eb42 0303 	adc.w	r3, r2, r3
 800e8c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e8c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e8cc:	685b      	ldr	r3, [r3, #4]
 800e8ce:	2200      	movs	r2, #0
 800e8d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e8d4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800e8d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800e8dc:	460b      	mov	r3, r1
 800e8de:	18db      	adds	r3, r3, r3
 800e8e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e8e2:	4613      	mov	r3, r2
 800e8e4:	eb42 0303 	adc.w	r3, r2, r3
 800e8e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e8ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800e8ee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800e8f2:	f7fa fa0f 	bl	8008d14 <__aeabi_uldivmod>
 800e8f6:	4602      	mov	r2, r0
 800e8f8:	460b      	mov	r3, r1
 800e8fa:	4b0d      	ldr	r3, [pc, #52]	@ (800e930 <UART_SetConfig+0x2d4>)
 800e8fc:	fba3 1302 	umull	r1, r3, r3, r2
 800e900:	095b      	lsrs	r3, r3, #5
 800e902:	2164      	movs	r1, #100	@ 0x64
 800e904:	fb01 f303 	mul.w	r3, r1, r3
 800e908:	1ad3      	subs	r3, r2, r3
 800e90a:	00db      	lsls	r3, r3, #3
 800e90c:	3332      	adds	r3, #50	@ 0x32
 800e90e:	4a08      	ldr	r2, [pc, #32]	@ (800e930 <UART_SetConfig+0x2d4>)
 800e910:	fba2 2303 	umull	r2, r3, r2, r3
 800e914:	095b      	lsrs	r3, r3, #5
 800e916:	f003 0207 	and.w	r2, r3, #7
 800e91a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	4422      	add	r2, r4
 800e922:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800e924:	e106      	b.n	800eb34 <UART_SetConfig+0x4d8>
 800e926:	bf00      	nop
 800e928:	40011000 	.word	0x40011000
 800e92c:	40011400 	.word	0x40011400
 800e930:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
<<<<<<< HEAD
 800e934:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e938:	2200      	movs	r2, #0
 800e93a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800e93e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800e942:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
=======
 800e934:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e938:	2200      	movs	r2, #0
 800e93a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e93e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800e942:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e946:	4642      	mov	r2, r8
 800e948:	464b      	mov	r3, r9
 800e94a:	1891      	adds	r1, r2, r2
 800e94c:	6239      	str	r1, [r7, #32]
 800e94e:	415b      	adcs	r3, r3
<<<<<<< HEAD
 800e950:	627b      	str	r3, [r7, #36]	; 0x24
=======
 800e950:	627b      	str	r3, [r7, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e952:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e956:	4641      	mov	r1, r8
 800e958:	1854      	adds	r4, r2, r1
 800e95a:	4649      	mov	r1, r9
 800e95c:	eb43 0501 	adc.w	r5, r3, r1
 800e960:	f04f 0200 	mov.w	r2, #0
 800e964:	f04f 0300 	mov.w	r3, #0
 800e968:	00eb      	lsls	r3, r5, #3
 800e96a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800e96e:	00e2      	lsls	r2, r4, #3
 800e970:	4614      	mov	r4, r2
 800e972:	461d      	mov	r5, r3
 800e974:	4643      	mov	r3, r8
 800e976:	18e3      	adds	r3, r4, r3
<<<<<<< HEAD
 800e978:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800e97c:	464b      	mov	r3, r9
 800e97e:	eb45 0303 	adc.w	r3, r5, r3
 800e982:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800e986:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e98a:	685b      	ldr	r3, [r3, #4]
 800e98c:	2200      	movs	r2, #0
 800e98e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800e992:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800e996:	f04f 0200 	mov.w	r2, #0
 800e99a:	f04f 0300 	mov.w	r3, #0
 800e99e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
=======
 800e978:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e97c:	464b      	mov	r3, r9
 800e97e:	eb45 0303 	adc.w	r3, r5, r3
 800e982:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e986:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800e98a:	685b      	ldr	r3, [r3, #4]
 800e98c:	2200      	movs	r2, #0
 800e98e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e992:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800e996:	f04f 0200 	mov.w	r2, #0
 800e99a:	f04f 0300 	mov.w	r3, #0
 800e99e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e9a2:	4629      	mov	r1, r5
 800e9a4:	008b      	lsls	r3, r1, #2
 800e9a6:	4621      	mov	r1, r4
 800e9a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800e9ac:	4621      	mov	r1, r4
 800e9ae:	008a      	lsls	r2, r1, #2
<<<<<<< HEAD
 800e9b0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800e9b4:	f7fa f9ae 	bl	8008d14 <__aeabi_uldivmod>
 800e9b8:	4602      	mov	r2, r0
 800e9ba:	460b      	mov	r3, r1
 800e9bc:	4b60      	ldr	r3, [pc, #384]	; (800eb40 <UART_SetConfig+0x4e4>)
 800e9be:	fba3 2302 	umull	r2, r3, r3, r2
 800e9c2:	095b      	lsrs	r3, r3, #5
 800e9c4:	011c      	lsls	r4, r3, #4
 800e9c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e9ca:	2200      	movs	r2, #0
 800e9cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800e9d0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800e9d4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
=======
 800e9b0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800e9b4:	f7fa f9ae 	bl	8008d14 <__aeabi_uldivmod>
 800e9b8:	4602      	mov	r2, r0
 800e9ba:	460b      	mov	r3, r1
 800e9bc:	4b60      	ldr	r3, [pc, #384]	@ (800eb40 <UART_SetConfig+0x4e4>)
 800e9be:	fba3 2302 	umull	r2, r3, r3, r2
 800e9c2:	095b      	lsrs	r3, r3, #5
 800e9c4:	011c      	lsls	r4, r3, #4
 800e9c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800e9ca:	2200      	movs	r2, #0
 800e9cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e9d0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800e9d4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800e9d8:	4642      	mov	r2, r8
 800e9da:	464b      	mov	r3, r9
 800e9dc:	1891      	adds	r1, r2, r2
 800e9de:	61b9      	str	r1, [r7, #24]
 800e9e0:	415b      	adcs	r3, r3
 800e9e2:	61fb      	str	r3, [r7, #28]
 800e9e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e9e8:	4641      	mov	r1, r8
 800e9ea:	1851      	adds	r1, r2, r1
 800e9ec:	6139      	str	r1, [r7, #16]
 800e9ee:	4649      	mov	r1, r9
 800e9f0:	414b      	adcs	r3, r1
 800e9f2:	617b      	str	r3, [r7, #20]
 800e9f4:	f04f 0200 	mov.w	r2, #0
 800e9f8:	f04f 0300 	mov.w	r3, #0
 800e9fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ea00:	4659      	mov	r1, fp
 800ea02:	00cb      	lsls	r3, r1, #3
 800ea04:	4651      	mov	r1, sl
 800ea06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ea0a:	4651      	mov	r1, sl
 800ea0c:	00ca      	lsls	r2, r1, #3
 800ea0e:	4610      	mov	r0, r2
 800ea10:	4619      	mov	r1, r3
 800ea12:	4603      	mov	r3, r0
 800ea14:	4642      	mov	r2, r8
 800ea16:	189b      	adds	r3, r3, r2
<<<<<<< HEAD
 800ea18:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ea1c:	464b      	mov	r3, r9
 800ea1e:	460a      	mov	r2, r1
 800ea20:	eb42 0303 	adc.w	r3, r2, r3
 800ea24:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ea28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ea2c:	685b      	ldr	r3, [r3, #4]
 800ea2e:	2200      	movs	r2, #0
 800ea30:	67bb      	str	r3, [r7, #120]	; 0x78
 800ea32:	67fa      	str	r2, [r7, #124]	; 0x7c
 800ea34:	f04f 0200 	mov.w	r2, #0
 800ea38:	f04f 0300 	mov.w	r3, #0
 800ea3c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
=======
 800ea18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ea1c:	464b      	mov	r3, r9
 800ea1e:	460a      	mov	r2, r1
 800ea20:	eb42 0303 	adc.w	r3, r2, r3
 800ea24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ea28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ea2c:	685b      	ldr	r3, [r3, #4]
 800ea2e:	2200      	movs	r2, #0
 800ea30:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ea32:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800ea34:	f04f 0200 	mov.w	r2, #0
 800ea38:	f04f 0300 	mov.w	r3, #0
 800ea3c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ea40:	4649      	mov	r1, r9
 800ea42:	008b      	lsls	r3, r1, #2
 800ea44:	4641      	mov	r1, r8
 800ea46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ea4a:	4641      	mov	r1, r8
 800ea4c:	008a      	lsls	r2, r1, #2
<<<<<<< HEAD
 800ea4e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
=======
 800ea4e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ea52:	f7fa f95f 	bl	8008d14 <__aeabi_uldivmod>
 800ea56:	4602      	mov	r2, r0
 800ea58:	460b      	mov	r3, r1
 800ea5a:	4611      	mov	r1, r2
<<<<<<< HEAD
 800ea5c:	4b38      	ldr	r3, [pc, #224]	; (800eb40 <UART_SetConfig+0x4e4>)
 800ea5e:	fba3 2301 	umull	r2, r3, r3, r1
 800ea62:	095b      	lsrs	r3, r3, #5
 800ea64:	2264      	movs	r2, #100	; 0x64
 800ea66:	fb02 f303 	mul.w	r3, r2, r3
 800ea6a:	1acb      	subs	r3, r1, r3
 800ea6c:	011b      	lsls	r3, r3, #4
 800ea6e:	3332      	adds	r3, #50	; 0x32
 800ea70:	4a33      	ldr	r2, [pc, #204]	; (800eb40 <UART_SetConfig+0x4e4>)
 800ea72:	fba2 2303 	umull	r2, r3, r2, r3
 800ea76:	095b      	lsrs	r3, r3, #5
 800ea78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ea7c:	441c      	add	r4, r3
 800ea7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ea82:	2200      	movs	r2, #0
 800ea84:	673b      	str	r3, [r7, #112]	; 0x70
 800ea86:	677a      	str	r2, [r7, #116]	; 0x74
 800ea88:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
=======
 800ea5c:	4b38      	ldr	r3, [pc, #224]	@ (800eb40 <UART_SetConfig+0x4e4>)
 800ea5e:	fba3 2301 	umull	r2, r3, r3, r1
 800ea62:	095b      	lsrs	r3, r3, #5
 800ea64:	2264      	movs	r2, #100	@ 0x64
 800ea66:	fb02 f303 	mul.w	r3, r2, r3
 800ea6a:	1acb      	subs	r3, r1, r3
 800ea6c:	011b      	lsls	r3, r3, #4
 800ea6e:	3332      	adds	r3, #50	@ 0x32
 800ea70:	4a33      	ldr	r2, [pc, #204]	@ (800eb40 <UART_SetConfig+0x4e4>)
 800ea72:	fba2 2303 	umull	r2, r3, r2, r3
 800ea76:	095b      	lsrs	r3, r3, #5
 800ea78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ea7c:	441c      	add	r4, r3
 800ea7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ea82:	2200      	movs	r2, #0
 800ea84:	673b      	str	r3, [r7, #112]	@ 0x70
 800ea86:	677a      	str	r2, [r7, #116]	@ 0x74
 800ea88:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ea8c:	4642      	mov	r2, r8
 800ea8e:	464b      	mov	r3, r9
 800ea90:	1891      	adds	r1, r2, r2
 800ea92:	60b9      	str	r1, [r7, #8]
 800ea94:	415b      	adcs	r3, r3
 800ea96:	60fb      	str	r3, [r7, #12]
 800ea98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ea9c:	4641      	mov	r1, r8
 800ea9e:	1851      	adds	r1, r2, r1
 800eaa0:	6039      	str	r1, [r7, #0]
 800eaa2:	4649      	mov	r1, r9
 800eaa4:	414b      	adcs	r3, r1
 800eaa6:	607b      	str	r3, [r7, #4]
 800eaa8:	f04f 0200 	mov.w	r2, #0
 800eaac:	f04f 0300 	mov.w	r3, #0
 800eab0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800eab4:	4659      	mov	r1, fp
 800eab6:	00cb      	lsls	r3, r1, #3
 800eab8:	4651      	mov	r1, sl
 800eaba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800eabe:	4651      	mov	r1, sl
 800eac0:	00ca      	lsls	r2, r1, #3
 800eac2:	4610      	mov	r0, r2
 800eac4:	4619      	mov	r1, r3
 800eac6:	4603      	mov	r3, r0
 800eac8:	4642      	mov	r2, r8
 800eaca:	189b      	adds	r3, r3, r2
<<<<<<< HEAD
 800eacc:	66bb      	str	r3, [r7, #104]	; 0x68
 800eace:	464b      	mov	r3, r9
 800ead0:	460a      	mov	r2, r1
 800ead2:	eb42 0303 	adc.w	r3, r2, r3
 800ead6:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ead8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800eadc:	685b      	ldr	r3, [r3, #4]
 800eade:	2200      	movs	r2, #0
 800eae0:	663b      	str	r3, [r7, #96]	; 0x60
 800eae2:	667a      	str	r2, [r7, #100]	; 0x64
 800eae4:	f04f 0200 	mov.w	r2, #0
 800eae8:	f04f 0300 	mov.w	r3, #0
 800eaec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
=======
 800eacc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800eace:	464b      	mov	r3, r9
 800ead0:	460a      	mov	r2, r1
 800ead2:	eb42 0303 	adc.w	r3, r2, r3
 800ead6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ead8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800eadc:	685b      	ldr	r3, [r3, #4]
 800eade:	2200      	movs	r2, #0
 800eae0:	663b      	str	r3, [r7, #96]	@ 0x60
 800eae2:	667a      	str	r2, [r7, #100]	@ 0x64
 800eae4:	f04f 0200 	mov.w	r2, #0
 800eae8:	f04f 0300 	mov.w	r3, #0
 800eaec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800eaf0:	4649      	mov	r1, r9
 800eaf2:	008b      	lsls	r3, r1, #2
 800eaf4:	4641      	mov	r1, r8
 800eaf6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800eafa:	4641      	mov	r1, r8
 800eafc:	008a      	lsls	r2, r1, #2
<<<<<<< HEAD
 800eafe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800eb02:	f7fa f907 	bl	8008d14 <__aeabi_uldivmod>
 800eb06:	4602      	mov	r2, r0
 800eb08:	460b      	mov	r3, r1
 800eb0a:	4b0d      	ldr	r3, [pc, #52]	; (800eb40 <UART_SetConfig+0x4e4>)
 800eb0c:	fba3 1302 	umull	r1, r3, r3, r2
 800eb10:	095b      	lsrs	r3, r3, #5
 800eb12:	2164      	movs	r1, #100	; 0x64
 800eb14:	fb01 f303 	mul.w	r3, r1, r3
 800eb18:	1ad3      	subs	r3, r2, r3
 800eb1a:	011b      	lsls	r3, r3, #4
 800eb1c:	3332      	adds	r3, #50	; 0x32
 800eb1e:	4a08      	ldr	r2, [pc, #32]	; (800eb40 <UART_SetConfig+0x4e4>)
 800eb20:	fba2 2303 	umull	r2, r3, r2, r3
 800eb24:	095b      	lsrs	r3, r3, #5
 800eb26:	f003 020f 	and.w	r2, r3, #15
 800eb2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
=======
 800eafe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800eb02:	f7fa f907 	bl	8008d14 <__aeabi_uldivmod>
 800eb06:	4602      	mov	r2, r0
 800eb08:	460b      	mov	r3, r1
 800eb0a:	4b0d      	ldr	r3, [pc, #52]	@ (800eb40 <UART_SetConfig+0x4e4>)
 800eb0c:	fba3 1302 	umull	r1, r3, r3, r2
 800eb10:	095b      	lsrs	r3, r3, #5
 800eb12:	2164      	movs	r1, #100	@ 0x64
 800eb14:	fb01 f303 	mul.w	r3, r1, r3
 800eb18:	1ad3      	subs	r3, r2, r3
 800eb1a:	011b      	lsls	r3, r3, #4
 800eb1c:	3332      	adds	r3, #50	@ 0x32
 800eb1e:	4a08      	ldr	r2, [pc, #32]	@ (800eb40 <UART_SetConfig+0x4e4>)
 800eb20:	fba2 2303 	umull	r2, r3, r2, r3
 800eb24:	095b      	lsrs	r3, r3, #5
 800eb26:	f003 020f 	and.w	r2, r3, #15
 800eb2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	4422      	add	r2, r4
 800eb32:	609a      	str	r2, [r3, #8]
}
 800eb34:	bf00      	nop
<<<<<<< HEAD
 800eb36:	f507 7780 	add.w	r7, r7, #256	; 0x100
=======
 800eb36:	f507 7780 	add.w	r7, r7, #256	@ 0x100
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800eb3a:	46bd      	mov	sp, r7
 800eb3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800eb40:	51eb851f 	.word	0x51eb851f

0800eb44 <ntlibc_strlen>:
 */

#include "ntlibc.h"

int ntlibc_strlen(const char *s)
{
 800eb44:	b480      	push	{r7}
 800eb46:	b085      	sub	sp, #20
 800eb48:	af00      	add	r7, sp, #0
 800eb4a:	6078      	str	r0, [r7, #4]
    const char *p = s;
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	60fb      	str	r3, [r7, #12]
    int cnt = 0;
 800eb50:	2300      	movs	r3, #0
 800eb52:	60bb      	str	r3, [r7, #8]
    while (*p) {
 800eb54:	e005      	b.n	800eb62 <ntlibc_strlen+0x1e>
        cnt++;
 800eb56:	68bb      	ldr	r3, [r7, #8]
 800eb58:	3301      	adds	r3, #1
 800eb5a:	60bb      	str	r3, [r7, #8]
        p++;
 800eb5c:	68fb      	ldr	r3, [r7, #12]
 800eb5e:	3301      	adds	r3, #1
 800eb60:	60fb      	str	r3, [r7, #12]
    while (*p) {
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	781b      	ldrb	r3, [r3, #0]
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d1f5      	bne.n	800eb56 <ntlibc_strlen+0x12>
    }
    return cnt;
 800eb6a:	68bb      	ldr	r3, [r7, #8]
}
 800eb6c:	4618      	mov	r0, r3
 800eb6e:	3714      	adds	r7, #20
 800eb70:	46bd      	mov	sp, r7
 800eb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb76:	4770      	bx	lr

0800eb78 <ntlibc_strcpy>:

char *ntlibc_strcpy(char *des, const char *src)
{
 800eb78:	b480      	push	{r7}
 800eb7a:	b085      	sub	sp, #20
 800eb7c:	af00      	add	r7, sp, #0
 800eb7e:	6078      	str	r0, [r7, #4]
 800eb80:	6039      	str	r1, [r7, #0]
    char *d = des;
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	60fb      	str	r3, [r7, #12]
    const char *s = src;
 800eb86:	683b      	ldr	r3, [r7, #0]
 800eb88:	60bb      	str	r3, [r7, #8]
    while (*s) {
 800eb8a:	e009      	b.n	800eba0 <ntlibc_strcpy+0x28>
        *d = *s;
 800eb8c:	68bb      	ldr	r3, [r7, #8]
 800eb8e:	781a      	ldrb	r2, [r3, #0]
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	701a      	strb	r2, [r3, #0]
        d++;
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	3301      	adds	r3, #1
 800eb98:	60fb      	str	r3, [r7, #12]
        s++;
 800eb9a:	68bb      	ldr	r3, [r7, #8]
 800eb9c:	3301      	adds	r3, #1
 800eb9e:	60bb      	str	r3, [r7, #8]
    while (*s) {
 800eba0:	68bb      	ldr	r3, [r7, #8]
 800eba2:	781b      	ldrb	r3, [r3, #0]
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	d1f1      	bne.n	800eb8c <ntlibc_strcpy+0x14>
    }
    *d = '\0';
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	2200      	movs	r2, #0
 800ebac:	701a      	strb	r2, [r3, #0]
    return des;
 800ebae:	687b      	ldr	r3, [r7, #4]
}
 800ebb0:	4618      	mov	r0, r3
 800ebb2:	3714      	adds	r7, #20
 800ebb4:	46bd      	mov	sp, r7
 800ebb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebba:	4770      	bx	lr

0800ebbc <ntlibc_strcmp>:
    *d = '\0';
    return des;
}

int ntlibc_strcmp(const char *s1, const char *s2)
{
 800ebbc:	b480      	push	{r7}
 800ebbe:	b085      	sub	sp, #20
 800ebc0:	af00      	add	r7, sp, #0
 800ebc2:	6078      	str	r0, [r7, #4]
 800ebc4:	6039      	str	r1, [r7, #0]
    char *p1 = (char *)s1;
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	60fb      	str	r3, [r7, #12]
    char *p2 = (char *)s2;
 800ebca:	683b      	ldr	r3, [r7, #0]
 800ebcc:	60bb      	str	r3, [r7, #8]
    while (*p1 || *p2) {
 800ebce:	e016      	b.n	800ebfe <ntlibc_strcmp+0x42>
        if (*p1 != *p2) {
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	781a      	ldrb	r2, [r3, #0]
 800ebd4:	68bb      	ldr	r3, [r7, #8]
 800ebd6:	781b      	ldrb	r3, [r3, #0]
 800ebd8:	429a      	cmp	r2, r3
 800ebda:	d00a      	beq.n	800ebf2 <ntlibc_strcmp+0x36>
            return (*p1 < *p2) ? -1 : 1;
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	781a      	ldrb	r2, [r3, #0]
 800ebe0:	68bb      	ldr	r3, [r7, #8]
 800ebe2:	781b      	ldrb	r3, [r3, #0]
 800ebe4:	429a      	cmp	r2, r3
 800ebe6:	d202      	bcs.n	800ebee <ntlibc_strcmp+0x32>
 800ebe8:	f04f 33ff 	mov.w	r3, #4294967295
 800ebec:	e021      	b.n	800ec32 <ntlibc_strcmp+0x76>
 800ebee:	2301      	movs	r3, #1
 800ebf0:	e01f      	b.n	800ec32 <ntlibc_strcmp+0x76>
        }
        p1++;
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	3301      	adds	r3, #1
 800ebf6:	60fb      	str	r3, [r7, #12]
        p2++;
 800ebf8:	68bb      	ldr	r3, [r7, #8]
 800ebfa:	3301      	adds	r3, #1
 800ebfc:	60bb      	str	r3, [r7, #8]
    while (*p1 || *p2) {
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	781b      	ldrb	r3, [r3, #0]
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d1e4      	bne.n	800ebd0 <ntlibc_strcmp+0x14>
 800ec06:	68bb      	ldr	r3, [r7, #8]
 800ec08:	781b      	ldrb	r3, [r3, #0]
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d1e0      	bne.n	800ebd0 <ntlibc_strcmp+0x14>
    }
    if (*p1 == *p2) {
 800ec0e:	68fb      	ldr	r3, [r7, #12]
 800ec10:	781a      	ldrb	r2, [r3, #0]
 800ec12:	68bb      	ldr	r3, [r7, #8]
 800ec14:	781b      	ldrb	r3, [r3, #0]
 800ec16:	429a      	cmp	r2, r3
 800ec18:	d101      	bne.n	800ec1e <ntlibc_strcmp+0x62>
        return 0;
 800ec1a:	2300      	movs	r3, #0
 800ec1c:	e009      	b.n	800ec32 <ntlibc_strcmp+0x76>
    } else {
        return (*p1 < *p2) ? -1 : 1;
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	781a      	ldrb	r2, [r3, #0]
 800ec22:	68bb      	ldr	r3, [r7, #8]
 800ec24:	781b      	ldrb	r3, [r3, #0]
 800ec26:	429a      	cmp	r2, r3
 800ec28:	d202      	bcs.n	800ec30 <ntlibc_strcmp+0x74>
 800ec2a:	f04f 33ff 	mov.w	r3, #4294967295
 800ec2e:	e000      	b.n	800ec32 <ntlibc_strcmp+0x76>
 800ec30:	2301      	movs	r3, #1
    }
}
 800ec32:	4618      	mov	r0, r3
 800ec34:	3714      	adds	r7, #20
 800ec36:	46bd      	mov	sp, r7
 800ec38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec3c:	4770      	bx	lr

0800ec3e <ntlibc_strncmp>:
        return (*p1 < *p2) ? -1 : 1;
    }
}

int ntlibc_strncmp(const char *s1, const char *s2, int n)
{
 800ec3e:	b480      	push	{r7}
<<<<<<< HEAD
 800ec40:	b089      	sub	sp, #36	; 0x24
=======
 800ec40:	b089      	sub	sp, #36	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ec42:	af00      	add	r7, sp, #0
 800ec44:	60f8      	str	r0, [r7, #12]
 800ec46:	60b9      	str	r1, [r7, #8]
 800ec48:	607a      	str	r2, [r7, #4]
    char *p1 = (char *)s1;
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	61fb      	str	r3, [r7, #28]
    char *p2 = (char *)s2;
 800ec4e:	68bb      	ldr	r3, [r7, #8]
 800ec50:	61bb      	str	r3, [r7, #24]
    int len = 0;
 800ec52:	2300      	movs	r3, #0
 800ec54:	617b      	str	r3, [r7, #20]
    while (*p1 || *p2) {
 800ec56:	e01d      	b.n	800ec94 <ntlibc_strncmp+0x56>
        if (n <= len) {
 800ec58:	687a      	ldr	r2, [r7, #4]
 800ec5a:	697b      	ldr	r3, [r7, #20]
 800ec5c:	429a      	cmp	r2, r3
 800ec5e:	dd22      	ble.n	800eca6 <ntlibc_strncmp+0x68>
            break;
        }
        if (*p1 != *p2) {
 800ec60:	69fb      	ldr	r3, [r7, #28]
 800ec62:	781a      	ldrb	r2, [r3, #0]
 800ec64:	69bb      	ldr	r3, [r7, #24]
 800ec66:	781b      	ldrb	r3, [r3, #0]
 800ec68:	429a      	cmp	r2, r3
 800ec6a:	d00a      	beq.n	800ec82 <ntlibc_strncmp+0x44>
            return (*p1 < *p2) ? -1 : 1;
 800ec6c:	69fb      	ldr	r3, [r7, #28]
 800ec6e:	781a      	ldrb	r2, [r3, #0]
 800ec70:	69bb      	ldr	r3, [r7, #24]
 800ec72:	781b      	ldrb	r3, [r3, #0]
 800ec74:	429a      	cmp	r2, r3
 800ec76:	d202      	bcs.n	800ec7e <ntlibc_strncmp+0x40>
 800ec78:	f04f 33ff 	mov.w	r3, #4294967295
 800ec7c:	e015      	b.n	800ecaa <ntlibc_strncmp+0x6c>
 800ec7e:	2301      	movs	r3, #1
 800ec80:	e013      	b.n	800ecaa <ntlibc_strncmp+0x6c>
        }
        p1++;
 800ec82:	69fb      	ldr	r3, [r7, #28]
 800ec84:	3301      	adds	r3, #1
 800ec86:	61fb      	str	r3, [r7, #28]
        p2++;
 800ec88:	69bb      	ldr	r3, [r7, #24]
 800ec8a:	3301      	adds	r3, #1
 800ec8c:	61bb      	str	r3, [r7, #24]
        len++;
 800ec8e:	697b      	ldr	r3, [r7, #20]
 800ec90:	3301      	adds	r3, #1
 800ec92:	617b      	str	r3, [r7, #20]
    while (*p1 || *p2) {
 800ec94:	69fb      	ldr	r3, [r7, #28]
 800ec96:	781b      	ldrb	r3, [r3, #0]
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d1dd      	bne.n	800ec58 <ntlibc_strncmp+0x1a>
 800ec9c:	69bb      	ldr	r3, [r7, #24]
 800ec9e:	781b      	ldrb	r3, [r3, #0]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d1d9      	bne.n	800ec58 <ntlibc_strncmp+0x1a>
 800eca4:	e000      	b.n	800eca8 <ntlibc_strncmp+0x6a>
            break;
 800eca6:	bf00      	nop
    }
    return 0;
 800eca8:	2300      	movs	r3, #0
}
 800ecaa:	4618      	mov	r0, r3
<<<<<<< HEAD
 800ecac:	3724      	adds	r7, #36	; 0x24
=======
 800ecac:	3724      	adds	r7, #36	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ecae:	46bd      	mov	sp, r7
 800ecb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecb4:	4770      	bx	lr

0800ecb6 <actfunc_history_prev>:
 * @param ntshell A handler of the NT-Shell.
 * @param action An action.
 * @param ch A input character.
 */
static void actfunc_history_prev(ntshell_t *ntshell, vtrecv_action_t action, unsigned char ch)
{
 800ecb6:	b5b0      	push	{r4, r5, r7, lr}
<<<<<<< HEAD
 800ecb8:	b094      	sub	sp, #80	; 0x50
=======
 800ecb8:	b094      	sub	sp, #80	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ecba:	af00      	add	r7, sp, #0
 800ecbc:	6078      	str	r0, [r7, #4]
 800ecbe:	460b      	mov	r3, r1
 800ecc0:	70fb      	strb	r3, [r7, #3]
 800ecc2:	4613      	mov	r3, r2
 800ecc4:	70bb      	strb	r3, [r7, #2]
    UNUSED_VARIABLE(action);
    UNUSED_VARIABLE(ch);
    if (text_history_read_point_prev(GET_HISTORY(ntshell))) {
 800ecc6:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ecc8:	33b0      	adds	r3, #176	; 0xb0
=======
 800ecc8:	33b0      	adds	r3, #176	@ 0xb0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ecca:	4618      	mov	r0, r3
 800eccc:	f000 fefb 	bl	800fac6 <text_history_read_point_prev>
 800ecd0:	4603      	mov	r3, r0
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d03b      	beq.n	800ed4e <actfunc_history_prev+0x98>
        char txt[TEXTHISTORY_MAXLEN];
        int n = text_history_read(GET_HISTORY(ntshell), &txt[0], sizeof(txt));
 800ecd6:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ecd8:	33b0      	adds	r3, #176	; 0xb0
 800ecda:	f107 010c 	add.w	r1, r7, #12
 800ecde:	2240      	movs	r2, #64	; 0x40
 800ece0:	4618      	mov	r0, r3
 800ece2:	f000 fe9b 	bl	800fa1c <text_history_read>
 800ece6:	64f8      	str	r0, [r7, #76]	; 0x4c
        if (0 < n) {
 800ece8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
=======
 800ecd8:	33b0      	adds	r3, #176	@ 0xb0
 800ecda:	f107 010c 	add.w	r1, r7, #12
 800ecde:	2240      	movs	r2, #64	@ 0x40
 800ece0:	4618      	mov	r0, r3
 800ece2:	f000 fe9b 	bl	800fa1c <text_history_read>
 800ece6:	64f8      	str	r0, [r7, #76]	@ 0x4c
        if (0 < n) {
 800ece8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	dd2f      	ble.n	800ed4e <actfunc_history_prev+0x98>
            VTSEND_ERASE_LINE(ntshell);
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	3304      	adds	r3, #4
 800ecf2:	4618      	mov	r0, r3
 800ecf4:	f001 f96c 	bl	800ffd0 <vtsend_erase_line>
            VTSEND_CURSOR_HEAD(ntshell);
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	3304      	adds	r3, #4
<<<<<<< HEAD
 800ecfc:	2150      	movs	r1, #80	; 0x50
=======
 800ecfc:	2150      	movs	r1, #80	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ecfe:	4618      	mov	r0, r3
 800ed00:	f001 f930 	bl	800ff64 <vtsend_cursor_backward>
            PROMPT_WRITE(ntshell);
 800ed04:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ed06:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	f503 7543 	add.w	r5, r3, #780	; 0x30c
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	f503 7343 	add.w	r3, r3, #780	; 0x30c
=======
 800ed06:	f8d3 4300 	ldr.w	r4, [r3, #768]	@ 0x300
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	f503 7543 	add.w	r5, r3, #780	@ 0x30c
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	f503 7343 	add.w	r3, r3, #780	@ 0x30c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ed16:	4618      	mov	r0, r3
 800ed18:	f7ff ff14 	bl	800eb44 <ntlibc_strlen>
 800ed1c:	4601      	mov	r1, r0
 800ed1e:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ed20:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
=======
 800ed20:	f8d3 3308 	ldr.w	r3, [r3, #776]	@ 0x308
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ed24:	461a      	mov	r2, r3
 800ed26:	4628      	mov	r0, r5
 800ed28:	47a0      	blx	r4
            SERIAL_WRITE(ntshell, txt, n);
 800ed2a:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ed2c:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ed30:	687a      	ldr	r2, [r7, #4]
 800ed32:	f8d2 2308 	ldr.w	r2, [r2, #776]	; 0x308
 800ed36:	f107 000c 	add.w	r0, r7, #12
 800ed3a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ed3c:	4798      	blx	r3
            text_editor_set_text(GET_EDITOR(ntshell), txt);
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	3368      	adds	r3, #104	; 0x68
=======
 800ed2c:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800ed30:	687a      	ldr	r2, [r7, #4]
 800ed32:	f8d2 2308 	ldr.w	r2, [r2, #776]	@ 0x308
 800ed36:	f107 000c 	add.w	r0, r7, #12
 800ed3a:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800ed3c:	4798      	blx	r3
            text_editor_set_text(GET_EDITOR(ntshell), txt);
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	3368      	adds	r3, #104	@ 0x68
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ed42:	f107 020c 	add.w	r2, r7, #12
 800ed46:	4611      	mov	r1, r2
 800ed48:	4618      	mov	r0, r3
 800ed4a:	f000 fd93 	bl	800f874 <text_editor_set_text>
        }
    }
}
 800ed4e:	bf00      	nop
<<<<<<< HEAD
 800ed50:	3750      	adds	r7, #80	; 0x50
=======
 800ed50:	3750      	adds	r7, #80	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ed52:	46bd      	mov	sp, r7
 800ed54:	bdb0      	pop	{r4, r5, r7, pc}

0800ed56 <actfunc_history_next>:
 * @param ntshell A handler of the NT-Shell.
 * @param action An action.
 * @param ch A input character.
 */
static void actfunc_history_next(ntshell_t *ntshell, vtrecv_action_t action, unsigned char ch)
{
 800ed56:	b5b0      	push	{r4, r5, r7, lr}
<<<<<<< HEAD
 800ed58:	b094      	sub	sp, #80	; 0x50
=======
 800ed58:	b094      	sub	sp, #80	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ed5a:	af00      	add	r7, sp, #0
 800ed5c:	6078      	str	r0, [r7, #4]
 800ed5e:	460b      	mov	r3, r1
 800ed60:	70fb      	strb	r3, [r7, #3]
 800ed62:	4613      	mov	r3, r2
 800ed64:	70bb      	strb	r3, [r7, #2]
    UNUSED_VARIABLE(action);
    UNUSED_VARIABLE(ch);
    if (text_history_read_point_next(GET_HISTORY(ntshell))) {
 800ed66:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ed68:	33b0      	adds	r3, #176	; 0xb0
=======
 800ed68:	33b0      	adds	r3, #176	@ 0xb0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ed6a:	4618      	mov	r0, r3
 800ed6c:	f000 fe88 	bl	800fa80 <text_history_read_point_next>
 800ed70:	4603      	mov	r3, r0
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d03b      	beq.n	800edee <actfunc_history_next+0x98>
        char txt[TEXTHISTORY_MAXLEN];
        int n = text_history_read(GET_HISTORY(ntshell), &txt[0], sizeof(txt));
 800ed76:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ed78:	33b0      	adds	r3, #176	; 0xb0
 800ed7a:	f107 010c 	add.w	r1, r7, #12
 800ed7e:	2240      	movs	r2, #64	; 0x40
 800ed80:	4618      	mov	r0, r3
 800ed82:	f000 fe4b 	bl	800fa1c <text_history_read>
 800ed86:	64f8      	str	r0, [r7, #76]	; 0x4c
        if (0 < n) {
 800ed88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
=======
 800ed78:	33b0      	adds	r3, #176	@ 0xb0
 800ed7a:	f107 010c 	add.w	r1, r7, #12
 800ed7e:	2240      	movs	r2, #64	@ 0x40
 800ed80:	4618      	mov	r0, r3
 800ed82:	f000 fe4b 	bl	800fa1c <text_history_read>
 800ed86:	64f8      	str	r0, [r7, #76]	@ 0x4c
        if (0 < n) {
 800ed88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	dd2f      	ble.n	800edee <actfunc_history_next+0x98>
            VTSEND_ERASE_LINE(ntshell);
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	3304      	adds	r3, #4
 800ed92:	4618      	mov	r0, r3
 800ed94:	f001 f91c 	bl	800ffd0 <vtsend_erase_line>
            VTSEND_CURSOR_HEAD(ntshell);
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	3304      	adds	r3, #4
<<<<<<< HEAD
 800ed9c:	2150      	movs	r1, #80	; 0x50
=======
 800ed9c:	2150      	movs	r1, #80	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ed9e:	4618      	mov	r0, r3
 800eda0:	f001 f8e0 	bl	800ff64 <vtsend_cursor_backward>
            PROMPT_WRITE(ntshell);
 800eda4:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800eda6:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	f503 7543 	add.w	r5, r3, #780	; 0x30c
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	f503 7343 	add.w	r3, r3, #780	; 0x30c
=======
 800eda6:	f8d3 4300 	ldr.w	r4, [r3, #768]	@ 0x300
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	f503 7543 	add.w	r5, r3, #780	@ 0x30c
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	f503 7343 	add.w	r3, r3, #780	@ 0x30c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800edb6:	4618      	mov	r0, r3
 800edb8:	f7ff fec4 	bl	800eb44 <ntlibc_strlen>
 800edbc:	4601      	mov	r1, r0
 800edbe:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800edc0:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
=======
 800edc0:	f8d3 3308 	ldr.w	r3, [r3, #776]	@ 0x308
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800edc4:	461a      	mov	r2, r3
 800edc6:	4628      	mov	r0, r5
 800edc8:	47a0      	blx	r4
            SERIAL_WRITE(ntshell, txt, n);
 800edca:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800edcc:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800edd0:	687a      	ldr	r2, [r7, #4]
 800edd2:	f8d2 2308 	ldr.w	r2, [r2, #776]	; 0x308
 800edd6:	f107 000c 	add.w	r0, r7, #12
 800edda:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800eddc:	4798      	blx	r3
            text_editor_set_text(GET_EDITOR(ntshell), txt);
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	3368      	adds	r3, #104	; 0x68
=======
 800edcc:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800edd0:	687a      	ldr	r2, [r7, #4]
 800edd2:	f8d2 2308 	ldr.w	r2, [r2, #776]	@ 0x308
 800edd6:	f107 000c 	add.w	r0, r7, #12
 800edda:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800eddc:	4798      	blx	r3
            text_editor_set_text(GET_EDITOR(ntshell), txt);
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	3368      	adds	r3, #104	@ 0x68
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ede2:	f107 020c 	add.w	r2, r7, #12
 800ede6:	4611      	mov	r1, r2
 800ede8:	4618      	mov	r0, r3
 800edea:	f000 fd43 	bl	800f874 <text_editor_set_text>
        }
    }
}
 800edee:	bf00      	nop
<<<<<<< HEAD
 800edf0:	3750      	adds	r7, #80	; 0x50
=======
 800edf0:	3750      	adds	r7, #80	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800edf2:	46bd      	mov	sp, r7
 800edf4:	bdb0      	pop	{r4, r5, r7, pc}

0800edf6 <actfunc_cursor_left>:
 * @param ntshell A handler of the NT-Shell.
 * @param action An action.
 * @param ch A input character.
 */
static void actfunc_cursor_left(ntshell_t *ntshell, vtrecv_action_t action, unsigned char ch)
{
 800edf6:	b580      	push	{r7, lr}
 800edf8:	b082      	sub	sp, #8
 800edfa:	af00      	add	r7, sp, #0
 800edfc:	6078      	str	r0, [r7, #4]
 800edfe:	460b      	mov	r3, r1
 800ee00:	70fb      	strb	r3, [r7, #3]
 800ee02:	4613      	mov	r3, r2
 800ee04:	70bb      	strb	r3, [r7, #2]
    UNUSED_VARIABLE(action);
    UNUSED_VARIABLE(ch);
    if (text_editor_cursor_left(GET_EDITOR(ntshell))) {
 800ee06:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ee08:	3368      	adds	r3, #104	; 0x68
=======
 800ee08:	3368      	adds	r3, #104	@ 0x68
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ee0a:	4618      	mov	r0, r3
 800ee0c:	f000 fd04 	bl	800f818 <text_editor_cursor_left>
 800ee10:	4603      	mov	r3, r0
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d005      	beq.n	800ee22 <actfunc_cursor_left+0x2c>
        VTSEND_CURSOR_PREV(ntshell);
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	3304      	adds	r3, #4
 800ee1a:	2101      	movs	r1, #1
 800ee1c:	4618      	mov	r0, r3
 800ee1e:	f001 f8a1 	bl	800ff64 <vtsend_cursor_backward>
    }
}
 800ee22:	bf00      	nop
 800ee24:	3708      	adds	r7, #8
 800ee26:	46bd      	mov	sp, r7
 800ee28:	bd80      	pop	{r7, pc}

0800ee2a <actfunc_cursor_right>:
 * @param ntshell A handler of the NT-Shell.
 * @param action An action.
 * @param ch A input character.
 */
static void actfunc_cursor_right(ntshell_t *ntshell, vtrecv_action_t action, unsigned char ch)
{
 800ee2a:	b580      	push	{r7, lr}
 800ee2c:	b082      	sub	sp, #8
 800ee2e:	af00      	add	r7, sp, #0
 800ee30:	6078      	str	r0, [r7, #4]
 800ee32:	460b      	mov	r3, r1
 800ee34:	70fb      	strb	r3, [r7, #3]
 800ee36:	4613      	mov	r3, r2
 800ee38:	70bb      	strb	r3, [r7, #2]
    UNUSED_VARIABLE(action);
    UNUSED_VARIABLE(ch);
    if (text_editor_cursor_right(GET_EDITOR(ntshell))) {
 800ee3a:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ee3c:	3368      	adds	r3, #104	; 0x68
=======
 800ee3c:	3368      	adds	r3, #104	@ 0x68
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ee3e:	4618      	mov	r0, r3
 800ee40:	f000 fd00 	bl	800f844 <text_editor_cursor_right>
 800ee44:	4603      	mov	r3, r0
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d005      	beq.n	800ee56 <actfunc_cursor_right+0x2c>
        VTSEND_CURSOR_NEXT(ntshell);
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	3304      	adds	r3, #4
 800ee4e:	2101      	movs	r1, #1
 800ee50:	4618      	mov	r0, r3
 800ee52:	f001 f851 	bl	800fef8 <vtsend_cursor_forward>
    }
}
 800ee56:	bf00      	nop
 800ee58:	3708      	adds	r7, #8
 800ee5a:	46bd      	mov	sp, r7
 800ee5c:	bd80      	pop	{r7, pc}
	...

0800ee60 <actfunc_enter>:
 * @param ntshell A handler of the NT-Shell.
 * @param action An action.
 * @param ch A input character.
 */
static void actfunc_enter(ntshell_t *ntshell, vtrecv_action_t action, unsigned char ch)
{
 800ee60:	b5b0      	push	{r4, r5, r7, lr}
<<<<<<< HEAD
 800ee62:	b092      	sub	sp, #72	; 0x48
=======
 800ee62:	b092      	sub	sp, #72	@ 0x48
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ee64:	af00      	add	r7, sp, #0
 800ee66:	6078      	str	r0, [r7, #4]
 800ee68:	460b      	mov	r3, r1
 800ee6a:	70fb      	strb	r3, [r7, #3]
 800ee6c:	4613      	mov	r3, r2
 800ee6e:	70bb      	strb	r3, [r7, #2]
    char txt[TEXTEDITOR_MAXLEN];
    UNUSED_VARIABLE(action);
    UNUSED_VARIABLE(ch);
    text_editor_get_text(GET_EDITOR(ntshell), &txt[0], sizeof(txt));
 800ee70:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ee72:	3368      	adds	r3, #104	; 0x68
 800ee74:	f107 0108 	add.w	r1, r7, #8
 800ee78:	2240      	movs	r2, #64	; 0x40
=======
 800ee72:	3368      	adds	r3, #104	@ 0x68
 800ee74:	f107 0108 	add.w	r1, r7, #8
 800ee78:	2240      	movs	r2, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ee7a:	4618      	mov	r0, r3
 800ee7c:	f000 fd2d 	bl	800f8da <text_editor_get_text>
    text_editor_clear(GET_EDITOR(ntshell));
 800ee80:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ee82:	3368      	adds	r3, #104	; 0x68
=======
 800ee82:	3368      	adds	r3, #104	@ 0x68
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ee84:	4618      	mov	r0, r3
 800ee86:	f000 fd54 	bl	800f932 <text_editor_clear>
    text_history_write(GET_HISTORY(ntshell), txt);
 800ee8a:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ee8c:	33b0      	adds	r3, #176	; 0xb0
=======
 800ee8c:	33b0      	adds	r3, #176	@ 0xb0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ee8e:	f107 0208 	add.w	r2, r7, #8
 800ee92:	4611      	mov	r1, r2
 800ee94:	4618      	mov	r0, r3
 800ee96:	f000 fd83 	bl	800f9a0 <text_history_write>
    PROMPT_NEWLINE(ntshell);
 800ee9a:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ee9c:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
 800eea0:	4815      	ldr	r0, [pc, #84]	; (800eef8 <actfunc_enter+0x98>)
 800eea2:	f7ff fe4f 	bl	800eb44 <ntlibc_strlen>
 800eea6:	4601      	mov	r1, r0
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 800eeae:	461a      	mov	r2, r3
 800eeb0:	4811      	ldr	r0, [pc, #68]	; (800eef8 <actfunc_enter+0x98>)
 800eeb2:	47a0      	blx	r4
    CALLBACK(ntshell, txt);
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
 800eeba:	687a      	ldr	r2, [r7, #4]
 800eebc:	f8d2 1308 	ldr.w	r1, [r2, #776]	; 0x308
=======
 800ee9c:	f8d3 4300 	ldr.w	r4, [r3, #768]	@ 0x300
 800eea0:	4815      	ldr	r0, [pc, #84]	@ (800eef8 <actfunc_enter+0x98>)
 800eea2:	f7ff fe4f 	bl	800eb44 <ntlibc_strlen>
 800eea6:	4601      	mov	r1, r0
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	f8d3 3308 	ldr.w	r3, [r3, #776]	@ 0x308
 800eeae:	461a      	mov	r2, r3
 800eeb0:	4811      	ldr	r0, [pc, #68]	@ (800eef8 <actfunc_enter+0x98>)
 800eeb2:	47a0      	blx	r4
    CALLBACK(ntshell, txt);
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	f8d3 3304 	ldr.w	r3, [r3, #772]	@ 0x304
 800eeba:	687a      	ldr	r2, [r7, #4]
 800eebc:	f8d2 1308 	ldr.w	r1, [r2, #776]	@ 0x308
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800eec0:	f107 0208 	add.w	r2, r7, #8
 800eec4:	4610      	mov	r0, r2
 800eec6:	4798      	blx	r3
    PROMPT_WRITE(ntshell);
 800eec8:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800eeca:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	f503 7543 	add.w	r5, r3, #780	; 0x30c
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	f503 7343 	add.w	r3, r3, #780	; 0x30c
=======
 800eeca:	f8d3 4300 	ldr.w	r4, [r3, #768]	@ 0x300
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	f503 7543 	add.w	r5, r3, #780	@ 0x30c
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	f503 7343 	add.w	r3, r3, #780	@ 0x30c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800eeda:	4618      	mov	r0, r3
 800eedc:	f7ff fe32 	bl	800eb44 <ntlibc_strlen>
 800eee0:	4601      	mov	r1, r0
 800eee2:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800eee4:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
=======
 800eee4:	f8d3 3308 	ldr.w	r3, [r3, #776]	@ 0x308
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800eee8:	461a      	mov	r2, r3
 800eeea:	4628      	mov	r0, r5
 800eeec:	47a0      	blx	r4
}
 800eeee:	bf00      	nop
<<<<<<< HEAD
 800eef0:	3748      	adds	r7, #72	; 0x48
 800eef2:	46bd      	mov	sp, r7
 800eef4:	bdb0      	pop	{r4, r5, r7, pc}
 800eef6:	bf00      	nop
 800eef8:	08016260 	.word	0x08016260
=======
 800eef0:	3748      	adds	r7, #72	@ 0x48
 800eef2:	46bd      	mov	sp, r7
 800eef4:	bdb0      	pop	{r4, r5, r7, pc}
 800eef6:	bf00      	nop
 800eef8:	08016198 	.word	0x08016198
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

0800eefc <actfunc_cancel>:
 * @param ntshell A handler of the NT-Shell.
 * @param action An action.
 * @param ch A input character.
 */
static void actfunc_cancel(ntshell_t *ntshell, vtrecv_action_t action, unsigned char ch)
{
 800eefc:	b5b0      	push	{r4, r5, r7, lr}
 800eefe:	b082      	sub	sp, #8
 800ef00:	af00      	add	r7, sp, #0
 800ef02:	6078      	str	r0, [r7, #4]
 800ef04:	460b      	mov	r3, r1
 800ef06:	70fb      	strb	r3, [r7, #3]
 800ef08:	4613      	mov	r3, r2
 800ef0a:	70bb      	strb	r3, [r7, #2]
    UNUSED_VARIABLE(action);
    UNUSED_VARIABLE(ch);
    text_editor_clear(GET_EDITOR(ntshell));
 800ef0c:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ef0e:	3368      	adds	r3, #104	; 0x68
=======
 800ef0e:	3368      	adds	r3, #104	@ 0x68
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ef10:	4618      	mov	r0, r3
 800ef12:	f000 fd0e 	bl	800f932 <text_editor_clear>
    SERIAL_WRITE(ntshell, "^C", 2);
 800ef16:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ef18:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ef1c:	687a      	ldr	r2, [r7, #4]
 800ef1e:	f8d2 2308 	ldr.w	r2, [r2, #776]	; 0x308
 800ef22:	2102      	movs	r1, #2
 800ef24:	4812      	ldr	r0, [pc, #72]	; (800ef70 <actfunc_cancel+0x74>)
 800ef26:	4798      	blx	r3
    PROMPT_NEWLINE(ntshell);
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
 800ef2e:	4811      	ldr	r0, [pc, #68]	; (800ef74 <actfunc_cancel+0x78>)
 800ef30:	f7ff fe08 	bl	800eb44 <ntlibc_strlen>
 800ef34:	4601      	mov	r1, r0
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
 800ef3c:	461a      	mov	r2, r3
 800ef3e:	480d      	ldr	r0, [pc, #52]	; (800ef74 <actfunc_cancel+0x78>)
 800ef40:	47a0      	blx	r4
    PROMPT_WRITE(ntshell);
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	f503 7543 	add.w	r5, r3, #780	; 0x30c
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	f503 7343 	add.w	r3, r3, #780	; 0x30c
=======
 800ef18:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800ef1c:	687a      	ldr	r2, [r7, #4]
 800ef1e:	f8d2 2308 	ldr.w	r2, [r2, #776]	@ 0x308
 800ef22:	2102      	movs	r1, #2
 800ef24:	4812      	ldr	r0, [pc, #72]	@ (800ef70 <actfunc_cancel+0x74>)
 800ef26:	4798      	blx	r3
    PROMPT_NEWLINE(ntshell);
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	f8d3 4300 	ldr.w	r4, [r3, #768]	@ 0x300
 800ef2e:	4811      	ldr	r0, [pc, #68]	@ (800ef74 <actfunc_cancel+0x78>)
 800ef30:	f7ff fe08 	bl	800eb44 <ntlibc_strlen>
 800ef34:	4601      	mov	r1, r0
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	f8d3 3308 	ldr.w	r3, [r3, #776]	@ 0x308
 800ef3c:	461a      	mov	r2, r3
 800ef3e:	480d      	ldr	r0, [pc, #52]	@ (800ef74 <actfunc_cancel+0x78>)
 800ef40:	47a0      	blx	r4
    PROMPT_WRITE(ntshell);
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	f8d3 4300 	ldr.w	r4, [r3, #768]	@ 0x300
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	f503 7543 	add.w	r5, r3, #780	@ 0x30c
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	f503 7343 	add.w	r3, r3, #780	@ 0x30c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ef54:	4618      	mov	r0, r3
 800ef56:	f7ff fdf5 	bl	800eb44 <ntlibc_strlen>
 800ef5a:	4601      	mov	r1, r0
 800ef5c:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ef5e:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
=======
 800ef5e:	f8d3 3308 	ldr.w	r3, [r3, #776]	@ 0x308
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ef62:	461a      	mov	r2, r3
 800ef64:	4628      	mov	r0, r5
 800ef66:	47a0      	blx	r4
}
 800ef68:	bf00      	nop
 800ef6a:	3708      	adds	r7, #8
 800ef6c:	46bd      	mov	sp, r7
 800ef6e:	bdb0      	pop	{r4, r5, r7, pc}
<<<<<<< HEAD
 800ef70:	08016264 	.word	0x08016264
 800ef74:	08016260 	.word	0x08016260
=======
 800ef70:	0801619c 	.word	0x0801619c
 800ef74:	08016198 	.word	0x08016198
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

0800ef78 <actfunc_insert>:
 * @param ntshell A handler of the NT-Shell.
 * @param action An action.
 * @param ch A input character.
 */
static void actfunc_insert(ntshell_t *ntshell, vtrecv_action_t action, unsigned char ch)
{
 800ef78:	b580      	push	{r7, lr}
<<<<<<< HEAD
 800ef7a:	b096      	sub	sp, #88	; 0x58
=======
 800ef7a:	b096      	sub	sp, #88	@ 0x58
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ef7c:	af00      	add	r7, sp, #0
 800ef7e:	6078      	str	r0, [r7, #4]
 800ef80:	460b      	mov	r3, r1
 800ef82:	70fb      	strb	r3, [r7, #3]
 800ef84:	4613      	mov	r3, r2
 800ef86:	70bb      	strb	r3, [r7, #2]
    UNUSED_VARIABLE(action);

    /*
     * Reject the suggestion index number if an input action occurred.
     */
    SUGGEST_INDEX(ntshell) = -1;
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	f04f 32ff 	mov.w	r2, #4294967295
<<<<<<< HEAD
 800ef8e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
=======
 800ef8e:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    /*
     * Insert the input character using the logical text editor.
     * Update the view.
     */
    if (text_editor_insert(GET_EDITOR(ntshell), ch)) {
 800ef92:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800ef94:	3368      	adds	r3, #104	; 0x68
=======
 800ef94:	3368      	adds	r3, #104	@ 0x68
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ef96:	78ba      	ldrb	r2, [r7, #2]
 800ef98:	4611      	mov	r1, r2
 800ef9a:	4618      	mov	r0, r3
 800ef9c:	f000 fb2e 	bl	800f5fc <text_editor_insert>
 800efa0:	4603      	mov	r3, r0
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d03c      	beq.n	800f020 <actfunc_insert+0xa8>
        char txt[TEXTEDITOR_MAXLEN];
        int len = text_editor_get_text(GET_EDITOR(ntshell), &txt[0], sizeof(txt));
 800efa6:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800efa8:	3368      	adds	r3, #104	; 0x68
 800efaa:	f107 0108 	add.w	r1, r7, #8
 800efae:	2240      	movs	r2, #64	; 0x40
 800efb0:	4618      	mov	r0, r3
 800efb2:	f000 fc92 	bl	800f8da <text_editor_get_text>
 800efb6:	6538      	str	r0, [r7, #80]	; 0x50
        int pos = text_editor_cursor_get_position(GET_EDITOR(ntshell));
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	3368      	adds	r3, #104	; 0x68
 800efbc:	4618      	mov	r0, r3
 800efbe:	f000 fbf4 	bl	800f7aa <text_editor_cursor_get_position>
 800efc2:	64f8      	str	r0, [r7, #76]	; 0x4c
        int n = len - pos;
 800efc4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800efc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800efc8:	1ad3      	subs	r3, r2, r3
 800efca:	64bb      	str	r3, [r7, #72]	; 0x48
        SERIAL_WRITE(ntshell, (char *)&ch, sizeof(ch));
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800efd2:	687a      	ldr	r2, [r7, #4]
 800efd4:	f8d2 2308 	ldr.w	r2, [r2, #776]	; 0x308
=======
 800efa8:	3368      	adds	r3, #104	@ 0x68
 800efaa:	f107 0108 	add.w	r1, r7, #8
 800efae:	2240      	movs	r2, #64	@ 0x40
 800efb0:	4618      	mov	r0, r3
 800efb2:	f000 fc92 	bl	800f8da <text_editor_get_text>
 800efb6:	6538      	str	r0, [r7, #80]	@ 0x50
        int pos = text_editor_cursor_get_position(GET_EDITOR(ntshell));
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	3368      	adds	r3, #104	@ 0x68
 800efbc:	4618      	mov	r0, r3
 800efbe:	f000 fbf4 	bl	800f7aa <text_editor_cursor_get_position>
 800efc2:	64f8      	str	r0, [r7, #76]	@ 0x4c
        int n = len - pos;
 800efc4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800efc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800efc8:	1ad3      	subs	r3, r2, r3
 800efca:	64bb      	str	r3, [r7, #72]	@ 0x48
        SERIAL_WRITE(ntshell, (char *)&ch, sizeof(ch));
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800efd2:	687a      	ldr	r2, [r7, #4]
 800efd4:	f8d2 2308 	ldr.w	r2, [r2, #776]	@ 0x308
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800efd8:	1cb8      	adds	r0, r7, #2
 800efda:	2101      	movs	r1, #1
 800efdc:	4798      	blx	r3
        if (n > 0) {
<<<<<<< HEAD
 800efde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
=======
 800efde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	dd1d      	ble.n	800f020 <actfunc_insert+0xa8>
            int i;
            SERIAL_WRITE(ntshell, txt + pos, len - pos);
 800efe4:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800efe6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800efea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800efec:	f107 0108 	add.w	r1, r7, #8
 800eff0:	1888      	adds	r0, r1, r2
 800eff2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800eff4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800eff6:	1a89      	subs	r1, r1, r2
 800eff8:	687a      	ldr	r2, [r7, #4]
 800effa:	f8d2 2308 	ldr.w	r2, [r2, #776]	; 0x308
 800effe:	4798      	blx	r3
            for (i = 0; i < n; i++) {
 800f000:	2300      	movs	r3, #0
 800f002:	657b      	str	r3, [r7, #84]	; 0x54
=======
 800efe6:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800efea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800efec:	f107 0108 	add.w	r1, r7, #8
 800eff0:	1888      	adds	r0, r1, r2
 800eff2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800eff4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800eff6:	1a89      	subs	r1, r1, r2
 800eff8:	687a      	ldr	r2, [r7, #4]
 800effa:	f8d2 2308 	ldr.w	r2, [r2, #776]	@ 0x308
 800effe:	4798      	blx	r3
            for (i = 0; i < n; i++) {
 800f000:	2300      	movs	r3, #0
 800f002:	657b      	str	r3, [r7, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f004:	e008      	b.n	800f018 <actfunc_insert+0xa0>
                VTSEND_CURSOR_PREV(ntshell);
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	3304      	adds	r3, #4
 800f00a:	2101      	movs	r1, #1
 800f00c:	4618      	mov	r0, r3
 800f00e:	f000 ffa9 	bl	800ff64 <vtsend_cursor_backward>
            for (i = 0; i < n; i++) {
<<<<<<< HEAD
 800f012:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f014:	3301      	adds	r3, #1
 800f016:	657b      	str	r3, [r7, #84]	; 0x54
 800f018:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f01a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
=======
 800f012:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f014:	3301      	adds	r3, #1
 800f016:	657b      	str	r3, [r7, #84]	@ 0x54
 800f018:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f01a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f01c:	429a      	cmp	r2, r3
 800f01e:	dbf2      	blt.n	800f006 <actfunc_insert+0x8e>
            }
        }
    }
}
 800f020:	bf00      	nop
<<<<<<< HEAD
 800f022:	3758      	adds	r7, #88	; 0x58
=======
 800f022:	3758      	adds	r7, #88	@ 0x58
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f024:	46bd      	mov	sp, r7
 800f026:	bd80      	pop	{r7, pc}

0800f028 <actfunc_backspace>:
 * @param ntshell A handler of the NT-Shell.
 * @param action An action.
 * @param ch A input character.
 */
static void actfunc_backspace(ntshell_t *ntshell, vtrecv_action_t action, unsigned char ch)
{
 800f028:	b580      	push	{r7, lr}
<<<<<<< HEAD
 800f02a:	b096      	sub	sp, #88	; 0x58
=======
 800f02a:	b096      	sub	sp, #88	@ 0x58
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f02c:	af00      	add	r7, sp, #0
 800f02e:	6078      	str	r0, [r7, #4]
 800f030:	460b      	mov	r3, r1
 800f032:	70fb      	strb	r3, [r7, #3]
 800f034:	4613      	mov	r3, r2
 800f036:	70bb      	strb	r3, [r7, #2]
    UNUSED_VARIABLE(action);
    UNUSED_VARIABLE(ch);
    if (text_editor_backspace(GET_EDITOR(ntshell))) {
 800f038:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f03a:	3368      	adds	r3, #104	; 0x68
=======
 800f03a:	3368      	adds	r3, #104	@ 0x68
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f03c:	4618      	mov	r0, r3
 800f03e:	f000 fb2a 	bl	800f696 <text_editor_backspace>
 800f042:	4603      	mov	r3, r0
 800f044:	2b00      	cmp	r3, #0
 800f046:	d050      	beq.n	800f0ea <actfunc_backspace+0xc2>
        char txt[TEXTEDITOR_MAXLEN];
        int len = text_editor_get_text(GET_EDITOR(ntshell), &txt[0], sizeof(txt));
 800f048:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f04a:	3368      	adds	r3, #104	; 0x68
 800f04c:	f107 0108 	add.w	r1, r7, #8
 800f050:	2240      	movs	r2, #64	; 0x40
 800f052:	4618      	mov	r0, r3
 800f054:	f000 fc41 	bl	800f8da <text_editor_get_text>
 800f058:	6538      	str	r0, [r7, #80]	; 0x50
        int pos = text_editor_cursor_get_position(GET_EDITOR(ntshell));
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	3368      	adds	r3, #104	; 0x68
 800f05e:	4618      	mov	r0, r3
 800f060:	f000 fba3 	bl	800f7aa <text_editor_cursor_get_position>
 800f064:	64f8      	str	r0, [r7, #76]	; 0x4c
        int n = len - pos;
 800f066:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f068:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f06a:	1ad3      	subs	r3, r2, r3
 800f06c:	64bb      	str	r3, [r7, #72]	; 0x48
=======
 800f04a:	3368      	adds	r3, #104	@ 0x68
 800f04c:	f107 0108 	add.w	r1, r7, #8
 800f050:	2240      	movs	r2, #64	@ 0x40
 800f052:	4618      	mov	r0, r3
 800f054:	f000 fc41 	bl	800f8da <text_editor_get_text>
 800f058:	6538      	str	r0, [r7, #80]	@ 0x50
        int pos = text_editor_cursor_get_position(GET_EDITOR(ntshell));
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	3368      	adds	r3, #104	@ 0x68
 800f05e:	4618      	mov	r0, r3
 800f060:	f000 fba3 	bl	800f7aa <text_editor_cursor_get_position>
 800f064:	64f8      	str	r0, [r7, #76]	@ 0x4c
        int n = len - pos;
 800f066:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f068:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f06a:	1ad3      	subs	r3, r2, r3
 800f06c:	64bb      	str	r3, [r7, #72]	@ 0x48
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
        VTSEND_CURSOR_PREV(ntshell);
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	3304      	adds	r3, #4
 800f072:	2101      	movs	r1, #1
 800f074:	4618      	mov	r0, r3
 800f076:	f000 ff75 	bl	800ff64 <vtsend_cursor_backward>
        if (n > 0) {
<<<<<<< HEAD
 800f07a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
=======
 800f07a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	dd25      	ble.n	800f0cc <actfunc_backspace+0xa4>
            int i;
            SERIAL_WRITE(ntshell, txt + pos, n);
 800f080:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f082:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f086:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f088:	f107 0108 	add.w	r1, r7, #8
 800f08c:	1888      	adds	r0, r1, r2
 800f08e:	687a      	ldr	r2, [r7, #4]
 800f090:	f8d2 2308 	ldr.w	r2, [r2, #776]	; 0x308
 800f094:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800f096:	4798      	blx	r3
            SERIAL_WRITE(ntshell, " ", 1);
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f09e:	687a      	ldr	r2, [r7, #4]
 800f0a0:	f8d2 2308 	ldr.w	r2, [r2, #776]	; 0x308
 800f0a4:	2101      	movs	r1, #1
 800f0a6:	4813      	ldr	r0, [pc, #76]	; (800f0f4 <actfunc_backspace+0xcc>)
 800f0a8:	4798      	blx	r3
            for (i = 0; i < n + 1; i++) {
 800f0aa:	2300      	movs	r3, #0
 800f0ac:	657b      	str	r3, [r7, #84]	; 0x54
=======
 800f082:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800f086:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f088:	f107 0108 	add.w	r1, r7, #8
 800f08c:	1888      	adds	r0, r1, r2
 800f08e:	687a      	ldr	r2, [r7, #4]
 800f090:	f8d2 2308 	ldr.w	r2, [r2, #776]	@ 0x308
 800f094:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800f096:	4798      	blx	r3
            SERIAL_WRITE(ntshell, " ", 1);
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800f09e:	687a      	ldr	r2, [r7, #4]
 800f0a0:	f8d2 2308 	ldr.w	r2, [r2, #776]	@ 0x308
 800f0a4:	2101      	movs	r1, #1
 800f0a6:	4813      	ldr	r0, [pc, #76]	@ (800f0f4 <actfunc_backspace+0xcc>)
 800f0a8:	4798      	blx	r3
            for (i = 0; i < n + 1; i++) {
 800f0aa:	2300      	movs	r3, #0
 800f0ac:	657b      	str	r3, [r7, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f0ae:	e008      	b.n	800f0c2 <actfunc_backspace+0x9a>
                VTSEND_CURSOR_PREV(ntshell);
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	3304      	adds	r3, #4
 800f0b4:	2101      	movs	r1, #1
 800f0b6:	4618      	mov	r0, r3
 800f0b8:	f000 ff54 	bl	800ff64 <vtsend_cursor_backward>
            for (i = 0; i < n + 1; i++) {
<<<<<<< HEAD
 800f0bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f0be:	3301      	adds	r3, #1
 800f0c0:	657b      	str	r3, [r7, #84]	; 0x54
 800f0c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f0c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
=======
 800f0bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f0be:	3301      	adds	r3, #1
 800f0c0:	657b      	str	r3, [r7, #84]	@ 0x54
 800f0c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f0c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f0c6:	429a      	cmp	r2, r3
 800f0c8:	daf2      	bge.n	800f0b0 <actfunc_backspace+0x88>
        } else {
            SERIAL_WRITE(ntshell, " ", 1);
            VTSEND_CURSOR_PREV(ntshell);
        }
    }
}
 800f0ca:	e00e      	b.n	800f0ea <actfunc_backspace+0xc2>
            SERIAL_WRITE(ntshell, " ", 1);
 800f0cc:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f0ce:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f0d2:	687a      	ldr	r2, [r7, #4]
 800f0d4:	f8d2 2308 	ldr.w	r2, [r2, #776]	; 0x308
 800f0d8:	2101      	movs	r1, #1
 800f0da:	4806      	ldr	r0, [pc, #24]	; (800f0f4 <actfunc_backspace+0xcc>)
=======
 800f0ce:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800f0d2:	687a      	ldr	r2, [r7, #4]
 800f0d4:	f8d2 2308 	ldr.w	r2, [r2, #776]	@ 0x308
 800f0d8:	2101      	movs	r1, #1
 800f0da:	4806      	ldr	r0, [pc, #24]	@ (800f0f4 <actfunc_backspace+0xcc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f0dc:	4798      	blx	r3
            VTSEND_CURSOR_PREV(ntshell);
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	3304      	adds	r3, #4
 800f0e2:	2101      	movs	r1, #1
 800f0e4:	4618      	mov	r0, r3
 800f0e6:	f000 ff3d 	bl	800ff64 <vtsend_cursor_backward>
}
 800f0ea:	bf00      	nop
<<<<<<< HEAD
 800f0ec:	3758      	adds	r7, #88	; 0x58
 800f0ee:	46bd      	mov	sp, r7
 800f0f0:	bd80      	pop	{r7, pc}
 800f0f2:	bf00      	nop
 800f0f4:	08016268 	.word	0x08016268
=======
 800f0ec:	3758      	adds	r7, #88	@ 0x58
 800f0ee:	46bd      	mov	sp, r7
 800f0f0:	bd80      	pop	{r7, pc}
 800f0f2:	bf00      	nop
 800f0f4:	080161a0 	.word	0x080161a0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

0800f0f8 <actfunc_delete>:
 * @param ntshell A handler of the NT-Shell.
 * @param action An action.
 * @param ch A input character.
 */
static void actfunc_delete(ntshell_t *ntshell, vtrecv_action_t action, unsigned char ch)
{
 800f0f8:	b580      	push	{r7, lr}
<<<<<<< HEAD
 800f0fa:	b096      	sub	sp, #88	; 0x58
=======
 800f0fa:	b096      	sub	sp, #88	@ 0x58
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f0fc:	af00      	add	r7, sp, #0
 800f0fe:	6078      	str	r0, [r7, #4]
 800f100:	460b      	mov	r3, r1
 800f102:	70fb      	strb	r3, [r7, #3]
 800f104:	4613      	mov	r3, r2
 800f106:	70bb      	strb	r3, [r7, #2]
    UNUSED_VARIABLE(action);
    UNUSED_VARIABLE(ch);
    if (text_editor_delete(GET_EDITOR(ntshell))) {
 800f108:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f10a:	3368      	adds	r3, #104	; 0x68
=======
 800f10a:	3368      	adds	r3, #104	@ 0x68
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f10c:	4618      	mov	r0, r3
 800f10e:	f000 fb08 	bl	800f722 <text_editor_delete>
 800f112:	4603      	mov	r3, r0
 800f114:	2b00      	cmp	r3, #0
 800f116:	d04a      	beq.n	800f1ae <actfunc_delete+0xb6>
        char txt[TEXTEDITOR_MAXLEN];
        int len = text_editor_get_text(GET_EDITOR(ntshell), &txt[0], sizeof(txt));
 800f118:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f11a:	3368      	adds	r3, #104	; 0x68
 800f11c:	f107 0108 	add.w	r1, r7, #8
 800f120:	2240      	movs	r2, #64	; 0x40
 800f122:	4618      	mov	r0, r3
 800f124:	f000 fbd9 	bl	800f8da <text_editor_get_text>
 800f128:	6538      	str	r0, [r7, #80]	; 0x50
        int pos = text_editor_cursor_get_position(GET_EDITOR(ntshell));
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	3368      	adds	r3, #104	; 0x68
 800f12e:	4618      	mov	r0, r3
 800f130:	f000 fb3b 	bl	800f7aa <text_editor_cursor_get_position>
 800f134:	64f8      	str	r0, [r7, #76]	; 0x4c
        int n = len - pos;
 800f136:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f138:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f13a:	1ad3      	subs	r3, r2, r3
 800f13c:	64bb      	str	r3, [r7, #72]	; 0x48
        if (n > 0) {
 800f13e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
=======
 800f11a:	3368      	adds	r3, #104	@ 0x68
 800f11c:	f107 0108 	add.w	r1, r7, #8
 800f120:	2240      	movs	r2, #64	@ 0x40
 800f122:	4618      	mov	r0, r3
 800f124:	f000 fbd9 	bl	800f8da <text_editor_get_text>
 800f128:	6538      	str	r0, [r7, #80]	@ 0x50
        int pos = text_editor_cursor_get_position(GET_EDITOR(ntshell));
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	3368      	adds	r3, #104	@ 0x68
 800f12e:	4618      	mov	r0, r3
 800f130:	f000 fb3b 	bl	800f7aa <text_editor_cursor_get_position>
 800f134:	64f8      	str	r0, [r7, #76]	@ 0x4c
        int n = len - pos;
 800f136:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f138:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f13a:	1ad3      	subs	r3, r2, r3
 800f13c:	64bb      	str	r3, [r7, #72]	@ 0x48
        if (n > 0) {
 800f13e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f140:	2b00      	cmp	r3, #0
 800f142:	dd25      	ble.n	800f190 <actfunc_delete+0x98>
            int i;
            SERIAL_WRITE(ntshell, txt + pos, n);
 800f144:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f146:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f14a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f14c:	f107 0108 	add.w	r1, r7, #8
 800f150:	1888      	adds	r0, r1, r2
 800f152:	687a      	ldr	r2, [r7, #4]
 800f154:	f8d2 2308 	ldr.w	r2, [r2, #776]	; 0x308
 800f158:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800f15a:	4798      	blx	r3
            SERIAL_WRITE(ntshell, " ", 1);
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f162:	687a      	ldr	r2, [r7, #4]
 800f164:	f8d2 2308 	ldr.w	r2, [r2, #776]	; 0x308
 800f168:	2101      	movs	r1, #1
 800f16a:	4813      	ldr	r0, [pc, #76]	; (800f1b8 <actfunc_delete+0xc0>)
 800f16c:	4798      	blx	r3
            for (i = 0; i < n + 1; i++) {
 800f16e:	2300      	movs	r3, #0
 800f170:	657b      	str	r3, [r7, #84]	; 0x54
=======
 800f146:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800f14a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f14c:	f107 0108 	add.w	r1, r7, #8
 800f150:	1888      	adds	r0, r1, r2
 800f152:	687a      	ldr	r2, [r7, #4]
 800f154:	f8d2 2308 	ldr.w	r2, [r2, #776]	@ 0x308
 800f158:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800f15a:	4798      	blx	r3
            SERIAL_WRITE(ntshell, " ", 1);
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800f162:	687a      	ldr	r2, [r7, #4]
 800f164:	f8d2 2308 	ldr.w	r2, [r2, #776]	@ 0x308
 800f168:	2101      	movs	r1, #1
 800f16a:	4813      	ldr	r0, [pc, #76]	@ (800f1b8 <actfunc_delete+0xc0>)
 800f16c:	4798      	blx	r3
            for (i = 0; i < n + 1; i++) {
 800f16e:	2300      	movs	r3, #0
 800f170:	657b      	str	r3, [r7, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f172:	e008      	b.n	800f186 <actfunc_delete+0x8e>
                VTSEND_CURSOR_PREV(ntshell);
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	3304      	adds	r3, #4
 800f178:	2101      	movs	r1, #1
 800f17a:	4618      	mov	r0, r3
 800f17c:	f000 fef2 	bl	800ff64 <vtsend_cursor_backward>
            for (i = 0; i < n + 1; i++) {
<<<<<<< HEAD
 800f180:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f182:	3301      	adds	r3, #1
 800f184:	657b      	str	r3, [r7, #84]	; 0x54
 800f186:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f188:	6d7b      	ldr	r3, [r7, #84]	; 0x54
=======
 800f180:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f182:	3301      	adds	r3, #1
 800f184:	657b      	str	r3, [r7, #84]	@ 0x54
 800f186:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f188:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f18a:	429a      	cmp	r2, r3
 800f18c:	daf2      	bge.n	800f174 <actfunc_delete+0x7c>
        } else {
            SERIAL_WRITE(ntshell, " ", 1);
            VTSEND_CURSOR_PREV(ntshell);
        }
    }
}
 800f18e:	e00e      	b.n	800f1ae <actfunc_delete+0xb6>
            SERIAL_WRITE(ntshell, " ", 1);
 800f190:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f192:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f196:	687a      	ldr	r2, [r7, #4]
 800f198:	f8d2 2308 	ldr.w	r2, [r2, #776]	; 0x308
 800f19c:	2101      	movs	r1, #1
 800f19e:	4806      	ldr	r0, [pc, #24]	; (800f1b8 <actfunc_delete+0xc0>)
=======
 800f192:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800f196:	687a      	ldr	r2, [r7, #4]
 800f198:	f8d2 2308 	ldr.w	r2, [r2, #776]	@ 0x308
 800f19c:	2101      	movs	r1, #1
 800f19e:	4806      	ldr	r0, [pc, #24]	@ (800f1b8 <actfunc_delete+0xc0>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f1a0:	4798      	blx	r3
            VTSEND_CURSOR_PREV(ntshell);
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	3304      	adds	r3, #4
 800f1a6:	2101      	movs	r1, #1
 800f1a8:	4618      	mov	r0, r3
 800f1aa:	f000 fedb 	bl	800ff64 <vtsend_cursor_backward>
}
 800f1ae:	bf00      	nop
<<<<<<< HEAD
 800f1b0:	3758      	adds	r7, #88	; 0x58
 800f1b2:	46bd      	mov	sp, r7
 800f1b4:	bd80      	pop	{r7, pc}
 800f1b6:	bf00      	nop
 800f1b8:	08016268 	.word	0x08016268
=======
 800f1b0:	3758      	adds	r7, #88	@ 0x58
 800f1b2:	46bd      	mov	sp, r7
 800f1b4:	bd80      	pop	{r7, pc}
 800f1b6:	bf00      	nop
 800f1b8:	080161a0 	.word	0x080161a0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

0800f1bc <actfunc_suggest>:
 * @param ntshell A handler of the NT-Shell.
 * @param action An action.
 * @param ch A input character.
 */
static void actfunc_suggest(ntshell_t *ntshell, vtrecv_action_t action, unsigned char ch)
{
 800f1bc:	b5b0      	push	{r4, r5, r7, lr}
<<<<<<< HEAD
 800f1be:	b098      	sub	sp, #96	; 0x60
=======
 800f1be:	b098      	sub	sp, #96	@ 0x60
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f1c0:	af02      	add	r7, sp, #8
 800f1c2:	6078      	str	r0, [r7, #4]
 800f1c4:	460b      	mov	r3, r1
 800f1c6:	70fb      	strb	r3, [r7, #3]
 800f1c8:	4613      	mov	r3, r2
 800f1ca:	70bb      	strb	r3, [r7, #2]
    char buf[TEXTEDITOR_MAXLEN];
    UNUSED_VARIABLE(action);
    UNUSED_VARIABLE(ch);
    if (SUGGEST_INDEX(ntshell) < 0) {
 800f1cc:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f1ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
=======
 800f1ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	da60      	bge.n	800f298 <actfunc_suggest+0xdc>
        /*
         * Enter the input suggestion mode.
         * Get the suggested text string with the current text string.
         */
        if (text_editor_get_text(
 800f1d6:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f1d8:	f103 0068 	add.w	r0, r3, #104	; 0x68
                    GET_EDITOR(ntshell),
                    SUGGEST_SOURCE(ntshell),
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
        if (text_editor_get_text(
 800f1e2:	2240      	movs	r2, #64	; 0x40
=======
 800f1d8:	f103 0068 	add.w	r0, r3, #104	@ 0x68
                    GET_EDITOR(ntshell),
                    SUGGEST_SOURCE(ntshell),
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	f503 732f 	add.w	r3, r3, #700	@ 0x2bc
        if (text_editor_get_text(
 800f1e2:	2240      	movs	r2, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f1e4:	4619      	mov	r1, r3
 800f1e6:	f000 fb78 	bl	800f8da <text_editor_get_text>
 800f1ea:	4603      	mov	r3, r0
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	f340 80e2 	ble.w	800f3b6 <actfunc_suggest+0x1fa>
                    sizeof(SUGGEST_SOURCE(ntshell))) > 0) {
            SUGGEST_INDEX(ntshell) = 0;
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	2200      	movs	r2, #0
<<<<<<< HEAD
 800f1f6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
            if (text_history_find(
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	f103 00b0 	add.w	r0, r3, #176	; 0xb0
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	f8d3 12b8 	ldr.w	r1, [r3, #696]	; 0x2b8
=======
 800f1f6:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
            if (text_history_find(
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	f103 00b0 	add.w	r0, r3, #176	@ 0xb0
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	f8d3 12b8 	ldr.w	r1, [r3, #696]	@ 0x2b8
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
                        GET_HISTORY(ntshell),
                        SUGGEST_INDEX(ntshell),
                        SUGGEST_SOURCE(ntshell),
 800f206:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f208:	f503 722f 	add.w	r2, r3, #700	; 0x2bc
            if (text_history_find(
 800f20c:	f107 030c 	add.w	r3, r7, #12
 800f210:	2440      	movs	r4, #64	; 0x40
=======
 800f208:	f503 722f 	add.w	r2, r3, #700	@ 0x2bc
            if (text_history_find(
 800f20c:	f107 030c 	add.w	r3, r7, #12
 800f210:	2440      	movs	r4, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f212:	9400      	str	r4, [sp, #0]
 800f214:	f000 fc83 	bl	800fb1e <text_history_find>
 800f218:	4603      	mov	r3, r0
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d136      	bne.n	800f28c <actfunc_suggest+0xd0>
                        buf,
                        sizeof(buf)) == 0) {
                /*
                 * Found the suggestion.
                 */
                int n = ntlibc_strlen((const char *)buf);
 800f21e:	f107 030c 	add.w	r3, r7, #12
 800f222:	4618      	mov	r0, r3
 800f224:	f7ff fc8e 	bl	800eb44 <ntlibc_strlen>
<<<<<<< HEAD
 800f228:	64f8      	str	r0, [r7, #76]	; 0x4c
=======
 800f228:	64f8      	str	r0, [r7, #76]	@ 0x4c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
                VTSEND_ERASE_LINE(ntshell);
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	3304      	adds	r3, #4
 800f22e:	4618      	mov	r0, r3
 800f230:	f000 fece 	bl	800ffd0 <vtsend_erase_line>
                VTSEND_CURSOR_HEAD(ntshell);
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	3304      	adds	r3, #4
<<<<<<< HEAD
 800f238:	2150      	movs	r1, #80	; 0x50
=======
 800f238:	2150      	movs	r1, #80	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f23a:	4618      	mov	r0, r3
 800f23c:	f000 fe92 	bl	800ff64 <vtsend_cursor_backward>
                PROMPT_WRITE(ntshell);
 800f240:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f242:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	f503 7543 	add.w	r5, r3, #780	; 0x30c
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	f503 7343 	add.w	r3, r3, #780	; 0x30c
=======
 800f242:	f8d3 4300 	ldr.w	r4, [r3, #768]	@ 0x300
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	f503 7543 	add.w	r5, r3, #780	@ 0x30c
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	f503 7343 	add.w	r3, r3, #780	@ 0x30c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f252:	4618      	mov	r0, r3
 800f254:	f7ff fc76 	bl	800eb44 <ntlibc_strlen>
 800f258:	4601      	mov	r1, r0
 800f25a:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f25c:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
=======
 800f25c:	f8d3 3308 	ldr.w	r3, [r3, #776]	@ 0x308
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f260:	461a      	mov	r2, r3
 800f262:	4628      	mov	r0, r5
 800f264:	47a0      	blx	r4
                SERIAL_WRITE(ntshell, buf, n);
 800f266:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f268:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f26c:	687a      	ldr	r2, [r7, #4]
 800f26e:	f8d2 2308 	ldr.w	r2, [r2, #776]	; 0x308
 800f272:	f107 000c 	add.w	r0, r7, #12
 800f276:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800f278:	4798      	blx	r3
                text_editor_set_text(GET_EDITOR(ntshell), buf);
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	3368      	adds	r3, #104	; 0x68
=======
 800f268:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800f26c:	687a      	ldr	r2, [r7, #4]
 800f26e:	f8d2 2308 	ldr.w	r2, [r2, #776]	@ 0x308
 800f272:	f107 000c 	add.w	r0, r7, #12
 800f276:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800f278:	4798      	blx	r3
                text_editor_set_text(GET_EDITOR(ntshell), buf);
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	3368      	adds	r3, #104	@ 0x68
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f27e:	f107 020c 	add.w	r2, r7, #12
 800f282:	4611      	mov	r1, r2
 800f284:	4618      	mov	r0, r3
 800f286:	f000 faf5 	bl	800f874 <text_editor_set_text>
            SERIAL_WRITE(ntshell, SUGGEST_SOURCE(ntshell), n);
            text_editor_set_text(GET_EDITOR(ntshell), SUGGEST_SOURCE(ntshell));
            SUGGEST_INDEX(ntshell) = -1;
        }
    }
}
 800f28a:	e094      	b.n	800f3b6 <actfunc_suggest+0x1fa>
                SUGGEST_INDEX(ntshell) = -1;
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	f04f 32ff 	mov.w	r2, #4294967295
<<<<<<< HEAD
 800f292:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
=======
 800f292:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
}
 800f296:	e08e      	b.n	800f3b6 <actfunc_suggest+0x1fa>
        SUGGEST_INDEX(ntshell) = SUGGEST_INDEX(ntshell) + 1;
 800f298:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f29a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f29e:	1c5a      	adds	r2, r3, #1
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
        if (text_history_find(
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	f103 00b0 	add.w	r0, r3, #176	; 0xb0
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	f8d3 12b8 	ldr.w	r1, [r3, #696]	; 0x2b8
                    SUGGEST_SOURCE(ntshell),
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	f503 722f 	add.w	r2, r3, #700	; 0x2bc
        if (text_history_find(
 800f2b8:	f107 030c 	add.w	r3, r7, #12
 800f2bc:	2440      	movs	r4, #64	; 0x40
=======
 800f29a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f29e:	1c5a      	adds	r2, r3, #1
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
        if (text_history_find(
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	f103 00b0 	add.w	r0, r3, #176	@ 0xb0
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	f8d3 12b8 	ldr.w	r1, [r3, #696]	@ 0x2b8
                    SUGGEST_SOURCE(ntshell),
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	f503 722f 	add.w	r2, r3, #700	@ 0x2bc
        if (text_history_find(
 800f2b8:	f107 030c 	add.w	r3, r7, #12
 800f2bc:	2440      	movs	r4, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f2be:	9400      	str	r4, [sp, #0]
 800f2c0:	f000 fc2d 	bl	800fb1e <text_history_find>
 800f2c4:	4603      	mov	r3, r0
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d136      	bne.n	800f338 <actfunc_suggest+0x17c>
            int n = ntlibc_strlen((const char *)buf);
 800f2ca:	f107 030c 	add.w	r3, r7, #12
 800f2ce:	4618      	mov	r0, r3
 800f2d0:	f7ff fc38 	bl	800eb44 <ntlibc_strlen>
<<<<<<< HEAD
 800f2d4:	6538      	str	r0, [r7, #80]	; 0x50
=======
 800f2d4:	6538      	str	r0, [r7, #80]	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
            VTSEND_ERASE_LINE(ntshell);
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	3304      	adds	r3, #4
 800f2da:	4618      	mov	r0, r3
 800f2dc:	f000 fe78 	bl	800ffd0 <vtsend_erase_line>
            VTSEND_CURSOR_HEAD(ntshell);
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	3304      	adds	r3, #4
<<<<<<< HEAD
 800f2e4:	2150      	movs	r1, #80	; 0x50
=======
 800f2e4:	2150      	movs	r1, #80	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f2e6:	4618      	mov	r0, r3
 800f2e8:	f000 fe3c 	bl	800ff64 <vtsend_cursor_backward>
            PROMPT_WRITE(ntshell);
 800f2ec:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f2ee:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	f503 7543 	add.w	r5, r3, #780	; 0x30c
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	f503 7343 	add.w	r3, r3, #780	; 0x30c
=======
 800f2ee:	f8d3 4300 	ldr.w	r4, [r3, #768]	@ 0x300
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	f503 7543 	add.w	r5, r3, #780	@ 0x30c
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	f503 7343 	add.w	r3, r3, #780	@ 0x30c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f2fe:	4618      	mov	r0, r3
 800f300:	f7ff fc20 	bl	800eb44 <ntlibc_strlen>
 800f304:	4601      	mov	r1, r0
 800f306:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f308:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
=======
 800f308:	f8d3 3308 	ldr.w	r3, [r3, #776]	@ 0x308
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f30c:	461a      	mov	r2, r3
 800f30e:	4628      	mov	r0, r5
 800f310:	47a0      	blx	r4
            SERIAL_WRITE(ntshell, buf, n);
 800f312:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f314:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f318:	687a      	ldr	r2, [r7, #4]
 800f31a:	f8d2 2308 	ldr.w	r2, [r2, #776]	; 0x308
 800f31e:	f107 000c 	add.w	r0, r7, #12
 800f322:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800f324:	4798      	blx	r3
            text_editor_set_text(GET_EDITOR(ntshell), buf);
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	3368      	adds	r3, #104	; 0x68
=======
 800f314:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800f318:	687a      	ldr	r2, [r7, #4]
 800f31a:	f8d2 2308 	ldr.w	r2, [r2, #776]	@ 0x308
 800f31e:	f107 000c 	add.w	r0, r7, #12
 800f322:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f324:	4798      	blx	r3
            text_editor_set_text(GET_EDITOR(ntshell), buf);
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	3368      	adds	r3, #104	@ 0x68
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f32a:	f107 020c 	add.w	r2, r7, #12
 800f32e:	4611      	mov	r1, r2
 800f330:	4618      	mov	r0, r3
 800f332:	f000 fa9f 	bl	800f874 <text_editor_set_text>
}
 800f336:	e03e      	b.n	800f3b6 <actfunc_suggest+0x1fa>
            int n = ntlibc_strlen(SUGGEST_SOURCE(ntshell));
 800f338:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f33a:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 800f33e:	4618      	mov	r0, r3
 800f340:	f7ff fc00 	bl	800eb44 <ntlibc_strlen>
 800f344:	6578      	str	r0, [r7, #84]	; 0x54
=======
 800f33a:	f503 732f 	add.w	r3, r3, #700	@ 0x2bc
 800f33e:	4618      	mov	r0, r3
 800f340:	f7ff fc00 	bl	800eb44 <ntlibc_strlen>
 800f344:	6578      	str	r0, [r7, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
            VTSEND_ERASE_LINE(ntshell);
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	3304      	adds	r3, #4
 800f34a:	4618      	mov	r0, r3
 800f34c:	f000 fe40 	bl	800ffd0 <vtsend_erase_line>
            VTSEND_CURSOR_HEAD(ntshell);
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	3304      	adds	r3, #4
<<<<<<< HEAD
 800f354:	2150      	movs	r1, #80	; 0x50
=======
 800f354:	2150      	movs	r1, #80	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f356:	4618      	mov	r0, r3
 800f358:	f000 fe04 	bl	800ff64 <vtsend_cursor_backward>
            PROMPT_WRITE(ntshell);
 800f35c:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f35e:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	f503 7543 	add.w	r5, r3, #780	; 0x30c
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	f503 7343 	add.w	r3, r3, #780	; 0x30c
=======
 800f35e:	f8d3 4300 	ldr.w	r4, [r3, #768]	@ 0x300
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	f503 7543 	add.w	r5, r3, #780	@ 0x30c
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	f503 7343 	add.w	r3, r3, #780	@ 0x30c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f36e:	4618      	mov	r0, r3
 800f370:	f7ff fbe8 	bl	800eb44 <ntlibc_strlen>
 800f374:	4601      	mov	r1, r0
 800f376:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f378:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
=======
 800f378:	f8d3 3308 	ldr.w	r3, [r3, #776]	@ 0x308
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f37c:	461a      	mov	r2, r3
 800f37e:	4628      	mov	r0, r5
 800f380:	47a0      	blx	r4
            SERIAL_WRITE(ntshell, SUGGEST_SOURCE(ntshell), n);
 800f382:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f384:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f388:	687a      	ldr	r2, [r7, #4]
 800f38a:	f502 702f 	add.w	r0, r2, #700	; 0x2bc
 800f38e:	687a      	ldr	r2, [r7, #4]
 800f390:	f8d2 2308 	ldr.w	r2, [r2, #776]	; 0x308
 800f394:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800f396:	4798      	blx	r3
            text_editor_set_text(GET_EDITOR(ntshell), SUGGEST_SOURCE(ntshell));
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
=======
 800f384:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800f388:	687a      	ldr	r2, [r7, #4]
 800f38a:	f502 702f 	add.w	r0, r2, #700	@ 0x2bc
 800f38e:	687a      	ldr	r2, [r7, #4]
 800f390:	f8d2 2308 	ldr.w	r2, [r2, #776]	@ 0x308
 800f394:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f396:	4798      	blx	r3
            text_editor_set_text(GET_EDITOR(ntshell), SUGGEST_SOURCE(ntshell));
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	f503 732f 	add.w	r3, r3, #700	@ 0x2bc
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f3a4:	4619      	mov	r1, r3
 800f3a6:	4610      	mov	r0, r2
 800f3a8:	f000 fa64 	bl	800f874 <text_editor_set_text>
            SUGGEST_INDEX(ntshell) = -1;
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	f04f 32ff 	mov.w	r2, #4294967295
<<<<<<< HEAD
 800f3b2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
}
 800f3b6:	bf00      	nop
 800f3b8:	3758      	adds	r7, #88	; 0x58
=======
 800f3b2:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
}
 800f3b6:	bf00      	nop
 800f3b8:	3758      	adds	r7, #88	@ 0x58
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f3ba:	46bd      	mov	sp, r7
 800f3bc:	bdb0      	pop	{r4, r5, r7, pc}

0800f3be <actfunc_cursor_head>:
 * @param ntshell A handler of the NT-Shell.
 * @param action An action.
 * @param ch A input character.
 */
static void actfunc_cursor_head(ntshell_t *ntshell, vtrecv_action_t action, unsigned char ch)
{
 800f3be:	b5b0      	push	{r4, r5, r7, lr}
 800f3c0:	b082      	sub	sp, #8
 800f3c2:	af00      	add	r7, sp, #0
 800f3c4:	6078      	str	r0, [r7, #4]
 800f3c6:	460b      	mov	r3, r1
 800f3c8:	70fb      	strb	r3, [r7, #3]
 800f3ca:	4613      	mov	r3, r2
 800f3cc:	70bb      	strb	r3, [r7, #2]
    UNUSED_VARIABLE(action);
    UNUSED_VARIABLE(ch);
    VTSEND_CURSOR_HEAD(ntshell);
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	3304      	adds	r3, #4
<<<<<<< HEAD
 800f3d2:	2150      	movs	r1, #80	; 0x50
=======
 800f3d2:	2150      	movs	r1, #80	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f3d4:	4618      	mov	r0, r3
 800f3d6:	f000 fdc5 	bl	800ff64 <vtsend_cursor_backward>
    PROMPT_WRITE(ntshell);
 800f3da:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f3dc:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	f503 7543 	add.w	r5, r3, #780	; 0x30c
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	f503 7343 	add.w	r3, r3, #780	; 0x30c
=======
 800f3dc:	f8d3 4300 	ldr.w	r4, [r3, #768]	@ 0x300
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	f503 7543 	add.w	r5, r3, #780	@ 0x30c
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	f503 7343 	add.w	r3, r3, #780	@ 0x30c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f3ec:	4618      	mov	r0, r3
 800f3ee:	f7ff fba9 	bl	800eb44 <ntlibc_strlen>
 800f3f2:	4601      	mov	r1, r0
 800f3f4:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f3f6:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
=======
 800f3f6:	f8d3 3308 	ldr.w	r3, [r3, #776]	@ 0x308
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f3fa:	461a      	mov	r2, r3
 800f3fc:	4628      	mov	r0, r5
 800f3fe:	47a0      	blx	r4
    text_editor_cursor_head(GET_EDITOR(ntshell));
 800f400:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f402:	3368      	adds	r3, #104	; 0x68
=======
 800f402:	3368      	adds	r3, #104	@ 0x68
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f404:	4618      	mov	r0, r3
 800f406:	f000 f9dc 	bl	800f7c2 <text_editor_cursor_head>
}
 800f40a:	bf00      	nop
 800f40c:	3708      	adds	r7, #8
 800f40e:	46bd      	mov	sp, r7
 800f410:	bdb0      	pop	{r4, r5, r7, pc}

0800f412 <actfunc_cursor_tail>:
 * @param ntshell A handler of the NT-Shell.
 * @param action An action.
 * @param ch A input character.
 */
static void actfunc_cursor_tail(ntshell_t *ntshell, vtrecv_action_t action, unsigned char ch)
{
 800f412:	b5b0      	push	{r4, r5, r7, lr}
<<<<<<< HEAD
 800f414:	b094      	sub	sp, #80	; 0x50
=======
 800f414:	b094      	sub	sp, #80	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f416:	af00      	add	r7, sp, #0
 800f418:	6078      	str	r0, [r7, #4]
 800f41a:	460b      	mov	r3, r1
 800f41c:	70fb      	strb	r3, [r7, #3]
 800f41e:	4613      	mov	r3, r2
 800f420:	70bb      	strb	r3, [r7, #2]
    char buf[TEXTEDITOR_MAXLEN];
    int len;
    UNUSED_VARIABLE(action);
    UNUSED_VARIABLE(ch);
    text_editor_get_text(GET_EDITOR(ntshell), buf, sizeof(buf));
 800f422:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f424:	3368      	adds	r3, #104	; 0x68
 800f426:	f107 010c 	add.w	r1, r7, #12
 800f42a:	2240      	movs	r2, #64	; 0x40
=======
 800f424:	3368      	adds	r3, #104	@ 0x68
 800f426:	f107 010c 	add.w	r1, r7, #12
 800f42a:	2240      	movs	r2, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f42c:	4618      	mov	r0, r3
 800f42e:	f000 fa54 	bl	800f8da <text_editor_get_text>
    len = ntlibc_strlen((const char *)buf);
 800f432:	f107 030c 	add.w	r3, r7, #12
 800f436:	4618      	mov	r0, r3
 800f438:	f7ff fb84 	bl	800eb44 <ntlibc_strlen>
<<<<<<< HEAD
 800f43c:	64f8      	str	r0, [r7, #76]	; 0x4c
    VTSEND_CURSOR_HEAD(ntshell);
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	3304      	adds	r3, #4
 800f442:	2150      	movs	r1, #80	; 0x50
=======
 800f43c:	64f8      	str	r0, [r7, #76]	@ 0x4c
    VTSEND_CURSOR_HEAD(ntshell);
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	3304      	adds	r3, #4
 800f442:	2150      	movs	r1, #80	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f444:	4618      	mov	r0, r3
 800f446:	f000 fd8d 	bl	800ff64 <vtsend_cursor_backward>
    PROMPT_WRITE(ntshell);
 800f44a:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f44c:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	f503 7543 	add.w	r5, r3, #780	; 0x30c
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	f503 7343 	add.w	r3, r3, #780	; 0x30c
=======
 800f44c:	f8d3 4300 	ldr.w	r4, [r3, #768]	@ 0x300
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	f503 7543 	add.w	r5, r3, #780	@ 0x30c
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	f503 7343 	add.w	r3, r3, #780	@ 0x30c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f45c:	4618      	mov	r0, r3
 800f45e:	f7ff fb71 	bl	800eb44 <ntlibc_strlen>
 800f462:	4601      	mov	r1, r0
 800f464:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f466:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
=======
 800f466:	f8d3 3308 	ldr.w	r3, [r3, #776]	@ 0x308
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f46a:	461a      	mov	r2, r3
 800f46c:	4628      	mov	r0, r5
 800f46e:	47a0      	blx	r4
    SERIAL_WRITE(ntshell, buf, len);
 800f470:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f472:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800f476:	687a      	ldr	r2, [r7, #4]
 800f478:	f8d2 2308 	ldr.w	r2, [r2, #776]	; 0x308
 800f47c:	f107 000c 	add.w	r0, r7, #12
 800f480:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800f482:	4798      	blx	r3
    text_editor_cursor_tail(GET_EDITOR(ntshell));
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	3368      	adds	r3, #104	; 0x68
=======
 800f472:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 800f476:	687a      	ldr	r2, [r7, #4]
 800f478:	f8d2 2308 	ldr.w	r2, [r2, #776]	@ 0x308
 800f47c:	f107 000c 	add.w	r0, r7, #12
 800f480:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800f482:	4798      	blx	r3
    text_editor_cursor_tail(GET_EDITOR(ntshell));
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	3368      	adds	r3, #104	@ 0x68
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f488:	4618      	mov	r0, r3
 800f48a:	f000 f9ae 	bl	800f7ea <text_editor_cursor_tail>
}
 800f48e:	bf00      	nop
<<<<<<< HEAD
 800f490:	3750      	adds	r7, #80	; 0x50
=======
 800f490:	3750      	adds	r7, #80	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f492:	46bd      	mov	sp, r7
 800f494:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800f498 <vtrecv_callback>:
 * @param vtrecv The vtrecv.
 * @param action An action.
 * @param ch A character.
 */
void vtrecv_callback(vtrecv_t *vtrecv, vtrecv_action_t action, unsigned char ch)
{
 800f498:	b580      	push	{r7, lr}
 800f49a:	b086      	sub	sp, #24
 800f49c:	af00      	add	r7, sp, #0
 800f49e:	6078      	str	r0, [r7, #4]
 800f4a0:	460b      	mov	r3, r1
 800f4a2:	70fb      	strb	r3, [r7, #3]
 800f4a4:	4613      	mov	r3, r2
 800f4a6:	70bb      	strb	r3, [r7, #2]
    ntshell_action_table_t *p;
    int i;
    const int ACTTBLSIZ = sizeof(action_table) / sizeof(action_table[0]);
 800f4a8:	2311      	movs	r3, #17
 800f4aa:	60fb      	str	r3, [r7, #12]

    /*
     * Search the process function for the control codes.
     */
    p = (ntshell_action_table_t *)action_table;
<<<<<<< HEAD
 800f4ac:	4b17      	ldr	r3, [pc, #92]	; (800f50c <vtrecv_callback+0x74>)
=======
 800f4ac:	4b17      	ldr	r3, [pc, #92]	@ (800f50c <vtrecv_callback+0x74>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f4ae:	617b      	str	r3, [r7, #20]
    for (i = 0; i < ACTTBLSIZ; i++) {
 800f4b0:	2300      	movs	r3, #0
 800f4b2:	613b      	str	r3, [r7, #16]
 800f4b4:	e017      	b.n	800f4e6 <vtrecv_callback+0x4e>
        if ((p->action == action) && (p->ch == ch)) {
 800f4b6:	697b      	ldr	r3, [r7, #20]
 800f4b8:	781b      	ldrb	r3, [r3, #0]
 800f4ba:	78fa      	ldrb	r2, [r7, #3]
 800f4bc:	429a      	cmp	r2, r3
 800f4be:	d10c      	bne.n	800f4da <vtrecv_callback+0x42>
 800f4c0:	697b      	ldr	r3, [r7, #20]
 800f4c2:	785b      	ldrb	r3, [r3, #1]
 800f4c4:	78ba      	ldrb	r2, [r7, #2]
 800f4c6:	429a      	cmp	r2, r3
 800f4c8:	d107      	bne.n	800f4da <vtrecv_callback+0x42>
            p->func(vtrecv->user_data, action, ch);
 800f4ca:	697b      	ldr	r3, [r7, #20]
 800f4cc:	685b      	ldr	r3, [r3, #4]
 800f4ce:	687a      	ldr	r2, [r7, #4]
<<<<<<< HEAD
 800f4d0:	6d90      	ldr	r0, [r2, #88]	; 0x58
=======
 800f4d0:	6d90      	ldr	r0, [r2, #88]	@ 0x58
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f4d2:	78ba      	ldrb	r2, [r7, #2]
 800f4d4:	78f9      	ldrb	r1, [r7, #3]
 800f4d6:	4798      	blx	r3
            return;
 800f4d8:	e014      	b.n	800f504 <vtrecv_callback+0x6c>
        }
        p++;
 800f4da:	697b      	ldr	r3, [r7, #20]
 800f4dc:	3308      	adds	r3, #8
 800f4de:	617b      	str	r3, [r7, #20]
    for (i = 0; i < ACTTBLSIZ; i++) {
 800f4e0:	693b      	ldr	r3, [r7, #16]
 800f4e2:	3301      	adds	r3, #1
 800f4e4:	613b      	str	r3, [r7, #16]
 800f4e6:	693a      	ldr	r2, [r7, #16]
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	429a      	cmp	r2, r3
 800f4ec:	dbe3      	blt.n	800f4b6 <vtrecv_callback+0x1e>
    }

    /*
     * A general character is the input character.
     */
    if (VTRECV_ACTION_PRINT == action) {
 800f4ee:	78fb      	ldrb	r3, [r7, #3]
 800f4f0:	2b0c      	cmp	r3, #12
 800f4f2:	d107      	bne.n	800f504 <vtrecv_callback+0x6c>
        actfunc_insert(vtrecv->user_data, action, ch);
 800f4f4:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f4f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
=======
 800f4f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f4f8:	78ba      	ldrb	r2, [r7, #2]
 800f4fa:	78f9      	ldrb	r1, [r7, #3]
 800f4fc:	4618      	mov	r0, r3
 800f4fe:	f7ff fd3b 	bl	800ef78 <actfunc_insert>
        return;
 800f502:	bf00      	nop

    /*
     * Other cases, there is no defined process function for the input codes.
     * If you need to support the input action, you should update the action table.
     */
}
 800f504:	3718      	adds	r7, #24
 800f506:	46bd      	mov	sp, r7
 800f508:	bd80      	pop	{r7, pc}
 800f50a:	bf00      	nop
<<<<<<< HEAD
 800f50c:	08016570 	.word	0x08016570
=======
 800f50c:	080164a8 	.word	0x080164a8
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

0800f510 <ntshell_init>:
void ntshell_init(ntshell_t *p,
    NTSHELL_SERIAL_READ func_read,
    NTSHELL_SERIAL_WRITE func_write,
    NTSHELL_USER_CALLBACK func_callback,
    void *extobj)
{
 800f510:	b580      	push	{r7, lr}
 800f512:	b084      	sub	sp, #16
 800f514:	af00      	add	r7, sp, #0
 800f516:	60f8      	str	r0, [r7, #12]
 800f518:	60b9      	str	r1, [r7, #8]
 800f51a:	607a      	str	r2, [r7, #4]
 800f51c:	603b      	str	r3, [r7, #0]
    /*
     * The vtrecv module provides a pointer interface to an external object.
     * NT-Shell uses the text editor, text history, read function, write function with the pointer interface.
     */
    p->func_read = func_read;
 800f51e:	68fb      	ldr	r3, [r7, #12]
 800f520:	68ba      	ldr	r2, [r7, #8]
<<<<<<< HEAD
 800f522:	f8c3 22fc 	str.w	r2, [r3, #764]	; 0x2fc
    p->func_write = func_write;
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	687a      	ldr	r2, [r7, #4]
 800f52a:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
    p->func_callback = func_callback;
 800f52e:	68fb      	ldr	r3, [r7, #12]
 800f530:	683a      	ldr	r2, [r7, #0]
 800f532:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    p->extobj = extobj;
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	69ba      	ldr	r2, [r7, #24]
 800f53a:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    ntlibc_strcpy(p->prompt, NTSHELL_PROMPT_DEFAULT);
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	f503 7343 	add.w	r3, r3, #780	; 0x30c
 800f544:	4915      	ldr	r1, [pc, #84]	; (800f59c <ntshell_init+0x8c>)
=======
 800f522:	f8c3 22fc 	str.w	r2, [r3, #764]	@ 0x2fc
    p->func_write = func_write;
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	687a      	ldr	r2, [r7, #4]
 800f52a:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
    p->func_callback = func_callback;
 800f52e:	68fb      	ldr	r3, [r7, #12]
 800f530:	683a      	ldr	r2, [r7, #0]
 800f532:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304
    p->extobj = extobj;
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	69ba      	ldr	r2, [r7, #24]
 800f53a:	f8c3 2308 	str.w	r2, [r3, #776]	@ 0x308
    ntlibc_strcpy(p->prompt, NTSHELL_PROMPT_DEFAULT);
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	f503 7343 	add.w	r3, r3, #780	@ 0x30c
 800f544:	4915      	ldr	r1, [pc, #84]	@ (800f59c <ntshell_init+0x8c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f546:	4618      	mov	r0, r3
 800f548:	f7ff fb16 	bl	800eb78 <ntlibc_strcpy>

    p->vtrecv.user_data = p;
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	68fa      	ldr	r2, [r7, #12]
<<<<<<< HEAD
 800f550:	665a      	str	r2, [r3, #100]	; 0x64
=======
 800f550:	665a      	str	r2, [r3, #100]	@ 0x64
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    /*
     * Initialize the modules.
     */
    vtsend_init(&(p->vtsend), func_write, extobj);
 800f552:	68fb      	ldr	r3, [r7, #12]
 800f554:	3304      	adds	r3, #4
 800f556:	69ba      	ldr	r2, [r7, #24]
 800f558:	6879      	ldr	r1, [r7, #4]
 800f55a:	4618      	mov	r0, r3
 800f55c:	f000 fcb8 	bl	800fed0 <vtsend_init>
    vtrecv_init(&(p->vtrecv), vtrecv_callback);
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	330c      	adds	r3, #12
<<<<<<< HEAD
 800f564:	490e      	ldr	r1, [pc, #56]	; (800f5a0 <ntshell_init+0x90>)
=======
 800f564:	490e      	ldr	r1, [pc, #56]	@ (800f5a0 <ntshell_init+0x90>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f566:	4618      	mov	r0, r3
 800f568:	f000 fb88 	bl	800fc7c <vtrecv_init>
    text_editor_init(GET_EDITOR(p));
 800f56c:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800f56e:	3368      	adds	r3, #104	; 0x68
=======
 800f56e:	3368      	adds	r3, #104	@ 0x68
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f570:	4618      	mov	r0, r3
 800f572:	f000 f82e 	bl	800f5d2 <text_editor_init>
    text_history_init(GET_HISTORY(p));
 800f576:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800f578:	33b0      	adds	r3, #176	; 0xb0
=======
 800f578:	33b0      	adds	r3, #176	@ 0xb0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f57a:	4618      	mov	r0, r3
 800f57c:	f000 f9ee 	bl	800f95c <text_history_init>
    SUGGEST_INDEX(p) = -1;
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	f04f 32ff 	mov.w	r2, #4294967295
<<<<<<< HEAD
 800f586:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
=======
 800f586:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

    /*
     * Set the initialization code.
     */
    p->initcode = INITCODE;
 800f58a:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800f58c:	f244 3267 	movw	r2, #17255	; 0x4367
=======
 800f58c:	f244 3267 	movw	r2, #17255	@ 0x4367
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f590:	601a      	str	r2, [r3, #0]
}
 800f592:	bf00      	nop
 800f594:	3710      	adds	r7, #16
 800f596:	46bd      	mov	sp, r7
 800f598:	bd80      	pop	{r7, pc}
 800f59a:	bf00      	nop
<<<<<<< HEAD
 800f59c:	0801626c 	.word	0x0801626c
=======
 800f59c:	080161a4 	.word	0x080161a4
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f5a0:	0800f499 	.word	0x0800f499

0800f5a4 <ntshell_set_prompt>:
 *
 * @param p A pointer to the handler of the NT-Shell.
 * @param prompt A text string.
 */
void ntshell_set_prompt(ntshell_t *p, const char *prompt)
{
 800f5a4:	b580      	push	{r7, lr}
 800f5a6:	b082      	sub	sp, #8
 800f5a8:	af00      	add	r7, sp, #0
 800f5aa:	6078      	str	r0, [r7, #4]
 800f5ac:	6039      	str	r1, [r7, #0]
    /*
     * Check the initialization code.
     */
    if (p->initcode != INITCODE) {
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 800f5b2:	f244 3267 	movw	r2, #17255	; 0x4367
=======
 800f5b2:	f244 3267 	movw	r2, #17255	@ 0x4367
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f5b6:	4293      	cmp	r3, r2
 800f5b8:	d107      	bne.n	800f5ca <ntshell_set_prompt+0x26>
      return;
    }

    ntlibc_strcpy(p->prompt, prompt);
 800f5ba:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f5bc:	f503 7343 	add.w	r3, r3, #780	; 0x30c
=======
 800f5bc:	f503 7343 	add.w	r3, r3, #780	@ 0x30c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f5c0:	6839      	ldr	r1, [r7, #0]
 800f5c2:	4618      	mov	r0, r3
 800f5c4:	f7ff fad8 	bl	800eb78 <ntlibc_strcpy>
 800f5c8:	e000      	b.n	800f5cc <ntshell_set_prompt+0x28>
      return;
 800f5ca:	bf00      	nop
}
 800f5cc:	3708      	adds	r7, #8
 800f5ce:	46bd      	mov	sp, r7
 800f5d0:	bd80      	pop	{r7, pc}

0800f5d2 <text_editor_init>:
 * @brief Initialize the text editor module.
 *
 * @param p A pointer to the text editor handler.
 */
void text_editor_init(text_editor_t *p)
{
 800f5d2:	b480      	push	{r7}
 800f5d4:	b083      	sub	sp, #12
 800f5d6:	af00      	add	r7, sp, #0
 800f5d8:	6078      	str	r0, [r7, #4]
    p->pos = 0;
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	2200      	movs	r2, #0
<<<<<<< HEAD
 800f5de:	641a      	str	r2, [r3, #64]	; 0x40
    p->len = 0;
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	2200      	movs	r2, #0
 800f5e4:	645a      	str	r2, [r3, #68]	; 0x44
    p->buffer[p->len] = '\0';
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
=======
 800f5de:	641a      	str	r2, [r3, #64]	@ 0x40
    p->len = 0;
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	2200      	movs	r2, #0
 800f5e4:	645a      	str	r2, [r3, #68]	@ 0x44
    p->buffer[p->len] = '\0';
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f5ea:	687a      	ldr	r2, [r7, #4]
 800f5ec:	2100      	movs	r1, #0
 800f5ee:	54d1      	strb	r1, [r2, r3]
}
 800f5f0:	bf00      	nop
 800f5f2:	370c      	adds	r7, #12
 800f5f4:	46bd      	mov	sp, r7
 800f5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5fa:	4770      	bx	lr

0800f5fc <text_editor_insert>:
 *
 * @param p A pointer to the text editor handler.
 * @param c A character.
 */
int text_editor_insert(text_editor_t *p, char c)
{
 800f5fc:	b480      	push	{r7}
 800f5fe:	b087      	sub	sp, #28
 800f600:	af00      	add	r7, sp, #0
 800f602:	6078      	str	r0, [r7, #4]
 800f604:	460b      	mov	r3, r1
 800f606:	70fb      	strb	r3, [r7, #3]
    if (p->len < (int)sizeof(p->buffer) - 1) {
 800f608:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f60a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f60c:	2b3e      	cmp	r3, #62	; 0x3e
 800f60e:	dc3b      	bgt.n	800f688 <text_editor_insert+0x8c>
        int n = p->len - p->pos + 1;
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800f60a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f60c:	2b3e      	cmp	r3, #62	@ 0x3e
 800f60e:	dc3b      	bgt.n	800f688 <text_editor_insert+0x8c>
        int n = p->len - p->pos + 1;
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f618:	1ad3      	subs	r3, r2, r3
 800f61a:	3301      	adds	r3, #1
 800f61c:	60bb      	str	r3, [r7, #8]
        int i;
        char *src = p->buffer + p->len + 0;
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	687a      	ldr	r2, [r7, #4]
<<<<<<< HEAD
 800f622:	6c52      	ldr	r2, [r2, #68]	; 0x44
=======
 800f622:	6c52      	ldr	r2, [r2, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f624:	4413      	add	r3, r2
 800f626:	613b      	str	r3, [r7, #16]
        char *des = p->buffer + p->len + 1;
 800f628:	687a      	ldr	r2, [r7, #4]
 800f62a:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f62c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
=======
 800f62c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f62e:	3301      	adds	r3, #1
 800f630:	4413      	add	r3, r2
 800f632:	60fb      	str	r3, [r7, #12]
        for (i = 0; i < n; i++) {
 800f634:	2300      	movs	r3, #0
 800f636:	617b      	str	r3, [r7, #20]
 800f638:	e00c      	b.n	800f654 <text_editor_insert+0x58>
            *des = *src;
 800f63a:	693b      	ldr	r3, [r7, #16]
 800f63c:	781a      	ldrb	r2, [r3, #0]
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	701a      	strb	r2, [r3, #0]
            des--;
 800f642:	68fb      	ldr	r3, [r7, #12]
 800f644:	3b01      	subs	r3, #1
 800f646:	60fb      	str	r3, [r7, #12]
            src--;
 800f648:	693b      	ldr	r3, [r7, #16]
 800f64a:	3b01      	subs	r3, #1
 800f64c:	613b      	str	r3, [r7, #16]
        for (i = 0; i < n; i++) {
 800f64e:	697b      	ldr	r3, [r7, #20]
 800f650:	3301      	adds	r3, #1
 800f652:	617b      	str	r3, [r7, #20]
 800f654:	697a      	ldr	r2, [r7, #20]
 800f656:	68bb      	ldr	r3, [r7, #8]
 800f658:	429a      	cmp	r2, r3
 800f65a:	dbee      	blt.n	800f63a <text_editor_insert+0x3e>
        }

        p->buffer[p->pos] = c;
 800f65c:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f65e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800f65e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f660:	687a      	ldr	r2, [r7, #4]
 800f662:	78f9      	ldrb	r1, [r7, #3]
 800f664:	54d1      	strb	r1, [r2, r3]
        p->pos++;
 800f666:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f66a:	1c5a      	adds	r2, r3, #1
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	641a      	str	r2, [r3, #64]	; 0x40
        p->len++;
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f674:	1c5a      	adds	r2, r3, #1
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	645a      	str	r2, [r3, #68]	; 0x44
        p->buffer[p->len] = '\0';
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
=======
 800f668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f66a:	1c5a      	adds	r2, r3, #1
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	641a      	str	r2, [r3, #64]	@ 0x40
        p->len++;
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f674:	1c5a      	adds	r2, r3, #1
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	645a      	str	r2, [r3, #68]	@ 0x44
        p->buffer[p->len] = '\0';
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f67e:	687a      	ldr	r2, [r7, #4]
 800f680:	2100      	movs	r1, #0
 800f682:	54d1      	strb	r1, [r2, r3]
        return 1;
 800f684:	2301      	movs	r3, #1
 800f686:	e000      	b.n	800f68a <text_editor_insert+0x8e>
    }
    return 0;
 800f688:	2300      	movs	r3, #0
}
 800f68a:	4618      	mov	r0, r3
 800f68c:	371c      	adds	r7, #28
 800f68e:	46bd      	mov	sp, r7
 800f690:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f694:	4770      	bx	lr

0800f696 <text_editor_backspace>:
 * @brief Delete a character.
 *
 * @param p A pointer to the text editor handler.
 */
int text_editor_backspace(text_editor_t *p)
{
 800f696:	b480      	push	{r7}
 800f698:	b087      	sub	sp, #28
 800f69a:	af00      	add	r7, sp, #0
 800f69c:	6078      	str	r0, [r7, #4]
    if (0 < p->pos) {
 800f69e:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f6a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800f6a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	dd36      	ble.n	800f714 <text_editor_backspace+0x7e>
        int n = p->len - p->pos;
 800f6a6:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f6a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800f6a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f6ae:	1ad3      	subs	r3, r2, r3
 800f6b0:	60bb      	str	r3, [r7, #8]
        int i;
        char *src = p->buffer + p->pos - 0;
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	687a      	ldr	r2, [r7, #4]
<<<<<<< HEAD
 800f6b6:	6c12      	ldr	r2, [r2, #64]	; 0x40
=======
 800f6b6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f6b8:	4413      	add	r3, r2
 800f6ba:	613b      	str	r3, [r7, #16]
        char *des = p->buffer + p->pos - 1;
 800f6bc:	687a      	ldr	r2, [r7, #4]
 800f6be:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f6c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800f6c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f6c2:	3b01      	subs	r3, #1
 800f6c4:	4413      	add	r3, r2
 800f6c6:	60fb      	str	r3, [r7, #12]
        p->pos--;
 800f6c8:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f6ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f6cc:	1e5a      	subs	r2, r3, #1
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	641a      	str	r2, [r3, #64]	; 0x40
        p->len--;
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f6d6:	1e5a      	subs	r2, r3, #1
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	645a      	str	r2, [r3, #68]	; 0x44
=======
 800f6ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f6cc:	1e5a      	subs	r2, r3, #1
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	641a      	str	r2, [r3, #64]	@ 0x40
        p->len--;
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f6d6:	1e5a      	subs	r2, r3, #1
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	645a      	str	r2, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
        for (i = 0; i < n; i++) {
 800f6dc:	2300      	movs	r3, #0
 800f6de:	617b      	str	r3, [r7, #20]
 800f6e0:	e00c      	b.n	800f6fc <text_editor_backspace+0x66>
            *des = *src;
 800f6e2:	693b      	ldr	r3, [r7, #16]
 800f6e4:	781a      	ldrb	r2, [r3, #0]
 800f6e6:	68fb      	ldr	r3, [r7, #12]
 800f6e8:	701a      	strb	r2, [r3, #0]
            des++;
 800f6ea:	68fb      	ldr	r3, [r7, #12]
 800f6ec:	3301      	adds	r3, #1
 800f6ee:	60fb      	str	r3, [r7, #12]
            src++;
 800f6f0:	693b      	ldr	r3, [r7, #16]
 800f6f2:	3301      	adds	r3, #1
 800f6f4:	613b      	str	r3, [r7, #16]
        for (i = 0; i < n; i++) {
 800f6f6:	697b      	ldr	r3, [r7, #20]
 800f6f8:	3301      	adds	r3, #1
 800f6fa:	617b      	str	r3, [r7, #20]
 800f6fc:	697a      	ldr	r2, [r7, #20]
 800f6fe:	68bb      	ldr	r3, [r7, #8]
 800f700:	429a      	cmp	r2, r3
 800f702:	dbee      	blt.n	800f6e2 <text_editor_backspace+0x4c>
        }
        *(p->buffer + p->len) = '\0';
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	687a      	ldr	r2, [r7, #4]
<<<<<<< HEAD
 800f708:	6c52      	ldr	r2, [r2, #68]	; 0x44
=======
 800f708:	6c52      	ldr	r2, [r2, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f70a:	4413      	add	r3, r2
 800f70c:	2200      	movs	r2, #0
 800f70e:	701a      	strb	r2, [r3, #0]
        return 1;
 800f710:	2301      	movs	r3, #1
 800f712:	e000      	b.n	800f716 <text_editor_backspace+0x80>
    }
    return 0;
 800f714:	2300      	movs	r3, #0
}
 800f716:	4618      	mov	r0, r3
 800f718:	371c      	adds	r7, #28
 800f71a:	46bd      	mov	sp, r7
 800f71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f720:	4770      	bx	lr

0800f722 <text_editor_delete>:
 * @brief Delete a character.
 *
 * @param p A pointer to the text editor handler.
 */
int text_editor_delete(text_editor_t *p)
{
 800f722:	b480      	push	{r7}
 800f724:	b087      	sub	sp, #28
 800f726:	af00      	add	r7, sp, #0
 800f728:	6078      	str	r0, [r7, #4]
    if (p->pos < p->len) {
 800f72a:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f72c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
=======
 800f72c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f732:	429a      	cmp	r2, r3
 800f734:	da32      	bge.n	800f79c <text_editor_delete+0x7a>
        int n = p->len - p->pos - 1;
 800f736:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f738:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800f738:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f73e:	1ad3      	subs	r3, r2, r3
 800f740:	3b01      	subs	r3, #1
 800f742:	60bb      	str	r3, [r7, #8]
        int i;
        char *src = p->buffer + p->pos + 1;
 800f744:	687a      	ldr	r2, [r7, #4]
 800f746:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800f748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f74a:	3301      	adds	r3, #1
 800f74c:	4413      	add	r3, r2
 800f74e:	613b      	str	r3, [r7, #16]
        char *des = p->buffer + p->pos + 0;
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	687a      	ldr	r2, [r7, #4]
<<<<<<< HEAD
 800f754:	6c12      	ldr	r2, [r2, #64]	; 0x40
=======
 800f754:	6c12      	ldr	r2, [r2, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f756:	4413      	add	r3, r2
 800f758:	60fb      	str	r3, [r7, #12]
        p->len--;
 800f75a:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f75c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f75e:	1e5a      	subs	r2, r3, #1
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	645a      	str	r2, [r3, #68]	; 0x44
=======
 800f75c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f75e:	1e5a      	subs	r2, r3, #1
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	645a      	str	r2, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
        for (i = 0; i < n; i++) {
 800f764:	2300      	movs	r3, #0
 800f766:	617b      	str	r3, [r7, #20]
 800f768:	e00c      	b.n	800f784 <text_editor_delete+0x62>
            *des = *src;
 800f76a:	693b      	ldr	r3, [r7, #16]
 800f76c:	781a      	ldrb	r2, [r3, #0]
 800f76e:	68fb      	ldr	r3, [r7, #12]
 800f770:	701a      	strb	r2, [r3, #0]
            des++;
 800f772:	68fb      	ldr	r3, [r7, #12]
 800f774:	3301      	adds	r3, #1
 800f776:	60fb      	str	r3, [r7, #12]
            src++;
 800f778:	693b      	ldr	r3, [r7, #16]
 800f77a:	3301      	adds	r3, #1
 800f77c:	613b      	str	r3, [r7, #16]
        for (i = 0; i < n; i++) {
 800f77e:	697b      	ldr	r3, [r7, #20]
 800f780:	3301      	adds	r3, #1
 800f782:	617b      	str	r3, [r7, #20]
 800f784:	697a      	ldr	r2, [r7, #20]
 800f786:	68bb      	ldr	r3, [r7, #8]
 800f788:	429a      	cmp	r2, r3
 800f78a:	dbee      	blt.n	800f76a <text_editor_delete+0x48>
        }
        *(p->buffer + p->len) = '\0';
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	687a      	ldr	r2, [r7, #4]
<<<<<<< HEAD
 800f790:	6c52      	ldr	r2, [r2, #68]	; 0x44
=======
 800f790:	6c52      	ldr	r2, [r2, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f792:	4413      	add	r3, r2
 800f794:	2200      	movs	r2, #0
 800f796:	701a      	strb	r2, [r3, #0]
        return 1;
 800f798:	2301      	movs	r3, #1
 800f79a:	e000      	b.n	800f79e <text_editor_delete+0x7c>
    }
    return 0;
 800f79c:	2300      	movs	r3, #0
}
 800f79e:	4618      	mov	r0, r3
 800f7a0:	371c      	adds	r7, #28
 800f7a2:	46bd      	mov	sp, r7
 800f7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7a8:	4770      	bx	lr

0800f7aa <text_editor_cursor_get_position>:
 * @brief Get the cursor position.
 *
 * @param p A pointer to the text editor handler.
 */
int text_editor_cursor_get_position(text_editor_t *p)
{
 800f7aa:	b480      	push	{r7}
 800f7ac:	b083      	sub	sp, #12
 800f7ae:	af00      	add	r7, sp, #0
 800f7b0:	6078      	str	r0, [r7, #4]
    return p->pos;
 800f7b2:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f7b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800f7b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
}
 800f7b6:	4618      	mov	r0, r3
 800f7b8:	370c      	adds	r7, #12
 800f7ba:	46bd      	mov	sp, r7
 800f7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7c0:	4770      	bx	lr

0800f7c2 <text_editor_cursor_head>:
 * @brief Move to the cursor to the head of the line.
 *
 * @param p A pointer to the text editor handler.
 */
int text_editor_cursor_head(text_editor_t *p)
{
 800f7c2:	b480      	push	{r7}
 800f7c4:	b083      	sub	sp, #12
 800f7c6:	af00      	add	r7, sp, #0
 800f7c8:	6078      	str	r0, [r7, #4]
    if (0 < p->pos) {
 800f7ca:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f7cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800f7cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	dd04      	ble.n	800f7dc <text_editor_cursor_head+0x1a>
        p->pos = 0;
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	2200      	movs	r2, #0
<<<<<<< HEAD
 800f7d6:	641a      	str	r2, [r3, #64]	; 0x40
=======
 800f7d6:	641a      	str	r2, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
        return 1;
 800f7d8:	2301      	movs	r3, #1
 800f7da:	e000      	b.n	800f7de <text_editor_cursor_head+0x1c>
    }
    return 0;
 800f7dc:	2300      	movs	r3, #0
}
 800f7de:	4618      	mov	r0, r3
 800f7e0:	370c      	adds	r7, #12
 800f7e2:	46bd      	mov	sp, r7
 800f7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7e8:	4770      	bx	lr

0800f7ea <text_editor_cursor_tail>:
 * @brief Move to the cursor to the tail of the line.
 *
 * @param p A pointer to the text editor handler.
 */
int text_editor_cursor_tail(text_editor_t *p)
{
 800f7ea:	b480      	push	{r7}
 800f7ec:	b083      	sub	sp, #12
 800f7ee:	af00      	add	r7, sp, #0
 800f7f0:	6078      	str	r0, [r7, #4]
    if (p->pos < p->len) {
 800f7f2:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f7f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
=======
 800f7f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f7fa:	429a      	cmp	r2, r3
 800f7fc:	da05      	bge.n	800f80a <text_editor_cursor_tail+0x20>
        p->pos = p->len;
 800f7fe:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f800:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	641a      	str	r2, [r3, #64]	; 0x40
=======
 800f800:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	641a      	str	r2, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
        return 1;
 800f806:	2301      	movs	r3, #1
 800f808:	e000      	b.n	800f80c <text_editor_cursor_tail+0x22>
    }
    return 0;
 800f80a:	2300      	movs	r3, #0
}
 800f80c:	4618      	mov	r0, r3
 800f80e:	370c      	adds	r7, #12
 800f810:	46bd      	mov	sp, r7
 800f812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f816:	4770      	bx	lr

0800f818 <text_editor_cursor_left>:
 * @brief Move to the cursor to left.
 *
 * @param p A pointer to the text editor handler.
 */
int text_editor_cursor_left(text_editor_t *p)
{
 800f818:	b480      	push	{r7}
 800f81a:	b083      	sub	sp, #12
 800f81c:	af00      	add	r7, sp, #0
 800f81e:	6078      	str	r0, [r7, #4]
    if (0 < p->pos) {
 800f820:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
=======
 800f822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f824:	2b00      	cmp	r3, #0
 800f826:	dd06      	ble.n	800f836 <text_editor_cursor_left+0x1e>
        p->pos--;
 800f828:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f82a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f82c:	1e5a      	subs	r2, r3, #1
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	641a      	str	r2, [r3, #64]	; 0x40
=======
 800f82a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f82c:	1e5a      	subs	r2, r3, #1
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	641a      	str	r2, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
        return 1;
 800f832:	2301      	movs	r3, #1
 800f834:	e000      	b.n	800f838 <text_editor_cursor_left+0x20>
    }
    return 0;
 800f836:	2300      	movs	r3, #0
}
 800f838:	4618      	mov	r0, r3
 800f83a:	370c      	adds	r7, #12
 800f83c:	46bd      	mov	sp, r7
 800f83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f842:	4770      	bx	lr

0800f844 <text_editor_cursor_right>:
 * @brief Move to the cursor to right.
 *
 * @param p A pointer to the text editor handler.
 */
int text_editor_cursor_right(text_editor_t *p)
{
 800f844:	b480      	push	{r7}
 800f846:	b083      	sub	sp, #12
 800f848:	af00      	add	r7, sp, #0
 800f84a:	6078      	str	r0, [r7, #4]
    if (p->pos < p->len) {
 800f84c:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f84e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	6c5b      	ldr	r3, [r3, #68]	; 0x44
=======
 800f84e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f854:	429a      	cmp	r2, r3
 800f856:	da06      	bge.n	800f866 <text_editor_cursor_right+0x22>
        p->pos++;
 800f858:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f85a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f85c:	1c5a      	adds	r2, r3, #1
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	641a      	str	r2, [r3, #64]	; 0x40
=======
 800f85a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f85c:	1c5a      	adds	r2, r3, #1
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	641a      	str	r2, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
        return 1;
 800f862:	2301      	movs	r3, #1
 800f864:	e000      	b.n	800f868 <text_editor_cursor_right+0x24>
    }
    return 0;
 800f866:	2300      	movs	r3, #0
}
 800f868:	4618      	mov	r0, r3
 800f86a:	370c      	adds	r7, #12
 800f86c:	46bd      	mov	sp, r7
 800f86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f872:	4770      	bx	lr

0800f874 <text_editor_set_text>:
 *
 * @param p A pointer to the text editor handler.
 * @param buf A text string.
 */
int text_editor_set_text(text_editor_t *p, char *buf)
{
 800f874:	b480      	push	{r7}
 800f876:	b087      	sub	sp, #28
 800f878:	af00      	add	r7, sp, #0
 800f87a:	6078      	str	r0, [r7, #4]
 800f87c:	6039      	str	r1, [r7, #0]
    char *src = buf;
 800f87e:	683b      	ldr	r3, [r7, #0]
 800f880:	617b      	str	r3, [r7, #20]
    char *des = p->buffer;
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	613b      	str	r3, [r7, #16]
    int n = 0;
 800f886:	2300      	movs	r3, #0
 800f888:	60fb      	str	r3, [r7, #12]
    while (*src) {
 800f88a:	e00f      	b.n	800f8ac <text_editor_set_text+0x38>
        *des = *src;
 800f88c:	697b      	ldr	r3, [r7, #20]
 800f88e:	781a      	ldrb	r2, [r3, #0]
 800f890:	693b      	ldr	r3, [r7, #16]
 800f892:	701a      	strb	r2, [r3, #0]
        des++;
 800f894:	693b      	ldr	r3, [r7, #16]
 800f896:	3301      	adds	r3, #1
 800f898:	613b      	str	r3, [r7, #16]
        src++;
 800f89a:	697b      	ldr	r3, [r7, #20]
 800f89c:	3301      	adds	r3, #1
 800f89e:	617b      	str	r3, [r7, #20]
        n++;
 800f8a0:	68fb      	ldr	r3, [r7, #12]
 800f8a2:	3301      	adds	r3, #1
 800f8a4:	60fb      	str	r3, [r7, #12]
        if ((int)sizeof(p->buffer) <= n - 1) {
 800f8a6:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800f8a8:	2b40      	cmp	r3, #64	; 0x40
=======
 800f8a8:	2b40      	cmp	r3, #64	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f8aa:	dc04      	bgt.n	800f8b6 <text_editor_set_text+0x42>
    while (*src) {
 800f8ac:	697b      	ldr	r3, [r7, #20]
 800f8ae:	781b      	ldrb	r3, [r3, #0]
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	d1eb      	bne.n	800f88c <text_editor_set_text+0x18>
 800f8b4:	e000      	b.n	800f8b8 <text_editor_set_text+0x44>
            break;
 800f8b6:	bf00      	nop
        }
    }
    *des = '\0';
 800f8b8:	693b      	ldr	r3, [r7, #16]
 800f8ba:	2200      	movs	r2, #0
 800f8bc:	701a      	strb	r2, [r3, #0]
    p->len = n;
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	68fa      	ldr	r2, [r7, #12]
<<<<<<< HEAD
 800f8c2:	645a      	str	r2, [r3, #68]	; 0x44
    p->pos = p->len;
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	641a      	str	r2, [r3, #64]	; 0x40
=======
 800f8c2:	645a      	str	r2, [r3, #68]	@ 0x44
    p->pos = p->len;
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	641a      	str	r2, [r3, #64]	@ 0x40
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    return n;
 800f8cc:	68fb      	ldr	r3, [r7, #12]
}
 800f8ce:	4618      	mov	r0, r3
 800f8d0:	371c      	adds	r7, #28
 800f8d2:	46bd      	mov	sp, r7
 800f8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8d8:	4770      	bx	lr

0800f8da <text_editor_get_text>:
 * @param p A pointer to the text editor handler.
 * @param buf A text string.
 * @param siz Size of the text string buffer.
 */
int text_editor_get_text(text_editor_t *p, char *buf, int siz)
{
 800f8da:	b480      	push	{r7}
<<<<<<< HEAD
 800f8dc:	b089      	sub	sp, #36	; 0x24
=======
 800f8dc:	b089      	sub	sp, #36	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f8de:	af00      	add	r7, sp, #0
 800f8e0:	60f8      	str	r0, [r7, #12]
 800f8e2:	60b9      	str	r1, [r7, #8]
 800f8e4:	607a      	str	r2, [r7, #4]
    char *src = p->buffer;
 800f8e6:	68fb      	ldr	r3, [r7, #12]
 800f8e8:	61fb      	str	r3, [r7, #28]
    char *des = buf;
 800f8ea:	68bb      	ldr	r3, [r7, #8]
 800f8ec:	61bb      	str	r3, [r7, #24]
    int n = 0;
 800f8ee:	2300      	movs	r3, #0
 800f8f0:	617b      	str	r3, [r7, #20]
    while (*src) {
 800f8f2:	e00e      	b.n	800f912 <text_editor_get_text+0x38>
        *des++ = *src++;
 800f8f4:	69fa      	ldr	r2, [r7, #28]
 800f8f6:	1c53      	adds	r3, r2, #1
 800f8f8:	61fb      	str	r3, [r7, #28]
 800f8fa:	69bb      	ldr	r3, [r7, #24]
 800f8fc:	1c59      	adds	r1, r3, #1
 800f8fe:	61b9      	str	r1, [r7, #24]
 800f900:	7812      	ldrb	r2, [r2, #0]
 800f902:	701a      	strb	r2, [r3, #0]
        n++;
 800f904:	697b      	ldr	r3, [r7, #20]
 800f906:	3301      	adds	r3, #1
 800f908:	617b      	str	r3, [r7, #20]
        if (siz <= n) {
 800f90a:	687a      	ldr	r2, [r7, #4]
 800f90c:	697b      	ldr	r3, [r7, #20]
 800f90e:	429a      	cmp	r2, r3
 800f910:	dd04      	ble.n	800f91c <text_editor_get_text+0x42>
    while (*src) {
 800f912:	69fb      	ldr	r3, [r7, #28]
 800f914:	781b      	ldrb	r3, [r3, #0]
 800f916:	2b00      	cmp	r3, #0
 800f918:	d1ec      	bne.n	800f8f4 <text_editor_get_text+0x1a>
 800f91a:	e000      	b.n	800f91e <text_editor_get_text+0x44>
            break;
 800f91c:	bf00      	nop
        }
    }
    *des = '\0';
 800f91e:	69bb      	ldr	r3, [r7, #24]
 800f920:	2200      	movs	r2, #0
 800f922:	701a      	strb	r2, [r3, #0]
    return n;
 800f924:	697b      	ldr	r3, [r7, #20]
}
 800f926:	4618      	mov	r0, r3
<<<<<<< HEAD
 800f928:	3724      	adds	r7, #36	; 0x24
=======
 800f928:	3724      	adds	r7, #36	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f92a:	46bd      	mov	sp, r7
 800f92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f930:	4770      	bx	lr

0800f932 <text_editor_clear>:
 * @brief Clear the text string.
 *
 * @param p A pointer to the text editor handler.
 */
void text_editor_clear(text_editor_t *p)
{
 800f932:	b480      	push	{r7}
 800f934:	b083      	sub	sp, #12
 800f936:	af00      	add	r7, sp, #0
 800f938:	6078      	str	r0, [r7, #4]
    p->pos = 0;
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	2200      	movs	r2, #0
<<<<<<< HEAD
 800f93e:	641a      	str	r2, [r3, #64]	; 0x40
    p->len = 0;
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	2200      	movs	r2, #0
 800f944:	645a      	str	r2, [r3, #68]	; 0x44
    p->buffer[p->len] = '\0';
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
=======
 800f93e:	641a      	str	r2, [r3, #64]	@ 0x40
    p->len = 0;
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	2200      	movs	r2, #0
 800f944:	645a      	str	r2, [r3, #68]	@ 0x44
    p->buffer[p->len] = '\0';
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f94a:	687a      	ldr	r2, [r7, #4]
 800f94c:	2100      	movs	r1, #0
 800f94e:	54d1      	strb	r1, [r2, r3]
}
 800f950:	bf00      	nop
 800f952:	370c      	adds	r7, #12
 800f954:	46bd      	mov	sp, r7
 800f956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f95a:	4770      	bx	lr

0800f95c <text_history_init>:
 * @brief Initialize this module.
 *
 * @param p A pointer to the handler.
 */
void text_history_init(text_history_t *p)
{
 800f95c:	b480      	push	{r7}
 800f95e:	b085      	sub	sp, #20
 800f960:	af00      	add	r7, sp, #0
 800f962:	6078      	str	r0, [r7, #4]
    int i;
    p->rp = 0;
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	2200      	movs	r2, #0
<<<<<<< HEAD
 800f968:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    p->wp = 0;
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	2200      	movs	r2, #0
 800f970:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
=======
 800f968:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    p->wp = 0;
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	2200      	movs	r2, #0
 800f970:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    for (i = 0; i < (int)sizeof(p->history); i++) {
 800f974:	2300      	movs	r3, #0
 800f976:	60fb      	str	r3, [r7, #12]
 800f978:	e007      	b.n	800f98a <text_history_init+0x2e>
        p->history[i] = 0;
 800f97a:	687a      	ldr	r2, [r7, #4]
 800f97c:	68fb      	ldr	r3, [r7, #12]
 800f97e:	4413      	add	r3, r2
 800f980:	2200      	movs	r2, #0
 800f982:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < (int)sizeof(p->history); i++) {
 800f984:	68fb      	ldr	r3, [r7, #12]
 800f986:	3301      	adds	r3, #1
 800f988:	60fb      	str	r3, [r7, #12]
 800f98a:	68fb      	ldr	r3, [r7, #12]
<<<<<<< HEAD
 800f98c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
=======
 800f98c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f990:	dbf3      	blt.n	800f97a <text_history_init+0x1e>
    }
}
 800f992:	bf00      	nop
 800f994:	bf00      	nop
 800f996:	3714      	adds	r7, #20
 800f998:	46bd      	mov	sp, r7
 800f99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f99e:	4770      	bx	lr

0800f9a0 <text_history_write>:
 *
 * @param p A pointer to the handler.
 * @param buf A pointer to the buffer.
 */
int text_history_write(text_history_t *p, char *buf)
{
 800f9a0:	b480      	push	{r7}
 800f9a2:	b085      	sub	sp, #20
 800f9a4:	af00      	add	r7, sp, #0
 800f9a6:	6078      	str	r0, [r7, #4]
 800f9a8:	6039      	str	r1, [r7, #0]
    char *sp = p->history + (TEXTHISTORY_MAXLEN * p->wp);
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	687a      	ldr	r2, [r7, #4]
<<<<<<< HEAD
 800f9ae:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
=======
 800f9ae:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f9b2:	0192      	lsls	r2, r2, #6
 800f9b4:	4413      	add	r3, r2
 800f9b6:	60fb      	str	r3, [r7, #12]
    if (buf[0] == '\0') {
 800f9b8:	683b      	ldr	r3, [r7, #0]
 800f9ba:	781b      	ldrb	r3, [r3, #0]
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d10b      	bne.n	800f9d8 <text_history_write+0x38>
        return 0;
 800f9c0:	2300      	movs	r3, #0
 800f9c2:	e025      	b.n	800fa10 <text_history_write+0x70>
    }
    while (*buf) {
        *sp = *buf;
 800f9c4:	683b      	ldr	r3, [r7, #0]
 800f9c6:	781a      	ldrb	r2, [r3, #0]
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	701a      	strb	r2, [r3, #0]
        sp++;
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	3301      	adds	r3, #1
 800f9d0:	60fb      	str	r3, [r7, #12]
        buf++;
 800f9d2:	683b      	ldr	r3, [r7, #0]
 800f9d4:	3301      	adds	r3, #1
 800f9d6:	603b      	str	r3, [r7, #0]
    while (*buf) {
 800f9d8:	683b      	ldr	r3, [r7, #0]
 800f9da:	781b      	ldrb	r3, [r3, #0]
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d1f1      	bne.n	800f9c4 <text_history_write+0x24>
    }
    *sp = '\0';
 800f9e0:	68fb      	ldr	r3, [r7, #12]
 800f9e2:	2200      	movs	r2, #0
 800f9e4:	701a      	strb	r2, [r3, #0]
    p->wp = (p->wp + 1) % TEXTHISTORY_DEPTH;
 800f9e6:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800f9e8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
=======
 800f9e8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800f9ec:	3301      	adds	r3, #1
 800f9ee:	425a      	negs	r2, r3
 800f9f0:	f003 0307 	and.w	r3, r3, #7
 800f9f4:	f002 0207 	and.w	r2, r2, #7
 800f9f8:	bf58      	it	pl
 800f9fa:	4253      	negpl	r3, r2
 800f9fc:	687a      	ldr	r2, [r7, #4]
<<<<<<< HEAD
 800f9fe:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    p->rp = p->wp;
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
=======
 800f9fe:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
    p->rp = p->wp;
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    return 1;
 800fa0e:	2301      	movs	r3, #1
}
 800fa10:	4618      	mov	r0, r3
 800fa12:	3714      	adds	r7, #20
 800fa14:	46bd      	mov	sp, r7
 800fa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa1a:	4770      	bx	lr

0800fa1c <text_history_read>:
 * @param p A pointer to the handler.
 * @param buf A pointer to the buffer.
 * @param siz A size of the buffer.
 */
int text_history_read(text_history_t *p, char *buf, const int siz)
{
 800fa1c:	b480      	push	{r7}
 800fa1e:	b087      	sub	sp, #28
 800fa20:	af00      	add	r7, sp, #0
 800fa22:	60f8      	str	r0, [r7, #12]
 800fa24:	60b9      	str	r1, [r7, #8]
 800fa26:	607a      	str	r2, [r7, #4]
    char *sp = p->history + (TEXTHISTORY_MAXLEN * p->rp);
 800fa28:	68fb      	ldr	r3, [r7, #12]
 800fa2a:	68fa      	ldr	r2, [r7, #12]
<<<<<<< HEAD
 800fa2c:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
=======
 800fa2c:	f8d2 2200 	ldr.w	r2, [r2, #512]	@ 0x200
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800fa30:	0192      	lsls	r2, r2, #6
 800fa32:	4413      	add	r3, r2
 800fa34:	617b      	str	r3, [r7, #20]
    int n = 0;
 800fa36:	2300      	movs	r3, #0
 800fa38:	613b      	str	r3, [r7, #16]
    while (*sp) {
 800fa3a:	e011      	b.n	800fa60 <text_history_read+0x44>
        *buf = *sp;
 800fa3c:	697b      	ldr	r3, [r7, #20]
 800fa3e:	781a      	ldrb	r2, [r3, #0]
 800fa40:	68bb      	ldr	r3, [r7, #8]
 800fa42:	701a      	strb	r2, [r3, #0]
        buf++;
 800fa44:	68bb      	ldr	r3, [r7, #8]
 800fa46:	3301      	adds	r3, #1
 800fa48:	60bb      	str	r3, [r7, #8]
        sp++;
 800fa4a:	697b      	ldr	r3, [r7, #20]
 800fa4c:	3301      	adds	r3, #1
 800fa4e:	617b      	str	r3, [r7, #20]
        n++;
 800fa50:	693b      	ldr	r3, [r7, #16]
 800fa52:	3301      	adds	r3, #1
 800fa54:	613b      	str	r3, [r7, #16]
        if (siz - 1 <= n) {
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	3b01      	subs	r3, #1
 800fa5a:	693a      	ldr	r2, [r7, #16]
 800fa5c:	429a      	cmp	r2, r3
 800fa5e:	da04      	bge.n	800fa6a <text_history_read+0x4e>
    while (*sp) {
 800fa60:	697b      	ldr	r3, [r7, #20]
 800fa62:	781b      	ldrb	r3, [r3, #0]
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	d1e9      	bne.n	800fa3c <text_history_read+0x20>
 800fa68:	e000      	b.n	800fa6c <text_history_read+0x50>
            break;
 800fa6a:	bf00      	nop
        }
    }
    *buf = '\0';
 800fa6c:	68bb      	ldr	r3, [r7, #8]
 800fa6e:	2200      	movs	r2, #0
 800fa70:	701a      	strb	r2, [r3, #0]
    return n;
 800fa72:	693b      	ldr	r3, [r7, #16]
}
 800fa74:	4618      	mov	r0, r3
 800fa76:	371c      	adds	r7, #28
 800fa78:	46bd      	mov	sp, r7
 800fa7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa7e:	4770      	bx	lr

0800fa80 <text_history_read_point_next>:
 * @brief Change the pointing location to the next.
 *
 * @param p A pointer to the handler.
 */
int text_history_read_point_next(text_history_t *p)
{
 800fa80:	b480      	push	{r7}
 800fa82:	b085      	sub	sp, #20
 800fa84:	af00      	add	r7, sp, #0
 800fa86:	6078      	str	r0, [r7, #4]
    int n = (p->rp + 1) % TEXTHISTORY_DEPTH;
 800fa88:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800fa8a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
=======
 800fa8a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800fa8e:	3301      	adds	r3, #1
 800fa90:	425a      	negs	r2, r3
 800fa92:	f003 0307 	and.w	r3, r3, #7
 800fa96:	f002 0207 	and.w	r2, r2, #7
 800fa9a:	bf58      	it	pl
 800fa9c:	4253      	negpl	r3, r2
 800fa9e:	60fb      	str	r3, [r7, #12]
    if (n != p->wp) {
 800faa0:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800faa2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
=======
 800faa2:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800faa6:	68fa      	ldr	r2, [r7, #12]
 800faa8:	429a      	cmp	r2, r3
 800faaa:	d005      	beq.n	800fab8 <text_history_read_point_next+0x38>
        p->rp = n;
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	68fa      	ldr	r2, [r7, #12]
<<<<<<< HEAD
 800fab0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
=======
 800fab0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
        return 1;
 800fab4:	2301      	movs	r3, #1
 800fab6:	e000      	b.n	800faba <text_history_read_point_next+0x3a>
    }
    return 0;
 800fab8:	2300      	movs	r3, #0
}
 800faba:	4618      	mov	r0, r3
 800fabc:	3714      	adds	r7, #20
 800fabe:	46bd      	mov	sp, r7
 800fac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fac4:	4770      	bx	lr

0800fac6 <text_history_read_point_prev>:
 * @brief Change the pointing location to the previous.
 *
 * @param p A pointer to the handler.
 */
int text_history_read_point_prev(text_history_t *p)
{
 800fac6:	b480      	push	{r7}
 800fac8:	b085      	sub	sp, #20
 800faca:	af00      	add	r7, sp, #0
 800facc:	6078      	str	r0, [r7, #4]
    int n = (p->rp == 0) ? (TEXTHISTORY_DEPTH - 1) : (p->rp - 1);
 800face:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800fad0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	d004      	beq.n	800fae2 <text_history_read_point_prev+0x1c>
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
=======
 800fad0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	d004      	beq.n	800fae2 <text_history_read_point_prev+0x1c>
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800fade:	3b01      	subs	r3, #1
 800fae0:	e000      	b.n	800fae4 <text_history_read_point_prev+0x1e>
 800fae2:	2307      	movs	r3, #7
 800fae4:	60fb      	str	r3, [r7, #12]
    if (n != p->wp) {
 800fae6:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800fae8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
=======
 800fae8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800faec:	68fa      	ldr	r2, [r7, #12]
 800faee:	429a      	cmp	r2, r3
 800faf0:	d00e      	beq.n	800fb10 <text_history_read_point_prev+0x4a>
        char *sp = p->history + (TEXTHISTORY_MAXLEN * n);
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	68fa      	ldr	r2, [r7, #12]
 800faf6:	0192      	lsls	r2, r2, #6
 800faf8:	4413      	add	r3, r2
 800fafa:	60bb      	str	r3, [r7, #8]
        if (*sp != '\0') {
 800fafc:	68bb      	ldr	r3, [r7, #8]
 800fafe:	781b      	ldrb	r3, [r3, #0]
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d005      	beq.n	800fb10 <text_history_read_point_prev+0x4a>
            p->rp = n;
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	68fa      	ldr	r2, [r7, #12]
<<<<<<< HEAD
 800fb08:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
=======
 800fb08:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
            return 1;
 800fb0c:	2301      	movs	r3, #1
 800fb0e:	e000      	b.n	800fb12 <text_history_read_point_prev+0x4c>
        }
    }
    return 0;
 800fb10:	2300      	movs	r3, #0
}
 800fb12:	4618      	mov	r0, r3
 800fb14:	3714      	adds	r7, #20
 800fb16:	46bd      	mov	sp, r7
 800fb18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb1c:	4770      	bx	lr

0800fb1e <text_history_find>:
 * @retval !0 Failure.
 */
int text_history_find(text_history_t *p,
        const int index, const char *text,
        char *buf, const int siz)
{
 800fb1e:	b580      	push	{r7, lr}
<<<<<<< HEAD
 800fb20:	b08c      	sub	sp, #48	; 0x30
=======
 800fb20:	b08c      	sub	sp, #48	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800fb22:	af00      	add	r7, sp, #0
 800fb24:	60f8      	str	r0, [r7, #12]
 800fb26:	60b9      	str	r1, [r7, #8]
 800fb28:	607a      	str	r2, [r7, #4]
 800fb2a:	603b      	str	r3, [r7, #0]
    const int text_len = ntlibc_strlen((const char *)text);
 800fb2c:	6878      	ldr	r0, [r7, #4]
 800fb2e:	f7ff f809 	bl	800eb44 <ntlibc_strlen>
<<<<<<< HEAD
 800fb32:	6278      	str	r0, [r7, #36]	; 0x24
    int found = 0;
 800fb34:	2300      	movs	r3, #0
 800fb36:	62fb      	str	r3, [r7, #44]	; 0x2c
    int i;
    for (i = 0; i < TEXTHISTORY_DEPTH; i++) {
 800fb38:	2300      	movs	r3, #0
 800fb3a:	62bb      	str	r3, [r7, #40]	; 0x28
 800fb3c:	e040      	b.n	800fbc0 <text_history_find+0xa2>
        int target = (p->rp + i) % TEXTHISTORY_DEPTH;
 800fb3e:	68fb      	ldr	r3, [r7, #12]
 800fb40:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800fb44:	6abb      	ldr	r3, [r7, #40]	; 0x28
=======
 800fb32:	6278      	str	r0, [r7, #36]	@ 0x24
    int found = 0;
 800fb34:	2300      	movs	r3, #0
 800fb36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int i;
    for (i = 0; i < TEXTHISTORY_DEPTH; i++) {
 800fb38:	2300      	movs	r3, #0
 800fb3a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800fb3c:	e040      	b.n	800fbc0 <text_history_find+0xa2>
        int target = (p->rp + i) % TEXTHISTORY_DEPTH;
 800fb3e:	68fb      	ldr	r3, [r7, #12]
 800fb40:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800fb44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800fb46:	4413      	add	r3, r2
 800fb48:	425a      	negs	r2, r3
 800fb4a:	f003 0307 	and.w	r3, r3, #7
 800fb4e:	f002 0207 	and.w	r2, r2, #7
 800fb52:	bf58      	it	pl
 800fb54:	4253      	negpl	r3, r2
 800fb56:	623b      	str	r3, [r7, #32]
        char *txtp = p->history + (TEXTHISTORY_MAXLEN * target);
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	6a3a      	ldr	r2, [r7, #32]
 800fb5c:	0192      	lsls	r2, r2, #6
 800fb5e:	4413      	add	r3, r2
 800fb60:	61fb      	str	r3, [r7, #28]
        const int target_len = ntlibc_strlen((const char *)txtp);
 800fb62:	69f8      	ldr	r0, [r7, #28]
 800fb64:	f7fe ffee 	bl	800eb44 <ntlibc_strlen>
 800fb68:	61b8      	str	r0, [r7, #24]
        int comp_len = (target_len < text_len) ? target_len : text_len;
<<<<<<< HEAD
 800fb6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
=======
 800fb6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800fb6c:	69bb      	ldr	r3, [r7, #24]
 800fb6e:	4293      	cmp	r3, r2
 800fb70:	bfa8      	it	ge
 800fb72:	4613      	movge	r3, r2
 800fb74:	617b      	str	r3, [r7, #20]
        if ((ntlibc_strncmp(
 800fb76:	697a      	ldr	r2, [r7, #20]
 800fb78:	6879      	ldr	r1, [r7, #4]
 800fb7a:	69f8      	ldr	r0, [r7, #28]
 800fb7c:	f7ff f85f 	bl	800ec3e <ntlibc_strncmp>
 800fb80:	4603      	mov	r3, r0
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d119      	bne.n	800fbba <text_history_find+0x9c>
                    (const char *)txtp,
                    (const char *)text, comp_len) == 0) && (comp_len > 0)) {
 800fb86:	697b      	ldr	r3, [r7, #20]
 800fb88:	2b00      	cmp	r3, #0
 800fb8a:	dd16      	ble.n	800fbba <text_history_find+0x9c>
            if (found == index) {
<<<<<<< HEAD
 800fb8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
=======
 800fb8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800fb8e:	68bb      	ldr	r3, [r7, #8]
 800fb90:	429a      	cmp	r2, r3
 800fb92:	d10f      	bne.n	800fbb4 <text_history_find+0x96>
                if (siz <= ntlibc_strlen(txtp)) {
 800fb94:	69f8      	ldr	r0, [r7, #28]
 800fb96:	f7fe ffd5 	bl	800eb44 <ntlibc_strlen>
 800fb9a:	4602      	mov	r2, r0
<<<<<<< HEAD
 800fb9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
=======
 800fb9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800fb9e:	4293      	cmp	r3, r2
 800fba0:	dc02      	bgt.n	800fba8 <text_history_find+0x8a>
                    return -1;
 800fba2:	f04f 33ff 	mov.w	r3, #4294967295
 800fba6:	e010      	b.n	800fbca <text_history_find+0xac>
                }
                ntlibc_strcpy((char *)buf, (char *)txtp);
 800fba8:	69f9      	ldr	r1, [r7, #28]
 800fbaa:	6838      	ldr	r0, [r7, #0]
 800fbac:	f7fe ffe4 	bl	800eb78 <ntlibc_strcpy>
                return 0;
 800fbb0:	2300      	movs	r3, #0
 800fbb2:	e00a      	b.n	800fbca <text_history_find+0xac>
            }
            found++;
<<<<<<< HEAD
 800fbb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fbb6:	3301      	adds	r3, #1
 800fbb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (i = 0; i < TEXTHISTORY_DEPTH; i++) {
 800fbba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbbc:	3301      	adds	r3, #1
 800fbbe:	62bb      	str	r3, [r7, #40]	; 0x28
 800fbc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
=======
 800fbb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fbb6:	3301      	adds	r3, #1
 800fbb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (i = 0; i < TEXTHISTORY_DEPTH; i++) {
 800fbba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbbc:	3301      	adds	r3, #1
 800fbbe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800fbc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800fbc2:	2b07      	cmp	r3, #7
 800fbc4:	ddbb      	ble.n	800fb3e <text_history_find+0x20>
        }
    }
    return -1;
 800fbc6:	f04f 33ff 	mov.w	r3, #4294967295
}
 800fbca:	4618      	mov	r0, r3
<<<<<<< HEAD
 800fbcc:	3730      	adds	r7, #48	; 0x30
=======
 800fbcc:	3730      	adds	r7, #48	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800fbce:	46bd      	mov	sp, r7
 800fbd0:	bd80      	pop	{r7, pc}
	...

0800fbd4 <GET_STATE_TABLE>:
   VTRECV_ACTION_OSC_END, /* OSC_STRING */
   0  /* none for SOS_PM_APC_STRING */,
};

state_change_t GET_STATE_TABLE(const int state, const int ch)
{
 800fbd4:	b480      	push	{r7}
 800fbd6:	b087      	sub	sp, #28
 800fbd8:	af00      	add	r7, sp, #0
 800fbda:	6078      	str	r0, [r7, #4]
 800fbdc:	6039      	str	r1, [r7, #0]
    /*
     * 
     * 
     * 
     */
    const int N = sizeof(table) / sizeof(table[0]);
<<<<<<< HEAD
 800fbde:	f240 130b 	movw	r3, #267	; 0x10b
 800fbe2:	60fb      	str	r3, [r7, #12]
    const state_table_t *tp = &table[0];
 800fbe4:	4b14      	ldr	r3, [pc, #80]	; (800fc38 <GET_STATE_TABLE+0x64>)
=======
 800fbde:	f240 130b 	movw	r3, #267	@ 0x10b
 800fbe2:	60fb      	str	r3, [r7, #12]
    const state_table_t *tp = &table[0];
 800fbe4:	4b14      	ldr	r3, [pc, #80]	@ (800fc38 <GET_STATE_TABLE+0x64>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800fbe6:	617b      	str	r3, [r7, #20]
    int i;
    for (i = 0; i < N; i++) {
 800fbe8:	2300      	movs	r3, #0
 800fbea:	613b      	str	r3, [r7, #16]
 800fbec:	e019      	b.n	800fc22 <GET_STATE_TABLE+0x4e>
        if (tp->state == state) {
 800fbee:	697b      	ldr	r3, [r7, #20]
 800fbf0:	681b      	ldr	r3, [r3, #0]
 800fbf2:	687a      	ldr	r2, [r7, #4]
 800fbf4:	429a      	cmp	r2, r3
 800fbf6:	d10e      	bne.n	800fc16 <GET_STATE_TABLE+0x42>
            if ((tp->code_start <= ch) && (ch <= tp->code_end)) {
 800fbf8:	697b      	ldr	r3, [r7, #20]
 800fbfa:	791b      	ldrb	r3, [r3, #4]
 800fbfc:	461a      	mov	r2, r3
 800fbfe:	683b      	ldr	r3, [r7, #0]
 800fc00:	4293      	cmp	r3, r2
 800fc02:	db08      	blt.n	800fc16 <GET_STATE_TABLE+0x42>
 800fc04:	697b      	ldr	r3, [r7, #20]
 800fc06:	795b      	ldrb	r3, [r3, #5]
 800fc08:	461a      	mov	r2, r3
 800fc0a:	683b      	ldr	r3, [r7, #0]
 800fc0c:	4293      	cmp	r3, r2
 800fc0e:	dc02      	bgt.n	800fc16 <GET_STATE_TABLE+0x42>
                return tp->state_change;
 800fc10:	697b      	ldr	r3, [r7, #20]
 800fc12:	799b      	ldrb	r3, [r3, #6]
 800fc14:	e00a      	b.n	800fc2c <GET_STATE_TABLE+0x58>
            }
        }
        tp++;
 800fc16:	697b      	ldr	r3, [r7, #20]
 800fc18:	3308      	adds	r3, #8
 800fc1a:	617b      	str	r3, [r7, #20]
    for (i = 0; i < N; i++) {
 800fc1c:	693b      	ldr	r3, [r7, #16]
 800fc1e:	3301      	adds	r3, #1
 800fc20:	613b      	str	r3, [r7, #16]
 800fc22:	693a      	ldr	r2, [r7, #16]
 800fc24:	68fb      	ldr	r3, [r7, #12]
 800fc26:	429a      	cmp	r2, r3
 800fc28:	dbe1      	blt.n	800fbee <GET_STATE_TABLE+0x1a>
    }
    return 0;
 800fc2a:	2300      	movs	r3, #0
#endif
}
 800fc2c:	4618      	mov	r0, r3
 800fc2e:	371c      	adds	r7, #28
 800fc30:	46bd      	mov	sp, r7
 800fc32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc36:	4770      	bx	lr
<<<<<<< HEAD
 800fc38:	080165f8 	.word	0x080165f8
=======
 800fc38:	08016530 	.word	0x08016530
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

0800fc3c <GET_ENTRY_ACTIONS>:

vtrecv_action_t GET_ENTRY_ACTIONS(const int state)
{
 800fc3c:	b480      	push	{r7}
 800fc3e:	b083      	sub	sp, #12
 800fc40:	af00      	add	r7, sp, #0
 800fc42:	6078      	str	r0, [r7, #4]
    return ENTRY_ACTIONS[state];
<<<<<<< HEAD
 800fc44:	4a04      	ldr	r2, [pc, #16]	; (800fc58 <GET_ENTRY_ACTIONS+0x1c>)
=======
 800fc44:	4a04      	ldr	r2, [pc, #16]	@ (800fc58 <GET_ENTRY_ACTIONS+0x1c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	4413      	add	r3, r2
 800fc4a:	781b      	ldrb	r3, [r3, #0]
}
 800fc4c:	4618      	mov	r0, r3
 800fc4e:	370c      	adds	r7, #12
 800fc50:	46bd      	mov	sp, r7
 800fc52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc56:	4770      	bx	lr
<<<<<<< HEAD
 800fc58:	08016e50 	.word	0x08016e50
=======
 800fc58:	08016d88 	.word	0x08016d88
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

0800fc5c <GET_EXIT_ACTIONS>:

vtrecv_action_t GET_EXIT_ACTIONS(const int state)
{
 800fc5c:	b480      	push	{r7}
 800fc5e:	b083      	sub	sp, #12
 800fc60:	af00      	add	r7, sp, #0
 800fc62:	6078      	str	r0, [r7, #4]
    return EXIT_ACTIONS[state];
<<<<<<< HEAD
 800fc64:	4a04      	ldr	r2, [pc, #16]	; (800fc78 <GET_EXIT_ACTIONS+0x1c>)
=======
 800fc64:	4a04      	ldr	r2, [pc, #16]	@ (800fc78 <GET_EXIT_ACTIONS+0x1c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	4413      	add	r3, r2
 800fc6a:	781b      	ldrb	r3, [r3, #0]
}
 800fc6c:	4618      	mov	r0, r3
 800fc6e:	370c      	adds	r7, #12
 800fc70:	46bd      	mov	sp, r7
 800fc72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc76:	4770      	bx	lr
<<<<<<< HEAD
 800fc78:	08016e60 	.word	0x08016e60
=======
 800fc78:	08016d98 	.word	0x08016d98
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

0800fc7c <vtrecv_init>:

void vtrecv_init(vtrecv_t *parser, vtrecv_callback_t cb)
{
 800fc7c:	b480      	push	{r7}
 800fc7e:	b083      	sub	sp, #12
 800fc80:	af00      	add	r7, sp, #0
 800fc82:	6078      	str	r0, [r7, #4]
 800fc84:	6039      	str	r1, [r7, #0]
    parser->state                  = VTRECV_STATE_GROUND;
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	220c      	movs	r2, #12
 800fc8a:	701a      	strb	r2, [r3, #0]
    parser->num_intermediate_chars = 0;
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	2200      	movs	r2, #0
 800fc90:	60da      	str	r2, [r3, #12]
    parser->num_params             = 0;
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	2200      	movs	r2, #0
<<<<<<< HEAD
 800fc96:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800fc96:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    parser->ignore_flagged         = 0;
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	2200      	movs	r2, #0
 800fc9c:	741a      	strb	r2, [r3, #16]
    parser->cb                     = cb;
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	683a      	ldr	r2, [r7, #0]
 800fca2:	605a      	str	r2, [r3, #4]
}
 800fca4:	bf00      	nop
 800fca6:	370c      	adds	r7, #12
 800fca8:	46bd      	mov	sp, r7
 800fcaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcae:	4770      	bx	lr

0800fcb0 <do_action>:

static void do_action(vtrecv_t *parser, vtrecv_action_t action, char ch)
{
 800fcb0:	b580      	push	{r7, lr}
 800fcb2:	b084      	sub	sp, #16
 800fcb4:	af00      	add	r7, sp, #0
 800fcb6:	6078      	str	r0, [r7, #4]
 800fcb8:	460b      	mov	r3, r1
 800fcba:	70fb      	strb	r3, [r7, #3]
 800fcbc:	4613      	mov	r3, r2
 800fcbe:	70bb      	strb	r3, [r7, #2]
    /* Some actions we handle internally (like parsing parameters), others
     * we hand to our client for processing */

    switch (action) {
 800fcc0:	78fb      	ldrb	r3, [r7, #3]
 800fcc2:	3b01      	subs	r3, #1
 800fcc4:	2b0d      	cmp	r3, #13
 800fcc6:	f200 8083 	bhi.w	800fdd0 <do_action+0x120>
<<<<<<< HEAD
 800fcca:	a201      	add	r2, pc, #4	; (adr r2, 800fcd0 <do_action+0x20>)
=======
 800fcca:	a201      	add	r2, pc, #4	@ (adr r2, 800fcd0 <do_action+0x20>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800fccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fcd0:	0800fdbd 	.word	0x0800fdbd
 800fcd4:	0800fd17 	.word	0x0800fd17
 800fcd8:	0800fd09 	.word	0x0800fd09
 800fcdc:	0800fd09 	.word	0x0800fd09
 800fce0:	0800fd09 	.word	0x0800fd09
 800fce4:	0800fd09 	.word	0x0800fd09
 800fce8:	0800fddf 	.word	0x0800fddf
 800fcec:	0800fd09 	.word	0x0800fd09
 800fcf0:	0800fd09 	.word	0x0800fd09
 800fcf4:	0800fd09 	.word	0x0800fd09
 800fcf8:	0800fd3b 	.word	0x0800fd3b
 800fcfc:	0800fd09 	.word	0x0800fd09
 800fd00:	0800fd09 	.word	0x0800fd09
 800fd04:	0800fd09 	.word	0x0800fd09
        case VTRECV_ACTION_OSC_PUT:
        case VTRECV_ACTION_OSC_END:
        case VTRECV_ACTION_UNHOOK:
        case VTRECV_ACTION_CSI_DISPATCH:
        case VTRECV_ACTION_ESC_DISPATCH:
            parser->cb(parser, action, ch);
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	685b      	ldr	r3, [r3, #4]
 800fd0c:	78ba      	ldrb	r2, [r7, #2]
 800fd0e:	78f9      	ldrb	r1, [r7, #3]
 800fd10:	6878      	ldr	r0, [r7, #4]
 800fd12:	4798      	blx	r3
            break;
 800fd14:	e064      	b.n	800fde0 <do_action+0x130>
            break;

        case VTRECV_ACTION_COLLECT:
        {
            /* Append the character to the intermediate params */
            if (parser->num_intermediate_chars + 1 > MAX_INTERMEDIATE_CHARS) {
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	68db      	ldr	r3, [r3, #12]
 800fd1a:	2b01      	cmp	r3, #1
 800fd1c:	dd03      	ble.n	800fd26 <do_action+0x76>
                parser->ignore_flagged = 1;
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	2201      	movs	r2, #1
 800fd22:	741a      	strb	r2, [r3, #16]
            } else {
                parser->intermediate_chars[parser->num_intermediate_chars++] = ch;
            }

            break;
 800fd24:	e05c      	b.n	800fde0 <do_action+0x130>
                parser->intermediate_chars[parser->num_intermediate_chars++] = ch;
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	68db      	ldr	r3, [r3, #12]
 800fd2a:	1c59      	adds	r1, r3, #1
 800fd2c:	687a      	ldr	r2, [r7, #4]
 800fd2e:	60d1      	str	r1, [r2, #12]
 800fd30:	687a      	ldr	r2, [r7, #4]
 800fd32:	4413      	add	r3, r2
 800fd34:	78ba      	ldrb	r2, [r7, #2]
 800fd36:	721a      	strb	r2, [r3, #8]
            break;
 800fd38:	e052      	b.n	800fde0 <do_action+0x130>
        }

        case VTRECV_ACTION_PARAM:
        {
            /* process the param character */
            if (ch == ';') {
 800fd3a:	78bb      	ldrb	r3, [r7, #2]
<<<<<<< HEAD
 800fd3c:	2b3b      	cmp	r3, #59	; 0x3b
 800fd3e:	d10e      	bne.n	800fd5e <do_action+0xae>
                parser->num_params += 1;
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fd44:	1c5a      	adds	r2, r3, #1
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	655a      	str	r2, [r3, #84]	; 0x54
                parser->params[parser->num_params-1] = 0;
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
=======
 800fd3c:	2b3b      	cmp	r3, #59	@ 0x3b
 800fd3e:	d10e      	bne.n	800fd5e <do_action+0xae>
                parser->num_params += 1;
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fd44:	1c5a      	adds	r2, r3, #1
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	655a      	str	r2, [r3, #84]	@ 0x54
                parser->params[parser->num_params-1] = 0;
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800fd4e:	3b01      	subs	r3, #1
 800fd50:	687a      	ldr	r2, [r7, #4]
 800fd52:	3304      	adds	r3, #4
 800fd54:	009b      	lsls	r3, r3, #2
 800fd56:	4413      	add	r3, r2
 800fd58:	2200      	movs	r2, #0
 800fd5a:	605a      	str	r2, [r3, #4]
                current_param = parser->num_params - 1;
                parser->params[current_param] *= 10;
                parser->params[current_param] += (ch - '0');
            }

            break;
 800fd5c:	e040      	b.n	800fde0 <do_action+0x130>
                if (parser->num_params == 0) {
 800fd5e:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800fd60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
=======
 800fd60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d105      	bne.n	800fd72 <do_action+0xc2>
                    parser->num_params = 1;
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	2201      	movs	r2, #1
<<<<<<< HEAD
 800fd6a:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800fd6a:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
                    parser->params[0]  = 0;
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	2200      	movs	r2, #0
 800fd70:	615a      	str	r2, [r3, #20]
                current_param = parser->num_params - 1;
 800fd72:	687b      	ldr	r3, [r7, #4]
<<<<<<< HEAD
 800fd74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
=======
 800fd74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800fd76:	3b01      	subs	r3, #1
 800fd78:	60fb      	str	r3, [r7, #12]
                parser->params[current_param] *= 10;
 800fd7a:	687a      	ldr	r2, [r7, #4]
 800fd7c:	68fb      	ldr	r3, [r7, #12]
 800fd7e:	3304      	adds	r3, #4
 800fd80:	009b      	lsls	r3, r3, #2
 800fd82:	4413      	add	r3, r2
 800fd84:	685a      	ldr	r2, [r3, #4]
 800fd86:	4613      	mov	r3, r2
 800fd88:	009b      	lsls	r3, r3, #2
 800fd8a:	4413      	add	r3, r2
 800fd8c:	005b      	lsls	r3, r3, #1
 800fd8e:	4619      	mov	r1, r3
 800fd90:	687a      	ldr	r2, [r7, #4]
 800fd92:	68fb      	ldr	r3, [r7, #12]
 800fd94:	3304      	adds	r3, #4
 800fd96:	009b      	lsls	r3, r3, #2
 800fd98:	4413      	add	r3, r2
 800fd9a:	6059      	str	r1, [r3, #4]
                parser->params[current_param] += (ch - '0');
 800fd9c:	687a      	ldr	r2, [r7, #4]
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	3304      	adds	r3, #4
 800fda2:	009b      	lsls	r3, r3, #2
 800fda4:	4413      	add	r3, r2
 800fda6:	685a      	ldr	r2, [r3, #4]
 800fda8:	78bb      	ldrb	r3, [r7, #2]
<<<<<<< HEAD
 800fdaa:	3b30      	subs	r3, #48	; 0x30
=======
 800fdaa:	3b30      	subs	r3, #48	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800fdac:	441a      	add	r2, r3
 800fdae:	6879      	ldr	r1, [r7, #4]
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	3304      	adds	r3, #4
 800fdb4:	009b      	lsls	r3, r3, #2
 800fdb6:	440b      	add	r3, r1
 800fdb8:	605a      	str	r2, [r3, #4]
            break;
 800fdba:	e011      	b.n	800fde0 <do_action+0x130>
        }

        case VTRECV_ACTION_CLEAR:
            parser->num_intermediate_chars = 0;
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	2200      	movs	r2, #0
 800fdc0:	60da      	str	r2, [r3, #12]
            parser->num_params             = 0;
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	2200      	movs	r2, #0
<<<<<<< HEAD
 800fdc6:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800fdc6:	655a      	str	r2, [r3, #84]	@ 0x54
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
            parser->ignore_flagged         = 0;
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	2200      	movs	r2, #0
 800fdcc:	741a      	strb	r2, [r3, #16]
            break;
 800fdce:	e007      	b.n	800fde0 <do_action+0x130>

        default:
            parser->cb(parser, VTRECV_ACTION_ERROR, 0);
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	685b      	ldr	r3, [r3, #4]
 800fdd4:	2200      	movs	r2, #0
 800fdd6:	210f      	movs	r1, #15
 800fdd8:	6878      	ldr	r0, [r7, #4]
 800fdda:	4798      	blx	r3
            break;
 800fddc:	e000      	b.n	800fde0 <do_action+0x130>
            break;
 800fdde:	bf00      	nop
    }
}
 800fde0:	bf00      	nop
 800fde2:	3710      	adds	r7, #16
 800fde4:	46bd      	mov	sp, r7
 800fde6:	bd80      	pop	{r7, pc}

0800fde8 <do_state_change>:

static void do_state_change(vtrecv_t *parser, state_change_t change, char ch)
{
 800fde8:	b580      	push	{r7, lr}
 800fdea:	b084      	sub	sp, #16
 800fdec:	af00      	add	r7, sp, #0
 800fdee:	6078      	str	r0, [r7, #4]
 800fdf0:	460b      	mov	r3, r1
 800fdf2:	70fb      	strb	r3, [r7, #3]
 800fdf4:	4613      	mov	r3, r2
 800fdf6:	70bb      	strb	r3, [r7, #2]
    /* A state change is an action and/or a new state to transition to. */

    vtrecv_state_t new_state = STATE(change);
 800fdf8:	78fb      	ldrb	r3, [r7, #3]
 800fdfa:	091b      	lsrs	r3, r3, #4
 800fdfc:	73fb      	strb	r3, [r7, #15]
    vtrecv_action_t action = ACTION(change);
 800fdfe:	78fb      	ldrb	r3, [r7, #3]
 800fe00:	f003 030f 	and.w	r3, r3, #15
 800fe04:	73bb      	strb	r3, [r7, #14]

    if (new_state) {
 800fe06:	7bfb      	ldrb	r3, [r7, #15]
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d02d      	beq.n	800fe68 <do_state_change+0x80>
         *   1. the exit action of the old state
         *   2. the action associated with the transition
         *   3. the entry action of the new state
         */

        vtrecv_action_t exit_action = GET_EXIT_ACTIONS(parser->state - 1);
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	781b      	ldrb	r3, [r3, #0]
 800fe10:	3b01      	subs	r3, #1
 800fe12:	4618      	mov	r0, r3
 800fe14:	f7ff ff22 	bl	800fc5c <GET_EXIT_ACTIONS>
 800fe18:	4603      	mov	r3, r0
 800fe1a:	737b      	strb	r3, [r7, #13]
        vtrecv_action_t entry_action = GET_ENTRY_ACTIONS(new_state - 1);
 800fe1c:	7bfb      	ldrb	r3, [r7, #15]
 800fe1e:	3b01      	subs	r3, #1
 800fe20:	4618      	mov	r0, r3
 800fe22:	f7ff ff0b 	bl	800fc3c <GET_ENTRY_ACTIONS>
 800fe26:	4603      	mov	r3, r0
 800fe28:	733b      	strb	r3, [r7, #12]

        if (exit_action) {
 800fe2a:	7b7b      	ldrb	r3, [r7, #13]
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	d005      	beq.n	800fe3c <do_state_change+0x54>
            do_action(parser, exit_action, 0);
 800fe30:	7b7b      	ldrb	r3, [r7, #13]
 800fe32:	2200      	movs	r2, #0
 800fe34:	4619      	mov	r1, r3
 800fe36:	6878      	ldr	r0, [r7, #4]
 800fe38:	f7ff ff3a 	bl	800fcb0 <do_action>
        }

        if (action) {
 800fe3c:	7bbb      	ldrb	r3, [r7, #14]
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	d005      	beq.n	800fe4e <do_state_change+0x66>
            do_action(parser, action, ch);
 800fe42:	78ba      	ldrb	r2, [r7, #2]
 800fe44:	7bbb      	ldrb	r3, [r7, #14]
 800fe46:	4619      	mov	r1, r3
 800fe48:	6878      	ldr	r0, [r7, #4]
 800fe4a:	f7ff ff31 	bl	800fcb0 <do_action>
        }

        if (entry_action) {
 800fe4e:	7b3b      	ldrb	r3, [r7, #12]
 800fe50:	2b00      	cmp	r3, #0
 800fe52:	d005      	beq.n	800fe60 <do_state_change+0x78>
            do_action(parser, entry_action, 0);
 800fe54:	7b3b      	ldrb	r3, [r7, #12]
 800fe56:	2200      	movs	r2, #0
 800fe58:	4619      	mov	r1, r3
 800fe5a:	6878      	ldr	r0, [r7, #4]
 800fe5c:	f7ff ff28 	bl	800fcb0 <do_action>
        }

        parser->state = new_state;
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	7bfa      	ldrb	r2, [r7, #15]
 800fe64:	701a      	strb	r2, [r3, #0]
    } else {
        do_action(parser, action, ch);
    }
}
 800fe66:	e005      	b.n	800fe74 <do_state_change+0x8c>
        do_action(parser, action, ch);
 800fe68:	78ba      	ldrb	r2, [r7, #2]
 800fe6a:	7bbb      	ldrb	r3, [r7, #14]
 800fe6c:	4619      	mov	r1, r3
 800fe6e:	6878      	ldr	r0, [r7, #4]
 800fe70:	f7ff ff1e 	bl	800fcb0 <do_action>
}
 800fe74:	bf00      	nop
 800fe76:	3710      	adds	r7, #16
 800fe78:	46bd      	mov	sp, r7
 800fe7a:	bd80      	pop	{r7, pc}

0800fe7c <vtrecv_execute>:

void vtrecv_execute(vtrecv_t *parser, unsigned char *data, int len)
{
 800fe7c:	b580      	push	{r7, lr}
 800fe7e:	b086      	sub	sp, #24
 800fe80:	af00      	add	r7, sp, #0
 800fe82:	60f8      	str	r0, [r7, #12]
 800fe84:	60b9      	str	r1, [r7, #8]
 800fe86:	607a      	str	r2, [r7, #4]
    int i;
    for (i = 0; i < len; i++) {
 800fe88:	2300      	movs	r3, #0
 800fe8a:	617b      	str	r3, [r7, #20]
 800fe8c:	e017      	b.n	800febe <vtrecv_execute+0x42>
        unsigned char ch = data[i];
 800fe8e:	697b      	ldr	r3, [r7, #20]
 800fe90:	68ba      	ldr	r2, [r7, #8]
 800fe92:	4413      	add	r3, r2
 800fe94:	781b      	ldrb	r3, [r3, #0]
 800fe96:	74fb      	strb	r3, [r7, #19]
        state_change_t change = GET_STATE_TABLE(parser->state, ch);
 800fe98:	68fb      	ldr	r3, [r7, #12]
 800fe9a:	781b      	ldrb	r3, [r3, #0]
 800fe9c:	461a      	mov	r2, r3
 800fe9e:	7cfb      	ldrb	r3, [r7, #19]
 800fea0:	4619      	mov	r1, r3
 800fea2:	4610      	mov	r0, r2
 800fea4:	f7ff fe96 	bl	800fbd4 <GET_STATE_TABLE>
 800fea8:	4603      	mov	r3, r0
 800feaa:	74bb      	strb	r3, [r7, #18]
        do_state_change(parser, change, ch);
 800feac:	7cfa      	ldrb	r2, [r7, #19]
 800feae:	7cbb      	ldrb	r3, [r7, #18]
 800feb0:	4619      	mov	r1, r3
 800feb2:	68f8      	ldr	r0, [r7, #12]
 800feb4:	f7ff ff98 	bl	800fde8 <do_state_change>
    for (i = 0; i < len; i++) {
 800feb8:	697b      	ldr	r3, [r7, #20]
 800feba:	3301      	adds	r3, #1
 800febc:	617b      	str	r3, [r7, #20]
 800febe:	697a      	ldr	r2, [r7, #20]
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	429a      	cmp	r2, r3
 800fec4:	dbe3      	blt.n	800fe8e <vtrecv_execute+0x12>
    }
}
 800fec6:	bf00      	nop
 800fec8:	bf00      	nop
 800feca:	3718      	adds	r7, #24
 800fecc:	46bd      	mov	sp, r7
 800fece:	bd80      	pop	{r7, pc}

0800fed0 <vtsend_init>:

#define ESC (0x1B)
#define UART_WRITE(P, BUF, SIZ)   (P)->uart_write(BUF, SIZ, (P)->extobj)

int vtsend_init(vtsend_t *p, VTSEND_SERIAL_WRITE uart_write, void *extobj)
{
 800fed0:	b480      	push	{r7}
 800fed2:	b085      	sub	sp, #20
 800fed4:	af00      	add	r7, sp, #0
 800fed6:	60f8      	str	r0, [r7, #12]
 800fed8:	60b9      	str	r1, [r7, #8]
 800feda:	607a      	str	r2, [r7, #4]
    p->uart_write = uart_write;
 800fedc:	68fb      	ldr	r3, [r7, #12]
 800fede:	68ba      	ldr	r2, [r7, #8]
 800fee0:	601a      	str	r2, [r3, #0]
    p->extobj = extobj;
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	687a      	ldr	r2, [r7, #4]
 800fee6:	605a      	str	r2, [r3, #4]
    return 0;
 800fee8:	2300      	movs	r3, #0
}
 800feea:	4618      	mov	r0, r3
 800feec:	3714      	adds	r7, #20
 800feee:	46bd      	mov	sp, r7
 800fef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fef4:	4770      	bx	lr
	...

0800fef8 <vtsend_cursor_forward>:
    UART_WRITE(p, buf, sizeof(buf));
    return 0;
}

int vtsend_cursor_forward(vtsend_t *p, const int n)
{
 800fef8:	b580      	push	{r7, lr}
 800fefa:	b084      	sub	sp, #16
 800fefc:	af00      	add	r7, sp, #0
 800fefe:	6078      	str	r0, [r7, #4]
 800ff00:	6039      	str	r1, [r7, #0]
    char buf[5];
    buf[0] = ESC;
 800ff02:	231b      	movs	r3, #27
 800ff04:	723b      	strb	r3, [r7, #8]
    buf[1] = '[';
<<<<<<< HEAD
 800ff06:	235b      	movs	r3, #91	; 0x5b
 800ff08:	727b      	strb	r3, [r7, #9]
    buf[2] = '0' + (n / 10);
 800ff0a:	683b      	ldr	r3, [r7, #0]
 800ff0c:	4a14      	ldr	r2, [pc, #80]	; (800ff60 <vtsend_cursor_forward+0x68>)
=======
 800ff06:	235b      	movs	r3, #91	@ 0x5b
 800ff08:	727b      	strb	r3, [r7, #9]
    buf[2] = '0' + (n / 10);
 800ff0a:	683b      	ldr	r3, [r7, #0]
 800ff0c:	4a14      	ldr	r2, [pc, #80]	@ (800ff60 <vtsend_cursor_forward+0x68>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ff0e:	fb82 1203 	smull	r1, r2, r2, r3
 800ff12:	1092      	asrs	r2, r2, #2
 800ff14:	17db      	asrs	r3, r3, #31
 800ff16:	1ad3      	subs	r3, r2, r3
 800ff18:	b2db      	uxtb	r3, r3
<<<<<<< HEAD
 800ff1a:	3330      	adds	r3, #48	; 0x30
=======
 800ff1a:	3330      	adds	r3, #48	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ff1c:	b2db      	uxtb	r3, r3
 800ff1e:	72bb      	strb	r3, [r7, #10]
    buf[3] = '0' + (n % 10);
 800ff20:	683a      	ldr	r2, [r7, #0]
<<<<<<< HEAD
 800ff22:	4b0f      	ldr	r3, [pc, #60]	; (800ff60 <vtsend_cursor_forward+0x68>)
=======
 800ff22:	4b0f      	ldr	r3, [pc, #60]	@ (800ff60 <vtsend_cursor_forward+0x68>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ff24:	fb83 1302 	smull	r1, r3, r3, r2
 800ff28:	1099      	asrs	r1, r3, #2
 800ff2a:	17d3      	asrs	r3, r2, #31
 800ff2c:	1ac9      	subs	r1, r1, r3
 800ff2e:	460b      	mov	r3, r1
 800ff30:	009b      	lsls	r3, r3, #2
 800ff32:	440b      	add	r3, r1
 800ff34:	005b      	lsls	r3, r3, #1
 800ff36:	1ad1      	subs	r1, r2, r3
 800ff38:	b2cb      	uxtb	r3, r1
<<<<<<< HEAD
 800ff3a:	3330      	adds	r3, #48	; 0x30
 800ff3c:	b2db      	uxtb	r3, r3
 800ff3e:	72fb      	strb	r3, [r7, #11]
    buf[4] = 'C';
 800ff40:	2343      	movs	r3, #67	; 0x43
=======
 800ff3a:	3330      	adds	r3, #48	@ 0x30
 800ff3c:	b2db      	uxtb	r3, r3
 800ff3e:	72fb      	strb	r3, [r7, #11]
    buf[4] = 'C';
 800ff40:	2343      	movs	r3, #67	@ 0x43
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ff42:	733b      	strb	r3, [r7, #12]
    UART_WRITE(p, buf, sizeof(buf));
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	681b      	ldr	r3, [r3, #0]
 800ff48:	687a      	ldr	r2, [r7, #4]
 800ff4a:	6852      	ldr	r2, [r2, #4]
 800ff4c:	f107 0008 	add.w	r0, r7, #8
 800ff50:	2105      	movs	r1, #5
 800ff52:	4798      	blx	r3
    return 0;
 800ff54:	2300      	movs	r3, #0
}
 800ff56:	4618      	mov	r0, r3
 800ff58:	3710      	adds	r7, #16
 800ff5a:	46bd      	mov	sp, r7
 800ff5c:	bd80      	pop	{r7, pc}
 800ff5e:	bf00      	nop
 800ff60:	66666667 	.word	0x66666667

0800ff64 <vtsend_cursor_backward>:

int vtsend_cursor_backward(vtsend_t *p, const int n)
{
 800ff64:	b580      	push	{r7, lr}
 800ff66:	b084      	sub	sp, #16
 800ff68:	af00      	add	r7, sp, #0
 800ff6a:	6078      	str	r0, [r7, #4]
 800ff6c:	6039      	str	r1, [r7, #0]
    char buf[5];
    buf[0] = ESC;
 800ff6e:	231b      	movs	r3, #27
 800ff70:	723b      	strb	r3, [r7, #8]
    buf[1] = '[';
<<<<<<< HEAD
 800ff72:	235b      	movs	r3, #91	; 0x5b
 800ff74:	727b      	strb	r3, [r7, #9]
    buf[2] = '0' + (n / 10);
 800ff76:	683b      	ldr	r3, [r7, #0]
 800ff78:	4a14      	ldr	r2, [pc, #80]	; (800ffcc <vtsend_cursor_backward+0x68>)
=======
 800ff72:	235b      	movs	r3, #91	@ 0x5b
 800ff74:	727b      	strb	r3, [r7, #9]
    buf[2] = '0' + (n / 10);
 800ff76:	683b      	ldr	r3, [r7, #0]
 800ff78:	4a14      	ldr	r2, [pc, #80]	@ (800ffcc <vtsend_cursor_backward+0x68>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ff7a:	fb82 1203 	smull	r1, r2, r2, r3
 800ff7e:	1092      	asrs	r2, r2, #2
 800ff80:	17db      	asrs	r3, r3, #31
 800ff82:	1ad3      	subs	r3, r2, r3
 800ff84:	b2db      	uxtb	r3, r3
<<<<<<< HEAD
 800ff86:	3330      	adds	r3, #48	; 0x30
=======
 800ff86:	3330      	adds	r3, #48	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ff88:	b2db      	uxtb	r3, r3
 800ff8a:	72bb      	strb	r3, [r7, #10]
    buf[3] = '0' + (n % 10);
 800ff8c:	683a      	ldr	r2, [r7, #0]
<<<<<<< HEAD
 800ff8e:	4b0f      	ldr	r3, [pc, #60]	; (800ffcc <vtsend_cursor_backward+0x68>)
=======
 800ff8e:	4b0f      	ldr	r3, [pc, #60]	@ (800ffcc <vtsend_cursor_backward+0x68>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ff90:	fb83 1302 	smull	r1, r3, r3, r2
 800ff94:	1099      	asrs	r1, r3, #2
 800ff96:	17d3      	asrs	r3, r2, #31
 800ff98:	1ac9      	subs	r1, r1, r3
 800ff9a:	460b      	mov	r3, r1
 800ff9c:	009b      	lsls	r3, r3, #2
 800ff9e:	440b      	add	r3, r1
 800ffa0:	005b      	lsls	r3, r3, #1
 800ffa2:	1ad1      	subs	r1, r2, r3
 800ffa4:	b2cb      	uxtb	r3, r1
<<<<<<< HEAD
 800ffa6:	3330      	adds	r3, #48	; 0x30
 800ffa8:	b2db      	uxtb	r3, r3
 800ffaa:	72fb      	strb	r3, [r7, #11]
    buf[4] = 'D';
 800ffac:	2344      	movs	r3, #68	; 0x44
=======
 800ffa6:	3330      	adds	r3, #48	@ 0x30
 800ffa8:	b2db      	uxtb	r3, r3
 800ffaa:	72fb      	strb	r3, [r7, #11]
    buf[4] = 'D';
 800ffac:	2344      	movs	r3, #68	@ 0x44
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ffae:	733b      	strb	r3, [r7, #12]
    UART_WRITE(p, buf, sizeof(buf));
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	681b      	ldr	r3, [r3, #0]
 800ffb4:	687a      	ldr	r2, [r7, #4]
 800ffb6:	6852      	ldr	r2, [r2, #4]
 800ffb8:	f107 0008 	add.w	r0, r7, #8
 800ffbc:	2105      	movs	r1, #5
 800ffbe:	4798      	blx	r3
    return 0;
 800ffc0:	2300      	movs	r3, #0
}
 800ffc2:	4618      	mov	r0, r3
 800ffc4:	3710      	adds	r7, #16
 800ffc6:	46bd      	mov	sp, r7
 800ffc8:	bd80      	pop	{r7, pc}
 800ffca:	bf00      	nop
 800ffcc:	66666667 	.word	0x66666667

0800ffd0 <vtsend_erase_line>:
    UART_WRITE(p, buf, sizeof(buf));
    return 0;
}

int vtsend_erase_line(vtsend_t *p)
{
 800ffd0:	b580      	push	{r7, lr}
 800ffd2:	b084      	sub	sp, #16
 800ffd4:	af00      	add	r7, sp, #0
 800ffd6:	6078      	str	r0, [r7, #4]
    char buf[4];
    buf[0] = ESC;
 800ffd8:	231b      	movs	r3, #27
 800ffda:	733b      	strb	r3, [r7, #12]
    buf[1] = '[';
<<<<<<< HEAD
 800ffdc:	235b      	movs	r3, #91	; 0x5b
 800ffde:	737b      	strb	r3, [r7, #13]
    buf[2] = '2';
 800ffe0:	2332      	movs	r3, #50	; 0x32
 800ffe2:	73bb      	strb	r3, [r7, #14]
    buf[3] = 'K';
 800ffe4:	234b      	movs	r3, #75	; 0x4b
=======
 800ffdc:	235b      	movs	r3, #91	@ 0x5b
 800ffde:	737b      	strb	r3, [r7, #13]
    buf[2] = '2';
 800ffe0:	2332      	movs	r3, #50	@ 0x32
 800ffe2:	73bb      	strb	r3, [r7, #14]
    buf[3] = 'K';
 800ffe4:	234b      	movs	r3, #75	@ 0x4b
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 800ffe6:	73fb      	strb	r3, [r7, #15]
    UART_WRITE(p, buf, sizeof(buf));
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	681b      	ldr	r3, [r3, #0]
 800ffec:	687a      	ldr	r2, [r7, #4]
 800ffee:	6852      	ldr	r2, [r2, #4]
 800fff0:	f107 000c 	add.w	r0, r7, #12
 800fff4:	2104      	movs	r1, #4
 800fff6:	4798      	blx	r3
    return 0;
 800fff8:	2300      	movs	r3, #0
}
 800fffa:	4618      	mov	r0, r3
 800fffc:	3710      	adds	r7, #16
 800fffe:	46bd      	mov	sp, r7
 8010000:	bd80      	pop	{r7, pc}

08010002 <ntopt_get_count>:
 * @brief Get the sentence count of the given text string.
 * @param str A text string.
 * @return Count of the given sentence.
 */
static int ntopt_get_count(const char *str)
{
 8010002:	b480      	push	{r7}
 8010004:	b087      	sub	sp, #28
 8010006:	af00      	add	r7, sp, #0
 8010008:	6078      	str	r0, [r7, #4]
    int cnt = 0;
 801000a:	2300      	movs	r3, #0
 801000c:	617b      	str	r3, [r7, #20]
    int wc = 0;
 801000e:	2300      	movs	r3, #0
 8010010:	613b      	str	r3, [r7, #16]
    char *p = (char *)str;
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	60fb      	str	r3, [r7, #12]
    while (*p) {
 8010016:	e022      	b.n	801005e <ntopt_get_count+0x5c>
        if (!IS_DELIM(*p)) {
 8010018:	68fb      	ldr	r3, [r7, #12]
 801001a:	781b      	ldrb	r3, [r3, #0]
 801001c:	2b0d      	cmp	r3, #13
 801001e:	d019      	beq.n	8010054 <ntopt_get_count+0x52>
 8010020:	68fb      	ldr	r3, [r7, #12]
 8010022:	781b      	ldrb	r3, [r3, #0]
 8010024:	2b0a      	cmp	r3, #10
 8010026:	d015      	beq.n	8010054 <ntopt_get_count+0x52>
 8010028:	68fb      	ldr	r3, [r7, #12]
 801002a:	781b      	ldrb	r3, [r3, #0]
 801002c:	2b09      	cmp	r3, #9
 801002e:	d011      	beq.n	8010054 <ntopt_get_count+0x52>
 8010030:	68fb      	ldr	r3, [r7, #12]
 8010032:	781b      	ldrb	r3, [r3, #0]
 8010034:	2b00      	cmp	r3, #0
 8010036:	d00d      	beq.n	8010054 <ntopt_get_count+0x52>
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	781b      	ldrb	r3, [r3, #0]
 801003c:	2b20      	cmp	r3, #32
 801003e:	d009      	beq.n	8010054 <ntopt_get_count+0x52>
            wc++;
 8010040:	693b      	ldr	r3, [r7, #16]
 8010042:	3301      	adds	r3, #1
 8010044:	613b      	str	r3, [r7, #16]
            if (wc == 1) {
 8010046:	693b      	ldr	r3, [r7, #16]
 8010048:	2b01      	cmp	r3, #1
 801004a:	d105      	bne.n	8010058 <ntopt_get_count+0x56>
                cnt++;
 801004c:	697b      	ldr	r3, [r7, #20]
 801004e:	3301      	adds	r3, #1
 8010050:	617b      	str	r3, [r7, #20]
            if (wc == 1) {
 8010052:	e001      	b.n	8010058 <ntopt_get_count+0x56>
            }
        } else {
            wc = 0;
 8010054:	2300      	movs	r3, #0
 8010056:	613b      	str	r3, [r7, #16]
        }
        p++;
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	3301      	adds	r3, #1
 801005c:	60fb      	str	r3, [r7, #12]
    while (*p) {
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	781b      	ldrb	r3, [r3, #0]
 8010062:	2b00      	cmp	r3, #0
 8010064:	d1d8      	bne.n	8010018 <ntopt_get_count+0x16>
    }
    return cnt;
 8010066:	697b      	ldr	r3, [r7, #20]
}
 8010068:	4618      	mov	r0, r3
 801006a:	371c      	adds	r7, #28
 801006c:	46bd      	mov	sp, r7
 801006e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010072:	4770      	bx	lr

08010074 <ntopt_get_text>:
 * @retval !NULL Success. The pointer to the buffer.
 * @retval NULL Failure.
 */
static char *ntopt_get_text(
        const char *str, const int n, char *buf, int siz, int *len)
{
 8010074:	b480      	push	{r7}
<<<<<<< HEAD
 8010076:	b08b      	sub	sp, #44	; 0x2c
=======
 8010076:	b08b      	sub	sp, #44	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010078:	af00      	add	r7, sp, #0
 801007a:	60f8      	str	r0, [r7, #12]
 801007c:	60b9      	str	r1, [r7, #8]
 801007e:	607a      	str	r2, [r7, #4]
 8010080:	603b      	str	r3, [r7, #0]
    int cnt = 0;
 8010082:	2300      	movs	r3, #0
<<<<<<< HEAD
 8010084:	627b      	str	r3, [r7, #36]	; 0x24
=======
 8010084:	627b      	str	r3, [r7, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    int wc = 0;
 8010086:	2300      	movs	r3, #0
 8010088:	623b      	str	r3, [r7, #32]
    char *p = (char *)str;
 801008a:	68fb      	ldr	r3, [r7, #12]
 801008c:	61fb      	str	r3, [r7, #28]
    *len = 0;
<<<<<<< HEAD
 801008e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
=======
 801008e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010090:	2200      	movs	r2, #0
 8010092:	601a      	str	r2, [r3, #0]
    while (*p) {
 8010094:	e05a      	b.n	801014c <ntopt_get_text+0xd8>
        if (!IS_DELIM(*p)) {
 8010096:	69fb      	ldr	r3, [r7, #28]
 8010098:	781b      	ldrb	r3, [r3, #0]
 801009a:	2b0d      	cmp	r3, #13
 801009c:	d051      	beq.n	8010142 <ntopt_get_text+0xce>
 801009e:	69fb      	ldr	r3, [r7, #28]
 80100a0:	781b      	ldrb	r3, [r3, #0]
 80100a2:	2b0a      	cmp	r3, #10
 80100a4:	d04d      	beq.n	8010142 <ntopt_get_text+0xce>
 80100a6:	69fb      	ldr	r3, [r7, #28]
 80100a8:	781b      	ldrb	r3, [r3, #0]
 80100aa:	2b09      	cmp	r3, #9
 80100ac:	d049      	beq.n	8010142 <ntopt_get_text+0xce>
 80100ae:	69fb      	ldr	r3, [r7, #28]
 80100b0:	781b      	ldrb	r3, [r3, #0]
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d045      	beq.n	8010142 <ntopt_get_text+0xce>
 80100b6:	69fb      	ldr	r3, [r7, #28]
 80100b8:	781b      	ldrb	r3, [r3, #0]
 80100ba:	2b20      	cmp	r3, #32
 80100bc:	d041      	beq.n	8010142 <ntopt_get_text+0xce>
            wc++;
 80100be:	6a3b      	ldr	r3, [r7, #32]
 80100c0:	3301      	adds	r3, #1
 80100c2:	623b      	str	r3, [r7, #32]
            if (wc == 1) {
 80100c4:	6a3b      	ldr	r3, [r7, #32]
 80100c6:	2b01      	cmp	r3, #1
 80100c8:	d13d      	bne.n	8010146 <ntopt_get_text+0xd2>
                if (cnt == n) {
<<<<<<< HEAD
 80100ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
=======
 80100ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80100cc:	68bb      	ldr	r3, [r7, #8]
 80100ce:	429a      	cmp	r2, r3
 80100d0:	d133      	bne.n	801013a <ntopt_get_text+0xc6>
                    char *des = buf;
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	61bb      	str	r3, [r7, #24]
                    int cc = 0;
 80100d6:	2300      	movs	r3, #0
 80100d8:	617b      	str	r3, [r7, #20]
                    while (!IS_DELIM(*p)) {
 80100da:	e010      	b.n	80100fe <ntopt_get_text+0x8a>
                        cc++;
 80100dc:	697b      	ldr	r3, [r7, #20]
 80100de:	3301      	adds	r3, #1
 80100e0:	617b      	str	r3, [r7, #20]
                        if (siz <= cc) {
 80100e2:	683a      	ldr	r2, [r7, #0]
 80100e4:	697b      	ldr	r3, [r7, #20]
 80100e6:	429a      	cmp	r2, r3
 80100e8:	dd1e      	ble.n	8010128 <ntopt_get_text+0xb4>
                            break;
                        }
                        *des = *p;
 80100ea:	69fb      	ldr	r3, [r7, #28]
 80100ec:	781a      	ldrb	r2, [r3, #0]
 80100ee:	69bb      	ldr	r3, [r7, #24]
 80100f0:	701a      	strb	r2, [r3, #0]
                        des++;
 80100f2:	69bb      	ldr	r3, [r7, #24]
 80100f4:	3301      	adds	r3, #1
 80100f6:	61bb      	str	r3, [r7, #24]
                        p++;
 80100f8:	69fb      	ldr	r3, [r7, #28]
 80100fa:	3301      	adds	r3, #1
 80100fc:	61fb      	str	r3, [r7, #28]
                    while (!IS_DELIM(*p)) {
 80100fe:	69fb      	ldr	r3, [r7, #28]
 8010100:	781b      	ldrb	r3, [r3, #0]
 8010102:	2b0d      	cmp	r3, #13
 8010104:	d011      	beq.n	801012a <ntopt_get_text+0xb6>
 8010106:	69fb      	ldr	r3, [r7, #28]
 8010108:	781b      	ldrb	r3, [r3, #0]
 801010a:	2b0a      	cmp	r3, #10
 801010c:	d00d      	beq.n	801012a <ntopt_get_text+0xb6>
 801010e:	69fb      	ldr	r3, [r7, #28]
 8010110:	781b      	ldrb	r3, [r3, #0]
 8010112:	2b09      	cmp	r3, #9
 8010114:	d009      	beq.n	801012a <ntopt_get_text+0xb6>
 8010116:	69fb      	ldr	r3, [r7, #28]
 8010118:	781b      	ldrb	r3, [r3, #0]
 801011a:	2b00      	cmp	r3, #0
 801011c:	d005      	beq.n	801012a <ntopt_get_text+0xb6>
 801011e:	69fb      	ldr	r3, [r7, #28]
 8010120:	781b      	ldrb	r3, [r3, #0]
 8010122:	2b20      	cmp	r3, #32
 8010124:	d1da      	bne.n	80100dc <ntopt_get_text+0x68>
 8010126:	e000      	b.n	801012a <ntopt_get_text+0xb6>
                            break;
 8010128:	bf00      	nop
                    }
                    *des = '\0';
 801012a:	69bb      	ldr	r3, [r7, #24]
 801012c:	2200      	movs	r2, #0
 801012e:	701a      	strb	r2, [r3, #0]
                    *len = cc;
<<<<<<< HEAD
 8010130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
=======
 8010130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010132:	697a      	ldr	r2, [r7, #20]
 8010134:	601a      	str	r2, [r3, #0]
                    return buf;
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	e00d      	b.n	8010156 <ntopt_get_text+0xe2>
                }
                cnt++;
<<<<<<< HEAD
 801013a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801013c:	3301      	adds	r3, #1
 801013e:	627b      	str	r3, [r7, #36]	; 0x24
=======
 801013a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801013c:	3301      	adds	r3, #1
 801013e:	627b      	str	r3, [r7, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
            if (wc == 1) {
 8010140:	e001      	b.n	8010146 <ntopt_get_text+0xd2>
            }
        } else {
            wc = 0;
 8010142:	2300      	movs	r3, #0
 8010144:	623b      	str	r3, [r7, #32]
        }
        p++;
 8010146:	69fb      	ldr	r3, [r7, #28]
 8010148:	3301      	adds	r3, #1
 801014a:	61fb      	str	r3, [r7, #28]
    while (*p) {
 801014c:	69fb      	ldr	r3, [r7, #28]
 801014e:	781b      	ldrb	r3, [r3, #0]
 8010150:	2b00      	cmp	r3, #0
 8010152:	d1a0      	bne.n	8010096 <ntopt_get_text+0x22>
    }
    return (char *)0;
 8010154:	2300      	movs	r3, #0
}
 8010156:	4618      	mov	r0, r3
<<<<<<< HEAD
 8010158:	372c      	adds	r7, #44	; 0x2c
=======
 8010158:	372c      	adds	r7, #44	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801015a:	46bd      	mov	sp, r7
 801015c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010160:	4770      	bx	lr

08010162 <ntopt_parse>:
 * @param func The callback function.
 * @param extobj An external object for the callback function.
 * @return The return value from the callback.
 */
int ntopt_parse(const char *str, NTOPT_CALLBACK func, void *extobj)
{
 8010162:	b580      	push	{r7, lr}
<<<<<<< HEAD
 8010164:	b0bc      	sub	sp, #240	; 0xf0
=======
 8010164:	b0bc      	sub	sp, #240	@ 0xf0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010166:	af02      	add	r7, sp, #8
 8010168:	60f8      	str	r0, [r7, #12]
 801016a:	60b9      	str	r1, [r7, #8]
 801016c:	607a      	str	r2, [r7, #4]
    char *argvp[NTOPT_TEXT_MAXARGS];
    int i;
    int total;
    char *p;

    argc = ntopt_get_count(str);
 801016e:	68f8      	ldr	r0, [r7, #12]
 8010170:	f7ff ff47 	bl	8010002 <ntopt_get_count>
<<<<<<< HEAD
 8010174:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
    if (NTOPT_TEXT_MAXARGS <= argc) {
 8010178:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
=======
 8010174:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
    if (NTOPT_TEXT_MAXARGS <= argc) {
 8010178:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801017c:	2b1f      	cmp	r3, #31
 801017e:	dd02      	ble.n	8010186 <ntopt_parse+0x24>
        argc = NTOPT_TEXT_MAXARGS;
 8010180:	2320      	movs	r3, #32
<<<<<<< HEAD
 8010182:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
=======
 8010182:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    }

    total = 0;
 8010186:	2300      	movs	r3, #0
<<<<<<< HEAD
 8010188:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    p = &argv[0];
 801018c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8010190:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    for (i = 0; i < argc; i++) {
 8010194:	2300      	movs	r3, #0
 8010196:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 801019a:	e02f      	b.n	80101fc <ntopt_parse+0x9a>
        int len;
        argvp[i] = ntopt_get_text(
 801019c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80101a0:	f1c3 0240 	rsb	r2, r3, #64	; 0x40
 80101a4:	f107 0314 	add.w	r3, r7, #20
 80101a8:	9300      	str	r3, [sp, #0]
 80101aa:	4613      	mov	r3, r2
 80101ac:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 80101b0:	f8d7 10e0 	ldr.w	r1, [r7, #224]	; 0xe0
 80101b4:	68f8      	ldr	r0, [r7, #12]
 80101b6:	f7ff ff5d 	bl	8010074 <ntopt_get_text>
 80101ba:	4602      	mov	r2, r0
 80101bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80101c0:	009b      	lsls	r3, r3, #2
 80101c2:	33e8      	adds	r3, #232	; 0xe8
=======
 8010188:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    p = &argv[0];
 801018c:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8010190:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    for (i = 0; i < argc; i++) {
 8010194:	2300      	movs	r3, #0
 8010196:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 801019a:	e02f      	b.n	80101fc <ntopt_parse+0x9a>
        int len;
        argvp[i] = ntopt_get_text(
 801019c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80101a0:	f1c3 0240 	rsb	r2, r3, #64	@ 0x40
 80101a4:	f107 0314 	add.w	r3, r7, #20
 80101a8:	9300      	str	r3, [sp, #0]
 80101aa:	4613      	mov	r3, r2
 80101ac:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 80101b0:	f8d7 10e0 	ldr.w	r1, [r7, #224]	@ 0xe0
 80101b4:	68f8      	ldr	r0, [r7, #12]
 80101b6:	f7ff ff5d 	bl	8010074 <ntopt_get_text>
 80101ba:	4602      	mov	r2, r0
 80101bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80101c0:	009b      	lsls	r3, r3, #2
 80101c2:	33e8      	adds	r3, #232	@ 0xe8
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80101c4:	443b      	add	r3, r7
 80101c6:	f843 2cd0 	str.w	r2, [r3, #-208]
                str, i, p, NTOPT_TEXT_MAXLEN - total, &len);
        if (total + len + 1 < NTOPT_TEXT_MAXLEN) {
 80101ca:	697a      	ldr	r2, [r7, #20]
<<<<<<< HEAD
 80101cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80101d0:	4413      	add	r3, r2
 80101d2:	2b3e      	cmp	r3, #62	; 0x3e
=======
 80101cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80101d0:	4413      	add	r3, r2
 80101d2:	2b3e      	cmp	r3, #62	@ 0x3e
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80101d4:	dc19      	bgt.n	801020a <ntopt_parse+0xa8>
            p += len + 1;
 80101d6:	697b      	ldr	r3, [r7, #20]
 80101d8:	3301      	adds	r3, #1
<<<<<<< HEAD
 80101da:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 80101de:	4413      	add	r3, r2
 80101e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
            total += len + 1;
 80101e4:	697b      	ldr	r3, [r7, #20]
 80101e6:	3301      	adds	r3, #1
 80101e8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80101ec:	4413      	add	r3, r2
 80101ee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    for (i = 0; i < argc; i++) {
 80101f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80101f6:	3301      	adds	r3, #1
 80101f8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80101fc:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8010200:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
=======
 80101da:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 80101de:	4413      	add	r3, r2
 80101e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
            total += len + 1;
 80101e4:	697b      	ldr	r3, [r7, #20]
 80101e6:	3301      	adds	r3, #1
 80101e8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80101ec:	4413      	add	r3, r2
 80101ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    for (i = 0; i < argc; i++) {
 80101f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80101f6:	3301      	adds	r3, #1
 80101f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80101fc:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8010200:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010204:	429a      	cmp	r2, r3
 8010206:	dbc9      	blt.n	801019c <ntopt_parse+0x3a>
 8010208:	e000      	b.n	801020c <ntopt_parse+0xaa>
        } else {
            break;
 801020a:	bf00      	nop
        }
    }

    return func(argc, &argvp[0], extobj);
 801020c:	f107 0118 	add.w	r1, r7, #24
 8010210:	68bb      	ldr	r3, [r7, #8]
 8010212:	687a      	ldr	r2, [r7, #4]
<<<<<<< HEAD
 8010214:	f8d7 00e4 	ldr.w	r0, [r7, #228]	; 0xe4
=======
 8010214:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010218:	4798      	blx	r3
 801021a:	4603      	mov	r3, r0
}
 801021c:	4618      	mov	r0, r3
<<<<<<< HEAD
 801021e:	37e8      	adds	r7, #232	; 0xe8
=======
 801021e:	37e8      	adds	r7, #232	@ 0xe8
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010220:	46bd      	mov	sp, r7
 8010222:	bd80      	pop	{r7, pc}

08010224 <Battery_GetVoltage>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
float Battery_GetVoltage( void )
{
 8010224:	b580      	push	{r7, lr}
 8010226:	af00      	add	r7, sp, #0
	return (BATTERY_REFERENCE * (20.f / 10.f) * (float)Sensor_GetBatteryValue()) / 4096.f;
 8010228:	f000 fce2 	bl	8010bf0 <Sensor_GetBatteryValue>
 801022c:	4603      	mov	r3, r0
 801022e:	ee07 3a90 	vmov	s15, r3
 8010232:	eef8 7a67 	vcvt.f32.u32	s15, s15
<<<<<<< HEAD
 8010236:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 801023a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801023e:	ed9f 7a04 	vldr	s14, [pc, #16]	; 8010250 <Battery_GetVoltage+0x2c>
=======
 8010236:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 801023a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801023e:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 8010250 <Battery_GetVoltage+0x2c>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010242:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8010246:	eef0 7a66 	vmov.f32	s15, s13
}
 801024a:	eeb0 0a67 	vmov.f32	s0, s15
 801024e:	bd80      	pop	{r7, pc}
 8010250:	45800000 	.word	0x45800000

08010254 <Communicate_Receice1byte>:
	HAL_UART_Receive( &huart1, (uint8_t*)data, sizeof(data), 1 );
	return (*data);
}

uint8_t Communicate_Receice1byte( void )
{
 8010254:	b480      	push	{r7}
 8010256:	b083      	sub	sp, #12
 8010258:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 801025a:	b672      	cpsid	i
}
 801025c:	bf00      	nop

	// 
	__disable_irq();

	// head
	rx_buffer.head = TRX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER( huart1.hdmarx );
<<<<<<< HEAD
 801025e:	4b19      	ldr	r3, [pc, #100]	; (80102c4 <Communicate_Receice1byte+0x70>)
 8010260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010262:	681b      	ldr	r3, [r3, #0]
 8010264:	685b      	ldr	r3, [r3, #4]
 8010266:	b29b      	uxth	r3, r3
 8010268:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 801026c:	b29a      	uxth	r2, r3
 801026e:	4b16      	ldr	r3, [pc, #88]	; (80102c8 <Communicate_Receice1byte+0x74>)
=======
 801025e:	4b19      	ldr	r3, [pc, #100]	@ (80102c4 <Communicate_Receice1byte+0x70>)
 8010260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010262:	681b      	ldr	r3, [r3, #0]
 8010264:	685b      	ldr	r3, [r3, #4]
 8010266:	b29b      	uxth	r3, r3
 8010268:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 801026c:	b29a      	uxth	r2, r3
 801026e:	4b16      	ldr	r3, [pc, #88]	@ (80102c8 <Communicate_Receice1byte+0x74>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010270:	801a      	strh	r2, [r3, #0]

	// 
	if( rx_buffer.head == rx_buffer.tail ) {
<<<<<<< HEAD
 8010272:	4b15      	ldr	r3, [pc, #84]	; (80102c8 <Communicate_Receice1byte+0x74>)
 8010274:	881b      	ldrh	r3, [r3, #0]
 8010276:	b29a      	uxth	r2, r3
 8010278:	4b13      	ldr	r3, [pc, #76]	; (80102c8 <Communicate_Receice1byte+0x74>)
=======
 8010272:	4b15      	ldr	r3, [pc, #84]	@ (80102c8 <Communicate_Receice1byte+0x74>)
 8010274:	881b      	ldrh	r3, [r3, #0]
 8010276:	b29a      	uxth	r2, r3
 8010278:	4b13      	ldr	r3, [pc, #76]	@ (80102c8 <Communicate_Receice1byte+0x74>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801027a:	885b      	ldrh	r3, [r3, #2]
 801027c:	b29b      	uxth	r3, r3
 801027e:	429a      	cmp	r2, r3
 8010280:	d103      	bne.n	801028a <Communicate_Receice1byte+0x36>
  __ASM volatile ("cpsie i" : : : "memory");
 8010282:	b662      	cpsie	i
}
 8010284:	bf00      	nop
		// 
		__enable_irq();

		return '\0';
 8010286:	2300      	movs	r3, #0
 8010288:	e016      	b.n	80102b8 <Communicate_Receice1byte+0x64>
	} else;

	// 
	char ch;
	ch = rx_buffer.data[rx_buffer.tail++];
<<<<<<< HEAD
 801028a:	4b0f      	ldr	r3, [pc, #60]	; (80102c8 <Communicate_Receice1byte+0x74>)
=======
 801028a:	4b0f      	ldr	r3, [pc, #60]	@ (80102c8 <Communicate_Receice1byte+0x74>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801028c:	885b      	ldrh	r3, [r3, #2]
 801028e:	b29b      	uxth	r3, r3
 8010290:	1c5a      	adds	r2, r3, #1
 8010292:	b291      	uxth	r1, r2
<<<<<<< HEAD
 8010294:	4a0c      	ldr	r2, [pc, #48]	; (80102c8 <Communicate_Receice1byte+0x74>)
 8010296:	8051      	strh	r1, [r2, #2]
 8010298:	461a      	mov	r2, r3
 801029a:	4b0b      	ldr	r3, [pc, #44]	; (80102c8 <Communicate_Receice1byte+0x74>)
=======
 8010294:	4a0c      	ldr	r2, [pc, #48]	@ (80102c8 <Communicate_Receice1byte+0x74>)
 8010296:	8051      	strh	r1, [r2, #2]
 8010298:	461a      	mov	r2, r3
 801029a:	4b0b      	ldr	r3, [pc, #44]	@ (80102c8 <Communicate_Receice1byte+0x74>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801029c:	4413      	add	r3, r2
 801029e:	799b      	ldrb	r3, [r3, #6]
 80102a0:	71fb      	strb	r3, [r7, #7]
	if( rx_buffer.tail == TRX_BUFFER_SIZE ) rx_buffer.tail = 0;
<<<<<<< HEAD
 80102a2:	4b09      	ldr	r3, [pc, #36]	; (80102c8 <Communicate_Receice1byte+0x74>)
 80102a4:	885b      	ldrh	r3, [r3, #2]
 80102a6:	b29b      	uxth	r3, r3
 80102a8:	2b80      	cmp	r3, #128	; 0x80
 80102aa:	d102      	bne.n	80102b2 <Communicate_Receice1byte+0x5e>
 80102ac:	4b06      	ldr	r3, [pc, #24]	; (80102c8 <Communicate_Receice1byte+0x74>)
=======
 80102a2:	4b09      	ldr	r3, [pc, #36]	@ (80102c8 <Communicate_Receice1byte+0x74>)
 80102a4:	885b      	ldrh	r3, [r3, #2]
 80102a6:	b29b      	uxth	r3, r3
 80102a8:	2b80      	cmp	r3, #128	@ 0x80
 80102aa:	d102      	bne.n	80102b2 <Communicate_Receice1byte+0x5e>
 80102ac:	4b06      	ldr	r3, [pc, #24]	@ (80102c8 <Communicate_Receice1byte+0x74>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80102ae:	2200      	movs	r2, #0
 80102b0:	805a      	strh	r2, [r3, #2]
  __ASM volatile ("cpsie i" : : : "memory");
 80102b2:	b662      	cpsie	i
}
 80102b4:	bf00      	nop

	// 
	__enable_irq();

	return ch;
 80102b6:	79fb      	ldrb	r3, [r7, #7]
}
 80102b8:	4618      	mov	r0, r3
 80102ba:	370c      	adds	r7, #12
 80102bc:	46bd      	mov	sp, r7
 80102be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102c2:	4770      	bx	lr
 80102c4:	200005e0 	.word	0x200005e0
 80102c8:	20000770 	.word	0x20000770

080102cc <Communicate_ClearReceiveBuffer>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
void Communicate_ClearReceiveBuffer( void )
{
 80102cc:	b580      	push	{r7, lr}
 80102ce:	af00      	add	r7, sp, #0
	while(Communicate_Receice1byte() != '\0');
 80102d0:	bf00      	nop
 80102d2:	f7ff ffbf 	bl	8010254 <Communicate_Receice1byte>
 80102d6:	4603      	mov	r3, r0
 80102d8:	2b00      	cmp	r3, #0
 80102da:	d1fa      	bne.n	80102d2 <Communicate_ClearReceiveBuffer+0x6>
}
 80102dc:	bf00      	nop
 80102de:	bf00      	nop
 80102e0:	bd80      	pop	{r7, pc}
	...

080102e4 <Communicate_Transmit1byte>:
{
	HAL_UART_Transmit( &huart1, &ch, 1, 1 );
}

void Communicate_Transmit1byte( uint8_t ch )
{
 80102e4:	b580      	push	{r7, lr}
 80102e6:	b084      	sub	sp, #16
 80102e8:	af00      	add	r7, sp, #0
 80102ea:	4603      	mov	r3, r0
 80102ec:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 80102ee:	b672      	cpsid	i
}
 80102f0:	bf00      	nop
	while(1) {
		// 
		__disable_irq();

		// DMAC
		HAL_UART_AbortTransmit( &huart1 );
<<<<<<< HEAD
 80102f2:	483b      	ldr	r0, [pc, #236]	; (80103e0 <Communicate_Transmit1byte+0xfc>)
=======
 80102f2:	483b      	ldr	r0, [pc, #236]	@ (80103e0 <Communicate_Transmit1byte+0xfc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80102f4:	f7fd fe8e 	bl	800e014 <HAL_UART_AbortTransmit>

		// 
		tx_buffer.remain = __HAL_DMA_GET_COUNTER( huart1.hdmatx );
<<<<<<< HEAD
 80102f8:	4b39      	ldr	r3, [pc, #228]	; (80103e0 <Communicate_Transmit1byte+0xfc>)
 80102fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80102fc:	681b      	ldr	r3, [r3, #0]
 80102fe:	685b      	ldr	r3, [r3, #4]
 8010300:	b29a      	uxth	r2, r3
 8010302:	4b38      	ldr	r3, [pc, #224]	; (80103e4 <Communicate_Transmit1byte+0x100>)
=======
 80102f8:	4b39      	ldr	r3, [pc, #228]	@ (80103e0 <Communicate_Transmit1byte+0xfc>)
 80102fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80102fc:	681b      	ldr	r3, [r3, #0]
 80102fe:	685b      	ldr	r3, [r3, #4]
 8010300:	b29a      	uxth	r2, r3
 8010302:	4b38      	ldr	r3, [pc, #224]	@ (80103e4 <Communicate_Transmit1byte+0x100>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010304:	809a      	strh	r2, [r3, #4]

		// 
		if( tx_buffer.remain != TRX_BUFFER_SIZE ) break;
<<<<<<< HEAD
 8010306:	4b37      	ldr	r3, [pc, #220]	; (80103e4 <Communicate_Transmit1byte+0x100>)
 8010308:	889b      	ldrh	r3, [r3, #4]
 801030a:	b29b      	uxth	r3, r3
 801030c:	2b80      	cmp	r3, #128	; 0x80
=======
 8010306:	4b37      	ldr	r3, [pc, #220]	@ (80103e4 <Communicate_Transmit1byte+0x100>)
 8010308:	889b      	ldrh	r3, [r3, #4]
 801030a:	b29b      	uxth	r3, r3
 801030c:	2b80      	cmp	r3, #128	@ 0x80
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801030e:	d10e      	bne.n	801032e <Communicate_Transmit1byte+0x4a>

		// DMAC
		HAL_UART_Transmit_DMA( &huart1, (uint8_t*)(tx_buffer.data), TRX_BUFFER_SIZE );
<<<<<<< HEAD
 8010310:	2280      	movs	r2, #128	; 0x80
 8010312:	4935      	ldr	r1, [pc, #212]	; (80103e8 <Communicate_Transmit1byte+0x104>)
 8010314:	4832      	ldr	r0, [pc, #200]	; (80103e0 <Communicate_Transmit1byte+0xfc>)
=======
 8010310:	2280      	movs	r2, #128	@ 0x80
 8010312:	4935      	ldr	r1, [pc, #212]	@ (80103e8 <Communicate_Transmit1byte+0x104>)
 8010314:	4832      	ldr	r0, [pc, #200]	@ (80103e0 <Communicate_Transmit1byte+0xfc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010316:	f7fd fdcf 	bl	800deb8 <HAL_UART_Transmit_DMA>
  __ASM volatile ("cpsie i" : : : "memory");
 801031a:	b662      	cpsie	i
}
 801031c:	bf00      	nop

		// 
		__enable_irq();

		// 
		while( __HAL_DMA_GET_COUNTER( huart1.hdmatx ) == TRX_BUFFER_SIZE );
 801031e:	bf00      	nop
<<<<<<< HEAD
 8010320:	4b2f      	ldr	r3, [pc, #188]	; (80103e0 <Communicate_Transmit1byte+0xfc>)
 8010322:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010324:	681b      	ldr	r3, [r3, #0]
 8010326:	685b      	ldr	r3, [r3, #4]
 8010328:	2b80      	cmp	r3, #128	; 0x80
=======
 8010320:	4b2f      	ldr	r3, [pc, #188]	@ (80103e0 <Communicate_Transmit1byte+0xfc>)
 8010322:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010324:	681b      	ldr	r3, [r3, #0]
 8010326:	685b      	ldr	r3, [r3, #4]
 8010328:	2b80      	cmp	r3, #128	@ 0x80
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801032a:	d0f9      	beq.n	8010320 <Communicate_Transmit1byte+0x3c>
		__disable_irq();
 801032c:	e7df      	b.n	80102ee <Communicate_Transmit1byte+0xa>
		if( tx_buffer.remain != TRX_BUFFER_SIZE ) break;
 801032e:	bf00      	nop
	}
	// DMAC

	// 
	if(tx_buffer.head == TRX_BUFFER_SIZE){
<<<<<<< HEAD
 8010330:	4b2c      	ldr	r3, [pc, #176]	; (80103e4 <Communicate_Transmit1byte+0x100>)
 8010332:	881b      	ldrh	r3, [r3, #0]
 8010334:	b29b      	uxth	r3, r3
 8010336:	2b80      	cmp	r3, #128	; 0x80
 8010338:	d121      	bne.n	801037e <Communicate_Transmit1byte+0x9a>
		int blank = TRX_BUFFER_SIZE - tx_buffer.remain; // 
 801033a:	4b2a      	ldr	r3, [pc, #168]	; (80103e4 <Communicate_Transmit1byte+0x100>)
 801033c:	889b      	ldrh	r3, [r3, #4]
 801033e:	b29b      	uxth	r3, r3
 8010340:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
=======
 8010330:	4b2c      	ldr	r3, [pc, #176]	@ (80103e4 <Communicate_Transmit1byte+0x100>)
 8010332:	881b      	ldrh	r3, [r3, #0]
 8010334:	b29b      	uxth	r3, r3
 8010336:	2b80      	cmp	r3, #128	@ 0x80
 8010338:	d121      	bne.n	801037e <Communicate_Transmit1byte+0x9a>
		int blank = TRX_BUFFER_SIZE - tx_buffer.remain; // 
 801033a:	4b2a      	ldr	r3, [pc, #168]	@ (80103e4 <Communicate_Transmit1byte+0x100>)
 801033c:	889b      	ldrh	r3, [r3, #4]
 801033e:	b29b      	uxth	r3, r3
 8010340:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010344:	60bb      	str	r3, [r7, #8]
		int i;
		for(i=0;i+blank<TRX_BUFFER_SIZE;i++){
 8010346:	2300      	movs	r3, #0
 8010348:	60fb      	str	r3, [r7, #12]
 801034a:	e00f      	b.n	801036c <Communicate_Transmit1byte+0x88>
			tx_buffer.data[i] = tx_buffer.data[i+blank];
 801034c:	68fa      	ldr	r2, [r7, #12]
 801034e:	68bb      	ldr	r3, [r7, #8]
 8010350:	4413      	add	r3, r2
<<<<<<< HEAD
 8010352:	4a24      	ldr	r2, [pc, #144]	; (80103e4 <Communicate_Transmit1byte+0x100>)
 8010354:	4413      	add	r3, r2
 8010356:	799b      	ldrb	r3, [r3, #6]
 8010358:	b2d9      	uxtb	r1, r3
 801035a:	4a22      	ldr	r2, [pc, #136]	; (80103e4 <Communicate_Transmit1byte+0x100>)
=======
 8010352:	4a24      	ldr	r2, [pc, #144]	@ (80103e4 <Communicate_Transmit1byte+0x100>)
 8010354:	4413      	add	r3, r2
 8010356:	799b      	ldrb	r3, [r3, #6]
 8010358:	b2d9      	uxtb	r1, r3
 801035a:	4a22      	ldr	r2, [pc, #136]	@ (80103e4 <Communicate_Transmit1byte+0x100>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801035c:	68fb      	ldr	r3, [r7, #12]
 801035e:	4413      	add	r3, r2
 8010360:	3306      	adds	r3, #6
 8010362:	460a      	mov	r2, r1
 8010364:	701a      	strb	r2, [r3, #0]
		for(i=0;i+blank<TRX_BUFFER_SIZE;i++){
 8010366:	68fb      	ldr	r3, [r7, #12]
 8010368:	3301      	adds	r3, #1
 801036a:	60fb      	str	r3, [r7, #12]
 801036c:	68fa      	ldr	r2, [r7, #12]
 801036e:	68bb      	ldr	r3, [r7, #8]
 8010370:	4413      	add	r3, r2
<<<<<<< HEAD
 8010372:	2b7f      	cmp	r3, #127	; 0x7f
=======
 8010372:	2b7f      	cmp	r3, #127	@ 0x7f
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010374:	ddea      	ble.n	801034c <Communicate_Transmit1byte+0x68>
		}
		tx_buffer.head = i;
 8010376:	68fb      	ldr	r3, [r7, #12]
 8010378:	b29a      	uxth	r2, r3
<<<<<<< HEAD
 801037a:	4b1a      	ldr	r3, [pc, #104]	; (80103e4 <Communicate_Transmit1byte+0x100>)
=======
 801037a:	4b1a      	ldr	r3, [pc, #104]	@ (80103e4 <Communicate_Transmit1byte+0x100>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801037c:	801a      	strh	r2, [r3, #0]
	}

	// 1
	tx_buffer.data[tx_buffer.head++] = ch;
<<<<<<< HEAD
 801037e:	4b19      	ldr	r3, [pc, #100]	; (80103e4 <Communicate_Transmit1byte+0x100>)
=======
 801037e:	4b19      	ldr	r3, [pc, #100]	@ (80103e4 <Communicate_Transmit1byte+0x100>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010380:	881b      	ldrh	r3, [r3, #0]
 8010382:	b29b      	uxth	r3, r3
 8010384:	1c5a      	adds	r2, r3, #1
 8010386:	b291      	uxth	r1, r2
<<<<<<< HEAD
 8010388:	4a16      	ldr	r2, [pc, #88]	; (80103e4 <Communicate_Transmit1byte+0x100>)
 801038a:	8011      	strh	r1, [r2, #0]
 801038c:	461a      	mov	r2, r3
 801038e:	4b15      	ldr	r3, [pc, #84]	; (80103e4 <Communicate_Transmit1byte+0x100>)
=======
 8010388:	4a16      	ldr	r2, [pc, #88]	@ (80103e4 <Communicate_Transmit1byte+0x100>)
 801038a:	8011      	strh	r1, [r2, #0]
 801038c:	461a      	mov	r2, r3
 801038e:	4b15      	ldr	r3, [pc, #84]	@ (80103e4 <Communicate_Transmit1byte+0x100>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010390:	4413      	add	r3, r2
 8010392:	79fa      	ldrb	r2, [r7, #7]
 8010394:	719a      	strb	r2, [r3, #6]
	tx_buffer.remain++;
<<<<<<< HEAD
 8010396:	4b13      	ldr	r3, [pc, #76]	; (80103e4 <Communicate_Transmit1byte+0x100>)
=======
 8010396:	4b13      	ldr	r3, [pc, #76]	@ (80103e4 <Communicate_Transmit1byte+0x100>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010398:	889b      	ldrh	r3, [r3, #4]
 801039a:	b29b      	uxth	r3, r3
 801039c:	3301      	adds	r3, #1
 801039e:	b29a      	uxth	r2, r3
<<<<<<< HEAD
 80103a0:	4b10      	ldr	r3, [pc, #64]	; (80103e4 <Communicate_Transmit1byte+0x100>)
 80103a2:	809a      	strh	r2, [r3, #4]
	tx_buffer.tail = tx_buffer.head - tx_buffer.remain;
 80103a4:	4b0f      	ldr	r3, [pc, #60]	; (80103e4 <Communicate_Transmit1byte+0x100>)
 80103a6:	881b      	ldrh	r3, [r3, #0]
 80103a8:	b29a      	uxth	r2, r3
 80103aa:	4b0e      	ldr	r3, [pc, #56]	; (80103e4 <Communicate_Transmit1byte+0x100>)
=======
 80103a0:	4b10      	ldr	r3, [pc, #64]	@ (80103e4 <Communicate_Transmit1byte+0x100>)
 80103a2:	809a      	strh	r2, [r3, #4]
	tx_buffer.tail = tx_buffer.head - tx_buffer.remain;
 80103a4:	4b0f      	ldr	r3, [pc, #60]	@ (80103e4 <Communicate_Transmit1byte+0x100>)
 80103a6:	881b      	ldrh	r3, [r3, #0]
 80103a8:	b29a      	uxth	r2, r3
 80103aa:	4b0e      	ldr	r3, [pc, #56]	@ (80103e4 <Communicate_Transmit1byte+0x100>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80103ac:	889b      	ldrh	r3, [r3, #4]
 80103ae:	b29b      	uxth	r3, r3
 80103b0:	1ad3      	subs	r3, r2, r3
 80103b2:	b29a      	uxth	r2, r3
<<<<<<< HEAD
 80103b4:	4b0b      	ldr	r3, [pc, #44]	; (80103e4 <Communicate_Transmit1byte+0x100>)
=======
 80103b4:	4b0b      	ldr	r3, [pc, #44]	@ (80103e4 <Communicate_Transmit1byte+0x100>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80103b6:	805a      	strh	r2, [r3, #2]

	// DMAC
	HAL_UART_Transmit_DMA( &huart1, (uint8_t*)(&tx_buffer.data[tx_buffer.tail]), tx_buffer.remain );
<<<<<<< HEAD
 80103b8:	4b0a      	ldr	r3, [pc, #40]	; (80103e4 <Communicate_Transmit1byte+0x100>)
 80103ba:	885b      	ldrh	r3, [r3, #2]
 80103bc:	b29b      	uxth	r3, r3
 80103be:	461a      	mov	r2, r3
 80103c0:	4b08      	ldr	r3, [pc, #32]	; (80103e4 <Communicate_Transmit1byte+0x100>)
 80103c2:	4413      	add	r3, r2
 80103c4:	3306      	adds	r3, #6
 80103c6:	4a07      	ldr	r2, [pc, #28]	; (80103e4 <Communicate_Transmit1byte+0x100>)
 80103c8:	8892      	ldrh	r2, [r2, #4]
 80103ca:	b292      	uxth	r2, r2
 80103cc:	4619      	mov	r1, r3
 80103ce:	4804      	ldr	r0, [pc, #16]	; (80103e0 <Communicate_Transmit1byte+0xfc>)
=======
 80103b8:	4b0a      	ldr	r3, [pc, #40]	@ (80103e4 <Communicate_Transmit1byte+0x100>)
 80103ba:	885b      	ldrh	r3, [r3, #2]
 80103bc:	b29b      	uxth	r3, r3
 80103be:	461a      	mov	r2, r3
 80103c0:	4b08      	ldr	r3, [pc, #32]	@ (80103e4 <Communicate_Transmit1byte+0x100>)
 80103c2:	4413      	add	r3, r2
 80103c4:	3306      	adds	r3, #6
 80103c6:	4a07      	ldr	r2, [pc, #28]	@ (80103e4 <Communicate_Transmit1byte+0x100>)
 80103c8:	8892      	ldrh	r2, [r2, #4]
 80103ca:	b292      	uxth	r2, r2
 80103cc:	4619      	mov	r1, r3
 80103ce:	4804      	ldr	r0, [pc, #16]	@ (80103e0 <Communicate_Transmit1byte+0xfc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80103d0:	f7fd fd72 	bl	800deb8 <HAL_UART_Transmit_DMA>
  __ASM volatile ("cpsie i" : : : "memory");
 80103d4:	b662      	cpsie	i
}
 80103d6:	bf00      	nop

	// 
	__enable_irq();
}
 80103d8:	bf00      	nop
 80103da:	3710      	adds	r7, #16
 80103dc:	46bd      	mov	sp, r7
 80103de:	bd80      	pop	{r7, pc}
 80103e0:	200005e0 	.word	0x200005e0
 80103e4:	200006e8 	.word	0x200006e8
 80103e8:	200006ee 	.word	0x200006ee

080103ec <Communicate_Initialize>:

/* ---------------------------------------------------------------
	printfscanf
--------------------------------------------------------------- */
void Communicate_Initialize( void )
{
 80103ec:	b580      	push	{r7, lr}
 80103ee:	af00      	add	r7, sp, #0
	// 
	__HAL_UART_DISABLE_IT( &huart1, UART_IT_PE );
<<<<<<< HEAD
 80103f0:	4b12      	ldr	r3, [pc, #72]	; (801043c <Communicate_Initialize+0x50>)
 80103f2:	681b      	ldr	r3, [r3, #0]
 80103f4:	68da      	ldr	r2, [r3, #12]
 80103f6:	4b11      	ldr	r3, [pc, #68]	; (801043c <Communicate_Initialize+0x50>)
 80103f8:	681b      	ldr	r3, [r3, #0]
 80103fa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80103fe:	60da      	str	r2, [r3, #12]
	__HAL_UART_DISABLE_IT( &huart1, UART_IT_ERR );
 8010400:	4b0e      	ldr	r3, [pc, #56]	; (801043c <Communicate_Initialize+0x50>)
 8010402:	681b      	ldr	r3, [r3, #0]
 8010404:	695a      	ldr	r2, [r3, #20]
 8010406:	4b0d      	ldr	r3, [pc, #52]	; (801043c <Communicate_Initialize+0x50>)
=======
 80103f0:	4b12      	ldr	r3, [pc, #72]	@ (801043c <Communicate_Initialize+0x50>)
 80103f2:	681b      	ldr	r3, [r3, #0]
 80103f4:	68da      	ldr	r2, [r3, #12]
 80103f6:	4b11      	ldr	r3, [pc, #68]	@ (801043c <Communicate_Initialize+0x50>)
 80103f8:	681b      	ldr	r3, [r3, #0]
 80103fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80103fe:	60da      	str	r2, [r3, #12]
	__HAL_UART_DISABLE_IT( &huart1, UART_IT_ERR );
 8010400:	4b0e      	ldr	r3, [pc, #56]	@ (801043c <Communicate_Initialize+0x50>)
 8010402:	681b      	ldr	r3, [r3, #0]
 8010404:	695a      	ldr	r2, [r3, #20]
 8010406:	4b0d      	ldr	r3, [pc, #52]	@ (801043c <Communicate_Initialize+0x50>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	f022 0201 	bic.w	r2, r2, #1
 801040e:	615a      	str	r2, [r3, #20]

	// DMA
	HAL_UART_Receive_DMA( &huart1, (uint8_t*)(rx_buffer.data), TRX_BUFFER_SIZE );
<<<<<<< HEAD
 8010410:	2280      	movs	r2, #128	; 0x80
 8010412:	490b      	ldr	r1, [pc, #44]	; (8010440 <Communicate_Initialize+0x54>)
 8010414:	4809      	ldr	r0, [pc, #36]	; (801043c <Communicate_Initialize+0x50>)
 8010416:	f7fd fdcd 	bl	800dfb4 <HAL_UART_Receive_DMA>

	setbuf(stdout, NULL);
 801041a:	4b0a      	ldr	r3, [pc, #40]	; (8010444 <Communicate_Initialize+0x58>)
=======
 8010410:	2280      	movs	r2, #128	@ 0x80
 8010412:	490b      	ldr	r1, [pc, #44]	@ (8010440 <Communicate_Initialize+0x54>)
 8010414:	4809      	ldr	r0, [pc, #36]	@ (801043c <Communicate_Initialize+0x50>)
 8010416:	f7fd fdcd 	bl	800dfb4 <HAL_UART_Receive_DMA>

	setbuf(stdout, NULL);
 801041a:	4b0a      	ldr	r3, [pc, #40]	@ (8010444 <Communicate_Initialize+0x58>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	689b      	ldr	r3, [r3, #8]
 8010420:	2100      	movs	r1, #0
 8010422:	4618      	mov	r0, r3
<<<<<<< HEAD
 8010424:	f002 fa34 	bl	8012890 <setbuf>
	setbuf(stdin, NULL);
 8010428:	4b06      	ldr	r3, [pc, #24]	; (8010444 <Communicate_Initialize+0x58>)
=======
 8010424:	f002 fa2a 	bl	801287c <setbuf>
	setbuf(stdin, NULL);
 8010428:	4b06      	ldr	r3, [pc, #24]	@ (8010444 <Communicate_Initialize+0x58>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	685b      	ldr	r3, [r3, #4]
 801042e:	2100      	movs	r1, #0
 8010430:	4618      	mov	r0, r3
<<<<<<< HEAD
 8010432:	f002 fa2d 	bl	8012890 <setbuf>
=======
 8010432:	f002 fa23 	bl	801287c <setbuf>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
}
 8010436:	bf00      	nop
 8010438:	bd80      	pop	{r7, pc}
 801043a:	bf00      	nop
 801043c:	200005e0 	.word	0x200005e0
 8010440:	20000776 	.word	0x20000776
<<<<<<< HEAD
 8010444:	20000068 	.word	0x20000068
=======
 8010444:	2000001c 	.word	0x2000001c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

08010448 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8010448:	b580      	push	{r7, lr}
 801044a:	b082      	sub	sp, #8
 801044c:	af00      	add	r7, sp, #0
 801044e:	6078      	str	r0, [r7, #4]
	Communicate_Transmit1byte(ch);
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	b2db      	uxtb	r3, r3
 8010454:	4618      	mov	r0, r3
 8010456:	f7ff ff45 	bl	80102e4 <Communicate_Transmit1byte>
	return 1;
 801045a:	2301      	movs	r3, #1
}
 801045c:	4618      	mov	r0, r3
 801045e:	3708      	adds	r7, #8
 8010460:	46bd      	mov	sp, r7
 8010462:	bd80      	pop	{r7, pc}

08010464 <__io_getchar>:
#define GETCHAR_PROTOTYPE int __io_getchar(void)
#else
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif /* __GNUC__ */
GETCHAR_PROTOTYPE
{
 8010464:	b580      	push	{r7, lr}
 8010466:	b082      	sub	sp, #8
 8010468:	af00      	add	r7, sp, #0
	volatile uint8_t ch;
	while((ch = Communicate_Receice1byte()) == '\0');
 801046a:	bf00      	nop
 801046c:	f7ff fef2 	bl	8010254 <Communicate_Receice1byte>
 8010470:	4603      	mov	r3, r0
 8010472:	461a      	mov	r2, r3
 8010474:	71fa      	strb	r2, [r7, #7]
 8010476:	2b00      	cmp	r3, #0
 8010478:	d0f8      	beq.n	801046c <__io_getchar+0x8>
	return ch;
 801047a:	79fb      	ldrb	r3, [r7, #7]
 801047c:	b2db      	uxtb	r3, r3
}
 801047e:	4618      	mov	r0, r3
 8010480:	3708      	adds	r7, #8
 8010482:	46bd      	mov	sp, r7
 8010484:	bd80      	pop	{r7, pc}
	...

08010488 <Encoder_Initialize>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
void Encoder_Initialize( void )
{
 8010488:	b580      	push	{r7, lr}
 801048a:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Start( &htim2, TIM_CHANNEL_ALL );
<<<<<<< HEAD
 801048c:	213c      	movs	r1, #60	; 0x3c
 801048e:	4804      	ldr	r0, [pc, #16]	; (80104a0 <Encoder_Initialize+0x18>)
 8010490:	f7fc ff20 	bl	800d2d4 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start( &htim3, TIM_CHANNEL_ALL );
 8010494:	213c      	movs	r1, #60	; 0x3c
 8010496:	4803      	ldr	r0, [pc, #12]	; (80104a4 <Encoder_Initialize+0x1c>)
=======
 801048c:	213c      	movs	r1, #60	@ 0x3c
 801048e:	4804      	ldr	r0, [pc, #16]	@ (80104a0 <Encoder_Initialize+0x18>)
 8010490:	f7fc ff20 	bl	800d2d4 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start( &htim3, TIM_CHANNEL_ALL );
 8010494:	213c      	movs	r1, #60	@ 0x3c
 8010496:	4803      	ldr	r0, [pc, #12]	@ (80104a4 <Encoder_Initialize+0x1c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010498:	f7fc ff1c 	bl	800d2d4 <HAL_TIM_Encoder_Start>
}
 801049c:	bf00      	nop
 801049e:	bd80      	pop	{r7, pc}
 80104a0:	20000400 	.word	0x20000400
 80104a4:	20000448 	.word	0x20000448

080104a8 <Encoder_ResetCount_Left>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
void Encoder_ResetCount_Left( void )
{
 80104a8:	b480      	push	{r7}
 80104aa:	af00      	add	r7, sp, #0
	ENC_CNT_L = ENC_ZERO;
<<<<<<< HEAD
 80104ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80104b0:	f644 6220 	movw	r2, #20000	; 0x4e20
 80104b4:	625a      	str	r2, [r3, #36]	; 0x24
=======
 80104ac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80104b0:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80104b4:	625a      	str	r2, [r3, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
}
 80104b6:	bf00      	nop
 80104b8:	46bd      	mov	sp, r7
 80104ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104be:	4770      	bx	lr

080104c0 <Encoder_ResetCount_Right>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
void Encoder_ResetCount_Right( void )
{
 80104c0:	b480      	push	{r7}
 80104c2:	af00      	add	r7, sp, #0
	ENC_CNT_R = ENC_ZERO;
<<<<<<< HEAD
 80104c4:	4b04      	ldr	r3, [pc, #16]	; (80104d8 <Encoder_ResetCount_Right+0x18>)
 80104c6:	f644 6220 	movw	r2, #20000	; 0x4e20
 80104ca:	625a      	str	r2, [r3, #36]	; 0x24
=======
 80104c4:	4b04      	ldr	r3, [pc, #16]	@ (80104d8 <Encoder_ResetCount_Right+0x18>)
 80104c6:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80104ca:	625a      	str	r2, [r3, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
}
 80104cc:	bf00      	nop
 80104ce:	46bd      	mov	sp, r7
 80104d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104d4:	4770      	bx	lr
 80104d6:	bf00      	nop
 80104d8:	40000400 	.word	0x40000400

080104dc <Encoder_GetAngle_Left>:

/* ---------------------------------------------------------------
	[rad]
--------------------------------------------------------------- */
float Encoder_GetAngle_Left( void )
{
 80104dc:	b480      	push	{r7}
 80104de:	af00      	add	r7, sp, #0
	return(2 * PI * (float)( (int32_t)ENC_CNT_L - (int32_t)ENC_ZERO ) / (float)ENC_RESOLUTION);
<<<<<<< HEAD
 80104e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80104e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80104e6:	f5a3 439c 	sub.w	r3, r3, #19968	; 0x4e00
 80104ea:	3b20      	subs	r3, #32
 80104ec:	ee07 3a90 	vmov	s15, r3
 80104f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80104f4:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8010514 <Encoder_GetAngle_Left+0x38>
 80104f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80104fc:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8010518 <Encoder_GetAngle_Left+0x3c>
=======
 80104e0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80104e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80104e6:	f5a3 439c 	sub.w	r3, r3, #19968	@ 0x4e00
 80104ea:	3b20      	subs	r3, #32
 80104ec:	ee07 3a90 	vmov	s15, r3
 80104f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80104f4:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8010514 <Encoder_GetAngle_Left+0x38>
 80104f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80104fc:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8010518 <Encoder_GetAngle_Left+0x3c>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010500:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8010504:	eef0 7a66 	vmov.f32	s15, s13
}
 8010508:	eeb0 0a67 	vmov.f32	s0, s15
 801050c:	46bd      	mov	sp, r7
 801050e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010512:	4770      	bx	lr
 8010514:	40c90fda 	.word	0x40c90fda
 8010518:	457fe000 	.word	0x457fe000

0801051c <Encoder_GetAngle_Right>:

/* ---------------------------------------------------------------
	[rad]
--------------------------------------------------------------- */
float Encoder_GetAngle_Right( void )
{
 801051c:	b480      	push	{r7}
 801051e:	af00      	add	r7, sp, #0
	return(2 * PI * (float)( (int32_t)ENC_ZERO - (int32_t)ENC_CNT_R ) / (float)ENC_RESOLUTION);
<<<<<<< HEAD
 8010520:	4b0c      	ldr	r3, [pc, #48]	; (8010554 <Encoder_GetAngle_Right+0x38>)
 8010522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010524:	f5c3 439c 	rsb	r3, r3, #19968	; 0x4e00
 8010528:	3320      	adds	r3, #32
 801052a:	ee07 3a90 	vmov	s15, r3
 801052e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010532:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8010558 <Encoder_GetAngle_Right+0x3c>
 8010536:	ee67 7a87 	vmul.f32	s15, s15, s14
 801053a:	ed9f 7a08 	vldr	s14, [pc, #32]	; 801055c <Encoder_GetAngle_Right+0x40>
=======
 8010520:	4b0c      	ldr	r3, [pc, #48]	@ (8010554 <Encoder_GetAngle_Right+0x38>)
 8010522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010524:	f5c3 439c 	rsb	r3, r3, #19968	@ 0x4e00
 8010528:	3320      	adds	r3, #32
 801052a:	ee07 3a90 	vmov	s15, r3
 801052e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010532:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8010558 <Encoder_GetAngle_Right+0x3c>
 8010536:	ee67 7a87 	vmul.f32	s15, s15, s14
 801053a:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 801055c <Encoder_GetAngle_Right+0x40>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801053e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8010542:	eef0 7a66 	vmov.f32	s15, s13
}
 8010546:	eeb0 0a67 	vmov.f32	s0, s15
 801054a:	46bd      	mov	sp, r7
 801054c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010550:	4770      	bx	lr
 8010552:	bf00      	nop
 8010554:	40000400 	.word	0x40000400
 8010558:	40c90fda 	.word	0x40c90fda
 801055c:	457fe000 	.word	0x457fe000

08010560 <Encoder_DebugPrintf>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
void Encoder_DebugPrintf( void )
{
 8010560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010564:	b084      	sub	sp, #16
 8010566:	af04      	add	r7, sp, #16
	Encoder_ResetCount_Right();
 8010568:	f7ff ffaa 	bl	80104c0 <Encoder_ResetCount_Right>
	Encoder_ResetCount_Left();
 801056c:	f7ff ff9c 	bl	80104a8 <Encoder_ResetCount_Left>

	while( Communicate_Receice1byte() != _ESC ) {
 8010570:	e024      	b.n	80105bc <Encoder_DebugPrintf+0x5c>
		printf("%5ld, %8.3f | %5ld, %8.3f\r\n",
				(int32_t)ENC_CNT_L, Encoder_GetAngle_Left(),
<<<<<<< HEAD
 8010572:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
=======
 8010572:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
		printf("%5ld, %8.3f | %5ld, %8.3f\r\n",
 8010578:	4698      	mov	r8, r3
				(int32_t)ENC_CNT_L, Encoder_GetAngle_Left(),
 801057a:	f7ff ffaf 	bl	80104dc <Encoder_GetAngle_Left>
 801057e:	ee10 3a10 	vmov	r3, s0
		printf("%5ld, %8.3f | %5ld, %8.3f\r\n",
 8010582:	4618      	mov	r0, r3
 8010584:	f7f7 ff18 	bl	80083b8 <__aeabi_f2d>
 8010588:	4604      	mov	r4, r0
 801058a:	460d      	mov	r5, r1
				(int32_t)ENC_CNT_R, Encoder_GetAngle_Right());
<<<<<<< HEAD
 801058c:	4b10      	ldr	r3, [pc, #64]	; (80105d0 <Encoder_DebugPrintf+0x70>)
 801058e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
=======
 801058c:	4b10      	ldr	r3, [pc, #64]	@ (80105d0 <Encoder_DebugPrintf+0x70>)
 801058e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
		printf("%5ld, %8.3f | %5ld, %8.3f\r\n",
 8010590:	461e      	mov	r6, r3
				(int32_t)ENC_CNT_R, Encoder_GetAngle_Right());
 8010592:	f7ff ffc3 	bl	801051c <Encoder_GetAngle_Right>
 8010596:	ee10 3a10 	vmov	r3, s0
		printf("%5ld, %8.3f | %5ld, %8.3f\r\n",
 801059a:	4618      	mov	r0, r3
 801059c:	f7f7 ff0c 	bl	80083b8 <__aeabi_f2d>
 80105a0:	4602      	mov	r2, r0
 80105a2:	460b      	mov	r3, r1
 80105a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80105a8:	9600      	str	r6, [sp, #0]
 80105aa:	4622      	mov	r2, r4
 80105ac:	462b      	mov	r3, r5
 80105ae:	4641      	mov	r1, r8
<<<<<<< HEAD
 80105b0:	4808      	ldr	r0, [pc, #32]	; (80105d4 <Encoder_DebugPrintf+0x74>)
 80105b2:	f002 f8f7 	bl	80127a4 <iprintf>
		HAL_Delay(100);
 80105b6:	2064      	movs	r0, #100	; 0x64
=======
 80105b0:	4808      	ldr	r0, [pc, #32]	@ (80105d4 <Encoder_DebugPrintf+0x74>)
 80105b2:	f002 f8eb 	bl	801278c <iprintf>
		HAL_Delay(100);
 80105b6:	2064      	movs	r0, #100	@ 0x64
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80105b8:	f7fa f822 	bl	800a600 <HAL_Delay>
	while( Communicate_Receice1byte() != _ESC ) {
 80105bc:	f7ff fe4a 	bl	8010254 <Communicate_Receice1byte>
 80105c0:	4603      	mov	r3, r0
 80105c2:	2b1b      	cmp	r3, #27
 80105c4:	d1d5      	bne.n	8010572 <Encoder_DebugPrintf+0x12>
	}
}
 80105c6:	bf00      	nop
 80105c8:	bf00      	nop
 80105ca:	46bd      	mov	sp, r7
 80105cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80105d0:	40000400 	.word	0x40000400
<<<<<<< HEAD
 80105d4:	08016270 	.word	0x08016270
=======
 80105d4:	080161a8 	.word	0x080161a8
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

080105d8 <IMU_Write1byte>:

/* ---------------------------------------------------------------
	IMU1byte
--------------------------------------------------------------- */
void IMU_Write1byte( uint8_t addr , uint8_t data )
{
 80105d8:	b580      	push	{r7, lr}
 80105da:	b084      	sub	sp, #16
 80105dc:	af00      	add	r7, sp, #0
 80105de:	4603      	mov	r3, r0
 80105e0:	460a      	mov	r2, r1
 80105e2:	71fb      	strb	r3, [r7, #7]
 80105e4:	4613      	mov	r3, r2
 80105e6:	71bb      	strb	r3, [r7, #6]
	uint8_t address = addr & 0x7f;
 80105e8:	79fb      	ldrb	r3, [r7, #7]
<<<<<<< HEAD
 80105ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
=======
 80105ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80105ee:	b2db      	uxtb	r3, r3
 80105f0:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 80105f2:	2200      	movs	r2, #0
<<<<<<< HEAD
 80105f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80105f8:	480c      	ldr	r0, [pc, #48]	; (801062c <IMU_Write1byte+0x54>)
=======
 80105f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80105f8:	480c      	ldr	r0, [pc, #48]	@ (801062c <IMU_Write1byte+0x54>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80105fa:	f7fb fa9f 	bl	800bb3c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &address, 1, 1);
 80105fe:	f107 010f 	add.w	r1, r7, #15
 8010602:	2301      	movs	r3, #1
 8010604:	2201      	movs	r2, #1
<<<<<<< HEAD
 8010606:	480a      	ldr	r0, [pc, #40]	; (8010630 <IMU_Write1byte+0x58>)
=======
 8010606:	480a      	ldr	r0, [pc, #40]	@ (8010630 <IMU_Write1byte+0x58>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010608:	f7fb ff93 	bl	800c532 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, &data, 1, 1);
 801060c:	1db9      	adds	r1, r7, #6
 801060e:	2301      	movs	r3, #1
 8010610:	2201      	movs	r2, #1
<<<<<<< HEAD
 8010612:	4807      	ldr	r0, [pc, #28]	; (8010630 <IMU_Write1byte+0x58>)
 8010614:	f7fb ff8d 	bl	800c532 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8010618:	2201      	movs	r2, #1
 801061a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 801061e:	4803      	ldr	r0, [pc, #12]	; (801062c <IMU_Write1byte+0x54>)
=======
 8010612:	4807      	ldr	r0, [pc, #28]	@ (8010630 <IMU_Write1byte+0x58>)
 8010614:	f7fb ff8d 	bl	800c532 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8010618:	2201      	movs	r2, #1
 801061a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801061e:	4803      	ldr	r0, [pc, #12]	@ (801062c <IMU_Write1byte+0x54>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010620:	f7fb fa8c 	bl	800bb3c <HAL_GPIO_WritePin>
}
 8010624:	bf00      	nop
 8010626:	3710      	adds	r7, #16
 8010628:	46bd      	mov	sp, r7
 801062a:	bd80      	pop	{r7, pc}
 801062c:	40020400 	.word	0x40020400
 8010630:	2000029c 	.word	0x2000029c

08010634 <IMU_Initialize>:

/* ---------------------------------------------------------------
	ICM42688P
--------------------------------------------------------------- */
void IMU_Initialize( void )
{
 8010634:	b580      	push	{r7, lr}
 8010636:	af00      	add	r7, sp, #0
	IMU_Write1byte(REG_BANK_SEL, REG_USER_BANK_0);	// 
 8010638:	2100      	movs	r1, #0
<<<<<<< HEAD
 801063a:	2076      	movs	r0, #118	; 0x76
 801063c:	f7ff ffcc 	bl	80105d8 <IMU_Write1byte>
	HAL_Delay(100);
 8010640:	2064      	movs	r0, #100	; 0x64
=======
 801063a:	2076      	movs	r0, #118	@ 0x76
 801063c:	f7ff ffcc 	bl	80105d8 <IMU_Write1byte>
	HAL_Delay(100);
 8010640:	2064      	movs	r0, #100	@ 0x64
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010642:	f7f9 ffdd 	bl	800a600 <HAL_Delay>

	IMU_Write1byte(PWR_MGMT0, 0x0F);	// 
 8010646:	210f      	movs	r1, #15
<<<<<<< HEAD
 8010648:	204e      	movs	r0, #78	; 0x4e
 801064a:	f7ff ffc5 	bl	80105d8 <IMU_Write1byte>
	HAL_Delay(100);
 801064e:	2064      	movs	r0, #100	; 0x64
=======
 8010648:	204e      	movs	r0, #78	@ 0x4e
 801064a:	f7ff ffc5 	bl	80105d8 <IMU_Write1byte>
	HAL_Delay(100);
 801064e:	2064      	movs	r0, #100	@ 0x64
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010650:	f7f9 ffd6 	bl	800a600 <HAL_Delay>

	// 
	IMU_Write1byte(GYRO_CONFIG0, 0x04);		// 2000deg/s
 8010654:	2104      	movs	r1, #4
<<<<<<< HEAD
 8010656:	204f      	movs	r0, #79	; 0x4f
=======
 8010656:	204f      	movs	r0, #79	@ 0x4f
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010658:	f7ff ffbe 	bl	80105d8 <IMU_Write1byte>
	HAL_Delay(1);							// ODR4kHz
 801065c:	2001      	movs	r0, #1
 801065e:	f7f9 ffcf 	bl	800a600 <HAL_Delay>
	// 
	IMU_Write1byte(ACCEL_CONFIG0, 0x26);	// 8g
<<<<<<< HEAD
 8010662:	2126      	movs	r1, #38	; 0x26
 8010664:	2050      	movs	r0, #80	; 0x50
=======
 8010662:	2126      	movs	r1, #38	@ 0x26
 8010664:	2050      	movs	r0, #80	@ 0x50
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010666:	f7ff ffb7 	bl	80105d8 <IMU_Write1byte>
	HAL_Delay(1);							// ODR1kHz
 801066a:	2001      	movs	r0, #1
 801066c:	f7f9 ffc8 	bl	800a600 <HAL_Delay>
	// LPF
	IMU_Write1byte(GYRO_ACCEL_CONFIG0, 0x71);	// LPFODR/40
<<<<<<< HEAD
 8010670:	2171      	movs	r1, #113	; 0x71
 8010672:	2052      	movs	r0, #82	; 0x52
=======
 8010670:	2171      	movs	r1, #113	@ 0x71
 8010672:	2052      	movs	r0, #82	@ 0x52
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010674:	f7ff ffb0 	bl	80105d8 <IMU_Write1byte>
	HAL_Delay(1);								// LPFODR/4
 8010678:	2001      	movs	r0, #1
 801067a:	f7f9 ffc1 	bl	800a600 <HAL_Delay>

	// DMA
	HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 801067e:	2200      	movs	r2, #0
<<<<<<< HEAD
 8010680:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8010684:	4805      	ldr	r0, [pc, #20]	; (801069c <IMU_Initialize+0x68>)
 8010686:	f7fb fa59 	bl	800bb3c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_DMA( &hspi2, (uint8_t*)(&imu_address), (uint8_t*)imu_value, sizeof(imu_value)/sizeof(uint8_t) );
 801068a:	230d      	movs	r3, #13
 801068c:	4a04      	ldr	r2, [pc, #16]	; (80106a0 <IMU_Initialize+0x6c>)
 801068e:	4905      	ldr	r1, [pc, #20]	; (80106a4 <IMU_Initialize+0x70>)
 8010690:	4805      	ldr	r0, [pc, #20]	; (80106a8 <IMU_Initialize+0x74>)
=======
 8010680:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8010684:	4805      	ldr	r0, [pc, #20]	@ (801069c <IMU_Initialize+0x68>)
 8010686:	f7fb fa59 	bl	800bb3c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_DMA( &hspi2, (uint8_t*)(&imu_address), (uint8_t*)imu_value, sizeof(imu_value)/sizeof(uint8_t) );
 801068a:	230d      	movs	r3, #13
 801068c:	4a04      	ldr	r2, [pc, #16]	@ (80106a0 <IMU_Initialize+0x6c>)
 801068e:	4905      	ldr	r1, [pc, #20]	@ (80106a4 <IMU_Initialize+0x70>)
 8010690:	4805      	ldr	r0, [pc, #20]	@ (80106a8 <IMU_Initialize+0x74>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010692:	f7fc f88b 	bl	800c7ac <HAL_SPI_TransmitReceive_DMA>
}
 8010696:	bf00      	nop
 8010698:	bd80      	pop	{r7, pc}
 801069a:	bf00      	nop
 801069c:	40020400 	.word	0x40020400
 80106a0:	200007f8 	.word	0x200007f8
 80106a4:	20000009 	.word	0x20000009
 80106a8:	2000029c 	.word	0x2000029c

080106ac <HAL_SPI_TxRxCpltCallback>:

/* ---------------------------------------------------------------
	DMA
--------------------------------------------------------------- */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef* hspi)
{
 80106ac:	b580      	push	{r7, lr}
 80106ae:	b082      	sub	sp, #8
 80106b0:	af00      	add	r7, sp, #0
 80106b2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin( SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET );
 80106b4:	2201      	movs	r2, #1
<<<<<<< HEAD
 80106b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80106ba:	4816      	ldr	r0, [pc, #88]	; (8010714 <HAL_SPI_TxRxCpltCallback+0x68>)
 80106bc:	f7fb fa3e 	bl	800bb3c <HAL_GPIO_WritePin>

	accel_x_value = ( ((int16_t)imu_value[ 1]<<8) | ((int16_t)imu_value[ 2]&0x00ff) );
 80106c0:	4b15      	ldr	r3, [pc, #84]	; (8010718 <HAL_SPI_TxRxCpltCallback+0x6c>)
=======
 80106b6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80106ba:	4816      	ldr	r0, [pc, #88]	@ (8010714 <HAL_SPI_TxRxCpltCallback+0x68>)
 80106bc:	f7fb fa3e 	bl	800bb3c <HAL_GPIO_WritePin>

	accel_x_value = ( ((int16_t)imu_value[ 1]<<8) | ((int16_t)imu_value[ 2]&0x00ff) );
 80106c0:	4b15      	ldr	r3, [pc, #84]	@ (8010718 <HAL_SPI_TxRxCpltCallback+0x6c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80106c2:	785b      	ldrb	r3, [r3, #1]
 80106c4:	b2db      	uxtb	r3, r3
 80106c6:	021b      	lsls	r3, r3, #8
 80106c8:	b21a      	sxth	r2, r3
<<<<<<< HEAD
 80106ca:	4b13      	ldr	r3, [pc, #76]	; (8010718 <HAL_SPI_TxRxCpltCallback+0x6c>)
=======
 80106ca:	4b13      	ldr	r3, [pc, #76]	@ (8010718 <HAL_SPI_TxRxCpltCallback+0x6c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80106cc:	789b      	ldrb	r3, [r3, #2]
 80106ce:	b2db      	uxtb	r3, r3
 80106d0:	b21b      	sxth	r3, r3
 80106d2:	4313      	orrs	r3, r2
 80106d4:	b21a      	sxth	r2, r3
<<<<<<< HEAD
 80106d6:	4b11      	ldr	r3, [pc, #68]	; (801071c <HAL_SPI_TxRxCpltCallback+0x70>)
 80106d8:	801a      	strh	r2, [r3, #0]
	gyro_z_value =  ( ((int16_t)imu_value[11]<<8) | ((int16_t)imu_value[12]&0x00ff) );
 80106da:	4b0f      	ldr	r3, [pc, #60]	; (8010718 <HAL_SPI_TxRxCpltCallback+0x6c>)
=======
 80106d6:	4b11      	ldr	r3, [pc, #68]	@ (801071c <HAL_SPI_TxRxCpltCallback+0x70>)
 80106d8:	801a      	strh	r2, [r3, #0]
	gyro_z_value =  ( ((int16_t)imu_value[11]<<8) | ((int16_t)imu_value[12]&0x00ff) );
 80106da:	4b0f      	ldr	r3, [pc, #60]	@ (8010718 <HAL_SPI_TxRxCpltCallback+0x6c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80106dc:	7adb      	ldrb	r3, [r3, #11]
 80106de:	b2db      	uxtb	r3, r3
 80106e0:	021b      	lsls	r3, r3, #8
 80106e2:	b21a      	sxth	r2, r3
<<<<<<< HEAD
 80106e4:	4b0c      	ldr	r3, [pc, #48]	; (8010718 <HAL_SPI_TxRxCpltCallback+0x6c>)
=======
 80106e4:	4b0c      	ldr	r3, [pc, #48]	@ (8010718 <HAL_SPI_TxRxCpltCallback+0x6c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80106e6:	7b1b      	ldrb	r3, [r3, #12]
 80106e8:	b2db      	uxtb	r3, r3
 80106ea:	b21b      	sxth	r3, r3
 80106ec:	4313      	orrs	r3, r2
 80106ee:	b21a      	sxth	r2, r3
<<<<<<< HEAD
 80106f0:	4b0b      	ldr	r3, [pc, #44]	; (8010720 <HAL_SPI_TxRxCpltCallback+0x74>)
=======
 80106f0:	4b0b      	ldr	r3, [pc, #44]	@ (8010720 <HAL_SPI_TxRxCpltCallback+0x74>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80106f2:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_WritePin( SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET );
 80106f4:	2200      	movs	r2, #0
<<<<<<< HEAD
 80106f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80106fa:	4806      	ldr	r0, [pc, #24]	; (8010714 <HAL_SPI_TxRxCpltCallback+0x68>)
 80106fc:	f7fb fa1e 	bl	800bb3c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_DMA( &hspi2, (uint8_t*)(&imu_address), (uint8_t*)imu_value, sizeof(imu_value)/sizeof(uint8_t) );
 8010700:	230d      	movs	r3, #13
 8010702:	4a05      	ldr	r2, [pc, #20]	; (8010718 <HAL_SPI_TxRxCpltCallback+0x6c>)
 8010704:	4907      	ldr	r1, [pc, #28]	; (8010724 <HAL_SPI_TxRxCpltCallback+0x78>)
 8010706:	4808      	ldr	r0, [pc, #32]	; (8010728 <HAL_SPI_TxRxCpltCallback+0x7c>)
=======
 80106f6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80106fa:	4806      	ldr	r0, [pc, #24]	@ (8010714 <HAL_SPI_TxRxCpltCallback+0x68>)
 80106fc:	f7fb fa1e 	bl	800bb3c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_DMA( &hspi2, (uint8_t*)(&imu_address), (uint8_t*)imu_value, sizeof(imu_value)/sizeof(uint8_t) );
 8010700:	230d      	movs	r3, #13
 8010702:	4a05      	ldr	r2, [pc, #20]	@ (8010718 <HAL_SPI_TxRxCpltCallback+0x6c>)
 8010704:	4907      	ldr	r1, [pc, #28]	@ (8010724 <HAL_SPI_TxRxCpltCallback+0x78>)
 8010706:	4808      	ldr	r0, [pc, #32]	@ (8010728 <HAL_SPI_TxRxCpltCallback+0x7c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010708:	f7fc f850 	bl	800c7ac <HAL_SPI_TransmitReceive_DMA>
}
 801070c:	bf00      	nop
 801070e:	3708      	adds	r7, #8
 8010710:	46bd      	mov	sp, r7
 8010712:	bd80      	pop	{r7, pc}
 8010714:	40020400 	.word	0x40020400
 8010718:	200007f8 	.word	0x200007f8
 801071c:	20000806 	.word	0x20000806
 8010720:	2000080a 	.word	0x2000080a
 8010724:	20000009 	.word	0x20000009
 8010728:	2000029c 	.word	0x2000029c

0801072c <IMU_ResetReference>:

/* ---------------------------------------------------------------
	IMU
--------------------------------------------------------------- */
void IMU_ResetReference( void )
{
 801072c:	b580      	push	{r7, lr}
 801072e:	b082      	sub	sp, #8
 8010730:	af00      	add	r7, sp, #0
	int16_t i;

	for(i = 0; i < REFFERENCE_NUM; i++) {
 8010732:	2300      	movs	r3, #0
 8010734:	80fb      	strh	r3, [r7, #6]
 8010736:	e022      	b.n	801077e <IMU_ResetReference+0x52>
		HAL_Delay(1);
 8010738:	2001      	movs	r0, #1
 801073a:	f7f9 ff61 	bl	800a600 <HAL_Delay>
		accel_x_reference += accel_x_value;
<<<<<<< HEAD
 801073e:	4b20      	ldr	r3, [pc, #128]	; (80107c0 <IMU_ResetReference+0x94>)
 8010740:	881b      	ldrh	r3, [r3, #0]
 8010742:	b21b      	sxth	r3, r3
 8010744:	b29a      	uxth	r2, r3
 8010746:	4b1f      	ldr	r3, [pc, #124]	; (80107c4 <IMU_ResetReference+0x98>)
=======
 801073e:	4b20      	ldr	r3, [pc, #128]	@ (80107c0 <IMU_ResetReference+0x94>)
 8010740:	881b      	ldrh	r3, [r3, #0]
 8010742:	b21b      	sxth	r3, r3
 8010744:	b29a      	uxth	r2, r3
 8010746:	4b1f      	ldr	r3, [pc, #124]	@ (80107c4 <IMU_ResetReference+0x98>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010748:	881b      	ldrh	r3, [r3, #0]
 801074a:	b21b      	sxth	r3, r3
 801074c:	b29b      	uxth	r3, r3
 801074e:	4413      	add	r3, r2
 8010750:	b29b      	uxth	r3, r3
 8010752:	b21a      	sxth	r2, r3
<<<<<<< HEAD
 8010754:	4b1b      	ldr	r3, [pc, #108]	; (80107c4 <IMU_ResetReference+0x98>)
 8010756:	801a      	strh	r2, [r3, #0]
		gyro_z_reference += gyro_z_value;
 8010758:	4b1b      	ldr	r3, [pc, #108]	; (80107c8 <IMU_ResetReference+0x9c>)
 801075a:	881b      	ldrh	r3, [r3, #0]
 801075c:	b21b      	sxth	r3, r3
 801075e:	b29a      	uxth	r2, r3
 8010760:	4b1a      	ldr	r3, [pc, #104]	; (80107cc <IMU_ResetReference+0xa0>)
=======
 8010754:	4b1b      	ldr	r3, [pc, #108]	@ (80107c4 <IMU_ResetReference+0x98>)
 8010756:	801a      	strh	r2, [r3, #0]
		gyro_z_reference += gyro_z_value;
 8010758:	4b1b      	ldr	r3, [pc, #108]	@ (80107c8 <IMU_ResetReference+0x9c>)
 801075a:	881b      	ldrh	r3, [r3, #0]
 801075c:	b21b      	sxth	r3, r3
 801075e:	b29a      	uxth	r2, r3
 8010760:	4b1a      	ldr	r3, [pc, #104]	@ (80107cc <IMU_ResetReference+0xa0>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010762:	881b      	ldrh	r3, [r3, #0]
 8010764:	b21b      	sxth	r3, r3
 8010766:	b29b      	uxth	r3, r3
 8010768:	4413      	add	r3, r2
 801076a:	b29b      	uxth	r3, r3
 801076c:	b21a      	sxth	r2, r3
<<<<<<< HEAD
 801076e:	4b17      	ldr	r3, [pc, #92]	; (80107cc <IMU_ResetReference+0xa0>)
=======
 801076e:	4b17      	ldr	r3, [pc, #92]	@ (80107cc <IMU_ResetReference+0xa0>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010770:	801a      	strh	r2, [r3, #0]
	for(i = 0; i < REFFERENCE_NUM; i++) {
 8010772:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8010776:	b29b      	uxth	r3, r3
 8010778:	3301      	adds	r3, #1
 801077a:	b29b      	uxth	r3, r3
 801077c:	80fb      	strh	r3, [r7, #6]
 801077e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
<<<<<<< HEAD
 8010782:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8010786:	dbd7      	blt.n	8010738 <IMU_ResetReference+0xc>
	}
	accel_x_reference /= REFFERENCE_NUM;
 8010788:	4b0e      	ldr	r3, [pc, #56]	; (80107c4 <IMU_ResetReference+0x98>)
 801078a:	881b      	ldrh	r3, [r3, #0]
 801078c:	b21b      	sxth	r3, r3
 801078e:	4a10      	ldr	r2, [pc, #64]	; (80107d0 <IMU_ResetReference+0xa4>)
=======
 8010782:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8010786:	dbd7      	blt.n	8010738 <IMU_ResetReference+0xc>
	}
	accel_x_reference /= REFFERENCE_NUM;
 8010788:	4b0e      	ldr	r3, [pc, #56]	@ (80107c4 <IMU_ResetReference+0x98>)
 801078a:	881b      	ldrh	r3, [r3, #0]
 801078c:	b21b      	sxth	r3, r3
 801078e:	4a10      	ldr	r2, [pc, #64]	@ (80107d0 <IMU_ResetReference+0xa4>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010790:	fb82 1203 	smull	r1, r2, r2, r3
 8010794:	1192      	asrs	r2, r2, #6
 8010796:	17db      	asrs	r3, r3, #31
 8010798:	1ad3      	subs	r3, r2, r3
 801079a:	b21a      	sxth	r2, r3
<<<<<<< HEAD
 801079c:	4b09      	ldr	r3, [pc, #36]	; (80107c4 <IMU_ResetReference+0x98>)
 801079e:	801a      	strh	r2, [r3, #0]
	gyro_z_reference /= REFFERENCE_NUM;
 80107a0:	4b0a      	ldr	r3, [pc, #40]	; (80107cc <IMU_ResetReference+0xa0>)
 80107a2:	881b      	ldrh	r3, [r3, #0]
 80107a4:	b21b      	sxth	r3, r3
 80107a6:	4a0a      	ldr	r2, [pc, #40]	; (80107d0 <IMU_ResetReference+0xa4>)
=======
 801079c:	4b09      	ldr	r3, [pc, #36]	@ (80107c4 <IMU_ResetReference+0x98>)
 801079e:	801a      	strh	r2, [r3, #0]
	gyro_z_reference /= REFFERENCE_NUM;
 80107a0:	4b0a      	ldr	r3, [pc, #40]	@ (80107cc <IMU_ResetReference+0xa0>)
 80107a2:	881b      	ldrh	r3, [r3, #0]
 80107a4:	b21b      	sxth	r3, r3
 80107a6:	4a0a      	ldr	r2, [pc, #40]	@ (80107d0 <IMU_ResetReference+0xa4>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80107a8:	fb82 1203 	smull	r1, r2, r2, r3
 80107ac:	1192      	asrs	r2, r2, #6
 80107ae:	17db      	asrs	r3, r3, #31
 80107b0:	1ad3      	subs	r3, r2, r3
 80107b2:	b21a      	sxth	r2, r3
<<<<<<< HEAD
 80107b4:	4b05      	ldr	r3, [pc, #20]	; (80107cc <IMU_ResetReference+0xa0>)
=======
 80107b4:	4b05      	ldr	r3, [pc, #20]	@ (80107cc <IMU_ResetReference+0xa0>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80107b6:	801a      	strh	r2, [r3, #0]
}
 80107b8:	bf00      	nop
 80107ba:	3708      	adds	r7, #8
 80107bc:	46bd      	mov	sp, r7
 80107be:	bd80      	pop	{r7, pc}
 80107c0:	20000806 	.word	0x20000806
 80107c4:	20000808 	.word	0x20000808
 80107c8:	2000080a 	.word	0x2000080a
 80107cc:	2000080c 	.word	0x2000080c
 80107d0:	10624dd3 	.word	0x10624dd3

080107d4 <IMU_GetAccel_X>:

/* ---------------------------------------------------------------
	X[m/s^2]
--------------------------------------------------------------- */
float IMU_GetAccel_X( void )
{
 80107d4:	b480      	push	{r7}
 80107d6:	af00      	add	r7, sp, #0
	return ACCEL_X_SIGN * G * (accel_x_value - accel_x_reference) / ACCEL_X_SENSITIVITY;
<<<<<<< HEAD
 80107d8:	4b0d      	ldr	r3, [pc, #52]	; (8010810 <IMU_GetAccel_X+0x3c>)
 80107da:	881b      	ldrh	r3, [r3, #0]
 80107dc:	b21b      	sxth	r3, r3
 80107de:	461a      	mov	r2, r3
 80107e0:	4b0c      	ldr	r3, [pc, #48]	; (8010814 <IMU_GetAccel_X+0x40>)
=======
 80107d8:	4b0d      	ldr	r3, [pc, #52]	@ (8010810 <IMU_GetAccel_X+0x3c>)
 80107da:	881b      	ldrh	r3, [r3, #0]
 80107dc:	b21b      	sxth	r3, r3
 80107de:	461a      	mov	r2, r3
 80107e0:	4b0c      	ldr	r3, [pc, #48]	@ (8010814 <IMU_GetAccel_X+0x40>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80107e2:	881b      	ldrh	r3, [r3, #0]
 80107e4:	b21b      	sxth	r3, r3
 80107e6:	1ad3      	subs	r3, r2, r3
 80107e8:	ee07 3a90 	vmov	s15, r3
 80107ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
<<<<<<< HEAD
 80107f0:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8010818 <IMU_GetAccel_X+0x44>
 80107f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80107f8:	ed9f 7a08 	vldr	s14, [pc, #32]	; 801081c <IMU_GetAccel_X+0x48>
=======
 80107f0:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8010818 <IMU_GetAccel_X+0x44>
 80107f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80107f8:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 801081c <IMU_GetAccel_X+0x48>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80107fc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8010800:	eef0 7a66 	vmov.f32	s15, s13
}
 8010804:	eeb0 0a67 	vmov.f32	s0, s15
 8010808:	46bd      	mov	sp, r7
 801080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801080e:	4770      	bx	lr
 8010810:	20000806 	.word	0x20000806
 8010814:	20000808 	.word	0x20000808
 8010818:	411ce80a 	.word	0x411ce80a
 801081c:	45800000 	.word	0x45800000

08010820 <IMU_GetGyro_Z>:

/* ---------------------------------------------------------------
	Z[rad/s]
--------------------------------------------------------------- */
float IMU_GetGyro_Z( void )
{
 8010820:	b480      	push	{r7}
 8010822:	af00      	add	r7, sp, #0
	return GYRO_Z_SIGN * DEG2RAD( (gyro_z_value - gyro_z_reference) / GYRO_Z_SENSITIVITY );
<<<<<<< HEAD
 8010824:	4b0e      	ldr	r3, [pc, #56]	; (8010860 <IMU_GetGyro_Z+0x40>)
 8010826:	881b      	ldrh	r3, [r3, #0]
 8010828:	b21b      	sxth	r3, r3
 801082a:	461a      	mov	r2, r3
 801082c:	4b0d      	ldr	r3, [pc, #52]	; (8010864 <IMU_GetGyro_Z+0x44>)
=======
 8010824:	4b0e      	ldr	r3, [pc, #56]	@ (8010860 <IMU_GetGyro_Z+0x40>)
 8010826:	881b      	ldrh	r3, [r3, #0]
 8010828:	b21b      	sxth	r3, r3
 801082a:	461a      	mov	r2, r3
 801082c:	4b0d      	ldr	r3, [pc, #52]	@ (8010864 <IMU_GetGyro_Z+0x44>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801082e:	881b      	ldrh	r3, [r3, #0]
 8010830:	b21b      	sxth	r3, r3
 8010832:	1ad3      	subs	r3, r2, r3
 8010834:	ee07 3a90 	vmov	s15, r3
 8010838:	eef8 7ae7 	vcvt.f32.s32	s15, s15
<<<<<<< HEAD
 801083c:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8010868 <IMU_GetGyro_Z+0x48>
 8010840:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8010844:	eddf 6a09 	vldr	s13, [pc, #36]	; 801086c <IMU_GetGyro_Z+0x4c>
 8010848:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801084c:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8010870 <IMU_GetGyro_Z+0x50>
=======
 801083c:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8010868 <IMU_GetGyro_Z+0x48>
 8010840:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8010844:	eddf 6a09 	vldr	s13, [pc, #36]	@ 801086c <IMU_GetGyro_Z+0x4c>
 8010848:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801084c:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8010870 <IMU_GetGyro_Z+0x50>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010850:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8010854:	eeb0 0a67 	vmov.f32	s0, s15
 8010858:	46bd      	mov	sp, r7
 801085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801085e:	4770      	bx	lr
 8010860:	2000080a 	.word	0x2000080a
 8010864:	2000080c 	.word	0x2000080c
 8010868:	41833333 	.word	0x41833333
 801086c:	43340000 	.word	0x43340000
 8010870:	40490fda 	.word	0x40490fda

08010874 <IMU_DebugPrintf>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
void IMU_DebugPrintf( void )
{
 8010874:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
<<<<<<< HEAD
 8010878:	b089      	sub	sp, #36	; 0x24
=======
 8010878:	b089      	sub	sp, #36	@ 0x24
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801087a:	af06      	add	r7, sp, #24
	while( Communicate_Receice1byte() != _ESC ) {
 801087c:	e030      	b.n	80108e0 <IMU_DebugPrintf+0x6c>
		printf("%5d, %5d, %6.3f\t| %5d, %5d, %9.3f\r\n",
<<<<<<< HEAD
 801087e:	4b1e      	ldr	r3, [pc, #120]	; (80108f8 <IMU_DebugPrintf+0x84>)
 8010880:	881b      	ldrh	r3, [r3, #0]
 8010882:	b21b      	sxth	r3, r3
 8010884:	4698      	mov	r8, r3
 8010886:	4b1d      	ldr	r3, [pc, #116]	; (80108fc <IMU_DebugPrintf+0x88>)
=======
 801087e:	4b1e      	ldr	r3, [pc, #120]	@ (80108f8 <IMU_DebugPrintf+0x84>)
 8010880:	881b      	ldrh	r3, [r3, #0]
 8010882:	b21b      	sxth	r3, r3
 8010884:	4698      	mov	r8, r3
 8010886:	4b1d      	ldr	r3, [pc, #116]	@ (80108fc <IMU_DebugPrintf+0x88>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010888:	881b      	ldrh	r3, [r3, #0]
 801088a:	b21b      	sxth	r3, r3
 801088c:	4699      	mov	r9, r3
				accel_x_value, accel_x_reference, IMU_GetAccel_X(),
 801088e:	f7ff ffa1 	bl	80107d4 <IMU_GetAccel_X>
 8010892:	ee10 3a10 	vmov	r3, s0
		printf("%5d, %5d, %6.3f\t| %5d, %5d, %9.3f\r\n",
 8010896:	4618      	mov	r0, r3
 8010898:	f7f7 fd8e 	bl	80083b8 <__aeabi_f2d>
 801089c:	4604      	mov	r4, r0
 801089e:	460d      	mov	r5, r1
<<<<<<< HEAD
 80108a0:	4b17      	ldr	r3, [pc, #92]	; (8010900 <IMU_DebugPrintf+0x8c>)
 80108a2:	881b      	ldrh	r3, [r3, #0]
 80108a4:	b21b      	sxth	r3, r3
 80108a6:	461e      	mov	r6, r3
 80108a8:	4b16      	ldr	r3, [pc, #88]	; (8010904 <IMU_DebugPrintf+0x90>)
=======
 80108a0:	4b17      	ldr	r3, [pc, #92]	@ (8010900 <IMU_DebugPrintf+0x8c>)
 80108a2:	881b      	ldrh	r3, [r3, #0]
 80108a4:	b21b      	sxth	r3, r3
 80108a6:	461e      	mov	r6, r3
 80108a8:	4b16      	ldr	r3, [pc, #88]	@ (8010904 <IMU_DebugPrintf+0x90>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80108aa:	881b      	ldrh	r3, [r3, #0]
 80108ac:	b21b      	sxth	r3, r3
 80108ae:	607b      	str	r3, [r7, #4]
				gyro_z_value,  gyro_z_reference,  IMU_GetGyro_Z());
 80108b0:	f7ff ffb6 	bl	8010820 <IMU_GetGyro_Z>
 80108b4:	ee10 3a10 	vmov	r3, s0
		printf("%5d, %5d, %6.3f\t| %5d, %5d, %9.3f\r\n",
 80108b8:	4618      	mov	r0, r3
 80108ba:	f7f7 fd7d 	bl	80083b8 <__aeabi_f2d>
 80108be:	4602      	mov	r2, r0
 80108c0:	460b      	mov	r3, r1
 80108c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	9303      	str	r3, [sp, #12]
 80108ca:	9602      	str	r6, [sp, #8]
 80108cc:	e9cd 4500 	strd	r4, r5, [sp]
 80108d0:	464a      	mov	r2, r9
 80108d2:	4641      	mov	r1, r8
<<<<<<< HEAD
 80108d4:	480c      	ldr	r0, [pc, #48]	; (8010908 <IMU_DebugPrintf+0x94>)
 80108d6:	f001 ff65 	bl	80127a4 <iprintf>
		HAL_Delay(100);
 80108da:	2064      	movs	r0, #100	; 0x64
=======
 80108d4:	480c      	ldr	r0, [pc, #48]	@ (8010908 <IMU_DebugPrintf+0x94>)
 80108d6:	f001 ff59 	bl	801278c <iprintf>
		HAL_Delay(100);
 80108da:	2064      	movs	r0, #100	@ 0x64
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80108dc:	f7f9 fe90 	bl	800a600 <HAL_Delay>
	while( Communicate_Receice1byte() != _ESC ) {
 80108e0:	f7ff fcb8 	bl	8010254 <Communicate_Receice1byte>
 80108e4:	4603      	mov	r3, r0
 80108e6:	2b1b      	cmp	r3, #27
 80108e8:	d1c9      	bne.n	801087e <IMU_DebugPrintf+0xa>
	}
}
 80108ea:	bf00      	nop
 80108ec:	bf00      	nop
 80108ee:	370c      	adds	r7, #12
 80108f0:	46bd      	mov	sp, r7
 80108f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80108f6:	bf00      	nop
 80108f8:	20000806 	.word	0x20000806
 80108fc:	20000808 	.word	0x20000808
 8010900:	2000080a 	.word	0x2000080a
 8010904:	2000080c 	.word	0x2000080c
<<<<<<< HEAD
 8010908:	0801628c 	.word	0x0801628c
=======
 8010908:	080161c4 	.word	0x080161c4
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

0801090c <Interrupt_Main>:

/* ---------------------------------------------------------------
	1ms()
--------------------------------------------------------------- */
void Interrupt_Main( void )
{
 801090c:	b480      	push	{r7}
 801090e:	af00      	add	r7, sp, #0

}
 8010910:	bf00      	nop
 8010912:	46bd      	mov	sp, r7
 8010914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010918:	4770      	bx	lr
	...

0801091c <Interrupt_Initialize>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
void Interrupt_Initialize( void )
{
 801091c:	b580      	push	{r7, lr}
 801091e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT( &htim5 );
<<<<<<< HEAD
 8010920:	4802      	ldr	r0, [pc, #8]	; (801092c <Interrupt_Initialize+0x10>)
=======
 8010920:	4802      	ldr	r0, [pc, #8]	@ (801092c <Interrupt_Initialize+0x10>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010922:	f7fc fac5 	bl	800ceb0 <HAL_TIM_Base_Start_IT>
}
 8010926:	bf00      	nop
 8010928:	bd80      	pop	{r7, pc}
 801092a:	bf00      	nop
 801092c:	200004d8 	.word	0x200004d8

08010930 <Interrupt_PreProcess>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
void Interrupt_PreProcess( void )
{
 8010930:	b5b0      	push	{r4, r5, r7, lr}
 8010932:	ed2d 8b02 	vpush	{d8}
 8010936:	af00      	add	r7, sp, #0
	static uint32_t		interrupt_count_old = 0;
	static uint64_t		boot_time_count = 0;

	interrupt_count_now = TIMER_COUNT;
<<<<<<< HEAD
 8010938:	4b1e      	ldr	r3, [pc, #120]	; (80109b4 <Interrupt_PreProcess+0x84>)
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801093e:	4a1e      	ldr	r2, [pc, #120]	; (80109b8 <Interrupt_PreProcess+0x88>)
 8010940:	6013      	str	r3, [r2, #0]
	boot_time_count += (uint16_t)(interrupt_count_now - interrupt_count_old);
 8010942:	4b1d      	ldr	r3, [pc, #116]	; (80109b8 <Interrupt_PreProcess+0x88>)
 8010944:	681b      	ldr	r3, [r3, #0]
 8010946:	b29a      	uxth	r2, r3
 8010948:	4b1c      	ldr	r3, [pc, #112]	; (80109bc <Interrupt_PreProcess+0x8c>)
=======
 8010938:	4b1e      	ldr	r3, [pc, #120]	@ (80109b4 <Interrupt_PreProcess+0x84>)
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801093e:	4a1e      	ldr	r2, [pc, #120]	@ (80109b8 <Interrupt_PreProcess+0x88>)
 8010940:	6013      	str	r3, [r2, #0]
	boot_time_count += (uint16_t)(interrupt_count_now - interrupt_count_old);
 8010942:	4b1d      	ldr	r3, [pc, #116]	@ (80109b8 <Interrupt_PreProcess+0x88>)
 8010944:	681b      	ldr	r3, [r3, #0]
 8010946:	b29a      	uxth	r2, r3
 8010948:	4b1c      	ldr	r3, [pc, #112]	@ (80109bc <Interrupt_PreProcess+0x8c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	b29b      	uxth	r3, r3
 801094e:	1ad3      	subs	r3, r2, r3
 8010950:	b29b      	uxth	r3, r3
 8010952:	b29b      	uxth	r3, r3
 8010954:	2200      	movs	r2, #0
 8010956:	4618      	mov	r0, r3
 8010958:	4611      	mov	r1, r2
<<<<<<< HEAD
 801095a:	4b19      	ldr	r3, [pc, #100]	; (80109c0 <Interrupt_PreProcess+0x90>)
 801095c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010960:	1884      	adds	r4, r0, r2
 8010962:	eb41 0503 	adc.w	r5, r1, r3
 8010966:	4b16      	ldr	r3, [pc, #88]	; (80109c0 <Interrupt_PreProcess+0x90>)
 8010968:	e9c3 4500 	strd	r4, r5, [r3]
	interrupt_count_old = interrupt_count_now;
 801096c:	4b12      	ldr	r3, [pc, #72]	; (80109b8 <Interrupt_PreProcess+0x88>)
 801096e:	681b      	ldr	r3, [r3, #0]
 8010970:	4a12      	ldr	r2, [pc, #72]	; (80109bc <Interrupt_PreProcess+0x8c>)
 8010972:	6013      	str	r3, [r2, #0]
	boot_time = (float)boot_time_count / (float)(PCLK / TIMER_PSC);
 8010974:	4b12      	ldr	r3, [pc, #72]	; (80109c0 <Interrupt_PreProcess+0x90>)
=======
 801095a:	4b19      	ldr	r3, [pc, #100]	@ (80109c0 <Interrupt_PreProcess+0x90>)
 801095c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010960:	1884      	adds	r4, r0, r2
 8010962:	eb41 0503 	adc.w	r5, r1, r3
 8010966:	4b16      	ldr	r3, [pc, #88]	@ (80109c0 <Interrupt_PreProcess+0x90>)
 8010968:	e9c3 4500 	strd	r4, r5, [r3]
	interrupt_count_old = interrupt_count_now;
 801096c:	4b12      	ldr	r3, [pc, #72]	@ (80109b8 <Interrupt_PreProcess+0x88>)
 801096e:	681b      	ldr	r3, [r3, #0]
 8010970:	4a12      	ldr	r2, [pc, #72]	@ (80109bc <Interrupt_PreProcess+0x8c>)
 8010972:	6013      	str	r3, [r2, #0]
	boot_time = (float)boot_time_count / (float)(PCLK / TIMER_PSC);
 8010974:	4b12      	ldr	r3, [pc, #72]	@ (80109c0 <Interrupt_PreProcess+0x90>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010976:	e9d3 2300 	ldrd	r2, r3, [r3]
 801097a:	4610      	mov	r0, r2
 801097c:	4619      	mov	r1, r3
 801097e:	f7f8 f983 	bl	8008c88 <__aeabi_ul2f>
 8010982:	ee08 0a10 	vmov	s16, r0
 8010986:	f7fb fd37 	bl	800c3f8 <HAL_RCC_GetPCLK2Freq>
 801098a:	4602      	mov	r2, r0
<<<<<<< HEAD
 801098c:	4b09      	ldr	r3, [pc, #36]	; (80109b4 <Interrupt_PreProcess+0x84>)
 801098e:	681b      	ldr	r3, [r3, #0]
 8010990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
=======
 801098c:	4b09      	ldr	r3, [pc, #36]	@ (80109b4 <Interrupt_PreProcess+0x84>)
 801098e:	681b      	ldr	r3, [r3, #0]
 8010990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010992:	3301      	adds	r3, #1
 8010994:	fbb2 f3f3 	udiv	r3, r2, r3
 8010998:	ee07 3a90 	vmov	s15, r3
 801099c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80109a0:	eec8 7a07 	vdiv.f32	s15, s16, s14
<<<<<<< HEAD
 80109a4:	4b07      	ldr	r3, [pc, #28]	; (80109c4 <Interrupt_PreProcess+0x94>)
=======
 80109a4:	4b07      	ldr	r3, [pc, #28]	@ (80109c4 <Interrupt_PreProcess+0x94>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80109a6:	edc3 7a00 	vstr	s15, [r3]
}
 80109aa:	bf00      	nop
 80109ac:	46bd      	mov	sp, r7
 80109ae:	ecbd 8b02 	vpop	{d8}
 80109b2:	bdb0      	pop	{r4, r5, r7, pc}
 80109b4:	200004d8 	.word	0x200004d8
 80109b8:	20000810 	.word	0x20000810
 80109bc:	20000820 	.word	0x20000820
 80109c0:	20000828 	.word	0x20000828
 80109c4:	2000081c 	.word	0x2000081c

080109c8 <Interrupt_PostProcess>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
void Interrupt_PostProcess( void )
{
 80109c8:	b480      	push	{r7}
 80109ca:	af00      	add	r7, sp, #0
	interrupt_duty = MIN(ABS(TIMER_COUNT - interrupt_count_now),
<<<<<<< HEAD
 80109cc:	4b2e      	ldr	r3, [pc, #184]	; (8010a88 <Interrupt_PostProcess+0xc0>)
 80109ce:	681b      	ldr	r3, [r3, #0]
 80109d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80109d2:	4b2e      	ldr	r3, [pc, #184]	; (8010a8c <Interrupt_PostProcess+0xc4>)
 80109d4:	681b      	ldr	r3, [r3, #0]
 80109d6:	4b2c      	ldr	r3, [pc, #176]	; (8010a88 <Interrupt_PostProcess+0xc0>)
 80109d8:	681b      	ldr	r3, [r3, #0]
 80109da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80109dc:	4b2b      	ldr	r3, [pc, #172]	; (8010a8c <Interrupt_PostProcess+0xc4>)
 80109de:	681b      	ldr	r3, [r3, #0]
 80109e0:	1ad2      	subs	r2, r2, r3
 80109e2:	4b29      	ldr	r3, [pc, #164]	; (8010a88 <Interrupt_PostProcess+0xc0>)
 80109e4:	681b      	ldr	r3, [r3, #0]
 80109e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80109e8:	4b28      	ldr	r3, [pc, #160]	; (8010a8c <Interrupt_PostProcess+0xc4>)
 80109ea:	681b      	ldr	r3, [r3, #0]
 80109ec:	4b26      	ldr	r3, [pc, #152]	; (8010a88 <Interrupt_PostProcess+0xc0>)
 80109ee:	681b      	ldr	r3, [r3, #0]
 80109f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109f2:	4b25      	ldr	r3, [pc, #148]	; (8010a88 <Interrupt_PostProcess+0xc0>)
 80109f4:	681b      	ldr	r3, [r3, #0]
 80109f6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80109f8:	4b24      	ldr	r3, [pc, #144]	; (8010a8c <Interrupt_PostProcess+0xc4>)
 80109fa:	681b      	ldr	r3, [r3, #0]
 80109fc:	1ac9      	subs	r1, r1, r3
 80109fe:	4b22      	ldr	r3, [pc, #136]	; (8010a88 <Interrupt_PostProcess+0xc0>)
 8010a00:	681b      	ldr	r3, [r3, #0]
 8010a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
=======
 80109cc:	4b2e      	ldr	r3, [pc, #184]	@ (8010a88 <Interrupt_PostProcess+0xc0>)
 80109ce:	681b      	ldr	r3, [r3, #0]
 80109d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109d2:	4b2e      	ldr	r3, [pc, #184]	@ (8010a8c <Interrupt_PostProcess+0xc4>)
 80109d4:	681b      	ldr	r3, [r3, #0]
 80109d6:	4b2c      	ldr	r3, [pc, #176]	@ (8010a88 <Interrupt_PostProcess+0xc0>)
 80109d8:	681b      	ldr	r3, [r3, #0]
 80109da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80109dc:	4b2b      	ldr	r3, [pc, #172]	@ (8010a8c <Interrupt_PostProcess+0xc4>)
 80109de:	681b      	ldr	r3, [r3, #0]
 80109e0:	1ad2      	subs	r2, r2, r3
 80109e2:	4b29      	ldr	r3, [pc, #164]	@ (8010a88 <Interrupt_PostProcess+0xc0>)
 80109e4:	681b      	ldr	r3, [r3, #0]
 80109e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109e8:	4b28      	ldr	r3, [pc, #160]	@ (8010a8c <Interrupt_PostProcess+0xc4>)
 80109ea:	681b      	ldr	r3, [r3, #0]
 80109ec:	4b26      	ldr	r3, [pc, #152]	@ (8010a88 <Interrupt_PostProcess+0xc0>)
 80109ee:	681b      	ldr	r3, [r3, #0]
 80109f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109f2:	4b25      	ldr	r3, [pc, #148]	@ (8010a88 <Interrupt_PostProcess+0xc0>)
 80109f4:	681b      	ldr	r3, [r3, #0]
 80109f6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80109f8:	4b24      	ldr	r3, [pc, #144]	@ (8010a8c <Interrupt_PostProcess+0xc4>)
 80109fa:	681b      	ldr	r3, [r3, #0]
 80109fc:	1ac9      	subs	r1, r1, r3
 80109fe:	4b22      	ldr	r3, [pc, #136]	@ (8010a88 <Interrupt_PostProcess+0xc0>)
 8010a00:	681b      	ldr	r3, [r3, #0]
 8010a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010a04:	440b      	add	r3, r1
						 ABS(TIMER_COUNT - interrupt_count_now + TIMER_LOAD)) * 1000 / TIMER_LOAD;
 8010a06:	429a      	cmp	r2, r3
 8010a08:	d20f      	bcs.n	8010a2a <Interrupt_PostProcess+0x62>
	interrupt_duty = MIN(ABS(TIMER_COUNT - interrupt_count_now),
<<<<<<< HEAD
 8010a0a:	4b1f      	ldr	r3, [pc, #124]	; (8010a88 <Interrupt_PostProcess+0xc0>)
 8010a0c:	681b      	ldr	r3, [r3, #0]
 8010a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010a10:	4b1e      	ldr	r3, [pc, #120]	; (8010a8c <Interrupt_PostProcess+0xc4>)
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	4b1c      	ldr	r3, [pc, #112]	; (8010a88 <Interrupt_PostProcess+0xc0>)
 8010a16:	681b      	ldr	r3, [r3, #0]
 8010a18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010a1a:	4b1c      	ldr	r3, [pc, #112]	; (8010a8c <Interrupt_PostProcess+0xc4>)
 8010a1c:	681b      	ldr	r3, [r3, #0]
 8010a1e:	1ad3      	subs	r3, r2, r3
						 ABS(TIMER_COUNT - interrupt_count_now + TIMER_LOAD)) * 1000 / TIMER_LOAD;
 8010a20:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8010a24:	fb02 f303 	mul.w	r3, r2, r3
 8010a28:	e015      	b.n	8010a56 <Interrupt_PostProcess+0x8e>
	interrupt_duty = MIN(ABS(TIMER_COUNT - interrupt_count_now),
 8010a2a:	4b17      	ldr	r3, [pc, #92]	; (8010a88 <Interrupt_PostProcess+0xc0>)
 8010a2c:	681b      	ldr	r3, [r3, #0]
 8010a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010a30:	4b16      	ldr	r3, [pc, #88]	; (8010a8c <Interrupt_PostProcess+0xc4>)
 8010a32:	681b      	ldr	r3, [r3, #0]
 8010a34:	4b14      	ldr	r3, [pc, #80]	; (8010a88 <Interrupt_PostProcess+0xc0>)
 8010a36:	681b      	ldr	r3, [r3, #0]
 8010a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010a3a:	4b13      	ldr	r3, [pc, #76]	; (8010a88 <Interrupt_PostProcess+0xc0>)
 8010a3c:	681b      	ldr	r3, [r3, #0]
 8010a3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010a40:	4b12      	ldr	r3, [pc, #72]	; (8010a8c <Interrupt_PostProcess+0xc4>)
 8010a42:	681b      	ldr	r3, [r3, #0]
 8010a44:	1ad2      	subs	r2, r2, r3
 8010a46:	4b10      	ldr	r3, [pc, #64]	; (8010a88 <Interrupt_PostProcess+0xc0>)
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010a4c:	4413      	add	r3, r2
						 ABS(TIMER_COUNT - interrupt_count_now + TIMER_LOAD)) * 1000 / TIMER_LOAD;
 8010a4e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8010a52:	fb02 f303 	mul.w	r3, r2, r3
 8010a56:	4a0c      	ldr	r2, [pc, #48]	; (8010a88 <Interrupt_PostProcess+0xc0>)
 8010a58:	6812      	ldr	r2, [r2, #0]
 8010a5a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8010a5c:	fbb3 f3f2 	udiv	r3, r3, r2
	interrupt_duty = MIN(ABS(TIMER_COUNT - interrupt_count_now),
 8010a60:	4a0b      	ldr	r2, [pc, #44]	; (8010a90 <Interrupt_PostProcess+0xc8>)
 8010a62:	6013      	str	r3, [r2, #0]
	interrupt_duty_max = MAX( interrupt_duty_max, interrupt_duty );
 8010a64:	4b0b      	ldr	r3, [pc, #44]	; (8010a94 <Interrupt_PostProcess+0xcc>)
 8010a66:	681a      	ldr	r2, [r3, #0]
 8010a68:	4b09      	ldr	r3, [pc, #36]	; (8010a90 <Interrupt_PostProcess+0xc8>)
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	429a      	cmp	r2, r3
 8010a6e:	d902      	bls.n	8010a76 <Interrupt_PostProcess+0xae>
 8010a70:	4b08      	ldr	r3, [pc, #32]	; (8010a94 <Interrupt_PostProcess+0xcc>)
 8010a72:	681b      	ldr	r3, [r3, #0]
 8010a74:	e001      	b.n	8010a7a <Interrupt_PostProcess+0xb2>
 8010a76:	4b06      	ldr	r3, [pc, #24]	; (8010a90 <Interrupt_PostProcess+0xc8>)
 8010a78:	681b      	ldr	r3, [r3, #0]
 8010a7a:	4a06      	ldr	r2, [pc, #24]	; (8010a94 <Interrupt_PostProcess+0xcc>)
=======
 8010a0a:	4b1f      	ldr	r3, [pc, #124]	@ (8010a88 <Interrupt_PostProcess+0xc0>)
 8010a0c:	681b      	ldr	r3, [r3, #0]
 8010a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a10:	4b1e      	ldr	r3, [pc, #120]	@ (8010a8c <Interrupt_PostProcess+0xc4>)
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	4b1c      	ldr	r3, [pc, #112]	@ (8010a88 <Interrupt_PostProcess+0xc0>)
 8010a16:	681b      	ldr	r3, [r3, #0]
 8010a18:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010a1a:	4b1c      	ldr	r3, [pc, #112]	@ (8010a8c <Interrupt_PostProcess+0xc4>)
 8010a1c:	681b      	ldr	r3, [r3, #0]
 8010a1e:	1ad3      	subs	r3, r2, r3
						 ABS(TIMER_COUNT - interrupt_count_now + TIMER_LOAD)) * 1000 / TIMER_LOAD;
 8010a20:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8010a24:	fb02 f303 	mul.w	r3, r2, r3
 8010a28:	e015      	b.n	8010a56 <Interrupt_PostProcess+0x8e>
	interrupt_duty = MIN(ABS(TIMER_COUNT - interrupt_count_now),
 8010a2a:	4b17      	ldr	r3, [pc, #92]	@ (8010a88 <Interrupt_PostProcess+0xc0>)
 8010a2c:	681b      	ldr	r3, [r3, #0]
 8010a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a30:	4b16      	ldr	r3, [pc, #88]	@ (8010a8c <Interrupt_PostProcess+0xc4>)
 8010a32:	681b      	ldr	r3, [r3, #0]
 8010a34:	4b14      	ldr	r3, [pc, #80]	@ (8010a88 <Interrupt_PostProcess+0xc0>)
 8010a36:	681b      	ldr	r3, [r3, #0]
 8010a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a3a:	4b13      	ldr	r3, [pc, #76]	@ (8010a88 <Interrupt_PostProcess+0xc0>)
 8010a3c:	681b      	ldr	r3, [r3, #0]
 8010a3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010a40:	4b12      	ldr	r3, [pc, #72]	@ (8010a8c <Interrupt_PostProcess+0xc4>)
 8010a42:	681b      	ldr	r3, [r3, #0]
 8010a44:	1ad2      	subs	r2, r2, r3
 8010a46:	4b10      	ldr	r3, [pc, #64]	@ (8010a88 <Interrupt_PostProcess+0xc0>)
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a4c:	4413      	add	r3, r2
						 ABS(TIMER_COUNT - interrupt_count_now + TIMER_LOAD)) * 1000 / TIMER_LOAD;
 8010a4e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8010a52:	fb02 f303 	mul.w	r3, r2, r3
 8010a56:	4a0c      	ldr	r2, [pc, #48]	@ (8010a88 <Interrupt_PostProcess+0xc0>)
 8010a58:	6812      	ldr	r2, [r2, #0]
 8010a5a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8010a5c:	fbb3 f3f2 	udiv	r3, r3, r2
	interrupt_duty = MIN(ABS(TIMER_COUNT - interrupt_count_now),
 8010a60:	4a0b      	ldr	r2, [pc, #44]	@ (8010a90 <Interrupt_PostProcess+0xc8>)
 8010a62:	6013      	str	r3, [r2, #0]
	interrupt_duty_max = MAX( interrupt_duty_max, interrupt_duty );
 8010a64:	4b0b      	ldr	r3, [pc, #44]	@ (8010a94 <Interrupt_PostProcess+0xcc>)
 8010a66:	681a      	ldr	r2, [r3, #0]
 8010a68:	4b09      	ldr	r3, [pc, #36]	@ (8010a90 <Interrupt_PostProcess+0xc8>)
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	429a      	cmp	r2, r3
 8010a6e:	d902      	bls.n	8010a76 <Interrupt_PostProcess+0xae>
 8010a70:	4b08      	ldr	r3, [pc, #32]	@ (8010a94 <Interrupt_PostProcess+0xcc>)
 8010a72:	681b      	ldr	r3, [r3, #0]
 8010a74:	e001      	b.n	8010a7a <Interrupt_PostProcess+0xb2>
 8010a76:	4b06      	ldr	r3, [pc, #24]	@ (8010a90 <Interrupt_PostProcess+0xc8>)
 8010a78:	681b      	ldr	r3, [r3, #0]
 8010a7a:	4a06      	ldr	r2, [pc, #24]	@ (8010a94 <Interrupt_PostProcess+0xcc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010a7c:	6013      	str	r3, [r2, #0]
}
 8010a7e:	bf00      	nop
 8010a80:	46bd      	mov	sp, r7
 8010a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a86:	4770      	bx	lr
 8010a88:	200004d8 	.word	0x200004d8
 8010a8c:	20000810 	.word	0x20000810
 8010a90:	20000814 	.word	0x20000814
 8010a94:	20000818 	.word	0x20000818

08010a98 <Interrupt_GetDuty>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
uint16_t Interrupt_GetDuty( void )
{
 8010a98:	b480      	push	{r7}
 8010a9a:	af00      	add	r7, sp, #0
	return interrupt_duty;
<<<<<<< HEAD
 8010a9c:	4b03      	ldr	r3, [pc, #12]	; (8010aac <Interrupt_GetDuty+0x14>)
=======
 8010a9c:	4b03      	ldr	r3, [pc, #12]	@ (8010aac <Interrupt_GetDuty+0x14>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010a9e:	681b      	ldr	r3, [r3, #0]
 8010aa0:	b29b      	uxth	r3, r3
}
 8010aa2:	4618      	mov	r0, r3
 8010aa4:	46bd      	mov	sp, r7
 8010aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aaa:	4770      	bx	lr
 8010aac:	20000814 	.word	0x20000814

08010ab0 <Interrupt_GetDuty_Max>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
uint16_t Interrupt_GetDuty_Max( void )
{
 8010ab0:	b480      	push	{r7}
 8010ab2:	af00      	add	r7, sp, #0
	return interrupt_duty_max;
<<<<<<< HEAD
 8010ab4:	4b03      	ldr	r3, [pc, #12]	; (8010ac4 <Interrupt_GetDuty_Max+0x14>)
=======
 8010ab4:	4b03      	ldr	r3, [pc, #12]	@ (8010ac4 <Interrupt_GetDuty_Max+0x14>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010ab6:	681b      	ldr	r3, [r3, #0]
 8010ab8:	b29b      	uxth	r3, r3
}
 8010aba:	4618      	mov	r0, r3
 8010abc:	46bd      	mov	sp, r7
 8010abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ac2:	4770      	bx	lr
 8010ac4:	20000818 	.word	0x20000818

08010ac8 <Interrupt_GetBootTime>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
float Interrupt_GetBootTime( void )
{
 8010ac8:	b480      	push	{r7}
 8010aca:	af00      	add	r7, sp, #0
	return boot_time;
<<<<<<< HEAD
 8010acc:	4b04      	ldr	r3, [pc, #16]	; (8010ae0 <Interrupt_GetBootTime+0x18>)
=======
 8010acc:	4b04      	ldr	r3, [pc, #16]	@ (8010ae0 <Interrupt_GetBootTime+0x18>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010ace:	681b      	ldr	r3, [r3, #0]
 8010ad0:	ee07 3a90 	vmov	s15, r3
}
 8010ad4:	eeb0 0a67 	vmov.f32	s0, s15
 8010ad8:	46bd      	mov	sp, r7
 8010ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ade:	4770      	bx	lr
 8010ae0:	2000081c 	.word	0x2000081c

08010ae4 <HAL_ADC_ConvCpltCallback>:

/* ---------------------------------------------------------------
	AD(Don't change the function name)
--------------------------------------------------------------- */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8010ae4:	b580      	push	{r7, lr}
 8010ae6:	b082      	sub	sp, #8
 8010ae8:	af00      	add	r7, sp, #0
 8010aea:	6078      	str	r0, [r7, #4]
	Interrupt_PreProcess();
 8010aec:	f7ff ff20 	bl	8010930 <Interrupt_PreProcess>
	Interrupt_Main();
 8010af0:	f7ff ff0c 	bl	801090c <Interrupt_Main>
	Interrupt_PostProcess();
 8010af4:	f7ff ff68 	bl	80109c8 <Interrupt_PostProcess>
}
 8010af8:	bf00      	nop
 8010afa:	3708      	adds	r7, #8
 8010afc:	46bd      	mov	sp, r7
 8010afe:	bd80      	pop	{r7, pc}

08010b00 <Sensor_TurnOffLED>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
void Sensor_TurnOffLED( void )
{
 8010b00:	b480      	push	{r7}
 8010b02:	b083      	sub	sp, #12
 8010b04:	af00      	add	r7, sp, #0
	for( int8_t i = 0; i < NUM_ADC; i++ ) {
 8010b06:	2300      	movs	r3, #0
 8010b08:	71fb      	strb	r3, [r7, #7]
 8010b0a:	e00b      	b.n	8010b24 <Sensor_TurnOffLED+0x24>
		led_on_pattern[i] = 0;
 8010b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
<<<<<<< HEAD
 8010b10:	4a0a      	ldr	r2, [pc, #40]	; (8010b3c <Sensor_TurnOffLED+0x3c>)
=======
 8010b10:	4a0a      	ldr	r2, [pc, #40]	@ (8010b3c <Sensor_TurnOffLED+0x3c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010b12:	2100      	movs	r1, #0
 8010b14:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for( int8_t i = 0; i < NUM_ADC; i++ ) {
 8010b18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010b1c:	b2db      	uxtb	r3, r3
 8010b1e:	3301      	adds	r3, #1
 8010b20:	b2db      	uxtb	r3, r3
 8010b22:	71fb      	strb	r3, [r7, #7]
 8010b24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010b28:	2b0b      	cmp	r3, #11
 8010b2a:	ddef      	ble.n	8010b0c <Sensor_TurnOffLED+0xc>
	}
}
 8010b2c:	bf00      	nop
 8010b2e:	bf00      	nop
 8010b30:	370c      	adds	r7, #12
 8010b32:	46bd      	mov	sp, r7
 8010b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b38:	4770      	bx	lr
 8010b3a:	bf00      	nop
 8010b3c:	20000830 	.word	0x20000830

08010b40 <Sensor_TurnOnLED>:

void Sensor_TurnOnLED( void )
{
 8010b40:	b580      	push	{r7, lr}
 8010b42:	af00      	add	r7, sp, #0
	Sensor_TurnOffLED();
 8010b44:	f7ff ffdc 	bl	8010b00 <Sensor_TurnOffLED>
	led_on_pattern[LED_FL_ON] = LED_FL_Pin;
<<<<<<< HEAD
 8010b48:	4b06      	ldr	r3, [pc, #24]	; (8010b64 <Sensor_TurnOnLED+0x24>)
 8010b4a:	2208      	movs	r2, #8
 8010b4c:	615a      	str	r2, [r3, #20]
	led_on_pattern[LED_SL_ON] = LED_SL_Pin;
 8010b4e:	4b05      	ldr	r3, [pc, #20]	; (8010b64 <Sensor_TurnOnLED+0x24>)
 8010b50:	2204      	movs	r2, #4
 8010b52:	625a      	str	r2, [r3, #36]	; 0x24
	led_on_pattern[LED_SR_ON] = LED_SR_Pin;
 8010b54:	4b03      	ldr	r3, [pc, #12]	; (8010b64 <Sensor_TurnOnLED+0x24>)
 8010b56:	2202      	movs	r2, #2
 8010b58:	61da      	str	r2, [r3, #28]
	led_on_pattern[LED_FR_ON] = LED_FR_Pin;
 8010b5a:	4b02      	ldr	r3, [pc, #8]	; (8010b64 <Sensor_TurnOnLED+0x24>)
=======
 8010b48:	4b06      	ldr	r3, [pc, #24]	@ (8010b64 <Sensor_TurnOnLED+0x24>)
 8010b4a:	2208      	movs	r2, #8
 8010b4c:	615a      	str	r2, [r3, #20]
	led_on_pattern[LED_SL_ON] = LED_SL_Pin;
 8010b4e:	4b05      	ldr	r3, [pc, #20]	@ (8010b64 <Sensor_TurnOnLED+0x24>)
 8010b50:	2204      	movs	r2, #4
 8010b52:	625a      	str	r2, [r3, #36]	@ 0x24
	led_on_pattern[LED_SR_ON] = LED_SR_Pin;
 8010b54:	4b03      	ldr	r3, [pc, #12]	@ (8010b64 <Sensor_TurnOnLED+0x24>)
 8010b56:	2202      	movs	r2, #2
 8010b58:	61da      	str	r2, [r3, #28]
	led_on_pattern[LED_FR_ON] = LED_FR_Pin;
 8010b5a:	4b02      	ldr	r3, [pc, #8]	@ (8010b64 <Sensor_TurnOnLED+0x24>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010b5c:	2201      	movs	r2, #1
 8010b5e:	60da      	str	r2, [r3, #12]
}
 8010b60:	bf00      	nop
 8010b62:	bd80      	pop	{r7, pc}
 8010b64:	20000830 	.word	0x20000830

08010b68 <Sensor_Initialize>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
void Sensor_Initialize( void )
{
 8010b68:	b580      	push	{r7, lr}
 8010b6a:	af00      	add	r7, sp, #0
	htim1.Instance->DIER |= TIM_DIER_CC1DE | TIM_DIER_CC2DE;
<<<<<<< HEAD
 8010b6c:	4b1a      	ldr	r3, [pc, #104]	; (8010bd8 <Sensor_Initialize+0x70>)
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	68da      	ldr	r2, [r3, #12]
 8010b72:	4b19      	ldr	r3, [pc, #100]	; (8010bd8 <Sensor_Initialize+0x70>)
 8010b74:	681b      	ldr	r3, [r3, #0]
 8010b76:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
 8010b7a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_MOE_ENABLE(&htim1);
 8010b7c:	4b16      	ldr	r3, [pc, #88]	; (8010bd8 <Sensor_Initialize+0x70>)
 8010b7e:	681b      	ldr	r3, [r3, #0]
 8010b80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010b82:	4b15      	ldr	r3, [pc, #84]	; (8010bd8 <Sensor_Initialize+0x70>)
 8010b84:	681b      	ldr	r3, [r3, #0]
 8010b86:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8010b8a:	645a      	str	r2, [r3, #68]	; 0x44
	__HAL_TIM_CLEAR_FLAG(&htim1, TIM_FLAG_UPDATE);
 8010b8c:	4b12      	ldr	r3, [pc, #72]	; (8010bd8 <Sensor_Initialize+0x70>)
=======
 8010b6c:	4b1a      	ldr	r3, [pc, #104]	@ (8010bd8 <Sensor_Initialize+0x70>)
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	68da      	ldr	r2, [r3, #12]
 8010b72:	4b19      	ldr	r3, [pc, #100]	@ (8010bd8 <Sensor_Initialize+0x70>)
 8010b74:	681b      	ldr	r3, [r3, #0]
 8010b76:	f442 62c0 	orr.w	r2, r2, #1536	@ 0x600
 8010b7a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_MOE_ENABLE(&htim1);
 8010b7c:	4b16      	ldr	r3, [pc, #88]	@ (8010bd8 <Sensor_Initialize+0x70>)
 8010b7e:	681b      	ldr	r3, [r3, #0]
 8010b80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010b82:	4b15      	ldr	r3, [pc, #84]	@ (8010bd8 <Sensor_Initialize+0x70>)
 8010b84:	681b      	ldr	r3, [r3, #0]
 8010b86:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8010b8a:	645a      	str	r2, [r3, #68]	@ 0x44
	__HAL_TIM_CLEAR_FLAG(&htim1, TIM_FLAG_UPDATE);
 8010b8c:	4b12      	ldr	r3, [pc, #72]	@ (8010bd8 <Sensor_Initialize+0x70>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010b8e:	681b      	ldr	r3, [r3, #0]
 8010b90:	f06f 0201 	mvn.w	r2, #1
 8010b94:	611a      	str	r2, [r3, #16]

	HAL_DMA_Start_IT(htim1.hdma[TIM_DMA_ID_CC1], (uint32_t)led_on_pattern, (uint32_t)(&(GPIOA->BSRR)), NUM_ADC);
<<<<<<< HEAD
 8010b96:	4b10      	ldr	r3, [pc, #64]	; (8010bd8 <Sensor_Initialize+0x70>)
 8010b98:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8010b9a:	4910      	ldr	r1, [pc, #64]	; (8010bdc <Sensor_Initialize+0x74>)
 8010b9c:	230c      	movs	r3, #12
 8010b9e:	4a10      	ldr	r2, [pc, #64]	; (8010be0 <Sensor_Initialize+0x78>)
 8010ba0:	f7fa fb0a 	bl	800b1b8 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(htim1.hdma[TIM_DMA_ID_CC2], (uint32_t)(&led_off_pattern), (uint32_t)(&(GPIOA->BSRR)), 1);
 8010ba4:	4b0c      	ldr	r3, [pc, #48]	; (8010bd8 <Sensor_Initialize+0x70>)
 8010ba6:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8010ba8:	490e      	ldr	r1, [pc, #56]	; (8010be4 <Sensor_Initialize+0x7c>)
 8010baa:	2301      	movs	r3, #1
 8010bac:	4a0c      	ldr	r2, [pc, #48]	; (8010be0 <Sensor_Initialize+0x78>)
 8010bae:	f7fa fb03 	bl	800b1b8 <HAL_DMA_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_value, NUM_ADC);
 8010bb2:	220c      	movs	r2, #12
 8010bb4:	490c      	ldr	r1, [pc, #48]	; (8010be8 <Sensor_Initialize+0x80>)
 8010bb6:	480d      	ldr	r0, [pc, #52]	; (8010bec <Sensor_Initialize+0x84>)
 8010bb8:	f7f9 fd8a 	bl	800a6d0 <HAL_ADC_Start_DMA>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8010bbc:	2100      	movs	r1, #0
 8010bbe:	4806      	ldr	r0, [pc, #24]	; (8010bd8 <Sensor_Initialize+0x70>)
 8010bc0:	f7fc fa32 	bl	800d028 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8010bc4:	2104      	movs	r1, #4
 8010bc6:	4804      	ldr	r0, [pc, #16]	; (8010bd8 <Sensor_Initialize+0x70>)
 8010bc8:	f7fc fa2e 	bl	800d028 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8010bcc:	2108      	movs	r1, #8
 8010bce:	4802      	ldr	r0, [pc, #8]	; (8010bd8 <Sensor_Initialize+0x70>)
=======
 8010b96:	4b10      	ldr	r3, [pc, #64]	@ (8010bd8 <Sensor_Initialize+0x70>)
 8010b98:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8010b9a:	4910      	ldr	r1, [pc, #64]	@ (8010bdc <Sensor_Initialize+0x74>)
 8010b9c:	230c      	movs	r3, #12
 8010b9e:	4a10      	ldr	r2, [pc, #64]	@ (8010be0 <Sensor_Initialize+0x78>)
 8010ba0:	f7fa fb0a 	bl	800b1b8 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(htim1.hdma[TIM_DMA_ID_CC2], (uint32_t)(&led_off_pattern), (uint32_t)(&(GPIOA->BSRR)), 1);
 8010ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8010bd8 <Sensor_Initialize+0x70>)
 8010ba6:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8010ba8:	490e      	ldr	r1, [pc, #56]	@ (8010be4 <Sensor_Initialize+0x7c>)
 8010baa:	2301      	movs	r3, #1
 8010bac:	4a0c      	ldr	r2, [pc, #48]	@ (8010be0 <Sensor_Initialize+0x78>)
 8010bae:	f7fa fb03 	bl	800b1b8 <HAL_DMA_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_value, NUM_ADC);
 8010bb2:	220c      	movs	r2, #12
 8010bb4:	490c      	ldr	r1, [pc, #48]	@ (8010be8 <Sensor_Initialize+0x80>)
 8010bb6:	480d      	ldr	r0, [pc, #52]	@ (8010bec <Sensor_Initialize+0x84>)
 8010bb8:	f7f9 fd8a 	bl	800a6d0 <HAL_ADC_Start_DMA>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8010bbc:	2100      	movs	r1, #0
 8010bbe:	4806      	ldr	r0, [pc, #24]	@ (8010bd8 <Sensor_Initialize+0x70>)
 8010bc0:	f7fc fa32 	bl	800d028 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8010bc4:	2104      	movs	r1, #4
 8010bc6:	4804      	ldr	r0, [pc, #16]	@ (8010bd8 <Sensor_Initialize+0x70>)
 8010bc8:	f7fc fa2e 	bl	800d028 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8010bcc:	2108      	movs	r1, #8
 8010bce:	4802      	ldr	r0, [pc, #8]	@ (8010bd8 <Sensor_Initialize+0x70>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010bd0:	f7fc fa2a 	bl	800d028 <HAL_TIM_PWM_Start>
}
 8010bd4:	bf00      	nop
 8010bd6:	bd80      	pop	{r7, pc}
 8010bd8:	200003b8 	.word	0x200003b8
 8010bdc:	20000830 	.word	0x20000830
 8010be0:	40020018 	.word	0x40020018
 8010be4:	2000000c 	.word	0x2000000c
 8010be8:	20000860 	.word	0x20000860
 8010bec:	200001f4 	.word	0x200001f4

08010bf0 <Sensor_GetBatteryValue>:

/* ---------------------------------------------------------------
	AD
--------------------------------------------------------------- */
uint16_t Sensor_GetBatteryValue( void )
{
 8010bf0:	b480      	push	{r7}
 8010bf2:	af00      	add	r7, sp, #0
	return( (adc_value[BATTERY_0] + adc_value[BATTERY_1] + adc_value[BATTERY_2] + adc_value[BATTERY_3]) / 4 );
<<<<<<< HEAD
 8010bf4:	4b0c      	ldr	r3, [pc, #48]	; (8010c28 <Sensor_GetBatteryValue+0x38>)
 8010bf6:	881b      	ldrh	r3, [r3, #0]
 8010bf8:	b29b      	uxth	r3, r3
 8010bfa:	461a      	mov	r2, r3
 8010bfc:	4b0a      	ldr	r3, [pc, #40]	; (8010c28 <Sensor_GetBatteryValue+0x38>)
 8010bfe:	885b      	ldrh	r3, [r3, #2]
 8010c00:	b29b      	uxth	r3, r3
 8010c02:	4413      	add	r3, r2
 8010c04:	4a08      	ldr	r2, [pc, #32]	; (8010c28 <Sensor_GetBatteryValue+0x38>)
 8010c06:	8a92      	ldrh	r2, [r2, #20]
 8010c08:	b292      	uxth	r2, r2
 8010c0a:	4413      	add	r3, r2
 8010c0c:	4a06      	ldr	r2, [pc, #24]	; (8010c28 <Sensor_GetBatteryValue+0x38>)
=======
 8010bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8010c28 <Sensor_GetBatteryValue+0x38>)
 8010bf6:	881b      	ldrh	r3, [r3, #0]
 8010bf8:	b29b      	uxth	r3, r3
 8010bfa:	461a      	mov	r2, r3
 8010bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8010c28 <Sensor_GetBatteryValue+0x38>)
 8010bfe:	885b      	ldrh	r3, [r3, #2]
 8010c00:	b29b      	uxth	r3, r3
 8010c02:	4413      	add	r3, r2
 8010c04:	4a08      	ldr	r2, [pc, #32]	@ (8010c28 <Sensor_GetBatteryValue+0x38>)
 8010c06:	8a92      	ldrh	r2, [r2, #20]
 8010c08:	b292      	uxth	r2, r2
 8010c0a:	4413      	add	r3, r2
 8010c0c:	4a06      	ldr	r2, [pc, #24]	@ (8010c28 <Sensor_GetBatteryValue+0x38>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010c0e:	8ad2      	ldrh	r2, [r2, #22]
 8010c10:	b292      	uxth	r2, r2
 8010c12:	4413      	add	r3, r2
 8010c14:	2b00      	cmp	r3, #0
 8010c16:	da00      	bge.n	8010c1a <Sensor_GetBatteryValue+0x2a>
 8010c18:	3303      	adds	r3, #3
 8010c1a:	109b      	asrs	r3, r3, #2
 8010c1c:	b29b      	uxth	r3, r3
}
 8010c1e:	4618      	mov	r0, r3
 8010c20:	46bd      	mov	sp, r7
 8010c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c26:	4770      	bx	lr
 8010c28:	20000860 	.word	0x20000860

08010c2c <Sensor_GetValue>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
int16_t Sensor_GetValue( uint8_t dir )
{
 8010c2c:	b480      	push	{r7}
 8010c2e:	b083      	sub	sp, #12
 8010c30:	af00      	add	r7, sp, #0
 8010c32:	4603      	mov	r3, r0
 8010c34:	71fb      	strb	r3, [r7, #7]
	switch( dir ) {
 8010c36:	79fb      	ldrb	r3, [r7, #7]
 8010c38:	2b03      	cmp	r3, #3
 8010c3a:	d833      	bhi.n	8010ca4 <Sensor_GetValue+0x78>
<<<<<<< HEAD
 8010c3c:	a201      	add	r2, pc, #4	; (adr r2, 8010c44 <Sensor_GetValue+0x18>)
=======
 8010c3c:	a201      	add	r2, pc, #4	@ (adr r2, 8010c44 <Sensor_GetValue+0x18>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c42:	bf00      	nop
 8010c44:	08010c7d 	.word	0x08010c7d
 8010c48:	08010c91 	.word	0x08010c91
 8010c4c:	08010c69 	.word	0x08010c69
 8010c50:	08010c55 	.word	0x08010c55
		case 3: 	return adc_value[LED_FL_ON] - adc_value[LED_FL_OFF];	break;
<<<<<<< HEAD
 8010c54:	4b17      	ldr	r3, [pc, #92]	; (8010cb4 <Sensor_GetValue+0x88>)
 8010c56:	895b      	ldrh	r3, [r3, #10]
 8010c58:	b29a      	uxth	r2, r3
 8010c5a:	4b16      	ldr	r3, [pc, #88]	; (8010cb4 <Sensor_GetValue+0x88>)
=======
 8010c54:	4b17      	ldr	r3, [pc, #92]	@ (8010cb4 <Sensor_GetValue+0x88>)
 8010c56:	895b      	ldrh	r3, [r3, #10]
 8010c58:	b29a      	uxth	r2, r3
 8010c5a:	4b16      	ldr	r3, [pc, #88]	@ (8010cb4 <Sensor_GetValue+0x88>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010c5c:	891b      	ldrh	r3, [r3, #8]
 8010c5e:	b29b      	uxth	r3, r3
 8010c60:	1ad3      	subs	r3, r2, r3
 8010c62:	b29b      	uxth	r3, r3
 8010c64:	b21b      	sxth	r3, r3
 8010c66:	e01f      	b.n	8010ca8 <Sensor_GetValue+0x7c>
		case 2: 	return adc_value[LED_SL_ON] - adc_value[LED_SL_OFF];	break;
<<<<<<< HEAD
 8010c68:	4b12      	ldr	r3, [pc, #72]	; (8010cb4 <Sensor_GetValue+0x88>)
 8010c6a:	8a5b      	ldrh	r3, [r3, #18]
 8010c6c:	b29a      	uxth	r2, r3
 8010c6e:	4b11      	ldr	r3, [pc, #68]	; (8010cb4 <Sensor_GetValue+0x88>)
=======
 8010c68:	4b12      	ldr	r3, [pc, #72]	@ (8010cb4 <Sensor_GetValue+0x88>)
 8010c6a:	8a5b      	ldrh	r3, [r3, #18]
 8010c6c:	b29a      	uxth	r2, r3
 8010c6e:	4b11      	ldr	r3, [pc, #68]	@ (8010cb4 <Sensor_GetValue+0x88>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010c70:	8a1b      	ldrh	r3, [r3, #16]
 8010c72:	b29b      	uxth	r3, r3
 8010c74:	1ad3      	subs	r3, r2, r3
 8010c76:	b29b      	uxth	r3, r3
 8010c78:	b21b      	sxth	r3, r3
 8010c7a:	e015      	b.n	8010ca8 <Sensor_GetValue+0x7c>
		case 0: 	return adc_value[LED_SR_ON] - adc_value[LED_SR_OFF];	break;
<<<<<<< HEAD
 8010c7c:	4b0d      	ldr	r3, [pc, #52]	; (8010cb4 <Sensor_GetValue+0x88>)
 8010c7e:	89db      	ldrh	r3, [r3, #14]
 8010c80:	b29a      	uxth	r2, r3
 8010c82:	4b0c      	ldr	r3, [pc, #48]	; (8010cb4 <Sensor_GetValue+0x88>)
=======
 8010c7c:	4b0d      	ldr	r3, [pc, #52]	@ (8010cb4 <Sensor_GetValue+0x88>)
 8010c7e:	89db      	ldrh	r3, [r3, #14]
 8010c80:	b29a      	uxth	r2, r3
 8010c82:	4b0c      	ldr	r3, [pc, #48]	@ (8010cb4 <Sensor_GetValue+0x88>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010c84:	899b      	ldrh	r3, [r3, #12]
 8010c86:	b29b      	uxth	r3, r3
 8010c88:	1ad3      	subs	r3, r2, r3
 8010c8a:	b29b      	uxth	r3, r3
 8010c8c:	b21b      	sxth	r3, r3
 8010c8e:	e00b      	b.n	8010ca8 <Sensor_GetValue+0x7c>
		case 1: 	return adc_value[LED_FR_ON] - adc_value[LED_FR_OFF];	break;
<<<<<<< HEAD
 8010c90:	4b08      	ldr	r3, [pc, #32]	; (8010cb4 <Sensor_GetValue+0x88>)
 8010c92:	88db      	ldrh	r3, [r3, #6]
 8010c94:	b29a      	uxth	r2, r3
 8010c96:	4b07      	ldr	r3, [pc, #28]	; (8010cb4 <Sensor_GetValue+0x88>)
=======
 8010c90:	4b08      	ldr	r3, [pc, #32]	@ (8010cb4 <Sensor_GetValue+0x88>)
 8010c92:	88db      	ldrh	r3, [r3, #6]
 8010c94:	b29a      	uxth	r2, r3
 8010c96:	4b07      	ldr	r3, [pc, #28]	@ (8010cb4 <Sensor_GetValue+0x88>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010c98:	889b      	ldrh	r3, [r3, #4]
 8010c9a:	b29b      	uxth	r3, r3
 8010c9c:	1ad3      	subs	r3, r2, r3
 8010c9e:	b29b      	uxth	r3, r3
 8010ca0:	b21b      	sxth	r3, r3
 8010ca2:	e001      	b.n	8010ca8 <Sensor_GetValue+0x7c>
		default:	return -1;												break;
 8010ca4:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8010ca8:	4618      	mov	r0, r3
 8010caa:	370c      	adds	r7, #12
 8010cac:	46bd      	mov	sp, r7
 8010cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cb2:	4770      	bx	lr
 8010cb4:	20000860 	.word	0x20000860

08010cb8 <Sensor_DebugPrintf>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
void Sensor_DebugPrintf( void )
{
 8010cb8:	b5f0      	push	{r4, r5, r6, r7, lr}
<<<<<<< HEAD
 8010cba:	b08f      	sub	sp, #60	; 0x3c
 8010cbc:	af0a      	add	r7, sp, #40	; 0x28
=======
 8010cba:	b08f      	sub	sp, #60	@ 0x3c
 8010cbc:	af0a      	add	r7, sp, #40	@ 0x28
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
	Sensor_TurnOnLED();
 8010cbe:	f7ff ff3f 	bl	8010b40 <Sensor_TurnOnLED>
	while( Communicate_Receice1byte() != _ESC ) {
 8010cc2:	e053      	b.n	8010d6c <Sensor_DebugPrintf+0xb4>
		printf( "%5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d)\r\n",
				adc_value[LED_FL_ON] - adc_value[LED_FL_OFF], adc_value[LED_FL_ON], adc_value[LED_FL_OFF],
<<<<<<< HEAD
 8010cc4:	4b2f      	ldr	r3, [pc, #188]	; (8010d84 <Sensor_DebugPrintf+0xcc>)
 8010cc6:	895b      	ldrh	r3, [r3, #10]
 8010cc8:	b29b      	uxth	r3, r3
 8010cca:	461a      	mov	r2, r3
 8010ccc:	4b2d      	ldr	r3, [pc, #180]	; (8010d84 <Sensor_DebugPrintf+0xcc>)
=======
 8010cc4:	4b2f      	ldr	r3, [pc, #188]	@ (8010d84 <Sensor_DebugPrintf+0xcc>)
 8010cc6:	895b      	ldrh	r3, [r3, #10]
 8010cc8:	b29b      	uxth	r3, r3
 8010cca:	461a      	mov	r2, r3
 8010ccc:	4b2d      	ldr	r3, [pc, #180]	@ (8010d84 <Sensor_DebugPrintf+0xcc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010cce:	891b      	ldrh	r3, [r3, #8]
 8010cd0:	b29b      	uxth	r3, r3
		printf( "%5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d)\r\n",
 8010cd2:	1ad0      	subs	r0, r2, r3
				adc_value[LED_FL_ON] - adc_value[LED_FL_OFF], adc_value[LED_FL_ON], adc_value[LED_FL_OFF],
<<<<<<< HEAD
 8010cd4:	4b2b      	ldr	r3, [pc, #172]	; (8010d84 <Sensor_DebugPrintf+0xcc>)
=======
 8010cd4:	4b2b      	ldr	r3, [pc, #172]	@ (8010d84 <Sensor_DebugPrintf+0xcc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010cd6:	895b      	ldrh	r3, [r3, #10]
 8010cd8:	b29b      	uxth	r3, r3
		printf( "%5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d)\r\n",
 8010cda:	469c      	mov	ip, r3
				adc_value[LED_FL_ON] - adc_value[LED_FL_OFF], adc_value[LED_FL_ON], adc_value[LED_FL_OFF],
<<<<<<< HEAD
 8010cdc:	4b29      	ldr	r3, [pc, #164]	; (8010d84 <Sensor_DebugPrintf+0xcc>)
=======
 8010cdc:	4b29      	ldr	r3, [pc, #164]	@ (8010d84 <Sensor_DebugPrintf+0xcc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010cde:	891b      	ldrh	r3, [r3, #8]
 8010ce0:	b29b      	uxth	r3, r3
		printf( "%5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d)\r\n",
 8010ce2:	469e      	mov	lr, r3
				adc_value[LED_SL_ON] - adc_value[LED_SL_OFF], adc_value[LED_SL_ON], adc_value[LED_SL_OFF],
<<<<<<< HEAD
 8010ce4:	4b27      	ldr	r3, [pc, #156]	; (8010d84 <Sensor_DebugPrintf+0xcc>)
 8010ce6:	8a5b      	ldrh	r3, [r3, #18]
 8010ce8:	b29b      	uxth	r3, r3
 8010cea:	461a      	mov	r2, r3
 8010cec:	4b25      	ldr	r3, [pc, #148]	; (8010d84 <Sensor_DebugPrintf+0xcc>)
=======
 8010ce4:	4b27      	ldr	r3, [pc, #156]	@ (8010d84 <Sensor_DebugPrintf+0xcc>)
 8010ce6:	8a5b      	ldrh	r3, [r3, #18]
 8010ce8:	b29b      	uxth	r3, r3
 8010cea:	461a      	mov	r2, r3
 8010cec:	4b25      	ldr	r3, [pc, #148]	@ (8010d84 <Sensor_DebugPrintf+0xcc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010cee:	8a1b      	ldrh	r3, [r3, #16]
 8010cf0:	b29b      	uxth	r3, r3
		printf( "%5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d)\r\n",
 8010cf2:	1ad3      	subs	r3, r2, r3
				adc_value[LED_SL_ON] - adc_value[LED_SL_OFF], adc_value[LED_SL_ON], adc_value[LED_SL_OFF],
<<<<<<< HEAD
 8010cf4:	4a23      	ldr	r2, [pc, #140]	; (8010d84 <Sensor_DebugPrintf+0xcc>)
=======
 8010cf4:	4a23      	ldr	r2, [pc, #140]	@ (8010d84 <Sensor_DebugPrintf+0xcc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010cf6:	8a52      	ldrh	r2, [r2, #18]
 8010cf8:	b292      	uxth	r2, r2
		printf( "%5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d)\r\n",
 8010cfa:	4615      	mov	r5, r2
				adc_value[LED_SL_ON] - adc_value[LED_SL_OFF], adc_value[LED_SL_ON], adc_value[LED_SL_OFF],
<<<<<<< HEAD
 8010cfc:	4a21      	ldr	r2, [pc, #132]	; (8010d84 <Sensor_DebugPrintf+0xcc>)
=======
 8010cfc:	4a21      	ldr	r2, [pc, #132]	@ (8010d84 <Sensor_DebugPrintf+0xcc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010cfe:	8a12      	ldrh	r2, [r2, #16]
 8010d00:	b292      	uxth	r2, r2
		printf( "%5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d)\r\n",
 8010d02:	4616      	mov	r6, r2
				adc_value[LED_SR_ON] - adc_value[LED_SR_OFF], adc_value[LED_SR_ON], adc_value[LED_SR_OFF],
<<<<<<< HEAD
 8010d04:	4a1f      	ldr	r2, [pc, #124]	; (8010d84 <Sensor_DebugPrintf+0xcc>)
 8010d06:	89d2      	ldrh	r2, [r2, #14]
 8010d08:	b292      	uxth	r2, r2
 8010d0a:	4611      	mov	r1, r2
 8010d0c:	4a1d      	ldr	r2, [pc, #116]	; (8010d84 <Sensor_DebugPrintf+0xcc>)
=======
 8010d04:	4a1f      	ldr	r2, [pc, #124]	@ (8010d84 <Sensor_DebugPrintf+0xcc>)
 8010d06:	89d2      	ldrh	r2, [r2, #14]
 8010d08:	b292      	uxth	r2, r2
 8010d0a:	4611      	mov	r1, r2
 8010d0c:	4a1d      	ldr	r2, [pc, #116]	@ (8010d84 <Sensor_DebugPrintf+0xcc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010d0e:	8992      	ldrh	r2, [r2, #12]
 8010d10:	b292      	uxth	r2, r2
		printf( "%5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d)\r\n",
 8010d12:	1a8a      	subs	r2, r1, r2
				adc_value[LED_SR_ON] - adc_value[LED_SR_OFF], adc_value[LED_SR_ON], adc_value[LED_SR_OFF],
<<<<<<< HEAD
 8010d14:	491b      	ldr	r1, [pc, #108]	; (8010d84 <Sensor_DebugPrintf+0xcc>)
=======
 8010d14:	491b      	ldr	r1, [pc, #108]	@ (8010d84 <Sensor_DebugPrintf+0xcc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010d16:	89c9      	ldrh	r1, [r1, #14]
 8010d18:	b289      	uxth	r1, r1
		printf( "%5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d)\r\n",
 8010d1a:	60f9      	str	r1, [r7, #12]
				adc_value[LED_SR_ON] - adc_value[LED_SR_OFF], adc_value[LED_SR_ON], adc_value[LED_SR_OFF],
<<<<<<< HEAD
 8010d1c:	4919      	ldr	r1, [pc, #100]	; (8010d84 <Sensor_DebugPrintf+0xcc>)
=======
 8010d1c:	4919      	ldr	r1, [pc, #100]	@ (8010d84 <Sensor_DebugPrintf+0xcc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010d1e:	8989      	ldrh	r1, [r1, #12]
 8010d20:	b289      	uxth	r1, r1
		printf( "%5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d)\r\n",
 8010d22:	60b9      	str	r1, [r7, #8]
				adc_value[LED_FR_ON] - adc_value[LED_FR_OFF], adc_value[LED_FR_ON], adc_value[LED_FR_OFF] );
<<<<<<< HEAD
 8010d24:	4917      	ldr	r1, [pc, #92]	; (8010d84 <Sensor_DebugPrintf+0xcc>)
 8010d26:	88c9      	ldrh	r1, [r1, #6]
 8010d28:	b289      	uxth	r1, r1
 8010d2a:	460c      	mov	r4, r1
 8010d2c:	4915      	ldr	r1, [pc, #84]	; (8010d84 <Sensor_DebugPrintf+0xcc>)
=======
 8010d24:	4917      	ldr	r1, [pc, #92]	@ (8010d84 <Sensor_DebugPrintf+0xcc>)
 8010d26:	88c9      	ldrh	r1, [r1, #6]
 8010d28:	b289      	uxth	r1, r1
 8010d2a:	460c      	mov	r4, r1
 8010d2c:	4915      	ldr	r1, [pc, #84]	@ (8010d84 <Sensor_DebugPrintf+0xcc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010d2e:	8889      	ldrh	r1, [r1, #4]
 8010d30:	b289      	uxth	r1, r1
		printf( "%5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d)\r\n",
 8010d32:	1a61      	subs	r1, r4, r1
				adc_value[LED_FR_ON] - adc_value[LED_FR_OFF], adc_value[LED_FR_ON], adc_value[LED_FR_OFF] );
<<<<<<< HEAD
 8010d34:	4c13      	ldr	r4, [pc, #76]	; (8010d84 <Sensor_DebugPrintf+0xcc>)
=======
 8010d34:	4c13      	ldr	r4, [pc, #76]	@ (8010d84 <Sensor_DebugPrintf+0xcc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010d36:	88e4      	ldrh	r4, [r4, #6]
 8010d38:	b2a4      	uxth	r4, r4
		printf( "%5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d)\r\n",
 8010d3a:	607c      	str	r4, [r7, #4]
				adc_value[LED_FR_ON] - adc_value[LED_FR_OFF], adc_value[LED_FR_ON], adc_value[LED_FR_OFF] );
<<<<<<< HEAD
 8010d3c:	4c11      	ldr	r4, [pc, #68]	; (8010d84 <Sensor_DebugPrintf+0xcc>)
=======
 8010d3c:	4c11      	ldr	r4, [pc, #68]	@ (8010d84 <Sensor_DebugPrintf+0xcc>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010d3e:	88a4      	ldrh	r4, [r4, #4]
 8010d40:	b2a4      	uxth	r4, r4
		printf( "%5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d), %5d (%4d - %3d)\r\n",
 8010d42:	9408      	str	r4, [sp, #32]
 8010d44:	687c      	ldr	r4, [r7, #4]
 8010d46:	9407      	str	r4, [sp, #28]
 8010d48:	9106      	str	r1, [sp, #24]
 8010d4a:	68bc      	ldr	r4, [r7, #8]
 8010d4c:	9405      	str	r4, [sp, #20]
 8010d4e:	68f9      	ldr	r1, [r7, #12]
 8010d50:	9104      	str	r1, [sp, #16]
 8010d52:	9203      	str	r2, [sp, #12]
 8010d54:	9602      	str	r6, [sp, #8]
 8010d56:	9501      	str	r5, [sp, #4]
 8010d58:	9300      	str	r3, [sp, #0]
 8010d5a:	4673      	mov	r3, lr
 8010d5c:	4662      	mov	r2, ip
 8010d5e:	4601      	mov	r1, r0
<<<<<<< HEAD
 8010d60:	4809      	ldr	r0, [pc, #36]	; (8010d88 <Sensor_DebugPrintf+0xd0>)
 8010d62:	f001 fd1f 	bl	80127a4 <iprintf>
=======
 8010d60:	4809      	ldr	r0, [pc, #36]	@ (8010d88 <Sensor_DebugPrintf+0xd0>)
 8010d62:	f001 fd13 	bl	801278c <iprintf>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
/*		printf("%5d", adc_value[0]);
		for(uint8_t i = 1; i < sizeof(adc_value) / sizeof(adc_value[0]); i++) {
			printf(" ,%5d", adc_value[i]);
		}
		printf("\r\n");
*/		HAL_Delay(100);
<<<<<<< HEAD
 8010d66:	2064      	movs	r0, #100	; 0x64
=======
 8010d66:	2064      	movs	r0, #100	@ 0x64
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010d68:	f7f9 fc4a 	bl	800a600 <HAL_Delay>
	while( Communicate_Receice1byte() != _ESC ) {
 8010d6c:	f7ff fa72 	bl	8010254 <Communicate_Receice1byte>
 8010d70:	4603      	mov	r3, r0
 8010d72:	2b1b      	cmp	r3, #27
 8010d74:	d1a6      	bne.n	8010cc4 <Sensor_DebugPrintf+0xc>
	}
	Sensor_TurnOffLED();
 8010d76:	f7ff fec3 	bl	8010b00 <Sensor_TurnOffLED>
}
 8010d7a:	bf00      	nop
 8010d7c:	3714      	adds	r7, #20
 8010d7e:	46bd      	mov	sp, r7
 8010d80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010d82:	bf00      	nop
 8010d84:	20000860 	.word	0x20000860
<<<<<<< HEAD
 8010d88:	080162b0 	.word	0x080162b0
=======
 8010d88:	080161e8 	.word	0x080161e8
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

08010d8c <module_test>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
void module_test( void )
{
 8010d8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010d8e:	b085      	sub	sp, #20
 8010d90:	af02      	add	r7, sp, #8
	uint16_t	line 	   = 0;
 8010d92:	2300      	movs	r3, #0
 8010d94:	80fb      	strh	r3, [r7, #6]
	uint8_t		key;

	int16_t		duty_l	   = 0;
 8010d96:	2300      	movs	r3, #0
 8010d98:	80bb      	strh	r3, [r7, #4]
	int16_t		duty_r	   = 0;
 8010d9a:	2300      	movs	r3, #0
 8010d9c:	807b      	strh	r3, [r7, #2]

	// 
	Encoder_ResetCount_Left();
 8010d9e:	f7ff fb83 	bl	80104a8 <Encoder_ResetCount_Left>
	Encoder_ResetCount_Right();
 8010da2:	f7ff fb8d 	bl	80104c0 <Encoder_ResetCount_Right>

	// UART
	Communicate_ClearReceiveBuffer();
 8010da6:	f7ff fa91 	bl	80102cc <Communicate_ClearReceiveBuffer>

	// AD
	Sensor_TurnOnLED();
 8010daa:	f7ff fec9 	bl	8010b40 <Sensor_TurnOnLED>

	while( 1 ) {
		// 
		printf("<Boot Time> %8.3f[s]\r\n", Interrupt_GetBootTime()); line++;
 8010dae:	f7ff fe8b 	bl	8010ac8 <Interrupt_GetBootTime>
 8010db2:	ee10 3a10 	vmov	r3, s0
 8010db6:	4618      	mov	r0, r3
 8010db8:	f7f7 fafe 	bl	80083b8 <__aeabi_f2d>
 8010dbc:	4602      	mov	r2, r0
 8010dbe:	460b      	mov	r3, r1
<<<<<<< HEAD
 8010dc0:	48dd      	ldr	r0, [pc, #884]	; (8011138 <module_test+0x3ac>)
 8010dc2:	f001 fcef 	bl	80127a4 <iprintf>
=======
 8010dc0:	48dd      	ldr	r0, [pc, #884]	@ (8011138 <module_test+0x3ac>)
 8010dc2:	f001 fce3 	bl	801278c <iprintf>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010dc6:	88fb      	ldrh	r3, [r7, #6]
 8010dc8:	3301      	adds	r3, #1
 8010dca:	80fb      	strh	r3, [r7, #6]
		printf("<Interrupt> %3.1f[%%] (MAX : %3.1f[%%])\r\n",
				(float)Interrupt_GetDuty()/10.f, (float)Interrupt_GetDuty_Max()/10.f); line++;
 8010dcc:	f7ff fe64 	bl	8010a98 <Interrupt_GetDuty>
 8010dd0:	4603      	mov	r3, r0
 8010dd2:	ee07 3a90 	vmov	s15, r3
 8010dd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
<<<<<<< HEAD
 8010dda:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
=======
 8010dda:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010dde:	eec7 6a87 	vdiv.f32	s13, s15, s14
		printf("<Interrupt> %3.1f[%%] (MAX : %3.1f[%%])\r\n",
 8010de2:	ee16 0a90 	vmov	r0, s13
 8010de6:	f7f7 fae7 	bl	80083b8 <__aeabi_f2d>
 8010dea:	4604      	mov	r4, r0
 8010dec:	460d      	mov	r5, r1
				(float)Interrupt_GetDuty()/10.f, (float)Interrupt_GetDuty_Max()/10.f); line++;
 8010dee:	f7ff fe5f 	bl	8010ab0 <Interrupt_GetDuty_Max>
 8010df2:	4603      	mov	r3, r0
 8010df4:	ee07 3a90 	vmov	s15, r3
 8010df8:	eef8 7a67 	vcvt.f32.u32	s15, s15
<<<<<<< HEAD
 8010dfc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
=======
 8010dfc:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010e00:	eec7 6a87 	vdiv.f32	s13, s15, s14
		printf("<Interrupt> %3.1f[%%] (MAX : %3.1f[%%])\r\n",
 8010e04:	ee16 0a90 	vmov	r0, s13
 8010e08:	f7f7 fad6 	bl	80083b8 <__aeabi_f2d>
 8010e0c:	4602      	mov	r2, r0
 8010e0e:	460b      	mov	r3, r1
 8010e10:	e9cd 2300 	strd	r2, r3, [sp]
 8010e14:	4622      	mov	r2, r4
 8010e16:	462b      	mov	r3, r5
<<<<<<< HEAD
 8010e18:	48c8      	ldr	r0, [pc, #800]	; (801113c <module_test+0x3b0>)
 8010e1a:	f001 fcc3 	bl	80127a4 <iprintf>
=======
 8010e18:	48c8      	ldr	r0, [pc, #800]	@ (801113c <module_test+0x3b0>)
 8010e1a:	f001 fcb7 	bl	801278c <iprintf>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
				(float)Interrupt_GetDuty()/10.f, (float)Interrupt_GetDuty_Max()/10.f); line++;
 8010e1e:	88fb      	ldrh	r3, [r7, #6]
 8010e20:	3301      	adds	r3, #1
 8010e22:	80fb      	strh	r3, [r7, #6]

		// Duty
		printf("<PWM Duty> L: %4.1f[%%],  R: %4.1f[%%]\r\n",
				(float)duty_l/10.f, (float)duty_r/10.f); line++;
 8010e24:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8010e28:	ee07 3a90 	vmov	s15, r3
 8010e2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
<<<<<<< HEAD
 8010e30:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
=======
 8010e30:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010e34:	eec7 6a87 	vdiv.f32	s13, s15, s14
		printf("<PWM Duty> L: %4.1f[%%],  R: %4.1f[%%]\r\n",
 8010e38:	ee16 0a90 	vmov	r0, s13
 8010e3c:	f7f7 fabc 	bl	80083b8 <__aeabi_f2d>
 8010e40:	4604      	mov	r4, r0
 8010e42:	460d      	mov	r5, r1
				(float)duty_l/10.f, (float)duty_r/10.f); line++;
 8010e44:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010e48:	ee07 3a90 	vmov	s15, r3
 8010e4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
<<<<<<< HEAD
 8010e50:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
=======
 8010e50:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010e54:	eec7 6a87 	vdiv.f32	s13, s15, s14
		printf("<PWM Duty> L: %4.1f[%%],  R: %4.1f[%%]\r\n",
 8010e58:	ee16 0a90 	vmov	r0, s13
 8010e5c:	f7f7 faac 	bl	80083b8 <__aeabi_f2d>
 8010e60:	4602      	mov	r2, r0
 8010e62:	460b      	mov	r3, r1
 8010e64:	e9cd 2300 	strd	r2, r3, [sp]
 8010e68:	4622      	mov	r2, r4
 8010e6a:	462b      	mov	r3, r5
<<<<<<< HEAD
 8010e6c:	48b4      	ldr	r0, [pc, #720]	; (8011140 <module_test+0x3b4>)
 8010e6e:	f001 fc99 	bl	80127a4 <iprintf>
=======
 8010e6c:	48b4      	ldr	r0, [pc, #720]	@ (8011140 <module_test+0x3b4>)
 8010e6e:	f001 fc8d 	bl	801278c <iprintf>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
				(float)duty_l/10.f, (float)duty_r/10.f); line++;
 8010e72:	88fb      	ldrh	r3, [r7, #6]
 8010e74:	3301      	adds	r3, #1
 8010e76:	80fb      	strh	r3, [r7, #6]

		// 
		printf("<Encoder> L: %5.1f[deg],  R: %5.1f[deg]\r\n",
				RAD2DEG(Encoder_GetAngle_Left()), RAD2DEG(Encoder_GetAngle_Right())); line++;
 8010e78:	f7ff fb30 	bl	80104dc <Encoder_GetAngle_Left>
 8010e7c:	eeb0 7a40 	vmov.f32	s14, s0
<<<<<<< HEAD
 8010e80:	eddf 6ab0 	vldr	s13, [pc, #704]	; 8011144 <module_test+0x3b8>
 8010e84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8010e88:	ed9f 7aaf 	vldr	s14, [pc, #700]	; 8011148 <module_test+0x3bc>
=======
 8010e80:	eddf 6ab0 	vldr	s13, [pc, #704]	@ 8011144 <module_test+0x3b8>
 8010e84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8010e88:	ed9f 7aaf 	vldr	s14, [pc, #700]	@ 8011148 <module_test+0x3bc>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010e8c:	ee67 7a87 	vmul.f32	s15, s15, s14
		printf("<Encoder> L: %5.1f[deg],  R: %5.1f[deg]\r\n",
 8010e90:	ee17 0a90 	vmov	r0, s15
 8010e94:	f7f7 fa90 	bl	80083b8 <__aeabi_f2d>
 8010e98:	4604      	mov	r4, r0
 8010e9a:	460d      	mov	r5, r1
				RAD2DEG(Encoder_GetAngle_Left()), RAD2DEG(Encoder_GetAngle_Right())); line++;
 8010e9c:	f7ff fb3e 	bl	801051c <Encoder_GetAngle_Right>
 8010ea0:	eeb0 7a40 	vmov.f32	s14, s0
<<<<<<< HEAD
 8010ea4:	eddf 6aa7 	vldr	s13, [pc, #668]	; 8011144 <module_test+0x3b8>
 8010ea8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8010eac:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8011148 <module_test+0x3bc>
=======
 8010ea4:	eddf 6aa7 	vldr	s13, [pc, #668]	@ 8011144 <module_test+0x3b8>
 8010ea8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8010eac:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8011148 <module_test+0x3bc>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010eb0:	ee67 7a87 	vmul.f32	s15, s15, s14
		printf("<Encoder> L: %5.1f[deg],  R: %5.1f[deg]\r\n",
 8010eb4:	ee17 0a90 	vmov	r0, s15
 8010eb8:	f7f7 fa7e 	bl	80083b8 <__aeabi_f2d>
 8010ebc:	4602      	mov	r2, r0
 8010ebe:	460b      	mov	r3, r1
 8010ec0:	e9cd 2300 	strd	r2, r3, [sp]
 8010ec4:	4622      	mov	r2, r4
 8010ec6:	462b      	mov	r3, r5
<<<<<<< HEAD
 8010ec8:	48a0      	ldr	r0, [pc, #640]	; (801114c <module_test+0x3c0>)
 8010eca:	f001 fc6b 	bl	80127a4 <iprintf>
=======
 8010ec8:	48a0      	ldr	r0, [pc, #640]	@ (801114c <module_test+0x3c0>)
 8010eca:	f001 fc5f 	bl	801278c <iprintf>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
				RAD2DEG(Encoder_GetAngle_Left()), RAD2DEG(Encoder_GetAngle_Right())); line++;
 8010ece:	88fb      	ldrh	r3, [r7, #6]
 8010ed0:	3301      	adds	r3, #1
 8010ed2:	80fb      	strh	r3, [r7, #6]

		// 
		printf("<Battery> %3.2f[V]\r\n", Battery_GetVoltage()); line++;
 8010ed4:	f7ff f9a6 	bl	8010224 <Battery_GetVoltage>
 8010ed8:	ee10 3a10 	vmov	r3, s0
 8010edc:	4618      	mov	r0, r3
 8010ede:	f7f7 fa6b 	bl	80083b8 <__aeabi_f2d>
 8010ee2:	4602      	mov	r2, r0
 8010ee4:	460b      	mov	r3, r1
<<<<<<< HEAD
 8010ee6:	489a      	ldr	r0, [pc, #616]	; (8011150 <module_test+0x3c4>)
 8010ee8:	f001 fc5c 	bl	80127a4 <iprintf>
=======
 8010ee6:	489a      	ldr	r0, [pc, #616]	@ (8011150 <module_test+0x3c4>)
 8010ee8:	f001 fc50 	bl	801278c <iprintf>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010eec:	88fb      	ldrh	r3, [r7, #6]
 8010eee:	3301      	adds	r3, #1
 8010ef0:	80fb      	strh	r3, [r7, #6]

		// AD
		printf("<IR Sensor> FL: %4d, SL: %4d SR: %4d, FR: %4d\r\n",
				Sensor_GetValue(3), Sensor_GetValue(2), Sensor_GetValue(0), Sensor_GetValue(1)); line++;
 8010ef2:	2003      	movs	r0, #3
 8010ef4:	f7ff fe9a 	bl	8010c2c <Sensor_GetValue>
 8010ef8:	4603      	mov	r3, r0
		printf("<IR Sensor> FL: %4d, SL: %4d SR: %4d, FR: %4d\r\n",
 8010efa:	461c      	mov	r4, r3
				Sensor_GetValue(3), Sensor_GetValue(2), Sensor_GetValue(0), Sensor_GetValue(1)); line++;
 8010efc:	2002      	movs	r0, #2
 8010efe:	f7ff fe95 	bl	8010c2c <Sensor_GetValue>
 8010f02:	4603      	mov	r3, r0
		printf("<IR Sensor> FL: %4d, SL: %4d SR: %4d, FR: %4d\r\n",
 8010f04:	461d      	mov	r5, r3
				Sensor_GetValue(3), Sensor_GetValue(2), Sensor_GetValue(0), Sensor_GetValue(1)); line++;
 8010f06:	2000      	movs	r0, #0
 8010f08:	f7ff fe90 	bl	8010c2c <Sensor_GetValue>
 8010f0c:	4603      	mov	r3, r0
		printf("<IR Sensor> FL: %4d, SL: %4d SR: %4d, FR: %4d\r\n",
 8010f0e:	461e      	mov	r6, r3
				Sensor_GetValue(3), Sensor_GetValue(2), Sensor_GetValue(0), Sensor_GetValue(1)); line++;
 8010f10:	2001      	movs	r0, #1
 8010f12:	f7ff fe8b 	bl	8010c2c <Sensor_GetValue>
 8010f16:	4603      	mov	r3, r0
		printf("<IR Sensor> FL: %4d, SL: %4d SR: %4d, FR: %4d\r\n",
 8010f18:	9300      	str	r3, [sp, #0]
 8010f1a:	4633      	mov	r3, r6
 8010f1c:	462a      	mov	r2, r5
 8010f1e:	4621      	mov	r1, r4
<<<<<<< HEAD
 8010f20:	488c      	ldr	r0, [pc, #560]	; (8011154 <module_test+0x3c8>)
 8010f22:	f001 fc3f 	bl	80127a4 <iprintf>
=======
 8010f20:	488c      	ldr	r0, [pc, #560]	@ (8011154 <module_test+0x3c8>)
 8010f22:	f001 fc33 	bl	801278c <iprintf>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
				Sensor_GetValue(3), Sensor_GetValue(2), Sensor_GetValue(0), Sensor_GetValue(1)); line++;
 8010f26:	88fb      	ldrh	r3, [r7, #6]
 8010f28:	3301      	adds	r3, #1
 8010f2a:	80fb      	strh	r3, [r7, #6]

		// IMU
		printf("<IMU> Accel_X: %5.3f[m/s^2], Gyro_Z: %6.3f[rad/s]\r\n",
				IMU_GetAccel_X(), IMU_GetGyro_Z()); line++;
 8010f2c:	f7ff fc52 	bl	80107d4 <IMU_GetAccel_X>
 8010f30:	ee10 3a10 	vmov	r3, s0
		printf("<IMU> Accel_X: %5.3f[m/s^2], Gyro_Z: %6.3f[rad/s]\r\n",
 8010f34:	4618      	mov	r0, r3
 8010f36:	f7f7 fa3f 	bl	80083b8 <__aeabi_f2d>
 8010f3a:	4604      	mov	r4, r0
 8010f3c:	460d      	mov	r5, r1
				IMU_GetAccel_X(), IMU_GetGyro_Z()); line++;
 8010f3e:	f7ff fc6f 	bl	8010820 <IMU_GetGyro_Z>
 8010f42:	ee10 3a10 	vmov	r3, s0
		printf("<IMU> Accel_X: %5.3f[m/s^2], Gyro_Z: %6.3f[rad/s]\r\n",
 8010f46:	4618      	mov	r0, r3
 8010f48:	f7f7 fa36 	bl	80083b8 <__aeabi_f2d>
 8010f4c:	4602      	mov	r2, r0
 8010f4e:	460b      	mov	r3, r1
 8010f50:	e9cd 2300 	strd	r2, r3, [sp]
 8010f54:	4622      	mov	r2, r4
 8010f56:	462b      	mov	r3, r5
<<<<<<< HEAD
 8010f58:	487f      	ldr	r0, [pc, #508]	; (8011158 <module_test+0x3cc>)
 8010f5a:	f001 fc23 	bl	80127a4 <iprintf>
=======
 8010f58:	487f      	ldr	r0, [pc, #508]	@ (8011158 <module_test+0x3cc>)
 8010f5a:	f001 fc17 	bl	801278c <iprintf>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
				IMU_GetAccel_X(), IMU_GetGyro_Z()); line++;
 8010f5e:	88fb      	ldrh	r3, [r7, #6]
 8010f60:	3301      	adds	r3, #1
 8010f62:	80fb      	strh	r3, [r7, #6]

		// Duty
		key = Communicate_Receice1byte();
 8010f64:	f7ff f976 	bl	8010254 <Communicate_Receice1byte>
 8010f68:	4603      	mov	r3, r0
 8010f6a:	707b      	strb	r3, [r7, #1]
		switch( key ) {
 8010f6c:	787b      	ldrb	r3, [r7, #1]
 8010f6e:	3b1b      	subs	r3, #27
<<<<<<< HEAD
 8010f70:	2b5c      	cmp	r3, #92	; 0x5c
 8010f72:	f200 8111 	bhi.w	8011198 <module_test+0x40c>
 8010f76:	a201      	add	r2, pc, #4	; (adr r2, 8010f7c <module_test+0x1f0>)
=======
 8010f70:	2b5c      	cmp	r3, #92	@ 0x5c
 8010f72:	f200 8111 	bhi.w	8011198 <module_test+0x40c>
 8010f76:	a201      	add	r2, pc, #4	@ (adr r2, 8010f7c <module_test+0x1f0>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8010f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f7c:	08011237 	.word	0x08011237
 8010f80:	08011199 	.word	0x08011199
 8010f84:	08011199 	.word	0x08011199
 8010f88:	08011199 	.word	0x08011199
 8010f8c:	08011199 	.word	0x08011199
 8010f90:	08011199 	.word	0x08011199
 8010f94:	08011199 	.word	0x08011199
 8010f98:	08011199 	.word	0x08011199
 8010f9c:	08011199 	.word	0x08011199
 8010fa0:	08011199 	.word	0x08011199
 8010fa4:	08011199 	.word	0x08011199
 8010fa8:	08011199 	.word	0x08011199
 8010fac:	08011199 	.word	0x08011199
 8010fb0:	08011199 	.word	0x08011199
 8010fb4:	08011199 	.word	0x08011199
 8010fb8:	08011199 	.word	0x08011199
 8010fbc:	08011199 	.word	0x08011199
 8010fc0:	08011199 	.word	0x08011199
 8010fc4:	08011199 	.word	0x08011199
 8010fc8:	08011199 	.word	0x08011199
 8010fcc:	08011199 	.word	0x08011199
 8010fd0:	08011199 	.word	0x08011199
 8010fd4:	080110f1 	.word	0x080110f1
 8010fd8:	08011105 	.word	0x08011105
 8010fdc:	08011119 	.word	0x08011119
 8010fe0:	08011199 	.word	0x08011199
 8010fe4:	08011199 	.word	0x08011199
 8010fe8:	08011199 	.word	0x08011199
 8010fec:	0801112d 	.word	0x0801112d
 8010ff0:	08011167 	.word	0x08011167
 8010ff4:	0801117b 	.word	0x0801117b
 8010ff8:	08011199 	.word	0x08011199
 8010ffc:	08011199 	.word	0x08011199
 8011000:	08011199 	.word	0x08011199
 8011004:	08011199 	.word	0x08011199
 8011008:	08011199 	.word	0x08011199
 801100c:	08011199 	.word	0x08011199
 8011010:	08011199 	.word	0x08011199
 8011014:	08011199 	.word	0x08011199
 8011018:	08011199 	.word	0x08011199
 801101c:	08011199 	.word	0x08011199
 8011020:	08011199 	.word	0x08011199
 8011024:	08011199 	.word	0x08011199
 8011028:	08011199 	.word	0x08011199
 801102c:	08011199 	.word	0x08011199
 8011030:	08011199 	.word	0x08011199
 8011034:	08011199 	.word	0x08011199
 8011038:	08011199 	.word	0x08011199
 801103c:	08011199 	.word	0x08011199
 8011040:	08011199 	.word	0x08011199
 8011044:	08011199 	.word	0x08011199
 8011048:	08011199 	.word	0x08011199
 801104c:	08011199 	.word	0x08011199
 8011050:	08011199 	.word	0x08011199
 8011054:	08011199 	.word	0x08011199
 8011058:	08011199 	.word	0x08011199
 801105c:	08011199 	.word	0x08011199
 8011060:	08011199 	.word	0x08011199
 8011064:	08011199 	.word	0x08011199
 8011068:	08011199 	.word	0x08011199
 801106c:	08011199 	.word	0x08011199
 8011070:	08011199 	.word	0x08011199
 8011074:	08011199 	.word	0x08011199
 8011078:	08011199 	.word	0x08011199
 801107c:	08011199 	.word	0x08011199
 8011080:	08011199 	.word	0x08011199
 8011084:	08011199 	.word	0x08011199
 8011088:	08011199 	.word	0x08011199
 801108c:	08011199 	.word	0x08011199
 8011090:	08011199 	.word	0x08011199
 8011094:	08011199 	.word	0x08011199
 8011098:	08011199 	.word	0x08011199
 801109c:	08011199 	.word	0x08011199
 80110a0:	08011199 	.word	0x08011199
 80110a4:	08011123 	.word	0x08011123
 80110a8:	08011199 	.word	0x08011199
 80110ac:	08011199 	.word	0x08011199
 80110b0:	08011199 	.word	0x08011199
 80110b4:	08011171 	.word	0x08011171
 80110b8:	08011199 	.word	0x08011199
 80110bc:	08011199 	.word	0x08011199
 80110c0:	08011199 	.word	0x08011199
 80110c4:	08011199 	.word	0x08011199
 80110c8:	08011199 	.word	0x08011199
 80110cc:	08011185 	.word	0x08011185
 80110d0:	08011199 	.word	0x08011199
 80110d4:	080110fb 	.word	0x080110fb
 80110d8:	0801118f 	.word	0x0801118f
 80110dc:	08011199 	.word	0x08011199
 80110e0:	08011199 	.word	0x08011199
 80110e4:	0801115d 	.word	0x0801115d
 80110e8:	08011199 	.word	0x08011199
 80110ec:	0801110f 	.word	0x0801110f
			case '1': duty_l += 1;		break;
 80110f0:	88bb      	ldrh	r3, [r7, #4]
 80110f2:	3301      	adds	r3, #1
 80110f4:	b29b      	uxth	r3, r3
 80110f6:	80bb      	strh	r3, [r7, #4]
 80110f8:	e04e      	b.n	8011198 <module_test+0x40c>
			case 'q': duty_l -= 1;		break;
 80110fa:	88bb      	ldrh	r3, [r7, #4]
 80110fc:	3b01      	subs	r3, #1
 80110fe:	b29b      	uxth	r3, r3
 8011100:	80bb      	strh	r3, [r7, #4]
 8011102:	e049      	b.n	8011198 <module_test+0x40c>
			case '2': duty_l += 10;		break;
 8011104:	88bb      	ldrh	r3, [r7, #4]
 8011106:	330a      	adds	r3, #10
 8011108:	b29b      	uxth	r3, r3
 801110a:	80bb      	strh	r3, [r7, #4]
 801110c:	e044      	b.n	8011198 <module_test+0x40c>
			case 'w': duty_l -= 10;		break;
 801110e:	88bb      	ldrh	r3, [r7, #4]
 8011110:	3b0a      	subs	r3, #10
 8011112:	b29b      	uxth	r3, r3
 8011114:	80bb      	strh	r3, [r7, #4]
 8011116:	e03f      	b.n	8011198 <module_test+0x40c>
			case '3': duty_l += 100;	break;
 8011118:	88bb      	ldrh	r3, [r7, #4]
<<<<<<< HEAD
 801111a:	3364      	adds	r3, #100	; 0x64
=======
 801111a:	3364      	adds	r3, #100	@ 0x64
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801111c:	b29b      	uxth	r3, r3
 801111e:	80bb      	strh	r3, [r7, #4]
 8011120:	e03a      	b.n	8011198 <module_test+0x40c>
			case 'e': duty_l -= 100;	break;
 8011122:	88bb      	ldrh	r3, [r7, #4]
<<<<<<< HEAD
 8011124:	3b64      	subs	r3, #100	; 0x64
=======
 8011124:	3b64      	subs	r3, #100	@ 0x64
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8011126:	b29b      	uxth	r3, r3
 8011128:	80bb      	strh	r3, [r7, #4]
 801112a:	e035      	b.n	8011198 <module_test+0x40c>
			case '7': duty_r += 1;		break;
 801112c:	887b      	ldrh	r3, [r7, #2]
 801112e:	3301      	adds	r3, #1
 8011130:	b29b      	uxth	r3, r3
 8011132:	807b      	strh	r3, [r7, #2]
 8011134:	e030      	b.n	8011198 <module_test+0x40c>
 8011136:	bf00      	nop
<<<<<<< HEAD
 8011138:	080162f8 	.word	0x080162f8
 801113c:	08016310 	.word	0x08016310
 8011140:	0801633c 	.word	0x0801633c
 8011144:	40490fda 	.word	0x40490fda
 8011148:	43340000 	.word	0x43340000
 801114c:	08016368 	.word	0x08016368
 8011150:	08016394 	.word	0x08016394
 8011154:	080163ac 	.word	0x080163ac
 8011158:	080163dc 	.word	0x080163dc
=======
 8011138:	08016230 	.word	0x08016230
 801113c:	08016248 	.word	0x08016248
 8011140:	08016274 	.word	0x08016274
 8011144:	40490fda 	.word	0x40490fda
 8011148:	43340000 	.word	0x43340000
 801114c:	080162a0 	.word	0x080162a0
 8011150:	080162cc 	.word	0x080162cc
 8011154:	080162e4 	.word	0x080162e4
 8011158:	08016314 	.word	0x08016314
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
			case 'u': duty_r -= 1;		break;
 801115c:	887b      	ldrh	r3, [r7, #2]
 801115e:	3b01      	subs	r3, #1
 8011160:	b29b      	uxth	r3, r3
 8011162:	807b      	strh	r3, [r7, #2]
 8011164:	e018      	b.n	8011198 <module_test+0x40c>
			case '8': duty_r += 10;		break;
 8011166:	887b      	ldrh	r3, [r7, #2]
 8011168:	330a      	adds	r3, #10
 801116a:	b29b      	uxth	r3, r3
 801116c:	807b      	strh	r3, [r7, #2]
 801116e:	e013      	b.n	8011198 <module_test+0x40c>
			case 'i': duty_r -= 10;		break;
 8011170:	887b      	ldrh	r3, [r7, #2]
 8011172:	3b0a      	subs	r3, #10
 8011174:	b29b      	uxth	r3, r3
 8011176:	807b      	strh	r3, [r7, #2]
 8011178:	e00e      	b.n	8011198 <module_test+0x40c>
			case '9': duty_r += 100;	break;
 801117a:	887b      	ldrh	r3, [r7, #2]
<<<<<<< HEAD
 801117c:	3364      	adds	r3, #100	; 0x64
=======
 801117c:	3364      	adds	r3, #100	@ 0x64
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801117e:	b29b      	uxth	r3, r3
 8011180:	807b      	strh	r3, [r7, #2]
 8011182:	e009      	b.n	8011198 <module_test+0x40c>
			case 'o': duty_r -= 100;	break;
 8011184:	887b      	ldrh	r3, [r7, #2]
<<<<<<< HEAD
 8011186:	3b64      	subs	r3, #100	; 0x64
=======
 8011186:	3b64      	subs	r3, #100	@ 0x64
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8011188:	b29b      	uxth	r3, r3
 801118a:	807b      	strh	r3, [r7, #2]
 801118c:	e004      	b.n	8011198 <module_test+0x40c>
			case 'r': // reset
				duty_l = duty_r = 0;
 801118e:	2300      	movs	r3, #0
 8011190:	807b      	strh	r3, [r7, #2]
 8011192:	887b      	ldrh	r3, [r7, #2]
 8011194:	80bb      	strh	r3, [r7, #4]
				break;
 8011196:	bf00      	nop
			case 0x1b: goto END; // [esc] exit
		}
		duty_l = SIGN(duty_l) * MIN( 950, ABS(duty_l) );
 8011198:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 801119c:	2b00      	cmp	r3, #0
 801119e:	da02      	bge.n	80111a6 <module_test+0x41a>
<<<<<<< HEAD
 80111a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
=======
 80111a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80111a4:	e000      	b.n	80111a8 <module_test+0x41c>
 80111a6:	2201      	movs	r2, #1
 80111a8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80111ac:	2b00      	cmp	r3, #0
 80111ae:	bfb8      	it	lt
 80111b0:	425b      	neglt	r3, r3
 80111b2:	b29b      	uxth	r3, r3
<<<<<<< HEAD
 80111b4:	f240 31b6 	movw	r1, #950	; 0x3b6
=======
 80111b4:	f240 31b6 	movw	r1, #950	@ 0x3b6
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80111b8:	428b      	cmp	r3, r1
 80111ba:	bf28      	it	cs
 80111bc:	460b      	movcs	r3, r1
 80111be:	b29b      	uxth	r3, r3
 80111c0:	fb12 f303 	smulbb	r3, r2, r3
 80111c4:	b29b      	uxth	r3, r3
 80111c6:	80bb      	strh	r3, [r7, #4]
		duty_r = SIGN(duty_r) * MIN( 950, ABS(duty_r) );
 80111c8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	da02      	bge.n	80111d6 <module_test+0x44a>
<<<<<<< HEAD
 80111d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
=======
 80111d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80111d4:	e000      	b.n	80111d8 <module_test+0x44c>
 80111d6:	2201      	movs	r2, #1
 80111d8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80111dc:	2b00      	cmp	r3, #0
 80111de:	bfb8      	it	lt
 80111e0:	425b      	neglt	r3, r3
 80111e2:	b29b      	uxth	r3, r3
<<<<<<< HEAD
 80111e4:	f240 31b6 	movw	r1, #950	; 0x3b6
=======
 80111e4:	f240 31b6 	movw	r1, #950	@ 0x3b6
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80111e8:	428b      	cmp	r3, r1
 80111ea:	bf28      	it	cs
 80111ec:	460b      	movcs	r3, r1
 80111ee:	b29b      	uxth	r3, r3
 80111f0:	fb12 f303 	smulbb	r3, r2, r3
 80111f4:	b29b      	uxth	r3, r3
 80111f6:	807b      	strh	r3, [r7, #2]

		// 
		Motor_SetDuty_Left(duty_l);
 80111f8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80111fc:	4618      	mov	r0, r3
 80111fe:	f000 f85d 	bl	80112bc <Motor_SetDuty_Left>
		Motor_SetDuty_Right(duty_r);
 8011202:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011206:	4618      	mov	r0, r3
 8011208:	f000 f8ce 	bl	80113a8 <Motor_SetDuty_Right>

		fflush(stdout);
<<<<<<< HEAD
 801120c:	4b0e      	ldr	r3, [pc, #56]	; (8011248 <module_test+0x4bc>)
 801120e:	681b      	ldr	r3, [r3, #0]
 8011210:	689b      	ldr	r3, [r3, #8]
 8011212:	4618      	mov	r0, r3
 8011214:	f001 f9f0 	bl	80125f8 <fflush>
		HAL_Delay(500);
 8011218:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
=======
 801120c:	4b0e      	ldr	r3, [pc, #56]	@ (8011248 <module_test+0x4bc>)
 801120e:	681b      	ldr	r3, [r3, #0]
 8011210:	689b      	ldr	r3, [r3, #8]
 8011212:	4618      	mov	r0, r3
 8011214:	f001 f9e4 	bl	80125e0 <fflush>
		HAL_Delay(500);
 8011218:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801121c:	f7f9 f9f0 	bl	800a600 <HAL_Delay>
		// 
		printf("%c[0J", 0x1b);
 8011220:	211b      	movs	r1, #27
<<<<<<< HEAD
 8011222:	480a      	ldr	r0, [pc, #40]	; (801124c <module_test+0x4c0>)
 8011224:	f001 fabe 	bl	80127a4 <iprintf>
=======
 8011222:	480a      	ldr	r0, [pc, #40]	@ (801124c <module_test+0x4c0>)
 8011224:	f001 fab2 	bl	801278c <iprintf>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
		printf("%c[%dA", 0x1b, line);
 8011228:	88fb      	ldrh	r3, [r7, #6]
 801122a:	461a      	mov	r2, r3
 801122c:	211b      	movs	r1, #27
<<<<<<< HEAD
 801122e:	4808      	ldr	r0, [pc, #32]	; (8011250 <module_test+0x4c4>)
 8011230:	f001 fab8 	bl	80127a4 <iprintf>
=======
 801122e:	4808      	ldr	r0, [pc, #32]	@ (8011250 <module_test+0x4c4>)
 8011230:	f001 faac 	bl	801278c <iprintf>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
		printf("<Boot Time> %8.3f[s]\r\n", Interrupt_GetBootTime()); line++;
 8011234:	e5bb      	b.n	8010dae <module_test+0x22>
			case 0x1b: goto END; // [esc] exit
 8011236:	bf00      	nop
	}
	END:;
	Motor_StopPWM();
 8011238:	f000 f822 	bl	8011280 <Motor_StopPWM>
	Sensor_TurnOffLED();
 801123c:	f7ff fc60 	bl	8010b00 <Sensor_TurnOffLED>
}
 8011240:	bf00      	nop
 8011242:	370c      	adds	r7, #12
 8011244:	46bd      	mov	sp, r7
 8011246:	bdf0      	pop	{r4, r5, r6, r7, pc}
<<<<<<< HEAD
 8011248:	20000068 	.word	0x20000068
 801124c:	08016410 	.word	0x08016410
 8011250:	08016418 	.word	0x08016418
=======
 8011248:	2000001c 	.word	0x2000001c
 801124c:	08016348 	.word	0x08016348
 8011250:	08016350 	.word	0x08016350
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

08011254 <Motor_Initialize>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
void Motor_Initialize( void )
{
 8011254:	b580      	push	{r7, lr}
 8011256:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8011258:	2100      	movs	r1, #0
<<<<<<< HEAD
 801125a:	4808      	ldr	r0, [pc, #32]	; (801127c <Motor_Initialize+0x28>)
 801125c:	f7fb fee4 	bl	800d028 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8011260:	2104      	movs	r1, #4
 8011262:	4806      	ldr	r0, [pc, #24]	; (801127c <Motor_Initialize+0x28>)
 8011264:	f7fb fee0 	bl	800d028 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8011268:	2108      	movs	r1, #8
 801126a:	4804      	ldr	r0, [pc, #16]	; (801127c <Motor_Initialize+0x28>)
 801126c:	f7fb fedc 	bl	800d028 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8011270:	210c      	movs	r1, #12
 8011272:	4802      	ldr	r0, [pc, #8]	; (801127c <Motor_Initialize+0x28>)
=======
 801125a:	4808      	ldr	r0, [pc, #32]	@ (801127c <Motor_Initialize+0x28>)
 801125c:	f7fb fee4 	bl	800d028 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8011260:	2104      	movs	r1, #4
 8011262:	4806      	ldr	r0, [pc, #24]	@ (801127c <Motor_Initialize+0x28>)
 8011264:	f7fb fee0 	bl	800d028 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8011268:	2108      	movs	r1, #8
 801126a:	4804      	ldr	r0, [pc, #16]	@ (801127c <Motor_Initialize+0x28>)
 801126c:	f7fb fedc 	bl	800d028 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8011270:	210c      	movs	r1, #12
 8011272:	4802      	ldr	r0, [pc, #8]	@ (801127c <Motor_Initialize+0x28>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8011274:	f7fb fed8 	bl	800d028 <HAL_TIM_PWM_Start>
}
 8011278:	bf00      	nop
 801127a:	bd80      	pop	{r7, pc}
 801127c:	20000490 	.word	0x20000490

08011280 <Motor_StopPWM>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
void Motor_StopPWM( void )
{
 8011280:	b480      	push	{r7}
 8011282:	af00      	add	r7, sp, #0
	MOT_SET_COMPARE_L_FORWARD( 0xffff );
<<<<<<< HEAD
 8011284:	4b0c      	ldr	r3, [pc, #48]	; (80112b8 <Motor_StopPWM+0x38>)
 8011286:	681b      	ldr	r3, [r3, #0]
 8011288:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801128c:	639a      	str	r2, [r3, #56]	; 0x38
	MOT_SET_COMPARE_L_REVERSE( 0xffff );
 801128e:	4b0a      	ldr	r3, [pc, #40]	; (80112b8 <Motor_StopPWM+0x38>)
 8011290:	681b      	ldr	r3, [r3, #0]
 8011292:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011296:	635a      	str	r2, [r3, #52]	; 0x34
	MOT_SET_COMPARE_R_FORWARD( 0xffff );
 8011298:	4b07      	ldr	r3, [pc, #28]	; (80112b8 <Motor_StopPWM+0x38>)
 801129a:	681b      	ldr	r3, [r3, #0]
 801129c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80112a0:	641a      	str	r2, [r3, #64]	; 0x40
	MOT_SET_COMPARE_R_REVERSE( 0xffff );
 80112a2:	4b05      	ldr	r3, [pc, #20]	; (80112b8 <Motor_StopPWM+0x38>)
 80112a4:	681b      	ldr	r3, [r3, #0]
 80112a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80112aa:	63da      	str	r2, [r3, #60]	; 0x3c
=======
 8011284:	4b0c      	ldr	r3, [pc, #48]	@ (80112b8 <Motor_StopPWM+0x38>)
 8011286:	681b      	ldr	r3, [r3, #0]
 8011288:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801128c:	639a      	str	r2, [r3, #56]	@ 0x38
	MOT_SET_COMPARE_L_REVERSE( 0xffff );
 801128e:	4b0a      	ldr	r3, [pc, #40]	@ (80112b8 <Motor_StopPWM+0x38>)
 8011290:	681b      	ldr	r3, [r3, #0]
 8011292:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8011296:	635a      	str	r2, [r3, #52]	@ 0x34
	MOT_SET_COMPARE_R_FORWARD( 0xffff );
 8011298:	4b07      	ldr	r3, [pc, #28]	@ (80112b8 <Motor_StopPWM+0x38>)
 801129a:	681b      	ldr	r3, [r3, #0]
 801129c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80112a0:	641a      	str	r2, [r3, #64]	@ 0x40
	MOT_SET_COMPARE_R_REVERSE( 0xffff );
 80112a2:	4b05      	ldr	r3, [pc, #20]	@ (80112b8 <Motor_StopPWM+0x38>)
 80112a4:	681b      	ldr	r3, [r3, #0]
 80112a6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80112aa:	63da      	str	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
}
 80112ac:	bf00      	nop
 80112ae:	46bd      	mov	sp, r7
 80112b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112b4:	4770      	bx	lr
 80112b6:	bf00      	nop
 80112b8:	20000490 	.word	0x20000490

080112bc <Motor_SetDuty_Left>:

/* ---------------------------------------------------------------
	Duty01000
--------------------------------------------------------------- */
void Motor_SetDuty_Left( int16_t duty_l )
{
 80112bc:	b480      	push	{r7}
 80112be:	b085      	sub	sp, #20
 80112c0:	af00      	add	r7, sp, #0
 80112c2:	4603      	mov	r3, r0
 80112c4:	80fb      	strh	r3, [r7, #6]
	uint32_t	pulse_l;

	if( ABS(duty_l) > MOT_DUTY_MAX ) {
 80112c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	bfb8      	it	lt
 80112ce:	425b      	neglt	r3, r3
 80112d0:	b29b      	uxth	r3, r3
<<<<<<< HEAD
 80112d2:	f240 32b6 	movw	r2, #950	; 0x3b6
 80112d6:	4293      	cmp	r3, r2
 80112d8:	d90d      	bls.n	80112f6 <Motor_SetDuty_Left+0x3a>
		pulse_l = (uint32_t)(AUTORELOAD * MOT_DUTY_MAX / 1000) - 1;
 80112da:	4b31      	ldr	r3, [pc, #196]	; (80113a0 <Motor_SetDuty_Left+0xe4>)
 80112dc:	681b      	ldr	r3, [r3, #0]
 80112de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80112e0:	f240 32b6 	movw	r2, #950	; 0x3b6
 80112e4:	fb02 f303 	mul.w	r3, r2, r3
 80112e8:	4a2e      	ldr	r2, [pc, #184]	; (80113a4 <Motor_SetDuty_Left+0xe8>)
=======
 80112d2:	f240 32b6 	movw	r2, #950	@ 0x3b6
 80112d6:	4293      	cmp	r3, r2
 80112d8:	d90d      	bls.n	80112f6 <Motor_SetDuty_Left+0x3a>
		pulse_l = (uint32_t)(AUTORELOAD * MOT_DUTY_MAX / 1000) - 1;
 80112da:	4b31      	ldr	r3, [pc, #196]	@ (80113a0 <Motor_SetDuty_Left+0xe4>)
 80112dc:	681b      	ldr	r3, [r3, #0]
 80112de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112e0:	f240 32b6 	movw	r2, #950	@ 0x3b6
 80112e4:	fb02 f303 	mul.w	r3, r2, r3
 80112e8:	4a2e      	ldr	r2, [pc, #184]	@ (80113a4 <Motor_SetDuty_Left+0xe8>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80112ea:	fba2 2303 	umull	r2, r3, r2, r3
 80112ee:	099b      	lsrs	r3, r3, #6
 80112f0:	3b01      	subs	r3, #1
 80112f2:	60fb      	str	r3, [r7, #12]
 80112f4:	e02b      	b.n	801134e <Motor_SetDuty_Left+0x92>
	} else if( ABS(duty_l) < MOT_DUTY_MIN ) {
 80112f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	bfb8      	it	lt
 80112fe:	425b      	neglt	r3, r3
 8011300:	b29b      	uxth	r3, r3
 8011302:	2b1d      	cmp	r3, #29
 8011304:	d80e      	bhi.n	8011324 <Motor_SetDuty_Left+0x68>
		pulse_l = (uint32_t)(AUTORELOAD * MOT_DUTY_MIN / 1000) - 1;
<<<<<<< HEAD
 8011306:	4b26      	ldr	r3, [pc, #152]	; (80113a0 <Motor_SetDuty_Left+0xe4>)
 8011308:	681b      	ldr	r3, [r3, #0]
 801130a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
=======
 8011306:	4b26      	ldr	r3, [pc, #152]	@ (80113a0 <Motor_SetDuty_Left+0xe4>)
 8011308:	681b      	ldr	r3, [r3, #0]
 801130a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801130c:	4613      	mov	r3, r2
 801130e:	011b      	lsls	r3, r3, #4
 8011310:	1a9b      	subs	r3, r3, r2
 8011312:	005b      	lsls	r3, r3, #1
 8011314:	461a      	mov	r2, r3
<<<<<<< HEAD
 8011316:	4b23      	ldr	r3, [pc, #140]	; (80113a4 <Motor_SetDuty_Left+0xe8>)
=======
 8011316:	4b23      	ldr	r3, [pc, #140]	@ (80113a4 <Motor_SetDuty_Left+0xe8>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8011318:	fba3 2302 	umull	r2, r3, r3, r2
 801131c:	099b      	lsrs	r3, r3, #6
 801131e:	3b01      	subs	r3, #1
 8011320:	60fb      	str	r3, [r7, #12]
 8011322:	e014      	b.n	801134e <Motor_SetDuty_Left+0x92>
	} else {
		pulse_l = (uint32_t)(AUTORELOAD * ABS(duty_l) / 1000) - 1;
<<<<<<< HEAD
 8011324:	4b1e      	ldr	r3, [pc, #120]	; (80113a0 <Motor_SetDuty_Left+0xe4>)
 8011326:	681b      	ldr	r3, [r3, #0]
 8011328:	6ada      	ldr	r2, [r3, #44]	; 0x2c
=======
 8011324:	4b1e      	ldr	r3, [pc, #120]	@ (80113a0 <Motor_SetDuty_Left+0xe4>)
 8011326:	681b      	ldr	r3, [r3, #0]
 8011328:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801132a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801132e:	2b00      	cmp	r3, #0
 8011330:	da03      	bge.n	801133a <Motor_SetDuty_Left+0x7e>
 8011332:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8011336:	425b      	negs	r3, r3
 8011338:	e001      	b.n	801133e <Motor_SetDuty_Left+0x82>
 801133a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801133e:	fb02 f303 	mul.w	r3, r2, r3
<<<<<<< HEAD
 8011342:	4a18      	ldr	r2, [pc, #96]	; (80113a4 <Motor_SetDuty_Left+0xe8>)
=======
 8011342:	4a18      	ldr	r2, [pc, #96]	@ (80113a4 <Motor_SetDuty_Left+0xe8>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8011344:	fba2 2303 	umull	r2, r3, r2, r3
 8011348:	099b      	lsrs	r3, r3, #6
 801134a:	3b01      	subs	r3, #1
 801134c:	60fb      	str	r3, [r7, #12]
	}

	if( duty_l > 0 ) {
 801134e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8011352:	2b00      	cmp	r3, #0
 8011354:	dd08      	ble.n	8011368 <Motor_SetDuty_Left+0xac>
		MOT_SET_COMPARE_L_FORWARD( pulse_l );
<<<<<<< HEAD
 8011356:	4b12      	ldr	r3, [pc, #72]	; (80113a0 <Motor_SetDuty_Left+0xe4>)
 8011358:	681b      	ldr	r3, [r3, #0]
 801135a:	68fa      	ldr	r2, [r7, #12]
 801135c:	639a      	str	r2, [r3, #56]	; 0x38
		MOT_SET_COMPARE_L_REVERSE( 0 );
 801135e:	4b10      	ldr	r3, [pc, #64]	; (80113a0 <Motor_SetDuty_Left+0xe4>)
 8011360:	681b      	ldr	r3, [r3, #0]
 8011362:	2200      	movs	r2, #0
 8011364:	635a      	str	r2, [r3, #52]	; 0x34
=======
 8011356:	4b12      	ldr	r3, [pc, #72]	@ (80113a0 <Motor_SetDuty_Left+0xe4>)
 8011358:	681b      	ldr	r3, [r3, #0]
 801135a:	68fa      	ldr	r2, [r7, #12]
 801135c:	639a      	str	r2, [r3, #56]	@ 0x38
		MOT_SET_COMPARE_L_REVERSE( 0 );
 801135e:	4b10      	ldr	r3, [pc, #64]	@ (80113a0 <Motor_SetDuty_Left+0xe4>)
 8011360:	681b      	ldr	r3, [r3, #0]
 8011362:	2200      	movs	r2, #0
 8011364:	635a      	str	r2, [r3, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
		MOT_SET_COMPARE_L_REVERSE( pulse_l );
	} else {
		MOT_SET_COMPARE_L_FORWARD( 0 );
		MOT_SET_COMPARE_L_REVERSE( 0 );
	}
}
 8011366:	e014      	b.n	8011392 <Motor_SetDuty_Left+0xd6>
	} else if( duty_l < 0 ) {
 8011368:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801136c:	2b00      	cmp	r3, #0
 801136e:	da08      	bge.n	8011382 <Motor_SetDuty_Left+0xc6>
		MOT_SET_COMPARE_L_FORWARD( 0 );
<<<<<<< HEAD
 8011370:	4b0b      	ldr	r3, [pc, #44]	; (80113a0 <Motor_SetDuty_Left+0xe4>)
 8011372:	681b      	ldr	r3, [r3, #0]
 8011374:	2200      	movs	r2, #0
 8011376:	639a      	str	r2, [r3, #56]	; 0x38
		MOT_SET_COMPARE_L_REVERSE( pulse_l );
 8011378:	4b09      	ldr	r3, [pc, #36]	; (80113a0 <Motor_SetDuty_Left+0xe4>)
 801137a:	681b      	ldr	r3, [r3, #0]
 801137c:	68fa      	ldr	r2, [r7, #12]
 801137e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8011380:	e007      	b.n	8011392 <Motor_SetDuty_Left+0xd6>
		MOT_SET_COMPARE_L_FORWARD( 0 );
 8011382:	4b07      	ldr	r3, [pc, #28]	; (80113a0 <Motor_SetDuty_Left+0xe4>)
 8011384:	681b      	ldr	r3, [r3, #0]
 8011386:	2200      	movs	r2, #0
 8011388:	639a      	str	r2, [r3, #56]	; 0x38
		MOT_SET_COMPARE_L_REVERSE( 0 );
 801138a:	4b05      	ldr	r3, [pc, #20]	; (80113a0 <Motor_SetDuty_Left+0xe4>)
 801138c:	681b      	ldr	r3, [r3, #0]
 801138e:	2200      	movs	r2, #0
 8011390:	635a      	str	r2, [r3, #52]	; 0x34
=======
 8011370:	4b0b      	ldr	r3, [pc, #44]	@ (80113a0 <Motor_SetDuty_Left+0xe4>)
 8011372:	681b      	ldr	r3, [r3, #0]
 8011374:	2200      	movs	r2, #0
 8011376:	639a      	str	r2, [r3, #56]	@ 0x38
		MOT_SET_COMPARE_L_REVERSE( pulse_l );
 8011378:	4b09      	ldr	r3, [pc, #36]	@ (80113a0 <Motor_SetDuty_Left+0xe4>)
 801137a:	681b      	ldr	r3, [r3, #0]
 801137c:	68fa      	ldr	r2, [r7, #12]
 801137e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8011380:	e007      	b.n	8011392 <Motor_SetDuty_Left+0xd6>
		MOT_SET_COMPARE_L_FORWARD( 0 );
 8011382:	4b07      	ldr	r3, [pc, #28]	@ (80113a0 <Motor_SetDuty_Left+0xe4>)
 8011384:	681b      	ldr	r3, [r3, #0]
 8011386:	2200      	movs	r2, #0
 8011388:	639a      	str	r2, [r3, #56]	@ 0x38
		MOT_SET_COMPARE_L_REVERSE( 0 );
 801138a:	4b05      	ldr	r3, [pc, #20]	@ (80113a0 <Motor_SetDuty_Left+0xe4>)
 801138c:	681b      	ldr	r3, [r3, #0]
 801138e:	2200      	movs	r2, #0
 8011390:	635a      	str	r2, [r3, #52]	@ 0x34
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
}
 8011392:	bf00      	nop
 8011394:	3714      	adds	r7, #20
 8011396:	46bd      	mov	sp, r7
 8011398:	f85d 7b04 	ldr.w	r7, [sp], #4
 801139c:	4770      	bx	lr
 801139e:	bf00      	nop
 80113a0:	20000490 	.word	0x20000490
 80113a4:	10624dd3 	.word	0x10624dd3

080113a8 <Motor_SetDuty_Right>:

/* ---------------------------------------------------------------
	Duty01000
--------------------------------------------------------------- */
void Motor_SetDuty_Right( int16_t duty_r )
{
 80113a8:	b480      	push	{r7}
 80113aa:	b085      	sub	sp, #20
 80113ac:	af00      	add	r7, sp, #0
 80113ae:	4603      	mov	r3, r0
 80113b0:	80fb      	strh	r3, [r7, #6]
	uint32_t	pulse_r;

	if( ABS(duty_r) > MOT_DUTY_MAX ) {
 80113b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	bfb8      	it	lt
 80113ba:	425b      	neglt	r3, r3
 80113bc:	b29b      	uxth	r3, r3
<<<<<<< HEAD
 80113be:	f240 32b6 	movw	r2, #950	; 0x3b6
 80113c2:	4293      	cmp	r3, r2
 80113c4:	d90d      	bls.n	80113e2 <Motor_SetDuty_Right+0x3a>
		pulse_r = (uint32_t)(AUTORELOAD * MOT_DUTY_MAX / 1000) - 1;
 80113c6:	4b31      	ldr	r3, [pc, #196]	; (801148c <Motor_SetDuty_Right+0xe4>)
 80113c8:	681b      	ldr	r3, [r3, #0]
 80113ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113cc:	f240 32b6 	movw	r2, #950	; 0x3b6
 80113d0:	fb02 f303 	mul.w	r3, r2, r3
 80113d4:	4a2e      	ldr	r2, [pc, #184]	; (8011490 <Motor_SetDuty_Right+0xe8>)
=======
 80113be:	f240 32b6 	movw	r2, #950	@ 0x3b6
 80113c2:	4293      	cmp	r3, r2
 80113c4:	d90d      	bls.n	80113e2 <Motor_SetDuty_Right+0x3a>
		pulse_r = (uint32_t)(AUTORELOAD * MOT_DUTY_MAX / 1000) - 1;
 80113c6:	4b31      	ldr	r3, [pc, #196]	@ (801148c <Motor_SetDuty_Right+0xe4>)
 80113c8:	681b      	ldr	r3, [r3, #0]
 80113ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80113cc:	f240 32b6 	movw	r2, #950	@ 0x3b6
 80113d0:	fb02 f303 	mul.w	r3, r2, r3
 80113d4:	4a2e      	ldr	r2, [pc, #184]	@ (8011490 <Motor_SetDuty_Right+0xe8>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80113d6:	fba2 2303 	umull	r2, r3, r2, r3
 80113da:	099b      	lsrs	r3, r3, #6
 80113dc:	3b01      	subs	r3, #1
 80113de:	60fb      	str	r3, [r7, #12]
 80113e0:	e02b      	b.n	801143a <Motor_SetDuty_Right+0x92>
	} else if( ABS(duty_r) < MOT_DUTY_MIN ) {
 80113e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80113e6:	2b00      	cmp	r3, #0
 80113e8:	bfb8      	it	lt
 80113ea:	425b      	neglt	r3, r3
 80113ec:	b29b      	uxth	r3, r3
 80113ee:	2b1d      	cmp	r3, #29
 80113f0:	d80e      	bhi.n	8011410 <Motor_SetDuty_Right+0x68>
		pulse_r = (uint32_t)(AUTORELOAD * MOT_DUTY_MIN / 1000) - 1;
<<<<<<< HEAD
 80113f2:	4b26      	ldr	r3, [pc, #152]	; (801148c <Motor_SetDuty_Right+0xe4>)
 80113f4:	681b      	ldr	r3, [r3, #0]
 80113f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
=======
 80113f2:	4b26      	ldr	r3, [pc, #152]	@ (801148c <Motor_SetDuty_Right+0xe4>)
 80113f4:	681b      	ldr	r3, [r3, #0]
 80113f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80113f8:	4613      	mov	r3, r2
 80113fa:	011b      	lsls	r3, r3, #4
 80113fc:	1a9b      	subs	r3, r3, r2
 80113fe:	005b      	lsls	r3, r3, #1
 8011400:	461a      	mov	r2, r3
<<<<<<< HEAD
 8011402:	4b23      	ldr	r3, [pc, #140]	; (8011490 <Motor_SetDuty_Right+0xe8>)
=======
 8011402:	4b23      	ldr	r3, [pc, #140]	@ (8011490 <Motor_SetDuty_Right+0xe8>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8011404:	fba3 2302 	umull	r2, r3, r3, r2
 8011408:	099b      	lsrs	r3, r3, #6
 801140a:	3b01      	subs	r3, #1
 801140c:	60fb      	str	r3, [r7, #12]
 801140e:	e014      	b.n	801143a <Motor_SetDuty_Right+0x92>
	} else {
		pulse_r = (uint32_t)(AUTORELOAD * ABS(duty_r) / 1000) - 1;
<<<<<<< HEAD
 8011410:	4b1e      	ldr	r3, [pc, #120]	; (801148c <Motor_SetDuty_Right+0xe4>)
 8011412:	681b      	ldr	r3, [r3, #0]
 8011414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
=======
 8011410:	4b1e      	ldr	r3, [pc, #120]	@ (801148c <Motor_SetDuty_Right+0xe4>)
 8011412:	681b      	ldr	r3, [r3, #0]
 8011414:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8011416:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801141a:	2b00      	cmp	r3, #0
 801141c:	da03      	bge.n	8011426 <Motor_SetDuty_Right+0x7e>
 801141e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8011422:	425b      	negs	r3, r3
 8011424:	e001      	b.n	801142a <Motor_SetDuty_Right+0x82>
 8011426:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801142a:	fb02 f303 	mul.w	r3, r2, r3
<<<<<<< HEAD
 801142e:	4a18      	ldr	r2, [pc, #96]	; (8011490 <Motor_SetDuty_Right+0xe8>)
=======
 801142e:	4a18      	ldr	r2, [pc, #96]	@ (8011490 <Motor_SetDuty_Right+0xe8>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8011430:	fba2 2303 	umull	r2, r3, r2, r3
 8011434:	099b      	lsrs	r3, r3, #6
 8011436:	3b01      	subs	r3, #1
 8011438:	60fb      	str	r3, [r7, #12]
	}

	if( duty_r > 0 ) {
 801143a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801143e:	2b00      	cmp	r3, #0
 8011440:	dd08      	ble.n	8011454 <Motor_SetDuty_Right+0xac>
		MOT_SET_COMPARE_R_FORWARD( pulse_r );
<<<<<<< HEAD
 8011442:	4b12      	ldr	r3, [pc, #72]	; (801148c <Motor_SetDuty_Right+0xe4>)
 8011444:	681b      	ldr	r3, [r3, #0]
 8011446:	68fa      	ldr	r2, [r7, #12]
 8011448:	641a      	str	r2, [r3, #64]	; 0x40
		MOT_SET_COMPARE_R_REVERSE( 0 );
 801144a:	4b10      	ldr	r3, [pc, #64]	; (801148c <Motor_SetDuty_Right+0xe4>)
 801144c:	681b      	ldr	r3, [r3, #0]
 801144e:	2200      	movs	r2, #0
 8011450:	63da      	str	r2, [r3, #60]	; 0x3c
=======
 8011442:	4b12      	ldr	r3, [pc, #72]	@ (801148c <Motor_SetDuty_Right+0xe4>)
 8011444:	681b      	ldr	r3, [r3, #0]
 8011446:	68fa      	ldr	r2, [r7, #12]
 8011448:	641a      	str	r2, [r3, #64]	@ 0x40
		MOT_SET_COMPARE_R_REVERSE( 0 );
 801144a:	4b10      	ldr	r3, [pc, #64]	@ (801148c <Motor_SetDuty_Right+0xe4>)
 801144c:	681b      	ldr	r3, [r3, #0]
 801144e:	2200      	movs	r2, #0
 8011450:	63da      	str	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
		MOT_SET_COMPARE_R_REVERSE( pulse_r );
	} else {
		MOT_SET_COMPARE_R_FORWARD( 0 );
		MOT_SET_COMPARE_R_REVERSE( 0 );
	}
}
 8011452:	e014      	b.n	801147e <Motor_SetDuty_Right+0xd6>
	} else if( duty_r < 0 ) {
 8011454:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8011458:	2b00      	cmp	r3, #0
 801145a:	da08      	bge.n	801146e <Motor_SetDuty_Right+0xc6>
		MOT_SET_COMPARE_R_FORWARD( 0 );
<<<<<<< HEAD
 801145c:	4b0b      	ldr	r3, [pc, #44]	; (801148c <Motor_SetDuty_Right+0xe4>)
 801145e:	681b      	ldr	r3, [r3, #0]
 8011460:	2200      	movs	r2, #0
 8011462:	641a      	str	r2, [r3, #64]	; 0x40
		MOT_SET_COMPARE_R_REVERSE( pulse_r );
 8011464:	4b09      	ldr	r3, [pc, #36]	; (801148c <Motor_SetDuty_Right+0xe4>)
 8011466:	681b      	ldr	r3, [r3, #0]
 8011468:	68fa      	ldr	r2, [r7, #12]
 801146a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 801146c:	e007      	b.n	801147e <Motor_SetDuty_Right+0xd6>
		MOT_SET_COMPARE_R_FORWARD( 0 );
 801146e:	4b07      	ldr	r3, [pc, #28]	; (801148c <Motor_SetDuty_Right+0xe4>)
 8011470:	681b      	ldr	r3, [r3, #0]
 8011472:	2200      	movs	r2, #0
 8011474:	641a      	str	r2, [r3, #64]	; 0x40
		MOT_SET_COMPARE_R_REVERSE( 0 );
 8011476:	4b05      	ldr	r3, [pc, #20]	; (801148c <Motor_SetDuty_Right+0xe4>)
 8011478:	681b      	ldr	r3, [r3, #0]
 801147a:	2200      	movs	r2, #0
 801147c:	63da      	str	r2, [r3, #60]	; 0x3c
=======
 801145c:	4b0b      	ldr	r3, [pc, #44]	@ (801148c <Motor_SetDuty_Right+0xe4>)
 801145e:	681b      	ldr	r3, [r3, #0]
 8011460:	2200      	movs	r2, #0
 8011462:	641a      	str	r2, [r3, #64]	@ 0x40
		MOT_SET_COMPARE_R_REVERSE( pulse_r );
 8011464:	4b09      	ldr	r3, [pc, #36]	@ (801148c <Motor_SetDuty_Right+0xe4>)
 8011466:	681b      	ldr	r3, [r3, #0]
 8011468:	68fa      	ldr	r2, [r7, #12]
 801146a:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 801146c:	e007      	b.n	801147e <Motor_SetDuty_Right+0xd6>
		MOT_SET_COMPARE_R_FORWARD( 0 );
 801146e:	4b07      	ldr	r3, [pc, #28]	@ (801148c <Motor_SetDuty_Right+0xe4>)
 8011470:	681b      	ldr	r3, [r3, #0]
 8011472:	2200      	movs	r2, #0
 8011474:	641a      	str	r2, [r3, #64]	@ 0x40
		MOT_SET_COMPARE_R_REVERSE( 0 );
 8011476:	4b05      	ldr	r3, [pc, #20]	@ (801148c <Motor_SetDuty_Right+0xe4>)
 8011478:	681b      	ldr	r3, [r3, #0]
 801147a:	2200      	movs	r2, #0
 801147c:	63da      	str	r2, [r3, #60]	@ 0x3c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
}
 801147e:	bf00      	nop
 8011480:	3714      	adds	r7, #20
 8011482:	46bd      	mov	sp, r7
 8011484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011488:	4770      	bx	lr
 801148a:	bf00      	nop
 801148c:	20000490 	.word	0x20000490
 8011490:	10624dd3 	.word	0x10624dd3

08011494 <usrcmd_imu>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
static int usrcmd_imu(int argc, char **argv)
{
 8011494:	b580      	push	{r7, lr}
 8011496:	b082      	sub	sp, #8
 8011498:	af00      	add	r7, sp, #0
 801149a:	6078      	str	r0, [r7, #4]
 801149c:	6039      	str	r1, [r7, #0]
	IMU_ResetReference();
 801149e:	f7ff f945 	bl	801072c <IMU_ResetReference>
	IMU_DebugPrintf();
 80114a2:	f7ff f9e7 	bl	8010874 <IMU_DebugPrintf>
	return 0;
 80114a6:	2300      	movs	r3, #0
}
 80114a8:	4618      	mov	r0, r3
 80114aa:	3708      	adds	r7, #8
 80114ac:	46bd      	mov	sp, r7
 80114ae:	bd80      	pop	{r7, pc}

080114b0 <usrcmd_encoder>:

static int usrcmd_encoder(int argc, char **argv)
{
 80114b0:	b580      	push	{r7, lr}
 80114b2:	b082      	sub	sp, #8
 80114b4:	af00      	add	r7, sp, #0
 80114b6:	6078      	str	r0, [r7, #4]
 80114b8:	6039      	str	r1, [r7, #0]
	Encoder_DebugPrintf();
 80114ba:	f7ff f851 	bl	8010560 <Encoder_DebugPrintf>
	return 0;
 80114be:	2300      	movs	r3, #0
}
 80114c0:	4618      	mov	r0, r3
 80114c2:	3708      	adds	r7, #8
 80114c4:	46bd      	mov	sp, r7
 80114c6:	bd80      	pop	{r7, pc}

080114c8 <usrcmd_sensor>:

static int usrcmd_sensor(int argc, char **argv)
{
 80114c8:	b580      	push	{r7, lr}
 80114ca:	b082      	sub	sp, #8
 80114cc:	af00      	add	r7, sp, #0
 80114ce:	6078      	str	r0, [r7, #4]
 80114d0:	6039      	str	r1, [r7, #0]
	Sensor_DebugPrintf();
 80114d2:	f7ff fbf1 	bl	8010cb8 <Sensor_DebugPrintf>
	return 0;
 80114d6:	2300      	movs	r3, #0
}
 80114d8:	4618      	mov	r0, r3
 80114da:	3708      	adds	r7, #8
 80114dc:	46bd      	mov	sp, r7
 80114de:	bd80      	pop	{r7, pc}

080114e0 <usrcmd_module_test>:

static int usrcmd_module_test(int argc, char **argv)
{
 80114e0:	b580      	push	{r7, lr}
 80114e2:	b082      	sub	sp, #8
 80114e4:	af00      	add	r7, sp, #0
 80114e6:	6078      	str	r0, [r7, #4]
 80114e8:	6039      	str	r1, [r7, #0]
	module_test();
 80114ea:	f7ff fc4f 	bl	8010d8c <module_test>
	return 0;
 80114ee:	2300      	movs	r3, #0
}
 80114f0:	4618      	mov	r0, r3
 80114f2:	3708      	adds	r7, #8
 80114f4:	46bd      	mov	sp, r7
 80114f6:	bd80      	pop	{r7, pc}

080114f8 <usrcmd_help>:

/* ---------------------------------------------------------------
	helpinfo
--------------------------------------------------------------- */
static int usrcmd_help(int argc, char **argv)
{
 80114f8:	b580      	push	{r7, lr}
 80114fa:	b086      	sub	sp, #24
 80114fc:	af00      	add	r7, sp, #0
 80114fe:	6078      	str	r0, [r7, #4]
 8011500:	6039      	str	r1, [r7, #0]
	const cmd_table_t *p = &cmdlist[0];
<<<<<<< HEAD
 8011502:	4b1c      	ldr	r3, [pc, #112]	; (8011574 <usrcmd_help+0x7c>)
=======
 8011502:	4b1c      	ldr	r3, [pc, #112]	@ (8011574 <usrcmd_help+0x7c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8011504:	617b      	str	r3, [r7, #20]
	for(int i = 0; i < sizeof(cmdlist) / sizeof(cmdlist[0]); i++) {
 8011506:	2300      	movs	r3, #0
 8011508:	613b      	str	r3, [r7, #16]
 801150a:	e02b      	b.n	8011564 <usrcmd_help+0x6c>
		printf("  %s", p->cmd);
 801150c:	697b      	ldr	r3, [r7, #20]
 801150e:	681b      	ldr	r3, [r3, #0]
 8011510:	4619      	mov	r1, r3
<<<<<<< HEAD
 8011512:	4819      	ldr	r0, [pc, #100]	; (8011578 <usrcmd_help+0x80>)
 8011514:	f001 f946 	bl	80127a4 <iprintf>
=======
 8011512:	4819      	ldr	r0, [pc, #100]	@ (8011578 <usrcmd_help+0x80>)
 8011514:	f001 f93a 	bl	801278c <iprintf>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
		uint8_t space_num = 16 - strlen(p->cmd);
 8011518:	697b      	ldr	r3, [r7, #20]
 801151a:	681b      	ldr	r3, [r3, #0]
 801151c:	4618      	mov	r0, r3
 801151e:	f7f6 fddf 	bl	80080e0 <strlen>
 8011522:	4603      	mov	r3, r0
 8011524:	b2db      	uxtb	r3, r3
 8011526:	f1c3 0310 	rsb	r3, r3, #16
 801152a:	72fb      	strb	r3, [r7, #11]
		if( space_num > 0 ) {
 801152c:	7afb      	ldrb	r3, [r7, #11]
 801152e:	2b00      	cmp	r3, #0
 8011530:	d00c      	beq.n	801154c <usrcmd_help+0x54>
			for(int i = 0; i < space_num; i++) {
 8011532:	2300      	movs	r3, #0
 8011534:	60fb      	str	r3, [r7, #12]
 8011536:	e005      	b.n	8011544 <usrcmd_help+0x4c>
				printf(" ");
 8011538:	2020      	movs	r0, #32
<<<<<<< HEAD
 801153a:	f001 f945 	bl	80127c8 <putchar>
=======
 801153a:	f001 f939 	bl	80127b0 <putchar>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
			for(int i = 0; i < space_num; i++) {
 801153e:	68fb      	ldr	r3, [r7, #12]
 8011540:	3301      	adds	r3, #1
 8011542:	60fb      	str	r3, [r7, #12]
 8011544:	7afb      	ldrb	r3, [r7, #11]
 8011546:	68fa      	ldr	r2, [r7, #12]
 8011548:	429a      	cmp	r2, r3
 801154a:	dbf5      	blt.n	8011538 <usrcmd_help+0x40>
			}
		} else;
		printf(": %s\r\n", p->desc);
 801154c:	697b      	ldr	r3, [r7, #20]
 801154e:	685b      	ldr	r3, [r3, #4]
 8011550:	4619      	mov	r1, r3
<<<<<<< HEAD
 8011552:	480a      	ldr	r0, [pc, #40]	; (801157c <usrcmd_help+0x84>)
 8011554:	f001 f926 	bl	80127a4 <iprintf>
=======
 8011552:	480a      	ldr	r0, [pc, #40]	@ (801157c <usrcmd_help+0x84>)
 8011554:	f001 f91a 	bl	801278c <iprintf>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
		p++;
 8011558:	697b      	ldr	r3, [r7, #20]
 801155a:	330c      	adds	r3, #12
 801155c:	617b      	str	r3, [r7, #20]
	for(int i = 0; i < sizeof(cmdlist) / sizeof(cmdlist[0]); i++) {
 801155e:	693b      	ldr	r3, [r7, #16]
 8011560:	3301      	adds	r3, #1
 8011562:	613b      	str	r3, [r7, #16]
 8011564:	693b      	ldr	r3, [r7, #16]
 8011566:	2b05      	cmp	r3, #5
 8011568:	d9d0      	bls.n	801150c <usrcmd_help+0x14>
	}
	return 0;
 801156a:	2300      	movs	r3, #0
}
 801156c:	4618      	mov	r0, r3
 801156e:	3718      	adds	r7, #24
 8011570:	46bd      	mov	sp, r7
 8011572:	bd80      	pop	{r7, pc}
<<<<<<< HEAD
 8011574:	08016e70 	.word	0x08016e70
 8011578:	080164bc 	.word	0x080164bc
 801157c:	080164c4 	.word	0x080164c4
=======
 8011574:	08016da8 	.word	0x08016da8
 8011578:	080163f4 	.word	0x080163f4
 801157c:	080163fc 	.word	0x080163fc
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

08011580 <usrcmd_info>:

static int usrcmd_info(int argc, char **argv)
{
 8011580:	b580      	push	{r7, lr}
 8011582:	b082      	sub	sp, #8
 8011584:	af00      	add	r7, sp, #0
 8011586:	6078      	str	r0, [r7, #4]
 8011588:	6039      	str	r1, [r7, #0]
	if(argc != 2) {
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	2b02      	cmp	r3, #2
 801158e:	d007      	beq.n	80115a0 <usrcmd_info+0x20>
		printf("  info sys\r\n");
<<<<<<< HEAD
 8011590:	4817      	ldr	r0, [pc, #92]	; (80115f0 <usrcmd_info+0x70>)
 8011592:	f001 f975 	bl	8012880 <puts>
		printf("  info ver\r\n");
 8011596:	4817      	ldr	r0, [pc, #92]	; (80115f4 <usrcmd_info+0x74>)
 8011598:	f001 f972 	bl	8012880 <puts>
=======
 8011590:	4817      	ldr	r0, [pc, #92]	@ (80115f0 <usrcmd_info+0x70>)
 8011592:	f001 f96b 	bl	801286c <puts>
		printf("  info ver\r\n");
 8011596:	4817      	ldr	r0, [pc, #92]	@ (80115f4 <usrcmd_info+0x74>)
 8011598:	f001 f968 	bl	801286c <puts>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
		return 0;
 801159c:	2300      	movs	r3, #0
 801159e:	e022      	b.n	80115e6 <usrcmd_info+0x66>
	} else if(ntlibc_strcmp(argv[1], "sys") == 0) {
 80115a0:	683b      	ldr	r3, [r7, #0]
 80115a2:	3304      	adds	r3, #4
 80115a4:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 80115a6:	4914      	ldr	r1, [pc, #80]	; (80115f8 <usrcmd_info+0x78>)
=======
 80115a6:	4914      	ldr	r1, [pc, #80]	@ (80115f8 <usrcmd_info+0x78>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80115a8:	4618      	mov	r0, r3
 80115aa:	f7fd fb07 	bl	800ebbc <ntlibc_strcmp>
 80115ae:	4603      	mov	r3, r0
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	d104      	bne.n	80115be <usrcmd_info+0x3e>
		printf("  zirconia_v2\r\n");
<<<<<<< HEAD
 80115b4:	4811      	ldr	r0, [pc, #68]	; (80115fc <usrcmd_info+0x7c>)
 80115b6:	f001 f963 	bl	8012880 <puts>
=======
 80115b4:	4811      	ldr	r0, [pc, #68]	@ (80115fc <usrcmd_info+0x7c>)
 80115b6:	f001 f959 	bl	801286c <puts>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
		return 0;
 80115ba:	2300      	movs	r3, #0
 80115bc:	e013      	b.n	80115e6 <usrcmd_info+0x66>
	} else if (ntlibc_strcmp(argv[1], "ver") == 0) {
 80115be:	683b      	ldr	r3, [r7, #0]
 80115c0:	3304      	adds	r3, #4
 80115c2:	681b      	ldr	r3, [r3, #0]
<<<<<<< HEAD
 80115c4:	490e      	ldr	r1, [pc, #56]	; (8011600 <usrcmd_info+0x80>)
=======
 80115c4:	490e      	ldr	r1, [pc, #56]	@ (8011600 <usrcmd_info+0x80>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80115c6:	4618      	mov	r0, r3
 80115c8:	f7fd faf8 	bl	800ebbc <ntlibc_strcmp>
 80115cc:	4603      	mov	r3, r0
 80115ce:	2b00      	cmp	r3, #0
 80115d0:	d104      	bne.n	80115dc <usrcmd_info+0x5c>
		printf("  Version 1.0\r\n");
<<<<<<< HEAD
 80115d2:	480c      	ldr	r0, [pc, #48]	; (8011604 <usrcmd_info+0x84>)
 80115d4:	f001 f954 	bl	8012880 <puts>
=======
 80115d2:	480c      	ldr	r0, [pc, #48]	@ (8011604 <usrcmd_info+0x84>)
 80115d4:	f001 f94a 	bl	801286c <puts>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
		return 0;
 80115d8:	2300      	movs	r3, #0
 80115da:	e004      	b.n	80115e6 <usrcmd_info+0x66>
	} else;
	printf("  Unknown sub command found\r\n");
<<<<<<< HEAD
 80115dc:	480a      	ldr	r0, [pc, #40]	; (8011608 <usrcmd_info+0x88>)
 80115de:	f001 f94f 	bl	8012880 <puts>
=======
 80115dc:	480a      	ldr	r0, [pc, #40]	@ (8011608 <usrcmd_info+0x88>)
 80115de:	f001 f945 	bl	801286c <puts>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
	return -1;
 80115e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80115e6:	4618      	mov	r0, r3
 80115e8:	3708      	adds	r7, #8
 80115ea:	46bd      	mov	sp, r7
 80115ec:	bd80      	pop	{r7, pc}
 80115ee:	bf00      	nop
<<<<<<< HEAD
 80115f0:	080164cc 	.word	0x080164cc
 80115f4:	080164d8 	.word	0x080164d8
 80115f8:	080164e4 	.word	0x080164e4
 80115fc:	080164e8 	.word	0x080164e8
 8011600:	080164f8 	.word	0x080164f8
 8011604:	080164fc 	.word	0x080164fc
 8011608:	0801650c 	.word	0x0801650c
=======
 80115f0:	08016404 	.word	0x08016404
 80115f4:	08016410 	.word	0x08016410
 80115f8:	0801641c 	.word	0x0801641c
 80115fc:	08016420 	.word	0x08016420
 8011600:	08016430 	.word	0x08016430
 8011604:	08016434 	.word	0x08016434
 8011608:	08016444 	.word	0x08016444
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

0801160c <func_read>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
static int func_read(char *buf, int cnt, void *extobj)
{
 801160c:	b590      	push	{r4, r7, lr}
 801160e:	b087      	sub	sp, #28
 8011610:	af00      	add	r7, sp, #0
 8011612:	60f8      	str	r0, [r7, #12]
 8011614:	60b9      	str	r1, [r7, #8]
 8011616:	607a      	str	r2, [r7, #4]
	for(int16_t i = 0; i < cnt; i++) {
 8011618:	2300      	movs	r3, #0
 801161a:	82fb      	strh	r3, [r7, #22]
 801161c:	e00d      	b.n	801163a <func_read+0x2e>
		buf[i] = (char)Communicate_Receice1byte();
 801161e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8011622:	68fa      	ldr	r2, [r7, #12]
 8011624:	18d4      	adds	r4, r2, r3
 8011626:	f7fe fe15 	bl	8010254 <Communicate_Receice1byte>
 801162a:	4603      	mov	r3, r0
 801162c:	7023      	strb	r3, [r4, #0]
	for(int16_t i = 0; i < cnt; i++) {
 801162e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8011632:	b29b      	uxth	r3, r3
 8011634:	3301      	adds	r3, #1
 8011636:	b29b      	uxth	r3, r3
 8011638:	82fb      	strh	r3, [r7, #22]
 801163a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801163e:	68ba      	ldr	r2, [r7, #8]
 8011640:	429a      	cmp	r2, r3
 8011642:	dcec      	bgt.n	801161e <func_read+0x12>
	}
	return cnt;
 8011644:	68bb      	ldr	r3, [r7, #8]
}
 8011646:	4618      	mov	r0, r3
 8011648:	371c      	adds	r7, #28
 801164a:	46bd      	mov	sp, r7
 801164c:	bd90      	pop	{r4, r7, pc}

0801164e <func_write>:

static int func_write(const char *buf, int cnt, void *extobj)
{
 801164e:	b580      	push	{r7, lr}
 8011650:	b086      	sub	sp, #24
 8011652:	af00      	add	r7, sp, #0
 8011654:	60f8      	str	r0, [r7, #12]
 8011656:	60b9      	str	r1, [r7, #8]
 8011658:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < cnt; i++) {
 801165a:	2300      	movs	r3, #0
 801165c:	617b      	str	r3, [r7, #20]
 801165e:	e009      	b.n	8011674 <func_write+0x26>
		Communicate_Transmit1byte((uint8_t)(buf[i]));
 8011660:	697b      	ldr	r3, [r7, #20]
 8011662:	68fa      	ldr	r2, [r7, #12]
 8011664:	4413      	add	r3, r2
 8011666:	781b      	ldrb	r3, [r3, #0]
 8011668:	4618      	mov	r0, r3
 801166a:	f7fe fe3b 	bl	80102e4 <Communicate_Transmit1byte>
	for (int i = 0; i < cnt; i++) {
 801166e:	697b      	ldr	r3, [r7, #20]
 8011670:	3301      	adds	r3, #1
 8011672:	617b      	str	r3, [r7, #20]
 8011674:	697a      	ldr	r2, [r7, #20]
 8011676:	68bb      	ldr	r3, [r7, #8]
 8011678:	429a      	cmp	r2, r3
 801167a:	dbf1      	blt.n	8011660 <func_write+0x12>
	}
	return cnt;
 801167c:	68bb      	ldr	r3, [r7, #8]
}
 801167e:	4618      	mov	r0, r3
 8011680:	3718      	adds	r7, #24
 8011682:	46bd      	mov	sp, r7
 8011684:	bd80      	pop	{r7, pc}

08011686 <user_callback>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
static int user_callback(const char *text, void *extobj)
{
 8011686:	b580      	push	{r7, lr}
 8011688:	b082      	sub	sp, #8
 801168a:	af00      	add	r7, sp, #0
 801168c:	6078      	str	r0, [r7, #4]
 801168e:	6039      	str	r1, [r7, #0]
	usrcmd_execute(text);
 8011690:	6878      	ldr	r0, [r7, #4]
 8011692:	f000 f805 	bl	80116a0 <usrcmd_execute>
	return 0;
 8011696:	2300      	movs	r3, #0
}
 8011698:	4618      	mov	r0, r3
 801169a:	3708      	adds	r7, #8
 801169c:	46bd      	mov	sp, r7
 801169e:	bd80      	pop	{r7, pc}

080116a0 <usrcmd_execute>:

static int usrcmd_execute(const char *text)
{
 80116a0:	b580      	push	{r7, lr}
 80116a2:	b082      	sub	sp, #8
 80116a4:	af00      	add	r7, sp, #0
 80116a6:	6078      	str	r0, [r7, #4]
    return ntopt_parse(text, usrcmd_ntopt_callback, 0);
 80116a8:	2200      	movs	r2, #0
<<<<<<< HEAD
 80116aa:	4904      	ldr	r1, [pc, #16]	; (80116bc <usrcmd_execute+0x1c>)
=======
 80116aa:	4904      	ldr	r1, [pc, #16]	@ (80116bc <usrcmd_execute+0x1c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80116ac:	6878      	ldr	r0, [r7, #4]
 80116ae:	f7fe fd58 	bl	8010162 <ntopt_parse>
 80116b2:	4603      	mov	r3, r0
}
 80116b4:	4618      	mov	r0, r3
 80116b6:	3708      	adds	r7, #8
 80116b8:	46bd      	mov	sp, r7
 80116ba:	bd80      	pop	{r7, pc}
 80116bc:	080116c1 	.word	0x080116c1

080116c0 <usrcmd_ntopt_callback>:

static int usrcmd_ntopt_callback(int argc, char **argv, void *extobj)
{
 80116c0:	b580      	push	{r7, lr}
 80116c2:	b086      	sub	sp, #24
 80116c4:	af00      	add	r7, sp, #0
 80116c6:	60f8      	str	r0, [r7, #12]
 80116c8:	60b9      	str	r1, [r7, #8]
 80116ca:	607a      	str	r2, [r7, #4]
    if (argc == 0) {
 80116cc:	68fb      	ldr	r3, [r7, #12]
 80116ce:	2b00      	cmp	r3, #0
 80116d0:	d101      	bne.n	80116d6 <usrcmd_ntopt_callback+0x16>
        return 0;
 80116d2:	2300      	movs	r3, #0
 80116d4:	e023      	b.n	801171e <usrcmd_ntopt_callback+0x5e>
    }
    const cmd_table_t *p = &cmdlist[0];
<<<<<<< HEAD
 80116d6:	4b14      	ldr	r3, [pc, #80]	; (8011728 <usrcmd_ntopt_callback+0x68>)
=======
 80116d6:	4b14      	ldr	r3, [pc, #80]	@ (8011728 <usrcmd_ntopt_callback+0x68>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80116d8:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < sizeof(cmdlist) / sizeof(cmdlist[0]); i++) {
 80116da:	2300      	movs	r3, #0
 80116dc:	613b      	str	r3, [r7, #16]
 80116de:	e017      	b.n	8011710 <usrcmd_ntopt_callback+0x50>
        if (ntlibc_strcmp((const char *)argv[0], p->cmd) == 0) {
 80116e0:	68bb      	ldr	r3, [r7, #8]
 80116e2:	681a      	ldr	r2, [r3, #0]
 80116e4:	697b      	ldr	r3, [r7, #20]
 80116e6:	681b      	ldr	r3, [r3, #0]
 80116e8:	4619      	mov	r1, r3
 80116ea:	4610      	mov	r0, r2
 80116ec:	f7fd fa66 	bl	800ebbc <ntlibc_strcmp>
 80116f0:	4603      	mov	r3, r0
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d106      	bne.n	8011704 <usrcmd_ntopt_callback+0x44>
            return p->func(argc, argv);
 80116f6:	697b      	ldr	r3, [r7, #20]
 80116f8:	689b      	ldr	r3, [r3, #8]
 80116fa:	68b9      	ldr	r1, [r7, #8]
 80116fc:	68f8      	ldr	r0, [r7, #12]
 80116fe:	4798      	blx	r3
 8011700:	4603      	mov	r3, r0
 8011702:	e00c      	b.n	801171e <usrcmd_ntopt_callback+0x5e>
        }
        p++;
 8011704:	697b      	ldr	r3, [r7, #20]
 8011706:	330c      	adds	r3, #12
 8011708:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < sizeof(cmdlist) / sizeof(cmdlist[0]); i++) {
 801170a:	693b      	ldr	r3, [r7, #16]
 801170c:	3301      	adds	r3, #1
 801170e:	613b      	str	r3, [r7, #16]
 8011710:	693b      	ldr	r3, [r7, #16]
 8011712:	2b05      	cmp	r3, #5
 8011714:	d9e4      	bls.n	80116e0 <usrcmd_ntopt_callback+0x20>
    }
    printf("Unknown command found.\r\n");
<<<<<<< HEAD
 8011716:	4805      	ldr	r0, [pc, #20]	; (801172c <usrcmd_ntopt_callback+0x6c>)
 8011718:	f001 f8b2 	bl	8012880 <puts>
=======
 8011716:	4805      	ldr	r0, [pc, #20]	@ (801172c <usrcmd_ntopt_callback+0x6c>)
 8011718:	f001 f8a8 	bl	801286c <puts>
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
    return 0;
 801171c:	2300      	movs	r3, #0
}
 801171e:	4618      	mov	r0, r3
 8011720:	3718      	adds	r7, #24
 8011722:	46bd      	mov	sp, r7
 8011724:	bd80      	pop	{r7, pc}
 8011726:	bf00      	nop
<<<<<<< HEAD
 8011728:	08016e70 	.word	0x08016e70
 801172c:	0801652c 	.word	0x0801652c
=======
 8011728:	08016da8 	.word	0x08016da8
 801172c:	08016464 	.word	0x08016464
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749

08011730 <Myshell_Initialize>:

/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
void Myshell_Initialize( void )
{
 8011730:	b580      	push	{r7, lr}
 8011732:	b084      	sub	sp, #16
 8011734:	af02      	add	r7, sp, #8
	void *extobj = 0;
 8011736:	2300      	movs	r3, #0
 8011738:	607b      	str	r3, [r7, #4]

	ntshell_set_prompt(&nts, "zirconia > ");
<<<<<<< HEAD
 801173a:	4908      	ldr	r1, [pc, #32]	; (801175c <Myshell_Initialize+0x2c>)
 801173c:	4808      	ldr	r0, [pc, #32]	; (8011760 <Myshell_Initialize+0x30>)
=======
 801173a:	4908      	ldr	r1, [pc, #32]	@ (801175c <Myshell_Initialize+0x2c>)
 801173c:	4808      	ldr	r0, [pc, #32]	@ (8011760 <Myshell_Initialize+0x30>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801173e:	f7fd ff31 	bl	800f5a4 <ntshell_set_prompt>
	ntshell_init(&nts, func_read, func_write, user_callback, extobj);
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	9300      	str	r3, [sp, #0]
<<<<<<< HEAD
 8011746:	4b07      	ldr	r3, [pc, #28]	; (8011764 <Myshell_Initialize+0x34>)
 8011748:	4a07      	ldr	r2, [pc, #28]	; (8011768 <Myshell_Initialize+0x38>)
 801174a:	4908      	ldr	r1, [pc, #32]	; (801176c <Myshell_Initialize+0x3c>)
 801174c:	4804      	ldr	r0, [pc, #16]	; (8011760 <Myshell_Initialize+0x30>)
=======
 8011746:	4b07      	ldr	r3, [pc, #28]	@ (8011764 <Myshell_Initialize+0x34>)
 8011748:	4a07      	ldr	r2, [pc, #28]	@ (8011768 <Myshell_Initialize+0x38>)
 801174a:	4908      	ldr	r1, [pc, #32]	@ (801176c <Myshell_Initialize+0x3c>)
 801174c:	4804      	ldr	r0, [pc, #16]	@ (8011760 <Myshell_Initialize+0x30>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801174e:	f7fd fedf 	bl	800f510 <ntshell_init>
}
 8011752:	bf00      	nop
 8011754:	3708      	adds	r7, #8
 8011756:	46bd      	mov	sp, r7
 8011758:	bd80      	pop	{r7, pc}
 801175a:	bf00      	nop
<<<<<<< HEAD
 801175c:	08016544 	.word	0x08016544
=======
 801175c:	0801647c 	.word	0x0801647c
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8011760:	20000878 	.word	0x20000878
 8011764:	08011687 	.word	0x08011687
 8011768:	0801164f 	.word	0x0801164f
 801176c:	0801160d 	.word	0x0801160d

08011770 <Myshell_Execute>:

void Myshell_Execute( void )
{
 8011770:	b580      	push	{r7, lr}
 8011772:	b082      	sub	sp, #8
 8011774:	af00      	add	r7, sp, #0
	if( (&nts)->initcode != 0x4367 ) {
<<<<<<< HEAD
 8011776:	4b0c      	ldr	r3, [pc, #48]	; (80117a8 <Myshell_Execute+0x38>)
 8011778:	681b      	ldr	r3, [r3, #0]
 801177a:	f244 3267 	movw	r2, #17255	; 0x4367
=======
 8011776:	4b0c      	ldr	r3, [pc, #48]	@ (80117a8 <Myshell_Execute+0x38>)
 8011778:	681b      	ldr	r3, [r3, #0]
 801177a:	f244 3267 	movw	r2, #17255	@ 0x4367
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801177e:	4293      	cmp	r3, r2
 8011780:	d10e      	bne.n	80117a0 <Myshell_Execute+0x30>
		return;
	} else;

	unsigned char ch;
	func_read((char *)&ch, sizeof(ch), (&nts)->extobj);
<<<<<<< HEAD
 8011782:	4b09      	ldr	r3, [pc, #36]	; (80117a8 <Myshell_Execute+0x38>)
 8011784:	f8d3 2308 	ldr.w	r2, [r3, #776]	; 0x308
=======
 8011782:	4b09      	ldr	r3, [pc, #36]	@ (80117a8 <Myshell_Execute+0x38>)
 8011784:	f8d3 2308 	ldr.w	r2, [r3, #776]	@ 0x308
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8011788:	1dfb      	adds	r3, r7, #7
 801178a:	2101      	movs	r1, #1
 801178c:	4618      	mov	r0, r3
 801178e:	f7ff ff3d 	bl	801160c <func_read>
	vtrecv_execute(&((&nts)->vtrecv), &ch, sizeof(ch));
 8011792:	1dfb      	adds	r3, r7, #7
 8011794:	2201      	movs	r2, #1
 8011796:	4619      	mov	r1, r3
<<<<<<< HEAD
 8011798:	4804      	ldr	r0, [pc, #16]	; (80117ac <Myshell_Execute+0x3c>)
=======
 8011798:	4804      	ldr	r0, [pc, #16]	@ (80117ac <Myshell_Execute+0x3c>)
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 801179a:	f7fe fb6f 	bl	800fe7c <vtrecv_execute>
 801179e:	e000      	b.n	80117a2 <Myshell_Execute+0x32>
		return;
 80117a0:	bf00      	nop
}
 80117a2:	3708      	adds	r7, #8
 80117a4:	46bd      	mov	sp, r7
 80117a6:	bd80      	pop	{r7, pc}
 80117a8:	20000878 	.word	0x20000878
 80117ac:	20000884 	.word	0x20000884

080117b0 <__cvt>:
 80117b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
<<<<<<< HEAD
 80117b4:	ec55 4b10 	vmov	r4, r5, d0
 80117b8:	2d00      	cmp	r5, #0
 80117ba:	460e      	mov	r6, r1
 80117bc:	4619      	mov	r1, r3
 80117be:	462b      	mov	r3, r5
 80117c0:	bfbb      	ittet	lt
 80117c2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80117c6:	461d      	movlt	r5, r3
 80117c8:	2300      	movge	r3, #0
 80117ca:	232d      	movlt	r3, #45	; 0x2d
 80117cc:	700b      	strb	r3, [r1, #0]
 80117ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80117d0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80117d4:	4691      	mov	r9, r2
 80117d6:	f023 0820 	bic.w	r8, r3, #32
 80117da:	bfbc      	itt	lt
 80117dc:	4622      	movlt	r2, r4
 80117de:	4614      	movlt	r4, r2
 80117e0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80117e4:	d005      	beq.n	80117f2 <__cvt+0x42>
 80117e6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80117ea:	d100      	bne.n	80117ee <__cvt+0x3e>
 80117ec:	3601      	adds	r6, #1
=======
 80117b4:	ec57 6b10 	vmov	r6, r7, d0
 80117b8:	2f00      	cmp	r7, #0
 80117ba:	460c      	mov	r4, r1
 80117bc:	4619      	mov	r1, r3
 80117be:	463b      	mov	r3, r7
 80117c0:	bfbb      	ittet	lt
 80117c2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80117c6:	461f      	movlt	r7, r3
 80117c8:	2300      	movge	r3, #0
 80117ca:	232d      	movlt	r3, #45	@ 0x2d
 80117cc:	700b      	strb	r3, [r1, #0]
 80117ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80117d0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80117d4:	4691      	mov	r9, r2
 80117d6:	f023 0820 	bic.w	r8, r3, #32
 80117da:	bfbc      	itt	lt
 80117dc:	4632      	movlt	r2, r6
 80117de:	4616      	movlt	r6, r2
 80117e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80117e4:	d005      	beq.n	80117f2 <__cvt+0x42>
 80117e6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80117ea:	d100      	bne.n	80117ee <__cvt+0x3e>
 80117ec:	3401      	adds	r4, #1
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 80117ee:	2102      	movs	r1, #2
 80117f0:	e000      	b.n	80117f4 <__cvt+0x44>
 80117f2:	2103      	movs	r1, #3
 80117f4:	ab03      	add	r3, sp, #12
 80117f6:	9301      	str	r3, [sp, #4]
 80117f8:	ab02      	add	r3, sp, #8
 80117fa:	9300      	str	r3, [sp, #0]
<<<<<<< HEAD
 80117fc:	ec45 4b10 	vmov	d0, r4, r5
 8011800:	4653      	mov	r3, sl
 8011802:	4632      	mov	r2, r6
 8011804:	f001 fb10 	bl	8012e28 <_dtoa_r>
 8011808:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801180c:	4607      	mov	r7, r0
 801180e:	d102      	bne.n	8011816 <__cvt+0x66>
 8011810:	f019 0f01 	tst.w	r9, #1
 8011814:	d022      	beq.n	801185c <__cvt+0xac>
 8011816:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801181a:	eb07 0906 	add.w	r9, r7, r6
 801181e:	d110      	bne.n	8011842 <__cvt+0x92>
 8011820:	783b      	ldrb	r3, [r7, #0]
 8011822:	2b30      	cmp	r3, #48	; 0x30
 8011824:	d10a      	bne.n	801183c <__cvt+0x8c>
 8011826:	2200      	movs	r2, #0
 8011828:	2300      	movs	r3, #0
 801182a:	4620      	mov	r0, r4
 801182c:	4629      	mov	r1, r5
 801182e:	f7f7 f883 	bl	8008938 <__aeabi_dcmpeq>
 8011832:	b918      	cbnz	r0, 801183c <__cvt+0x8c>
 8011834:	f1c6 0601 	rsb	r6, r6, #1
 8011838:	f8ca 6000 	str.w	r6, [sl]
 801183c:	f8da 3000 	ldr.w	r3, [sl]
 8011840:	4499      	add	r9, r3
 8011842:	2200      	movs	r2, #0
 8011844:	2300      	movs	r3, #0
 8011846:	4620      	mov	r0, r4
 8011848:	4629      	mov	r1, r5
 801184a:	f7f7 f875 	bl	8008938 <__aeabi_dcmpeq>
 801184e:	b108      	cbz	r0, 8011854 <__cvt+0xa4>
 8011850:	f8cd 900c 	str.w	r9, [sp, #12]
 8011854:	2230      	movs	r2, #48	; 0x30
 8011856:	9b03      	ldr	r3, [sp, #12]
 8011858:	454b      	cmp	r3, r9
 801185a:	d307      	bcc.n	801186c <__cvt+0xbc>
 801185c:	9b03      	ldr	r3, [sp, #12]
 801185e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011860:	1bdb      	subs	r3, r3, r7
 8011862:	4638      	mov	r0, r7
 8011864:	6013      	str	r3, [r2, #0]
 8011866:	b004      	add	sp, #16
 8011868:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801186c:	1c59      	adds	r1, r3, #1
 801186e:	9103      	str	r1, [sp, #12]
 8011870:	701a      	strb	r2, [r3, #0]
 8011872:	e7f0      	b.n	8011856 <__cvt+0xa6>

08011874 <__exponent>:
 8011874:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011876:	4603      	mov	r3, r0
 8011878:	2900      	cmp	r1, #0
 801187a:	bfb8      	it	lt
 801187c:	4249      	neglt	r1, r1
 801187e:	f803 2b02 	strb.w	r2, [r3], #2
 8011882:	bfb4      	ite	lt
 8011884:	222d      	movlt	r2, #45	; 0x2d
 8011886:	222b      	movge	r2, #43	; 0x2b
 8011888:	2909      	cmp	r1, #9
 801188a:	7042      	strb	r2, [r0, #1]
 801188c:	dd2a      	ble.n	80118e4 <__exponent+0x70>
 801188e:	f10d 0207 	add.w	r2, sp, #7
 8011892:	4617      	mov	r7, r2
 8011894:	260a      	movs	r6, #10
 8011896:	4694      	mov	ip, r2
 8011898:	fb91 f5f6 	sdiv	r5, r1, r6
 801189c:	fb06 1415 	mls	r4, r6, r5, r1
 80118a0:	3430      	adds	r4, #48	; 0x30
 80118a2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80118a6:	460c      	mov	r4, r1
 80118a8:	2c63      	cmp	r4, #99	; 0x63
 80118aa:	f102 32ff 	add.w	r2, r2, #4294967295
 80118ae:	4629      	mov	r1, r5
 80118b0:	dcf1      	bgt.n	8011896 <__exponent+0x22>
 80118b2:	3130      	adds	r1, #48	; 0x30
 80118b4:	f1ac 0402 	sub.w	r4, ip, #2
 80118b8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80118bc:	1c41      	adds	r1, r0, #1
 80118be:	4622      	mov	r2, r4
 80118c0:	42ba      	cmp	r2, r7
 80118c2:	d30a      	bcc.n	80118da <__exponent+0x66>
 80118c4:	f10d 0209 	add.w	r2, sp, #9
 80118c8:	eba2 020c 	sub.w	r2, r2, ip
 80118cc:	42bc      	cmp	r4, r7
 80118ce:	bf88      	it	hi
 80118d0:	2200      	movhi	r2, #0
 80118d2:	4413      	add	r3, r2
 80118d4:	1a18      	subs	r0, r3, r0
 80118d6:	b003      	add	sp, #12
 80118d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80118da:	f812 5b01 	ldrb.w	r5, [r2], #1
 80118de:	f801 5f01 	strb.w	r5, [r1, #1]!
 80118e2:	e7ed      	b.n	80118c0 <__exponent+0x4c>
 80118e4:	2330      	movs	r3, #48	; 0x30
 80118e6:	3130      	adds	r1, #48	; 0x30
 80118e8:	7083      	strb	r3, [r0, #2]
 80118ea:	70c1      	strb	r1, [r0, #3]
 80118ec:	1d03      	adds	r3, r0, #4
 80118ee:	e7f1      	b.n	80118d4 <__exponent+0x60>

080118f0 <_printf_float>:
 80118f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118f4:	ed2d 8b02 	vpush	{d8}
 80118f8:	b08d      	sub	sp, #52	; 0x34
 80118fa:	460c      	mov	r4, r1
 80118fc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8011900:	4616      	mov	r6, r2
 8011902:	461f      	mov	r7, r3
 8011904:	4605      	mov	r5, r0
 8011906:	f001 f979 	bl	8012bfc <_localeconv_r>
 801190a:	f8d0 a000 	ldr.w	sl, [r0]
 801190e:	4650      	mov	r0, sl
 8011910:	f7f6 fbe6 	bl	80080e0 <strlen>
 8011914:	2300      	movs	r3, #0
 8011916:	930a      	str	r3, [sp, #40]	; 0x28
 8011918:	6823      	ldr	r3, [r4, #0]
 801191a:	9305      	str	r3, [sp, #20]
 801191c:	f8d8 3000 	ldr.w	r3, [r8]
 8011920:	f894 b018 	ldrb.w	fp, [r4, #24]
 8011924:	3307      	adds	r3, #7
 8011926:	f023 0307 	bic.w	r3, r3, #7
 801192a:	f103 0208 	add.w	r2, r3, #8
 801192e:	f8c8 2000 	str.w	r2, [r8]
 8011932:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011936:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801193a:	9307      	str	r3, [sp, #28]
 801193c:	f8cd 8018 	str.w	r8, [sp, #24]
 8011940:	ee08 0a10 	vmov	s16, r0
 8011944:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8011948:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801194c:	4b9e      	ldr	r3, [pc, #632]	; (8011bc8 <_printf_float+0x2d8>)
 801194e:	f04f 32ff 	mov.w	r2, #4294967295
 8011952:	f7f7 f823 	bl	800899c <__aeabi_dcmpun>
 8011956:	bb88      	cbnz	r0, 80119bc <_printf_float+0xcc>
 8011958:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801195c:	4b9a      	ldr	r3, [pc, #616]	; (8011bc8 <_printf_float+0x2d8>)
 801195e:	f04f 32ff 	mov.w	r2, #4294967295
 8011962:	f7f6 fffd 	bl	8008960 <__aeabi_dcmple>
 8011966:	bb48      	cbnz	r0, 80119bc <_printf_float+0xcc>
 8011968:	2200      	movs	r2, #0
 801196a:	2300      	movs	r3, #0
 801196c:	4640      	mov	r0, r8
 801196e:	4649      	mov	r1, r9
 8011970:	f7f6 ffec 	bl	800894c <__aeabi_dcmplt>
 8011974:	b110      	cbz	r0, 801197c <_printf_float+0x8c>
 8011976:	232d      	movs	r3, #45	; 0x2d
 8011978:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801197c:	4a93      	ldr	r2, [pc, #588]	; (8011bcc <_printf_float+0x2dc>)
 801197e:	4b94      	ldr	r3, [pc, #592]	; (8011bd0 <_printf_float+0x2e0>)
 8011980:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8011984:	bf94      	ite	ls
 8011986:	4690      	movls	r8, r2
 8011988:	4698      	movhi	r8, r3
 801198a:	2303      	movs	r3, #3
 801198c:	6123      	str	r3, [r4, #16]
 801198e:	9b05      	ldr	r3, [sp, #20]
 8011990:	f023 0304 	bic.w	r3, r3, #4
 8011994:	6023      	str	r3, [r4, #0]
 8011996:	f04f 0900 	mov.w	r9, #0
 801199a:	9700      	str	r7, [sp, #0]
 801199c:	4633      	mov	r3, r6
 801199e:	aa0b      	add	r2, sp, #44	; 0x2c
 80119a0:	4621      	mov	r1, r4
 80119a2:	4628      	mov	r0, r5
 80119a4:	f000 f9da 	bl	8011d5c <_printf_common>
 80119a8:	3001      	adds	r0, #1
 80119aa:	f040 8090 	bne.w	8011ace <_printf_float+0x1de>
 80119ae:	f04f 30ff 	mov.w	r0, #4294967295
 80119b2:	b00d      	add	sp, #52	; 0x34
 80119b4:	ecbd 8b02 	vpop	{d8}
 80119b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119bc:	4642      	mov	r2, r8
 80119be:	464b      	mov	r3, r9
 80119c0:	4640      	mov	r0, r8
 80119c2:	4649      	mov	r1, r9
 80119c4:	f7f6 ffea 	bl	800899c <__aeabi_dcmpun>
 80119c8:	b140      	cbz	r0, 80119dc <_printf_float+0xec>
 80119ca:	464b      	mov	r3, r9
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	bfbc      	itt	lt
 80119d0:	232d      	movlt	r3, #45	; 0x2d
 80119d2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80119d6:	4a7f      	ldr	r2, [pc, #508]	; (8011bd4 <_printf_float+0x2e4>)
 80119d8:	4b7f      	ldr	r3, [pc, #508]	; (8011bd8 <_printf_float+0x2e8>)
 80119da:	e7d1      	b.n	8011980 <_printf_float+0x90>
 80119dc:	6863      	ldr	r3, [r4, #4]
 80119de:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80119e2:	9206      	str	r2, [sp, #24]
 80119e4:	1c5a      	adds	r2, r3, #1
 80119e6:	d13f      	bne.n	8011a68 <_printf_float+0x178>
 80119e8:	2306      	movs	r3, #6
 80119ea:	6063      	str	r3, [r4, #4]
 80119ec:	9b05      	ldr	r3, [sp, #20]
 80119ee:	6861      	ldr	r1, [r4, #4]
 80119f0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80119f4:	2300      	movs	r3, #0
 80119f6:	9303      	str	r3, [sp, #12]
 80119f8:	ab0a      	add	r3, sp, #40	; 0x28
 80119fa:	e9cd b301 	strd	fp, r3, [sp, #4]
 80119fe:	ab09      	add	r3, sp, #36	; 0x24
 8011a00:	ec49 8b10 	vmov	d0, r8, r9
 8011a04:	9300      	str	r3, [sp, #0]
 8011a06:	6022      	str	r2, [r4, #0]
 8011a08:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011a0c:	4628      	mov	r0, r5
 8011a0e:	f7ff fecf 	bl	80117b0 <__cvt>
 8011a12:	9b06      	ldr	r3, [sp, #24]
 8011a14:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011a16:	2b47      	cmp	r3, #71	; 0x47
 8011a18:	4680      	mov	r8, r0
 8011a1a:	d108      	bne.n	8011a2e <_printf_float+0x13e>
 8011a1c:	1cc8      	adds	r0, r1, #3
 8011a1e:	db02      	blt.n	8011a26 <_printf_float+0x136>
 8011a20:	6863      	ldr	r3, [r4, #4]
 8011a22:	4299      	cmp	r1, r3
 8011a24:	dd41      	ble.n	8011aaa <_printf_float+0x1ba>
 8011a26:	f1ab 0302 	sub.w	r3, fp, #2
 8011a2a:	fa5f fb83 	uxtb.w	fp, r3
 8011a2e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011a32:	d820      	bhi.n	8011a76 <_printf_float+0x186>
 8011a34:	3901      	subs	r1, #1
 8011a36:	465a      	mov	r2, fp
 8011a38:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011a3c:	9109      	str	r1, [sp, #36]	; 0x24
 8011a3e:	f7ff ff19 	bl	8011874 <__exponent>
 8011a42:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011a44:	1813      	adds	r3, r2, r0
 8011a46:	2a01      	cmp	r2, #1
 8011a48:	4681      	mov	r9, r0
 8011a4a:	6123      	str	r3, [r4, #16]
 8011a4c:	dc02      	bgt.n	8011a54 <_printf_float+0x164>
 8011a4e:	6822      	ldr	r2, [r4, #0]
 8011a50:	07d2      	lsls	r2, r2, #31
 8011a52:	d501      	bpl.n	8011a58 <_printf_float+0x168>
 8011a54:	3301      	adds	r3, #1
 8011a56:	6123      	str	r3, [r4, #16]
 8011a58:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8011a5c:	2b00      	cmp	r3, #0
 8011a5e:	d09c      	beq.n	801199a <_printf_float+0xaa>
 8011a60:	232d      	movs	r3, #45	; 0x2d
 8011a62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011a66:	e798      	b.n	801199a <_printf_float+0xaa>
 8011a68:	9a06      	ldr	r2, [sp, #24]
 8011a6a:	2a47      	cmp	r2, #71	; 0x47
 8011a6c:	d1be      	bne.n	80119ec <_printf_float+0xfc>
 8011a6e:	2b00      	cmp	r3, #0
 8011a70:	d1bc      	bne.n	80119ec <_printf_float+0xfc>
 8011a72:	2301      	movs	r3, #1
 8011a74:	e7b9      	b.n	80119ea <_printf_float+0xfa>
 8011a76:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8011a7a:	d118      	bne.n	8011aae <_printf_float+0x1be>
 8011a7c:	2900      	cmp	r1, #0
 8011a7e:	6863      	ldr	r3, [r4, #4]
 8011a80:	dd0b      	ble.n	8011a9a <_printf_float+0x1aa>
 8011a82:	6121      	str	r1, [r4, #16]
 8011a84:	b913      	cbnz	r3, 8011a8c <_printf_float+0x19c>
 8011a86:	6822      	ldr	r2, [r4, #0]
 8011a88:	07d0      	lsls	r0, r2, #31
 8011a8a:	d502      	bpl.n	8011a92 <_printf_float+0x1a2>
 8011a8c:	3301      	adds	r3, #1
 8011a8e:	440b      	add	r3, r1
 8011a90:	6123      	str	r3, [r4, #16]
 8011a92:	65a1      	str	r1, [r4, #88]	; 0x58
 8011a94:	f04f 0900 	mov.w	r9, #0
 8011a98:	e7de      	b.n	8011a58 <_printf_float+0x168>
 8011a9a:	b913      	cbnz	r3, 8011aa2 <_printf_float+0x1b2>
 8011a9c:	6822      	ldr	r2, [r4, #0]
 8011a9e:	07d2      	lsls	r2, r2, #31
 8011aa0:	d501      	bpl.n	8011aa6 <_printf_float+0x1b6>
 8011aa2:	3302      	adds	r3, #2
 8011aa4:	e7f4      	b.n	8011a90 <_printf_float+0x1a0>
 8011aa6:	2301      	movs	r3, #1
 8011aa8:	e7f2      	b.n	8011a90 <_printf_float+0x1a0>
 8011aaa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8011aae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011ab0:	4299      	cmp	r1, r3
 8011ab2:	db05      	blt.n	8011ac0 <_printf_float+0x1d0>
 8011ab4:	6823      	ldr	r3, [r4, #0]
 8011ab6:	6121      	str	r1, [r4, #16]
 8011ab8:	07d8      	lsls	r0, r3, #31
 8011aba:	d5ea      	bpl.n	8011a92 <_printf_float+0x1a2>
 8011abc:	1c4b      	adds	r3, r1, #1
 8011abe:	e7e7      	b.n	8011a90 <_printf_float+0x1a0>
 8011ac0:	2900      	cmp	r1, #0
 8011ac2:	bfd4      	ite	le
 8011ac4:	f1c1 0202 	rsble	r2, r1, #2
 8011ac8:	2201      	movgt	r2, #1
 8011aca:	4413      	add	r3, r2
 8011acc:	e7e0      	b.n	8011a90 <_printf_float+0x1a0>
 8011ace:	6823      	ldr	r3, [r4, #0]
 8011ad0:	055a      	lsls	r2, r3, #21
 8011ad2:	d407      	bmi.n	8011ae4 <_printf_float+0x1f4>
 8011ad4:	6923      	ldr	r3, [r4, #16]
 8011ad6:	4642      	mov	r2, r8
 8011ad8:	4631      	mov	r1, r6
 8011ada:	4628      	mov	r0, r5
 8011adc:	47b8      	blx	r7
 8011ade:	3001      	adds	r0, #1
 8011ae0:	d12c      	bne.n	8011b3c <_printf_float+0x24c>
 8011ae2:	e764      	b.n	80119ae <_printf_float+0xbe>
 8011ae4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011ae8:	f240 80e0 	bls.w	8011cac <_printf_float+0x3bc>
 8011aec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011af0:	2200      	movs	r2, #0
 8011af2:	2300      	movs	r3, #0
 8011af4:	f7f6 ff20 	bl	8008938 <__aeabi_dcmpeq>
 8011af8:	2800      	cmp	r0, #0
 8011afa:	d034      	beq.n	8011b66 <_printf_float+0x276>
 8011afc:	4a37      	ldr	r2, [pc, #220]	; (8011bdc <_printf_float+0x2ec>)
 8011afe:	2301      	movs	r3, #1
 8011b00:	4631      	mov	r1, r6
 8011b02:	4628      	mov	r0, r5
 8011b04:	47b8      	blx	r7
 8011b06:	3001      	adds	r0, #1
 8011b08:	f43f af51 	beq.w	80119ae <_printf_float+0xbe>
 8011b0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011b10:	429a      	cmp	r2, r3
 8011b12:	db02      	blt.n	8011b1a <_printf_float+0x22a>
 8011b14:	6823      	ldr	r3, [r4, #0]
 8011b16:	07d8      	lsls	r0, r3, #31
 8011b18:	d510      	bpl.n	8011b3c <_printf_float+0x24c>
 8011b1a:	ee18 3a10 	vmov	r3, s16
 8011b1e:	4652      	mov	r2, sl
 8011b20:	4631      	mov	r1, r6
 8011b22:	4628      	mov	r0, r5
 8011b24:	47b8      	blx	r7
 8011b26:	3001      	adds	r0, #1
 8011b28:	f43f af41 	beq.w	80119ae <_printf_float+0xbe>
 8011b2c:	f04f 0800 	mov.w	r8, #0
 8011b30:	f104 091a 	add.w	r9, r4, #26
 8011b34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011b36:	3b01      	subs	r3, #1
 8011b38:	4543      	cmp	r3, r8
 8011b3a:	dc09      	bgt.n	8011b50 <_printf_float+0x260>
 8011b3c:	6823      	ldr	r3, [r4, #0]
 8011b3e:	079b      	lsls	r3, r3, #30
 8011b40:	f100 8107 	bmi.w	8011d52 <_printf_float+0x462>
 8011b44:	68e0      	ldr	r0, [r4, #12]
 8011b46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011b48:	4298      	cmp	r0, r3
 8011b4a:	bfb8      	it	lt
 8011b4c:	4618      	movlt	r0, r3
 8011b4e:	e730      	b.n	80119b2 <_printf_float+0xc2>
 8011b50:	2301      	movs	r3, #1
 8011b52:	464a      	mov	r2, r9
 8011b54:	4631      	mov	r1, r6
 8011b56:	4628      	mov	r0, r5
 8011b58:	47b8      	blx	r7
 8011b5a:	3001      	adds	r0, #1
 8011b5c:	f43f af27 	beq.w	80119ae <_printf_float+0xbe>
 8011b60:	f108 0801 	add.w	r8, r8, #1
 8011b64:	e7e6      	b.n	8011b34 <_printf_float+0x244>
 8011b66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011b68:	2b00      	cmp	r3, #0
 8011b6a:	dc39      	bgt.n	8011be0 <_printf_float+0x2f0>
 8011b6c:	4a1b      	ldr	r2, [pc, #108]	; (8011bdc <_printf_float+0x2ec>)
 8011b6e:	2301      	movs	r3, #1
 8011b70:	4631      	mov	r1, r6
 8011b72:	4628      	mov	r0, r5
 8011b74:	47b8      	blx	r7
 8011b76:	3001      	adds	r0, #1
 8011b78:	f43f af19 	beq.w	80119ae <_printf_float+0xbe>
 8011b7c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8011b80:	4313      	orrs	r3, r2
 8011b82:	d102      	bne.n	8011b8a <_printf_float+0x29a>
 8011b84:	6823      	ldr	r3, [r4, #0]
 8011b86:	07d9      	lsls	r1, r3, #31
 8011b88:	d5d8      	bpl.n	8011b3c <_printf_float+0x24c>
 8011b8a:	ee18 3a10 	vmov	r3, s16
 8011b8e:	4652      	mov	r2, sl
 8011b90:	4631      	mov	r1, r6
 8011b92:	4628      	mov	r0, r5
 8011b94:	47b8      	blx	r7
 8011b96:	3001      	adds	r0, #1
 8011b98:	f43f af09 	beq.w	80119ae <_printf_float+0xbe>
 8011b9c:	f04f 0900 	mov.w	r9, #0
 8011ba0:	f104 0a1a 	add.w	sl, r4, #26
 8011ba4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011ba6:	425b      	negs	r3, r3
 8011ba8:	454b      	cmp	r3, r9
 8011baa:	dc01      	bgt.n	8011bb0 <_printf_float+0x2c0>
 8011bac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011bae:	e792      	b.n	8011ad6 <_printf_float+0x1e6>
 8011bb0:	2301      	movs	r3, #1
 8011bb2:	4652      	mov	r2, sl
 8011bb4:	4631      	mov	r1, r6
 8011bb6:	4628      	mov	r0, r5
 8011bb8:	47b8      	blx	r7
 8011bba:	3001      	adds	r0, #1
 8011bbc:	f43f aef7 	beq.w	80119ae <_printf_float+0xbe>
 8011bc0:	f109 0901 	add.w	r9, r9, #1
 8011bc4:	e7ee      	b.n	8011ba4 <_printf_float+0x2b4>
 8011bc6:	bf00      	nop
 8011bc8:	7fefffff 	.word	0x7fefffff
 8011bcc:	08016eb8 	.word	0x08016eb8
 8011bd0:	08016ebc 	.word	0x08016ebc
 8011bd4:	08016ec0 	.word	0x08016ec0
 8011bd8:	08016ec4 	.word	0x08016ec4
 8011bdc:	08016ec8 	.word	0x08016ec8
 8011be0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011be2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011be4:	429a      	cmp	r2, r3
 8011be6:	bfa8      	it	ge
 8011be8:	461a      	movge	r2, r3
 8011bea:	2a00      	cmp	r2, #0
 8011bec:	4691      	mov	r9, r2
 8011bee:	dc37      	bgt.n	8011c60 <_printf_float+0x370>
 8011bf0:	f04f 0b00 	mov.w	fp, #0
 8011bf4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011bf8:	f104 021a 	add.w	r2, r4, #26
 8011bfc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011bfe:	9305      	str	r3, [sp, #20]
 8011c00:	eba3 0309 	sub.w	r3, r3, r9
 8011c04:	455b      	cmp	r3, fp
 8011c06:	dc33      	bgt.n	8011c70 <_printf_float+0x380>
 8011c08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011c0c:	429a      	cmp	r2, r3
 8011c0e:	db3b      	blt.n	8011c88 <_printf_float+0x398>
 8011c10:	6823      	ldr	r3, [r4, #0]
 8011c12:	07da      	lsls	r2, r3, #31
 8011c14:	d438      	bmi.n	8011c88 <_printf_float+0x398>
 8011c16:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8011c1a:	eba2 0903 	sub.w	r9, r2, r3
 8011c1e:	9b05      	ldr	r3, [sp, #20]
 8011c20:	1ad2      	subs	r2, r2, r3
 8011c22:	4591      	cmp	r9, r2
 8011c24:	bfa8      	it	ge
 8011c26:	4691      	movge	r9, r2
 8011c28:	f1b9 0f00 	cmp.w	r9, #0
 8011c2c:	dc35      	bgt.n	8011c9a <_printf_float+0x3aa>
 8011c2e:	f04f 0800 	mov.w	r8, #0
 8011c32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011c36:	f104 0a1a 	add.w	sl, r4, #26
 8011c3a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011c3e:	1a9b      	subs	r3, r3, r2
 8011c40:	eba3 0309 	sub.w	r3, r3, r9
 8011c44:	4543      	cmp	r3, r8
 8011c46:	f77f af79 	ble.w	8011b3c <_printf_float+0x24c>
 8011c4a:	2301      	movs	r3, #1
 8011c4c:	4652      	mov	r2, sl
 8011c4e:	4631      	mov	r1, r6
 8011c50:	4628      	mov	r0, r5
 8011c52:	47b8      	blx	r7
 8011c54:	3001      	adds	r0, #1
 8011c56:	f43f aeaa 	beq.w	80119ae <_printf_float+0xbe>
 8011c5a:	f108 0801 	add.w	r8, r8, #1
 8011c5e:	e7ec      	b.n	8011c3a <_printf_float+0x34a>
 8011c60:	4613      	mov	r3, r2
 8011c62:	4631      	mov	r1, r6
 8011c64:	4642      	mov	r2, r8
 8011c66:	4628      	mov	r0, r5
 8011c68:	47b8      	blx	r7
 8011c6a:	3001      	adds	r0, #1
 8011c6c:	d1c0      	bne.n	8011bf0 <_printf_float+0x300>
 8011c6e:	e69e      	b.n	80119ae <_printf_float+0xbe>
 8011c70:	2301      	movs	r3, #1
 8011c72:	4631      	mov	r1, r6
 8011c74:	4628      	mov	r0, r5
 8011c76:	9205      	str	r2, [sp, #20]
 8011c78:	47b8      	blx	r7
 8011c7a:	3001      	adds	r0, #1
 8011c7c:	f43f ae97 	beq.w	80119ae <_printf_float+0xbe>
 8011c80:	9a05      	ldr	r2, [sp, #20]
 8011c82:	f10b 0b01 	add.w	fp, fp, #1
 8011c86:	e7b9      	b.n	8011bfc <_printf_float+0x30c>
 8011c88:	ee18 3a10 	vmov	r3, s16
 8011c8c:	4652      	mov	r2, sl
 8011c8e:	4631      	mov	r1, r6
 8011c90:	4628      	mov	r0, r5
 8011c92:	47b8      	blx	r7
 8011c94:	3001      	adds	r0, #1
 8011c96:	d1be      	bne.n	8011c16 <_printf_float+0x326>
 8011c98:	e689      	b.n	80119ae <_printf_float+0xbe>
 8011c9a:	9a05      	ldr	r2, [sp, #20]
 8011c9c:	464b      	mov	r3, r9
 8011c9e:	4442      	add	r2, r8
 8011ca0:	4631      	mov	r1, r6
 8011ca2:	4628      	mov	r0, r5
 8011ca4:	47b8      	blx	r7
 8011ca6:	3001      	adds	r0, #1
 8011ca8:	d1c1      	bne.n	8011c2e <_printf_float+0x33e>
 8011caa:	e680      	b.n	80119ae <_printf_float+0xbe>
 8011cac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011cae:	2a01      	cmp	r2, #1
 8011cb0:	dc01      	bgt.n	8011cb6 <_printf_float+0x3c6>
 8011cb2:	07db      	lsls	r3, r3, #31
 8011cb4:	d53a      	bpl.n	8011d2c <_printf_float+0x43c>
 8011cb6:	2301      	movs	r3, #1
 8011cb8:	4642      	mov	r2, r8
=======
 80117fc:	ec47 6b10 	vmov	d0, r6, r7
 8011800:	4653      	mov	r3, sl
 8011802:	4622      	mov	r2, r4
 8011804:	f001 fb0c 	bl	8012e20 <_dtoa_r>
 8011808:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801180c:	4605      	mov	r5, r0
 801180e:	d119      	bne.n	8011844 <__cvt+0x94>
 8011810:	f019 0f01 	tst.w	r9, #1
 8011814:	d00e      	beq.n	8011834 <__cvt+0x84>
 8011816:	eb00 0904 	add.w	r9, r0, r4
 801181a:	2200      	movs	r2, #0
 801181c:	2300      	movs	r3, #0
 801181e:	4630      	mov	r0, r6
 8011820:	4639      	mov	r1, r7
 8011822:	f7f7 f889 	bl	8008938 <__aeabi_dcmpeq>
 8011826:	b108      	cbz	r0, 801182c <__cvt+0x7c>
 8011828:	f8cd 900c 	str.w	r9, [sp, #12]
 801182c:	2230      	movs	r2, #48	@ 0x30
 801182e:	9b03      	ldr	r3, [sp, #12]
 8011830:	454b      	cmp	r3, r9
 8011832:	d31e      	bcc.n	8011872 <__cvt+0xc2>
 8011834:	9b03      	ldr	r3, [sp, #12]
 8011836:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011838:	1b5b      	subs	r3, r3, r5
 801183a:	4628      	mov	r0, r5
 801183c:	6013      	str	r3, [r2, #0]
 801183e:	b004      	add	sp, #16
 8011840:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011844:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011848:	eb00 0904 	add.w	r9, r0, r4
 801184c:	d1e5      	bne.n	801181a <__cvt+0x6a>
 801184e:	7803      	ldrb	r3, [r0, #0]
 8011850:	2b30      	cmp	r3, #48	@ 0x30
 8011852:	d10a      	bne.n	801186a <__cvt+0xba>
 8011854:	2200      	movs	r2, #0
 8011856:	2300      	movs	r3, #0
 8011858:	4630      	mov	r0, r6
 801185a:	4639      	mov	r1, r7
 801185c:	f7f7 f86c 	bl	8008938 <__aeabi_dcmpeq>
 8011860:	b918      	cbnz	r0, 801186a <__cvt+0xba>
 8011862:	f1c4 0401 	rsb	r4, r4, #1
 8011866:	f8ca 4000 	str.w	r4, [sl]
 801186a:	f8da 3000 	ldr.w	r3, [sl]
 801186e:	4499      	add	r9, r3
 8011870:	e7d3      	b.n	801181a <__cvt+0x6a>
 8011872:	1c59      	adds	r1, r3, #1
 8011874:	9103      	str	r1, [sp, #12]
 8011876:	701a      	strb	r2, [r3, #0]
 8011878:	e7d9      	b.n	801182e <__cvt+0x7e>

0801187a <__exponent>:
 801187a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801187c:	2900      	cmp	r1, #0
 801187e:	bfba      	itte	lt
 8011880:	4249      	neglt	r1, r1
 8011882:	232d      	movlt	r3, #45	@ 0x2d
 8011884:	232b      	movge	r3, #43	@ 0x2b
 8011886:	2909      	cmp	r1, #9
 8011888:	7002      	strb	r2, [r0, #0]
 801188a:	7043      	strb	r3, [r0, #1]
 801188c:	dd29      	ble.n	80118e2 <__exponent+0x68>
 801188e:	f10d 0307 	add.w	r3, sp, #7
 8011892:	461d      	mov	r5, r3
 8011894:	270a      	movs	r7, #10
 8011896:	461a      	mov	r2, r3
 8011898:	fbb1 f6f7 	udiv	r6, r1, r7
 801189c:	fb07 1416 	mls	r4, r7, r6, r1
 80118a0:	3430      	adds	r4, #48	@ 0x30
 80118a2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80118a6:	460c      	mov	r4, r1
 80118a8:	2c63      	cmp	r4, #99	@ 0x63
 80118aa:	f103 33ff 	add.w	r3, r3, #4294967295
 80118ae:	4631      	mov	r1, r6
 80118b0:	dcf1      	bgt.n	8011896 <__exponent+0x1c>
 80118b2:	3130      	adds	r1, #48	@ 0x30
 80118b4:	1e94      	subs	r4, r2, #2
 80118b6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80118ba:	1c41      	adds	r1, r0, #1
 80118bc:	4623      	mov	r3, r4
 80118be:	42ab      	cmp	r3, r5
 80118c0:	d30a      	bcc.n	80118d8 <__exponent+0x5e>
 80118c2:	f10d 0309 	add.w	r3, sp, #9
 80118c6:	1a9b      	subs	r3, r3, r2
 80118c8:	42ac      	cmp	r4, r5
 80118ca:	bf88      	it	hi
 80118cc:	2300      	movhi	r3, #0
 80118ce:	3302      	adds	r3, #2
 80118d0:	4403      	add	r3, r0
 80118d2:	1a18      	subs	r0, r3, r0
 80118d4:	b003      	add	sp, #12
 80118d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80118d8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80118dc:	f801 6f01 	strb.w	r6, [r1, #1]!
 80118e0:	e7ed      	b.n	80118be <__exponent+0x44>
 80118e2:	2330      	movs	r3, #48	@ 0x30
 80118e4:	3130      	adds	r1, #48	@ 0x30
 80118e6:	7083      	strb	r3, [r0, #2]
 80118e8:	70c1      	strb	r1, [r0, #3]
 80118ea:	1d03      	adds	r3, r0, #4
 80118ec:	e7f1      	b.n	80118d2 <__exponent+0x58>
	...

080118f0 <_printf_float>:
 80118f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118f4:	b08d      	sub	sp, #52	@ 0x34
 80118f6:	460c      	mov	r4, r1
 80118f8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80118fc:	4616      	mov	r6, r2
 80118fe:	461f      	mov	r7, r3
 8011900:	4605      	mov	r5, r0
 8011902:	f001 f977 	bl	8012bf4 <_localeconv_r>
 8011906:	6803      	ldr	r3, [r0, #0]
 8011908:	9304      	str	r3, [sp, #16]
 801190a:	4618      	mov	r0, r3
 801190c:	f7f6 fbe8 	bl	80080e0 <strlen>
 8011910:	2300      	movs	r3, #0
 8011912:	930a      	str	r3, [sp, #40]	@ 0x28
 8011914:	f8d8 3000 	ldr.w	r3, [r8]
 8011918:	9005      	str	r0, [sp, #20]
 801191a:	3307      	adds	r3, #7
 801191c:	f023 0307 	bic.w	r3, r3, #7
 8011920:	f103 0208 	add.w	r2, r3, #8
 8011924:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011928:	f8d4 b000 	ldr.w	fp, [r4]
 801192c:	f8c8 2000 	str.w	r2, [r8]
 8011930:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011934:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011938:	9307      	str	r3, [sp, #28]
 801193a:	f8cd 8018 	str.w	r8, [sp, #24]
 801193e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8011942:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011946:	4b9c      	ldr	r3, [pc, #624]	@ (8011bb8 <_printf_float+0x2c8>)
 8011948:	f04f 32ff 	mov.w	r2, #4294967295
 801194c:	f7f7 f826 	bl	800899c <__aeabi_dcmpun>
 8011950:	bb70      	cbnz	r0, 80119b0 <_printf_float+0xc0>
 8011952:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011956:	4b98      	ldr	r3, [pc, #608]	@ (8011bb8 <_printf_float+0x2c8>)
 8011958:	f04f 32ff 	mov.w	r2, #4294967295
 801195c:	f7f7 f800 	bl	8008960 <__aeabi_dcmple>
 8011960:	bb30      	cbnz	r0, 80119b0 <_printf_float+0xc0>
 8011962:	2200      	movs	r2, #0
 8011964:	2300      	movs	r3, #0
 8011966:	4640      	mov	r0, r8
 8011968:	4649      	mov	r1, r9
 801196a:	f7f6 ffef 	bl	800894c <__aeabi_dcmplt>
 801196e:	b110      	cbz	r0, 8011976 <_printf_float+0x86>
 8011970:	232d      	movs	r3, #45	@ 0x2d
 8011972:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011976:	4a91      	ldr	r2, [pc, #580]	@ (8011bbc <_printf_float+0x2cc>)
 8011978:	4b91      	ldr	r3, [pc, #580]	@ (8011bc0 <_printf_float+0x2d0>)
 801197a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801197e:	bf94      	ite	ls
 8011980:	4690      	movls	r8, r2
 8011982:	4698      	movhi	r8, r3
 8011984:	2303      	movs	r3, #3
 8011986:	6123      	str	r3, [r4, #16]
 8011988:	f02b 0304 	bic.w	r3, fp, #4
 801198c:	6023      	str	r3, [r4, #0]
 801198e:	f04f 0900 	mov.w	r9, #0
 8011992:	9700      	str	r7, [sp, #0]
 8011994:	4633      	mov	r3, r6
 8011996:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011998:	4621      	mov	r1, r4
 801199a:	4628      	mov	r0, r5
 801199c:	f000 f9d2 	bl	8011d44 <_printf_common>
 80119a0:	3001      	adds	r0, #1
 80119a2:	f040 808d 	bne.w	8011ac0 <_printf_float+0x1d0>
 80119a6:	f04f 30ff 	mov.w	r0, #4294967295
 80119aa:	b00d      	add	sp, #52	@ 0x34
 80119ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119b0:	4642      	mov	r2, r8
 80119b2:	464b      	mov	r3, r9
 80119b4:	4640      	mov	r0, r8
 80119b6:	4649      	mov	r1, r9
 80119b8:	f7f6 fff0 	bl	800899c <__aeabi_dcmpun>
 80119bc:	b140      	cbz	r0, 80119d0 <_printf_float+0xe0>
 80119be:	464b      	mov	r3, r9
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	bfbc      	itt	lt
 80119c4:	232d      	movlt	r3, #45	@ 0x2d
 80119c6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80119ca:	4a7e      	ldr	r2, [pc, #504]	@ (8011bc4 <_printf_float+0x2d4>)
 80119cc:	4b7e      	ldr	r3, [pc, #504]	@ (8011bc8 <_printf_float+0x2d8>)
 80119ce:	e7d4      	b.n	801197a <_printf_float+0x8a>
 80119d0:	6863      	ldr	r3, [r4, #4]
 80119d2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80119d6:	9206      	str	r2, [sp, #24]
 80119d8:	1c5a      	adds	r2, r3, #1
 80119da:	d13b      	bne.n	8011a54 <_printf_float+0x164>
 80119dc:	2306      	movs	r3, #6
 80119de:	6063      	str	r3, [r4, #4]
 80119e0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80119e4:	2300      	movs	r3, #0
 80119e6:	6022      	str	r2, [r4, #0]
 80119e8:	9303      	str	r3, [sp, #12]
 80119ea:	ab0a      	add	r3, sp, #40	@ 0x28
 80119ec:	e9cd a301 	strd	sl, r3, [sp, #4]
 80119f0:	ab09      	add	r3, sp, #36	@ 0x24
 80119f2:	9300      	str	r3, [sp, #0]
 80119f4:	6861      	ldr	r1, [r4, #4]
 80119f6:	ec49 8b10 	vmov	d0, r8, r9
 80119fa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80119fe:	4628      	mov	r0, r5
 8011a00:	f7ff fed6 	bl	80117b0 <__cvt>
 8011a04:	9b06      	ldr	r3, [sp, #24]
 8011a06:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011a08:	2b47      	cmp	r3, #71	@ 0x47
 8011a0a:	4680      	mov	r8, r0
 8011a0c:	d129      	bne.n	8011a62 <_printf_float+0x172>
 8011a0e:	1cc8      	adds	r0, r1, #3
 8011a10:	db02      	blt.n	8011a18 <_printf_float+0x128>
 8011a12:	6863      	ldr	r3, [r4, #4]
 8011a14:	4299      	cmp	r1, r3
 8011a16:	dd41      	ble.n	8011a9c <_printf_float+0x1ac>
 8011a18:	f1aa 0a02 	sub.w	sl, sl, #2
 8011a1c:	fa5f fa8a 	uxtb.w	sl, sl
 8011a20:	3901      	subs	r1, #1
 8011a22:	4652      	mov	r2, sl
 8011a24:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011a28:	9109      	str	r1, [sp, #36]	@ 0x24
 8011a2a:	f7ff ff26 	bl	801187a <__exponent>
 8011a2e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011a30:	1813      	adds	r3, r2, r0
 8011a32:	2a01      	cmp	r2, #1
 8011a34:	4681      	mov	r9, r0
 8011a36:	6123      	str	r3, [r4, #16]
 8011a38:	dc02      	bgt.n	8011a40 <_printf_float+0x150>
 8011a3a:	6822      	ldr	r2, [r4, #0]
 8011a3c:	07d2      	lsls	r2, r2, #31
 8011a3e:	d501      	bpl.n	8011a44 <_printf_float+0x154>
 8011a40:	3301      	adds	r3, #1
 8011a42:	6123      	str	r3, [r4, #16]
 8011a44:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	d0a2      	beq.n	8011992 <_printf_float+0xa2>
 8011a4c:	232d      	movs	r3, #45	@ 0x2d
 8011a4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011a52:	e79e      	b.n	8011992 <_printf_float+0xa2>
 8011a54:	9a06      	ldr	r2, [sp, #24]
 8011a56:	2a47      	cmp	r2, #71	@ 0x47
 8011a58:	d1c2      	bne.n	80119e0 <_printf_float+0xf0>
 8011a5a:	2b00      	cmp	r3, #0
 8011a5c:	d1c0      	bne.n	80119e0 <_printf_float+0xf0>
 8011a5e:	2301      	movs	r3, #1
 8011a60:	e7bd      	b.n	80119de <_printf_float+0xee>
 8011a62:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011a66:	d9db      	bls.n	8011a20 <_printf_float+0x130>
 8011a68:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8011a6c:	d118      	bne.n	8011aa0 <_printf_float+0x1b0>
 8011a6e:	2900      	cmp	r1, #0
 8011a70:	6863      	ldr	r3, [r4, #4]
 8011a72:	dd0b      	ble.n	8011a8c <_printf_float+0x19c>
 8011a74:	6121      	str	r1, [r4, #16]
 8011a76:	b913      	cbnz	r3, 8011a7e <_printf_float+0x18e>
 8011a78:	6822      	ldr	r2, [r4, #0]
 8011a7a:	07d0      	lsls	r0, r2, #31
 8011a7c:	d502      	bpl.n	8011a84 <_printf_float+0x194>
 8011a7e:	3301      	adds	r3, #1
 8011a80:	440b      	add	r3, r1
 8011a82:	6123      	str	r3, [r4, #16]
 8011a84:	65a1      	str	r1, [r4, #88]	@ 0x58
 8011a86:	f04f 0900 	mov.w	r9, #0
 8011a8a:	e7db      	b.n	8011a44 <_printf_float+0x154>
 8011a8c:	b913      	cbnz	r3, 8011a94 <_printf_float+0x1a4>
 8011a8e:	6822      	ldr	r2, [r4, #0]
 8011a90:	07d2      	lsls	r2, r2, #31
 8011a92:	d501      	bpl.n	8011a98 <_printf_float+0x1a8>
 8011a94:	3302      	adds	r3, #2
 8011a96:	e7f4      	b.n	8011a82 <_printf_float+0x192>
 8011a98:	2301      	movs	r3, #1
 8011a9a:	e7f2      	b.n	8011a82 <_printf_float+0x192>
 8011a9c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011aa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011aa2:	4299      	cmp	r1, r3
 8011aa4:	db05      	blt.n	8011ab2 <_printf_float+0x1c2>
 8011aa6:	6823      	ldr	r3, [r4, #0]
 8011aa8:	6121      	str	r1, [r4, #16]
 8011aaa:	07d8      	lsls	r0, r3, #31
 8011aac:	d5ea      	bpl.n	8011a84 <_printf_float+0x194>
 8011aae:	1c4b      	adds	r3, r1, #1
 8011ab0:	e7e7      	b.n	8011a82 <_printf_float+0x192>
 8011ab2:	2900      	cmp	r1, #0
 8011ab4:	bfd4      	ite	le
 8011ab6:	f1c1 0202 	rsble	r2, r1, #2
 8011aba:	2201      	movgt	r2, #1
 8011abc:	4413      	add	r3, r2
 8011abe:	e7e0      	b.n	8011a82 <_printf_float+0x192>
 8011ac0:	6823      	ldr	r3, [r4, #0]
 8011ac2:	055a      	lsls	r2, r3, #21
 8011ac4:	d407      	bmi.n	8011ad6 <_printf_float+0x1e6>
 8011ac6:	6923      	ldr	r3, [r4, #16]
 8011ac8:	4642      	mov	r2, r8
 8011aca:	4631      	mov	r1, r6
 8011acc:	4628      	mov	r0, r5
 8011ace:	47b8      	blx	r7
 8011ad0:	3001      	adds	r0, #1
 8011ad2:	d12b      	bne.n	8011b2c <_printf_float+0x23c>
 8011ad4:	e767      	b.n	80119a6 <_printf_float+0xb6>
 8011ad6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011ada:	f240 80dd 	bls.w	8011c98 <_printf_float+0x3a8>
 8011ade:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011ae2:	2200      	movs	r2, #0
 8011ae4:	2300      	movs	r3, #0
 8011ae6:	f7f6 ff27 	bl	8008938 <__aeabi_dcmpeq>
 8011aea:	2800      	cmp	r0, #0
 8011aec:	d033      	beq.n	8011b56 <_printf_float+0x266>
 8011aee:	4a37      	ldr	r2, [pc, #220]	@ (8011bcc <_printf_float+0x2dc>)
 8011af0:	2301      	movs	r3, #1
 8011af2:	4631      	mov	r1, r6
 8011af4:	4628      	mov	r0, r5
 8011af6:	47b8      	blx	r7
 8011af8:	3001      	adds	r0, #1
 8011afa:	f43f af54 	beq.w	80119a6 <_printf_float+0xb6>
 8011afe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8011b02:	4543      	cmp	r3, r8
 8011b04:	db02      	blt.n	8011b0c <_printf_float+0x21c>
 8011b06:	6823      	ldr	r3, [r4, #0]
 8011b08:	07d8      	lsls	r0, r3, #31
 8011b0a:	d50f      	bpl.n	8011b2c <_printf_float+0x23c>
 8011b0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011b10:	4631      	mov	r1, r6
 8011b12:	4628      	mov	r0, r5
 8011b14:	47b8      	blx	r7
 8011b16:	3001      	adds	r0, #1
 8011b18:	f43f af45 	beq.w	80119a6 <_printf_float+0xb6>
 8011b1c:	f04f 0900 	mov.w	r9, #0
 8011b20:	f108 38ff 	add.w	r8, r8, #4294967295
 8011b24:	f104 0a1a 	add.w	sl, r4, #26
 8011b28:	45c8      	cmp	r8, r9
 8011b2a:	dc09      	bgt.n	8011b40 <_printf_float+0x250>
 8011b2c:	6823      	ldr	r3, [r4, #0]
 8011b2e:	079b      	lsls	r3, r3, #30
 8011b30:	f100 8103 	bmi.w	8011d3a <_printf_float+0x44a>
 8011b34:	68e0      	ldr	r0, [r4, #12]
 8011b36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011b38:	4298      	cmp	r0, r3
 8011b3a:	bfb8      	it	lt
 8011b3c:	4618      	movlt	r0, r3
 8011b3e:	e734      	b.n	80119aa <_printf_float+0xba>
 8011b40:	2301      	movs	r3, #1
 8011b42:	4652      	mov	r2, sl
 8011b44:	4631      	mov	r1, r6
 8011b46:	4628      	mov	r0, r5
 8011b48:	47b8      	blx	r7
 8011b4a:	3001      	adds	r0, #1
 8011b4c:	f43f af2b 	beq.w	80119a6 <_printf_float+0xb6>
 8011b50:	f109 0901 	add.w	r9, r9, #1
 8011b54:	e7e8      	b.n	8011b28 <_printf_float+0x238>
 8011b56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b58:	2b00      	cmp	r3, #0
 8011b5a:	dc39      	bgt.n	8011bd0 <_printf_float+0x2e0>
 8011b5c:	4a1b      	ldr	r2, [pc, #108]	@ (8011bcc <_printf_float+0x2dc>)
 8011b5e:	2301      	movs	r3, #1
 8011b60:	4631      	mov	r1, r6
 8011b62:	4628      	mov	r0, r5
 8011b64:	47b8      	blx	r7
 8011b66:	3001      	adds	r0, #1
 8011b68:	f43f af1d 	beq.w	80119a6 <_printf_float+0xb6>
 8011b6c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011b70:	ea59 0303 	orrs.w	r3, r9, r3
 8011b74:	d102      	bne.n	8011b7c <_printf_float+0x28c>
 8011b76:	6823      	ldr	r3, [r4, #0]
 8011b78:	07d9      	lsls	r1, r3, #31
 8011b7a:	d5d7      	bpl.n	8011b2c <_printf_float+0x23c>
 8011b7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011b80:	4631      	mov	r1, r6
 8011b82:	4628      	mov	r0, r5
 8011b84:	47b8      	blx	r7
 8011b86:	3001      	adds	r0, #1
 8011b88:	f43f af0d 	beq.w	80119a6 <_printf_float+0xb6>
 8011b8c:	f04f 0a00 	mov.w	sl, #0
 8011b90:	f104 0b1a 	add.w	fp, r4, #26
 8011b94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b96:	425b      	negs	r3, r3
 8011b98:	4553      	cmp	r3, sl
 8011b9a:	dc01      	bgt.n	8011ba0 <_printf_float+0x2b0>
 8011b9c:	464b      	mov	r3, r9
 8011b9e:	e793      	b.n	8011ac8 <_printf_float+0x1d8>
 8011ba0:	2301      	movs	r3, #1
 8011ba2:	465a      	mov	r2, fp
 8011ba4:	4631      	mov	r1, r6
 8011ba6:	4628      	mov	r0, r5
 8011ba8:	47b8      	blx	r7
 8011baa:	3001      	adds	r0, #1
 8011bac:	f43f aefb 	beq.w	80119a6 <_printf_float+0xb6>
 8011bb0:	f10a 0a01 	add.w	sl, sl, #1
 8011bb4:	e7ee      	b.n	8011b94 <_printf_float+0x2a4>
 8011bb6:	bf00      	nop
 8011bb8:	7fefffff 	.word	0x7fefffff
 8011bbc:	08016df0 	.word	0x08016df0
 8011bc0:	08016df4 	.word	0x08016df4
 8011bc4:	08016df8 	.word	0x08016df8
 8011bc8:	08016dfc 	.word	0x08016dfc
 8011bcc:	08016e00 	.word	0x08016e00
 8011bd0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011bd2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011bd6:	4553      	cmp	r3, sl
 8011bd8:	bfa8      	it	ge
 8011bda:	4653      	movge	r3, sl
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	4699      	mov	r9, r3
 8011be0:	dc36      	bgt.n	8011c50 <_printf_float+0x360>
 8011be2:	f04f 0b00 	mov.w	fp, #0
 8011be6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011bea:	f104 021a 	add.w	r2, r4, #26
 8011bee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011bf0:	9306      	str	r3, [sp, #24]
 8011bf2:	eba3 0309 	sub.w	r3, r3, r9
 8011bf6:	455b      	cmp	r3, fp
 8011bf8:	dc31      	bgt.n	8011c5e <_printf_float+0x36e>
 8011bfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011bfc:	459a      	cmp	sl, r3
 8011bfe:	dc3a      	bgt.n	8011c76 <_printf_float+0x386>
 8011c00:	6823      	ldr	r3, [r4, #0]
 8011c02:	07da      	lsls	r2, r3, #31
 8011c04:	d437      	bmi.n	8011c76 <_printf_float+0x386>
 8011c06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c08:	ebaa 0903 	sub.w	r9, sl, r3
 8011c0c:	9b06      	ldr	r3, [sp, #24]
 8011c0e:	ebaa 0303 	sub.w	r3, sl, r3
 8011c12:	4599      	cmp	r9, r3
 8011c14:	bfa8      	it	ge
 8011c16:	4699      	movge	r9, r3
 8011c18:	f1b9 0f00 	cmp.w	r9, #0
 8011c1c:	dc33      	bgt.n	8011c86 <_printf_float+0x396>
 8011c1e:	f04f 0800 	mov.w	r8, #0
 8011c22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011c26:	f104 0b1a 	add.w	fp, r4, #26
 8011c2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c2c:	ebaa 0303 	sub.w	r3, sl, r3
 8011c30:	eba3 0309 	sub.w	r3, r3, r9
 8011c34:	4543      	cmp	r3, r8
 8011c36:	f77f af79 	ble.w	8011b2c <_printf_float+0x23c>
 8011c3a:	2301      	movs	r3, #1
 8011c3c:	465a      	mov	r2, fp
 8011c3e:	4631      	mov	r1, r6
 8011c40:	4628      	mov	r0, r5
 8011c42:	47b8      	blx	r7
 8011c44:	3001      	adds	r0, #1
 8011c46:	f43f aeae 	beq.w	80119a6 <_printf_float+0xb6>
 8011c4a:	f108 0801 	add.w	r8, r8, #1
 8011c4e:	e7ec      	b.n	8011c2a <_printf_float+0x33a>
 8011c50:	4642      	mov	r2, r8
 8011c52:	4631      	mov	r1, r6
 8011c54:	4628      	mov	r0, r5
 8011c56:	47b8      	blx	r7
 8011c58:	3001      	adds	r0, #1
 8011c5a:	d1c2      	bne.n	8011be2 <_printf_float+0x2f2>
 8011c5c:	e6a3      	b.n	80119a6 <_printf_float+0xb6>
 8011c5e:	2301      	movs	r3, #1
 8011c60:	4631      	mov	r1, r6
 8011c62:	4628      	mov	r0, r5
 8011c64:	9206      	str	r2, [sp, #24]
 8011c66:	47b8      	blx	r7
 8011c68:	3001      	adds	r0, #1
 8011c6a:	f43f ae9c 	beq.w	80119a6 <_printf_float+0xb6>
 8011c6e:	9a06      	ldr	r2, [sp, #24]
 8011c70:	f10b 0b01 	add.w	fp, fp, #1
 8011c74:	e7bb      	b.n	8011bee <_printf_float+0x2fe>
 8011c76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011c7a:	4631      	mov	r1, r6
 8011c7c:	4628      	mov	r0, r5
 8011c7e:	47b8      	blx	r7
 8011c80:	3001      	adds	r0, #1
 8011c82:	d1c0      	bne.n	8011c06 <_printf_float+0x316>
 8011c84:	e68f      	b.n	80119a6 <_printf_float+0xb6>
 8011c86:	9a06      	ldr	r2, [sp, #24]
 8011c88:	464b      	mov	r3, r9
 8011c8a:	4442      	add	r2, r8
 8011c8c:	4631      	mov	r1, r6
 8011c8e:	4628      	mov	r0, r5
 8011c90:	47b8      	blx	r7
 8011c92:	3001      	adds	r0, #1
 8011c94:	d1c3      	bne.n	8011c1e <_printf_float+0x32e>
 8011c96:	e686      	b.n	80119a6 <_printf_float+0xb6>
 8011c98:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011c9c:	f1ba 0f01 	cmp.w	sl, #1
 8011ca0:	dc01      	bgt.n	8011ca6 <_printf_float+0x3b6>
 8011ca2:	07db      	lsls	r3, r3, #31
 8011ca4:	d536      	bpl.n	8011d14 <_printf_float+0x424>
 8011ca6:	2301      	movs	r3, #1
 8011ca8:	4642      	mov	r2, r8
 8011caa:	4631      	mov	r1, r6
 8011cac:	4628      	mov	r0, r5
 8011cae:	47b8      	blx	r7
 8011cb0:	3001      	adds	r0, #1
 8011cb2:	f43f ae78 	beq.w	80119a6 <_printf_float+0xb6>
 8011cb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
 8011cba:	4631      	mov	r1, r6
 8011cbc:	4628      	mov	r0, r5
 8011cbe:	47b8      	blx	r7
 8011cc0:	3001      	adds	r0, #1
<<<<<<< HEAD
 8011cc2:	f43f ae74 	beq.w	80119ae <_printf_float+0xbe>
 8011cc6:	ee18 3a10 	vmov	r3, s16
 8011cca:	4652      	mov	r2, sl
 8011ccc:	4631      	mov	r1, r6
 8011cce:	4628      	mov	r0, r5
 8011cd0:	47b8      	blx	r7
 8011cd2:	3001      	adds	r0, #1
 8011cd4:	f43f ae6b 	beq.w	80119ae <_printf_float+0xbe>
 8011cd8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011cdc:	2200      	movs	r2, #0
 8011cde:	2300      	movs	r3, #0
 8011ce0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8011ce4:	f7f6 fe28 	bl	8008938 <__aeabi_dcmpeq>
 8011ce8:	b9d8      	cbnz	r0, 8011d22 <_printf_float+0x432>
 8011cea:	f10a 33ff 	add.w	r3, sl, #4294967295
 8011cee:	f108 0201 	add.w	r2, r8, #1
 8011cf2:	4631      	mov	r1, r6
 8011cf4:	4628      	mov	r0, r5
 8011cf6:	47b8      	blx	r7
 8011cf8:	3001      	adds	r0, #1
 8011cfa:	d10e      	bne.n	8011d1a <_printf_float+0x42a>
 8011cfc:	e657      	b.n	80119ae <_printf_float+0xbe>
 8011cfe:	2301      	movs	r3, #1
 8011d00:	4652      	mov	r2, sl
 8011d02:	4631      	mov	r1, r6
 8011d04:	4628      	mov	r0, r5
 8011d06:	47b8      	blx	r7
 8011d08:	3001      	adds	r0, #1
 8011d0a:	f43f ae50 	beq.w	80119ae <_printf_float+0xbe>
 8011d0e:	f108 0801 	add.w	r8, r8, #1
 8011d12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011d14:	3b01      	subs	r3, #1
 8011d16:	4543      	cmp	r3, r8
 8011d18:	dcf1      	bgt.n	8011cfe <_printf_float+0x40e>
 8011d1a:	464b      	mov	r3, r9
 8011d1c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011d20:	e6da      	b.n	8011ad8 <_printf_float+0x1e8>
 8011d22:	f04f 0800 	mov.w	r8, #0
 8011d26:	f104 0a1a 	add.w	sl, r4, #26
 8011d2a:	e7f2      	b.n	8011d12 <_printf_float+0x422>
 8011d2c:	2301      	movs	r3, #1
 8011d2e:	4642      	mov	r2, r8
 8011d30:	e7df      	b.n	8011cf2 <_printf_float+0x402>
 8011d32:	2301      	movs	r3, #1
 8011d34:	464a      	mov	r2, r9
 8011d36:	4631      	mov	r1, r6
 8011d38:	4628      	mov	r0, r5
 8011d3a:	47b8      	blx	r7
 8011d3c:	3001      	adds	r0, #1
 8011d3e:	f43f ae36 	beq.w	80119ae <_printf_float+0xbe>
 8011d42:	f108 0801 	add.w	r8, r8, #1
 8011d46:	68e3      	ldr	r3, [r4, #12]
 8011d48:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011d4a:	1a5b      	subs	r3, r3, r1
 8011d4c:	4543      	cmp	r3, r8
 8011d4e:	dcf0      	bgt.n	8011d32 <_printf_float+0x442>
 8011d50:	e6f8      	b.n	8011b44 <_printf_float+0x254>
 8011d52:	f04f 0800 	mov.w	r8, #0
 8011d56:	f104 0919 	add.w	r9, r4, #25
 8011d5a:	e7f4      	b.n	8011d46 <_printf_float+0x456>

08011d5c <_printf_common>:
 8011d5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011d60:	4616      	mov	r6, r2
 8011d62:	4699      	mov	r9, r3
 8011d64:	688a      	ldr	r2, [r1, #8]
 8011d66:	690b      	ldr	r3, [r1, #16]
 8011d68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011d6c:	4293      	cmp	r3, r2
 8011d6e:	bfb8      	it	lt
 8011d70:	4613      	movlt	r3, r2
 8011d72:	6033      	str	r3, [r6, #0]
 8011d74:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011d78:	4607      	mov	r7, r0
 8011d7a:	460c      	mov	r4, r1
 8011d7c:	b10a      	cbz	r2, 8011d82 <_printf_common+0x26>
 8011d7e:	3301      	adds	r3, #1
 8011d80:	6033      	str	r3, [r6, #0]
 8011d82:	6823      	ldr	r3, [r4, #0]
 8011d84:	0699      	lsls	r1, r3, #26
 8011d86:	bf42      	ittt	mi
 8011d88:	6833      	ldrmi	r3, [r6, #0]
 8011d8a:	3302      	addmi	r3, #2
 8011d8c:	6033      	strmi	r3, [r6, #0]
 8011d8e:	6825      	ldr	r5, [r4, #0]
 8011d90:	f015 0506 	ands.w	r5, r5, #6
 8011d94:	d106      	bne.n	8011da4 <_printf_common+0x48>
 8011d96:	f104 0a19 	add.w	sl, r4, #25
 8011d9a:	68e3      	ldr	r3, [r4, #12]
 8011d9c:	6832      	ldr	r2, [r6, #0]
 8011d9e:	1a9b      	subs	r3, r3, r2
 8011da0:	42ab      	cmp	r3, r5
 8011da2:	dc26      	bgt.n	8011df2 <_printf_common+0x96>
 8011da4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011da8:	1e13      	subs	r3, r2, #0
 8011daa:	6822      	ldr	r2, [r4, #0]
 8011dac:	bf18      	it	ne
 8011dae:	2301      	movne	r3, #1
 8011db0:	0692      	lsls	r2, r2, #26
 8011db2:	d42b      	bmi.n	8011e0c <_printf_common+0xb0>
 8011db4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011db8:	4649      	mov	r1, r9
 8011dba:	4638      	mov	r0, r7
 8011dbc:	47c0      	blx	r8
 8011dbe:	3001      	adds	r0, #1
 8011dc0:	d01e      	beq.n	8011e00 <_printf_common+0xa4>
 8011dc2:	6823      	ldr	r3, [r4, #0]
 8011dc4:	6922      	ldr	r2, [r4, #16]
 8011dc6:	f003 0306 	and.w	r3, r3, #6
 8011dca:	2b04      	cmp	r3, #4
 8011dcc:	bf02      	ittt	eq
 8011dce:	68e5      	ldreq	r5, [r4, #12]
 8011dd0:	6833      	ldreq	r3, [r6, #0]
 8011dd2:	1aed      	subeq	r5, r5, r3
 8011dd4:	68a3      	ldr	r3, [r4, #8]
 8011dd6:	bf0c      	ite	eq
 8011dd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011ddc:	2500      	movne	r5, #0
 8011dde:	4293      	cmp	r3, r2
 8011de0:	bfc4      	itt	gt
 8011de2:	1a9b      	subgt	r3, r3, r2
 8011de4:	18ed      	addgt	r5, r5, r3
 8011de6:	2600      	movs	r6, #0
 8011de8:	341a      	adds	r4, #26
 8011dea:	42b5      	cmp	r5, r6
 8011dec:	d11a      	bne.n	8011e24 <_printf_common+0xc8>
 8011dee:	2000      	movs	r0, #0
 8011df0:	e008      	b.n	8011e04 <_printf_common+0xa8>
 8011df2:	2301      	movs	r3, #1
 8011df4:	4652      	mov	r2, sl
 8011df6:	4649      	mov	r1, r9
 8011df8:	4638      	mov	r0, r7
 8011dfa:	47c0      	blx	r8
 8011dfc:	3001      	adds	r0, #1
 8011dfe:	d103      	bne.n	8011e08 <_printf_common+0xac>
 8011e00:	f04f 30ff 	mov.w	r0, #4294967295
 8011e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011e08:	3501      	adds	r5, #1
 8011e0a:	e7c6      	b.n	8011d9a <_printf_common+0x3e>
 8011e0c:	18e1      	adds	r1, r4, r3
 8011e0e:	1c5a      	adds	r2, r3, #1
 8011e10:	2030      	movs	r0, #48	; 0x30
 8011e12:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011e16:	4422      	add	r2, r4
 8011e18:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011e1c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011e20:	3302      	adds	r3, #2
 8011e22:	e7c7      	b.n	8011db4 <_printf_common+0x58>
 8011e24:	2301      	movs	r3, #1
 8011e26:	4622      	mov	r2, r4
 8011e28:	4649      	mov	r1, r9
 8011e2a:	4638      	mov	r0, r7
 8011e2c:	47c0      	blx	r8
 8011e2e:	3001      	adds	r0, #1
 8011e30:	d0e6      	beq.n	8011e00 <_printf_common+0xa4>
 8011e32:	3601      	adds	r6, #1
 8011e34:	e7d9      	b.n	8011dea <_printf_common+0x8e>
	...

08011e38 <_printf_i>:
 8011e38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011e3c:	7e0f      	ldrb	r7, [r1, #24]
 8011e3e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011e40:	2f78      	cmp	r7, #120	; 0x78
 8011e42:	4691      	mov	r9, r2
 8011e44:	4680      	mov	r8, r0
 8011e46:	460c      	mov	r4, r1
 8011e48:	469a      	mov	sl, r3
 8011e4a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011e4e:	d807      	bhi.n	8011e60 <_printf_i+0x28>
 8011e50:	2f62      	cmp	r7, #98	; 0x62
 8011e52:	d80a      	bhi.n	8011e6a <_printf_i+0x32>
 8011e54:	2f00      	cmp	r7, #0
 8011e56:	f000 80d4 	beq.w	8012002 <_printf_i+0x1ca>
 8011e5a:	2f58      	cmp	r7, #88	; 0x58
 8011e5c:	f000 80c0 	beq.w	8011fe0 <_printf_i+0x1a8>
 8011e60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011e64:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011e68:	e03a      	b.n	8011ee0 <_printf_i+0xa8>
 8011e6a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011e6e:	2b15      	cmp	r3, #21
 8011e70:	d8f6      	bhi.n	8011e60 <_printf_i+0x28>
 8011e72:	a101      	add	r1, pc, #4	; (adr r1, 8011e78 <_printf_i+0x40>)
 8011e74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011e78:	08011ed1 	.word	0x08011ed1
 8011e7c:	08011ee5 	.word	0x08011ee5
 8011e80:	08011e61 	.word	0x08011e61
 8011e84:	08011e61 	.word	0x08011e61
 8011e88:	08011e61 	.word	0x08011e61
 8011e8c:	08011e61 	.word	0x08011e61
 8011e90:	08011ee5 	.word	0x08011ee5
 8011e94:	08011e61 	.word	0x08011e61
 8011e98:	08011e61 	.word	0x08011e61
 8011e9c:	08011e61 	.word	0x08011e61
 8011ea0:	08011e61 	.word	0x08011e61
 8011ea4:	08011fe9 	.word	0x08011fe9
 8011ea8:	08011f11 	.word	0x08011f11
 8011eac:	08011fa3 	.word	0x08011fa3
 8011eb0:	08011e61 	.word	0x08011e61
 8011eb4:	08011e61 	.word	0x08011e61
 8011eb8:	0801200b 	.word	0x0801200b
 8011ebc:	08011e61 	.word	0x08011e61
 8011ec0:	08011f11 	.word	0x08011f11
 8011ec4:	08011e61 	.word	0x08011e61
 8011ec8:	08011e61 	.word	0x08011e61
 8011ecc:	08011fab 	.word	0x08011fab
 8011ed0:	682b      	ldr	r3, [r5, #0]
 8011ed2:	1d1a      	adds	r2, r3, #4
 8011ed4:	681b      	ldr	r3, [r3, #0]
 8011ed6:	602a      	str	r2, [r5, #0]
 8011ed8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011edc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011ee0:	2301      	movs	r3, #1
 8011ee2:	e09f      	b.n	8012024 <_printf_i+0x1ec>
 8011ee4:	6820      	ldr	r0, [r4, #0]
 8011ee6:	682b      	ldr	r3, [r5, #0]
 8011ee8:	0607      	lsls	r7, r0, #24
 8011eea:	f103 0104 	add.w	r1, r3, #4
 8011eee:	6029      	str	r1, [r5, #0]
 8011ef0:	d501      	bpl.n	8011ef6 <_printf_i+0xbe>
 8011ef2:	681e      	ldr	r6, [r3, #0]
 8011ef4:	e003      	b.n	8011efe <_printf_i+0xc6>
 8011ef6:	0646      	lsls	r6, r0, #25
 8011ef8:	d5fb      	bpl.n	8011ef2 <_printf_i+0xba>
 8011efa:	f9b3 6000 	ldrsh.w	r6, [r3]
 8011efe:	2e00      	cmp	r6, #0
 8011f00:	da03      	bge.n	8011f0a <_printf_i+0xd2>
 8011f02:	232d      	movs	r3, #45	; 0x2d
 8011f04:	4276      	negs	r6, r6
 8011f06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011f0a:	485a      	ldr	r0, [pc, #360]	; (8012074 <_printf_i+0x23c>)
 8011f0c:	230a      	movs	r3, #10
 8011f0e:	e012      	b.n	8011f36 <_printf_i+0xfe>
 8011f10:	682b      	ldr	r3, [r5, #0]
 8011f12:	6820      	ldr	r0, [r4, #0]
 8011f14:	1d19      	adds	r1, r3, #4
 8011f16:	6029      	str	r1, [r5, #0]
 8011f18:	0605      	lsls	r5, r0, #24
 8011f1a:	d501      	bpl.n	8011f20 <_printf_i+0xe8>
 8011f1c:	681e      	ldr	r6, [r3, #0]
 8011f1e:	e002      	b.n	8011f26 <_printf_i+0xee>
 8011f20:	0641      	lsls	r1, r0, #25
 8011f22:	d5fb      	bpl.n	8011f1c <_printf_i+0xe4>
 8011f24:	881e      	ldrh	r6, [r3, #0]
 8011f26:	4853      	ldr	r0, [pc, #332]	; (8012074 <_printf_i+0x23c>)
 8011f28:	2f6f      	cmp	r7, #111	; 0x6f
 8011f2a:	bf0c      	ite	eq
 8011f2c:	2308      	moveq	r3, #8
 8011f2e:	230a      	movne	r3, #10
 8011f30:	2100      	movs	r1, #0
 8011f32:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011f36:	6865      	ldr	r5, [r4, #4]
 8011f38:	60a5      	str	r5, [r4, #8]
 8011f3a:	2d00      	cmp	r5, #0
 8011f3c:	bfa2      	ittt	ge
 8011f3e:	6821      	ldrge	r1, [r4, #0]
 8011f40:	f021 0104 	bicge.w	r1, r1, #4
 8011f44:	6021      	strge	r1, [r4, #0]
 8011f46:	b90e      	cbnz	r6, 8011f4c <_printf_i+0x114>
 8011f48:	2d00      	cmp	r5, #0
 8011f4a:	d04b      	beq.n	8011fe4 <_printf_i+0x1ac>
 8011f4c:	4615      	mov	r5, r2
 8011f4e:	fbb6 f1f3 	udiv	r1, r6, r3
 8011f52:	fb03 6711 	mls	r7, r3, r1, r6
 8011f56:	5dc7      	ldrb	r7, [r0, r7]
 8011f58:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011f5c:	4637      	mov	r7, r6
 8011f5e:	42bb      	cmp	r3, r7
 8011f60:	460e      	mov	r6, r1
 8011f62:	d9f4      	bls.n	8011f4e <_printf_i+0x116>
 8011f64:	2b08      	cmp	r3, #8
 8011f66:	d10b      	bne.n	8011f80 <_printf_i+0x148>
 8011f68:	6823      	ldr	r3, [r4, #0]
 8011f6a:	07de      	lsls	r6, r3, #31
 8011f6c:	d508      	bpl.n	8011f80 <_printf_i+0x148>
 8011f6e:	6923      	ldr	r3, [r4, #16]
 8011f70:	6861      	ldr	r1, [r4, #4]
 8011f72:	4299      	cmp	r1, r3
 8011f74:	bfde      	ittt	le
 8011f76:	2330      	movle	r3, #48	; 0x30
 8011f78:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011f7c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011f80:	1b52      	subs	r2, r2, r5
 8011f82:	6122      	str	r2, [r4, #16]
 8011f84:	f8cd a000 	str.w	sl, [sp]
 8011f88:	464b      	mov	r3, r9
 8011f8a:	aa03      	add	r2, sp, #12
 8011f8c:	4621      	mov	r1, r4
 8011f8e:	4640      	mov	r0, r8
 8011f90:	f7ff fee4 	bl	8011d5c <_printf_common>
 8011f94:	3001      	adds	r0, #1
 8011f96:	d14a      	bne.n	801202e <_printf_i+0x1f6>
 8011f98:	f04f 30ff 	mov.w	r0, #4294967295
 8011f9c:	b004      	add	sp, #16
 8011f9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011fa2:	6823      	ldr	r3, [r4, #0]
 8011fa4:	f043 0320 	orr.w	r3, r3, #32
 8011fa8:	6023      	str	r3, [r4, #0]
 8011faa:	4833      	ldr	r0, [pc, #204]	; (8012078 <_printf_i+0x240>)
 8011fac:	2778      	movs	r7, #120	; 0x78
 8011fae:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8011fb2:	6823      	ldr	r3, [r4, #0]
 8011fb4:	6829      	ldr	r1, [r5, #0]
 8011fb6:	061f      	lsls	r7, r3, #24
 8011fb8:	f851 6b04 	ldr.w	r6, [r1], #4
 8011fbc:	d402      	bmi.n	8011fc4 <_printf_i+0x18c>
 8011fbe:	065f      	lsls	r7, r3, #25
 8011fc0:	bf48      	it	mi
 8011fc2:	b2b6      	uxthmi	r6, r6
 8011fc4:	07df      	lsls	r7, r3, #31
 8011fc6:	bf48      	it	mi
 8011fc8:	f043 0320 	orrmi.w	r3, r3, #32
 8011fcc:	6029      	str	r1, [r5, #0]
 8011fce:	bf48      	it	mi
 8011fd0:	6023      	strmi	r3, [r4, #0]
 8011fd2:	b91e      	cbnz	r6, 8011fdc <_printf_i+0x1a4>
 8011fd4:	6823      	ldr	r3, [r4, #0]
 8011fd6:	f023 0320 	bic.w	r3, r3, #32
 8011fda:	6023      	str	r3, [r4, #0]
 8011fdc:	2310      	movs	r3, #16
 8011fde:	e7a7      	b.n	8011f30 <_printf_i+0xf8>
 8011fe0:	4824      	ldr	r0, [pc, #144]	; (8012074 <_printf_i+0x23c>)
 8011fe2:	e7e4      	b.n	8011fae <_printf_i+0x176>
 8011fe4:	4615      	mov	r5, r2
 8011fe6:	e7bd      	b.n	8011f64 <_printf_i+0x12c>
 8011fe8:	682b      	ldr	r3, [r5, #0]
 8011fea:	6826      	ldr	r6, [r4, #0]
 8011fec:	6961      	ldr	r1, [r4, #20]
 8011fee:	1d18      	adds	r0, r3, #4
 8011ff0:	6028      	str	r0, [r5, #0]
 8011ff2:	0635      	lsls	r5, r6, #24
 8011ff4:	681b      	ldr	r3, [r3, #0]
 8011ff6:	d501      	bpl.n	8011ffc <_printf_i+0x1c4>
 8011ff8:	6019      	str	r1, [r3, #0]
 8011ffa:	e002      	b.n	8012002 <_printf_i+0x1ca>
 8011ffc:	0670      	lsls	r0, r6, #25
 8011ffe:	d5fb      	bpl.n	8011ff8 <_printf_i+0x1c0>
 8012000:	8019      	strh	r1, [r3, #0]
 8012002:	2300      	movs	r3, #0
 8012004:	6123      	str	r3, [r4, #16]
 8012006:	4615      	mov	r5, r2
 8012008:	e7bc      	b.n	8011f84 <_printf_i+0x14c>
 801200a:	682b      	ldr	r3, [r5, #0]
 801200c:	1d1a      	adds	r2, r3, #4
 801200e:	602a      	str	r2, [r5, #0]
 8012010:	681d      	ldr	r5, [r3, #0]
 8012012:	6862      	ldr	r2, [r4, #4]
 8012014:	2100      	movs	r1, #0
 8012016:	4628      	mov	r0, r5
 8012018:	f7f6 f812 	bl	8008040 <memchr>
 801201c:	b108      	cbz	r0, 8012022 <_printf_i+0x1ea>
 801201e:	1b40      	subs	r0, r0, r5
 8012020:	6060      	str	r0, [r4, #4]
 8012022:	6863      	ldr	r3, [r4, #4]
 8012024:	6123      	str	r3, [r4, #16]
 8012026:	2300      	movs	r3, #0
 8012028:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801202c:	e7aa      	b.n	8011f84 <_printf_i+0x14c>
 801202e:	6923      	ldr	r3, [r4, #16]
 8012030:	462a      	mov	r2, r5
 8012032:	4649      	mov	r1, r9
 8012034:	4640      	mov	r0, r8
 8012036:	47d0      	blx	sl
 8012038:	3001      	adds	r0, #1
 801203a:	d0ad      	beq.n	8011f98 <_printf_i+0x160>
 801203c:	6823      	ldr	r3, [r4, #0]
 801203e:	079b      	lsls	r3, r3, #30
 8012040:	d413      	bmi.n	801206a <_printf_i+0x232>
 8012042:	68e0      	ldr	r0, [r4, #12]
 8012044:	9b03      	ldr	r3, [sp, #12]
 8012046:	4298      	cmp	r0, r3
 8012048:	bfb8      	it	lt
 801204a:	4618      	movlt	r0, r3
 801204c:	e7a6      	b.n	8011f9c <_printf_i+0x164>
 801204e:	2301      	movs	r3, #1
 8012050:	4632      	mov	r2, r6
 8012052:	4649      	mov	r1, r9
 8012054:	4640      	mov	r0, r8
 8012056:	47d0      	blx	sl
 8012058:	3001      	adds	r0, #1
 801205a:	d09d      	beq.n	8011f98 <_printf_i+0x160>
 801205c:	3501      	adds	r5, #1
 801205e:	68e3      	ldr	r3, [r4, #12]
 8012060:	9903      	ldr	r1, [sp, #12]
 8012062:	1a5b      	subs	r3, r3, r1
 8012064:	42ab      	cmp	r3, r5
 8012066:	dcf2      	bgt.n	801204e <_printf_i+0x216>
 8012068:	e7eb      	b.n	8012042 <_printf_i+0x20a>
 801206a:	2500      	movs	r5, #0
 801206c:	f104 0619 	add.w	r6, r4, #25
 8012070:	e7f5      	b.n	801205e <_printf_i+0x226>
 8012072:	bf00      	nop
 8012074:	08016eca 	.word	0x08016eca
 8012078:	08016edb 	.word	0x08016edb

0801207c <_scanf_float>:
 801207c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012080:	b087      	sub	sp, #28
 8012082:	4617      	mov	r7, r2
 8012084:	9303      	str	r3, [sp, #12]
 8012086:	688b      	ldr	r3, [r1, #8]
 8012088:	1e5a      	subs	r2, r3, #1
 801208a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801208e:	bf83      	ittte	hi
 8012090:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8012094:	195b      	addhi	r3, r3, r5
 8012096:	9302      	strhi	r3, [sp, #8]
 8012098:	2300      	movls	r3, #0
 801209a:	bf86      	itte	hi
 801209c:	f240 135d 	movwhi	r3, #349	; 0x15d
 80120a0:	608b      	strhi	r3, [r1, #8]
 80120a2:	9302      	strls	r3, [sp, #8]
 80120a4:	680b      	ldr	r3, [r1, #0]
 80120a6:	468b      	mov	fp, r1
 80120a8:	2500      	movs	r5, #0
 80120aa:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80120ae:	f84b 3b1c 	str.w	r3, [fp], #28
 80120b2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80120b6:	4680      	mov	r8, r0
 80120b8:	460c      	mov	r4, r1
 80120ba:	465e      	mov	r6, fp
 80120bc:	46aa      	mov	sl, r5
 80120be:	46a9      	mov	r9, r5
 80120c0:	9501      	str	r5, [sp, #4]
 80120c2:	68a2      	ldr	r2, [r4, #8]
 80120c4:	b152      	cbz	r2, 80120dc <_scanf_float+0x60>
 80120c6:	683b      	ldr	r3, [r7, #0]
 80120c8:	781b      	ldrb	r3, [r3, #0]
 80120ca:	2b4e      	cmp	r3, #78	; 0x4e
 80120cc:	d864      	bhi.n	8012198 <_scanf_float+0x11c>
 80120ce:	2b40      	cmp	r3, #64	; 0x40
 80120d0:	d83c      	bhi.n	801214c <_scanf_float+0xd0>
 80120d2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80120d6:	b2c8      	uxtb	r0, r1
 80120d8:	280e      	cmp	r0, #14
 80120da:	d93a      	bls.n	8012152 <_scanf_float+0xd6>
 80120dc:	f1b9 0f00 	cmp.w	r9, #0
 80120e0:	d003      	beq.n	80120ea <_scanf_float+0x6e>
 80120e2:	6823      	ldr	r3, [r4, #0]
 80120e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80120e8:	6023      	str	r3, [r4, #0]
 80120ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80120ee:	f1ba 0f01 	cmp.w	sl, #1
 80120f2:	f200 8113 	bhi.w	801231c <_scanf_float+0x2a0>
 80120f6:	455e      	cmp	r6, fp
 80120f8:	f200 8105 	bhi.w	8012306 <_scanf_float+0x28a>
 80120fc:	2501      	movs	r5, #1
 80120fe:	4628      	mov	r0, r5
 8012100:	b007      	add	sp, #28
 8012102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012106:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 801210a:	2a0d      	cmp	r2, #13
 801210c:	d8e6      	bhi.n	80120dc <_scanf_float+0x60>
 801210e:	a101      	add	r1, pc, #4	; (adr r1, 8012114 <_scanf_float+0x98>)
 8012110:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8012114:	08012253 	.word	0x08012253
 8012118:	080120dd 	.word	0x080120dd
 801211c:	080120dd 	.word	0x080120dd
 8012120:	080120dd 	.word	0x080120dd
 8012124:	080122b3 	.word	0x080122b3
 8012128:	0801228b 	.word	0x0801228b
 801212c:	080120dd 	.word	0x080120dd
 8012130:	080120dd 	.word	0x080120dd
 8012134:	08012261 	.word	0x08012261
 8012138:	080120dd 	.word	0x080120dd
 801213c:	080120dd 	.word	0x080120dd
 8012140:	080120dd 	.word	0x080120dd
 8012144:	080120dd 	.word	0x080120dd
 8012148:	08012219 	.word	0x08012219
 801214c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8012150:	e7db      	b.n	801210a <_scanf_float+0x8e>
 8012152:	290e      	cmp	r1, #14
 8012154:	d8c2      	bhi.n	80120dc <_scanf_float+0x60>
 8012156:	a001      	add	r0, pc, #4	; (adr r0, 801215c <_scanf_float+0xe0>)
 8012158:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801215c:	0801220b 	.word	0x0801220b
 8012160:	080120dd 	.word	0x080120dd
 8012164:	0801220b 	.word	0x0801220b
 8012168:	0801229f 	.word	0x0801229f
 801216c:	080120dd 	.word	0x080120dd
 8012170:	080121b9 	.word	0x080121b9
 8012174:	080121f5 	.word	0x080121f5
 8012178:	080121f5 	.word	0x080121f5
 801217c:	080121f5 	.word	0x080121f5
 8012180:	080121f5 	.word	0x080121f5
 8012184:	080121f5 	.word	0x080121f5
 8012188:	080121f5 	.word	0x080121f5
 801218c:	080121f5 	.word	0x080121f5
 8012190:	080121f5 	.word	0x080121f5
 8012194:	080121f5 	.word	0x080121f5
 8012198:	2b6e      	cmp	r3, #110	; 0x6e
 801219a:	d809      	bhi.n	80121b0 <_scanf_float+0x134>
 801219c:	2b60      	cmp	r3, #96	; 0x60
 801219e:	d8b2      	bhi.n	8012106 <_scanf_float+0x8a>
 80121a0:	2b54      	cmp	r3, #84	; 0x54
 80121a2:	d077      	beq.n	8012294 <_scanf_float+0x218>
 80121a4:	2b59      	cmp	r3, #89	; 0x59
 80121a6:	d199      	bne.n	80120dc <_scanf_float+0x60>
 80121a8:	2d07      	cmp	r5, #7
 80121aa:	d197      	bne.n	80120dc <_scanf_float+0x60>
 80121ac:	2508      	movs	r5, #8
 80121ae:	e029      	b.n	8012204 <_scanf_float+0x188>
 80121b0:	2b74      	cmp	r3, #116	; 0x74
 80121b2:	d06f      	beq.n	8012294 <_scanf_float+0x218>
 80121b4:	2b79      	cmp	r3, #121	; 0x79
 80121b6:	e7f6      	b.n	80121a6 <_scanf_float+0x12a>
 80121b8:	6821      	ldr	r1, [r4, #0]
 80121ba:	05c8      	lsls	r0, r1, #23
 80121bc:	d51a      	bpl.n	80121f4 <_scanf_float+0x178>
 80121be:	9b02      	ldr	r3, [sp, #8]
 80121c0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80121c4:	6021      	str	r1, [r4, #0]
 80121c6:	f109 0901 	add.w	r9, r9, #1
 80121ca:	b11b      	cbz	r3, 80121d4 <_scanf_float+0x158>
 80121cc:	3b01      	subs	r3, #1
 80121ce:	3201      	adds	r2, #1
 80121d0:	9302      	str	r3, [sp, #8]
 80121d2:	60a2      	str	r2, [r4, #8]
 80121d4:	68a3      	ldr	r3, [r4, #8]
 80121d6:	3b01      	subs	r3, #1
 80121d8:	60a3      	str	r3, [r4, #8]
 80121da:	6923      	ldr	r3, [r4, #16]
 80121dc:	3301      	adds	r3, #1
 80121de:	6123      	str	r3, [r4, #16]
 80121e0:	687b      	ldr	r3, [r7, #4]
 80121e2:	3b01      	subs	r3, #1
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	607b      	str	r3, [r7, #4]
 80121e8:	f340 8084 	ble.w	80122f4 <_scanf_float+0x278>
 80121ec:	683b      	ldr	r3, [r7, #0]
 80121ee:	3301      	adds	r3, #1
 80121f0:	603b      	str	r3, [r7, #0]
 80121f2:	e766      	b.n	80120c2 <_scanf_float+0x46>
 80121f4:	eb1a 0f05 	cmn.w	sl, r5
 80121f8:	f47f af70 	bne.w	80120dc <_scanf_float+0x60>
 80121fc:	6822      	ldr	r2, [r4, #0]
 80121fe:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8012202:	6022      	str	r2, [r4, #0]
 8012204:	f806 3b01 	strb.w	r3, [r6], #1
 8012208:	e7e4      	b.n	80121d4 <_scanf_float+0x158>
 801220a:	6822      	ldr	r2, [r4, #0]
 801220c:	0610      	lsls	r0, r2, #24
 801220e:	f57f af65 	bpl.w	80120dc <_scanf_float+0x60>
 8012212:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8012216:	e7f4      	b.n	8012202 <_scanf_float+0x186>
 8012218:	f1ba 0f00 	cmp.w	sl, #0
 801221c:	d10e      	bne.n	801223c <_scanf_float+0x1c0>
 801221e:	f1b9 0f00 	cmp.w	r9, #0
 8012222:	d10e      	bne.n	8012242 <_scanf_float+0x1c6>
 8012224:	6822      	ldr	r2, [r4, #0]
 8012226:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801222a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801222e:	d108      	bne.n	8012242 <_scanf_float+0x1c6>
 8012230:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8012234:	6022      	str	r2, [r4, #0]
 8012236:	f04f 0a01 	mov.w	sl, #1
 801223a:	e7e3      	b.n	8012204 <_scanf_float+0x188>
 801223c:	f1ba 0f02 	cmp.w	sl, #2
 8012240:	d055      	beq.n	80122ee <_scanf_float+0x272>
 8012242:	2d01      	cmp	r5, #1
 8012244:	d002      	beq.n	801224c <_scanf_float+0x1d0>
 8012246:	2d04      	cmp	r5, #4
 8012248:	f47f af48 	bne.w	80120dc <_scanf_float+0x60>
 801224c:	3501      	adds	r5, #1
 801224e:	b2ed      	uxtb	r5, r5
 8012250:	e7d8      	b.n	8012204 <_scanf_float+0x188>
 8012252:	f1ba 0f01 	cmp.w	sl, #1
 8012256:	f47f af41 	bne.w	80120dc <_scanf_float+0x60>
 801225a:	f04f 0a02 	mov.w	sl, #2
 801225e:	e7d1      	b.n	8012204 <_scanf_float+0x188>
 8012260:	b97d      	cbnz	r5, 8012282 <_scanf_float+0x206>
 8012262:	f1b9 0f00 	cmp.w	r9, #0
 8012266:	f47f af3c 	bne.w	80120e2 <_scanf_float+0x66>
 801226a:	6822      	ldr	r2, [r4, #0]
 801226c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8012270:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8012274:	f47f af39 	bne.w	80120ea <_scanf_float+0x6e>
 8012278:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801227c:	6022      	str	r2, [r4, #0]
 801227e:	2501      	movs	r5, #1
 8012280:	e7c0      	b.n	8012204 <_scanf_float+0x188>
 8012282:	2d03      	cmp	r5, #3
 8012284:	d0e2      	beq.n	801224c <_scanf_float+0x1d0>
 8012286:	2d05      	cmp	r5, #5
 8012288:	e7de      	b.n	8012248 <_scanf_float+0x1cc>
 801228a:	2d02      	cmp	r5, #2
 801228c:	f47f af26 	bne.w	80120dc <_scanf_float+0x60>
 8012290:	2503      	movs	r5, #3
 8012292:	e7b7      	b.n	8012204 <_scanf_float+0x188>
 8012294:	2d06      	cmp	r5, #6
 8012296:	f47f af21 	bne.w	80120dc <_scanf_float+0x60>
 801229a:	2507      	movs	r5, #7
 801229c:	e7b2      	b.n	8012204 <_scanf_float+0x188>
 801229e:	6822      	ldr	r2, [r4, #0]
 80122a0:	0591      	lsls	r1, r2, #22
 80122a2:	f57f af1b 	bpl.w	80120dc <_scanf_float+0x60>
 80122a6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80122aa:	6022      	str	r2, [r4, #0]
 80122ac:	f8cd 9004 	str.w	r9, [sp, #4]
 80122b0:	e7a8      	b.n	8012204 <_scanf_float+0x188>
 80122b2:	6822      	ldr	r2, [r4, #0]
 80122b4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80122b8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80122bc:	d006      	beq.n	80122cc <_scanf_float+0x250>
 80122be:	0550      	lsls	r0, r2, #21
 80122c0:	f57f af0c 	bpl.w	80120dc <_scanf_float+0x60>
 80122c4:	f1b9 0f00 	cmp.w	r9, #0
 80122c8:	f43f af0f 	beq.w	80120ea <_scanf_float+0x6e>
 80122cc:	0591      	lsls	r1, r2, #22
 80122ce:	bf58      	it	pl
 80122d0:	9901      	ldrpl	r1, [sp, #4]
 80122d2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80122d6:	bf58      	it	pl
 80122d8:	eba9 0101 	subpl.w	r1, r9, r1
 80122dc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80122e0:	bf58      	it	pl
 80122e2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80122e6:	6022      	str	r2, [r4, #0]
 80122e8:	f04f 0900 	mov.w	r9, #0
 80122ec:	e78a      	b.n	8012204 <_scanf_float+0x188>
 80122ee:	f04f 0a03 	mov.w	sl, #3
 80122f2:	e787      	b.n	8012204 <_scanf_float+0x188>
 80122f4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80122f8:	4639      	mov	r1, r7
 80122fa:	4640      	mov	r0, r8
 80122fc:	4798      	blx	r3
 80122fe:	2800      	cmp	r0, #0
 8012300:	f43f aedf 	beq.w	80120c2 <_scanf_float+0x46>
 8012304:	e6ea      	b.n	80120dc <_scanf_float+0x60>
 8012306:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801230a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801230e:	463a      	mov	r2, r7
 8012310:	4640      	mov	r0, r8
 8012312:	4798      	blx	r3
 8012314:	6923      	ldr	r3, [r4, #16]
 8012316:	3b01      	subs	r3, #1
 8012318:	6123      	str	r3, [r4, #16]
 801231a:	e6ec      	b.n	80120f6 <_scanf_float+0x7a>
 801231c:	1e6b      	subs	r3, r5, #1
 801231e:	2b06      	cmp	r3, #6
 8012320:	d825      	bhi.n	801236e <_scanf_float+0x2f2>
 8012322:	2d02      	cmp	r5, #2
 8012324:	d836      	bhi.n	8012394 <_scanf_float+0x318>
 8012326:	455e      	cmp	r6, fp
 8012328:	f67f aee8 	bls.w	80120fc <_scanf_float+0x80>
 801232c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012330:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012334:	463a      	mov	r2, r7
 8012336:	4640      	mov	r0, r8
 8012338:	4798      	blx	r3
 801233a:	6923      	ldr	r3, [r4, #16]
 801233c:	3b01      	subs	r3, #1
 801233e:	6123      	str	r3, [r4, #16]
 8012340:	e7f1      	b.n	8012326 <_scanf_float+0x2aa>
 8012342:	9802      	ldr	r0, [sp, #8]
 8012344:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012348:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 801234c:	9002      	str	r0, [sp, #8]
 801234e:	463a      	mov	r2, r7
 8012350:	4640      	mov	r0, r8
 8012352:	4798      	blx	r3
 8012354:	6923      	ldr	r3, [r4, #16]
 8012356:	3b01      	subs	r3, #1
 8012358:	6123      	str	r3, [r4, #16]
 801235a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801235e:	fa5f fa8a 	uxtb.w	sl, sl
 8012362:	f1ba 0f02 	cmp.w	sl, #2
 8012366:	d1ec      	bne.n	8012342 <_scanf_float+0x2c6>
 8012368:	3d03      	subs	r5, #3
 801236a:	b2ed      	uxtb	r5, r5
 801236c:	1b76      	subs	r6, r6, r5
 801236e:	6823      	ldr	r3, [r4, #0]
 8012370:	05da      	lsls	r2, r3, #23
 8012372:	d52f      	bpl.n	80123d4 <_scanf_float+0x358>
 8012374:	055b      	lsls	r3, r3, #21
 8012376:	d510      	bpl.n	801239a <_scanf_float+0x31e>
 8012378:	455e      	cmp	r6, fp
 801237a:	f67f aebf 	bls.w	80120fc <_scanf_float+0x80>
 801237e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012382:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012386:	463a      	mov	r2, r7
 8012388:	4640      	mov	r0, r8
 801238a:	4798      	blx	r3
 801238c:	6923      	ldr	r3, [r4, #16]
 801238e:	3b01      	subs	r3, #1
 8012390:	6123      	str	r3, [r4, #16]
 8012392:	e7f1      	b.n	8012378 <_scanf_float+0x2fc>
 8012394:	46aa      	mov	sl, r5
 8012396:	9602      	str	r6, [sp, #8]
 8012398:	e7df      	b.n	801235a <_scanf_float+0x2de>
 801239a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801239e:	6923      	ldr	r3, [r4, #16]
 80123a0:	2965      	cmp	r1, #101	; 0x65
 80123a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80123a6:	f106 35ff 	add.w	r5, r6, #4294967295
 80123aa:	6123      	str	r3, [r4, #16]
 80123ac:	d00c      	beq.n	80123c8 <_scanf_float+0x34c>
 80123ae:	2945      	cmp	r1, #69	; 0x45
 80123b0:	d00a      	beq.n	80123c8 <_scanf_float+0x34c>
 80123b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80123b6:	463a      	mov	r2, r7
 80123b8:	4640      	mov	r0, r8
 80123ba:	4798      	blx	r3
 80123bc:	6923      	ldr	r3, [r4, #16]
 80123be:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80123c2:	3b01      	subs	r3, #1
 80123c4:	1eb5      	subs	r5, r6, #2
 80123c6:	6123      	str	r3, [r4, #16]
 80123c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80123cc:	463a      	mov	r2, r7
 80123ce:	4640      	mov	r0, r8
 80123d0:	4798      	blx	r3
 80123d2:	462e      	mov	r6, r5
 80123d4:	6825      	ldr	r5, [r4, #0]
 80123d6:	f015 0510 	ands.w	r5, r5, #16
 80123da:	d158      	bne.n	801248e <_scanf_float+0x412>
 80123dc:	7035      	strb	r5, [r6, #0]
 80123de:	6823      	ldr	r3, [r4, #0]
 80123e0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80123e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80123e8:	d11c      	bne.n	8012424 <_scanf_float+0x3a8>
 80123ea:	9b01      	ldr	r3, [sp, #4]
 80123ec:	454b      	cmp	r3, r9
 80123ee:	eba3 0209 	sub.w	r2, r3, r9
 80123f2:	d124      	bne.n	801243e <_scanf_float+0x3c2>
 80123f4:	2200      	movs	r2, #0
 80123f6:	4659      	mov	r1, fp
 80123f8:	4640      	mov	r0, r8
 80123fa:	f002 fec1 	bl	8015180 <_strtod_r>
 80123fe:	9b03      	ldr	r3, [sp, #12]
 8012400:	6821      	ldr	r1, [r4, #0]
 8012402:	681b      	ldr	r3, [r3, #0]
 8012404:	f011 0f02 	tst.w	r1, #2
 8012408:	ec57 6b10 	vmov	r6, r7, d0
 801240c:	f103 0204 	add.w	r2, r3, #4
 8012410:	d020      	beq.n	8012454 <_scanf_float+0x3d8>
 8012412:	9903      	ldr	r1, [sp, #12]
 8012414:	600a      	str	r2, [r1, #0]
 8012416:	681b      	ldr	r3, [r3, #0]
 8012418:	e9c3 6700 	strd	r6, r7, [r3]
 801241c:	68e3      	ldr	r3, [r4, #12]
 801241e:	3301      	adds	r3, #1
 8012420:	60e3      	str	r3, [r4, #12]
 8012422:	e66c      	b.n	80120fe <_scanf_float+0x82>
 8012424:	9b04      	ldr	r3, [sp, #16]
 8012426:	2b00      	cmp	r3, #0
 8012428:	d0e4      	beq.n	80123f4 <_scanf_float+0x378>
 801242a:	9905      	ldr	r1, [sp, #20]
 801242c:	230a      	movs	r3, #10
 801242e:	462a      	mov	r2, r5
 8012430:	3101      	adds	r1, #1
 8012432:	4640      	mov	r0, r8
 8012434:	f002 ff2c 	bl	8015290 <_strtol_r>
 8012438:	9b04      	ldr	r3, [sp, #16]
 801243a:	9e05      	ldr	r6, [sp, #20]
 801243c:	1ac2      	subs	r2, r0, r3
 801243e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8012442:	429e      	cmp	r6, r3
 8012444:	bf28      	it	cs
 8012446:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 801244a:	4912      	ldr	r1, [pc, #72]	; (8012494 <_scanf_float+0x418>)
 801244c:	4630      	mov	r0, r6
 801244e:	f000 fad5 	bl	80129fc <siprintf>
 8012452:	e7cf      	b.n	80123f4 <_scanf_float+0x378>
 8012454:	f011 0f04 	tst.w	r1, #4
 8012458:	9903      	ldr	r1, [sp, #12]
 801245a:	600a      	str	r2, [r1, #0]
 801245c:	d1db      	bne.n	8012416 <_scanf_float+0x39a>
 801245e:	f8d3 8000 	ldr.w	r8, [r3]
 8012462:	ee10 2a10 	vmov	r2, s0
 8012466:	ee10 0a10 	vmov	r0, s0
 801246a:	463b      	mov	r3, r7
 801246c:	4639      	mov	r1, r7
 801246e:	f7f6 fa95 	bl	800899c <__aeabi_dcmpun>
 8012472:	b128      	cbz	r0, 8012480 <_scanf_float+0x404>
 8012474:	4808      	ldr	r0, [pc, #32]	; (8012498 <_scanf_float+0x41c>)
 8012476:	f000 fc47 	bl	8012d08 <nanf>
 801247a:	ed88 0a00 	vstr	s0, [r8]
 801247e:	e7cd      	b.n	801241c <_scanf_float+0x3a0>
 8012480:	4630      	mov	r0, r6
 8012482:	4639      	mov	r1, r7
 8012484:	f7f6 fae8 	bl	8008a58 <__aeabi_d2f>
 8012488:	f8c8 0000 	str.w	r0, [r8]
 801248c:	e7c6      	b.n	801241c <_scanf_float+0x3a0>
 801248e:	2500      	movs	r5, #0
 8012490:	e635      	b.n	80120fe <_scanf_float+0x82>
 8012492:	bf00      	nop
 8012494:	08016eec 	.word	0x08016eec
 8012498:	0801727d 	.word	0x0801727d

0801249c <__sflush_r>:
 801249c:	898a      	ldrh	r2, [r1, #12]
 801249e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80124a2:	4605      	mov	r5, r0
 80124a4:	0710      	lsls	r0, r2, #28
 80124a6:	460c      	mov	r4, r1
 80124a8:	d458      	bmi.n	801255c <__sflush_r+0xc0>
 80124aa:	684b      	ldr	r3, [r1, #4]
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	dc05      	bgt.n	80124bc <__sflush_r+0x20>
 80124b0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80124b2:	2b00      	cmp	r3, #0
 80124b4:	dc02      	bgt.n	80124bc <__sflush_r+0x20>
 80124b6:	2000      	movs	r0, #0
 80124b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80124bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80124be:	2e00      	cmp	r6, #0
 80124c0:	d0f9      	beq.n	80124b6 <__sflush_r+0x1a>
 80124c2:	2300      	movs	r3, #0
 80124c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80124c8:	682f      	ldr	r7, [r5, #0]
 80124ca:	6a21      	ldr	r1, [r4, #32]
 80124cc:	602b      	str	r3, [r5, #0]
 80124ce:	d032      	beq.n	8012536 <__sflush_r+0x9a>
 80124d0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80124d2:	89a3      	ldrh	r3, [r4, #12]
 80124d4:	075a      	lsls	r2, r3, #29
 80124d6:	d505      	bpl.n	80124e4 <__sflush_r+0x48>
 80124d8:	6863      	ldr	r3, [r4, #4]
 80124da:	1ac0      	subs	r0, r0, r3
 80124dc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80124de:	b10b      	cbz	r3, 80124e4 <__sflush_r+0x48>
 80124e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80124e2:	1ac0      	subs	r0, r0, r3
 80124e4:	2300      	movs	r3, #0
 80124e6:	4602      	mov	r2, r0
 80124e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80124ea:	6a21      	ldr	r1, [r4, #32]
 80124ec:	4628      	mov	r0, r5
 80124ee:	47b0      	blx	r6
 80124f0:	1c43      	adds	r3, r0, #1
 80124f2:	89a3      	ldrh	r3, [r4, #12]
 80124f4:	d106      	bne.n	8012504 <__sflush_r+0x68>
 80124f6:	6829      	ldr	r1, [r5, #0]
 80124f8:	291d      	cmp	r1, #29
 80124fa:	d82b      	bhi.n	8012554 <__sflush_r+0xb8>
 80124fc:	4a29      	ldr	r2, [pc, #164]	; (80125a4 <__sflush_r+0x108>)
 80124fe:	410a      	asrs	r2, r1
 8012500:	07d6      	lsls	r6, r2, #31
 8012502:	d427      	bmi.n	8012554 <__sflush_r+0xb8>
 8012504:	2200      	movs	r2, #0
 8012506:	6062      	str	r2, [r4, #4]
 8012508:	04d9      	lsls	r1, r3, #19
 801250a:	6922      	ldr	r2, [r4, #16]
 801250c:	6022      	str	r2, [r4, #0]
 801250e:	d504      	bpl.n	801251a <__sflush_r+0x7e>
 8012510:	1c42      	adds	r2, r0, #1
 8012512:	d101      	bne.n	8012518 <__sflush_r+0x7c>
 8012514:	682b      	ldr	r3, [r5, #0]
 8012516:	b903      	cbnz	r3, 801251a <__sflush_r+0x7e>
 8012518:	6560      	str	r0, [r4, #84]	; 0x54
 801251a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801251c:	602f      	str	r7, [r5, #0]
 801251e:	2900      	cmp	r1, #0
 8012520:	d0c9      	beq.n	80124b6 <__sflush_r+0x1a>
 8012522:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012526:	4299      	cmp	r1, r3
 8012528:	d002      	beq.n	8012530 <__sflush_r+0x94>
 801252a:	4628      	mov	r0, r5
 801252c:	f001 fa6e 	bl	8013a0c <_free_r>
 8012530:	2000      	movs	r0, #0
 8012532:	6360      	str	r0, [r4, #52]	; 0x34
 8012534:	e7c0      	b.n	80124b8 <__sflush_r+0x1c>
 8012536:	2301      	movs	r3, #1
 8012538:	4628      	mov	r0, r5
 801253a:	47b0      	blx	r6
 801253c:	1c41      	adds	r1, r0, #1
 801253e:	d1c8      	bne.n	80124d2 <__sflush_r+0x36>
 8012540:	682b      	ldr	r3, [r5, #0]
 8012542:	2b00      	cmp	r3, #0
 8012544:	d0c5      	beq.n	80124d2 <__sflush_r+0x36>
 8012546:	2b1d      	cmp	r3, #29
 8012548:	d001      	beq.n	801254e <__sflush_r+0xb2>
 801254a:	2b16      	cmp	r3, #22
 801254c:	d101      	bne.n	8012552 <__sflush_r+0xb6>
 801254e:	602f      	str	r7, [r5, #0]
 8012550:	e7b1      	b.n	80124b6 <__sflush_r+0x1a>
 8012552:	89a3      	ldrh	r3, [r4, #12]
 8012554:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012558:	81a3      	strh	r3, [r4, #12]
 801255a:	e7ad      	b.n	80124b8 <__sflush_r+0x1c>
 801255c:	690f      	ldr	r7, [r1, #16]
 801255e:	2f00      	cmp	r7, #0
 8012560:	d0a9      	beq.n	80124b6 <__sflush_r+0x1a>
 8012562:	0793      	lsls	r3, r2, #30
 8012564:	680e      	ldr	r6, [r1, #0]
 8012566:	bf08      	it	eq
 8012568:	694b      	ldreq	r3, [r1, #20]
 801256a:	600f      	str	r7, [r1, #0]
 801256c:	bf18      	it	ne
 801256e:	2300      	movne	r3, #0
 8012570:	eba6 0807 	sub.w	r8, r6, r7
 8012574:	608b      	str	r3, [r1, #8]
 8012576:	f1b8 0f00 	cmp.w	r8, #0
 801257a:	dd9c      	ble.n	80124b6 <__sflush_r+0x1a>
 801257c:	6a21      	ldr	r1, [r4, #32]
 801257e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012580:	4643      	mov	r3, r8
 8012582:	463a      	mov	r2, r7
 8012584:	4628      	mov	r0, r5
 8012586:	47b0      	blx	r6
 8012588:	2800      	cmp	r0, #0
 801258a:	dc06      	bgt.n	801259a <__sflush_r+0xfe>
 801258c:	89a3      	ldrh	r3, [r4, #12]
 801258e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012592:	81a3      	strh	r3, [r4, #12]
 8012594:	f04f 30ff 	mov.w	r0, #4294967295
 8012598:	e78e      	b.n	80124b8 <__sflush_r+0x1c>
 801259a:	4407      	add	r7, r0
 801259c:	eba8 0800 	sub.w	r8, r8, r0
 80125a0:	e7e9      	b.n	8012576 <__sflush_r+0xda>
 80125a2:	bf00      	nop
 80125a4:	dfbffffe 	.word	0xdfbffffe

080125a8 <_fflush_r>:
 80125a8:	b538      	push	{r3, r4, r5, lr}
 80125aa:	690b      	ldr	r3, [r1, #16]
 80125ac:	4605      	mov	r5, r0
 80125ae:	460c      	mov	r4, r1
 80125b0:	b913      	cbnz	r3, 80125b8 <_fflush_r+0x10>
 80125b2:	2500      	movs	r5, #0
 80125b4:	4628      	mov	r0, r5
 80125b6:	bd38      	pop	{r3, r4, r5, pc}
 80125b8:	b118      	cbz	r0, 80125c2 <_fflush_r+0x1a>
 80125ba:	6a03      	ldr	r3, [r0, #32]
 80125bc:	b90b      	cbnz	r3, 80125c2 <_fflush_r+0x1a>
 80125be:	f000 f8bb 	bl	8012738 <__sinit>
 80125c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80125c6:	2b00      	cmp	r3, #0
 80125c8:	d0f3      	beq.n	80125b2 <_fflush_r+0xa>
 80125ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80125cc:	07d0      	lsls	r0, r2, #31
 80125ce:	d404      	bmi.n	80125da <_fflush_r+0x32>
 80125d0:	0599      	lsls	r1, r3, #22
 80125d2:	d402      	bmi.n	80125da <_fflush_r+0x32>
 80125d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80125d6:	f000 fb86 	bl	8012ce6 <__retarget_lock_acquire_recursive>
 80125da:	4628      	mov	r0, r5
 80125dc:	4621      	mov	r1, r4
 80125de:	f7ff ff5d 	bl	801249c <__sflush_r>
 80125e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80125e4:	07da      	lsls	r2, r3, #31
 80125e6:	4605      	mov	r5, r0
 80125e8:	d4e4      	bmi.n	80125b4 <_fflush_r+0xc>
 80125ea:	89a3      	ldrh	r3, [r4, #12]
 80125ec:	059b      	lsls	r3, r3, #22
 80125ee:	d4e1      	bmi.n	80125b4 <_fflush_r+0xc>
 80125f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80125f2:	f000 fb79 	bl	8012ce8 <__retarget_lock_release_recursive>
 80125f6:	e7dd      	b.n	80125b4 <_fflush_r+0xc>

080125f8 <fflush>:
 80125f8:	4601      	mov	r1, r0
 80125fa:	b920      	cbnz	r0, 8012606 <fflush+0xe>
 80125fc:	4a04      	ldr	r2, [pc, #16]	; (8012610 <fflush+0x18>)
 80125fe:	4905      	ldr	r1, [pc, #20]	; (8012614 <fflush+0x1c>)
 8012600:	4805      	ldr	r0, [pc, #20]	; (8012618 <fflush+0x20>)
 8012602:	f000 b8b1 	b.w	8012768 <_fwalk_sglue>
 8012606:	4b05      	ldr	r3, [pc, #20]	; (801261c <fflush+0x24>)
 8012608:	6818      	ldr	r0, [r3, #0]
 801260a:	f7ff bfcd 	b.w	80125a8 <_fflush_r>
 801260e:	bf00      	nop
 8012610:	20000010 	.word	0x20000010
 8012614:	080125a9 	.word	0x080125a9
 8012618:	2000001c 	.word	0x2000001c
 801261c:	20000068 	.word	0x20000068

08012620 <std>:
 8012620:	2300      	movs	r3, #0
 8012622:	b510      	push	{r4, lr}
 8012624:	4604      	mov	r4, r0
 8012626:	e9c0 3300 	strd	r3, r3, [r0]
 801262a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801262e:	6083      	str	r3, [r0, #8]
 8012630:	8181      	strh	r1, [r0, #12]
 8012632:	6643      	str	r3, [r0, #100]	; 0x64
 8012634:	81c2      	strh	r2, [r0, #14]
 8012636:	6183      	str	r3, [r0, #24]
 8012638:	4619      	mov	r1, r3
 801263a:	2208      	movs	r2, #8
 801263c:	305c      	adds	r0, #92	; 0x5c
 801263e:	f000 fad5 	bl	8012bec <memset>
 8012642:	4b0d      	ldr	r3, [pc, #52]	; (8012678 <std+0x58>)
 8012644:	6263      	str	r3, [r4, #36]	; 0x24
 8012646:	4b0d      	ldr	r3, [pc, #52]	; (801267c <std+0x5c>)
 8012648:	62a3      	str	r3, [r4, #40]	; 0x28
 801264a:	4b0d      	ldr	r3, [pc, #52]	; (8012680 <std+0x60>)
 801264c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801264e:	4b0d      	ldr	r3, [pc, #52]	; (8012684 <std+0x64>)
 8012650:	6323      	str	r3, [r4, #48]	; 0x30
 8012652:	4b0d      	ldr	r3, [pc, #52]	; (8012688 <std+0x68>)
 8012654:	6224      	str	r4, [r4, #32]
 8012656:	429c      	cmp	r4, r3
 8012658:	d006      	beq.n	8012668 <std+0x48>
 801265a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 801265e:	4294      	cmp	r4, r2
 8012660:	d002      	beq.n	8012668 <std+0x48>
 8012662:	33d0      	adds	r3, #208	; 0xd0
 8012664:	429c      	cmp	r4, r3
 8012666:	d105      	bne.n	8012674 <std+0x54>
 8012668:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801266c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012670:	f000 bb38 	b.w	8012ce4 <__retarget_lock_init_recursive>
 8012674:	bd10      	pop	{r4, pc}
 8012676:	bf00      	nop
 8012678:	08012a3d 	.word	0x08012a3d
 801267c:	08012a5f 	.word	0x08012a5f
 8012680:	08012a97 	.word	0x08012a97
 8012684:	08012abb 	.word	0x08012abb
 8012688:	20000ba4 	.word	0x20000ba4

0801268c <stdio_exit_handler>:
 801268c:	4a02      	ldr	r2, [pc, #8]	; (8012698 <stdio_exit_handler+0xc>)
 801268e:	4903      	ldr	r1, [pc, #12]	; (801269c <stdio_exit_handler+0x10>)
 8012690:	4803      	ldr	r0, [pc, #12]	; (80126a0 <stdio_exit_handler+0x14>)
 8012692:	f000 b869 	b.w	8012768 <_fwalk_sglue>
 8012696:	bf00      	nop
 8012698:	20000010 	.word	0x20000010
 801269c:	080125a9 	.word	0x080125a9
 80126a0:	2000001c 	.word	0x2000001c

080126a4 <cleanup_stdio>:
 80126a4:	6841      	ldr	r1, [r0, #4]
 80126a6:	4b0c      	ldr	r3, [pc, #48]	; (80126d8 <cleanup_stdio+0x34>)
 80126a8:	4299      	cmp	r1, r3
 80126aa:	b510      	push	{r4, lr}
 80126ac:	4604      	mov	r4, r0
 80126ae:	d001      	beq.n	80126b4 <cleanup_stdio+0x10>
 80126b0:	f7ff ff7a 	bl	80125a8 <_fflush_r>
 80126b4:	68a1      	ldr	r1, [r4, #8]
 80126b6:	4b09      	ldr	r3, [pc, #36]	; (80126dc <cleanup_stdio+0x38>)
 80126b8:	4299      	cmp	r1, r3
 80126ba:	d002      	beq.n	80126c2 <cleanup_stdio+0x1e>
 80126bc:	4620      	mov	r0, r4
 80126be:	f7ff ff73 	bl	80125a8 <_fflush_r>
 80126c2:	68e1      	ldr	r1, [r4, #12]
 80126c4:	4b06      	ldr	r3, [pc, #24]	; (80126e0 <cleanup_stdio+0x3c>)
 80126c6:	4299      	cmp	r1, r3
 80126c8:	d004      	beq.n	80126d4 <cleanup_stdio+0x30>
 80126ca:	4620      	mov	r0, r4
 80126cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80126d0:	f7ff bf6a 	b.w	80125a8 <_fflush_r>
 80126d4:	bd10      	pop	{r4, pc}
 80126d6:	bf00      	nop
 80126d8:	20000ba4 	.word	0x20000ba4
 80126dc:	20000c0c 	.word	0x20000c0c
 80126e0:	20000c74 	.word	0x20000c74

080126e4 <global_stdio_init.part.0>:
 80126e4:	b510      	push	{r4, lr}
 80126e6:	4b0b      	ldr	r3, [pc, #44]	; (8012714 <global_stdio_init.part.0+0x30>)
 80126e8:	4c0b      	ldr	r4, [pc, #44]	; (8012718 <global_stdio_init.part.0+0x34>)
 80126ea:	4a0c      	ldr	r2, [pc, #48]	; (801271c <global_stdio_init.part.0+0x38>)
 80126ec:	601a      	str	r2, [r3, #0]
 80126ee:	4620      	mov	r0, r4
 80126f0:	2200      	movs	r2, #0
 80126f2:	2104      	movs	r1, #4
 80126f4:	f7ff ff94 	bl	8012620 <std>
 80126f8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80126fc:	2201      	movs	r2, #1
 80126fe:	2109      	movs	r1, #9
 8012700:	f7ff ff8e 	bl	8012620 <std>
 8012704:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8012708:	2202      	movs	r2, #2
 801270a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801270e:	2112      	movs	r1, #18
 8012710:	f7ff bf86 	b.w	8012620 <std>
 8012714:	20000cdc 	.word	0x20000cdc
 8012718:	20000ba4 	.word	0x20000ba4
 801271c:	0801268d 	.word	0x0801268d

08012720 <__sfp_lock_acquire>:
 8012720:	4801      	ldr	r0, [pc, #4]	; (8012728 <__sfp_lock_acquire+0x8>)
 8012722:	f000 bae0 	b.w	8012ce6 <__retarget_lock_acquire_recursive>
 8012726:	bf00      	nop
 8012728:	20000ce5 	.word	0x20000ce5

0801272c <__sfp_lock_release>:
 801272c:	4801      	ldr	r0, [pc, #4]	; (8012734 <__sfp_lock_release+0x8>)
 801272e:	f000 badb 	b.w	8012ce8 <__retarget_lock_release_recursive>
 8012732:	bf00      	nop
 8012734:	20000ce5 	.word	0x20000ce5

08012738 <__sinit>:
 8012738:	b510      	push	{r4, lr}
 801273a:	4604      	mov	r4, r0
 801273c:	f7ff fff0 	bl	8012720 <__sfp_lock_acquire>
 8012740:	6a23      	ldr	r3, [r4, #32]
 8012742:	b11b      	cbz	r3, 801274c <__sinit+0x14>
 8012744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012748:	f7ff bff0 	b.w	801272c <__sfp_lock_release>
 801274c:	4b04      	ldr	r3, [pc, #16]	; (8012760 <__sinit+0x28>)
 801274e:	6223      	str	r3, [r4, #32]
 8012750:	4b04      	ldr	r3, [pc, #16]	; (8012764 <__sinit+0x2c>)
 8012752:	681b      	ldr	r3, [r3, #0]
 8012754:	2b00      	cmp	r3, #0
 8012756:	d1f5      	bne.n	8012744 <__sinit+0xc>
 8012758:	f7ff ffc4 	bl	80126e4 <global_stdio_init.part.0>
 801275c:	e7f2      	b.n	8012744 <__sinit+0xc>
 801275e:	bf00      	nop
 8012760:	080126a5 	.word	0x080126a5
 8012764:	20000cdc 	.word	0x20000cdc

08012768 <_fwalk_sglue>:
 8012768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801276c:	4607      	mov	r7, r0
 801276e:	4688      	mov	r8, r1
 8012770:	4614      	mov	r4, r2
 8012772:	2600      	movs	r6, #0
 8012774:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012778:	f1b9 0901 	subs.w	r9, r9, #1
 801277c:	d505      	bpl.n	801278a <_fwalk_sglue+0x22>
 801277e:	6824      	ldr	r4, [r4, #0]
 8012780:	2c00      	cmp	r4, #0
 8012782:	d1f7      	bne.n	8012774 <_fwalk_sglue+0xc>
 8012784:	4630      	mov	r0, r6
 8012786:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801278a:	89ab      	ldrh	r3, [r5, #12]
 801278c:	2b01      	cmp	r3, #1
 801278e:	d907      	bls.n	80127a0 <_fwalk_sglue+0x38>
 8012790:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012794:	3301      	adds	r3, #1
 8012796:	d003      	beq.n	80127a0 <_fwalk_sglue+0x38>
 8012798:	4629      	mov	r1, r5
 801279a:	4638      	mov	r0, r7
 801279c:	47c0      	blx	r8
 801279e:	4306      	orrs	r6, r0
 80127a0:	3568      	adds	r5, #104	; 0x68
 80127a2:	e7e9      	b.n	8012778 <_fwalk_sglue+0x10>

080127a4 <iprintf>:
 80127a4:	b40f      	push	{r0, r1, r2, r3}
 80127a6:	b507      	push	{r0, r1, r2, lr}
 80127a8:	4906      	ldr	r1, [pc, #24]	; (80127c4 <iprintf+0x20>)
 80127aa:	ab04      	add	r3, sp, #16
 80127ac:	6808      	ldr	r0, [r1, #0]
 80127ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80127b2:	6881      	ldr	r1, [r0, #8]
 80127b4:	9301      	str	r3, [sp, #4]
 80127b6:	f002 feef 	bl	8015598 <_vfiprintf_r>
 80127ba:	b003      	add	sp, #12
 80127bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80127c0:	b004      	add	sp, #16
 80127c2:	4770      	bx	lr
 80127c4:	20000068 	.word	0x20000068

080127c8 <putchar>:
 80127c8:	4b02      	ldr	r3, [pc, #8]	; (80127d4 <putchar+0xc>)
 80127ca:	4601      	mov	r1, r0
 80127cc:	6818      	ldr	r0, [r3, #0]
 80127ce:	6882      	ldr	r2, [r0, #8]
 80127d0:	f003 b85e 	b.w	8015890 <_putc_r>
 80127d4:	20000068 	.word	0x20000068

080127d8 <_puts_r>:
 80127d8:	6a03      	ldr	r3, [r0, #32]
 80127da:	b570      	push	{r4, r5, r6, lr}
 80127dc:	6884      	ldr	r4, [r0, #8]
 80127de:	4605      	mov	r5, r0
 80127e0:	460e      	mov	r6, r1
 80127e2:	b90b      	cbnz	r3, 80127e8 <_puts_r+0x10>
 80127e4:	f7ff ffa8 	bl	8012738 <__sinit>
 80127e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80127ea:	07db      	lsls	r3, r3, #31
 80127ec:	d405      	bmi.n	80127fa <_puts_r+0x22>
 80127ee:	89a3      	ldrh	r3, [r4, #12]
 80127f0:	0598      	lsls	r0, r3, #22
 80127f2:	d402      	bmi.n	80127fa <_puts_r+0x22>
 80127f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80127f6:	f000 fa76 	bl	8012ce6 <__retarget_lock_acquire_recursive>
 80127fa:	89a3      	ldrh	r3, [r4, #12]
 80127fc:	0719      	lsls	r1, r3, #28
 80127fe:	d513      	bpl.n	8012828 <_puts_r+0x50>
 8012800:	6923      	ldr	r3, [r4, #16]
 8012802:	b18b      	cbz	r3, 8012828 <_puts_r+0x50>
 8012804:	3e01      	subs	r6, #1
 8012806:	68a3      	ldr	r3, [r4, #8]
 8012808:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801280c:	3b01      	subs	r3, #1
 801280e:	60a3      	str	r3, [r4, #8]
 8012810:	b9e9      	cbnz	r1, 801284e <_puts_r+0x76>
 8012812:	2b00      	cmp	r3, #0
 8012814:	da2e      	bge.n	8012874 <_puts_r+0x9c>
 8012816:	4622      	mov	r2, r4
 8012818:	210a      	movs	r1, #10
 801281a:	4628      	mov	r0, r5
 801281c:	f000 f951 	bl	8012ac2 <__swbuf_r>
 8012820:	3001      	adds	r0, #1
 8012822:	d007      	beq.n	8012834 <_puts_r+0x5c>
 8012824:	250a      	movs	r5, #10
 8012826:	e007      	b.n	8012838 <_puts_r+0x60>
 8012828:	4621      	mov	r1, r4
 801282a:	4628      	mov	r0, r5
 801282c:	f000 f986 	bl	8012b3c <__swsetup_r>
 8012830:	2800      	cmp	r0, #0
 8012832:	d0e7      	beq.n	8012804 <_puts_r+0x2c>
 8012834:	f04f 35ff 	mov.w	r5, #4294967295
 8012838:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801283a:	07da      	lsls	r2, r3, #31
 801283c:	d405      	bmi.n	801284a <_puts_r+0x72>
 801283e:	89a3      	ldrh	r3, [r4, #12]
 8012840:	059b      	lsls	r3, r3, #22
 8012842:	d402      	bmi.n	801284a <_puts_r+0x72>
 8012844:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012846:	f000 fa4f 	bl	8012ce8 <__retarget_lock_release_recursive>
 801284a:	4628      	mov	r0, r5
 801284c:	bd70      	pop	{r4, r5, r6, pc}
 801284e:	2b00      	cmp	r3, #0
 8012850:	da04      	bge.n	801285c <_puts_r+0x84>
 8012852:	69a2      	ldr	r2, [r4, #24]
 8012854:	429a      	cmp	r2, r3
 8012856:	dc06      	bgt.n	8012866 <_puts_r+0x8e>
 8012858:	290a      	cmp	r1, #10
 801285a:	d004      	beq.n	8012866 <_puts_r+0x8e>
 801285c:	6823      	ldr	r3, [r4, #0]
 801285e:	1c5a      	adds	r2, r3, #1
 8012860:	6022      	str	r2, [r4, #0]
 8012862:	7019      	strb	r1, [r3, #0]
 8012864:	e7cf      	b.n	8012806 <_puts_r+0x2e>
 8012866:	4622      	mov	r2, r4
 8012868:	4628      	mov	r0, r5
 801286a:	f000 f92a 	bl	8012ac2 <__swbuf_r>
 801286e:	3001      	adds	r0, #1
 8012870:	d1c9      	bne.n	8012806 <_puts_r+0x2e>
 8012872:	e7df      	b.n	8012834 <_puts_r+0x5c>
 8012874:	6823      	ldr	r3, [r4, #0]
 8012876:	250a      	movs	r5, #10
 8012878:	1c5a      	adds	r2, r3, #1
 801287a:	6022      	str	r2, [r4, #0]
 801287c:	701d      	strb	r5, [r3, #0]
 801287e:	e7db      	b.n	8012838 <_puts_r+0x60>

08012880 <puts>:
 8012880:	4b02      	ldr	r3, [pc, #8]	; (801288c <puts+0xc>)
 8012882:	4601      	mov	r1, r0
 8012884:	6818      	ldr	r0, [r3, #0]
 8012886:	f7ff bfa7 	b.w	80127d8 <_puts_r>
 801288a:	bf00      	nop
 801288c:	20000068 	.word	0x20000068

08012890 <setbuf>:
 8012890:	fab1 f281 	clz	r2, r1
 8012894:	0952      	lsrs	r2, r2, #5
 8012896:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801289a:	0052      	lsls	r2, r2, #1
 801289c:	f000 b800 	b.w	80128a0 <setvbuf>

080128a0 <setvbuf>:
 80128a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80128a4:	461d      	mov	r5, r3
 80128a6:	4b54      	ldr	r3, [pc, #336]	; (80129f8 <setvbuf+0x158>)
 80128a8:	681f      	ldr	r7, [r3, #0]
 80128aa:	4604      	mov	r4, r0
 80128ac:	460e      	mov	r6, r1
 80128ae:	4690      	mov	r8, r2
 80128b0:	b127      	cbz	r7, 80128bc <setvbuf+0x1c>
 80128b2:	6a3b      	ldr	r3, [r7, #32]
 80128b4:	b913      	cbnz	r3, 80128bc <setvbuf+0x1c>
 80128b6:	4638      	mov	r0, r7
 80128b8:	f7ff ff3e 	bl	8012738 <__sinit>
 80128bc:	f1b8 0f02 	cmp.w	r8, #2
 80128c0:	d006      	beq.n	80128d0 <setvbuf+0x30>
 80128c2:	f1b8 0f01 	cmp.w	r8, #1
 80128c6:	f200 8094 	bhi.w	80129f2 <setvbuf+0x152>
 80128ca:	2d00      	cmp	r5, #0
 80128cc:	f2c0 8091 	blt.w	80129f2 <setvbuf+0x152>
 80128d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80128d2:	07da      	lsls	r2, r3, #31
 80128d4:	d405      	bmi.n	80128e2 <setvbuf+0x42>
 80128d6:	89a3      	ldrh	r3, [r4, #12]
 80128d8:	059b      	lsls	r3, r3, #22
 80128da:	d402      	bmi.n	80128e2 <setvbuf+0x42>
 80128dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80128de:	f000 fa02 	bl	8012ce6 <__retarget_lock_acquire_recursive>
 80128e2:	4621      	mov	r1, r4
 80128e4:	4638      	mov	r0, r7
 80128e6:	f7ff fe5f 	bl	80125a8 <_fflush_r>
 80128ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80128ec:	b141      	cbz	r1, 8012900 <setvbuf+0x60>
 80128ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80128f2:	4299      	cmp	r1, r3
 80128f4:	d002      	beq.n	80128fc <setvbuf+0x5c>
 80128f6:	4638      	mov	r0, r7
 80128f8:	f001 f888 	bl	8013a0c <_free_r>
 80128fc:	2300      	movs	r3, #0
 80128fe:	6363      	str	r3, [r4, #52]	; 0x34
 8012900:	2300      	movs	r3, #0
 8012902:	61a3      	str	r3, [r4, #24]
 8012904:	6063      	str	r3, [r4, #4]
 8012906:	89a3      	ldrh	r3, [r4, #12]
 8012908:	0618      	lsls	r0, r3, #24
 801290a:	d503      	bpl.n	8012914 <setvbuf+0x74>
 801290c:	6921      	ldr	r1, [r4, #16]
 801290e:	4638      	mov	r0, r7
 8012910:	f001 f87c 	bl	8013a0c <_free_r>
 8012914:	89a3      	ldrh	r3, [r4, #12]
 8012916:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 801291a:	f023 0303 	bic.w	r3, r3, #3
 801291e:	f1b8 0f02 	cmp.w	r8, #2
 8012922:	81a3      	strh	r3, [r4, #12]
 8012924:	d05f      	beq.n	80129e6 <setvbuf+0x146>
 8012926:	ab01      	add	r3, sp, #4
 8012928:	466a      	mov	r2, sp
 801292a:	4621      	mov	r1, r4
 801292c:	4638      	mov	r0, r7
 801292e:	f002 ff4d 	bl	80157cc <__swhatbuf_r>
 8012932:	89a3      	ldrh	r3, [r4, #12]
 8012934:	4318      	orrs	r0, r3
 8012936:	81a0      	strh	r0, [r4, #12]
 8012938:	bb2d      	cbnz	r5, 8012986 <setvbuf+0xe6>
 801293a:	9d00      	ldr	r5, [sp, #0]
 801293c:	4628      	mov	r0, r5
 801293e:	f001 f8b1 	bl	8013aa4 <malloc>
 8012942:	4606      	mov	r6, r0
 8012944:	2800      	cmp	r0, #0
 8012946:	d150      	bne.n	80129ea <setvbuf+0x14a>
 8012948:	f8dd 9000 	ldr.w	r9, [sp]
 801294c:	45a9      	cmp	r9, r5
 801294e:	d13e      	bne.n	80129ce <setvbuf+0x12e>
 8012950:	f04f 35ff 	mov.w	r5, #4294967295
 8012954:	2200      	movs	r2, #0
 8012956:	60a2      	str	r2, [r4, #8]
 8012958:	f104 0247 	add.w	r2, r4, #71	; 0x47
 801295c:	6022      	str	r2, [r4, #0]
 801295e:	6122      	str	r2, [r4, #16]
 8012960:	2201      	movs	r2, #1
 8012962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012966:	6162      	str	r2, [r4, #20]
 8012968:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801296a:	f043 0302 	orr.w	r3, r3, #2
 801296e:	07d1      	lsls	r1, r2, #31
 8012970:	81a3      	strh	r3, [r4, #12]
 8012972:	d404      	bmi.n	801297e <setvbuf+0xde>
 8012974:	059b      	lsls	r3, r3, #22
 8012976:	d402      	bmi.n	801297e <setvbuf+0xde>
 8012978:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801297a:	f000 f9b5 	bl	8012ce8 <__retarget_lock_release_recursive>
 801297e:	4628      	mov	r0, r5
 8012980:	b003      	add	sp, #12
 8012982:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012986:	2e00      	cmp	r6, #0
 8012988:	d0d8      	beq.n	801293c <setvbuf+0x9c>
 801298a:	6a3b      	ldr	r3, [r7, #32]
 801298c:	b913      	cbnz	r3, 8012994 <setvbuf+0xf4>
 801298e:	4638      	mov	r0, r7
 8012990:	f7ff fed2 	bl	8012738 <__sinit>
 8012994:	f1b8 0f01 	cmp.w	r8, #1
 8012998:	bf08      	it	eq
 801299a:	89a3      	ldrheq	r3, [r4, #12]
 801299c:	6026      	str	r6, [r4, #0]
 801299e:	bf04      	itt	eq
 80129a0:	f043 0301 	orreq.w	r3, r3, #1
 80129a4:	81a3      	strheq	r3, [r4, #12]
 80129a6:	89a3      	ldrh	r3, [r4, #12]
 80129a8:	f013 0208 	ands.w	r2, r3, #8
 80129ac:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80129b0:	d01d      	beq.n	80129ee <setvbuf+0x14e>
 80129b2:	07da      	lsls	r2, r3, #31
 80129b4:	bf41      	itttt	mi
 80129b6:	2200      	movmi	r2, #0
 80129b8:	426d      	negmi	r5, r5
 80129ba:	60a2      	strmi	r2, [r4, #8]
 80129bc:	61a5      	strmi	r5, [r4, #24]
 80129be:	bf58      	it	pl
 80129c0:	60a5      	strpl	r5, [r4, #8]
 80129c2:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80129c4:	f015 0501 	ands.w	r5, r5, #1
 80129c8:	d0d4      	beq.n	8012974 <setvbuf+0xd4>
 80129ca:	2500      	movs	r5, #0
 80129cc:	e7d7      	b.n	801297e <setvbuf+0xde>
 80129ce:	4648      	mov	r0, r9
 80129d0:	f001 f868 	bl	8013aa4 <malloc>
 80129d4:	4606      	mov	r6, r0
 80129d6:	2800      	cmp	r0, #0
 80129d8:	d0ba      	beq.n	8012950 <setvbuf+0xb0>
 80129da:	89a3      	ldrh	r3, [r4, #12]
 80129dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80129e0:	81a3      	strh	r3, [r4, #12]
 80129e2:	464d      	mov	r5, r9
 80129e4:	e7d1      	b.n	801298a <setvbuf+0xea>
 80129e6:	2500      	movs	r5, #0
 80129e8:	e7b4      	b.n	8012954 <setvbuf+0xb4>
 80129ea:	46a9      	mov	r9, r5
 80129ec:	e7f5      	b.n	80129da <setvbuf+0x13a>
 80129ee:	60a2      	str	r2, [r4, #8]
 80129f0:	e7e7      	b.n	80129c2 <setvbuf+0x122>
 80129f2:	f04f 35ff 	mov.w	r5, #4294967295
 80129f6:	e7c2      	b.n	801297e <setvbuf+0xde>
 80129f8:	20000068 	.word	0x20000068

080129fc <siprintf>:
 80129fc:	b40e      	push	{r1, r2, r3}
 80129fe:	b500      	push	{lr}
 8012a00:	b09c      	sub	sp, #112	; 0x70
 8012a02:	ab1d      	add	r3, sp, #116	; 0x74
 8012a04:	9002      	str	r0, [sp, #8]
 8012a06:	9006      	str	r0, [sp, #24]
 8012a08:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8012a0c:	4809      	ldr	r0, [pc, #36]	; (8012a34 <siprintf+0x38>)
 8012a0e:	9107      	str	r1, [sp, #28]
 8012a10:	9104      	str	r1, [sp, #16]
 8012a12:	4909      	ldr	r1, [pc, #36]	; (8012a38 <siprintf+0x3c>)
 8012a14:	f853 2b04 	ldr.w	r2, [r3], #4
 8012a18:	9105      	str	r1, [sp, #20]
 8012a1a:	6800      	ldr	r0, [r0, #0]
 8012a1c:	9301      	str	r3, [sp, #4]
 8012a1e:	a902      	add	r1, sp, #8
 8012a20:	f002 fc92 	bl	8015348 <_svfiprintf_r>
 8012a24:	9b02      	ldr	r3, [sp, #8]
 8012a26:	2200      	movs	r2, #0
 8012a28:	701a      	strb	r2, [r3, #0]
 8012a2a:	b01c      	add	sp, #112	; 0x70
 8012a2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012a30:	b003      	add	sp, #12
 8012a32:	4770      	bx	lr
 8012a34:	20000068 	.word	0x20000068
 8012a38:	ffff0208 	.word	0xffff0208

08012a3c <__sread>:
 8012a3c:	b510      	push	{r4, lr}
 8012a3e:	460c      	mov	r4, r1
 8012a40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a44:	f000 f900 	bl	8012c48 <_read_r>
 8012a48:	2800      	cmp	r0, #0
 8012a4a:	bfab      	itete	ge
 8012a4c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012a4e:	89a3      	ldrhlt	r3, [r4, #12]
 8012a50:	181b      	addge	r3, r3, r0
 8012a52:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012a56:	bfac      	ite	ge
 8012a58:	6563      	strge	r3, [r4, #84]	; 0x54
 8012a5a:	81a3      	strhlt	r3, [r4, #12]
 8012a5c:	bd10      	pop	{r4, pc}

08012a5e <__swrite>:
 8012a5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a62:	461f      	mov	r7, r3
 8012a64:	898b      	ldrh	r3, [r1, #12]
 8012a66:	05db      	lsls	r3, r3, #23
 8012a68:	4605      	mov	r5, r0
 8012a6a:	460c      	mov	r4, r1
 8012a6c:	4616      	mov	r6, r2
 8012a6e:	d505      	bpl.n	8012a7c <__swrite+0x1e>
 8012a70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a74:	2302      	movs	r3, #2
 8012a76:	2200      	movs	r2, #0
 8012a78:	f000 f8d4 	bl	8012c24 <_lseek_r>
 8012a7c:	89a3      	ldrh	r3, [r4, #12]
 8012a7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012a82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012a86:	81a3      	strh	r3, [r4, #12]
 8012a88:	4632      	mov	r2, r6
 8012a8a:	463b      	mov	r3, r7
 8012a8c:	4628      	mov	r0, r5
 8012a8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012a92:	f000 b8eb 	b.w	8012c6c <_write_r>

08012a96 <__sseek>:
 8012a96:	b510      	push	{r4, lr}
 8012a98:	460c      	mov	r4, r1
 8012a9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a9e:	f000 f8c1 	bl	8012c24 <_lseek_r>
 8012aa2:	1c43      	adds	r3, r0, #1
 8012aa4:	89a3      	ldrh	r3, [r4, #12]
 8012aa6:	bf15      	itete	ne
 8012aa8:	6560      	strne	r0, [r4, #84]	; 0x54
 8012aaa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012aae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012ab2:	81a3      	strheq	r3, [r4, #12]
 8012ab4:	bf18      	it	ne
 8012ab6:	81a3      	strhne	r3, [r4, #12]
 8012ab8:	bd10      	pop	{r4, pc}

08012aba <__sclose>:
 8012aba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012abe:	f000 b8a1 	b.w	8012c04 <_close_r>

08012ac2 <__swbuf_r>:
 8012ac2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ac4:	460e      	mov	r6, r1
 8012ac6:	4614      	mov	r4, r2
 8012ac8:	4605      	mov	r5, r0
 8012aca:	b118      	cbz	r0, 8012ad4 <__swbuf_r+0x12>
 8012acc:	6a03      	ldr	r3, [r0, #32]
 8012ace:	b90b      	cbnz	r3, 8012ad4 <__swbuf_r+0x12>
 8012ad0:	f7ff fe32 	bl	8012738 <__sinit>
 8012ad4:	69a3      	ldr	r3, [r4, #24]
 8012ad6:	60a3      	str	r3, [r4, #8]
 8012ad8:	89a3      	ldrh	r3, [r4, #12]
 8012ada:	071a      	lsls	r2, r3, #28
 8012adc:	d525      	bpl.n	8012b2a <__swbuf_r+0x68>
 8012ade:	6923      	ldr	r3, [r4, #16]
 8012ae0:	b31b      	cbz	r3, 8012b2a <__swbuf_r+0x68>
 8012ae2:	6823      	ldr	r3, [r4, #0]
 8012ae4:	6922      	ldr	r2, [r4, #16]
 8012ae6:	1a98      	subs	r0, r3, r2
 8012ae8:	6963      	ldr	r3, [r4, #20]
 8012aea:	b2f6      	uxtb	r6, r6
 8012aec:	4283      	cmp	r3, r0
 8012aee:	4637      	mov	r7, r6
 8012af0:	dc04      	bgt.n	8012afc <__swbuf_r+0x3a>
 8012af2:	4621      	mov	r1, r4
 8012af4:	4628      	mov	r0, r5
 8012af6:	f7ff fd57 	bl	80125a8 <_fflush_r>
 8012afa:	b9e0      	cbnz	r0, 8012b36 <__swbuf_r+0x74>
 8012afc:	68a3      	ldr	r3, [r4, #8]
 8012afe:	3b01      	subs	r3, #1
 8012b00:	60a3      	str	r3, [r4, #8]
 8012b02:	6823      	ldr	r3, [r4, #0]
 8012b04:	1c5a      	adds	r2, r3, #1
 8012b06:	6022      	str	r2, [r4, #0]
 8012b08:	701e      	strb	r6, [r3, #0]
 8012b0a:	6962      	ldr	r2, [r4, #20]
 8012b0c:	1c43      	adds	r3, r0, #1
 8012b0e:	429a      	cmp	r2, r3
 8012b10:	d004      	beq.n	8012b1c <__swbuf_r+0x5a>
 8012b12:	89a3      	ldrh	r3, [r4, #12]
 8012b14:	07db      	lsls	r3, r3, #31
 8012b16:	d506      	bpl.n	8012b26 <__swbuf_r+0x64>
 8012b18:	2e0a      	cmp	r6, #10
 8012b1a:	d104      	bne.n	8012b26 <__swbuf_r+0x64>
 8012b1c:	4621      	mov	r1, r4
 8012b1e:	4628      	mov	r0, r5
 8012b20:	f7ff fd42 	bl	80125a8 <_fflush_r>
 8012b24:	b938      	cbnz	r0, 8012b36 <__swbuf_r+0x74>
 8012b26:	4638      	mov	r0, r7
 8012b28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012b2a:	4621      	mov	r1, r4
 8012b2c:	4628      	mov	r0, r5
 8012b2e:	f000 f805 	bl	8012b3c <__swsetup_r>
 8012b32:	2800      	cmp	r0, #0
 8012b34:	d0d5      	beq.n	8012ae2 <__swbuf_r+0x20>
 8012b36:	f04f 37ff 	mov.w	r7, #4294967295
 8012b3a:	e7f4      	b.n	8012b26 <__swbuf_r+0x64>

08012b3c <__swsetup_r>:
 8012b3c:	b538      	push	{r3, r4, r5, lr}
 8012b3e:	4b2a      	ldr	r3, [pc, #168]	; (8012be8 <__swsetup_r+0xac>)
 8012b40:	4605      	mov	r5, r0
 8012b42:	6818      	ldr	r0, [r3, #0]
 8012b44:	460c      	mov	r4, r1
 8012b46:	b118      	cbz	r0, 8012b50 <__swsetup_r+0x14>
 8012b48:	6a03      	ldr	r3, [r0, #32]
 8012b4a:	b90b      	cbnz	r3, 8012b50 <__swsetup_r+0x14>
 8012b4c:	f7ff fdf4 	bl	8012738 <__sinit>
 8012b50:	89a3      	ldrh	r3, [r4, #12]
 8012b52:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012b56:	0718      	lsls	r0, r3, #28
 8012b58:	d422      	bmi.n	8012ba0 <__swsetup_r+0x64>
 8012b5a:	06d9      	lsls	r1, r3, #27
 8012b5c:	d407      	bmi.n	8012b6e <__swsetup_r+0x32>
 8012b5e:	2309      	movs	r3, #9
 8012b60:	602b      	str	r3, [r5, #0]
 8012b62:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012b66:	81a3      	strh	r3, [r4, #12]
 8012b68:	f04f 30ff 	mov.w	r0, #4294967295
 8012b6c:	e034      	b.n	8012bd8 <__swsetup_r+0x9c>
 8012b6e:	0758      	lsls	r0, r3, #29
 8012b70:	d512      	bpl.n	8012b98 <__swsetup_r+0x5c>
 8012b72:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012b74:	b141      	cbz	r1, 8012b88 <__swsetup_r+0x4c>
 8012b76:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012b7a:	4299      	cmp	r1, r3
 8012b7c:	d002      	beq.n	8012b84 <__swsetup_r+0x48>
 8012b7e:	4628      	mov	r0, r5
 8012b80:	f000 ff44 	bl	8013a0c <_free_r>
 8012b84:	2300      	movs	r3, #0
 8012b86:	6363      	str	r3, [r4, #52]	; 0x34
 8012b88:	89a3      	ldrh	r3, [r4, #12]
 8012b8a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012b8e:	81a3      	strh	r3, [r4, #12]
 8012b90:	2300      	movs	r3, #0
 8012b92:	6063      	str	r3, [r4, #4]
 8012b94:	6923      	ldr	r3, [r4, #16]
 8012b96:	6023      	str	r3, [r4, #0]
 8012b98:	89a3      	ldrh	r3, [r4, #12]
 8012b9a:	f043 0308 	orr.w	r3, r3, #8
 8012b9e:	81a3      	strh	r3, [r4, #12]
 8012ba0:	6923      	ldr	r3, [r4, #16]
 8012ba2:	b94b      	cbnz	r3, 8012bb8 <__swsetup_r+0x7c>
 8012ba4:	89a3      	ldrh	r3, [r4, #12]
 8012ba6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012baa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012bae:	d003      	beq.n	8012bb8 <__swsetup_r+0x7c>
 8012bb0:	4621      	mov	r1, r4
 8012bb2:	4628      	mov	r0, r5
 8012bb4:	f002 fe30 	bl	8015818 <__smakebuf_r>
 8012bb8:	89a0      	ldrh	r0, [r4, #12]
 8012bba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012bbe:	f010 0301 	ands.w	r3, r0, #1
 8012bc2:	d00a      	beq.n	8012bda <__swsetup_r+0x9e>
 8012bc4:	2300      	movs	r3, #0
 8012bc6:	60a3      	str	r3, [r4, #8]
 8012bc8:	6963      	ldr	r3, [r4, #20]
 8012bca:	425b      	negs	r3, r3
 8012bcc:	61a3      	str	r3, [r4, #24]
 8012bce:	6923      	ldr	r3, [r4, #16]
 8012bd0:	b943      	cbnz	r3, 8012be4 <__swsetup_r+0xa8>
 8012bd2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012bd6:	d1c4      	bne.n	8012b62 <__swsetup_r+0x26>
 8012bd8:	bd38      	pop	{r3, r4, r5, pc}
 8012bda:	0781      	lsls	r1, r0, #30
 8012bdc:	bf58      	it	pl
 8012bde:	6963      	ldrpl	r3, [r4, #20]
 8012be0:	60a3      	str	r3, [r4, #8]
 8012be2:	e7f4      	b.n	8012bce <__swsetup_r+0x92>
 8012be4:	2000      	movs	r0, #0
 8012be6:	e7f7      	b.n	8012bd8 <__swsetup_r+0x9c>
 8012be8:	20000068 	.word	0x20000068

08012bec <memset>:
 8012bec:	4402      	add	r2, r0
 8012bee:	4603      	mov	r3, r0
 8012bf0:	4293      	cmp	r3, r2
 8012bf2:	d100      	bne.n	8012bf6 <memset+0xa>
 8012bf4:	4770      	bx	lr
 8012bf6:	f803 1b01 	strb.w	r1, [r3], #1
 8012bfa:	e7f9      	b.n	8012bf0 <memset+0x4>

08012bfc <_localeconv_r>:
 8012bfc:	4800      	ldr	r0, [pc, #0]	; (8012c00 <_localeconv_r+0x4>)
 8012bfe:	4770      	bx	lr
 8012c00:	2000015c 	.word	0x2000015c

08012c04 <_close_r>:
 8012c04:	b538      	push	{r3, r4, r5, lr}
 8012c06:	4d06      	ldr	r5, [pc, #24]	; (8012c20 <_close_r+0x1c>)
 8012c08:	2300      	movs	r3, #0
 8012c0a:	4604      	mov	r4, r0
 8012c0c:	4608      	mov	r0, r1
 8012c0e:	602b      	str	r3, [r5, #0]
 8012c10:	f7f6 ff31 	bl	8009a76 <_close>
 8012c14:	1c43      	adds	r3, r0, #1
 8012c16:	d102      	bne.n	8012c1e <_close_r+0x1a>
 8012c18:	682b      	ldr	r3, [r5, #0]
 8012c1a:	b103      	cbz	r3, 8012c1e <_close_r+0x1a>
 8012c1c:	6023      	str	r3, [r4, #0]
 8012c1e:	bd38      	pop	{r3, r4, r5, pc}
 8012c20:	20000ce0 	.word	0x20000ce0

08012c24 <_lseek_r>:
 8012c24:	b538      	push	{r3, r4, r5, lr}
 8012c26:	4d07      	ldr	r5, [pc, #28]	; (8012c44 <_lseek_r+0x20>)
 8012c28:	4604      	mov	r4, r0
 8012c2a:	4608      	mov	r0, r1
 8012c2c:	4611      	mov	r1, r2
 8012c2e:	2200      	movs	r2, #0
 8012c30:	602a      	str	r2, [r5, #0]
 8012c32:	461a      	mov	r2, r3
 8012c34:	f7f6 ff46 	bl	8009ac4 <_lseek>
 8012c38:	1c43      	adds	r3, r0, #1
 8012c3a:	d102      	bne.n	8012c42 <_lseek_r+0x1e>
 8012c3c:	682b      	ldr	r3, [r5, #0]
 8012c3e:	b103      	cbz	r3, 8012c42 <_lseek_r+0x1e>
 8012c40:	6023      	str	r3, [r4, #0]
 8012c42:	bd38      	pop	{r3, r4, r5, pc}
 8012c44:	20000ce0 	.word	0x20000ce0

08012c48 <_read_r>:
 8012c48:	b538      	push	{r3, r4, r5, lr}
 8012c4a:	4d07      	ldr	r5, [pc, #28]	; (8012c68 <_read_r+0x20>)
 8012c4c:	4604      	mov	r4, r0
 8012c4e:	4608      	mov	r0, r1
 8012c50:	4611      	mov	r1, r2
 8012c52:	2200      	movs	r2, #0
 8012c54:	602a      	str	r2, [r5, #0]
 8012c56:	461a      	mov	r2, r3
 8012c58:	f7f6 fed4 	bl	8009a04 <_read>
 8012c5c:	1c43      	adds	r3, r0, #1
 8012c5e:	d102      	bne.n	8012c66 <_read_r+0x1e>
 8012c60:	682b      	ldr	r3, [r5, #0]
 8012c62:	b103      	cbz	r3, 8012c66 <_read_r+0x1e>
 8012c64:	6023      	str	r3, [r4, #0]
 8012c66:	bd38      	pop	{r3, r4, r5, pc}
 8012c68:	20000ce0 	.word	0x20000ce0

08012c6c <_write_r>:
 8012c6c:	b538      	push	{r3, r4, r5, lr}
 8012c6e:	4d07      	ldr	r5, [pc, #28]	; (8012c8c <_write_r+0x20>)
 8012c70:	4604      	mov	r4, r0
 8012c72:	4608      	mov	r0, r1
 8012c74:	4611      	mov	r1, r2
 8012c76:	2200      	movs	r2, #0
 8012c78:	602a      	str	r2, [r5, #0]
 8012c7a:	461a      	mov	r2, r3
 8012c7c:	f7f6 fedf 	bl	8009a3e <_write>
 8012c80:	1c43      	adds	r3, r0, #1
 8012c82:	d102      	bne.n	8012c8a <_write_r+0x1e>
 8012c84:	682b      	ldr	r3, [r5, #0]
 8012c86:	b103      	cbz	r3, 8012c8a <_write_r+0x1e>
 8012c88:	6023      	str	r3, [r4, #0]
 8012c8a:	bd38      	pop	{r3, r4, r5, pc}
 8012c8c:	20000ce0 	.word	0x20000ce0

08012c90 <__errno>:
 8012c90:	4b01      	ldr	r3, [pc, #4]	; (8012c98 <__errno+0x8>)
 8012c92:	6818      	ldr	r0, [r3, #0]
 8012c94:	4770      	bx	lr
 8012c96:	bf00      	nop
 8012c98:	20000068 	.word	0x20000068

08012c9c <__libc_init_array>:
 8012c9c:	b570      	push	{r4, r5, r6, lr}
 8012c9e:	4d0d      	ldr	r5, [pc, #52]	; (8012cd4 <__libc_init_array+0x38>)
 8012ca0:	4c0d      	ldr	r4, [pc, #52]	; (8012cd8 <__libc_init_array+0x3c>)
 8012ca2:	1b64      	subs	r4, r4, r5
 8012ca4:	10a4      	asrs	r4, r4, #2
 8012ca6:	2600      	movs	r6, #0
 8012ca8:	42a6      	cmp	r6, r4
 8012caa:	d109      	bne.n	8012cc0 <__libc_init_array+0x24>
 8012cac:	4d0b      	ldr	r5, [pc, #44]	; (8012cdc <__libc_init_array+0x40>)
 8012cae:	4c0c      	ldr	r4, [pc, #48]	; (8012ce0 <__libc_init_array+0x44>)
 8012cb0:	f003 faca 	bl	8016248 <_init>
 8012cb4:	1b64      	subs	r4, r4, r5
 8012cb6:	10a4      	asrs	r4, r4, #2
 8012cb8:	2600      	movs	r6, #0
 8012cba:	42a6      	cmp	r6, r4
 8012cbc:	d105      	bne.n	8012cca <__libc_init_array+0x2e>
 8012cbe:	bd70      	pop	{r4, r5, r6, pc}
 8012cc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8012cc4:	4798      	blx	r3
 8012cc6:	3601      	adds	r6, #1
 8012cc8:	e7ee      	b.n	8012ca8 <__libc_init_array+0xc>
 8012cca:	f855 3b04 	ldr.w	r3, [r5], #4
 8012cce:	4798      	blx	r3
 8012cd0:	3601      	adds	r6, #1
 8012cd2:	e7f2      	b.n	8012cba <__libc_init_array+0x1e>
 8012cd4:	080172e8 	.word	0x080172e8
 8012cd8:	080172e8 	.word	0x080172e8
 8012cdc:	080172e8 	.word	0x080172e8
 8012ce0:	080172ec 	.word	0x080172ec

08012ce4 <__retarget_lock_init_recursive>:
 8012ce4:	4770      	bx	lr

08012ce6 <__retarget_lock_acquire_recursive>:
 8012ce6:	4770      	bx	lr

08012ce8 <__retarget_lock_release_recursive>:
 8012ce8:	4770      	bx	lr

08012cea <memcpy>:
 8012cea:	440a      	add	r2, r1
 8012cec:	4291      	cmp	r1, r2
 8012cee:	f100 33ff 	add.w	r3, r0, #4294967295
 8012cf2:	d100      	bne.n	8012cf6 <memcpy+0xc>
 8012cf4:	4770      	bx	lr
 8012cf6:	b510      	push	{r4, lr}
 8012cf8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012cfc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012d00:	4291      	cmp	r1, r2
 8012d02:	d1f9      	bne.n	8012cf8 <memcpy+0xe>
 8012d04:	bd10      	pop	{r4, pc}
	...

08012d08 <nanf>:
 8012d08:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8012d10 <nanf+0x8>
 8012d0c:	4770      	bx	lr
 8012d0e:	bf00      	nop
 8012d10:	7fc00000 	.word	0x7fc00000

08012d14 <quorem>:
 8012d14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d18:	6903      	ldr	r3, [r0, #16]
 8012d1a:	690c      	ldr	r4, [r1, #16]
 8012d1c:	42a3      	cmp	r3, r4
 8012d1e:	4607      	mov	r7, r0
 8012d20:	db7e      	blt.n	8012e20 <quorem+0x10c>
 8012d22:	3c01      	subs	r4, #1
 8012d24:	f101 0814 	add.w	r8, r1, #20
 8012d28:	f100 0514 	add.w	r5, r0, #20
 8012d2c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012d30:	9301      	str	r3, [sp, #4]
 8012d32:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012d36:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012d3a:	3301      	adds	r3, #1
 8012d3c:	429a      	cmp	r2, r3
 8012d3e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8012d42:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012d46:	fbb2 f6f3 	udiv	r6, r2, r3
 8012d4a:	d331      	bcc.n	8012db0 <quorem+0x9c>
 8012d4c:	f04f 0e00 	mov.w	lr, #0
 8012d50:	4640      	mov	r0, r8
 8012d52:	46ac      	mov	ip, r5
 8012d54:	46f2      	mov	sl, lr
 8012d56:	f850 2b04 	ldr.w	r2, [r0], #4
 8012d5a:	b293      	uxth	r3, r2
 8012d5c:	fb06 e303 	mla	r3, r6, r3, lr
 8012d60:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012d64:	0c1a      	lsrs	r2, r3, #16
 8012d66:	b29b      	uxth	r3, r3
 8012d68:	ebaa 0303 	sub.w	r3, sl, r3
 8012d6c:	f8dc a000 	ldr.w	sl, [ip]
 8012d70:	fa13 f38a 	uxtah	r3, r3, sl
 8012d74:	fb06 220e 	mla	r2, r6, lr, r2
 8012d78:	9300      	str	r3, [sp, #0]
 8012d7a:	9b00      	ldr	r3, [sp, #0]
 8012d7c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012d80:	b292      	uxth	r2, r2
 8012d82:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8012d86:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012d8a:	f8bd 3000 	ldrh.w	r3, [sp]
 8012d8e:	4581      	cmp	r9, r0
 8012d90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012d94:	f84c 3b04 	str.w	r3, [ip], #4
 8012d98:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8012d9c:	d2db      	bcs.n	8012d56 <quorem+0x42>
 8012d9e:	f855 300b 	ldr.w	r3, [r5, fp]
 8012da2:	b92b      	cbnz	r3, 8012db0 <quorem+0x9c>
 8012da4:	9b01      	ldr	r3, [sp, #4]
 8012da6:	3b04      	subs	r3, #4
 8012da8:	429d      	cmp	r5, r3
 8012daa:	461a      	mov	r2, r3
 8012dac:	d32c      	bcc.n	8012e08 <quorem+0xf4>
 8012dae:	613c      	str	r4, [r7, #16]
 8012db0:	4638      	mov	r0, r7
 8012db2:	f001 f9f1 	bl	8014198 <__mcmp>
 8012db6:	2800      	cmp	r0, #0
 8012db8:	db22      	blt.n	8012e00 <quorem+0xec>
 8012dba:	3601      	adds	r6, #1
 8012dbc:	4629      	mov	r1, r5
 8012dbe:	2000      	movs	r0, #0
 8012dc0:	f858 2b04 	ldr.w	r2, [r8], #4
 8012dc4:	f8d1 c000 	ldr.w	ip, [r1]
 8012dc8:	b293      	uxth	r3, r2
 8012dca:	1ac3      	subs	r3, r0, r3
 8012dcc:	0c12      	lsrs	r2, r2, #16
 8012dce:	fa13 f38c 	uxtah	r3, r3, ip
 8012dd2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8012dd6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012dda:	b29b      	uxth	r3, r3
 8012ddc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012de0:	45c1      	cmp	r9, r8
 8012de2:	f841 3b04 	str.w	r3, [r1], #4
 8012de6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012dea:	d2e9      	bcs.n	8012dc0 <quorem+0xac>
 8012dec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012df0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012df4:	b922      	cbnz	r2, 8012e00 <quorem+0xec>
 8012df6:	3b04      	subs	r3, #4
 8012df8:	429d      	cmp	r5, r3
 8012dfa:	461a      	mov	r2, r3
 8012dfc:	d30a      	bcc.n	8012e14 <quorem+0x100>
 8012dfe:	613c      	str	r4, [r7, #16]
 8012e00:	4630      	mov	r0, r6
 8012e02:	b003      	add	sp, #12
 8012e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e08:	6812      	ldr	r2, [r2, #0]
 8012e0a:	3b04      	subs	r3, #4
 8012e0c:	2a00      	cmp	r2, #0
 8012e0e:	d1ce      	bne.n	8012dae <quorem+0x9a>
 8012e10:	3c01      	subs	r4, #1
 8012e12:	e7c9      	b.n	8012da8 <quorem+0x94>
 8012e14:	6812      	ldr	r2, [r2, #0]
 8012e16:	3b04      	subs	r3, #4
 8012e18:	2a00      	cmp	r2, #0
 8012e1a:	d1f0      	bne.n	8012dfe <quorem+0xea>
 8012e1c:	3c01      	subs	r4, #1
 8012e1e:	e7eb      	b.n	8012df8 <quorem+0xe4>
 8012e20:	2000      	movs	r0, #0
 8012e22:	e7ee      	b.n	8012e02 <quorem+0xee>
 8012e24:	0000      	movs	r0, r0
	...

08012e28 <_dtoa_r>:
 8012e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e2c:	ed2d 8b04 	vpush	{d8-d9}
 8012e30:	69c5      	ldr	r5, [r0, #28]
 8012e32:	b093      	sub	sp, #76	; 0x4c
 8012e34:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012e38:	ec57 6b10 	vmov	r6, r7, d0
 8012e3c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8012e40:	9107      	str	r1, [sp, #28]
 8012e42:	4604      	mov	r4, r0
 8012e44:	920a      	str	r2, [sp, #40]	; 0x28
 8012e46:	930d      	str	r3, [sp, #52]	; 0x34
 8012e48:	b975      	cbnz	r5, 8012e68 <_dtoa_r+0x40>
 8012e4a:	2010      	movs	r0, #16
 8012e4c:	f000 fe2a 	bl	8013aa4 <malloc>
 8012e50:	4602      	mov	r2, r0
 8012e52:	61e0      	str	r0, [r4, #28]
 8012e54:	b920      	cbnz	r0, 8012e60 <_dtoa_r+0x38>
 8012e56:	4bae      	ldr	r3, [pc, #696]	; (8013110 <_dtoa_r+0x2e8>)
 8012e58:	21ef      	movs	r1, #239	; 0xef
 8012e5a:	48ae      	ldr	r0, [pc, #696]	; (8013114 <_dtoa_r+0x2ec>)
 8012e5c:	f002 fdb4 	bl	80159c8 <__assert_func>
 8012e60:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8012e64:	6005      	str	r5, [r0, #0]
 8012e66:	60c5      	str	r5, [r0, #12]
 8012e68:	69e3      	ldr	r3, [r4, #28]
 8012e6a:	6819      	ldr	r1, [r3, #0]
 8012e6c:	b151      	cbz	r1, 8012e84 <_dtoa_r+0x5c>
 8012e6e:	685a      	ldr	r2, [r3, #4]
 8012e70:	604a      	str	r2, [r1, #4]
 8012e72:	2301      	movs	r3, #1
 8012e74:	4093      	lsls	r3, r2
 8012e76:	608b      	str	r3, [r1, #8]
 8012e78:	4620      	mov	r0, r4
 8012e7a:	f000 ff07 	bl	8013c8c <_Bfree>
 8012e7e:	69e3      	ldr	r3, [r4, #28]
 8012e80:	2200      	movs	r2, #0
 8012e82:	601a      	str	r2, [r3, #0]
 8012e84:	1e3b      	subs	r3, r7, #0
 8012e86:	bfbb      	ittet	lt
 8012e88:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8012e8c:	9303      	strlt	r3, [sp, #12]
 8012e8e:	2300      	movge	r3, #0
 8012e90:	2201      	movlt	r2, #1
 8012e92:	bfac      	ite	ge
 8012e94:	f8c8 3000 	strge.w	r3, [r8]
 8012e98:	f8c8 2000 	strlt.w	r2, [r8]
 8012e9c:	4b9e      	ldr	r3, [pc, #632]	; (8013118 <_dtoa_r+0x2f0>)
 8012e9e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8012ea2:	ea33 0308 	bics.w	r3, r3, r8
 8012ea6:	d11b      	bne.n	8012ee0 <_dtoa_r+0xb8>
 8012ea8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012eaa:	f242 730f 	movw	r3, #9999	; 0x270f
 8012eae:	6013      	str	r3, [r2, #0]
 8012eb0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8012eb4:	4333      	orrs	r3, r6
 8012eb6:	f000 8593 	beq.w	80139e0 <_dtoa_r+0xbb8>
 8012eba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012ebc:	b963      	cbnz	r3, 8012ed8 <_dtoa_r+0xb0>
 8012ebe:	4b97      	ldr	r3, [pc, #604]	; (801311c <_dtoa_r+0x2f4>)
 8012ec0:	e027      	b.n	8012f12 <_dtoa_r+0xea>
 8012ec2:	4b97      	ldr	r3, [pc, #604]	; (8013120 <_dtoa_r+0x2f8>)
 8012ec4:	9300      	str	r3, [sp, #0]
 8012ec6:	3308      	adds	r3, #8
 8012ec8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012eca:	6013      	str	r3, [r2, #0]
 8012ecc:	9800      	ldr	r0, [sp, #0]
 8012ece:	b013      	add	sp, #76	; 0x4c
 8012ed0:	ecbd 8b04 	vpop	{d8-d9}
 8012ed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ed8:	4b90      	ldr	r3, [pc, #576]	; (801311c <_dtoa_r+0x2f4>)
 8012eda:	9300      	str	r3, [sp, #0]
 8012edc:	3303      	adds	r3, #3
 8012ede:	e7f3      	b.n	8012ec8 <_dtoa_r+0xa0>
 8012ee0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012ee4:	2200      	movs	r2, #0
 8012ee6:	ec51 0b17 	vmov	r0, r1, d7
 8012eea:	eeb0 8a47 	vmov.f32	s16, s14
 8012eee:	eef0 8a67 	vmov.f32	s17, s15
 8012ef2:	2300      	movs	r3, #0
 8012ef4:	f7f5 fd20 	bl	8008938 <__aeabi_dcmpeq>
 8012ef8:	4681      	mov	r9, r0
 8012efa:	b160      	cbz	r0, 8012f16 <_dtoa_r+0xee>
 8012efc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012efe:	2301      	movs	r3, #1
 8012f00:	6013      	str	r3, [r2, #0]
 8012f02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012f04:	2b00      	cmp	r3, #0
 8012f06:	f000 8568 	beq.w	80139da <_dtoa_r+0xbb2>
 8012f0a:	4b86      	ldr	r3, [pc, #536]	; (8013124 <_dtoa_r+0x2fc>)
 8012f0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012f0e:	6013      	str	r3, [r2, #0]
 8012f10:	3b01      	subs	r3, #1
 8012f12:	9300      	str	r3, [sp, #0]
 8012f14:	e7da      	b.n	8012ecc <_dtoa_r+0xa4>
 8012f16:	aa10      	add	r2, sp, #64	; 0x40
 8012f18:	a911      	add	r1, sp, #68	; 0x44
 8012f1a:	4620      	mov	r0, r4
 8012f1c:	eeb0 0a48 	vmov.f32	s0, s16
 8012f20:	eef0 0a68 	vmov.f32	s1, s17
 8012f24:	f001 fa4e 	bl	80143c4 <__d2b>
 8012f28:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8012f2c:	4682      	mov	sl, r0
 8012f2e:	2d00      	cmp	r5, #0
 8012f30:	d07f      	beq.n	8013032 <_dtoa_r+0x20a>
 8012f32:	ee18 3a90 	vmov	r3, s17
 8012f36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012f3a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8012f3e:	ec51 0b18 	vmov	r0, r1, d8
 8012f42:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8012f46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8012f4a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8012f4e:	4619      	mov	r1, r3
 8012f50:	2200      	movs	r2, #0
 8012f52:	4b75      	ldr	r3, [pc, #468]	; (8013128 <_dtoa_r+0x300>)
 8012f54:	f7f5 f8d0 	bl	80080f8 <__aeabi_dsub>
 8012f58:	a367      	add	r3, pc, #412	; (adr r3, 80130f8 <_dtoa_r+0x2d0>)
 8012f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f5e:	f7f5 fa83 	bl	8008468 <__aeabi_dmul>
 8012f62:	a367      	add	r3, pc, #412	; (adr r3, 8013100 <_dtoa_r+0x2d8>)
 8012f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f68:	f7f5 f8c8 	bl	80080fc <__adddf3>
 8012f6c:	4606      	mov	r6, r0
 8012f6e:	4628      	mov	r0, r5
 8012f70:	460f      	mov	r7, r1
 8012f72:	f7f5 fa0f 	bl	8008394 <__aeabi_i2d>
 8012f76:	a364      	add	r3, pc, #400	; (adr r3, 8013108 <_dtoa_r+0x2e0>)
 8012f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f7c:	f7f5 fa74 	bl	8008468 <__aeabi_dmul>
 8012f80:	4602      	mov	r2, r0
 8012f82:	460b      	mov	r3, r1
 8012f84:	4630      	mov	r0, r6
 8012f86:	4639      	mov	r1, r7
 8012f88:	f7f5 f8b8 	bl	80080fc <__adddf3>
 8012f8c:	4606      	mov	r6, r0
 8012f8e:	460f      	mov	r7, r1
 8012f90:	f7f5 fd1a 	bl	80089c8 <__aeabi_d2iz>
 8012f94:	2200      	movs	r2, #0
 8012f96:	4683      	mov	fp, r0
 8012f98:	2300      	movs	r3, #0
 8012f9a:	4630      	mov	r0, r6
 8012f9c:	4639      	mov	r1, r7
 8012f9e:	f7f5 fcd5 	bl	800894c <__aeabi_dcmplt>
 8012fa2:	b148      	cbz	r0, 8012fb8 <_dtoa_r+0x190>
 8012fa4:	4658      	mov	r0, fp
 8012fa6:	f7f5 f9f5 	bl	8008394 <__aeabi_i2d>
 8012faa:	4632      	mov	r2, r6
 8012fac:	463b      	mov	r3, r7
 8012fae:	f7f5 fcc3 	bl	8008938 <__aeabi_dcmpeq>
 8012fb2:	b908      	cbnz	r0, 8012fb8 <_dtoa_r+0x190>
 8012fb4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012fb8:	f1bb 0f16 	cmp.w	fp, #22
 8012fbc:	d857      	bhi.n	801306e <_dtoa_r+0x246>
 8012fbe:	4b5b      	ldr	r3, [pc, #364]	; (801312c <_dtoa_r+0x304>)
 8012fc0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8012fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fc8:	ec51 0b18 	vmov	r0, r1, d8
 8012fcc:	f7f5 fcbe 	bl	800894c <__aeabi_dcmplt>
 8012fd0:	2800      	cmp	r0, #0
 8012fd2:	d04e      	beq.n	8013072 <_dtoa_r+0x24a>
 8012fd4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012fd8:	2300      	movs	r3, #0
 8012fda:	930c      	str	r3, [sp, #48]	; 0x30
 8012fdc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012fde:	1b5b      	subs	r3, r3, r5
 8012fe0:	1e5a      	subs	r2, r3, #1
 8012fe2:	bf45      	ittet	mi
 8012fe4:	f1c3 0301 	rsbmi	r3, r3, #1
 8012fe8:	9305      	strmi	r3, [sp, #20]
 8012fea:	2300      	movpl	r3, #0
 8012fec:	2300      	movmi	r3, #0
 8012fee:	9206      	str	r2, [sp, #24]
 8012ff0:	bf54      	ite	pl
 8012ff2:	9305      	strpl	r3, [sp, #20]
 8012ff4:	9306      	strmi	r3, [sp, #24]
 8012ff6:	f1bb 0f00 	cmp.w	fp, #0
 8012ffa:	db3c      	blt.n	8013076 <_dtoa_r+0x24e>
 8012ffc:	9b06      	ldr	r3, [sp, #24]
 8012ffe:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8013002:	445b      	add	r3, fp
 8013004:	9306      	str	r3, [sp, #24]
 8013006:	2300      	movs	r3, #0
 8013008:	9308      	str	r3, [sp, #32]
 801300a:	9b07      	ldr	r3, [sp, #28]
 801300c:	2b09      	cmp	r3, #9
 801300e:	d868      	bhi.n	80130e2 <_dtoa_r+0x2ba>
 8013010:	2b05      	cmp	r3, #5
 8013012:	bfc4      	itt	gt
 8013014:	3b04      	subgt	r3, #4
 8013016:	9307      	strgt	r3, [sp, #28]
 8013018:	9b07      	ldr	r3, [sp, #28]
 801301a:	f1a3 0302 	sub.w	r3, r3, #2
 801301e:	bfcc      	ite	gt
 8013020:	2500      	movgt	r5, #0
 8013022:	2501      	movle	r5, #1
 8013024:	2b03      	cmp	r3, #3
 8013026:	f200 8085 	bhi.w	8013134 <_dtoa_r+0x30c>
 801302a:	e8df f003 	tbb	[pc, r3]
 801302e:	3b2e      	.short	0x3b2e
 8013030:	5839      	.short	0x5839
 8013032:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8013036:	441d      	add	r5, r3
 8013038:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801303c:	2b20      	cmp	r3, #32
 801303e:	bfc1      	itttt	gt
 8013040:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8013044:	fa08 f803 	lslgt.w	r8, r8, r3
 8013048:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 801304c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8013050:	bfd6      	itet	le
 8013052:	f1c3 0320 	rsble	r3, r3, #32
 8013056:	ea48 0003 	orrgt.w	r0, r8, r3
 801305a:	fa06 f003 	lslle.w	r0, r6, r3
 801305e:	f7f5 f989 	bl	8008374 <__aeabi_ui2d>
 8013062:	2201      	movs	r2, #1
 8013064:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8013068:	3d01      	subs	r5, #1
 801306a:	920e      	str	r2, [sp, #56]	; 0x38
 801306c:	e76f      	b.n	8012f4e <_dtoa_r+0x126>
 801306e:	2301      	movs	r3, #1
 8013070:	e7b3      	b.n	8012fda <_dtoa_r+0x1b2>
 8013072:	900c      	str	r0, [sp, #48]	; 0x30
 8013074:	e7b2      	b.n	8012fdc <_dtoa_r+0x1b4>
 8013076:	9b05      	ldr	r3, [sp, #20]
 8013078:	eba3 030b 	sub.w	r3, r3, fp
 801307c:	9305      	str	r3, [sp, #20]
 801307e:	f1cb 0300 	rsb	r3, fp, #0
 8013082:	9308      	str	r3, [sp, #32]
 8013084:	2300      	movs	r3, #0
 8013086:	930b      	str	r3, [sp, #44]	; 0x2c
 8013088:	e7bf      	b.n	801300a <_dtoa_r+0x1e2>
 801308a:	2300      	movs	r3, #0
 801308c:	9309      	str	r3, [sp, #36]	; 0x24
 801308e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013090:	2b00      	cmp	r3, #0
 8013092:	dc52      	bgt.n	801313a <_dtoa_r+0x312>
 8013094:	2301      	movs	r3, #1
 8013096:	9301      	str	r3, [sp, #4]
 8013098:	9304      	str	r3, [sp, #16]
 801309a:	461a      	mov	r2, r3
 801309c:	920a      	str	r2, [sp, #40]	; 0x28
 801309e:	e00b      	b.n	80130b8 <_dtoa_r+0x290>
 80130a0:	2301      	movs	r3, #1
 80130a2:	e7f3      	b.n	801308c <_dtoa_r+0x264>
 80130a4:	2300      	movs	r3, #0
 80130a6:	9309      	str	r3, [sp, #36]	; 0x24
 80130a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80130aa:	445b      	add	r3, fp
 80130ac:	9301      	str	r3, [sp, #4]
 80130ae:	3301      	adds	r3, #1
 80130b0:	2b01      	cmp	r3, #1
 80130b2:	9304      	str	r3, [sp, #16]
 80130b4:	bfb8      	it	lt
 80130b6:	2301      	movlt	r3, #1
 80130b8:	69e0      	ldr	r0, [r4, #28]
 80130ba:	2100      	movs	r1, #0
 80130bc:	2204      	movs	r2, #4
 80130be:	f102 0614 	add.w	r6, r2, #20
 80130c2:	429e      	cmp	r6, r3
 80130c4:	d93d      	bls.n	8013142 <_dtoa_r+0x31a>
 80130c6:	6041      	str	r1, [r0, #4]
 80130c8:	4620      	mov	r0, r4
 80130ca:	f000 fd9f 	bl	8013c0c <_Balloc>
 80130ce:	9000      	str	r0, [sp, #0]
 80130d0:	2800      	cmp	r0, #0
 80130d2:	d139      	bne.n	8013148 <_dtoa_r+0x320>
 80130d4:	4b16      	ldr	r3, [pc, #88]	; (8013130 <_dtoa_r+0x308>)
 80130d6:	4602      	mov	r2, r0
 80130d8:	f240 11af 	movw	r1, #431	; 0x1af
 80130dc:	e6bd      	b.n	8012e5a <_dtoa_r+0x32>
 80130de:	2301      	movs	r3, #1
 80130e0:	e7e1      	b.n	80130a6 <_dtoa_r+0x27e>
 80130e2:	2501      	movs	r5, #1
 80130e4:	2300      	movs	r3, #0
 80130e6:	9307      	str	r3, [sp, #28]
 80130e8:	9509      	str	r5, [sp, #36]	; 0x24
 80130ea:	f04f 33ff 	mov.w	r3, #4294967295
 80130ee:	9301      	str	r3, [sp, #4]
 80130f0:	9304      	str	r3, [sp, #16]
 80130f2:	2200      	movs	r2, #0
 80130f4:	2312      	movs	r3, #18
 80130f6:	e7d1      	b.n	801309c <_dtoa_r+0x274>
 80130f8:	636f4361 	.word	0x636f4361
 80130fc:	3fd287a7 	.word	0x3fd287a7
 8013100:	8b60c8b3 	.word	0x8b60c8b3
 8013104:	3fc68a28 	.word	0x3fc68a28
 8013108:	509f79fb 	.word	0x509f79fb
 801310c:	3fd34413 	.word	0x3fd34413
 8013110:	08016efe 	.word	0x08016efe
 8013114:	08016f15 	.word	0x08016f15
 8013118:	7ff00000 	.word	0x7ff00000
 801311c:	08016efa 	.word	0x08016efa
 8013120:	08016ef1 	.word	0x08016ef1
 8013124:	08016ec9 	.word	0x08016ec9
 8013128:	3ff80000 	.word	0x3ff80000
 801312c:	08017000 	.word	0x08017000
 8013130:	08016f6d 	.word	0x08016f6d
 8013134:	2301      	movs	r3, #1
 8013136:	9309      	str	r3, [sp, #36]	; 0x24
 8013138:	e7d7      	b.n	80130ea <_dtoa_r+0x2c2>
 801313a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801313c:	9301      	str	r3, [sp, #4]
 801313e:	9304      	str	r3, [sp, #16]
 8013140:	e7ba      	b.n	80130b8 <_dtoa_r+0x290>
 8013142:	3101      	adds	r1, #1
 8013144:	0052      	lsls	r2, r2, #1
 8013146:	e7ba      	b.n	80130be <_dtoa_r+0x296>
 8013148:	69e3      	ldr	r3, [r4, #28]
 801314a:	9a00      	ldr	r2, [sp, #0]
 801314c:	601a      	str	r2, [r3, #0]
 801314e:	9b04      	ldr	r3, [sp, #16]
 8013150:	2b0e      	cmp	r3, #14
 8013152:	f200 80a8 	bhi.w	80132a6 <_dtoa_r+0x47e>
 8013156:	2d00      	cmp	r5, #0
 8013158:	f000 80a5 	beq.w	80132a6 <_dtoa_r+0x47e>
 801315c:	f1bb 0f00 	cmp.w	fp, #0
 8013160:	dd38      	ble.n	80131d4 <_dtoa_r+0x3ac>
 8013162:	4bc0      	ldr	r3, [pc, #768]	; (8013464 <_dtoa_r+0x63c>)
 8013164:	f00b 020f 	and.w	r2, fp, #15
 8013168:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801316c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8013170:	e9d3 6700 	ldrd	r6, r7, [r3]
 8013174:	ea4f 182b 	mov.w	r8, fp, asr #4
 8013178:	d019      	beq.n	80131ae <_dtoa_r+0x386>
 801317a:	4bbb      	ldr	r3, [pc, #748]	; (8013468 <_dtoa_r+0x640>)
 801317c:	ec51 0b18 	vmov	r0, r1, d8
 8013180:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013184:	f7f5 fa9a 	bl	80086bc <__aeabi_ddiv>
 8013188:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801318c:	f008 080f 	and.w	r8, r8, #15
 8013190:	2503      	movs	r5, #3
 8013192:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8013468 <_dtoa_r+0x640>
 8013196:	f1b8 0f00 	cmp.w	r8, #0
 801319a:	d10a      	bne.n	80131b2 <_dtoa_r+0x38a>
 801319c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80131a0:	4632      	mov	r2, r6
 80131a2:	463b      	mov	r3, r7
 80131a4:	f7f5 fa8a 	bl	80086bc <__aeabi_ddiv>
 80131a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80131ac:	e02b      	b.n	8013206 <_dtoa_r+0x3de>
 80131ae:	2502      	movs	r5, #2
 80131b0:	e7ef      	b.n	8013192 <_dtoa_r+0x36a>
 80131b2:	f018 0f01 	tst.w	r8, #1
 80131b6:	d008      	beq.n	80131ca <_dtoa_r+0x3a2>
 80131b8:	4630      	mov	r0, r6
 80131ba:	4639      	mov	r1, r7
 80131bc:	e9d9 2300 	ldrd	r2, r3, [r9]
 80131c0:	f7f5 f952 	bl	8008468 <__aeabi_dmul>
 80131c4:	3501      	adds	r5, #1
 80131c6:	4606      	mov	r6, r0
 80131c8:	460f      	mov	r7, r1
 80131ca:	ea4f 0868 	mov.w	r8, r8, asr #1
 80131ce:	f109 0908 	add.w	r9, r9, #8
 80131d2:	e7e0      	b.n	8013196 <_dtoa_r+0x36e>
 80131d4:	f000 809f 	beq.w	8013316 <_dtoa_r+0x4ee>
 80131d8:	f1cb 0600 	rsb	r6, fp, #0
 80131dc:	4ba1      	ldr	r3, [pc, #644]	; (8013464 <_dtoa_r+0x63c>)
 80131de:	4fa2      	ldr	r7, [pc, #648]	; (8013468 <_dtoa_r+0x640>)
 80131e0:	f006 020f 	and.w	r2, r6, #15
 80131e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80131e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131ec:	ec51 0b18 	vmov	r0, r1, d8
 80131f0:	f7f5 f93a 	bl	8008468 <__aeabi_dmul>
 80131f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80131f8:	1136      	asrs	r6, r6, #4
 80131fa:	2300      	movs	r3, #0
 80131fc:	2502      	movs	r5, #2
 80131fe:	2e00      	cmp	r6, #0
 8013200:	d17e      	bne.n	8013300 <_dtoa_r+0x4d8>
 8013202:	2b00      	cmp	r3, #0
 8013204:	d1d0      	bne.n	80131a8 <_dtoa_r+0x380>
 8013206:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013208:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801320c:	2b00      	cmp	r3, #0
 801320e:	f000 8084 	beq.w	801331a <_dtoa_r+0x4f2>
 8013212:	4b96      	ldr	r3, [pc, #600]	; (801346c <_dtoa_r+0x644>)
 8013214:	2200      	movs	r2, #0
 8013216:	4640      	mov	r0, r8
 8013218:	4649      	mov	r1, r9
 801321a:	f7f5 fb97 	bl	800894c <__aeabi_dcmplt>
 801321e:	2800      	cmp	r0, #0
 8013220:	d07b      	beq.n	801331a <_dtoa_r+0x4f2>
 8013222:	9b04      	ldr	r3, [sp, #16]
 8013224:	2b00      	cmp	r3, #0
 8013226:	d078      	beq.n	801331a <_dtoa_r+0x4f2>
 8013228:	9b01      	ldr	r3, [sp, #4]
 801322a:	2b00      	cmp	r3, #0
 801322c:	dd39      	ble.n	80132a2 <_dtoa_r+0x47a>
 801322e:	4b90      	ldr	r3, [pc, #576]	; (8013470 <_dtoa_r+0x648>)
 8013230:	2200      	movs	r2, #0
 8013232:	4640      	mov	r0, r8
 8013234:	4649      	mov	r1, r9
 8013236:	f7f5 f917 	bl	8008468 <__aeabi_dmul>
 801323a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801323e:	9e01      	ldr	r6, [sp, #4]
 8013240:	f10b 37ff 	add.w	r7, fp, #4294967295
 8013244:	3501      	adds	r5, #1
 8013246:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801324a:	4628      	mov	r0, r5
 801324c:	f7f5 f8a2 	bl	8008394 <__aeabi_i2d>
 8013250:	4642      	mov	r2, r8
 8013252:	464b      	mov	r3, r9
 8013254:	f7f5 f908 	bl	8008468 <__aeabi_dmul>
 8013258:	4b86      	ldr	r3, [pc, #536]	; (8013474 <_dtoa_r+0x64c>)
 801325a:	2200      	movs	r2, #0
 801325c:	f7f4 ff4e 	bl	80080fc <__adddf3>
 8013260:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8013264:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013268:	9303      	str	r3, [sp, #12]
 801326a:	2e00      	cmp	r6, #0
 801326c:	d158      	bne.n	8013320 <_dtoa_r+0x4f8>
 801326e:	4b82      	ldr	r3, [pc, #520]	; (8013478 <_dtoa_r+0x650>)
 8013270:	2200      	movs	r2, #0
 8013272:	4640      	mov	r0, r8
 8013274:	4649      	mov	r1, r9
 8013276:	f7f4 ff3f 	bl	80080f8 <__aeabi_dsub>
 801327a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801327e:	4680      	mov	r8, r0
 8013280:	4689      	mov	r9, r1
 8013282:	f7f5 fb81 	bl	8008988 <__aeabi_dcmpgt>
 8013286:	2800      	cmp	r0, #0
 8013288:	f040 8296 	bne.w	80137b8 <_dtoa_r+0x990>
 801328c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8013290:	4640      	mov	r0, r8
 8013292:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013296:	4649      	mov	r1, r9
 8013298:	f7f5 fb58 	bl	800894c <__aeabi_dcmplt>
 801329c:	2800      	cmp	r0, #0
 801329e:	f040 8289 	bne.w	80137b4 <_dtoa_r+0x98c>
 80132a2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80132a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80132a8:	2b00      	cmp	r3, #0
 80132aa:	f2c0 814e 	blt.w	801354a <_dtoa_r+0x722>
 80132ae:	f1bb 0f0e 	cmp.w	fp, #14
 80132b2:	f300 814a 	bgt.w	801354a <_dtoa_r+0x722>
 80132b6:	4b6b      	ldr	r3, [pc, #428]	; (8013464 <_dtoa_r+0x63c>)
 80132b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80132bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80132c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80132c2:	2b00      	cmp	r3, #0
 80132c4:	f280 80dc 	bge.w	8013480 <_dtoa_r+0x658>
 80132c8:	9b04      	ldr	r3, [sp, #16]
 80132ca:	2b00      	cmp	r3, #0
 80132cc:	f300 80d8 	bgt.w	8013480 <_dtoa_r+0x658>
 80132d0:	f040 826f 	bne.w	80137b2 <_dtoa_r+0x98a>
 80132d4:	4b68      	ldr	r3, [pc, #416]	; (8013478 <_dtoa_r+0x650>)
 80132d6:	2200      	movs	r2, #0
 80132d8:	4640      	mov	r0, r8
 80132da:	4649      	mov	r1, r9
 80132dc:	f7f5 f8c4 	bl	8008468 <__aeabi_dmul>
 80132e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80132e4:	f7f5 fb46 	bl	8008974 <__aeabi_dcmpge>
 80132e8:	9e04      	ldr	r6, [sp, #16]
 80132ea:	4637      	mov	r7, r6
 80132ec:	2800      	cmp	r0, #0
 80132ee:	f040 8245 	bne.w	801377c <_dtoa_r+0x954>
 80132f2:	9d00      	ldr	r5, [sp, #0]
 80132f4:	2331      	movs	r3, #49	; 0x31
 80132f6:	f805 3b01 	strb.w	r3, [r5], #1
 80132fa:	f10b 0b01 	add.w	fp, fp, #1
 80132fe:	e241      	b.n	8013784 <_dtoa_r+0x95c>
 8013300:	07f2      	lsls	r2, r6, #31
 8013302:	d505      	bpl.n	8013310 <_dtoa_r+0x4e8>
 8013304:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013308:	f7f5 f8ae 	bl	8008468 <__aeabi_dmul>
 801330c:	3501      	adds	r5, #1
 801330e:	2301      	movs	r3, #1
 8013310:	1076      	asrs	r6, r6, #1
 8013312:	3708      	adds	r7, #8
 8013314:	e773      	b.n	80131fe <_dtoa_r+0x3d6>
 8013316:	2502      	movs	r5, #2
 8013318:	e775      	b.n	8013206 <_dtoa_r+0x3de>
 801331a:	9e04      	ldr	r6, [sp, #16]
 801331c:	465f      	mov	r7, fp
 801331e:	e792      	b.n	8013246 <_dtoa_r+0x41e>
 8013320:	9900      	ldr	r1, [sp, #0]
 8013322:	4b50      	ldr	r3, [pc, #320]	; (8013464 <_dtoa_r+0x63c>)
 8013324:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013328:	4431      	add	r1, r6
 801332a:	9102      	str	r1, [sp, #8]
 801332c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801332e:	eeb0 9a47 	vmov.f32	s18, s14
 8013332:	eef0 9a67 	vmov.f32	s19, s15
 8013336:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801333a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801333e:	2900      	cmp	r1, #0
 8013340:	d044      	beq.n	80133cc <_dtoa_r+0x5a4>
 8013342:	494e      	ldr	r1, [pc, #312]	; (801347c <_dtoa_r+0x654>)
 8013344:	2000      	movs	r0, #0
 8013346:	f7f5 f9b9 	bl	80086bc <__aeabi_ddiv>
 801334a:	ec53 2b19 	vmov	r2, r3, d9
 801334e:	f7f4 fed3 	bl	80080f8 <__aeabi_dsub>
 8013352:	9d00      	ldr	r5, [sp, #0]
 8013354:	ec41 0b19 	vmov	d9, r0, r1
 8013358:	4649      	mov	r1, r9
 801335a:	4640      	mov	r0, r8
 801335c:	f7f5 fb34 	bl	80089c8 <__aeabi_d2iz>
 8013360:	4606      	mov	r6, r0
 8013362:	f7f5 f817 	bl	8008394 <__aeabi_i2d>
 8013366:	4602      	mov	r2, r0
 8013368:	460b      	mov	r3, r1
 801336a:	4640      	mov	r0, r8
 801336c:	4649      	mov	r1, r9
 801336e:	f7f4 fec3 	bl	80080f8 <__aeabi_dsub>
 8013372:	3630      	adds	r6, #48	; 0x30
 8013374:	f805 6b01 	strb.w	r6, [r5], #1
 8013378:	ec53 2b19 	vmov	r2, r3, d9
 801337c:	4680      	mov	r8, r0
 801337e:	4689      	mov	r9, r1
 8013380:	f7f5 fae4 	bl	800894c <__aeabi_dcmplt>
 8013384:	2800      	cmp	r0, #0
 8013386:	d164      	bne.n	8013452 <_dtoa_r+0x62a>
 8013388:	4642      	mov	r2, r8
 801338a:	464b      	mov	r3, r9
 801338c:	4937      	ldr	r1, [pc, #220]	; (801346c <_dtoa_r+0x644>)
 801338e:	2000      	movs	r0, #0
 8013390:	f7f4 feb2 	bl	80080f8 <__aeabi_dsub>
 8013394:	ec53 2b19 	vmov	r2, r3, d9
 8013398:	f7f5 fad8 	bl	800894c <__aeabi_dcmplt>
 801339c:	2800      	cmp	r0, #0
 801339e:	f040 80b6 	bne.w	801350e <_dtoa_r+0x6e6>
 80133a2:	9b02      	ldr	r3, [sp, #8]
 80133a4:	429d      	cmp	r5, r3
 80133a6:	f43f af7c 	beq.w	80132a2 <_dtoa_r+0x47a>
 80133aa:	4b31      	ldr	r3, [pc, #196]	; (8013470 <_dtoa_r+0x648>)
 80133ac:	ec51 0b19 	vmov	r0, r1, d9
 80133b0:	2200      	movs	r2, #0
 80133b2:	f7f5 f859 	bl	8008468 <__aeabi_dmul>
 80133b6:	4b2e      	ldr	r3, [pc, #184]	; (8013470 <_dtoa_r+0x648>)
 80133b8:	ec41 0b19 	vmov	d9, r0, r1
 80133bc:	2200      	movs	r2, #0
 80133be:	4640      	mov	r0, r8
 80133c0:	4649      	mov	r1, r9
 80133c2:	f7f5 f851 	bl	8008468 <__aeabi_dmul>
 80133c6:	4680      	mov	r8, r0
 80133c8:	4689      	mov	r9, r1
 80133ca:	e7c5      	b.n	8013358 <_dtoa_r+0x530>
 80133cc:	ec51 0b17 	vmov	r0, r1, d7
 80133d0:	f7f5 f84a 	bl	8008468 <__aeabi_dmul>
 80133d4:	9b02      	ldr	r3, [sp, #8]
 80133d6:	9d00      	ldr	r5, [sp, #0]
 80133d8:	930f      	str	r3, [sp, #60]	; 0x3c
 80133da:	ec41 0b19 	vmov	d9, r0, r1
 80133de:	4649      	mov	r1, r9
 80133e0:	4640      	mov	r0, r8
 80133e2:	f7f5 faf1 	bl	80089c8 <__aeabi_d2iz>
 80133e6:	4606      	mov	r6, r0
 80133e8:	f7f4 ffd4 	bl	8008394 <__aeabi_i2d>
 80133ec:	3630      	adds	r6, #48	; 0x30
 80133ee:	4602      	mov	r2, r0
 80133f0:	460b      	mov	r3, r1
 80133f2:	4640      	mov	r0, r8
 80133f4:	4649      	mov	r1, r9
 80133f6:	f7f4 fe7f 	bl	80080f8 <__aeabi_dsub>
 80133fa:	f805 6b01 	strb.w	r6, [r5], #1
 80133fe:	9b02      	ldr	r3, [sp, #8]
 8013400:	429d      	cmp	r5, r3
 8013402:	4680      	mov	r8, r0
 8013404:	4689      	mov	r9, r1
 8013406:	f04f 0200 	mov.w	r2, #0
 801340a:	d124      	bne.n	8013456 <_dtoa_r+0x62e>
 801340c:	4b1b      	ldr	r3, [pc, #108]	; (801347c <_dtoa_r+0x654>)
 801340e:	ec51 0b19 	vmov	r0, r1, d9
 8013412:	f7f4 fe73 	bl	80080fc <__adddf3>
 8013416:	4602      	mov	r2, r0
 8013418:	460b      	mov	r3, r1
 801341a:	4640      	mov	r0, r8
 801341c:	4649      	mov	r1, r9
 801341e:	f7f5 fab3 	bl	8008988 <__aeabi_dcmpgt>
 8013422:	2800      	cmp	r0, #0
 8013424:	d173      	bne.n	801350e <_dtoa_r+0x6e6>
 8013426:	ec53 2b19 	vmov	r2, r3, d9
 801342a:	4914      	ldr	r1, [pc, #80]	; (801347c <_dtoa_r+0x654>)
 801342c:	2000      	movs	r0, #0
 801342e:	f7f4 fe63 	bl	80080f8 <__aeabi_dsub>
 8013432:	4602      	mov	r2, r0
 8013434:	460b      	mov	r3, r1
 8013436:	4640      	mov	r0, r8
 8013438:	4649      	mov	r1, r9
 801343a:	f7f5 fa87 	bl	800894c <__aeabi_dcmplt>
 801343e:	2800      	cmp	r0, #0
 8013440:	f43f af2f 	beq.w	80132a2 <_dtoa_r+0x47a>
 8013444:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8013446:	1e6b      	subs	r3, r5, #1
 8013448:	930f      	str	r3, [sp, #60]	; 0x3c
 801344a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801344e:	2b30      	cmp	r3, #48	; 0x30
 8013450:	d0f8      	beq.n	8013444 <_dtoa_r+0x61c>
 8013452:	46bb      	mov	fp, r7
 8013454:	e04a      	b.n	80134ec <_dtoa_r+0x6c4>
 8013456:	4b06      	ldr	r3, [pc, #24]	; (8013470 <_dtoa_r+0x648>)
 8013458:	f7f5 f806 	bl	8008468 <__aeabi_dmul>
 801345c:	4680      	mov	r8, r0
 801345e:	4689      	mov	r9, r1
 8013460:	e7bd      	b.n	80133de <_dtoa_r+0x5b6>
 8013462:	bf00      	nop
 8013464:	08017000 	.word	0x08017000
 8013468:	08016fd8 	.word	0x08016fd8
 801346c:	3ff00000 	.word	0x3ff00000
 8013470:	40240000 	.word	0x40240000
 8013474:	401c0000 	.word	0x401c0000
 8013478:	40140000 	.word	0x40140000
 801347c:	3fe00000 	.word	0x3fe00000
 8013480:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8013484:	9d00      	ldr	r5, [sp, #0]
 8013486:	4642      	mov	r2, r8
 8013488:	464b      	mov	r3, r9
 801348a:	4630      	mov	r0, r6
 801348c:	4639      	mov	r1, r7
 801348e:	f7f5 f915 	bl	80086bc <__aeabi_ddiv>
 8013492:	f7f5 fa99 	bl	80089c8 <__aeabi_d2iz>
 8013496:	9001      	str	r0, [sp, #4]
 8013498:	f7f4 ff7c 	bl	8008394 <__aeabi_i2d>
 801349c:	4642      	mov	r2, r8
 801349e:	464b      	mov	r3, r9
 80134a0:	f7f4 ffe2 	bl	8008468 <__aeabi_dmul>
 80134a4:	4602      	mov	r2, r0
 80134a6:	460b      	mov	r3, r1
 80134a8:	4630      	mov	r0, r6
 80134aa:	4639      	mov	r1, r7
 80134ac:	f7f4 fe24 	bl	80080f8 <__aeabi_dsub>
 80134b0:	9e01      	ldr	r6, [sp, #4]
 80134b2:	9f04      	ldr	r7, [sp, #16]
 80134b4:	3630      	adds	r6, #48	; 0x30
 80134b6:	f805 6b01 	strb.w	r6, [r5], #1
 80134ba:	9e00      	ldr	r6, [sp, #0]
 80134bc:	1bae      	subs	r6, r5, r6
 80134be:	42b7      	cmp	r7, r6
 80134c0:	4602      	mov	r2, r0
 80134c2:	460b      	mov	r3, r1
 80134c4:	d134      	bne.n	8013530 <_dtoa_r+0x708>
 80134c6:	f7f4 fe19 	bl	80080fc <__adddf3>
 80134ca:	4642      	mov	r2, r8
 80134cc:	464b      	mov	r3, r9
 80134ce:	4606      	mov	r6, r0
 80134d0:	460f      	mov	r7, r1
 80134d2:	f7f5 fa59 	bl	8008988 <__aeabi_dcmpgt>
 80134d6:	b9c8      	cbnz	r0, 801350c <_dtoa_r+0x6e4>
 80134d8:	4642      	mov	r2, r8
 80134da:	464b      	mov	r3, r9
 80134dc:	4630      	mov	r0, r6
 80134de:	4639      	mov	r1, r7
 80134e0:	f7f5 fa2a 	bl	8008938 <__aeabi_dcmpeq>
 80134e4:	b110      	cbz	r0, 80134ec <_dtoa_r+0x6c4>
 80134e6:	9b01      	ldr	r3, [sp, #4]
 80134e8:	07db      	lsls	r3, r3, #31
 80134ea:	d40f      	bmi.n	801350c <_dtoa_r+0x6e4>
 80134ec:	4651      	mov	r1, sl
 80134ee:	4620      	mov	r0, r4
 80134f0:	f000 fbcc 	bl	8013c8c <_Bfree>
 80134f4:	2300      	movs	r3, #0
 80134f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80134f8:	702b      	strb	r3, [r5, #0]
 80134fa:	f10b 0301 	add.w	r3, fp, #1
 80134fe:	6013      	str	r3, [r2, #0]
 8013500:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013502:	2b00      	cmp	r3, #0
 8013504:	f43f ace2 	beq.w	8012ecc <_dtoa_r+0xa4>
 8013508:	601d      	str	r5, [r3, #0]
 801350a:	e4df      	b.n	8012ecc <_dtoa_r+0xa4>
 801350c:	465f      	mov	r7, fp
 801350e:	462b      	mov	r3, r5
 8013510:	461d      	mov	r5, r3
 8013512:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013516:	2a39      	cmp	r2, #57	; 0x39
 8013518:	d106      	bne.n	8013528 <_dtoa_r+0x700>
 801351a:	9a00      	ldr	r2, [sp, #0]
 801351c:	429a      	cmp	r2, r3
 801351e:	d1f7      	bne.n	8013510 <_dtoa_r+0x6e8>
 8013520:	9900      	ldr	r1, [sp, #0]
 8013522:	2230      	movs	r2, #48	; 0x30
 8013524:	3701      	adds	r7, #1
 8013526:	700a      	strb	r2, [r1, #0]
 8013528:	781a      	ldrb	r2, [r3, #0]
 801352a:	3201      	adds	r2, #1
 801352c:	701a      	strb	r2, [r3, #0]
 801352e:	e790      	b.n	8013452 <_dtoa_r+0x62a>
 8013530:	4ba3      	ldr	r3, [pc, #652]	; (80137c0 <_dtoa_r+0x998>)
 8013532:	2200      	movs	r2, #0
 8013534:	f7f4 ff98 	bl	8008468 <__aeabi_dmul>
 8013538:	2200      	movs	r2, #0
 801353a:	2300      	movs	r3, #0
 801353c:	4606      	mov	r6, r0
 801353e:	460f      	mov	r7, r1
 8013540:	f7f5 f9fa 	bl	8008938 <__aeabi_dcmpeq>
 8013544:	2800      	cmp	r0, #0
 8013546:	d09e      	beq.n	8013486 <_dtoa_r+0x65e>
 8013548:	e7d0      	b.n	80134ec <_dtoa_r+0x6c4>
 801354a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801354c:	2a00      	cmp	r2, #0
 801354e:	f000 80ca 	beq.w	80136e6 <_dtoa_r+0x8be>
 8013552:	9a07      	ldr	r2, [sp, #28]
 8013554:	2a01      	cmp	r2, #1
 8013556:	f300 80ad 	bgt.w	80136b4 <_dtoa_r+0x88c>
 801355a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801355c:	2a00      	cmp	r2, #0
 801355e:	f000 80a5 	beq.w	80136ac <_dtoa_r+0x884>
 8013562:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8013566:	9e08      	ldr	r6, [sp, #32]
 8013568:	9d05      	ldr	r5, [sp, #20]
 801356a:	9a05      	ldr	r2, [sp, #20]
 801356c:	441a      	add	r2, r3
 801356e:	9205      	str	r2, [sp, #20]
 8013570:	9a06      	ldr	r2, [sp, #24]
 8013572:	2101      	movs	r1, #1
 8013574:	441a      	add	r2, r3
 8013576:	4620      	mov	r0, r4
 8013578:	9206      	str	r2, [sp, #24]
 801357a:	f000 fc87 	bl	8013e8c <__i2b>
 801357e:	4607      	mov	r7, r0
 8013580:	b165      	cbz	r5, 801359c <_dtoa_r+0x774>
 8013582:	9b06      	ldr	r3, [sp, #24]
 8013584:	2b00      	cmp	r3, #0
 8013586:	dd09      	ble.n	801359c <_dtoa_r+0x774>
 8013588:	42ab      	cmp	r3, r5
 801358a:	9a05      	ldr	r2, [sp, #20]
 801358c:	bfa8      	it	ge
 801358e:	462b      	movge	r3, r5
 8013590:	1ad2      	subs	r2, r2, r3
 8013592:	9205      	str	r2, [sp, #20]
 8013594:	9a06      	ldr	r2, [sp, #24]
 8013596:	1aed      	subs	r5, r5, r3
 8013598:	1ad3      	subs	r3, r2, r3
 801359a:	9306      	str	r3, [sp, #24]
 801359c:	9b08      	ldr	r3, [sp, #32]
 801359e:	b1f3      	cbz	r3, 80135de <_dtoa_r+0x7b6>
 80135a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80135a2:	2b00      	cmp	r3, #0
 80135a4:	f000 80a3 	beq.w	80136ee <_dtoa_r+0x8c6>
 80135a8:	2e00      	cmp	r6, #0
 80135aa:	dd10      	ble.n	80135ce <_dtoa_r+0x7a6>
 80135ac:	4639      	mov	r1, r7
 80135ae:	4632      	mov	r2, r6
 80135b0:	4620      	mov	r0, r4
 80135b2:	f000 fd2b 	bl	801400c <__pow5mult>
 80135b6:	4652      	mov	r2, sl
 80135b8:	4601      	mov	r1, r0
 80135ba:	4607      	mov	r7, r0
 80135bc:	4620      	mov	r0, r4
 80135be:	f000 fc7b 	bl	8013eb8 <__multiply>
 80135c2:	4651      	mov	r1, sl
 80135c4:	4680      	mov	r8, r0
 80135c6:	4620      	mov	r0, r4
 80135c8:	f000 fb60 	bl	8013c8c <_Bfree>
 80135cc:	46c2      	mov	sl, r8
 80135ce:	9b08      	ldr	r3, [sp, #32]
 80135d0:	1b9a      	subs	r2, r3, r6
 80135d2:	d004      	beq.n	80135de <_dtoa_r+0x7b6>
 80135d4:	4651      	mov	r1, sl
 80135d6:	4620      	mov	r0, r4
 80135d8:	f000 fd18 	bl	801400c <__pow5mult>
 80135dc:	4682      	mov	sl, r0
 80135de:	2101      	movs	r1, #1
 80135e0:	4620      	mov	r0, r4
 80135e2:	f000 fc53 	bl	8013e8c <__i2b>
 80135e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80135e8:	2b00      	cmp	r3, #0
 80135ea:	4606      	mov	r6, r0
 80135ec:	f340 8081 	ble.w	80136f2 <_dtoa_r+0x8ca>
 80135f0:	461a      	mov	r2, r3
 80135f2:	4601      	mov	r1, r0
 80135f4:	4620      	mov	r0, r4
 80135f6:	f000 fd09 	bl	801400c <__pow5mult>
 80135fa:	9b07      	ldr	r3, [sp, #28]
 80135fc:	2b01      	cmp	r3, #1
 80135fe:	4606      	mov	r6, r0
 8013600:	dd7a      	ble.n	80136f8 <_dtoa_r+0x8d0>
 8013602:	f04f 0800 	mov.w	r8, #0
 8013606:	6933      	ldr	r3, [r6, #16]
 8013608:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801360c:	6918      	ldr	r0, [r3, #16]
 801360e:	f000 fbef 	bl	8013df0 <__hi0bits>
 8013612:	f1c0 0020 	rsb	r0, r0, #32
 8013616:	9b06      	ldr	r3, [sp, #24]
 8013618:	4418      	add	r0, r3
 801361a:	f010 001f 	ands.w	r0, r0, #31
 801361e:	f000 8094 	beq.w	801374a <_dtoa_r+0x922>
 8013622:	f1c0 0320 	rsb	r3, r0, #32
 8013626:	2b04      	cmp	r3, #4
 8013628:	f340 8085 	ble.w	8013736 <_dtoa_r+0x90e>
 801362c:	9b05      	ldr	r3, [sp, #20]
 801362e:	f1c0 001c 	rsb	r0, r0, #28
 8013632:	4403      	add	r3, r0
 8013634:	9305      	str	r3, [sp, #20]
 8013636:	9b06      	ldr	r3, [sp, #24]
 8013638:	4403      	add	r3, r0
 801363a:	4405      	add	r5, r0
 801363c:	9306      	str	r3, [sp, #24]
 801363e:	9b05      	ldr	r3, [sp, #20]
 8013640:	2b00      	cmp	r3, #0
 8013642:	dd05      	ble.n	8013650 <_dtoa_r+0x828>
 8013644:	4651      	mov	r1, sl
 8013646:	461a      	mov	r2, r3
 8013648:	4620      	mov	r0, r4
 801364a:	f000 fd39 	bl	80140c0 <__lshift>
 801364e:	4682      	mov	sl, r0
 8013650:	9b06      	ldr	r3, [sp, #24]
 8013652:	2b00      	cmp	r3, #0
 8013654:	dd05      	ble.n	8013662 <_dtoa_r+0x83a>
 8013656:	4631      	mov	r1, r6
 8013658:	461a      	mov	r2, r3
 801365a:	4620      	mov	r0, r4
 801365c:	f000 fd30 	bl	80140c0 <__lshift>
 8013660:	4606      	mov	r6, r0
 8013662:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013664:	2b00      	cmp	r3, #0
 8013666:	d072      	beq.n	801374e <_dtoa_r+0x926>
 8013668:	4631      	mov	r1, r6
 801366a:	4650      	mov	r0, sl
 801366c:	f000 fd94 	bl	8014198 <__mcmp>
 8013670:	2800      	cmp	r0, #0
 8013672:	da6c      	bge.n	801374e <_dtoa_r+0x926>
 8013674:	2300      	movs	r3, #0
 8013676:	4651      	mov	r1, sl
 8013678:	220a      	movs	r2, #10
 801367a:	4620      	mov	r0, r4
 801367c:	f000 fb28 	bl	8013cd0 <__multadd>
 8013680:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013682:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013686:	4682      	mov	sl, r0
 8013688:	2b00      	cmp	r3, #0
 801368a:	f000 81b0 	beq.w	80139ee <_dtoa_r+0xbc6>
 801368e:	2300      	movs	r3, #0
 8013690:	4639      	mov	r1, r7
 8013692:	220a      	movs	r2, #10
 8013694:	4620      	mov	r0, r4
 8013696:	f000 fb1b 	bl	8013cd0 <__multadd>
 801369a:	9b01      	ldr	r3, [sp, #4]
 801369c:	2b00      	cmp	r3, #0
 801369e:	4607      	mov	r7, r0
 80136a0:	f300 8096 	bgt.w	80137d0 <_dtoa_r+0x9a8>
 80136a4:	9b07      	ldr	r3, [sp, #28]
 80136a6:	2b02      	cmp	r3, #2
 80136a8:	dc59      	bgt.n	801375e <_dtoa_r+0x936>
 80136aa:	e091      	b.n	80137d0 <_dtoa_r+0x9a8>
 80136ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80136ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80136b2:	e758      	b.n	8013566 <_dtoa_r+0x73e>
 80136b4:	9b04      	ldr	r3, [sp, #16]
 80136b6:	1e5e      	subs	r6, r3, #1
 80136b8:	9b08      	ldr	r3, [sp, #32]
 80136ba:	42b3      	cmp	r3, r6
 80136bc:	bfbf      	itttt	lt
 80136be:	9b08      	ldrlt	r3, [sp, #32]
 80136c0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80136c2:	9608      	strlt	r6, [sp, #32]
 80136c4:	1af3      	sublt	r3, r6, r3
 80136c6:	bfb4      	ite	lt
 80136c8:	18d2      	addlt	r2, r2, r3
 80136ca:	1b9e      	subge	r6, r3, r6
 80136cc:	9b04      	ldr	r3, [sp, #16]
 80136ce:	bfbc      	itt	lt
 80136d0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80136d2:	2600      	movlt	r6, #0
 80136d4:	2b00      	cmp	r3, #0
 80136d6:	bfb7      	itett	lt
 80136d8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80136dc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80136e0:	1a9d      	sublt	r5, r3, r2
 80136e2:	2300      	movlt	r3, #0
 80136e4:	e741      	b.n	801356a <_dtoa_r+0x742>
 80136e6:	9e08      	ldr	r6, [sp, #32]
 80136e8:	9d05      	ldr	r5, [sp, #20]
 80136ea:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80136ec:	e748      	b.n	8013580 <_dtoa_r+0x758>
 80136ee:	9a08      	ldr	r2, [sp, #32]
 80136f0:	e770      	b.n	80135d4 <_dtoa_r+0x7ac>
 80136f2:	9b07      	ldr	r3, [sp, #28]
 80136f4:	2b01      	cmp	r3, #1
 80136f6:	dc19      	bgt.n	801372c <_dtoa_r+0x904>
 80136f8:	9b02      	ldr	r3, [sp, #8]
 80136fa:	b9bb      	cbnz	r3, 801372c <_dtoa_r+0x904>
 80136fc:	9b03      	ldr	r3, [sp, #12]
 80136fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013702:	b99b      	cbnz	r3, 801372c <_dtoa_r+0x904>
 8013704:	9b03      	ldr	r3, [sp, #12]
 8013706:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801370a:	0d1b      	lsrs	r3, r3, #20
 801370c:	051b      	lsls	r3, r3, #20
 801370e:	b183      	cbz	r3, 8013732 <_dtoa_r+0x90a>
 8013710:	9b05      	ldr	r3, [sp, #20]
 8013712:	3301      	adds	r3, #1
 8013714:	9305      	str	r3, [sp, #20]
 8013716:	9b06      	ldr	r3, [sp, #24]
 8013718:	3301      	adds	r3, #1
 801371a:	9306      	str	r3, [sp, #24]
 801371c:	f04f 0801 	mov.w	r8, #1
 8013720:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013722:	2b00      	cmp	r3, #0
 8013724:	f47f af6f 	bne.w	8013606 <_dtoa_r+0x7de>
 8013728:	2001      	movs	r0, #1
 801372a:	e774      	b.n	8013616 <_dtoa_r+0x7ee>
 801372c:	f04f 0800 	mov.w	r8, #0
 8013730:	e7f6      	b.n	8013720 <_dtoa_r+0x8f8>
 8013732:	4698      	mov	r8, r3
 8013734:	e7f4      	b.n	8013720 <_dtoa_r+0x8f8>
 8013736:	d082      	beq.n	801363e <_dtoa_r+0x816>
 8013738:	9a05      	ldr	r2, [sp, #20]
 801373a:	331c      	adds	r3, #28
 801373c:	441a      	add	r2, r3
 801373e:	9205      	str	r2, [sp, #20]
 8013740:	9a06      	ldr	r2, [sp, #24]
 8013742:	441a      	add	r2, r3
 8013744:	441d      	add	r5, r3
 8013746:	9206      	str	r2, [sp, #24]
 8013748:	e779      	b.n	801363e <_dtoa_r+0x816>
 801374a:	4603      	mov	r3, r0
 801374c:	e7f4      	b.n	8013738 <_dtoa_r+0x910>
 801374e:	9b04      	ldr	r3, [sp, #16]
 8013750:	2b00      	cmp	r3, #0
 8013752:	dc37      	bgt.n	80137c4 <_dtoa_r+0x99c>
 8013754:	9b07      	ldr	r3, [sp, #28]
 8013756:	2b02      	cmp	r3, #2
 8013758:	dd34      	ble.n	80137c4 <_dtoa_r+0x99c>
 801375a:	9b04      	ldr	r3, [sp, #16]
 801375c:	9301      	str	r3, [sp, #4]
 801375e:	9b01      	ldr	r3, [sp, #4]
 8013760:	b963      	cbnz	r3, 801377c <_dtoa_r+0x954>
 8013762:	4631      	mov	r1, r6
 8013764:	2205      	movs	r2, #5
 8013766:	4620      	mov	r0, r4
 8013768:	f000 fab2 	bl	8013cd0 <__multadd>
 801376c:	4601      	mov	r1, r0
 801376e:	4606      	mov	r6, r0
 8013770:	4650      	mov	r0, sl
 8013772:	f000 fd11 	bl	8014198 <__mcmp>
 8013776:	2800      	cmp	r0, #0
 8013778:	f73f adbb 	bgt.w	80132f2 <_dtoa_r+0x4ca>
 801377c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801377e:	9d00      	ldr	r5, [sp, #0]
 8013780:	ea6f 0b03 	mvn.w	fp, r3
 8013784:	f04f 0800 	mov.w	r8, #0
 8013788:	4631      	mov	r1, r6
 801378a:	4620      	mov	r0, r4
 801378c:	f000 fa7e 	bl	8013c8c <_Bfree>
 8013790:	2f00      	cmp	r7, #0
 8013792:	f43f aeab 	beq.w	80134ec <_dtoa_r+0x6c4>
 8013796:	f1b8 0f00 	cmp.w	r8, #0
 801379a:	d005      	beq.n	80137a8 <_dtoa_r+0x980>
 801379c:	45b8      	cmp	r8, r7
 801379e:	d003      	beq.n	80137a8 <_dtoa_r+0x980>
 80137a0:	4641      	mov	r1, r8
 80137a2:	4620      	mov	r0, r4
 80137a4:	f000 fa72 	bl	8013c8c <_Bfree>
 80137a8:	4639      	mov	r1, r7
 80137aa:	4620      	mov	r0, r4
 80137ac:	f000 fa6e 	bl	8013c8c <_Bfree>
 80137b0:	e69c      	b.n	80134ec <_dtoa_r+0x6c4>
 80137b2:	2600      	movs	r6, #0
 80137b4:	4637      	mov	r7, r6
 80137b6:	e7e1      	b.n	801377c <_dtoa_r+0x954>
 80137b8:	46bb      	mov	fp, r7
 80137ba:	4637      	mov	r7, r6
 80137bc:	e599      	b.n	80132f2 <_dtoa_r+0x4ca>
 80137be:	bf00      	nop
 80137c0:	40240000 	.word	0x40240000
 80137c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80137c6:	2b00      	cmp	r3, #0
 80137c8:	f000 80c8 	beq.w	801395c <_dtoa_r+0xb34>
 80137cc:	9b04      	ldr	r3, [sp, #16]
 80137ce:	9301      	str	r3, [sp, #4]
 80137d0:	2d00      	cmp	r5, #0
 80137d2:	dd05      	ble.n	80137e0 <_dtoa_r+0x9b8>
 80137d4:	4639      	mov	r1, r7
 80137d6:	462a      	mov	r2, r5
 80137d8:	4620      	mov	r0, r4
 80137da:	f000 fc71 	bl	80140c0 <__lshift>
 80137de:	4607      	mov	r7, r0
 80137e0:	f1b8 0f00 	cmp.w	r8, #0
 80137e4:	d05b      	beq.n	801389e <_dtoa_r+0xa76>
 80137e6:	6879      	ldr	r1, [r7, #4]
 80137e8:	4620      	mov	r0, r4
 80137ea:	f000 fa0f 	bl	8013c0c <_Balloc>
 80137ee:	4605      	mov	r5, r0
 80137f0:	b928      	cbnz	r0, 80137fe <_dtoa_r+0x9d6>
 80137f2:	4b83      	ldr	r3, [pc, #524]	; (8013a00 <_dtoa_r+0xbd8>)
 80137f4:	4602      	mov	r2, r0
 80137f6:	f240 21ef 	movw	r1, #751	; 0x2ef
 80137fa:	f7ff bb2e 	b.w	8012e5a <_dtoa_r+0x32>
 80137fe:	693a      	ldr	r2, [r7, #16]
 8013800:	3202      	adds	r2, #2
 8013802:	0092      	lsls	r2, r2, #2
 8013804:	f107 010c 	add.w	r1, r7, #12
 8013808:	300c      	adds	r0, #12
 801380a:	f7ff fa6e 	bl	8012cea <memcpy>
 801380e:	2201      	movs	r2, #1
 8013810:	4629      	mov	r1, r5
 8013812:	4620      	mov	r0, r4
 8013814:	f000 fc54 	bl	80140c0 <__lshift>
 8013818:	9b00      	ldr	r3, [sp, #0]
 801381a:	3301      	adds	r3, #1
 801381c:	9304      	str	r3, [sp, #16]
 801381e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013822:	4413      	add	r3, r2
 8013824:	9308      	str	r3, [sp, #32]
 8013826:	9b02      	ldr	r3, [sp, #8]
 8013828:	f003 0301 	and.w	r3, r3, #1
 801382c:	46b8      	mov	r8, r7
 801382e:	9306      	str	r3, [sp, #24]
 8013830:	4607      	mov	r7, r0
 8013832:	9b04      	ldr	r3, [sp, #16]
 8013834:	4631      	mov	r1, r6
 8013836:	3b01      	subs	r3, #1
 8013838:	4650      	mov	r0, sl
 801383a:	9301      	str	r3, [sp, #4]
 801383c:	f7ff fa6a 	bl	8012d14 <quorem>
 8013840:	4641      	mov	r1, r8
 8013842:	9002      	str	r0, [sp, #8]
 8013844:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8013848:	4650      	mov	r0, sl
 801384a:	f000 fca5 	bl	8014198 <__mcmp>
 801384e:	463a      	mov	r2, r7
 8013850:	9005      	str	r0, [sp, #20]
 8013852:	4631      	mov	r1, r6
 8013854:	4620      	mov	r0, r4
 8013856:	f000 fcbb 	bl	80141d0 <__mdiff>
 801385a:	68c2      	ldr	r2, [r0, #12]
 801385c:	4605      	mov	r5, r0
 801385e:	bb02      	cbnz	r2, 80138a2 <_dtoa_r+0xa7a>
 8013860:	4601      	mov	r1, r0
 8013862:	4650      	mov	r0, sl
 8013864:	f000 fc98 	bl	8014198 <__mcmp>
 8013868:	4602      	mov	r2, r0
 801386a:	4629      	mov	r1, r5
 801386c:	4620      	mov	r0, r4
 801386e:	9209      	str	r2, [sp, #36]	; 0x24
 8013870:	f000 fa0c 	bl	8013c8c <_Bfree>
 8013874:	9b07      	ldr	r3, [sp, #28]
 8013876:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013878:	9d04      	ldr	r5, [sp, #16]
 801387a:	ea43 0102 	orr.w	r1, r3, r2
 801387e:	9b06      	ldr	r3, [sp, #24]
 8013880:	4319      	orrs	r1, r3
 8013882:	d110      	bne.n	80138a6 <_dtoa_r+0xa7e>
 8013884:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8013888:	d029      	beq.n	80138de <_dtoa_r+0xab6>
 801388a:	9b05      	ldr	r3, [sp, #20]
 801388c:	2b00      	cmp	r3, #0
 801388e:	dd02      	ble.n	8013896 <_dtoa_r+0xa6e>
 8013890:	9b02      	ldr	r3, [sp, #8]
 8013892:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8013896:	9b01      	ldr	r3, [sp, #4]
 8013898:	f883 9000 	strb.w	r9, [r3]
 801389c:	e774      	b.n	8013788 <_dtoa_r+0x960>
 801389e:	4638      	mov	r0, r7
 80138a0:	e7ba      	b.n	8013818 <_dtoa_r+0x9f0>
 80138a2:	2201      	movs	r2, #1
 80138a4:	e7e1      	b.n	801386a <_dtoa_r+0xa42>
 80138a6:	9b05      	ldr	r3, [sp, #20]
 80138a8:	2b00      	cmp	r3, #0
 80138aa:	db04      	blt.n	80138b6 <_dtoa_r+0xa8e>
 80138ac:	9907      	ldr	r1, [sp, #28]
 80138ae:	430b      	orrs	r3, r1
 80138b0:	9906      	ldr	r1, [sp, #24]
 80138b2:	430b      	orrs	r3, r1
 80138b4:	d120      	bne.n	80138f8 <_dtoa_r+0xad0>
 80138b6:	2a00      	cmp	r2, #0
 80138b8:	dded      	ble.n	8013896 <_dtoa_r+0xa6e>
 80138ba:	4651      	mov	r1, sl
 80138bc:	2201      	movs	r2, #1
 80138be:	4620      	mov	r0, r4
 80138c0:	f000 fbfe 	bl	80140c0 <__lshift>
 80138c4:	4631      	mov	r1, r6
 80138c6:	4682      	mov	sl, r0
 80138c8:	f000 fc66 	bl	8014198 <__mcmp>
 80138cc:	2800      	cmp	r0, #0
 80138ce:	dc03      	bgt.n	80138d8 <_dtoa_r+0xab0>
 80138d0:	d1e1      	bne.n	8013896 <_dtoa_r+0xa6e>
 80138d2:	f019 0f01 	tst.w	r9, #1
 80138d6:	d0de      	beq.n	8013896 <_dtoa_r+0xa6e>
 80138d8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80138dc:	d1d8      	bne.n	8013890 <_dtoa_r+0xa68>
 80138de:	9a01      	ldr	r2, [sp, #4]
 80138e0:	2339      	movs	r3, #57	; 0x39
 80138e2:	7013      	strb	r3, [r2, #0]
 80138e4:	462b      	mov	r3, r5
 80138e6:	461d      	mov	r5, r3
 80138e8:	3b01      	subs	r3, #1
 80138ea:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80138ee:	2a39      	cmp	r2, #57	; 0x39
 80138f0:	d06c      	beq.n	80139cc <_dtoa_r+0xba4>
 80138f2:	3201      	adds	r2, #1
 80138f4:	701a      	strb	r2, [r3, #0]
 80138f6:	e747      	b.n	8013788 <_dtoa_r+0x960>
 80138f8:	2a00      	cmp	r2, #0
 80138fa:	dd07      	ble.n	801390c <_dtoa_r+0xae4>
 80138fc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8013900:	d0ed      	beq.n	80138de <_dtoa_r+0xab6>
 8013902:	9a01      	ldr	r2, [sp, #4]
 8013904:	f109 0301 	add.w	r3, r9, #1
 8013908:	7013      	strb	r3, [r2, #0]
 801390a:	e73d      	b.n	8013788 <_dtoa_r+0x960>
 801390c:	9b04      	ldr	r3, [sp, #16]
 801390e:	9a08      	ldr	r2, [sp, #32]
 8013910:	f803 9c01 	strb.w	r9, [r3, #-1]
 8013914:	4293      	cmp	r3, r2
 8013916:	d043      	beq.n	80139a0 <_dtoa_r+0xb78>
 8013918:	4651      	mov	r1, sl
 801391a:	2300      	movs	r3, #0
 801391c:	220a      	movs	r2, #10
 801391e:	4620      	mov	r0, r4
 8013920:	f000 f9d6 	bl	8013cd0 <__multadd>
 8013924:	45b8      	cmp	r8, r7
 8013926:	4682      	mov	sl, r0
 8013928:	f04f 0300 	mov.w	r3, #0
 801392c:	f04f 020a 	mov.w	r2, #10
 8013930:	4641      	mov	r1, r8
 8013932:	4620      	mov	r0, r4
 8013934:	d107      	bne.n	8013946 <_dtoa_r+0xb1e>
 8013936:	f000 f9cb 	bl	8013cd0 <__multadd>
 801393a:	4680      	mov	r8, r0
 801393c:	4607      	mov	r7, r0
 801393e:	9b04      	ldr	r3, [sp, #16]
 8013940:	3301      	adds	r3, #1
 8013942:	9304      	str	r3, [sp, #16]
 8013944:	e775      	b.n	8013832 <_dtoa_r+0xa0a>
 8013946:	f000 f9c3 	bl	8013cd0 <__multadd>
 801394a:	4639      	mov	r1, r7
 801394c:	4680      	mov	r8, r0
 801394e:	2300      	movs	r3, #0
 8013950:	220a      	movs	r2, #10
 8013952:	4620      	mov	r0, r4
 8013954:	f000 f9bc 	bl	8013cd0 <__multadd>
 8013958:	4607      	mov	r7, r0
 801395a:	e7f0      	b.n	801393e <_dtoa_r+0xb16>
 801395c:	9b04      	ldr	r3, [sp, #16]
 801395e:	9301      	str	r3, [sp, #4]
 8013960:	9d00      	ldr	r5, [sp, #0]
 8013962:	4631      	mov	r1, r6
 8013964:	4650      	mov	r0, sl
 8013966:	f7ff f9d5 	bl	8012d14 <quorem>
 801396a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 801396e:	9b00      	ldr	r3, [sp, #0]
 8013970:	f805 9b01 	strb.w	r9, [r5], #1
 8013974:	1aea      	subs	r2, r5, r3
 8013976:	9b01      	ldr	r3, [sp, #4]
 8013978:	4293      	cmp	r3, r2
 801397a:	dd07      	ble.n	801398c <_dtoa_r+0xb64>
 801397c:	4651      	mov	r1, sl
 801397e:	2300      	movs	r3, #0
 8013980:	220a      	movs	r2, #10
 8013982:	4620      	mov	r0, r4
 8013984:	f000 f9a4 	bl	8013cd0 <__multadd>
 8013988:	4682      	mov	sl, r0
 801398a:	e7ea      	b.n	8013962 <_dtoa_r+0xb3a>
 801398c:	9b01      	ldr	r3, [sp, #4]
 801398e:	2b00      	cmp	r3, #0
 8013990:	bfc8      	it	gt
 8013992:	461d      	movgt	r5, r3
 8013994:	9b00      	ldr	r3, [sp, #0]
 8013996:	bfd8      	it	le
 8013998:	2501      	movle	r5, #1
 801399a:	441d      	add	r5, r3
 801399c:	f04f 0800 	mov.w	r8, #0
 80139a0:	4651      	mov	r1, sl
 80139a2:	2201      	movs	r2, #1
 80139a4:	4620      	mov	r0, r4
 80139a6:	f000 fb8b 	bl	80140c0 <__lshift>
 80139aa:	4631      	mov	r1, r6
 80139ac:	4682      	mov	sl, r0
 80139ae:	f000 fbf3 	bl	8014198 <__mcmp>
 80139b2:	2800      	cmp	r0, #0
 80139b4:	dc96      	bgt.n	80138e4 <_dtoa_r+0xabc>
 80139b6:	d102      	bne.n	80139be <_dtoa_r+0xb96>
 80139b8:	f019 0f01 	tst.w	r9, #1
 80139bc:	d192      	bne.n	80138e4 <_dtoa_r+0xabc>
 80139be:	462b      	mov	r3, r5
 80139c0:	461d      	mov	r5, r3
 80139c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80139c6:	2a30      	cmp	r2, #48	; 0x30
 80139c8:	d0fa      	beq.n	80139c0 <_dtoa_r+0xb98>
 80139ca:	e6dd      	b.n	8013788 <_dtoa_r+0x960>
 80139cc:	9a00      	ldr	r2, [sp, #0]
 80139ce:	429a      	cmp	r2, r3
 80139d0:	d189      	bne.n	80138e6 <_dtoa_r+0xabe>
 80139d2:	f10b 0b01 	add.w	fp, fp, #1
 80139d6:	2331      	movs	r3, #49	; 0x31
 80139d8:	e796      	b.n	8013908 <_dtoa_r+0xae0>
 80139da:	4b0a      	ldr	r3, [pc, #40]	; (8013a04 <_dtoa_r+0xbdc>)
 80139dc:	f7ff ba99 	b.w	8012f12 <_dtoa_r+0xea>
 80139e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80139e2:	2b00      	cmp	r3, #0
 80139e4:	f47f aa6d 	bne.w	8012ec2 <_dtoa_r+0x9a>
 80139e8:	4b07      	ldr	r3, [pc, #28]	; (8013a08 <_dtoa_r+0xbe0>)
 80139ea:	f7ff ba92 	b.w	8012f12 <_dtoa_r+0xea>
 80139ee:	9b01      	ldr	r3, [sp, #4]
 80139f0:	2b00      	cmp	r3, #0
 80139f2:	dcb5      	bgt.n	8013960 <_dtoa_r+0xb38>
 80139f4:	9b07      	ldr	r3, [sp, #28]
 80139f6:	2b02      	cmp	r3, #2
 80139f8:	f73f aeb1 	bgt.w	801375e <_dtoa_r+0x936>
 80139fc:	e7b0      	b.n	8013960 <_dtoa_r+0xb38>
 80139fe:	bf00      	nop
 8013a00:	08016f6d 	.word	0x08016f6d
 8013a04:	08016ec8 	.word	0x08016ec8
 8013a08:	08016ef1 	.word	0x08016ef1

08013a0c <_free_r>:
 8013a0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013a0e:	2900      	cmp	r1, #0
 8013a10:	d044      	beq.n	8013a9c <_free_r+0x90>
 8013a12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013a16:	9001      	str	r0, [sp, #4]
 8013a18:	2b00      	cmp	r3, #0
 8013a1a:	f1a1 0404 	sub.w	r4, r1, #4
 8013a1e:	bfb8      	it	lt
 8013a20:	18e4      	addlt	r4, r4, r3
 8013a22:	f000 f8e7 	bl	8013bf4 <__malloc_lock>
 8013a26:	4a1e      	ldr	r2, [pc, #120]	; (8013aa0 <_free_r+0x94>)
 8013a28:	9801      	ldr	r0, [sp, #4]
 8013a2a:	6813      	ldr	r3, [r2, #0]
 8013a2c:	b933      	cbnz	r3, 8013a3c <_free_r+0x30>
 8013a2e:	6063      	str	r3, [r4, #4]
 8013a30:	6014      	str	r4, [r2, #0]
 8013a32:	b003      	add	sp, #12
 8013a34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013a38:	f000 b8e2 	b.w	8013c00 <__malloc_unlock>
 8013a3c:	42a3      	cmp	r3, r4
 8013a3e:	d908      	bls.n	8013a52 <_free_r+0x46>
 8013a40:	6825      	ldr	r5, [r4, #0]
 8013a42:	1961      	adds	r1, r4, r5
 8013a44:	428b      	cmp	r3, r1
 8013a46:	bf01      	itttt	eq
 8013a48:	6819      	ldreq	r1, [r3, #0]
 8013a4a:	685b      	ldreq	r3, [r3, #4]
 8013a4c:	1949      	addeq	r1, r1, r5
 8013a4e:	6021      	streq	r1, [r4, #0]
 8013a50:	e7ed      	b.n	8013a2e <_free_r+0x22>
 8013a52:	461a      	mov	r2, r3
 8013a54:	685b      	ldr	r3, [r3, #4]
 8013a56:	b10b      	cbz	r3, 8013a5c <_free_r+0x50>
 8013a58:	42a3      	cmp	r3, r4
 8013a5a:	d9fa      	bls.n	8013a52 <_free_r+0x46>
 8013a5c:	6811      	ldr	r1, [r2, #0]
 8013a5e:	1855      	adds	r5, r2, r1
 8013a60:	42a5      	cmp	r5, r4
 8013a62:	d10b      	bne.n	8013a7c <_free_r+0x70>
 8013a64:	6824      	ldr	r4, [r4, #0]
 8013a66:	4421      	add	r1, r4
 8013a68:	1854      	adds	r4, r2, r1
 8013a6a:	42a3      	cmp	r3, r4
 8013a6c:	6011      	str	r1, [r2, #0]
 8013a6e:	d1e0      	bne.n	8013a32 <_free_r+0x26>
 8013a70:	681c      	ldr	r4, [r3, #0]
 8013a72:	685b      	ldr	r3, [r3, #4]
 8013a74:	6053      	str	r3, [r2, #4]
 8013a76:	440c      	add	r4, r1
 8013a78:	6014      	str	r4, [r2, #0]
 8013a7a:	e7da      	b.n	8013a32 <_free_r+0x26>
 8013a7c:	d902      	bls.n	8013a84 <_free_r+0x78>
 8013a7e:	230c      	movs	r3, #12
 8013a80:	6003      	str	r3, [r0, #0]
 8013a82:	e7d6      	b.n	8013a32 <_free_r+0x26>
 8013a84:	6825      	ldr	r5, [r4, #0]
 8013a86:	1961      	adds	r1, r4, r5
 8013a88:	428b      	cmp	r3, r1
 8013a8a:	bf04      	itt	eq
 8013a8c:	6819      	ldreq	r1, [r3, #0]
 8013a8e:	685b      	ldreq	r3, [r3, #4]
 8013a90:	6063      	str	r3, [r4, #4]
 8013a92:	bf04      	itt	eq
 8013a94:	1949      	addeq	r1, r1, r5
 8013a96:	6021      	streq	r1, [r4, #0]
 8013a98:	6054      	str	r4, [r2, #4]
 8013a9a:	e7ca      	b.n	8013a32 <_free_r+0x26>
 8013a9c:	b003      	add	sp, #12
 8013a9e:	bd30      	pop	{r4, r5, pc}
 8013aa0:	20000ce8 	.word	0x20000ce8

08013aa4 <malloc>:
 8013aa4:	4b02      	ldr	r3, [pc, #8]	; (8013ab0 <malloc+0xc>)
 8013aa6:	4601      	mov	r1, r0
 8013aa8:	6818      	ldr	r0, [r3, #0]
 8013aaa:	f000 b823 	b.w	8013af4 <_malloc_r>
 8013aae:	bf00      	nop
 8013ab0:	20000068 	.word	0x20000068

08013ab4 <sbrk_aligned>:
 8013ab4:	b570      	push	{r4, r5, r6, lr}
 8013ab6:	4e0e      	ldr	r6, [pc, #56]	; (8013af0 <sbrk_aligned+0x3c>)
 8013ab8:	460c      	mov	r4, r1
 8013aba:	6831      	ldr	r1, [r6, #0]
 8013abc:	4605      	mov	r5, r0
 8013abe:	b911      	cbnz	r1, 8013ac6 <sbrk_aligned+0x12>
 8013ac0:	f001 ff68 	bl	8015994 <_sbrk_r>
 8013ac4:	6030      	str	r0, [r6, #0]
 8013ac6:	4621      	mov	r1, r4
 8013ac8:	4628      	mov	r0, r5
 8013aca:	f001 ff63 	bl	8015994 <_sbrk_r>
 8013ace:	1c43      	adds	r3, r0, #1
 8013ad0:	d00a      	beq.n	8013ae8 <sbrk_aligned+0x34>
 8013ad2:	1cc4      	adds	r4, r0, #3
 8013ad4:	f024 0403 	bic.w	r4, r4, #3
 8013ad8:	42a0      	cmp	r0, r4
 8013ada:	d007      	beq.n	8013aec <sbrk_aligned+0x38>
 8013adc:	1a21      	subs	r1, r4, r0
 8013ade:	4628      	mov	r0, r5
 8013ae0:	f001 ff58 	bl	8015994 <_sbrk_r>
 8013ae4:	3001      	adds	r0, #1
 8013ae6:	d101      	bne.n	8013aec <sbrk_aligned+0x38>
 8013ae8:	f04f 34ff 	mov.w	r4, #4294967295
 8013aec:	4620      	mov	r0, r4
 8013aee:	bd70      	pop	{r4, r5, r6, pc}
 8013af0:	20000cec 	.word	0x20000cec

08013af4 <_malloc_r>:
 8013af4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013af8:	1ccd      	adds	r5, r1, #3
 8013afa:	f025 0503 	bic.w	r5, r5, #3
 8013afe:	3508      	adds	r5, #8
 8013b00:	2d0c      	cmp	r5, #12
 8013b02:	bf38      	it	cc
 8013b04:	250c      	movcc	r5, #12
 8013b06:	2d00      	cmp	r5, #0
 8013b08:	4607      	mov	r7, r0
 8013b0a:	db01      	blt.n	8013b10 <_malloc_r+0x1c>
 8013b0c:	42a9      	cmp	r1, r5
 8013b0e:	d905      	bls.n	8013b1c <_malloc_r+0x28>
 8013b10:	230c      	movs	r3, #12
 8013b12:	603b      	str	r3, [r7, #0]
 8013b14:	2600      	movs	r6, #0
 8013b16:	4630      	mov	r0, r6
 8013b18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b1c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8013bf0 <_malloc_r+0xfc>
 8013b20:	f000 f868 	bl	8013bf4 <__malloc_lock>
 8013b24:	f8d8 3000 	ldr.w	r3, [r8]
 8013b28:	461c      	mov	r4, r3
 8013b2a:	bb5c      	cbnz	r4, 8013b84 <_malloc_r+0x90>
 8013b2c:	4629      	mov	r1, r5
 8013b2e:	4638      	mov	r0, r7
 8013b30:	f7ff ffc0 	bl	8013ab4 <sbrk_aligned>
 8013b34:	1c43      	adds	r3, r0, #1
 8013b36:	4604      	mov	r4, r0
 8013b38:	d155      	bne.n	8013be6 <_malloc_r+0xf2>
 8013b3a:	f8d8 4000 	ldr.w	r4, [r8]
 8013b3e:	4626      	mov	r6, r4
 8013b40:	2e00      	cmp	r6, #0
 8013b42:	d145      	bne.n	8013bd0 <_malloc_r+0xdc>
 8013b44:	2c00      	cmp	r4, #0
 8013b46:	d048      	beq.n	8013bda <_malloc_r+0xe6>
 8013b48:	6823      	ldr	r3, [r4, #0]
 8013b4a:	4631      	mov	r1, r6
 8013b4c:	4638      	mov	r0, r7
 8013b4e:	eb04 0903 	add.w	r9, r4, r3
 8013b52:	f001 ff1f 	bl	8015994 <_sbrk_r>
 8013b56:	4581      	cmp	r9, r0
 8013b58:	d13f      	bne.n	8013bda <_malloc_r+0xe6>
 8013b5a:	6821      	ldr	r1, [r4, #0]
 8013b5c:	1a6d      	subs	r5, r5, r1
 8013b5e:	4629      	mov	r1, r5
 8013b60:	4638      	mov	r0, r7
 8013b62:	f7ff ffa7 	bl	8013ab4 <sbrk_aligned>
 8013b66:	3001      	adds	r0, #1
 8013b68:	d037      	beq.n	8013bda <_malloc_r+0xe6>
 8013b6a:	6823      	ldr	r3, [r4, #0]
 8013b6c:	442b      	add	r3, r5
 8013b6e:	6023      	str	r3, [r4, #0]
 8013b70:	f8d8 3000 	ldr.w	r3, [r8]
 8013b74:	2b00      	cmp	r3, #0
 8013b76:	d038      	beq.n	8013bea <_malloc_r+0xf6>
 8013b78:	685a      	ldr	r2, [r3, #4]
 8013b7a:	42a2      	cmp	r2, r4
 8013b7c:	d12b      	bne.n	8013bd6 <_malloc_r+0xe2>
 8013b7e:	2200      	movs	r2, #0
 8013b80:	605a      	str	r2, [r3, #4]
 8013b82:	e00f      	b.n	8013ba4 <_malloc_r+0xb0>
 8013b84:	6822      	ldr	r2, [r4, #0]
 8013b86:	1b52      	subs	r2, r2, r5
 8013b88:	d41f      	bmi.n	8013bca <_malloc_r+0xd6>
 8013b8a:	2a0b      	cmp	r2, #11
 8013b8c:	d917      	bls.n	8013bbe <_malloc_r+0xca>
 8013b8e:	1961      	adds	r1, r4, r5
 8013b90:	42a3      	cmp	r3, r4
 8013b92:	6025      	str	r5, [r4, #0]
 8013b94:	bf18      	it	ne
 8013b96:	6059      	strne	r1, [r3, #4]
 8013b98:	6863      	ldr	r3, [r4, #4]
 8013b9a:	bf08      	it	eq
 8013b9c:	f8c8 1000 	streq.w	r1, [r8]
 8013ba0:	5162      	str	r2, [r4, r5]
 8013ba2:	604b      	str	r3, [r1, #4]
 8013ba4:	4638      	mov	r0, r7
 8013ba6:	f104 060b 	add.w	r6, r4, #11
 8013baa:	f000 f829 	bl	8013c00 <__malloc_unlock>
 8013bae:	f026 0607 	bic.w	r6, r6, #7
 8013bb2:	1d23      	adds	r3, r4, #4
 8013bb4:	1af2      	subs	r2, r6, r3
 8013bb6:	d0ae      	beq.n	8013b16 <_malloc_r+0x22>
 8013bb8:	1b9b      	subs	r3, r3, r6
 8013bba:	50a3      	str	r3, [r4, r2]
 8013bbc:	e7ab      	b.n	8013b16 <_malloc_r+0x22>
 8013bbe:	42a3      	cmp	r3, r4
 8013bc0:	6862      	ldr	r2, [r4, #4]
 8013bc2:	d1dd      	bne.n	8013b80 <_malloc_r+0x8c>
 8013bc4:	f8c8 2000 	str.w	r2, [r8]
 8013bc8:	e7ec      	b.n	8013ba4 <_malloc_r+0xb0>
 8013bca:	4623      	mov	r3, r4
 8013bcc:	6864      	ldr	r4, [r4, #4]
 8013bce:	e7ac      	b.n	8013b2a <_malloc_r+0x36>
 8013bd0:	4634      	mov	r4, r6
 8013bd2:	6876      	ldr	r6, [r6, #4]
 8013bd4:	e7b4      	b.n	8013b40 <_malloc_r+0x4c>
 8013bd6:	4613      	mov	r3, r2
 8013bd8:	e7cc      	b.n	8013b74 <_malloc_r+0x80>
 8013bda:	230c      	movs	r3, #12
 8013bdc:	603b      	str	r3, [r7, #0]
 8013bde:	4638      	mov	r0, r7
 8013be0:	f000 f80e 	bl	8013c00 <__malloc_unlock>
 8013be4:	e797      	b.n	8013b16 <_malloc_r+0x22>
 8013be6:	6025      	str	r5, [r4, #0]
 8013be8:	e7dc      	b.n	8013ba4 <_malloc_r+0xb0>
 8013bea:	605b      	str	r3, [r3, #4]
 8013bec:	deff      	udf	#255	; 0xff
 8013bee:	bf00      	nop
 8013bf0:	20000ce8 	.word	0x20000ce8

08013bf4 <__malloc_lock>:
 8013bf4:	4801      	ldr	r0, [pc, #4]	; (8013bfc <__malloc_lock+0x8>)
 8013bf6:	f7ff b876 	b.w	8012ce6 <__retarget_lock_acquire_recursive>
 8013bfa:	bf00      	nop
 8013bfc:	20000ce4 	.word	0x20000ce4

08013c00 <__malloc_unlock>:
 8013c00:	4801      	ldr	r0, [pc, #4]	; (8013c08 <__malloc_unlock+0x8>)
 8013c02:	f7ff b871 	b.w	8012ce8 <__retarget_lock_release_recursive>
 8013c06:	bf00      	nop
 8013c08:	20000ce4 	.word	0x20000ce4

08013c0c <_Balloc>:
 8013c0c:	b570      	push	{r4, r5, r6, lr}
 8013c0e:	69c6      	ldr	r6, [r0, #28]
 8013c10:	4604      	mov	r4, r0
 8013c12:	460d      	mov	r5, r1
 8013c14:	b976      	cbnz	r6, 8013c34 <_Balloc+0x28>
 8013c16:	2010      	movs	r0, #16
 8013c18:	f7ff ff44 	bl	8013aa4 <malloc>
 8013c1c:	4602      	mov	r2, r0
 8013c1e:	61e0      	str	r0, [r4, #28]
 8013c20:	b920      	cbnz	r0, 8013c2c <_Balloc+0x20>
 8013c22:	4b18      	ldr	r3, [pc, #96]	; (8013c84 <_Balloc+0x78>)
 8013c24:	4818      	ldr	r0, [pc, #96]	; (8013c88 <_Balloc+0x7c>)
 8013c26:	216b      	movs	r1, #107	; 0x6b
 8013c28:	f001 fece 	bl	80159c8 <__assert_func>
 8013c2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013c30:	6006      	str	r6, [r0, #0]
 8013c32:	60c6      	str	r6, [r0, #12]
 8013c34:	69e6      	ldr	r6, [r4, #28]
 8013c36:	68f3      	ldr	r3, [r6, #12]
 8013c38:	b183      	cbz	r3, 8013c5c <_Balloc+0x50>
 8013c3a:	69e3      	ldr	r3, [r4, #28]
 8013c3c:	68db      	ldr	r3, [r3, #12]
 8013c3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013c42:	b9b8      	cbnz	r0, 8013c74 <_Balloc+0x68>
 8013c44:	2101      	movs	r1, #1
 8013c46:	fa01 f605 	lsl.w	r6, r1, r5
 8013c4a:	1d72      	adds	r2, r6, #5
 8013c4c:	0092      	lsls	r2, r2, #2
 8013c4e:	4620      	mov	r0, r4
 8013c50:	f001 fed8 	bl	8015a04 <_calloc_r>
 8013c54:	b160      	cbz	r0, 8013c70 <_Balloc+0x64>
 8013c56:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013c5a:	e00e      	b.n	8013c7a <_Balloc+0x6e>
 8013c5c:	2221      	movs	r2, #33	; 0x21
 8013c5e:	2104      	movs	r1, #4
 8013c60:	4620      	mov	r0, r4
 8013c62:	f001 fecf 	bl	8015a04 <_calloc_r>
 8013c66:	69e3      	ldr	r3, [r4, #28]
 8013c68:	60f0      	str	r0, [r6, #12]
 8013c6a:	68db      	ldr	r3, [r3, #12]
 8013c6c:	2b00      	cmp	r3, #0
 8013c6e:	d1e4      	bne.n	8013c3a <_Balloc+0x2e>
 8013c70:	2000      	movs	r0, #0
 8013c72:	bd70      	pop	{r4, r5, r6, pc}
 8013c74:	6802      	ldr	r2, [r0, #0]
 8013c76:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013c7a:	2300      	movs	r3, #0
 8013c7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013c80:	e7f7      	b.n	8013c72 <_Balloc+0x66>
 8013c82:	bf00      	nop
 8013c84:	08016efe 	.word	0x08016efe
 8013c88:	08016f7e 	.word	0x08016f7e

08013c8c <_Bfree>:
 8013c8c:	b570      	push	{r4, r5, r6, lr}
 8013c8e:	69c6      	ldr	r6, [r0, #28]
 8013c90:	4605      	mov	r5, r0
 8013c92:	460c      	mov	r4, r1
 8013c94:	b976      	cbnz	r6, 8013cb4 <_Bfree+0x28>
 8013c96:	2010      	movs	r0, #16
 8013c98:	f7ff ff04 	bl	8013aa4 <malloc>
 8013c9c:	4602      	mov	r2, r0
 8013c9e:	61e8      	str	r0, [r5, #28]
 8013ca0:	b920      	cbnz	r0, 8013cac <_Bfree+0x20>
 8013ca2:	4b09      	ldr	r3, [pc, #36]	; (8013cc8 <_Bfree+0x3c>)
 8013ca4:	4809      	ldr	r0, [pc, #36]	; (8013ccc <_Bfree+0x40>)
 8013ca6:	218f      	movs	r1, #143	; 0x8f
 8013ca8:	f001 fe8e 	bl	80159c8 <__assert_func>
 8013cac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013cb0:	6006      	str	r6, [r0, #0]
 8013cb2:	60c6      	str	r6, [r0, #12]
 8013cb4:	b13c      	cbz	r4, 8013cc6 <_Bfree+0x3a>
 8013cb6:	69eb      	ldr	r3, [r5, #28]
 8013cb8:	6862      	ldr	r2, [r4, #4]
 8013cba:	68db      	ldr	r3, [r3, #12]
 8013cbc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013cc0:	6021      	str	r1, [r4, #0]
 8013cc2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013cc6:	bd70      	pop	{r4, r5, r6, pc}
 8013cc8:	08016efe 	.word	0x08016efe
 8013ccc:	08016f7e 	.word	0x08016f7e

08013cd0 <__multadd>:
 8013cd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013cd4:	690d      	ldr	r5, [r1, #16]
 8013cd6:	4607      	mov	r7, r0
 8013cd8:	460c      	mov	r4, r1
 8013cda:	461e      	mov	r6, r3
 8013cdc:	f101 0c14 	add.w	ip, r1, #20
 8013ce0:	2000      	movs	r0, #0
 8013ce2:	f8dc 3000 	ldr.w	r3, [ip]
 8013ce6:	b299      	uxth	r1, r3
 8013ce8:	fb02 6101 	mla	r1, r2, r1, r6
 8013cec:	0c1e      	lsrs	r6, r3, #16
 8013cee:	0c0b      	lsrs	r3, r1, #16
 8013cf0:	fb02 3306 	mla	r3, r2, r6, r3
 8013cf4:	b289      	uxth	r1, r1
 8013cf6:	3001      	adds	r0, #1
 8013cf8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013cfc:	4285      	cmp	r5, r0
 8013cfe:	f84c 1b04 	str.w	r1, [ip], #4
 8013d02:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013d06:	dcec      	bgt.n	8013ce2 <__multadd+0x12>
 8013d08:	b30e      	cbz	r6, 8013d4e <__multadd+0x7e>
 8013d0a:	68a3      	ldr	r3, [r4, #8]
 8013d0c:	42ab      	cmp	r3, r5
 8013d0e:	dc19      	bgt.n	8013d44 <__multadd+0x74>
 8013d10:	6861      	ldr	r1, [r4, #4]
 8013d12:	4638      	mov	r0, r7
 8013d14:	3101      	adds	r1, #1
 8013d16:	f7ff ff79 	bl	8013c0c <_Balloc>
 8013d1a:	4680      	mov	r8, r0
 8013d1c:	b928      	cbnz	r0, 8013d2a <__multadd+0x5a>
 8013d1e:	4602      	mov	r2, r0
 8013d20:	4b0c      	ldr	r3, [pc, #48]	; (8013d54 <__multadd+0x84>)
 8013d22:	480d      	ldr	r0, [pc, #52]	; (8013d58 <__multadd+0x88>)
 8013d24:	21ba      	movs	r1, #186	; 0xba
 8013d26:	f001 fe4f 	bl	80159c8 <__assert_func>
 8013d2a:	6922      	ldr	r2, [r4, #16]
 8013d2c:	3202      	adds	r2, #2
 8013d2e:	f104 010c 	add.w	r1, r4, #12
 8013d32:	0092      	lsls	r2, r2, #2
 8013d34:	300c      	adds	r0, #12
 8013d36:	f7fe ffd8 	bl	8012cea <memcpy>
 8013d3a:	4621      	mov	r1, r4
 8013d3c:	4638      	mov	r0, r7
 8013d3e:	f7ff ffa5 	bl	8013c8c <_Bfree>
 8013d42:	4644      	mov	r4, r8
 8013d44:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013d48:	3501      	adds	r5, #1
 8013d4a:	615e      	str	r6, [r3, #20]
 8013d4c:	6125      	str	r5, [r4, #16]
 8013d4e:	4620      	mov	r0, r4
 8013d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d54:	08016f6d 	.word	0x08016f6d
 8013d58:	08016f7e 	.word	0x08016f7e

08013d5c <__s2b>:
 8013d5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013d60:	460c      	mov	r4, r1
 8013d62:	4615      	mov	r5, r2
 8013d64:	461f      	mov	r7, r3
 8013d66:	2209      	movs	r2, #9
 8013d68:	3308      	adds	r3, #8
 8013d6a:	4606      	mov	r6, r0
 8013d6c:	fb93 f3f2 	sdiv	r3, r3, r2
 8013d70:	2100      	movs	r1, #0
 8013d72:	2201      	movs	r2, #1
 8013d74:	429a      	cmp	r2, r3
 8013d76:	db09      	blt.n	8013d8c <__s2b+0x30>
 8013d78:	4630      	mov	r0, r6
 8013d7a:	f7ff ff47 	bl	8013c0c <_Balloc>
 8013d7e:	b940      	cbnz	r0, 8013d92 <__s2b+0x36>
 8013d80:	4602      	mov	r2, r0
 8013d82:	4b19      	ldr	r3, [pc, #100]	; (8013de8 <__s2b+0x8c>)
 8013d84:	4819      	ldr	r0, [pc, #100]	; (8013dec <__s2b+0x90>)
 8013d86:	21d3      	movs	r1, #211	; 0xd3
 8013d88:	f001 fe1e 	bl	80159c8 <__assert_func>
 8013d8c:	0052      	lsls	r2, r2, #1
 8013d8e:	3101      	adds	r1, #1
 8013d90:	e7f0      	b.n	8013d74 <__s2b+0x18>
 8013d92:	9b08      	ldr	r3, [sp, #32]
 8013d94:	6143      	str	r3, [r0, #20]
 8013d96:	2d09      	cmp	r5, #9
 8013d98:	f04f 0301 	mov.w	r3, #1
 8013d9c:	6103      	str	r3, [r0, #16]
 8013d9e:	dd16      	ble.n	8013dce <__s2b+0x72>
 8013da0:	f104 0909 	add.w	r9, r4, #9
 8013da4:	46c8      	mov	r8, r9
 8013da6:	442c      	add	r4, r5
 8013da8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013dac:	4601      	mov	r1, r0
 8013dae:	3b30      	subs	r3, #48	; 0x30
 8013db0:	220a      	movs	r2, #10
 8013db2:	4630      	mov	r0, r6
 8013db4:	f7ff ff8c 	bl	8013cd0 <__multadd>
 8013db8:	45a0      	cmp	r8, r4
 8013dba:	d1f5      	bne.n	8013da8 <__s2b+0x4c>
 8013dbc:	f1a5 0408 	sub.w	r4, r5, #8
 8013dc0:	444c      	add	r4, r9
 8013dc2:	1b2d      	subs	r5, r5, r4
 8013dc4:	1963      	adds	r3, r4, r5
 8013dc6:	42bb      	cmp	r3, r7
 8013dc8:	db04      	blt.n	8013dd4 <__s2b+0x78>
 8013dca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013dce:	340a      	adds	r4, #10
 8013dd0:	2509      	movs	r5, #9
 8013dd2:	e7f6      	b.n	8013dc2 <__s2b+0x66>
 8013dd4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013dd8:	4601      	mov	r1, r0
 8013dda:	3b30      	subs	r3, #48	; 0x30
 8013ddc:	220a      	movs	r2, #10
 8013dde:	4630      	mov	r0, r6
 8013de0:	f7ff ff76 	bl	8013cd0 <__multadd>
 8013de4:	e7ee      	b.n	8013dc4 <__s2b+0x68>
 8013de6:	bf00      	nop
 8013de8:	08016f6d 	.word	0x08016f6d
 8013dec:	08016f7e 	.word	0x08016f7e

08013df0 <__hi0bits>:
 8013df0:	0c03      	lsrs	r3, r0, #16
 8013df2:	041b      	lsls	r3, r3, #16
 8013df4:	b9d3      	cbnz	r3, 8013e2c <__hi0bits+0x3c>
 8013df6:	0400      	lsls	r0, r0, #16
 8013df8:	2310      	movs	r3, #16
 8013dfa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8013dfe:	bf04      	itt	eq
 8013e00:	0200      	lsleq	r0, r0, #8
 8013e02:	3308      	addeq	r3, #8
 8013e04:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8013e08:	bf04      	itt	eq
 8013e0a:	0100      	lsleq	r0, r0, #4
 8013e0c:	3304      	addeq	r3, #4
 8013e0e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8013e12:	bf04      	itt	eq
 8013e14:	0080      	lsleq	r0, r0, #2
 8013e16:	3302      	addeq	r3, #2
 8013e18:	2800      	cmp	r0, #0
 8013e1a:	db05      	blt.n	8013e28 <__hi0bits+0x38>
 8013e1c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8013e20:	f103 0301 	add.w	r3, r3, #1
 8013e24:	bf08      	it	eq
 8013e26:	2320      	moveq	r3, #32
 8013e28:	4618      	mov	r0, r3
 8013e2a:	4770      	bx	lr
 8013e2c:	2300      	movs	r3, #0
 8013e2e:	e7e4      	b.n	8013dfa <__hi0bits+0xa>

08013e30 <__lo0bits>:
 8013e30:	6803      	ldr	r3, [r0, #0]
 8013e32:	f013 0207 	ands.w	r2, r3, #7
 8013e36:	d00c      	beq.n	8013e52 <__lo0bits+0x22>
 8013e38:	07d9      	lsls	r1, r3, #31
 8013e3a:	d422      	bmi.n	8013e82 <__lo0bits+0x52>
 8013e3c:	079a      	lsls	r2, r3, #30
 8013e3e:	bf49      	itett	mi
 8013e40:	085b      	lsrmi	r3, r3, #1
 8013e42:	089b      	lsrpl	r3, r3, #2
 8013e44:	6003      	strmi	r3, [r0, #0]
 8013e46:	2201      	movmi	r2, #1
 8013e48:	bf5c      	itt	pl
 8013e4a:	6003      	strpl	r3, [r0, #0]
 8013e4c:	2202      	movpl	r2, #2
 8013e4e:	4610      	mov	r0, r2
 8013e50:	4770      	bx	lr
 8013e52:	b299      	uxth	r1, r3
 8013e54:	b909      	cbnz	r1, 8013e5a <__lo0bits+0x2a>
 8013e56:	0c1b      	lsrs	r3, r3, #16
 8013e58:	2210      	movs	r2, #16
 8013e5a:	b2d9      	uxtb	r1, r3
 8013e5c:	b909      	cbnz	r1, 8013e62 <__lo0bits+0x32>
 8013e5e:	3208      	adds	r2, #8
 8013e60:	0a1b      	lsrs	r3, r3, #8
 8013e62:	0719      	lsls	r1, r3, #28
 8013e64:	bf04      	itt	eq
 8013e66:	091b      	lsreq	r3, r3, #4
 8013e68:	3204      	addeq	r2, #4
 8013e6a:	0799      	lsls	r1, r3, #30
 8013e6c:	bf04      	itt	eq
 8013e6e:	089b      	lsreq	r3, r3, #2
 8013e70:	3202      	addeq	r2, #2
 8013e72:	07d9      	lsls	r1, r3, #31
 8013e74:	d403      	bmi.n	8013e7e <__lo0bits+0x4e>
 8013e76:	085b      	lsrs	r3, r3, #1
 8013e78:	f102 0201 	add.w	r2, r2, #1
 8013e7c:	d003      	beq.n	8013e86 <__lo0bits+0x56>
 8013e7e:	6003      	str	r3, [r0, #0]
 8013e80:	e7e5      	b.n	8013e4e <__lo0bits+0x1e>
 8013e82:	2200      	movs	r2, #0
 8013e84:	e7e3      	b.n	8013e4e <__lo0bits+0x1e>
 8013e86:	2220      	movs	r2, #32
 8013e88:	e7e1      	b.n	8013e4e <__lo0bits+0x1e>
	...

08013e8c <__i2b>:
 8013e8c:	b510      	push	{r4, lr}
 8013e8e:	460c      	mov	r4, r1
 8013e90:	2101      	movs	r1, #1
 8013e92:	f7ff febb 	bl	8013c0c <_Balloc>
 8013e96:	4602      	mov	r2, r0
 8013e98:	b928      	cbnz	r0, 8013ea6 <__i2b+0x1a>
 8013e9a:	4b05      	ldr	r3, [pc, #20]	; (8013eb0 <__i2b+0x24>)
 8013e9c:	4805      	ldr	r0, [pc, #20]	; (8013eb4 <__i2b+0x28>)
 8013e9e:	f240 1145 	movw	r1, #325	; 0x145
 8013ea2:	f001 fd91 	bl	80159c8 <__assert_func>
 8013ea6:	2301      	movs	r3, #1
 8013ea8:	6144      	str	r4, [r0, #20]
 8013eaa:	6103      	str	r3, [r0, #16]
 8013eac:	bd10      	pop	{r4, pc}
 8013eae:	bf00      	nop
 8013eb0:	08016f6d 	.word	0x08016f6d
 8013eb4:	08016f7e 	.word	0x08016f7e

08013eb8 <__multiply>:
 8013eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ebc:	4691      	mov	r9, r2
 8013ebe:	690a      	ldr	r2, [r1, #16]
 8013ec0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013ec4:	429a      	cmp	r2, r3
 8013ec6:	bfb8      	it	lt
 8013ec8:	460b      	movlt	r3, r1
 8013eca:	460c      	mov	r4, r1
 8013ecc:	bfbc      	itt	lt
 8013ece:	464c      	movlt	r4, r9
 8013ed0:	4699      	movlt	r9, r3
 8013ed2:	6927      	ldr	r7, [r4, #16]
 8013ed4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013ed8:	68a3      	ldr	r3, [r4, #8]
 8013eda:	6861      	ldr	r1, [r4, #4]
 8013edc:	eb07 060a 	add.w	r6, r7, sl
 8013ee0:	42b3      	cmp	r3, r6
 8013ee2:	b085      	sub	sp, #20
 8013ee4:	bfb8      	it	lt
 8013ee6:	3101      	addlt	r1, #1
 8013ee8:	f7ff fe90 	bl	8013c0c <_Balloc>
 8013eec:	b930      	cbnz	r0, 8013efc <__multiply+0x44>
 8013eee:	4602      	mov	r2, r0
 8013ef0:	4b44      	ldr	r3, [pc, #272]	; (8014004 <__multiply+0x14c>)
 8013ef2:	4845      	ldr	r0, [pc, #276]	; (8014008 <__multiply+0x150>)
 8013ef4:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8013ef8:	f001 fd66 	bl	80159c8 <__assert_func>
 8013efc:	f100 0514 	add.w	r5, r0, #20
 8013f00:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013f04:	462b      	mov	r3, r5
 8013f06:	2200      	movs	r2, #0
 8013f08:	4543      	cmp	r3, r8
 8013f0a:	d321      	bcc.n	8013f50 <__multiply+0x98>
 8013f0c:	f104 0314 	add.w	r3, r4, #20
 8013f10:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8013f14:	f109 0314 	add.w	r3, r9, #20
 8013f18:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8013f1c:	9202      	str	r2, [sp, #8]
 8013f1e:	1b3a      	subs	r2, r7, r4
 8013f20:	3a15      	subs	r2, #21
 8013f22:	f022 0203 	bic.w	r2, r2, #3
 8013f26:	3204      	adds	r2, #4
 8013f28:	f104 0115 	add.w	r1, r4, #21
 8013f2c:	428f      	cmp	r7, r1
 8013f2e:	bf38      	it	cc
 8013f30:	2204      	movcc	r2, #4
 8013f32:	9201      	str	r2, [sp, #4]
 8013f34:	9a02      	ldr	r2, [sp, #8]
 8013f36:	9303      	str	r3, [sp, #12]
 8013f38:	429a      	cmp	r2, r3
 8013f3a:	d80c      	bhi.n	8013f56 <__multiply+0x9e>
 8013f3c:	2e00      	cmp	r6, #0
 8013f3e:	dd03      	ble.n	8013f48 <__multiply+0x90>
 8013f40:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013f44:	2b00      	cmp	r3, #0
 8013f46:	d05b      	beq.n	8014000 <__multiply+0x148>
 8013f48:	6106      	str	r6, [r0, #16]
 8013f4a:	b005      	add	sp, #20
 8013f4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f50:	f843 2b04 	str.w	r2, [r3], #4
 8013f54:	e7d8      	b.n	8013f08 <__multiply+0x50>
 8013f56:	f8b3 a000 	ldrh.w	sl, [r3]
 8013f5a:	f1ba 0f00 	cmp.w	sl, #0
 8013f5e:	d024      	beq.n	8013faa <__multiply+0xf2>
 8013f60:	f104 0e14 	add.w	lr, r4, #20
 8013f64:	46a9      	mov	r9, r5
 8013f66:	f04f 0c00 	mov.w	ip, #0
 8013f6a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8013f6e:	f8d9 1000 	ldr.w	r1, [r9]
 8013f72:	fa1f fb82 	uxth.w	fp, r2
 8013f76:	b289      	uxth	r1, r1
 8013f78:	fb0a 110b 	mla	r1, sl, fp, r1
 8013f7c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8013f80:	f8d9 2000 	ldr.w	r2, [r9]
 8013f84:	4461      	add	r1, ip
 8013f86:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013f8a:	fb0a c20b 	mla	r2, sl, fp, ip
 8013f8e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8013f92:	b289      	uxth	r1, r1
 8013f94:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8013f98:	4577      	cmp	r7, lr
 8013f9a:	f849 1b04 	str.w	r1, [r9], #4
 8013f9e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013fa2:	d8e2      	bhi.n	8013f6a <__multiply+0xb2>
 8013fa4:	9a01      	ldr	r2, [sp, #4]
 8013fa6:	f845 c002 	str.w	ip, [r5, r2]
 8013faa:	9a03      	ldr	r2, [sp, #12]
 8013fac:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013fb0:	3304      	adds	r3, #4
 8013fb2:	f1b9 0f00 	cmp.w	r9, #0
 8013fb6:	d021      	beq.n	8013ffc <__multiply+0x144>
 8013fb8:	6829      	ldr	r1, [r5, #0]
 8013fba:	f104 0c14 	add.w	ip, r4, #20
 8013fbe:	46ae      	mov	lr, r5
 8013fc0:	f04f 0a00 	mov.w	sl, #0
 8013fc4:	f8bc b000 	ldrh.w	fp, [ip]
 8013fc8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8013fcc:	fb09 220b 	mla	r2, r9, fp, r2
 8013fd0:	4452      	add	r2, sl
 8013fd2:	b289      	uxth	r1, r1
 8013fd4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8013fd8:	f84e 1b04 	str.w	r1, [lr], #4
 8013fdc:	f85c 1b04 	ldr.w	r1, [ip], #4
 8013fe0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8013fe4:	f8be 1000 	ldrh.w	r1, [lr]
 8013fe8:	fb09 110a 	mla	r1, r9, sl, r1
 8013fec:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8013ff0:	4567      	cmp	r7, ip
 8013ff2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8013ff6:	d8e5      	bhi.n	8013fc4 <__multiply+0x10c>
 8013ff8:	9a01      	ldr	r2, [sp, #4]
 8013ffa:	50a9      	str	r1, [r5, r2]
 8013ffc:	3504      	adds	r5, #4
 8013ffe:	e799      	b.n	8013f34 <__multiply+0x7c>
 8014000:	3e01      	subs	r6, #1
 8014002:	e79b      	b.n	8013f3c <__multiply+0x84>
 8014004:	08016f6d 	.word	0x08016f6d
 8014008:	08016f7e 	.word	0x08016f7e

0801400c <__pow5mult>:
 801400c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014010:	4615      	mov	r5, r2
 8014012:	f012 0203 	ands.w	r2, r2, #3
 8014016:	4606      	mov	r6, r0
 8014018:	460f      	mov	r7, r1
 801401a:	d007      	beq.n	801402c <__pow5mult+0x20>
 801401c:	4c25      	ldr	r4, [pc, #148]	; (80140b4 <__pow5mult+0xa8>)
 801401e:	3a01      	subs	r2, #1
 8014020:	2300      	movs	r3, #0
 8014022:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014026:	f7ff fe53 	bl	8013cd0 <__multadd>
 801402a:	4607      	mov	r7, r0
 801402c:	10ad      	asrs	r5, r5, #2
 801402e:	d03d      	beq.n	80140ac <__pow5mult+0xa0>
 8014030:	69f4      	ldr	r4, [r6, #28]
 8014032:	b97c      	cbnz	r4, 8014054 <__pow5mult+0x48>
 8014034:	2010      	movs	r0, #16
 8014036:	f7ff fd35 	bl	8013aa4 <malloc>
 801403a:	4602      	mov	r2, r0
 801403c:	61f0      	str	r0, [r6, #28]
 801403e:	b928      	cbnz	r0, 801404c <__pow5mult+0x40>
 8014040:	4b1d      	ldr	r3, [pc, #116]	; (80140b8 <__pow5mult+0xac>)
 8014042:	481e      	ldr	r0, [pc, #120]	; (80140bc <__pow5mult+0xb0>)
 8014044:	f240 11b3 	movw	r1, #435	; 0x1b3
 8014048:	f001 fcbe 	bl	80159c8 <__assert_func>
 801404c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014050:	6004      	str	r4, [r0, #0]
 8014052:	60c4      	str	r4, [r0, #12]
 8014054:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8014058:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801405c:	b94c      	cbnz	r4, 8014072 <__pow5mult+0x66>
 801405e:	f240 2171 	movw	r1, #625	; 0x271
 8014062:	4630      	mov	r0, r6
 8014064:	f7ff ff12 	bl	8013e8c <__i2b>
 8014068:	2300      	movs	r3, #0
 801406a:	f8c8 0008 	str.w	r0, [r8, #8]
 801406e:	4604      	mov	r4, r0
 8014070:	6003      	str	r3, [r0, #0]
 8014072:	f04f 0900 	mov.w	r9, #0
 8014076:	07eb      	lsls	r3, r5, #31
 8014078:	d50a      	bpl.n	8014090 <__pow5mult+0x84>
 801407a:	4639      	mov	r1, r7
 801407c:	4622      	mov	r2, r4
 801407e:	4630      	mov	r0, r6
 8014080:	f7ff ff1a 	bl	8013eb8 <__multiply>
 8014084:	4639      	mov	r1, r7
 8014086:	4680      	mov	r8, r0
 8014088:	4630      	mov	r0, r6
 801408a:	f7ff fdff 	bl	8013c8c <_Bfree>
 801408e:	4647      	mov	r7, r8
 8014090:	106d      	asrs	r5, r5, #1
 8014092:	d00b      	beq.n	80140ac <__pow5mult+0xa0>
 8014094:	6820      	ldr	r0, [r4, #0]
 8014096:	b938      	cbnz	r0, 80140a8 <__pow5mult+0x9c>
 8014098:	4622      	mov	r2, r4
 801409a:	4621      	mov	r1, r4
 801409c:	4630      	mov	r0, r6
 801409e:	f7ff ff0b 	bl	8013eb8 <__multiply>
 80140a2:	6020      	str	r0, [r4, #0]
 80140a4:	f8c0 9000 	str.w	r9, [r0]
 80140a8:	4604      	mov	r4, r0
 80140aa:	e7e4      	b.n	8014076 <__pow5mult+0x6a>
 80140ac:	4638      	mov	r0, r7
 80140ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80140b2:	bf00      	nop
 80140b4:	080170c8 	.word	0x080170c8
 80140b8:	08016efe 	.word	0x08016efe
 80140bc:	08016f7e 	.word	0x08016f7e

080140c0 <__lshift>:
 80140c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80140c4:	460c      	mov	r4, r1
 80140c6:	6849      	ldr	r1, [r1, #4]
 80140c8:	6923      	ldr	r3, [r4, #16]
 80140ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80140ce:	68a3      	ldr	r3, [r4, #8]
 80140d0:	4607      	mov	r7, r0
 80140d2:	4691      	mov	r9, r2
 80140d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80140d8:	f108 0601 	add.w	r6, r8, #1
 80140dc:	42b3      	cmp	r3, r6
 80140de:	db0b      	blt.n	80140f8 <__lshift+0x38>
 80140e0:	4638      	mov	r0, r7
 80140e2:	f7ff fd93 	bl	8013c0c <_Balloc>
 80140e6:	4605      	mov	r5, r0
 80140e8:	b948      	cbnz	r0, 80140fe <__lshift+0x3e>
 80140ea:	4602      	mov	r2, r0
 80140ec:	4b28      	ldr	r3, [pc, #160]	; (8014190 <__lshift+0xd0>)
 80140ee:	4829      	ldr	r0, [pc, #164]	; (8014194 <__lshift+0xd4>)
 80140f0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80140f4:	f001 fc68 	bl	80159c8 <__assert_func>
 80140f8:	3101      	adds	r1, #1
 80140fa:	005b      	lsls	r3, r3, #1
 80140fc:	e7ee      	b.n	80140dc <__lshift+0x1c>
 80140fe:	2300      	movs	r3, #0
 8014100:	f100 0114 	add.w	r1, r0, #20
 8014104:	f100 0210 	add.w	r2, r0, #16
 8014108:	4618      	mov	r0, r3
 801410a:	4553      	cmp	r3, sl
 801410c:	db33      	blt.n	8014176 <__lshift+0xb6>
 801410e:	6920      	ldr	r0, [r4, #16]
 8014110:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014114:	f104 0314 	add.w	r3, r4, #20
 8014118:	f019 091f 	ands.w	r9, r9, #31
 801411c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014120:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014124:	d02b      	beq.n	801417e <__lshift+0xbe>
 8014126:	f1c9 0e20 	rsb	lr, r9, #32
 801412a:	468a      	mov	sl, r1
 801412c:	2200      	movs	r2, #0
 801412e:	6818      	ldr	r0, [r3, #0]
 8014130:	fa00 f009 	lsl.w	r0, r0, r9
 8014134:	4310      	orrs	r0, r2
 8014136:	f84a 0b04 	str.w	r0, [sl], #4
 801413a:	f853 2b04 	ldr.w	r2, [r3], #4
 801413e:	459c      	cmp	ip, r3
 8014140:	fa22 f20e 	lsr.w	r2, r2, lr
 8014144:	d8f3      	bhi.n	801412e <__lshift+0x6e>
 8014146:	ebac 0304 	sub.w	r3, ip, r4
 801414a:	3b15      	subs	r3, #21
 801414c:	f023 0303 	bic.w	r3, r3, #3
 8014150:	3304      	adds	r3, #4
 8014152:	f104 0015 	add.w	r0, r4, #21
 8014156:	4584      	cmp	ip, r0
 8014158:	bf38      	it	cc
 801415a:	2304      	movcc	r3, #4
 801415c:	50ca      	str	r2, [r1, r3]
 801415e:	b10a      	cbz	r2, 8014164 <__lshift+0xa4>
 8014160:	f108 0602 	add.w	r6, r8, #2
 8014164:	3e01      	subs	r6, #1
 8014166:	4638      	mov	r0, r7
 8014168:	612e      	str	r6, [r5, #16]
 801416a:	4621      	mov	r1, r4
 801416c:	f7ff fd8e 	bl	8013c8c <_Bfree>
 8014170:	4628      	mov	r0, r5
 8014172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014176:	f842 0f04 	str.w	r0, [r2, #4]!
 801417a:	3301      	adds	r3, #1
 801417c:	e7c5      	b.n	801410a <__lshift+0x4a>
 801417e:	3904      	subs	r1, #4
 8014180:	f853 2b04 	ldr.w	r2, [r3], #4
 8014184:	f841 2f04 	str.w	r2, [r1, #4]!
 8014188:	459c      	cmp	ip, r3
 801418a:	d8f9      	bhi.n	8014180 <__lshift+0xc0>
 801418c:	e7ea      	b.n	8014164 <__lshift+0xa4>
 801418e:	bf00      	nop
 8014190:	08016f6d 	.word	0x08016f6d
 8014194:	08016f7e 	.word	0x08016f7e

08014198 <__mcmp>:
 8014198:	b530      	push	{r4, r5, lr}
 801419a:	6902      	ldr	r2, [r0, #16]
 801419c:	690c      	ldr	r4, [r1, #16]
 801419e:	1b12      	subs	r2, r2, r4
 80141a0:	d10e      	bne.n	80141c0 <__mcmp+0x28>
 80141a2:	f100 0314 	add.w	r3, r0, #20
 80141a6:	3114      	adds	r1, #20
 80141a8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80141ac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80141b0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80141b4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80141b8:	42a5      	cmp	r5, r4
 80141ba:	d003      	beq.n	80141c4 <__mcmp+0x2c>
 80141bc:	d305      	bcc.n	80141ca <__mcmp+0x32>
 80141be:	2201      	movs	r2, #1
 80141c0:	4610      	mov	r0, r2
 80141c2:	bd30      	pop	{r4, r5, pc}
 80141c4:	4283      	cmp	r3, r0
 80141c6:	d3f3      	bcc.n	80141b0 <__mcmp+0x18>
 80141c8:	e7fa      	b.n	80141c0 <__mcmp+0x28>
 80141ca:	f04f 32ff 	mov.w	r2, #4294967295
 80141ce:	e7f7      	b.n	80141c0 <__mcmp+0x28>

080141d0 <__mdiff>:
 80141d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141d4:	460c      	mov	r4, r1
 80141d6:	4606      	mov	r6, r0
 80141d8:	4611      	mov	r1, r2
 80141da:	4620      	mov	r0, r4
 80141dc:	4690      	mov	r8, r2
 80141de:	f7ff ffdb 	bl	8014198 <__mcmp>
 80141e2:	1e05      	subs	r5, r0, #0
 80141e4:	d110      	bne.n	8014208 <__mdiff+0x38>
 80141e6:	4629      	mov	r1, r5
 80141e8:	4630      	mov	r0, r6
 80141ea:	f7ff fd0f 	bl	8013c0c <_Balloc>
 80141ee:	b930      	cbnz	r0, 80141fe <__mdiff+0x2e>
 80141f0:	4b3a      	ldr	r3, [pc, #232]	; (80142dc <__mdiff+0x10c>)
 80141f2:	4602      	mov	r2, r0
 80141f4:	f240 2137 	movw	r1, #567	; 0x237
 80141f8:	4839      	ldr	r0, [pc, #228]	; (80142e0 <__mdiff+0x110>)
 80141fa:	f001 fbe5 	bl	80159c8 <__assert_func>
 80141fe:	2301      	movs	r3, #1
 8014200:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014204:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014208:	bfa4      	itt	ge
 801420a:	4643      	movge	r3, r8
 801420c:	46a0      	movge	r8, r4
 801420e:	4630      	mov	r0, r6
 8014210:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8014214:	bfa6      	itte	ge
 8014216:	461c      	movge	r4, r3
 8014218:	2500      	movge	r5, #0
 801421a:	2501      	movlt	r5, #1
 801421c:	f7ff fcf6 	bl	8013c0c <_Balloc>
 8014220:	b920      	cbnz	r0, 801422c <__mdiff+0x5c>
 8014222:	4b2e      	ldr	r3, [pc, #184]	; (80142dc <__mdiff+0x10c>)
 8014224:	4602      	mov	r2, r0
 8014226:	f240 2145 	movw	r1, #581	; 0x245
 801422a:	e7e5      	b.n	80141f8 <__mdiff+0x28>
 801422c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8014230:	6926      	ldr	r6, [r4, #16]
 8014232:	60c5      	str	r5, [r0, #12]
 8014234:	f104 0914 	add.w	r9, r4, #20
 8014238:	f108 0514 	add.w	r5, r8, #20
 801423c:	f100 0e14 	add.w	lr, r0, #20
 8014240:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8014244:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8014248:	f108 0210 	add.w	r2, r8, #16
 801424c:	46f2      	mov	sl, lr
 801424e:	2100      	movs	r1, #0
 8014250:	f859 3b04 	ldr.w	r3, [r9], #4
 8014254:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8014258:	fa11 f88b 	uxtah	r8, r1, fp
 801425c:	b299      	uxth	r1, r3
 801425e:	0c1b      	lsrs	r3, r3, #16
 8014260:	eba8 0801 	sub.w	r8, r8, r1
 8014264:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8014268:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801426c:	fa1f f888 	uxth.w	r8, r8
 8014270:	1419      	asrs	r1, r3, #16
 8014272:	454e      	cmp	r6, r9
 8014274:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8014278:	f84a 3b04 	str.w	r3, [sl], #4
 801427c:	d8e8      	bhi.n	8014250 <__mdiff+0x80>
 801427e:	1b33      	subs	r3, r6, r4
 8014280:	3b15      	subs	r3, #21
 8014282:	f023 0303 	bic.w	r3, r3, #3
 8014286:	3304      	adds	r3, #4
 8014288:	3415      	adds	r4, #21
 801428a:	42a6      	cmp	r6, r4
 801428c:	bf38      	it	cc
 801428e:	2304      	movcc	r3, #4
 8014290:	441d      	add	r5, r3
 8014292:	4473      	add	r3, lr
 8014294:	469e      	mov	lr, r3
 8014296:	462e      	mov	r6, r5
 8014298:	4566      	cmp	r6, ip
 801429a:	d30e      	bcc.n	80142ba <__mdiff+0xea>
 801429c:	f10c 0203 	add.w	r2, ip, #3
 80142a0:	1b52      	subs	r2, r2, r5
 80142a2:	f022 0203 	bic.w	r2, r2, #3
 80142a6:	3d03      	subs	r5, #3
 80142a8:	45ac      	cmp	ip, r5
 80142aa:	bf38      	it	cc
 80142ac:	2200      	movcc	r2, #0
 80142ae:	4413      	add	r3, r2
 80142b0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80142b4:	b17a      	cbz	r2, 80142d6 <__mdiff+0x106>
 80142b6:	6107      	str	r7, [r0, #16]
 80142b8:	e7a4      	b.n	8014204 <__mdiff+0x34>
 80142ba:	f856 8b04 	ldr.w	r8, [r6], #4
 80142be:	fa11 f288 	uxtah	r2, r1, r8
 80142c2:	1414      	asrs	r4, r2, #16
 80142c4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80142c8:	b292      	uxth	r2, r2
 80142ca:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80142ce:	f84e 2b04 	str.w	r2, [lr], #4
 80142d2:	1421      	asrs	r1, r4, #16
 80142d4:	e7e0      	b.n	8014298 <__mdiff+0xc8>
 80142d6:	3f01      	subs	r7, #1
 80142d8:	e7ea      	b.n	80142b0 <__mdiff+0xe0>
 80142da:	bf00      	nop
 80142dc:	08016f6d 	.word	0x08016f6d
 80142e0:	08016f7e 	.word	0x08016f7e

080142e4 <__ulp>:
 80142e4:	b082      	sub	sp, #8
 80142e6:	ed8d 0b00 	vstr	d0, [sp]
 80142ea:	9a01      	ldr	r2, [sp, #4]
 80142ec:	4b0f      	ldr	r3, [pc, #60]	; (801432c <__ulp+0x48>)
 80142ee:	4013      	ands	r3, r2
 80142f0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80142f4:	2b00      	cmp	r3, #0
 80142f6:	dc08      	bgt.n	801430a <__ulp+0x26>
 80142f8:	425b      	negs	r3, r3
 80142fa:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80142fe:	ea4f 5223 	mov.w	r2, r3, asr #20
 8014302:	da04      	bge.n	801430e <__ulp+0x2a>
 8014304:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8014308:	4113      	asrs	r3, r2
 801430a:	2200      	movs	r2, #0
 801430c:	e008      	b.n	8014320 <__ulp+0x3c>
 801430e:	f1a2 0314 	sub.w	r3, r2, #20
 8014312:	2b1e      	cmp	r3, #30
 8014314:	bfda      	itte	le
 8014316:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 801431a:	40da      	lsrle	r2, r3
 801431c:	2201      	movgt	r2, #1
 801431e:	2300      	movs	r3, #0
 8014320:	4619      	mov	r1, r3
 8014322:	4610      	mov	r0, r2
 8014324:	ec41 0b10 	vmov	d0, r0, r1
 8014328:	b002      	add	sp, #8
 801432a:	4770      	bx	lr
 801432c:	7ff00000 	.word	0x7ff00000

08014330 <__b2d>:
 8014330:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014334:	6906      	ldr	r6, [r0, #16]
 8014336:	f100 0814 	add.w	r8, r0, #20
 801433a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801433e:	1f37      	subs	r7, r6, #4
 8014340:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8014344:	4610      	mov	r0, r2
 8014346:	f7ff fd53 	bl	8013df0 <__hi0bits>
 801434a:	f1c0 0320 	rsb	r3, r0, #32
 801434e:	280a      	cmp	r0, #10
 8014350:	600b      	str	r3, [r1, #0]
 8014352:	491b      	ldr	r1, [pc, #108]	; (80143c0 <__b2d+0x90>)
 8014354:	dc15      	bgt.n	8014382 <__b2d+0x52>
 8014356:	f1c0 0c0b 	rsb	ip, r0, #11
 801435a:	fa22 f30c 	lsr.w	r3, r2, ip
 801435e:	45b8      	cmp	r8, r7
 8014360:	ea43 0501 	orr.w	r5, r3, r1
 8014364:	bf34      	ite	cc
 8014366:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801436a:	2300      	movcs	r3, #0
 801436c:	3015      	adds	r0, #21
 801436e:	fa02 f000 	lsl.w	r0, r2, r0
 8014372:	fa23 f30c 	lsr.w	r3, r3, ip
 8014376:	4303      	orrs	r3, r0
 8014378:	461c      	mov	r4, r3
 801437a:	ec45 4b10 	vmov	d0, r4, r5
 801437e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014382:	45b8      	cmp	r8, r7
 8014384:	bf3a      	itte	cc
 8014386:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801438a:	f1a6 0708 	subcc.w	r7, r6, #8
 801438e:	2300      	movcs	r3, #0
 8014390:	380b      	subs	r0, #11
 8014392:	d012      	beq.n	80143ba <__b2d+0x8a>
 8014394:	f1c0 0120 	rsb	r1, r0, #32
 8014398:	fa23 f401 	lsr.w	r4, r3, r1
 801439c:	4082      	lsls	r2, r0
 801439e:	4322      	orrs	r2, r4
 80143a0:	4547      	cmp	r7, r8
 80143a2:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80143a6:	bf8c      	ite	hi
 80143a8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80143ac:	2200      	movls	r2, #0
 80143ae:	4083      	lsls	r3, r0
 80143b0:	40ca      	lsrs	r2, r1
 80143b2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80143b6:	4313      	orrs	r3, r2
 80143b8:	e7de      	b.n	8014378 <__b2d+0x48>
 80143ba:	ea42 0501 	orr.w	r5, r2, r1
 80143be:	e7db      	b.n	8014378 <__b2d+0x48>
 80143c0:	3ff00000 	.word	0x3ff00000

080143c4 <__d2b>:
 80143c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80143c8:	460f      	mov	r7, r1
 80143ca:	2101      	movs	r1, #1
 80143cc:	ec59 8b10 	vmov	r8, r9, d0
 80143d0:	4616      	mov	r6, r2
 80143d2:	f7ff fc1b 	bl	8013c0c <_Balloc>
 80143d6:	4604      	mov	r4, r0
 80143d8:	b930      	cbnz	r0, 80143e8 <__d2b+0x24>
 80143da:	4602      	mov	r2, r0
 80143dc:	4b24      	ldr	r3, [pc, #144]	; (8014470 <__d2b+0xac>)
 80143de:	4825      	ldr	r0, [pc, #148]	; (8014474 <__d2b+0xb0>)
 80143e0:	f240 310f 	movw	r1, #783	; 0x30f
 80143e4:	f001 faf0 	bl	80159c8 <__assert_func>
 80143e8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80143ec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80143f0:	bb2d      	cbnz	r5, 801443e <__d2b+0x7a>
 80143f2:	9301      	str	r3, [sp, #4]
 80143f4:	f1b8 0300 	subs.w	r3, r8, #0
 80143f8:	d026      	beq.n	8014448 <__d2b+0x84>
 80143fa:	4668      	mov	r0, sp
 80143fc:	9300      	str	r3, [sp, #0]
 80143fe:	f7ff fd17 	bl	8013e30 <__lo0bits>
 8014402:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014406:	b1e8      	cbz	r0, 8014444 <__d2b+0x80>
 8014408:	f1c0 0320 	rsb	r3, r0, #32
 801440c:	fa02 f303 	lsl.w	r3, r2, r3
 8014410:	430b      	orrs	r3, r1
 8014412:	40c2      	lsrs	r2, r0
 8014414:	6163      	str	r3, [r4, #20]
 8014416:	9201      	str	r2, [sp, #4]
 8014418:	9b01      	ldr	r3, [sp, #4]
 801441a:	61a3      	str	r3, [r4, #24]
 801441c:	2b00      	cmp	r3, #0
 801441e:	bf14      	ite	ne
 8014420:	2202      	movne	r2, #2
 8014422:	2201      	moveq	r2, #1
 8014424:	6122      	str	r2, [r4, #16]
 8014426:	b1bd      	cbz	r5, 8014458 <__d2b+0x94>
 8014428:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801442c:	4405      	add	r5, r0
 801442e:	603d      	str	r5, [r7, #0]
 8014430:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8014434:	6030      	str	r0, [r6, #0]
 8014436:	4620      	mov	r0, r4
 8014438:	b003      	add	sp, #12
 801443a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801443e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8014442:	e7d6      	b.n	80143f2 <__d2b+0x2e>
 8014444:	6161      	str	r1, [r4, #20]
 8014446:	e7e7      	b.n	8014418 <__d2b+0x54>
 8014448:	a801      	add	r0, sp, #4
 801444a:	f7ff fcf1 	bl	8013e30 <__lo0bits>
 801444e:	9b01      	ldr	r3, [sp, #4]
 8014450:	6163      	str	r3, [r4, #20]
 8014452:	3020      	adds	r0, #32
 8014454:	2201      	movs	r2, #1
 8014456:	e7e5      	b.n	8014424 <__d2b+0x60>
 8014458:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801445c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8014460:	6038      	str	r0, [r7, #0]
 8014462:	6918      	ldr	r0, [r3, #16]
 8014464:	f7ff fcc4 	bl	8013df0 <__hi0bits>
 8014468:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801446c:	e7e2      	b.n	8014434 <__d2b+0x70>
 801446e:	bf00      	nop
 8014470:	08016f6d 	.word	0x08016f6d
 8014474:	08016f7e 	.word	0x08016f7e

08014478 <__ratio>:
 8014478:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801447c:	4688      	mov	r8, r1
 801447e:	4669      	mov	r1, sp
 8014480:	4681      	mov	r9, r0
 8014482:	f7ff ff55 	bl	8014330 <__b2d>
 8014486:	a901      	add	r1, sp, #4
 8014488:	4640      	mov	r0, r8
 801448a:	ec55 4b10 	vmov	r4, r5, d0
 801448e:	f7ff ff4f 	bl	8014330 <__b2d>
 8014492:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8014496:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801449a:	eba3 0c02 	sub.w	ip, r3, r2
 801449e:	e9dd 3200 	ldrd	r3, r2, [sp]
 80144a2:	1a9b      	subs	r3, r3, r2
 80144a4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80144a8:	ec51 0b10 	vmov	r0, r1, d0
 80144ac:	2b00      	cmp	r3, #0
 80144ae:	bfd6      	itet	le
 80144b0:	460a      	movle	r2, r1
 80144b2:	462a      	movgt	r2, r5
 80144b4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80144b8:	468b      	mov	fp, r1
 80144ba:	462f      	mov	r7, r5
 80144bc:	bfd4      	ite	le
 80144be:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80144c2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80144c6:	4620      	mov	r0, r4
 80144c8:	ee10 2a10 	vmov	r2, s0
 80144cc:	465b      	mov	r3, fp
 80144ce:	4639      	mov	r1, r7
 80144d0:	f7f4 f8f4 	bl	80086bc <__aeabi_ddiv>
 80144d4:	ec41 0b10 	vmov	d0, r0, r1
 80144d8:	b003      	add	sp, #12
 80144da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080144de <__copybits>:
 80144de:	3901      	subs	r1, #1
 80144e0:	b570      	push	{r4, r5, r6, lr}
 80144e2:	1149      	asrs	r1, r1, #5
 80144e4:	6914      	ldr	r4, [r2, #16]
 80144e6:	3101      	adds	r1, #1
 80144e8:	f102 0314 	add.w	r3, r2, #20
 80144ec:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80144f0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80144f4:	1f05      	subs	r5, r0, #4
 80144f6:	42a3      	cmp	r3, r4
 80144f8:	d30c      	bcc.n	8014514 <__copybits+0x36>
 80144fa:	1aa3      	subs	r3, r4, r2
 80144fc:	3b11      	subs	r3, #17
 80144fe:	f023 0303 	bic.w	r3, r3, #3
 8014502:	3211      	adds	r2, #17
 8014504:	42a2      	cmp	r2, r4
 8014506:	bf88      	it	hi
 8014508:	2300      	movhi	r3, #0
 801450a:	4418      	add	r0, r3
 801450c:	2300      	movs	r3, #0
 801450e:	4288      	cmp	r0, r1
 8014510:	d305      	bcc.n	801451e <__copybits+0x40>
 8014512:	bd70      	pop	{r4, r5, r6, pc}
 8014514:	f853 6b04 	ldr.w	r6, [r3], #4
 8014518:	f845 6f04 	str.w	r6, [r5, #4]!
 801451c:	e7eb      	b.n	80144f6 <__copybits+0x18>
 801451e:	f840 3b04 	str.w	r3, [r0], #4
 8014522:	e7f4      	b.n	801450e <__copybits+0x30>

08014524 <__any_on>:
 8014524:	f100 0214 	add.w	r2, r0, #20
 8014528:	6900      	ldr	r0, [r0, #16]
 801452a:	114b      	asrs	r3, r1, #5
 801452c:	4298      	cmp	r0, r3
 801452e:	b510      	push	{r4, lr}
 8014530:	db11      	blt.n	8014556 <__any_on+0x32>
 8014532:	dd0a      	ble.n	801454a <__any_on+0x26>
 8014534:	f011 011f 	ands.w	r1, r1, #31
 8014538:	d007      	beq.n	801454a <__any_on+0x26>
 801453a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801453e:	fa24 f001 	lsr.w	r0, r4, r1
 8014542:	fa00 f101 	lsl.w	r1, r0, r1
 8014546:	428c      	cmp	r4, r1
 8014548:	d10b      	bne.n	8014562 <__any_on+0x3e>
 801454a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801454e:	4293      	cmp	r3, r2
 8014550:	d803      	bhi.n	801455a <__any_on+0x36>
 8014552:	2000      	movs	r0, #0
 8014554:	bd10      	pop	{r4, pc}
 8014556:	4603      	mov	r3, r0
 8014558:	e7f7      	b.n	801454a <__any_on+0x26>
 801455a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801455e:	2900      	cmp	r1, #0
 8014560:	d0f5      	beq.n	801454e <__any_on+0x2a>
 8014562:	2001      	movs	r0, #1
 8014564:	e7f6      	b.n	8014554 <__any_on+0x30>

08014566 <sulp>:
 8014566:	b570      	push	{r4, r5, r6, lr}
 8014568:	4604      	mov	r4, r0
 801456a:	460d      	mov	r5, r1
 801456c:	ec45 4b10 	vmov	d0, r4, r5
 8014570:	4616      	mov	r6, r2
 8014572:	f7ff feb7 	bl	80142e4 <__ulp>
 8014576:	ec51 0b10 	vmov	r0, r1, d0
 801457a:	b17e      	cbz	r6, 801459c <sulp+0x36>
 801457c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8014580:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8014584:	2b00      	cmp	r3, #0
 8014586:	dd09      	ble.n	801459c <sulp+0x36>
 8014588:	051b      	lsls	r3, r3, #20
 801458a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801458e:	2400      	movs	r4, #0
 8014590:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8014594:	4622      	mov	r2, r4
 8014596:	462b      	mov	r3, r5
 8014598:	f7f3 ff66 	bl	8008468 <__aeabi_dmul>
 801459c:	bd70      	pop	{r4, r5, r6, pc}
	...

080145a0 <_strtod_l>:
 80145a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145a4:	ed2d 8b02 	vpush	{d8}
 80145a8:	b09b      	sub	sp, #108	; 0x6c
 80145aa:	4604      	mov	r4, r0
 80145ac:	9213      	str	r2, [sp, #76]	; 0x4c
 80145ae:	2200      	movs	r2, #0
 80145b0:	9216      	str	r2, [sp, #88]	; 0x58
 80145b2:	460d      	mov	r5, r1
 80145b4:	f04f 0800 	mov.w	r8, #0
 80145b8:	f04f 0900 	mov.w	r9, #0
 80145bc:	460a      	mov	r2, r1
 80145be:	9215      	str	r2, [sp, #84]	; 0x54
 80145c0:	7811      	ldrb	r1, [r2, #0]
 80145c2:	292b      	cmp	r1, #43	; 0x2b
 80145c4:	d04c      	beq.n	8014660 <_strtod_l+0xc0>
 80145c6:	d83a      	bhi.n	801463e <_strtod_l+0x9e>
 80145c8:	290d      	cmp	r1, #13
 80145ca:	d834      	bhi.n	8014636 <_strtod_l+0x96>
 80145cc:	2908      	cmp	r1, #8
 80145ce:	d834      	bhi.n	801463a <_strtod_l+0x9a>
 80145d0:	2900      	cmp	r1, #0
 80145d2:	d03d      	beq.n	8014650 <_strtod_l+0xb0>
 80145d4:	2200      	movs	r2, #0
 80145d6:	920a      	str	r2, [sp, #40]	; 0x28
 80145d8:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80145da:	7832      	ldrb	r2, [r6, #0]
 80145dc:	2a30      	cmp	r2, #48	; 0x30
 80145de:	f040 80b4 	bne.w	801474a <_strtod_l+0x1aa>
 80145e2:	7872      	ldrb	r2, [r6, #1]
 80145e4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80145e8:	2a58      	cmp	r2, #88	; 0x58
 80145ea:	d170      	bne.n	80146ce <_strtod_l+0x12e>
 80145ec:	9302      	str	r3, [sp, #8]
 80145ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80145f0:	9301      	str	r3, [sp, #4]
 80145f2:	ab16      	add	r3, sp, #88	; 0x58
 80145f4:	9300      	str	r3, [sp, #0]
 80145f6:	4a8e      	ldr	r2, [pc, #568]	; (8014830 <_strtod_l+0x290>)
 80145f8:	ab17      	add	r3, sp, #92	; 0x5c
 80145fa:	a915      	add	r1, sp, #84	; 0x54
 80145fc:	4620      	mov	r0, r4
 80145fe:	f001 fa7f 	bl	8015b00 <__gethex>
 8014602:	f010 070f 	ands.w	r7, r0, #15
 8014606:	4605      	mov	r5, r0
 8014608:	d005      	beq.n	8014616 <_strtod_l+0x76>
 801460a:	2f06      	cmp	r7, #6
 801460c:	d12a      	bne.n	8014664 <_strtod_l+0xc4>
 801460e:	3601      	adds	r6, #1
 8014610:	2300      	movs	r3, #0
 8014612:	9615      	str	r6, [sp, #84]	; 0x54
 8014614:	930a      	str	r3, [sp, #40]	; 0x28
 8014616:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8014618:	2b00      	cmp	r3, #0
 801461a:	f040 857f 	bne.w	801511c <_strtod_l+0xb7c>
 801461e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014620:	b1db      	cbz	r3, 801465a <_strtod_l+0xba>
 8014622:	4642      	mov	r2, r8
 8014624:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8014628:	ec43 2b10 	vmov	d0, r2, r3
 801462c:	b01b      	add	sp, #108	; 0x6c
 801462e:	ecbd 8b02 	vpop	{d8}
 8014632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014636:	2920      	cmp	r1, #32
 8014638:	d1cc      	bne.n	80145d4 <_strtod_l+0x34>
 801463a:	3201      	adds	r2, #1
 801463c:	e7bf      	b.n	80145be <_strtod_l+0x1e>
 801463e:	292d      	cmp	r1, #45	; 0x2d
 8014640:	d1c8      	bne.n	80145d4 <_strtod_l+0x34>
 8014642:	2101      	movs	r1, #1
 8014644:	910a      	str	r1, [sp, #40]	; 0x28
 8014646:	1c51      	adds	r1, r2, #1
 8014648:	9115      	str	r1, [sp, #84]	; 0x54
 801464a:	7852      	ldrb	r2, [r2, #1]
 801464c:	2a00      	cmp	r2, #0
 801464e:	d1c3      	bne.n	80145d8 <_strtod_l+0x38>
 8014650:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8014652:	9515      	str	r5, [sp, #84]	; 0x54
 8014654:	2b00      	cmp	r3, #0
 8014656:	f040 855f 	bne.w	8015118 <_strtod_l+0xb78>
 801465a:	4642      	mov	r2, r8
 801465c:	464b      	mov	r3, r9
 801465e:	e7e3      	b.n	8014628 <_strtod_l+0x88>
 8014660:	2100      	movs	r1, #0
 8014662:	e7ef      	b.n	8014644 <_strtod_l+0xa4>
 8014664:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8014666:	b13a      	cbz	r2, 8014678 <_strtod_l+0xd8>
 8014668:	2135      	movs	r1, #53	; 0x35
 801466a:	a818      	add	r0, sp, #96	; 0x60
 801466c:	f7ff ff37 	bl	80144de <__copybits>
 8014670:	9916      	ldr	r1, [sp, #88]	; 0x58
 8014672:	4620      	mov	r0, r4
 8014674:	f7ff fb0a 	bl	8013c8c <_Bfree>
 8014678:	3f01      	subs	r7, #1
 801467a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801467c:	2f04      	cmp	r7, #4
 801467e:	d806      	bhi.n	801468e <_strtod_l+0xee>
 8014680:	e8df f007 	tbb	[pc, r7]
 8014684:	201d0314 	.word	0x201d0314
 8014688:	14          	.byte	0x14
 8014689:	00          	.byte	0x00
 801468a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 801468e:	05e9      	lsls	r1, r5, #23
 8014690:	bf48      	it	mi
 8014692:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8014696:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801469a:	0d1b      	lsrs	r3, r3, #20
 801469c:	051b      	lsls	r3, r3, #20
 801469e:	2b00      	cmp	r3, #0
 80146a0:	d1b9      	bne.n	8014616 <_strtod_l+0x76>
 80146a2:	f7fe faf5 	bl	8012c90 <__errno>
 80146a6:	2322      	movs	r3, #34	; 0x22
 80146a8:	6003      	str	r3, [r0, #0]
 80146aa:	e7b4      	b.n	8014616 <_strtod_l+0x76>
 80146ac:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80146b0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80146b4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80146b8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80146bc:	e7e7      	b.n	801468e <_strtod_l+0xee>
 80146be:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8014838 <_strtod_l+0x298>
 80146c2:	e7e4      	b.n	801468e <_strtod_l+0xee>
 80146c4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80146c8:	f04f 38ff 	mov.w	r8, #4294967295
 80146cc:	e7df      	b.n	801468e <_strtod_l+0xee>
 80146ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80146d0:	1c5a      	adds	r2, r3, #1
 80146d2:	9215      	str	r2, [sp, #84]	; 0x54
 80146d4:	785b      	ldrb	r3, [r3, #1]
 80146d6:	2b30      	cmp	r3, #48	; 0x30
 80146d8:	d0f9      	beq.n	80146ce <_strtod_l+0x12e>
 80146da:	2b00      	cmp	r3, #0
 80146dc:	d09b      	beq.n	8014616 <_strtod_l+0x76>
 80146de:	2301      	movs	r3, #1
 80146e0:	f04f 0a00 	mov.w	sl, #0
 80146e4:	9304      	str	r3, [sp, #16]
 80146e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80146e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80146ea:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80146ee:	46d3      	mov	fp, sl
 80146f0:	220a      	movs	r2, #10
 80146f2:	9815      	ldr	r0, [sp, #84]	; 0x54
 80146f4:	7806      	ldrb	r6, [r0, #0]
 80146f6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80146fa:	b2d9      	uxtb	r1, r3
 80146fc:	2909      	cmp	r1, #9
 80146fe:	d926      	bls.n	801474e <_strtod_l+0x1ae>
 8014700:	494c      	ldr	r1, [pc, #304]	; (8014834 <_strtod_l+0x294>)
 8014702:	2201      	movs	r2, #1
 8014704:	f001 f912 	bl	801592c <strncmp>
 8014708:	2800      	cmp	r0, #0
 801470a:	d030      	beq.n	801476e <_strtod_l+0x1ce>
 801470c:	2000      	movs	r0, #0
 801470e:	4632      	mov	r2, r6
 8014710:	9005      	str	r0, [sp, #20]
 8014712:	465e      	mov	r6, fp
 8014714:	4603      	mov	r3, r0
 8014716:	2a65      	cmp	r2, #101	; 0x65
 8014718:	d001      	beq.n	801471e <_strtod_l+0x17e>
 801471a:	2a45      	cmp	r2, #69	; 0x45
 801471c:	d113      	bne.n	8014746 <_strtod_l+0x1a6>
 801471e:	b91e      	cbnz	r6, 8014728 <_strtod_l+0x188>
 8014720:	9a04      	ldr	r2, [sp, #16]
 8014722:	4302      	orrs	r2, r0
 8014724:	d094      	beq.n	8014650 <_strtod_l+0xb0>
 8014726:	2600      	movs	r6, #0
 8014728:	9d15      	ldr	r5, [sp, #84]	; 0x54
 801472a:	1c6a      	adds	r2, r5, #1
 801472c:	9215      	str	r2, [sp, #84]	; 0x54
 801472e:	786a      	ldrb	r2, [r5, #1]
 8014730:	2a2b      	cmp	r2, #43	; 0x2b
 8014732:	d074      	beq.n	801481e <_strtod_l+0x27e>
 8014734:	2a2d      	cmp	r2, #45	; 0x2d
 8014736:	d078      	beq.n	801482a <_strtod_l+0x28a>
 8014738:	f04f 0c00 	mov.w	ip, #0
 801473c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8014740:	2909      	cmp	r1, #9
 8014742:	d97f      	bls.n	8014844 <_strtod_l+0x2a4>
 8014744:	9515      	str	r5, [sp, #84]	; 0x54
 8014746:	2700      	movs	r7, #0
 8014748:	e09e      	b.n	8014888 <_strtod_l+0x2e8>
 801474a:	2300      	movs	r3, #0
 801474c:	e7c8      	b.n	80146e0 <_strtod_l+0x140>
 801474e:	f1bb 0f08 	cmp.w	fp, #8
 8014752:	bfd8      	it	le
 8014754:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8014756:	f100 0001 	add.w	r0, r0, #1
 801475a:	bfda      	itte	le
 801475c:	fb02 3301 	mlale	r3, r2, r1, r3
 8014760:	9309      	strle	r3, [sp, #36]	; 0x24
 8014762:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8014766:	f10b 0b01 	add.w	fp, fp, #1
 801476a:	9015      	str	r0, [sp, #84]	; 0x54
 801476c:	e7c1      	b.n	80146f2 <_strtod_l+0x152>
 801476e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014770:	1c5a      	adds	r2, r3, #1
 8014772:	9215      	str	r2, [sp, #84]	; 0x54
 8014774:	785a      	ldrb	r2, [r3, #1]
 8014776:	f1bb 0f00 	cmp.w	fp, #0
 801477a:	d037      	beq.n	80147ec <_strtod_l+0x24c>
 801477c:	9005      	str	r0, [sp, #20]
 801477e:	465e      	mov	r6, fp
 8014780:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8014784:	2b09      	cmp	r3, #9
 8014786:	d912      	bls.n	80147ae <_strtod_l+0x20e>
 8014788:	2301      	movs	r3, #1
 801478a:	e7c4      	b.n	8014716 <_strtod_l+0x176>
 801478c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801478e:	1c5a      	adds	r2, r3, #1
 8014790:	9215      	str	r2, [sp, #84]	; 0x54
 8014792:	785a      	ldrb	r2, [r3, #1]
 8014794:	3001      	adds	r0, #1
 8014796:	2a30      	cmp	r2, #48	; 0x30
 8014798:	d0f8      	beq.n	801478c <_strtod_l+0x1ec>
 801479a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 801479e:	2b08      	cmp	r3, #8
 80147a0:	f200 84c1 	bhi.w	8015126 <_strtod_l+0xb86>
 80147a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80147a6:	9005      	str	r0, [sp, #20]
 80147a8:	2000      	movs	r0, #0
 80147aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80147ac:	4606      	mov	r6, r0
 80147ae:	3a30      	subs	r2, #48	; 0x30
 80147b0:	f100 0301 	add.w	r3, r0, #1
 80147b4:	d014      	beq.n	80147e0 <_strtod_l+0x240>
 80147b6:	9905      	ldr	r1, [sp, #20]
 80147b8:	4419      	add	r1, r3
 80147ba:	9105      	str	r1, [sp, #20]
 80147bc:	4633      	mov	r3, r6
 80147be:	eb00 0c06 	add.w	ip, r0, r6
 80147c2:	210a      	movs	r1, #10
 80147c4:	4563      	cmp	r3, ip
 80147c6:	d113      	bne.n	80147f0 <_strtod_l+0x250>
 80147c8:	1833      	adds	r3, r6, r0
 80147ca:	2b08      	cmp	r3, #8
 80147cc:	f106 0601 	add.w	r6, r6, #1
 80147d0:	4406      	add	r6, r0
 80147d2:	dc1a      	bgt.n	801480a <_strtod_l+0x26a>
 80147d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80147d6:	230a      	movs	r3, #10
 80147d8:	fb03 2301 	mla	r3, r3, r1, r2
 80147dc:	9309      	str	r3, [sp, #36]	; 0x24
 80147de:	2300      	movs	r3, #0
 80147e0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80147e2:	1c51      	adds	r1, r2, #1
 80147e4:	9115      	str	r1, [sp, #84]	; 0x54
 80147e6:	7852      	ldrb	r2, [r2, #1]
 80147e8:	4618      	mov	r0, r3
 80147ea:	e7c9      	b.n	8014780 <_strtod_l+0x1e0>
 80147ec:	4658      	mov	r0, fp
 80147ee:	e7d2      	b.n	8014796 <_strtod_l+0x1f6>
 80147f0:	2b08      	cmp	r3, #8
 80147f2:	f103 0301 	add.w	r3, r3, #1
 80147f6:	dc03      	bgt.n	8014800 <_strtod_l+0x260>
 80147f8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80147fa:	434f      	muls	r7, r1
 80147fc:	9709      	str	r7, [sp, #36]	; 0x24
 80147fe:	e7e1      	b.n	80147c4 <_strtod_l+0x224>
 8014800:	2b10      	cmp	r3, #16
 8014802:	bfd8      	it	le
 8014804:	fb01 fa0a 	mulle.w	sl, r1, sl
 8014808:	e7dc      	b.n	80147c4 <_strtod_l+0x224>
 801480a:	2e10      	cmp	r6, #16
 801480c:	bfdc      	itt	le
 801480e:	230a      	movle	r3, #10
 8014810:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8014814:	e7e3      	b.n	80147de <_strtod_l+0x23e>
 8014816:	2300      	movs	r3, #0
 8014818:	9305      	str	r3, [sp, #20]
 801481a:	2301      	movs	r3, #1
 801481c:	e780      	b.n	8014720 <_strtod_l+0x180>
 801481e:	f04f 0c00 	mov.w	ip, #0
 8014822:	1caa      	adds	r2, r5, #2
 8014824:	9215      	str	r2, [sp, #84]	; 0x54
 8014826:	78aa      	ldrb	r2, [r5, #2]
 8014828:	e788      	b.n	801473c <_strtod_l+0x19c>
 801482a:	f04f 0c01 	mov.w	ip, #1
 801482e:	e7f8      	b.n	8014822 <_strtod_l+0x282>
 8014830:	080170d8 	.word	0x080170d8
 8014834:	080170d4 	.word	0x080170d4
 8014838:	7ff00000 	.word	0x7ff00000
 801483c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801483e:	1c51      	adds	r1, r2, #1
 8014840:	9115      	str	r1, [sp, #84]	; 0x54
 8014842:	7852      	ldrb	r2, [r2, #1]
 8014844:	2a30      	cmp	r2, #48	; 0x30
 8014846:	d0f9      	beq.n	801483c <_strtod_l+0x29c>
 8014848:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 801484c:	2908      	cmp	r1, #8
 801484e:	f63f af7a 	bhi.w	8014746 <_strtod_l+0x1a6>
 8014852:	3a30      	subs	r2, #48	; 0x30
 8014854:	9208      	str	r2, [sp, #32]
 8014856:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014858:	920c      	str	r2, [sp, #48]	; 0x30
 801485a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801485c:	1c57      	adds	r7, r2, #1
 801485e:	9715      	str	r7, [sp, #84]	; 0x54
 8014860:	7852      	ldrb	r2, [r2, #1]
 8014862:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8014866:	f1be 0f09 	cmp.w	lr, #9
 801486a:	d938      	bls.n	80148de <_strtod_l+0x33e>
 801486c:	990c      	ldr	r1, [sp, #48]	; 0x30
 801486e:	1a7f      	subs	r7, r7, r1
 8014870:	2f08      	cmp	r7, #8
 8014872:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8014876:	dc03      	bgt.n	8014880 <_strtod_l+0x2e0>
 8014878:	9908      	ldr	r1, [sp, #32]
 801487a:	428f      	cmp	r7, r1
 801487c:	bfa8      	it	ge
 801487e:	460f      	movge	r7, r1
 8014880:	f1bc 0f00 	cmp.w	ip, #0
 8014884:	d000      	beq.n	8014888 <_strtod_l+0x2e8>
 8014886:	427f      	negs	r7, r7
 8014888:	2e00      	cmp	r6, #0
 801488a:	d14f      	bne.n	801492c <_strtod_l+0x38c>
 801488c:	9904      	ldr	r1, [sp, #16]
 801488e:	4301      	orrs	r1, r0
 8014890:	f47f aec1 	bne.w	8014616 <_strtod_l+0x76>
 8014894:	2b00      	cmp	r3, #0
 8014896:	f47f aedb 	bne.w	8014650 <_strtod_l+0xb0>
 801489a:	2a69      	cmp	r2, #105	; 0x69
 801489c:	d029      	beq.n	80148f2 <_strtod_l+0x352>
 801489e:	dc26      	bgt.n	80148ee <_strtod_l+0x34e>
 80148a0:	2a49      	cmp	r2, #73	; 0x49
 80148a2:	d026      	beq.n	80148f2 <_strtod_l+0x352>
 80148a4:	2a4e      	cmp	r2, #78	; 0x4e
 80148a6:	f47f aed3 	bne.w	8014650 <_strtod_l+0xb0>
 80148aa:	499b      	ldr	r1, [pc, #620]	; (8014b18 <_strtod_l+0x578>)
 80148ac:	a815      	add	r0, sp, #84	; 0x54
 80148ae:	f001 fb67 	bl	8015f80 <__match>
 80148b2:	2800      	cmp	r0, #0
 80148b4:	f43f aecc 	beq.w	8014650 <_strtod_l+0xb0>
 80148b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80148ba:	781b      	ldrb	r3, [r3, #0]
 80148bc:	2b28      	cmp	r3, #40	; 0x28
 80148be:	d12f      	bne.n	8014920 <_strtod_l+0x380>
 80148c0:	4996      	ldr	r1, [pc, #600]	; (8014b1c <_strtod_l+0x57c>)
 80148c2:	aa18      	add	r2, sp, #96	; 0x60
 80148c4:	a815      	add	r0, sp, #84	; 0x54
 80148c6:	f001 fb6f 	bl	8015fa8 <__hexnan>
 80148ca:	2805      	cmp	r0, #5
 80148cc:	d128      	bne.n	8014920 <_strtod_l+0x380>
 80148ce:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80148d0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80148d4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80148d8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80148dc:	e69b      	b.n	8014616 <_strtod_l+0x76>
 80148de:	9f08      	ldr	r7, [sp, #32]
 80148e0:	210a      	movs	r1, #10
 80148e2:	fb01 2107 	mla	r1, r1, r7, r2
 80148e6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80148ea:	9208      	str	r2, [sp, #32]
 80148ec:	e7b5      	b.n	801485a <_strtod_l+0x2ba>
 80148ee:	2a6e      	cmp	r2, #110	; 0x6e
 80148f0:	e7d9      	b.n	80148a6 <_strtod_l+0x306>
 80148f2:	498b      	ldr	r1, [pc, #556]	; (8014b20 <_strtod_l+0x580>)
 80148f4:	a815      	add	r0, sp, #84	; 0x54
 80148f6:	f001 fb43 	bl	8015f80 <__match>
 80148fa:	2800      	cmp	r0, #0
 80148fc:	f43f aea8 	beq.w	8014650 <_strtod_l+0xb0>
 8014900:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014902:	4988      	ldr	r1, [pc, #544]	; (8014b24 <_strtod_l+0x584>)
 8014904:	3b01      	subs	r3, #1
 8014906:	a815      	add	r0, sp, #84	; 0x54
 8014908:	9315      	str	r3, [sp, #84]	; 0x54
 801490a:	f001 fb39 	bl	8015f80 <__match>
 801490e:	b910      	cbnz	r0, 8014916 <_strtod_l+0x376>
 8014910:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014912:	3301      	adds	r3, #1
 8014914:	9315      	str	r3, [sp, #84]	; 0x54
 8014916:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8014b34 <_strtod_l+0x594>
 801491a:	f04f 0800 	mov.w	r8, #0
 801491e:	e67a      	b.n	8014616 <_strtod_l+0x76>
 8014920:	4881      	ldr	r0, [pc, #516]	; (8014b28 <_strtod_l+0x588>)
 8014922:	f001 f849 	bl	80159b8 <nan>
 8014926:	ec59 8b10 	vmov	r8, r9, d0
 801492a:	e674      	b.n	8014616 <_strtod_l+0x76>
 801492c:	9b05      	ldr	r3, [sp, #20]
 801492e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014930:	1afb      	subs	r3, r7, r3
 8014932:	f1bb 0f00 	cmp.w	fp, #0
 8014936:	bf08      	it	eq
 8014938:	46b3      	moveq	fp, r6
 801493a:	2e10      	cmp	r6, #16
 801493c:	9308      	str	r3, [sp, #32]
 801493e:	4635      	mov	r5, r6
 8014940:	bfa8      	it	ge
 8014942:	2510      	movge	r5, #16
 8014944:	f7f3 fd16 	bl	8008374 <__aeabi_ui2d>
 8014948:	2e09      	cmp	r6, #9
 801494a:	4680      	mov	r8, r0
 801494c:	4689      	mov	r9, r1
 801494e:	dd13      	ble.n	8014978 <_strtod_l+0x3d8>
 8014950:	4b76      	ldr	r3, [pc, #472]	; (8014b2c <_strtod_l+0x58c>)
 8014952:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8014956:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801495a:	f7f3 fd85 	bl	8008468 <__aeabi_dmul>
 801495e:	4680      	mov	r8, r0
 8014960:	4650      	mov	r0, sl
 8014962:	4689      	mov	r9, r1
 8014964:	f7f3 fd06 	bl	8008374 <__aeabi_ui2d>
 8014968:	4602      	mov	r2, r0
 801496a:	460b      	mov	r3, r1
 801496c:	4640      	mov	r0, r8
 801496e:	4649      	mov	r1, r9
 8014970:	f7f3 fbc4 	bl	80080fc <__adddf3>
 8014974:	4680      	mov	r8, r0
 8014976:	4689      	mov	r9, r1
 8014978:	2e0f      	cmp	r6, #15
 801497a:	dc38      	bgt.n	80149ee <_strtod_l+0x44e>
 801497c:	9b08      	ldr	r3, [sp, #32]
 801497e:	2b00      	cmp	r3, #0
 8014980:	f43f ae49 	beq.w	8014616 <_strtod_l+0x76>
 8014984:	dd24      	ble.n	80149d0 <_strtod_l+0x430>
 8014986:	2b16      	cmp	r3, #22
 8014988:	dc0b      	bgt.n	80149a2 <_strtod_l+0x402>
 801498a:	4968      	ldr	r1, [pc, #416]	; (8014b2c <_strtod_l+0x58c>)
 801498c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014990:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014994:	4642      	mov	r2, r8
 8014996:	464b      	mov	r3, r9
 8014998:	f7f3 fd66 	bl	8008468 <__aeabi_dmul>
 801499c:	4680      	mov	r8, r0
 801499e:	4689      	mov	r9, r1
 80149a0:	e639      	b.n	8014616 <_strtod_l+0x76>
 80149a2:	9a08      	ldr	r2, [sp, #32]
 80149a4:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 80149a8:	4293      	cmp	r3, r2
 80149aa:	db20      	blt.n	80149ee <_strtod_l+0x44e>
 80149ac:	4c5f      	ldr	r4, [pc, #380]	; (8014b2c <_strtod_l+0x58c>)
 80149ae:	f1c6 060f 	rsb	r6, r6, #15
 80149b2:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80149b6:	4642      	mov	r2, r8
 80149b8:	464b      	mov	r3, r9
 80149ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 80149be:	f7f3 fd53 	bl	8008468 <__aeabi_dmul>
 80149c2:	9b08      	ldr	r3, [sp, #32]
 80149c4:	1b9e      	subs	r6, r3, r6
 80149c6:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80149ca:	e9d4 2300 	ldrd	r2, r3, [r4]
 80149ce:	e7e3      	b.n	8014998 <_strtod_l+0x3f8>
 80149d0:	9b08      	ldr	r3, [sp, #32]
 80149d2:	3316      	adds	r3, #22
 80149d4:	db0b      	blt.n	80149ee <_strtod_l+0x44e>
 80149d6:	9b05      	ldr	r3, [sp, #20]
 80149d8:	1bdf      	subs	r7, r3, r7
 80149da:	4b54      	ldr	r3, [pc, #336]	; (8014b2c <_strtod_l+0x58c>)
 80149dc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80149e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80149e4:	4640      	mov	r0, r8
 80149e6:	4649      	mov	r1, r9
 80149e8:	f7f3 fe68 	bl	80086bc <__aeabi_ddiv>
 80149ec:	e7d6      	b.n	801499c <_strtod_l+0x3fc>
 80149ee:	9b08      	ldr	r3, [sp, #32]
 80149f0:	1b75      	subs	r5, r6, r5
 80149f2:	441d      	add	r5, r3
 80149f4:	2d00      	cmp	r5, #0
 80149f6:	dd70      	ble.n	8014ada <_strtod_l+0x53a>
 80149f8:	f015 030f 	ands.w	r3, r5, #15
 80149fc:	d00a      	beq.n	8014a14 <_strtod_l+0x474>
 80149fe:	494b      	ldr	r1, [pc, #300]	; (8014b2c <_strtod_l+0x58c>)
 8014a00:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014a04:	4642      	mov	r2, r8
 8014a06:	464b      	mov	r3, r9
 8014a08:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014a0c:	f7f3 fd2c 	bl	8008468 <__aeabi_dmul>
 8014a10:	4680      	mov	r8, r0
 8014a12:	4689      	mov	r9, r1
 8014a14:	f035 050f 	bics.w	r5, r5, #15
 8014a18:	d04d      	beq.n	8014ab6 <_strtod_l+0x516>
 8014a1a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8014a1e:	dd22      	ble.n	8014a66 <_strtod_l+0x4c6>
 8014a20:	2500      	movs	r5, #0
 8014a22:	46ab      	mov	fp, r5
 8014a24:	9509      	str	r5, [sp, #36]	; 0x24
 8014a26:	9505      	str	r5, [sp, #20]
 8014a28:	2322      	movs	r3, #34	; 0x22
 8014a2a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8014b34 <_strtod_l+0x594>
 8014a2e:	6023      	str	r3, [r4, #0]
 8014a30:	f04f 0800 	mov.w	r8, #0
 8014a34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014a36:	2b00      	cmp	r3, #0
 8014a38:	f43f aded 	beq.w	8014616 <_strtod_l+0x76>
 8014a3c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8014a3e:	4620      	mov	r0, r4
 8014a40:	f7ff f924 	bl	8013c8c <_Bfree>
 8014a44:	9905      	ldr	r1, [sp, #20]
 8014a46:	4620      	mov	r0, r4
 8014a48:	f7ff f920 	bl	8013c8c <_Bfree>
 8014a4c:	4659      	mov	r1, fp
 8014a4e:	4620      	mov	r0, r4
 8014a50:	f7ff f91c 	bl	8013c8c <_Bfree>
 8014a54:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014a56:	4620      	mov	r0, r4
 8014a58:	f7ff f918 	bl	8013c8c <_Bfree>
 8014a5c:	4629      	mov	r1, r5
 8014a5e:	4620      	mov	r0, r4
 8014a60:	f7ff f914 	bl	8013c8c <_Bfree>
 8014a64:	e5d7      	b.n	8014616 <_strtod_l+0x76>
 8014a66:	4b32      	ldr	r3, [pc, #200]	; (8014b30 <_strtod_l+0x590>)
 8014a68:	9304      	str	r3, [sp, #16]
 8014a6a:	2300      	movs	r3, #0
 8014a6c:	112d      	asrs	r5, r5, #4
 8014a6e:	4640      	mov	r0, r8
 8014a70:	4649      	mov	r1, r9
 8014a72:	469a      	mov	sl, r3
 8014a74:	2d01      	cmp	r5, #1
 8014a76:	dc21      	bgt.n	8014abc <_strtod_l+0x51c>
 8014a78:	b10b      	cbz	r3, 8014a7e <_strtod_l+0x4de>
 8014a7a:	4680      	mov	r8, r0
 8014a7c:	4689      	mov	r9, r1
 8014a7e:	492c      	ldr	r1, [pc, #176]	; (8014b30 <_strtod_l+0x590>)
 8014a80:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8014a84:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8014a88:	4642      	mov	r2, r8
 8014a8a:	464b      	mov	r3, r9
 8014a8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014a90:	f7f3 fcea 	bl	8008468 <__aeabi_dmul>
 8014a94:	4b27      	ldr	r3, [pc, #156]	; (8014b34 <_strtod_l+0x594>)
 8014a96:	460a      	mov	r2, r1
 8014a98:	400b      	ands	r3, r1
 8014a9a:	4927      	ldr	r1, [pc, #156]	; (8014b38 <_strtod_l+0x598>)
 8014a9c:	428b      	cmp	r3, r1
 8014a9e:	4680      	mov	r8, r0
 8014aa0:	d8be      	bhi.n	8014a20 <_strtod_l+0x480>
 8014aa2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8014aa6:	428b      	cmp	r3, r1
 8014aa8:	bf86      	itte	hi
 8014aaa:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8014b3c <_strtod_l+0x59c>
 8014aae:	f04f 38ff 	movhi.w	r8, #4294967295
 8014ab2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8014ab6:	2300      	movs	r3, #0
 8014ab8:	9304      	str	r3, [sp, #16]
 8014aba:	e07b      	b.n	8014bb4 <_strtod_l+0x614>
 8014abc:	07ea      	lsls	r2, r5, #31
 8014abe:	d505      	bpl.n	8014acc <_strtod_l+0x52c>
 8014ac0:	9b04      	ldr	r3, [sp, #16]
 8014ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ac6:	f7f3 fccf 	bl	8008468 <__aeabi_dmul>
 8014aca:	2301      	movs	r3, #1
 8014acc:	9a04      	ldr	r2, [sp, #16]
 8014ace:	3208      	adds	r2, #8
 8014ad0:	f10a 0a01 	add.w	sl, sl, #1
 8014ad4:	106d      	asrs	r5, r5, #1
 8014ad6:	9204      	str	r2, [sp, #16]
 8014ad8:	e7cc      	b.n	8014a74 <_strtod_l+0x4d4>
 8014ada:	d0ec      	beq.n	8014ab6 <_strtod_l+0x516>
 8014adc:	426d      	negs	r5, r5
 8014ade:	f015 020f 	ands.w	r2, r5, #15
 8014ae2:	d00a      	beq.n	8014afa <_strtod_l+0x55a>
 8014ae4:	4b11      	ldr	r3, [pc, #68]	; (8014b2c <_strtod_l+0x58c>)
 8014ae6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014aea:	4640      	mov	r0, r8
 8014aec:	4649      	mov	r1, r9
 8014aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014af2:	f7f3 fde3 	bl	80086bc <__aeabi_ddiv>
 8014af6:	4680      	mov	r8, r0
 8014af8:	4689      	mov	r9, r1
 8014afa:	112d      	asrs	r5, r5, #4
 8014afc:	d0db      	beq.n	8014ab6 <_strtod_l+0x516>
 8014afe:	2d1f      	cmp	r5, #31
 8014b00:	dd1e      	ble.n	8014b40 <_strtod_l+0x5a0>
 8014b02:	2500      	movs	r5, #0
 8014b04:	46ab      	mov	fp, r5
 8014b06:	9509      	str	r5, [sp, #36]	; 0x24
 8014b08:	9505      	str	r5, [sp, #20]
 8014b0a:	2322      	movs	r3, #34	; 0x22
 8014b0c:	f04f 0800 	mov.w	r8, #0
 8014b10:	f04f 0900 	mov.w	r9, #0
 8014b14:	6023      	str	r3, [r4, #0]
 8014b16:	e78d      	b.n	8014a34 <_strtod_l+0x494>
 8014b18:	08016ec5 	.word	0x08016ec5
 8014b1c:	080170ec 	.word	0x080170ec
 8014b20:	08016ebd 	.word	0x08016ebd
 8014b24:	08016ef4 	.word	0x08016ef4
 8014b28:	0801727d 	.word	0x0801727d
 8014b2c:	08017000 	.word	0x08017000
 8014b30:	08016fd8 	.word	0x08016fd8
 8014b34:	7ff00000 	.word	0x7ff00000
 8014b38:	7ca00000 	.word	0x7ca00000
 8014b3c:	7fefffff 	.word	0x7fefffff
 8014b40:	f015 0310 	ands.w	r3, r5, #16
 8014b44:	bf18      	it	ne
 8014b46:	236a      	movne	r3, #106	; 0x6a
 8014b48:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8014eec <_strtod_l+0x94c>
 8014b4c:	9304      	str	r3, [sp, #16]
 8014b4e:	4640      	mov	r0, r8
 8014b50:	4649      	mov	r1, r9
 8014b52:	2300      	movs	r3, #0
 8014b54:	07ea      	lsls	r2, r5, #31
 8014b56:	d504      	bpl.n	8014b62 <_strtod_l+0x5c2>
 8014b58:	e9da 2300 	ldrd	r2, r3, [sl]
 8014b5c:	f7f3 fc84 	bl	8008468 <__aeabi_dmul>
 8014b60:	2301      	movs	r3, #1
 8014b62:	106d      	asrs	r5, r5, #1
 8014b64:	f10a 0a08 	add.w	sl, sl, #8
 8014b68:	d1f4      	bne.n	8014b54 <_strtod_l+0x5b4>
 8014b6a:	b10b      	cbz	r3, 8014b70 <_strtod_l+0x5d0>
 8014b6c:	4680      	mov	r8, r0
 8014b6e:	4689      	mov	r9, r1
 8014b70:	9b04      	ldr	r3, [sp, #16]
 8014b72:	b1bb      	cbz	r3, 8014ba4 <_strtod_l+0x604>
 8014b74:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8014b78:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8014b7c:	2b00      	cmp	r3, #0
 8014b7e:	4649      	mov	r1, r9
 8014b80:	dd10      	ble.n	8014ba4 <_strtod_l+0x604>
 8014b82:	2b1f      	cmp	r3, #31
 8014b84:	f340 811e 	ble.w	8014dc4 <_strtod_l+0x824>
 8014b88:	2b34      	cmp	r3, #52	; 0x34
 8014b8a:	bfde      	ittt	le
 8014b8c:	f04f 33ff 	movle.w	r3, #4294967295
 8014b90:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8014b94:	4093      	lslle	r3, r2
 8014b96:	f04f 0800 	mov.w	r8, #0
 8014b9a:	bfcc      	ite	gt
 8014b9c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8014ba0:	ea03 0901 	andle.w	r9, r3, r1
 8014ba4:	2200      	movs	r2, #0
 8014ba6:	2300      	movs	r3, #0
 8014ba8:	4640      	mov	r0, r8
 8014baa:	4649      	mov	r1, r9
 8014bac:	f7f3 fec4 	bl	8008938 <__aeabi_dcmpeq>
 8014bb0:	2800      	cmp	r0, #0
 8014bb2:	d1a6      	bne.n	8014b02 <_strtod_l+0x562>
 8014bb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014bb6:	9300      	str	r3, [sp, #0]
 8014bb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8014bba:	4633      	mov	r3, r6
 8014bbc:	465a      	mov	r2, fp
 8014bbe:	4620      	mov	r0, r4
 8014bc0:	f7ff f8cc 	bl	8013d5c <__s2b>
 8014bc4:	9009      	str	r0, [sp, #36]	; 0x24
 8014bc6:	2800      	cmp	r0, #0
 8014bc8:	f43f af2a 	beq.w	8014a20 <_strtod_l+0x480>
 8014bcc:	9a08      	ldr	r2, [sp, #32]
 8014bce:	9b05      	ldr	r3, [sp, #20]
 8014bd0:	2a00      	cmp	r2, #0
 8014bd2:	eba3 0307 	sub.w	r3, r3, r7
 8014bd6:	bfa8      	it	ge
 8014bd8:	2300      	movge	r3, #0
 8014bda:	930c      	str	r3, [sp, #48]	; 0x30
 8014bdc:	2500      	movs	r5, #0
 8014bde:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8014be2:	9312      	str	r3, [sp, #72]	; 0x48
 8014be4:	46ab      	mov	fp, r5
 8014be6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014be8:	4620      	mov	r0, r4
 8014bea:	6859      	ldr	r1, [r3, #4]
 8014bec:	f7ff f80e 	bl	8013c0c <_Balloc>
 8014bf0:	9005      	str	r0, [sp, #20]
 8014bf2:	2800      	cmp	r0, #0
 8014bf4:	f43f af18 	beq.w	8014a28 <_strtod_l+0x488>
 8014bf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014bfa:	691a      	ldr	r2, [r3, #16]
 8014bfc:	3202      	adds	r2, #2
 8014bfe:	f103 010c 	add.w	r1, r3, #12
 8014c02:	0092      	lsls	r2, r2, #2
 8014c04:	300c      	adds	r0, #12
 8014c06:	f7fe f870 	bl	8012cea <memcpy>
 8014c0a:	ec49 8b10 	vmov	d0, r8, r9
 8014c0e:	aa18      	add	r2, sp, #96	; 0x60
 8014c10:	a917      	add	r1, sp, #92	; 0x5c
 8014c12:	4620      	mov	r0, r4
 8014c14:	f7ff fbd6 	bl	80143c4 <__d2b>
 8014c18:	ec49 8b18 	vmov	d8, r8, r9
 8014c1c:	9016      	str	r0, [sp, #88]	; 0x58
 8014c1e:	2800      	cmp	r0, #0
 8014c20:	f43f af02 	beq.w	8014a28 <_strtod_l+0x488>
 8014c24:	2101      	movs	r1, #1
 8014c26:	4620      	mov	r0, r4
 8014c28:	f7ff f930 	bl	8013e8c <__i2b>
 8014c2c:	4683      	mov	fp, r0
 8014c2e:	2800      	cmp	r0, #0
 8014c30:	f43f aefa 	beq.w	8014a28 <_strtod_l+0x488>
 8014c34:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8014c36:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8014c38:	2e00      	cmp	r6, #0
 8014c3a:	bfab      	itete	ge
 8014c3c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8014c3e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8014c40:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8014c42:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8014c46:	bfac      	ite	ge
 8014c48:	eb06 0a03 	addge.w	sl, r6, r3
 8014c4c:	1b9f      	sublt	r7, r3, r6
 8014c4e:	9b04      	ldr	r3, [sp, #16]
 8014c50:	1af6      	subs	r6, r6, r3
 8014c52:	4416      	add	r6, r2
 8014c54:	4ba0      	ldr	r3, [pc, #640]	; (8014ed8 <_strtod_l+0x938>)
 8014c56:	3e01      	subs	r6, #1
 8014c58:	429e      	cmp	r6, r3
 8014c5a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8014c5e:	f280 80c4 	bge.w	8014dea <_strtod_l+0x84a>
 8014c62:	1b9b      	subs	r3, r3, r6
 8014c64:	2b1f      	cmp	r3, #31
 8014c66:	eba2 0203 	sub.w	r2, r2, r3
 8014c6a:	f04f 0101 	mov.w	r1, #1
 8014c6e:	f300 80b0 	bgt.w	8014dd2 <_strtod_l+0x832>
 8014c72:	fa01 f303 	lsl.w	r3, r1, r3
 8014c76:	930e      	str	r3, [sp, #56]	; 0x38
 8014c78:	2300      	movs	r3, #0
 8014c7a:	930d      	str	r3, [sp, #52]	; 0x34
 8014c7c:	eb0a 0602 	add.w	r6, sl, r2
 8014c80:	9b04      	ldr	r3, [sp, #16]
 8014c82:	45b2      	cmp	sl, r6
 8014c84:	4417      	add	r7, r2
 8014c86:	441f      	add	r7, r3
 8014c88:	4653      	mov	r3, sl
 8014c8a:	bfa8      	it	ge
 8014c8c:	4633      	movge	r3, r6
 8014c8e:	42bb      	cmp	r3, r7
 8014c90:	bfa8      	it	ge
 8014c92:	463b      	movge	r3, r7
 8014c94:	2b00      	cmp	r3, #0
 8014c96:	bfc2      	ittt	gt
 8014c98:	1af6      	subgt	r6, r6, r3
 8014c9a:	1aff      	subgt	r7, r7, r3
 8014c9c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8014ca0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014ca2:	2b00      	cmp	r3, #0
 8014ca4:	dd17      	ble.n	8014cd6 <_strtod_l+0x736>
 8014ca6:	4659      	mov	r1, fp
 8014ca8:	461a      	mov	r2, r3
 8014caa:	4620      	mov	r0, r4
 8014cac:	f7ff f9ae 	bl	801400c <__pow5mult>
 8014cb0:	4683      	mov	fp, r0
 8014cb2:	2800      	cmp	r0, #0
 8014cb4:	f43f aeb8 	beq.w	8014a28 <_strtod_l+0x488>
 8014cb8:	4601      	mov	r1, r0
 8014cba:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8014cbc:	4620      	mov	r0, r4
 8014cbe:	f7ff f8fb 	bl	8013eb8 <__multiply>
 8014cc2:	900b      	str	r0, [sp, #44]	; 0x2c
 8014cc4:	2800      	cmp	r0, #0
 8014cc6:	f43f aeaf 	beq.w	8014a28 <_strtod_l+0x488>
 8014cca:	9916      	ldr	r1, [sp, #88]	; 0x58
 8014ccc:	4620      	mov	r0, r4
 8014cce:	f7fe ffdd 	bl	8013c8c <_Bfree>
 8014cd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014cd4:	9316      	str	r3, [sp, #88]	; 0x58
 8014cd6:	2e00      	cmp	r6, #0
 8014cd8:	f300 808c 	bgt.w	8014df4 <_strtod_l+0x854>
 8014cdc:	9b08      	ldr	r3, [sp, #32]
 8014cde:	2b00      	cmp	r3, #0
 8014ce0:	dd08      	ble.n	8014cf4 <_strtod_l+0x754>
 8014ce2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014ce4:	9905      	ldr	r1, [sp, #20]
 8014ce6:	4620      	mov	r0, r4
 8014ce8:	f7ff f990 	bl	801400c <__pow5mult>
 8014cec:	9005      	str	r0, [sp, #20]
 8014cee:	2800      	cmp	r0, #0
 8014cf0:	f43f ae9a 	beq.w	8014a28 <_strtod_l+0x488>
 8014cf4:	2f00      	cmp	r7, #0
 8014cf6:	dd08      	ble.n	8014d0a <_strtod_l+0x76a>
 8014cf8:	9905      	ldr	r1, [sp, #20]
 8014cfa:	463a      	mov	r2, r7
 8014cfc:	4620      	mov	r0, r4
 8014cfe:	f7ff f9df 	bl	80140c0 <__lshift>
 8014d02:	9005      	str	r0, [sp, #20]
 8014d04:	2800      	cmp	r0, #0
 8014d06:	f43f ae8f 	beq.w	8014a28 <_strtod_l+0x488>
 8014d0a:	f1ba 0f00 	cmp.w	sl, #0
 8014d0e:	dd08      	ble.n	8014d22 <_strtod_l+0x782>
 8014d10:	4659      	mov	r1, fp
 8014d12:	4652      	mov	r2, sl
 8014d14:	4620      	mov	r0, r4
 8014d16:	f7ff f9d3 	bl	80140c0 <__lshift>
 8014d1a:	4683      	mov	fp, r0
 8014d1c:	2800      	cmp	r0, #0
 8014d1e:	f43f ae83 	beq.w	8014a28 <_strtod_l+0x488>
 8014d22:	9a05      	ldr	r2, [sp, #20]
 8014d24:	9916      	ldr	r1, [sp, #88]	; 0x58
 8014d26:	4620      	mov	r0, r4
 8014d28:	f7ff fa52 	bl	80141d0 <__mdiff>
 8014d2c:	4605      	mov	r5, r0
 8014d2e:	2800      	cmp	r0, #0
 8014d30:	f43f ae7a 	beq.w	8014a28 <_strtod_l+0x488>
 8014d34:	68c3      	ldr	r3, [r0, #12]
 8014d36:	930b      	str	r3, [sp, #44]	; 0x2c
 8014d38:	2300      	movs	r3, #0
 8014d3a:	60c3      	str	r3, [r0, #12]
 8014d3c:	4659      	mov	r1, fp
 8014d3e:	f7ff fa2b 	bl	8014198 <__mcmp>
 8014d42:	2800      	cmp	r0, #0
 8014d44:	da60      	bge.n	8014e08 <_strtod_l+0x868>
 8014d46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014d48:	ea53 0308 	orrs.w	r3, r3, r8
 8014d4c:	f040 8084 	bne.w	8014e58 <_strtod_l+0x8b8>
 8014d50:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014d54:	2b00      	cmp	r3, #0
 8014d56:	d17f      	bne.n	8014e58 <_strtod_l+0x8b8>
 8014d58:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8014d5c:	0d1b      	lsrs	r3, r3, #20
 8014d5e:	051b      	lsls	r3, r3, #20
 8014d60:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8014d64:	d978      	bls.n	8014e58 <_strtod_l+0x8b8>
 8014d66:	696b      	ldr	r3, [r5, #20]
 8014d68:	b913      	cbnz	r3, 8014d70 <_strtod_l+0x7d0>
 8014d6a:	692b      	ldr	r3, [r5, #16]
 8014d6c:	2b01      	cmp	r3, #1
 8014d6e:	dd73      	ble.n	8014e58 <_strtod_l+0x8b8>
 8014d70:	4629      	mov	r1, r5
 8014d72:	2201      	movs	r2, #1
 8014d74:	4620      	mov	r0, r4
 8014d76:	f7ff f9a3 	bl	80140c0 <__lshift>
 8014d7a:	4659      	mov	r1, fp
 8014d7c:	4605      	mov	r5, r0
 8014d7e:	f7ff fa0b 	bl	8014198 <__mcmp>
 8014d82:	2800      	cmp	r0, #0
 8014d84:	dd68      	ble.n	8014e58 <_strtod_l+0x8b8>
 8014d86:	9904      	ldr	r1, [sp, #16]
 8014d88:	4a54      	ldr	r2, [pc, #336]	; (8014edc <_strtod_l+0x93c>)
 8014d8a:	464b      	mov	r3, r9
 8014d8c:	2900      	cmp	r1, #0
 8014d8e:	f000 8084 	beq.w	8014e9a <_strtod_l+0x8fa>
 8014d92:	ea02 0109 	and.w	r1, r2, r9
 8014d96:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8014d9a:	dc7e      	bgt.n	8014e9a <_strtod_l+0x8fa>
 8014d9c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8014da0:	f77f aeb3 	ble.w	8014b0a <_strtod_l+0x56a>
 8014da4:	4b4e      	ldr	r3, [pc, #312]	; (8014ee0 <_strtod_l+0x940>)
 8014da6:	4640      	mov	r0, r8
 8014da8:	4649      	mov	r1, r9
 8014daa:	2200      	movs	r2, #0
 8014dac:	f7f3 fb5c 	bl	8008468 <__aeabi_dmul>
 8014db0:	4b4a      	ldr	r3, [pc, #296]	; (8014edc <_strtod_l+0x93c>)
 8014db2:	400b      	ands	r3, r1
 8014db4:	4680      	mov	r8, r0
 8014db6:	4689      	mov	r9, r1
 8014db8:	2b00      	cmp	r3, #0
 8014dba:	f47f ae3f 	bne.w	8014a3c <_strtod_l+0x49c>
 8014dbe:	2322      	movs	r3, #34	; 0x22
 8014dc0:	6023      	str	r3, [r4, #0]
 8014dc2:	e63b      	b.n	8014a3c <_strtod_l+0x49c>
 8014dc4:	f04f 32ff 	mov.w	r2, #4294967295
 8014dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8014dcc:	ea03 0808 	and.w	r8, r3, r8
 8014dd0:	e6e8      	b.n	8014ba4 <_strtod_l+0x604>
 8014dd2:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8014dd6:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8014dda:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8014dde:	36e2      	adds	r6, #226	; 0xe2
 8014de0:	fa01 f306 	lsl.w	r3, r1, r6
 8014de4:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8014de8:	e748      	b.n	8014c7c <_strtod_l+0x6dc>
 8014dea:	2100      	movs	r1, #0
 8014dec:	2301      	movs	r3, #1
 8014dee:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8014df2:	e743      	b.n	8014c7c <_strtod_l+0x6dc>
 8014df4:	9916      	ldr	r1, [sp, #88]	; 0x58
 8014df6:	4632      	mov	r2, r6
 8014df8:	4620      	mov	r0, r4
 8014dfa:	f7ff f961 	bl	80140c0 <__lshift>
 8014dfe:	9016      	str	r0, [sp, #88]	; 0x58
 8014e00:	2800      	cmp	r0, #0
 8014e02:	f47f af6b 	bne.w	8014cdc <_strtod_l+0x73c>
 8014e06:	e60f      	b.n	8014a28 <_strtod_l+0x488>
 8014e08:	46ca      	mov	sl, r9
 8014e0a:	d171      	bne.n	8014ef0 <_strtod_l+0x950>
 8014e0c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014e0e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014e12:	b352      	cbz	r2, 8014e6a <_strtod_l+0x8ca>
 8014e14:	4a33      	ldr	r2, [pc, #204]	; (8014ee4 <_strtod_l+0x944>)
 8014e16:	4293      	cmp	r3, r2
 8014e18:	d12a      	bne.n	8014e70 <_strtod_l+0x8d0>
 8014e1a:	9b04      	ldr	r3, [sp, #16]
 8014e1c:	4641      	mov	r1, r8
 8014e1e:	b1fb      	cbz	r3, 8014e60 <_strtod_l+0x8c0>
 8014e20:	4b2e      	ldr	r3, [pc, #184]	; (8014edc <_strtod_l+0x93c>)
 8014e22:	ea09 0303 	and.w	r3, r9, r3
 8014e26:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8014e2a:	f04f 32ff 	mov.w	r2, #4294967295
 8014e2e:	d81a      	bhi.n	8014e66 <_strtod_l+0x8c6>
 8014e30:	0d1b      	lsrs	r3, r3, #20
 8014e32:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8014e36:	fa02 f303 	lsl.w	r3, r2, r3
 8014e3a:	4299      	cmp	r1, r3
 8014e3c:	d118      	bne.n	8014e70 <_strtod_l+0x8d0>
 8014e3e:	4b2a      	ldr	r3, [pc, #168]	; (8014ee8 <_strtod_l+0x948>)
 8014e40:	459a      	cmp	sl, r3
 8014e42:	d102      	bne.n	8014e4a <_strtod_l+0x8aa>
 8014e44:	3101      	adds	r1, #1
 8014e46:	f43f adef 	beq.w	8014a28 <_strtod_l+0x488>
 8014e4a:	4b24      	ldr	r3, [pc, #144]	; (8014edc <_strtod_l+0x93c>)
 8014e4c:	ea0a 0303 	and.w	r3, sl, r3
 8014e50:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8014e54:	f04f 0800 	mov.w	r8, #0
 8014e58:	9b04      	ldr	r3, [sp, #16]
 8014e5a:	2b00      	cmp	r3, #0
 8014e5c:	d1a2      	bne.n	8014da4 <_strtod_l+0x804>
 8014e5e:	e5ed      	b.n	8014a3c <_strtod_l+0x49c>
 8014e60:	f04f 33ff 	mov.w	r3, #4294967295
 8014e64:	e7e9      	b.n	8014e3a <_strtod_l+0x89a>
 8014e66:	4613      	mov	r3, r2
 8014e68:	e7e7      	b.n	8014e3a <_strtod_l+0x89a>
 8014e6a:	ea53 0308 	orrs.w	r3, r3, r8
 8014e6e:	d08a      	beq.n	8014d86 <_strtod_l+0x7e6>
 8014e70:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014e72:	b1e3      	cbz	r3, 8014eae <_strtod_l+0x90e>
 8014e74:	ea13 0f0a 	tst.w	r3, sl
 8014e78:	d0ee      	beq.n	8014e58 <_strtod_l+0x8b8>
 8014e7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014e7c:	9a04      	ldr	r2, [sp, #16]
 8014e7e:	4640      	mov	r0, r8
 8014e80:	4649      	mov	r1, r9
 8014e82:	b1c3      	cbz	r3, 8014eb6 <_strtod_l+0x916>
 8014e84:	f7ff fb6f 	bl	8014566 <sulp>
 8014e88:	4602      	mov	r2, r0
 8014e8a:	460b      	mov	r3, r1
 8014e8c:	ec51 0b18 	vmov	r0, r1, d8
 8014e90:	f7f3 f934 	bl	80080fc <__adddf3>
 8014e94:	4680      	mov	r8, r0
 8014e96:	4689      	mov	r9, r1
 8014e98:	e7de      	b.n	8014e58 <_strtod_l+0x8b8>
 8014e9a:	4013      	ands	r3, r2
 8014e9c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8014ea0:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8014ea4:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8014ea8:	f04f 38ff 	mov.w	r8, #4294967295
 8014eac:	e7d4      	b.n	8014e58 <_strtod_l+0x8b8>
 8014eae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014eb0:	ea13 0f08 	tst.w	r3, r8
 8014eb4:	e7e0      	b.n	8014e78 <_strtod_l+0x8d8>
 8014eb6:	f7ff fb56 	bl	8014566 <sulp>
 8014eba:	4602      	mov	r2, r0
 8014ebc:	460b      	mov	r3, r1
 8014ebe:	ec51 0b18 	vmov	r0, r1, d8
 8014ec2:	f7f3 f919 	bl	80080f8 <__aeabi_dsub>
 8014ec6:	2200      	movs	r2, #0
 8014ec8:	2300      	movs	r3, #0
 8014eca:	4680      	mov	r8, r0
 8014ecc:	4689      	mov	r9, r1
 8014ece:	f7f3 fd33 	bl	8008938 <__aeabi_dcmpeq>
 8014ed2:	2800      	cmp	r0, #0
 8014ed4:	d0c0      	beq.n	8014e58 <_strtod_l+0x8b8>
 8014ed6:	e618      	b.n	8014b0a <_strtod_l+0x56a>
 8014ed8:	fffffc02 	.word	0xfffffc02
 8014edc:	7ff00000 	.word	0x7ff00000
 8014ee0:	39500000 	.word	0x39500000
 8014ee4:	000fffff 	.word	0x000fffff
 8014ee8:	7fefffff 	.word	0x7fefffff
 8014eec:	08017100 	.word	0x08017100
 8014ef0:	4659      	mov	r1, fp
 8014ef2:	4628      	mov	r0, r5
 8014ef4:	f7ff fac0 	bl	8014478 <__ratio>
 8014ef8:	ec57 6b10 	vmov	r6, r7, d0
 8014efc:	ee10 0a10 	vmov	r0, s0
 8014f00:	2200      	movs	r2, #0
 8014f02:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014f06:	4639      	mov	r1, r7
 8014f08:	f7f3 fd2a 	bl	8008960 <__aeabi_dcmple>
 8014f0c:	2800      	cmp	r0, #0
 8014f0e:	d071      	beq.n	8014ff4 <_strtod_l+0xa54>
 8014f10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014f12:	2b00      	cmp	r3, #0
 8014f14:	d17c      	bne.n	8015010 <_strtod_l+0xa70>
 8014f16:	f1b8 0f00 	cmp.w	r8, #0
 8014f1a:	d15a      	bne.n	8014fd2 <_strtod_l+0xa32>
 8014f1c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014f20:	2b00      	cmp	r3, #0
 8014f22:	d15d      	bne.n	8014fe0 <_strtod_l+0xa40>
 8014f24:	4b90      	ldr	r3, [pc, #576]	; (8015168 <_strtod_l+0xbc8>)
 8014f26:	2200      	movs	r2, #0
 8014f28:	4630      	mov	r0, r6
 8014f2a:	4639      	mov	r1, r7
 8014f2c:	f7f3 fd0e 	bl	800894c <__aeabi_dcmplt>
 8014f30:	2800      	cmp	r0, #0
 8014f32:	d15c      	bne.n	8014fee <_strtod_l+0xa4e>
 8014f34:	4630      	mov	r0, r6
 8014f36:	4639      	mov	r1, r7
 8014f38:	4b8c      	ldr	r3, [pc, #560]	; (801516c <_strtod_l+0xbcc>)
 8014f3a:	2200      	movs	r2, #0
 8014f3c:	f7f3 fa94 	bl	8008468 <__aeabi_dmul>
 8014f40:	4606      	mov	r6, r0
 8014f42:	460f      	mov	r7, r1
 8014f44:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8014f48:	9606      	str	r6, [sp, #24]
 8014f4a:	9307      	str	r3, [sp, #28]
 8014f4c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014f50:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8014f54:	4b86      	ldr	r3, [pc, #536]	; (8015170 <_strtod_l+0xbd0>)
 8014f56:	ea0a 0303 	and.w	r3, sl, r3
 8014f5a:	930d      	str	r3, [sp, #52]	; 0x34
 8014f5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014f5e:	4b85      	ldr	r3, [pc, #532]	; (8015174 <_strtod_l+0xbd4>)
 8014f60:	429a      	cmp	r2, r3
 8014f62:	f040 8090 	bne.w	8015086 <_strtod_l+0xae6>
 8014f66:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8014f6a:	ec49 8b10 	vmov	d0, r8, r9
 8014f6e:	f7ff f9b9 	bl	80142e4 <__ulp>
 8014f72:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014f76:	ec51 0b10 	vmov	r0, r1, d0
 8014f7a:	f7f3 fa75 	bl	8008468 <__aeabi_dmul>
 8014f7e:	4642      	mov	r2, r8
 8014f80:	464b      	mov	r3, r9
 8014f82:	f7f3 f8bb 	bl	80080fc <__adddf3>
 8014f86:	460b      	mov	r3, r1
 8014f88:	4979      	ldr	r1, [pc, #484]	; (8015170 <_strtod_l+0xbd0>)
 8014f8a:	4a7b      	ldr	r2, [pc, #492]	; (8015178 <_strtod_l+0xbd8>)
 8014f8c:	4019      	ands	r1, r3
 8014f8e:	4291      	cmp	r1, r2
 8014f90:	4680      	mov	r8, r0
 8014f92:	d944      	bls.n	801501e <_strtod_l+0xa7e>
 8014f94:	ee18 2a90 	vmov	r2, s17
 8014f98:	4b78      	ldr	r3, [pc, #480]	; (801517c <_strtod_l+0xbdc>)
 8014f9a:	429a      	cmp	r2, r3
 8014f9c:	d104      	bne.n	8014fa8 <_strtod_l+0xa08>
 8014f9e:	ee18 3a10 	vmov	r3, s16
 8014fa2:	3301      	adds	r3, #1
 8014fa4:	f43f ad40 	beq.w	8014a28 <_strtod_l+0x488>
 8014fa8:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 801517c <_strtod_l+0xbdc>
 8014fac:	f04f 38ff 	mov.w	r8, #4294967295
 8014fb0:	9916      	ldr	r1, [sp, #88]	; 0x58
 8014fb2:	4620      	mov	r0, r4
 8014fb4:	f7fe fe6a 	bl	8013c8c <_Bfree>
 8014fb8:	9905      	ldr	r1, [sp, #20]
 8014fba:	4620      	mov	r0, r4
 8014fbc:	f7fe fe66 	bl	8013c8c <_Bfree>
 8014fc0:	4659      	mov	r1, fp
 8014fc2:	4620      	mov	r0, r4
 8014fc4:	f7fe fe62 	bl	8013c8c <_Bfree>
 8014fc8:	4629      	mov	r1, r5
 8014fca:	4620      	mov	r0, r4
 8014fcc:	f7fe fe5e 	bl	8013c8c <_Bfree>
 8014fd0:	e609      	b.n	8014be6 <_strtod_l+0x646>
 8014fd2:	f1b8 0f01 	cmp.w	r8, #1
 8014fd6:	d103      	bne.n	8014fe0 <_strtod_l+0xa40>
 8014fd8:	f1b9 0f00 	cmp.w	r9, #0
 8014fdc:	f43f ad95 	beq.w	8014b0a <_strtod_l+0x56a>
 8014fe0:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8015138 <_strtod_l+0xb98>
 8014fe4:	4f60      	ldr	r7, [pc, #384]	; (8015168 <_strtod_l+0xbc8>)
 8014fe6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014fea:	2600      	movs	r6, #0
 8014fec:	e7ae      	b.n	8014f4c <_strtod_l+0x9ac>
 8014fee:	4f5f      	ldr	r7, [pc, #380]	; (801516c <_strtod_l+0xbcc>)
 8014ff0:	2600      	movs	r6, #0
 8014ff2:	e7a7      	b.n	8014f44 <_strtod_l+0x9a4>
 8014ff4:	4b5d      	ldr	r3, [pc, #372]	; (801516c <_strtod_l+0xbcc>)
 8014ff6:	4630      	mov	r0, r6
 8014ff8:	4639      	mov	r1, r7
 8014ffa:	2200      	movs	r2, #0
 8014ffc:	f7f3 fa34 	bl	8008468 <__aeabi_dmul>
 8015000:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015002:	4606      	mov	r6, r0
 8015004:	460f      	mov	r7, r1
 8015006:	2b00      	cmp	r3, #0
 8015008:	d09c      	beq.n	8014f44 <_strtod_l+0x9a4>
 801500a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801500e:	e79d      	b.n	8014f4c <_strtod_l+0x9ac>
 8015010:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8015140 <_strtod_l+0xba0>
 8015014:	ed8d 7b06 	vstr	d7, [sp, #24]
 8015018:	ec57 6b17 	vmov	r6, r7, d7
 801501c:	e796      	b.n	8014f4c <_strtod_l+0x9ac>
 801501e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8015022:	9b04      	ldr	r3, [sp, #16]
 8015024:	46ca      	mov	sl, r9
 8015026:	2b00      	cmp	r3, #0
 8015028:	d1c2      	bne.n	8014fb0 <_strtod_l+0xa10>
 801502a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801502e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015030:	0d1b      	lsrs	r3, r3, #20
 8015032:	051b      	lsls	r3, r3, #20
 8015034:	429a      	cmp	r2, r3
 8015036:	d1bb      	bne.n	8014fb0 <_strtod_l+0xa10>
 8015038:	4630      	mov	r0, r6
 801503a:	4639      	mov	r1, r7
 801503c:	f7f3 fe82 	bl	8008d44 <__aeabi_d2lz>
 8015040:	f7f3 f9e4 	bl	800840c <__aeabi_l2d>
 8015044:	4602      	mov	r2, r0
 8015046:	460b      	mov	r3, r1
 8015048:	4630      	mov	r0, r6
 801504a:	4639      	mov	r1, r7
 801504c:	f7f3 f854 	bl	80080f8 <__aeabi_dsub>
 8015050:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015052:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015056:	ea43 0308 	orr.w	r3, r3, r8
 801505a:	4313      	orrs	r3, r2
 801505c:	4606      	mov	r6, r0
 801505e:	460f      	mov	r7, r1
 8015060:	d054      	beq.n	801510c <_strtod_l+0xb6c>
 8015062:	a339      	add	r3, pc, #228	; (adr r3, 8015148 <_strtod_l+0xba8>)
 8015064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015068:	f7f3 fc70 	bl	800894c <__aeabi_dcmplt>
 801506c:	2800      	cmp	r0, #0
 801506e:	f47f ace5 	bne.w	8014a3c <_strtod_l+0x49c>
 8015072:	a337      	add	r3, pc, #220	; (adr r3, 8015150 <_strtod_l+0xbb0>)
 8015074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015078:	4630      	mov	r0, r6
 801507a:	4639      	mov	r1, r7
 801507c:	f7f3 fc84 	bl	8008988 <__aeabi_dcmpgt>
 8015080:	2800      	cmp	r0, #0
 8015082:	d095      	beq.n	8014fb0 <_strtod_l+0xa10>
 8015084:	e4da      	b.n	8014a3c <_strtod_l+0x49c>
 8015086:	9b04      	ldr	r3, [sp, #16]
 8015088:	b333      	cbz	r3, 80150d8 <_strtod_l+0xb38>
 801508a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801508c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8015090:	d822      	bhi.n	80150d8 <_strtod_l+0xb38>
 8015092:	a331      	add	r3, pc, #196	; (adr r3, 8015158 <_strtod_l+0xbb8>)
 8015094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015098:	4630      	mov	r0, r6
 801509a:	4639      	mov	r1, r7
 801509c:	f7f3 fc60 	bl	8008960 <__aeabi_dcmple>
 80150a0:	b1a0      	cbz	r0, 80150cc <_strtod_l+0xb2c>
 80150a2:	4639      	mov	r1, r7
 80150a4:	4630      	mov	r0, r6
 80150a6:	f7f3 fcb7 	bl	8008a18 <__aeabi_d2uiz>
 80150aa:	2801      	cmp	r0, #1
 80150ac:	bf38      	it	cc
 80150ae:	2001      	movcc	r0, #1
 80150b0:	f7f3 f960 	bl	8008374 <__aeabi_ui2d>
 80150b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80150b6:	4606      	mov	r6, r0
 80150b8:	460f      	mov	r7, r1
 80150ba:	bb23      	cbnz	r3, 8015106 <_strtod_l+0xb66>
 80150bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80150c0:	9010      	str	r0, [sp, #64]	; 0x40
 80150c2:	9311      	str	r3, [sp, #68]	; 0x44
 80150c4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80150c8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80150cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80150ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80150d0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80150d4:	1a9b      	subs	r3, r3, r2
 80150d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80150d8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80150dc:	eeb0 0a48 	vmov.f32	s0, s16
 80150e0:	eef0 0a68 	vmov.f32	s1, s17
 80150e4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80150e8:	f7ff f8fc 	bl	80142e4 <__ulp>
 80150ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80150f0:	ec53 2b10 	vmov	r2, r3, d0
 80150f4:	f7f3 f9b8 	bl	8008468 <__aeabi_dmul>
 80150f8:	ec53 2b18 	vmov	r2, r3, d8
 80150fc:	f7f2 fffe 	bl	80080fc <__adddf3>
 8015100:	4680      	mov	r8, r0
 8015102:	4689      	mov	r9, r1
 8015104:	e78d      	b.n	8015022 <_strtod_l+0xa82>
 8015106:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 801510a:	e7db      	b.n	80150c4 <_strtod_l+0xb24>
 801510c:	a314      	add	r3, pc, #80	; (adr r3, 8015160 <_strtod_l+0xbc0>)
 801510e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015112:	f7f3 fc1b 	bl	800894c <__aeabi_dcmplt>
 8015116:	e7b3      	b.n	8015080 <_strtod_l+0xae0>
 8015118:	2300      	movs	r3, #0
 801511a:	930a      	str	r3, [sp, #40]	; 0x28
 801511c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801511e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015120:	6013      	str	r3, [r2, #0]
 8015122:	f7ff ba7c 	b.w	801461e <_strtod_l+0x7e>
 8015126:	2a65      	cmp	r2, #101	; 0x65
 8015128:	f43f ab75 	beq.w	8014816 <_strtod_l+0x276>
 801512c:	2a45      	cmp	r2, #69	; 0x45
 801512e:	f43f ab72 	beq.w	8014816 <_strtod_l+0x276>
 8015132:	2301      	movs	r3, #1
 8015134:	f7ff bbaa 	b.w	801488c <_strtod_l+0x2ec>
 8015138:	00000000 	.word	0x00000000
 801513c:	bff00000 	.word	0xbff00000
 8015140:	00000000 	.word	0x00000000
 8015144:	3ff00000 	.word	0x3ff00000
 8015148:	94a03595 	.word	0x94a03595
 801514c:	3fdfffff 	.word	0x3fdfffff
 8015150:	35afe535 	.word	0x35afe535
 8015154:	3fe00000 	.word	0x3fe00000
 8015158:	ffc00000 	.word	0xffc00000
 801515c:	41dfffff 	.word	0x41dfffff
 8015160:	94a03595 	.word	0x94a03595
 8015164:	3fcfffff 	.word	0x3fcfffff
 8015168:	3ff00000 	.word	0x3ff00000
 801516c:	3fe00000 	.word	0x3fe00000
 8015170:	7ff00000 	.word	0x7ff00000
 8015174:	7fe00000 	.word	0x7fe00000
 8015178:	7c9fffff 	.word	0x7c9fffff
 801517c:	7fefffff 	.word	0x7fefffff

08015180 <_strtod_r>:
 8015180:	4b01      	ldr	r3, [pc, #4]	; (8015188 <_strtod_r+0x8>)
 8015182:	f7ff ba0d 	b.w	80145a0 <_strtod_l>
 8015186:	bf00      	nop
 8015188:	2000006c 	.word	0x2000006c

0801518c <_strtol_l.constprop.0>:
 801518c:	2b01      	cmp	r3, #1
 801518e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015192:	d001      	beq.n	8015198 <_strtol_l.constprop.0+0xc>
 8015194:	2b24      	cmp	r3, #36	; 0x24
 8015196:	d906      	bls.n	80151a6 <_strtol_l.constprop.0+0x1a>
 8015198:	f7fd fd7a 	bl	8012c90 <__errno>
 801519c:	2316      	movs	r3, #22
 801519e:	6003      	str	r3, [r0, #0]
 80151a0:	2000      	movs	r0, #0
 80151a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80151a6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 801528c <_strtol_l.constprop.0+0x100>
 80151aa:	460d      	mov	r5, r1
 80151ac:	462e      	mov	r6, r5
 80151ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80151b2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80151b6:	f017 0708 	ands.w	r7, r7, #8
 80151ba:	d1f7      	bne.n	80151ac <_strtol_l.constprop.0+0x20>
 80151bc:	2c2d      	cmp	r4, #45	; 0x2d
 80151be:	d132      	bne.n	8015226 <_strtol_l.constprop.0+0x9a>
 80151c0:	782c      	ldrb	r4, [r5, #0]
 80151c2:	2701      	movs	r7, #1
 80151c4:	1cb5      	adds	r5, r6, #2
 80151c6:	2b00      	cmp	r3, #0
 80151c8:	d05b      	beq.n	8015282 <_strtol_l.constprop.0+0xf6>
 80151ca:	2b10      	cmp	r3, #16
 80151cc:	d109      	bne.n	80151e2 <_strtol_l.constprop.0+0x56>
 80151ce:	2c30      	cmp	r4, #48	; 0x30
 80151d0:	d107      	bne.n	80151e2 <_strtol_l.constprop.0+0x56>
 80151d2:	782c      	ldrb	r4, [r5, #0]
 80151d4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80151d8:	2c58      	cmp	r4, #88	; 0x58
 80151da:	d14d      	bne.n	8015278 <_strtol_l.constprop.0+0xec>
 80151dc:	786c      	ldrb	r4, [r5, #1]
 80151de:	2310      	movs	r3, #16
 80151e0:	3502      	adds	r5, #2
 80151e2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80151e6:	f108 38ff 	add.w	r8, r8, #4294967295
 80151ea:	f04f 0e00 	mov.w	lr, #0
 80151ee:	fbb8 f9f3 	udiv	r9, r8, r3
 80151f2:	4676      	mov	r6, lr
 80151f4:	fb03 8a19 	mls	sl, r3, r9, r8
 80151f8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80151fc:	f1bc 0f09 	cmp.w	ip, #9
 8015200:	d816      	bhi.n	8015230 <_strtol_l.constprop.0+0xa4>
 8015202:	4664      	mov	r4, ip
 8015204:	42a3      	cmp	r3, r4
 8015206:	dd24      	ble.n	8015252 <_strtol_l.constprop.0+0xc6>
 8015208:	f1be 3fff 	cmp.w	lr, #4294967295
 801520c:	d008      	beq.n	8015220 <_strtol_l.constprop.0+0x94>
 801520e:	45b1      	cmp	r9, r6
 8015210:	d31c      	bcc.n	801524c <_strtol_l.constprop.0+0xc0>
 8015212:	d101      	bne.n	8015218 <_strtol_l.constprop.0+0x8c>
 8015214:	45a2      	cmp	sl, r4
 8015216:	db19      	blt.n	801524c <_strtol_l.constprop.0+0xc0>
 8015218:	fb06 4603 	mla	r6, r6, r3, r4
 801521c:	f04f 0e01 	mov.w	lr, #1
 8015220:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015224:	e7e8      	b.n	80151f8 <_strtol_l.constprop.0+0x6c>
 8015226:	2c2b      	cmp	r4, #43	; 0x2b
 8015228:	bf04      	itt	eq
 801522a:	782c      	ldrbeq	r4, [r5, #0]
 801522c:	1cb5      	addeq	r5, r6, #2
 801522e:	e7ca      	b.n	80151c6 <_strtol_l.constprop.0+0x3a>
 8015230:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8015234:	f1bc 0f19 	cmp.w	ip, #25
 8015238:	d801      	bhi.n	801523e <_strtol_l.constprop.0+0xb2>
 801523a:	3c37      	subs	r4, #55	; 0x37
 801523c:	e7e2      	b.n	8015204 <_strtol_l.constprop.0+0x78>
 801523e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8015242:	f1bc 0f19 	cmp.w	ip, #25
 8015246:	d804      	bhi.n	8015252 <_strtol_l.constprop.0+0xc6>
 8015248:	3c57      	subs	r4, #87	; 0x57
 801524a:	e7db      	b.n	8015204 <_strtol_l.constprop.0+0x78>
 801524c:	f04f 3eff 	mov.w	lr, #4294967295
 8015250:	e7e6      	b.n	8015220 <_strtol_l.constprop.0+0x94>
 8015252:	f1be 3fff 	cmp.w	lr, #4294967295
 8015256:	d105      	bne.n	8015264 <_strtol_l.constprop.0+0xd8>
 8015258:	2322      	movs	r3, #34	; 0x22
 801525a:	6003      	str	r3, [r0, #0]
 801525c:	4646      	mov	r6, r8
 801525e:	b942      	cbnz	r2, 8015272 <_strtol_l.constprop.0+0xe6>
 8015260:	4630      	mov	r0, r6
 8015262:	e79e      	b.n	80151a2 <_strtol_l.constprop.0+0x16>
 8015264:	b107      	cbz	r7, 8015268 <_strtol_l.constprop.0+0xdc>
 8015266:	4276      	negs	r6, r6
 8015268:	2a00      	cmp	r2, #0
 801526a:	d0f9      	beq.n	8015260 <_strtol_l.constprop.0+0xd4>
 801526c:	f1be 0f00 	cmp.w	lr, #0
 8015270:	d000      	beq.n	8015274 <_strtol_l.constprop.0+0xe8>
 8015272:	1e69      	subs	r1, r5, #1
 8015274:	6011      	str	r1, [r2, #0]
 8015276:	e7f3      	b.n	8015260 <_strtol_l.constprop.0+0xd4>
 8015278:	2430      	movs	r4, #48	; 0x30
 801527a:	2b00      	cmp	r3, #0
 801527c:	d1b1      	bne.n	80151e2 <_strtol_l.constprop.0+0x56>
 801527e:	2308      	movs	r3, #8
 8015280:	e7af      	b.n	80151e2 <_strtol_l.constprop.0+0x56>
 8015282:	2c30      	cmp	r4, #48	; 0x30
 8015284:	d0a5      	beq.n	80151d2 <_strtol_l.constprop.0+0x46>
 8015286:	230a      	movs	r3, #10
 8015288:	e7ab      	b.n	80151e2 <_strtol_l.constprop.0+0x56>
 801528a:	bf00      	nop
 801528c:	08017129 	.word	0x08017129

08015290 <_strtol_r>:
 8015290:	f7ff bf7c 	b.w	801518c <_strtol_l.constprop.0>

08015294 <__ssputs_r>:
 8015294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015298:	688e      	ldr	r6, [r1, #8]
 801529a:	461f      	mov	r7, r3
 801529c:	42be      	cmp	r6, r7
 801529e:	680b      	ldr	r3, [r1, #0]
 80152a0:	4682      	mov	sl, r0
 80152a2:	460c      	mov	r4, r1
 80152a4:	4690      	mov	r8, r2
 80152a6:	d82c      	bhi.n	8015302 <__ssputs_r+0x6e>
 80152a8:	898a      	ldrh	r2, [r1, #12]
 80152aa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80152ae:	d026      	beq.n	80152fe <__ssputs_r+0x6a>
 80152b0:	6965      	ldr	r5, [r4, #20]
 80152b2:	6909      	ldr	r1, [r1, #16]
 80152b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80152b8:	eba3 0901 	sub.w	r9, r3, r1
 80152bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80152c0:	1c7b      	adds	r3, r7, #1
 80152c2:	444b      	add	r3, r9
 80152c4:	106d      	asrs	r5, r5, #1
 80152c6:	429d      	cmp	r5, r3
 80152c8:	bf38      	it	cc
 80152ca:	461d      	movcc	r5, r3
 80152cc:	0553      	lsls	r3, r2, #21
 80152ce:	d527      	bpl.n	8015320 <__ssputs_r+0x8c>
 80152d0:	4629      	mov	r1, r5
 80152d2:	f7fe fc0f 	bl	8013af4 <_malloc_r>
 80152d6:	4606      	mov	r6, r0
 80152d8:	b360      	cbz	r0, 8015334 <__ssputs_r+0xa0>
 80152da:	6921      	ldr	r1, [r4, #16]
 80152dc:	464a      	mov	r2, r9
 80152de:	f7fd fd04 	bl	8012cea <memcpy>
 80152e2:	89a3      	ldrh	r3, [r4, #12]
 80152e4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80152e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80152ec:	81a3      	strh	r3, [r4, #12]
 80152ee:	6126      	str	r6, [r4, #16]
 80152f0:	6165      	str	r5, [r4, #20]
 80152f2:	444e      	add	r6, r9
 80152f4:	eba5 0509 	sub.w	r5, r5, r9
 80152f8:	6026      	str	r6, [r4, #0]
 80152fa:	60a5      	str	r5, [r4, #8]
 80152fc:	463e      	mov	r6, r7
 80152fe:	42be      	cmp	r6, r7
 8015300:	d900      	bls.n	8015304 <__ssputs_r+0x70>
 8015302:	463e      	mov	r6, r7
 8015304:	6820      	ldr	r0, [r4, #0]
 8015306:	4632      	mov	r2, r6
 8015308:	4641      	mov	r1, r8
 801530a:	f000 faf5 	bl	80158f8 <memmove>
 801530e:	68a3      	ldr	r3, [r4, #8]
 8015310:	1b9b      	subs	r3, r3, r6
 8015312:	60a3      	str	r3, [r4, #8]
 8015314:	6823      	ldr	r3, [r4, #0]
 8015316:	4433      	add	r3, r6
 8015318:	6023      	str	r3, [r4, #0]
 801531a:	2000      	movs	r0, #0
 801531c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015320:	462a      	mov	r2, r5
 8015322:	f000 feee 	bl	8016102 <_realloc_r>
 8015326:	4606      	mov	r6, r0
 8015328:	2800      	cmp	r0, #0
 801532a:	d1e0      	bne.n	80152ee <__ssputs_r+0x5a>
 801532c:	6921      	ldr	r1, [r4, #16]
 801532e:	4650      	mov	r0, sl
 8015330:	f7fe fb6c 	bl	8013a0c <_free_r>
 8015334:	230c      	movs	r3, #12
 8015336:	f8ca 3000 	str.w	r3, [sl]
 801533a:	89a3      	ldrh	r3, [r4, #12]
 801533c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015340:	81a3      	strh	r3, [r4, #12]
 8015342:	f04f 30ff 	mov.w	r0, #4294967295
 8015346:	e7e9      	b.n	801531c <__ssputs_r+0x88>

08015348 <_svfiprintf_r>:
 8015348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801534c:	4698      	mov	r8, r3
 801534e:	898b      	ldrh	r3, [r1, #12]
 8015350:	061b      	lsls	r3, r3, #24
 8015352:	b09d      	sub	sp, #116	; 0x74
 8015354:	4607      	mov	r7, r0
 8015356:	460d      	mov	r5, r1
 8015358:	4614      	mov	r4, r2
 801535a:	d50e      	bpl.n	801537a <_svfiprintf_r+0x32>
 801535c:	690b      	ldr	r3, [r1, #16]
 801535e:	b963      	cbnz	r3, 801537a <_svfiprintf_r+0x32>
 8015360:	2140      	movs	r1, #64	; 0x40
 8015362:	f7fe fbc7 	bl	8013af4 <_malloc_r>
 8015366:	6028      	str	r0, [r5, #0]
 8015368:	6128      	str	r0, [r5, #16]
 801536a:	b920      	cbnz	r0, 8015376 <_svfiprintf_r+0x2e>
 801536c:	230c      	movs	r3, #12
 801536e:	603b      	str	r3, [r7, #0]
 8015370:	f04f 30ff 	mov.w	r0, #4294967295
 8015374:	e0d0      	b.n	8015518 <_svfiprintf_r+0x1d0>
 8015376:	2340      	movs	r3, #64	; 0x40
 8015378:	616b      	str	r3, [r5, #20]
 801537a:	2300      	movs	r3, #0
 801537c:	9309      	str	r3, [sp, #36]	; 0x24
 801537e:	2320      	movs	r3, #32
 8015380:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015384:	f8cd 800c 	str.w	r8, [sp, #12]
 8015388:	2330      	movs	r3, #48	; 0x30
 801538a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8015530 <_svfiprintf_r+0x1e8>
 801538e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015392:	f04f 0901 	mov.w	r9, #1
 8015396:	4623      	mov	r3, r4
 8015398:	469a      	mov	sl, r3
 801539a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801539e:	b10a      	cbz	r2, 80153a4 <_svfiprintf_r+0x5c>
 80153a0:	2a25      	cmp	r2, #37	; 0x25
 80153a2:	d1f9      	bne.n	8015398 <_svfiprintf_r+0x50>
 80153a4:	ebba 0b04 	subs.w	fp, sl, r4
 80153a8:	d00b      	beq.n	80153c2 <_svfiprintf_r+0x7a>
 80153aa:	465b      	mov	r3, fp
 80153ac:	4622      	mov	r2, r4
 80153ae:	4629      	mov	r1, r5
 80153b0:	4638      	mov	r0, r7
 80153b2:	f7ff ff6f 	bl	8015294 <__ssputs_r>
 80153b6:	3001      	adds	r0, #1
 80153b8:	f000 80a9 	beq.w	801550e <_svfiprintf_r+0x1c6>
 80153bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80153be:	445a      	add	r2, fp
 80153c0:	9209      	str	r2, [sp, #36]	; 0x24
 80153c2:	f89a 3000 	ldrb.w	r3, [sl]
 80153c6:	2b00      	cmp	r3, #0
 80153c8:	f000 80a1 	beq.w	801550e <_svfiprintf_r+0x1c6>
 80153cc:	2300      	movs	r3, #0
 80153ce:	f04f 32ff 	mov.w	r2, #4294967295
 80153d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80153d6:	f10a 0a01 	add.w	sl, sl, #1
 80153da:	9304      	str	r3, [sp, #16]
 80153dc:	9307      	str	r3, [sp, #28]
 80153de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80153e2:	931a      	str	r3, [sp, #104]	; 0x68
 80153e4:	4654      	mov	r4, sl
 80153e6:	2205      	movs	r2, #5
 80153e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80153ec:	4850      	ldr	r0, [pc, #320]	; (8015530 <_svfiprintf_r+0x1e8>)
 80153ee:	f7f2 fe27 	bl	8008040 <memchr>
 80153f2:	9a04      	ldr	r2, [sp, #16]
 80153f4:	b9d8      	cbnz	r0, 801542e <_svfiprintf_r+0xe6>
 80153f6:	06d0      	lsls	r0, r2, #27
 80153f8:	bf44      	itt	mi
 80153fa:	2320      	movmi	r3, #32
 80153fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015400:	0711      	lsls	r1, r2, #28
 8015402:	bf44      	itt	mi
 8015404:	232b      	movmi	r3, #43	; 0x2b
 8015406:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801540a:	f89a 3000 	ldrb.w	r3, [sl]
 801540e:	2b2a      	cmp	r3, #42	; 0x2a
 8015410:	d015      	beq.n	801543e <_svfiprintf_r+0xf6>
 8015412:	9a07      	ldr	r2, [sp, #28]
 8015414:	4654      	mov	r4, sl
 8015416:	2000      	movs	r0, #0
 8015418:	f04f 0c0a 	mov.w	ip, #10
 801541c:	4621      	mov	r1, r4
 801541e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015422:	3b30      	subs	r3, #48	; 0x30
 8015424:	2b09      	cmp	r3, #9
 8015426:	d94d      	bls.n	80154c4 <_svfiprintf_r+0x17c>
 8015428:	b1b0      	cbz	r0, 8015458 <_svfiprintf_r+0x110>
 801542a:	9207      	str	r2, [sp, #28]
 801542c:	e014      	b.n	8015458 <_svfiprintf_r+0x110>
 801542e:	eba0 0308 	sub.w	r3, r0, r8
 8015432:	fa09 f303 	lsl.w	r3, r9, r3
 8015436:	4313      	orrs	r3, r2
 8015438:	9304      	str	r3, [sp, #16]
 801543a:	46a2      	mov	sl, r4
 801543c:	e7d2      	b.n	80153e4 <_svfiprintf_r+0x9c>
 801543e:	9b03      	ldr	r3, [sp, #12]
 8015440:	1d19      	adds	r1, r3, #4
 8015442:	681b      	ldr	r3, [r3, #0]
 8015444:	9103      	str	r1, [sp, #12]
 8015446:	2b00      	cmp	r3, #0
 8015448:	bfbb      	ittet	lt
 801544a:	425b      	neglt	r3, r3
 801544c:	f042 0202 	orrlt.w	r2, r2, #2
 8015450:	9307      	strge	r3, [sp, #28]
 8015452:	9307      	strlt	r3, [sp, #28]
 8015454:	bfb8      	it	lt
 8015456:	9204      	strlt	r2, [sp, #16]
 8015458:	7823      	ldrb	r3, [r4, #0]
 801545a:	2b2e      	cmp	r3, #46	; 0x2e
 801545c:	d10c      	bne.n	8015478 <_svfiprintf_r+0x130>
 801545e:	7863      	ldrb	r3, [r4, #1]
 8015460:	2b2a      	cmp	r3, #42	; 0x2a
 8015462:	d134      	bne.n	80154ce <_svfiprintf_r+0x186>
 8015464:	9b03      	ldr	r3, [sp, #12]
 8015466:	1d1a      	adds	r2, r3, #4
 8015468:	681b      	ldr	r3, [r3, #0]
 801546a:	9203      	str	r2, [sp, #12]
 801546c:	2b00      	cmp	r3, #0
 801546e:	bfb8      	it	lt
 8015470:	f04f 33ff 	movlt.w	r3, #4294967295
 8015474:	3402      	adds	r4, #2
 8015476:	9305      	str	r3, [sp, #20]
 8015478:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8015540 <_svfiprintf_r+0x1f8>
 801547c:	7821      	ldrb	r1, [r4, #0]
 801547e:	2203      	movs	r2, #3
 8015480:	4650      	mov	r0, sl
 8015482:	f7f2 fddd 	bl	8008040 <memchr>
 8015486:	b138      	cbz	r0, 8015498 <_svfiprintf_r+0x150>
 8015488:	9b04      	ldr	r3, [sp, #16]
 801548a:	eba0 000a 	sub.w	r0, r0, sl
 801548e:	2240      	movs	r2, #64	; 0x40
 8015490:	4082      	lsls	r2, r0
 8015492:	4313      	orrs	r3, r2
 8015494:	3401      	adds	r4, #1
 8015496:	9304      	str	r3, [sp, #16]
 8015498:	f814 1b01 	ldrb.w	r1, [r4], #1
 801549c:	4825      	ldr	r0, [pc, #148]	; (8015534 <_svfiprintf_r+0x1ec>)
 801549e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80154a2:	2206      	movs	r2, #6
 80154a4:	f7f2 fdcc 	bl	8008040 <memchr>
 80154a8:	2800      	cmp	r0, #0
 80154aa:	d038      	beq.n	801551e <_svfiprintf_r+0x1d6>
 80154ac:	4b22      	ldr	r3, [pc, #136]	; (8015538 <_svfiprintf_r+0x1f0>)
 80154ae:	bb1b      	cbnz	r3, 80154f8 <_svfiprintf_r+0x1b0>
 80154b0:	9b03      	ldr	r3, [sp, #12]
 80154b2:	3307      	adds	r3, #7
 80154b4:	f023 0307 	bic.w	r3, r3, #7
 80154b8:	3308      	adds	r3, #8
 80154ba:	9303      	str	r3, [sp, #12]
 80154bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80154be:	4433      	add	r3, r6
 80154c0:	9309      	str	r3, [sp, #36]	; 0x24
 80154c2:	e768      	b.n	8015396 <_svfiprintf_r+0x4e>
 80154c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80154c8:	460c      	mov	r4, r1
 80154ca:	2001      	movs	r0, #1
 80154cc:	e7a6      	b.n	801541c <_svfiprintf_r+0xd4>
 80154ce:	2300      	movs	r3, #0
 80154d0:	3401      	adds	r4, #1
 80154d2:	9305      	str	r3, [sp, #20]
 80154d4:	4619      	mov	r1, r3
 80154d6:	f04f 0c0a 	mov.w	ip, #10
 80154da:	4620      	mov	r0, r4
 80154dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80154e0:	3a30      	subs	r2, #48	; 0x30
 80154e2:	2a09      	cmp	r2, #9
 80154e4:	d903      	bls.n	80154ee <_svfiprintf_r+0x1a6>
 80154e6:	2b00      	cmp	r3, #0
 80154e8:	d0c6      	beq.n	8015478 <_svfiprintf_r+0x130>
 80154ea:	9105      	str	r1, [sp, #20]
 80154ec:	e7c4      	b.n	8015478 <_svfiprintf_r+0x130>
 80154ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80154f2:	4604      	mov	r4, r0
 80154f4:	2301      	movs	r3, #1
 80154f6:	e7f0      	b.n	80154da <_svfiprintf_r+0x192>
 80154f8:	ab03      	add	r3, sp, #12
 80154fa:	9300      	str	r3, [sp, #0]
 80154fc:	462a      	mov	r2, r5
 80154fe:	4b0f      	ldr	r3, [pc, #60]	; (801553c <_svfiprintf_r+0x1f4>)
 8015500:	a904      	add	r1, sp, #16
 8015502:	4638      	mov	r0, r7
 8015504:	f7fc f9f4 	bl	80118f0 <_printf_float>
 8015508:	1c42      	adds	r2, r0, #1
 801550a:	4606      	mov	r6, r0
 801550c:	d1d6      	bne.n	80154bc <_svfiprintf_r+0x174>
 801550e:	89ab      	ldrh	r3, [r5, #12]
 8015510:	065b      	lsls	r3, r3, #25
 8015512:	f53f af2d 	bmi.w	8015370 <_svfiprintf_r+0x28>
 8015516:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015518:	b01d      	add	sp, #116	; 0x74
 801551a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801551e:	ab03      	add	r3, sp, #12
 8015520:	9300      	str	r3, [sp, #0]
 8015522:	462a      	mov	r2, r5
 8015524:	4b05      	ldr	r3, [pc, #20]	; (801553c <_svfiprintf_r+0x1f4>)
 8015526:	a904      	add	r1, sp, #16
 8015528:	4638      	mov	r0, r7
 801552a:	f7fc fc85 	bl	8011e38 <_printf_i>
 801552e:	e7eb      	b.n	8015508 <_svfiprintf_r+0x1c0>
 8015530:	08017229 	.word	0x08017229
 8015534:	08017233 	.word	0x08017233
 8015538:	080118f1 	.word	0x080118f1
 801553c:	08015295 	.word	0x08015295
 8015540:	0801722f 	.word	0x0801722f

08015544 <__sfputc_r>:
 8015544:	6893      	ldr	r3, [r2, #8]
 8015546:	3b01      	subs	r3, #1
 8015548:	2b00      	cmp	r3, #0
 801554a:	b410      	push	{r4}
 801554c:	6093      	str	r3, [r2, #8]
 801554e:	da08      	bge.n	8015562 <__sfputc_r+0x1e>
 8015550:	6994      	ldr	r4, [r2, #24]
 8015552:	42a3      	cmp	r3, r4
 8015554:	db01      	blt.n	801555a <__sfputc_r+0x16>
 8015556:	290a      	cmp	r1, #10
 8015558:	d103      	bne.n	8015562 <__sfputc_r+0x1e>
 801555a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801555e:	f7fd bab0 	b.w	8012ac2 <__swbuf_r>
 8015562:	6813      	ldr	r3, [r2, #0]
 8015564:	1c58      	adds	r0, r3, #1
 8015566:	6010      	str	r0, [r2, #0]
 8015568:	7019      	strb	r1, [r3, #0]
 801556a:	4608      	mov	r0, r1
 801556c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015570:	4770      	bx	lr

08015572 <__sfputs_r>:
 8015572:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015574:	4606      	mov	r6, r0
 8015576:	460f      	mov	r7, r1
 8015578:	4614      	mov	r4, r2
 801557a:	18d5      	adds	r5, r2, r3
 801557c:	42ac      	cmp	r4, r5
 801557e:	d101      	bne.n	8015584 <__sfputs_r+0x12>
 8015580:	2000      	movs	r0, #0
 8015582:	e007      	b.n	8015594 <__sfputs_r+0x22>
 8015584:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015588:	463a      	mov	r2, r7
 801558a:	4630      	mov	r0, r6
 801558c:	f7ff ffda 	bl	8015544 <__sfputc_r>
 8015590:	1c43      	adds	r3, r0, #1
 8015592:	d1f3      	bne.n	801557c <__sfputs_r+0xa>
 8015594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015598 <_vfiprintf_r>:
 8015598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801559c:	460d      	mov	r5, r1
 801559e:	b09d      	sub	sp, #116	; 0x74
 80155a0:	4614      	mov	r4, r2
 80155a2:	4698      	mov	r8, r3
 80155a4:	4606      	mov	r6, r0
 80155a6:	b118      	cbz	r0, 80155b0 <_vfiprintf_r+0x18>
 80155a8:	6a03      	ldr	r3, [r0, #32]
 80155aa:	b90b      	cbnz	r3, 80155b0 <_vfiprintf_r+0x18>
 80155ac:	f7fd f8c4 	bl	8012738 <__sinit>
 80155b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80155b2:	07d9      	lsls	r1, r3, #31
 80155b4:	d405      	bmi.n	80155c2 <_vfiprintf_r+0x2a>
 80155b6:	89ab      	ldrh	r3, [r5, #12]
 80155b8:	059a      	lsls	r2, r3, #22
 80155ba:	d402      	bmi.n	80155c2 <_vfiprintf_r+0x2a>
 80155bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80155be:	f7fd fb92 	bl	8012ce6 <__retarget_lock_acquire_recursive>
 80155c2:	89ab      	ldrh	r3, [r5, #12]
 80155c4:	071b      	lsls	r3, r3, #28
 80155c6:	d501      	bpl.n	80155cc <_vfiprintf_r+0x34>
 80155c8:	692b      	ldr	r3, [r5, #16]
 80155ca:	b99b      	cbnz	r3, 80155f4 <_vfiprintf_r+0x5c>
 80155cc:	4629      	mov	r1, r5
 80155ce:	4630      	mov	r0, r6
 80155d0:	f7fd fab4 	bl	8012b3c <__swsetup_r>
 80155d4:	b170      	cbz	r0, 80155f4 <_vfiprintf_r+0x5c>
 80155d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80155d8:	07dc      	lsls	r4, r3, #31
 80155da:	d504      	bpl.n	80155e6 <_vfiprintf_r+0x4e>
 80155dc:	f04f 30ff 	mov.w	r0, #4294967295
 80155e0:	b01d      	add	sp, #116	; 0x74
 80155e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80155e6:	89ab      	ldrh	r3, [r5, #12]
 80155e8:	0598      	lsls	r0, r3, #22
 80155ea:	d4f7      	bmi.n	80155dc <_vfiprintf_r+0x44>
 80155ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80155ee:	f7fd fb7b 	bl	8012ce8 <__retarget_lock_release_recursive>
 80155f2:	e7f3      	b.n	80155dc <_vfiprintf_r+0x44>
 80155f4:	2300      	movs	r3, #0
 80155f6:	9309      	str	r3, [sp, #36]	; 0x24
 80155f8:	2320      	movs	r3, #32
 80155fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80155fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8015602:	2330      	movs	r3, #48	; 0x30
 8015604:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80157b8 <_vfiprintf_r+0x220>
 8015608:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801560c:	f04f 0901 	mov.w	r9, #1
 8015610:	4623      	mov	r3, r4
 8015612:	469a      	mov	sl, r3
 8015614:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015618:	b10a      	cbz	r2, 801561e <_vfiprintf_r+0x86>
 801561a:	2a25      	cmp	r2, #37	; 0x25
 801561c:	d1f9      	bne.n	8015612 <_vfiprintf_r+0x7a>
 801561e:	ebba 0b04 	subs.w	fp, sl, r4
 8015622:	d00b      	beq.n	801563c <_vfiprintf_r+0xa4>
 8015624:	465b      	mov	r3, fp
 8015626:	4622      	mov	r2, r4
 8015628:	4629      	mov	r1, r5
 801562a:	4630      	mov	r0, r6
 801562c:	f7ff ffa1 	bl	8015572 <__sfputs_r>
 8015630:	3001      	adds	r0, #1
 8015632:	f000 80a9 	beq.w	8015788 <_vfiprintf_r+0x1f0>
 8015636:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015638:	445a      	add	r2, fp
 801563a:	9209      	str	r2, [sp, #36]	; 0x24
 801563c:	f89a 3000 	ldrb.w	r3, [sl]
 8015640:	2b00      	cmp	r3, #0
 8015642:	f000 80a1 	beq.w	8015788 <_vfiprintf_r+0x1f0>
 8015646:	2300      	movs	r3, #0
 8015648:	f04f 32ff 	mov.w	r2, #4294967295
 801564c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015650:	f10a 0a01 	add.w	sl, sl, #1
 8015654:	9304      	str	r3, [sp, #16]
 8015656:	9307      	str	r3, [sp, #28]
 8015658:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801565c:	931a      	str	r3, [sp, #104]	; 0x68
 801565e:	4654      	mov	r4, sl
 8015660:	2205      	movs	r2, #5
 8015662:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015666:	4854      	ldr	r0, [pc, #336]	; (80157b8 <_vfiprintf_r+0x220>)
 8015668:	f7f2 fcea 	bl	8008040 <memchr>
 801566c:	9a04      	ldr	r2, [sp, #16]
 801566e:	b9d8      	cbnz	r0, 80156a8 <_vfiprintf_r+0x110>
 8015670:	06d1      	lsls	r1, r2, #27
 8015672:	bf44      	itt	mi
 8015674:	2320      	movmi	r3, #32
 8015676:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801567a:	0713      	lsls	r3, r2, #28
 801567c:	bf44      	itt	mi
 801567e:	232b      	movmi	r3, #43	; 0x2b
 8015680:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015684:	f89a 3000 	ldrb.w	r3, [sl]
 8015688:	2b2a      	cmp	r3, #42	; 0x2a
 801568a:	d015      	beq.n	80156b8 <_vfiprintf_r+0x120>
 801568c:	9a07      	ldr	r2, [sp, #28]
 801568e:	4654      	mov	r4, sl
 8015690:	2000      	movs	r0, #0
 8015692:	f04f 0c0a 	mov.w	ip, #10
 8015696:	4621      	mov	r1, r4
 8015698:	f811 3b01 	ldrb.w	r3, [r1], #1
 801569c:	3b30      	subs	r3, #48	; 0x30
 801569e:	2b09      	cmp	r3, #9
 80156a0:	d94d      	bls.n	801573e <_vfiprintf_r+0x1a6>
 80156a2:	b1b0      	cbz	r0, 80156d2 <_vfiprintf_r+0x13a>
 80156a4:	9207      	str	r2, [sp, #28]
 80156a6:	e014      	b.n	80156d2 <_vfiprintf_r+0x13a>
 80156a8:	eba0 0308 	sub.w	r3, r0, r8
 80156ac:	fa09 f303 	lsl.w	r3, r9, r3
 80156b0:	4313      	orrs	r3, r2
 80156b2:	9304      	str	r3, [sp, #16]
 80156b4:	46a2      	mov	sl, r4
 80156b6:	e7d2      	b.n	801565e <_vfiprintf_r+0xc6>
 80156b8:	9b03      	ldr	r3, [sp, #12]
 80156ba:	1d19      	adds	r1, r3, #4
 80156bc:	681b      	ldr	r3, [r3, #0]
 80156be:	9103      	str	r1, [sp, #12]
 80156c0:	2b00      	cmp	r3, #0
 80156c2:	bfbb      	ittet	lt
 80156c4:	425b      	neglt	r3, r3
 80156c6:	f042 0202 	orrlt.w	r2, r2, #2
 80156ca:	9307      	strge	r3, [sp, #28]
 80156cc:	9307      	strlt	r3, [sp, #28]
 80156ce:	bfb8      	it	lt
 80156d0:	9204      	strlt	r2, [sp, #16]
 80156d2:	7823      	ldrb	r3, [r4, #0]
 80156d4:	2b2e      	cmp	r3, #46	; 0x2e
 80156d6:	d10c      	bne.n	80156f2 <_vfiprintf_r+0x15a>
 80156d8:	7863      	ldrb	r3, [r4, #1]
 80156da:	2b2a      	cmp	r3, #42	; 0x2a
 80156dc:	d134      	bne.n	8015748 <_vfiprintf_r+0x1b0>
 80156de:	9b03      	ldr	r3, [sp, #12]
 80156e0:	1d1a      	adds	r2, r3, #4
 80156e2:	681b      	ldr	r3, [r3, #0]
 80156e4:	9203      	str	r2, [sp, #12]
 80156e6:	2b00      	cmp	r3, #0
 80156e8:	bfb8      	it	lt
 80156ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80156ee:	3402      	adds	r4, #2
 80156f0:	9305      	str	r3, [sp, #20]
 80156f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80157c8 <_vfiprintf_r+0x230>
 80156f6:	7821      	ldrb	r1, [r4, #0]
 80156f8:	2203      	movs	r2, #3
 80156fa:	4650      	mov	r0, sl
 80156fc:	f7f2 fca0 	bl	8008040 <memchr>
 8015700:	b138      	cbz	r0, 8015712 <_vfiprintf_r+0x17a>
 8015702:	9b04      	ldr	r3, [sp, #16]
 8015704:	eba0 000a 	sub.w	r0, r0, sl
 8015708:	2240      	movs	r2, #64	; 0x40
 801570a:	4082      	lsls	r2, r0
 801570c:	4313      	orrs	r3, r2
 801570e:	3401      	adds	r4, #1
 8015710:	9304      	str	r3, [sp, #16]
 8015712:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015716:	4829      	ldr	r0, [pc, #164]	; (80157bc <_vfiprintf_r+0x224>)
 8015718:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801571c:	2206      	movs	r2, #6
 801571e:	f7f2 fc8f 	bl	8008040 <memchr>
 8015722:	2800      	cmp	r0, #0
 8015724:	d03f      	beq.n	80157a6 <_vfiprintf_r+0x20e>
 8015726:	4b26      	ldr	r3, [pc, #152]	; (80157c0 <_vfiprintf_r+0x228>)
 8015728:	bb1b      	cbnz	r3, 8015772 <_vfiprintf_r+0x1da>
 801572a:	9b03      	ldr	r3, [sp, #12]
 801572c:	3307      	adds	r3, #7
 801572e:	f023 0307 	bic.w	r3, r3, #7
 8015732:	3308      	adds	r3, #8
 8015734:	9303      	str	r3, [sp, #12]
 8015736:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015738:	443b      	add	r3, r7
 801573a:	9309      	str	r3, [sp, #36]	; 0x24
 801573c:	e768      	b.n	8015610 <_vfiprintf_r+0x78>
 801573e:	fb0c 3202 	mla	r2, ip, r2, r3
 8015742:	460c      	mov	r4, r1
 8015744:	2001      	movs	r0, #1
 8015746:	e7a6      	b.n	8015696 <_vfiprintf_r+0xfe>
 8015748:	2300      	movs	r3, #0
 801574a:	3401      	adds	r4, #1
 801574c:	9305      	str	r3, [sp, #20]
 801574e:	4619      	mov	r1, r3
 8015750:	f04f 0c0a 	mov.w	ip, #10
 8015754:	4620      	mov	r0, r4
 8015756:	f810 2b01 	ldrb.w	r2, [r0], #1
 801575a:	3a30      	subs	r2, #48	; 0x30
 801575c:	2a09      	cmp	r2, #9
 801575e:	d903      	bls.n	8015768 <_vfiprintf_r+0x1d0>
 8015760:	2b00      	cmp	r3, #0
 8015762:	d0c6      	beq.n	80156f2 <_vfiprintf_r+0x15a>
 8015764:	9105      	str	r1, [sp, #20]
 8015766:	e7c4      	b.n	80156f2 <_vfiprintf_r+0x15a>
 8015768:	fb0c 2101 	mla	r1, ip, r1, r2
 801576c:	4604      	mov	r4, r0
 801576e:	2301      	movs	r3, #1
 8015770:	e7f0      	b.n	8015754 <_vfiprintf_r+0x1bc>
 8015772:	ab03      	add	r3, sp, #12
 8015774:	9300      	str	r3, [sp, #0]
 8015776:	462a      	mov	r2, r5
 8015778:	4b12      	ldr	r3, [pc, #72]	; (80157c4 <_vfiprintf_r+0x22c>)
 801577a:	a904      	add	r1, sp, #16
 801577c:	4630      	mov	r0, r6
 801577e:	f7fc f8b7 	bl	80118f0 <_printf_float>
 8015782:	4607      	mov	r7, r0
 8015784:	1c78      	adds	r0, r7, #1
 8015786:	d1d6      	bne.n	8015736 <_vfiprintf_r+0x19e>
 8015788:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801578a:	07d9      	lsls	r1, r3, #31
 801578c:	d405      	bmi.n	801579a <_vfiprintf_r+0x202>
 801578e:	89ab      	ldrh	r3, [r5, #12]
 8015790:	059a      	lsls	r2, r3, #22
 8015792:	d402      	bmi.n	801579a <_vfiprintf_r+0x202>
 8015794:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8015796:	f7fd faa7 	bl	8012ce8 <__retarget_lock_release_recursive>
 801579a:	89ab      	ldrh	r3, [r5, #12]
 801579c:	065b      	lsls	r3, r3, #25
 801579e:	f53f af1d 	bmi.w	80155dc <_vfiprintf_r+0x44>
 80157a2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80157a4:	e71c      	b.n	80155e0 <_vfiprintf_r+0x48>
 80157a6:	ab03      	add	r3, sp, #12
 80157a8:	9300      	str	r3, [sp, #0]
 80157aa:	462a      	mov	r2, r5
 80157ac:	4b05      	ldr	r3, [pc, #20]	; (80157c4 <_vfiprintf_r+0x22c>)
 80157ae:	a904      	add	r1, sp, #16
 80157b0:	4630      	mov	r0, r6
 80157b2:	f7fc fb41 	bl	8011e38 <_printf_i>
 80157b6:	e7e4      	b.n	8015782 <_vfiprintf_r+0x1ea>
 80157b8:	08017229 	.word	0x08017229
 80157bc:	08017233 	.word	0x08017233
 80157c0:	080118f1 	.word	0x080118f1
 80157c4:	08015573 	.word	0x08015573
 80157c8:	0801722f 	.word	0x0801722f

080157cc <__swhatbuf_r>:
 80157cc:	b570      	push	{r4, r5, r6, lr}
 80157ce:	460c      	mov	r4, r1
 80157d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80157d4:	2900      	cmp	r1, #0
 80157d6:	b096      	sub	sp, #88	; 0x58
 80157d8:	4615      	mov	r5, r2
 80157da:	461e      	mov	r6, r3
 80157dc:	da0d      	bge.n	80157fa <__swhatbuf_r+0x2e>
 80157de:	89a3      	ldrh	r3, [r4, #12]
 80157e0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80157e4:	f04f 0100 	mov.w	r1, #0
 80157e8:	bf0c      	ite	eq
 80157ea:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80157ee:	2340      	movne	r3, #64	; 0x40
 80157f0:	2000      	movs	r0, #0
 80157f2:	6031      	str	r1, [r6, #0]
 80157f4:	602b      	str	r3, [r5, #0]
 80157f6:	b016      	add	sp, #88	; 0x58
 80157f8:	bd70      	pop	{r4, r5, r6, pc}
 80157fa:	466a      	mov	r2, sp
 80157fc:	f000 f8a8 	bl	8015950 <_fstat_r>
 8015800:	2800      	cmp	r0, #0
 8015802:	dbec      	blt.n	80157de <__swhatbuf_r+0x12>
 8015804:	9901      	ldr	r1, [sp, #4]
 8015806:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801580a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801580e:	4259      	negs	r1, r3
 8015810:	4159      	adcs	r1, r3
 8015812:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015816:	e7eb      	b.n	80157f0 <__swhatbuf_r+0x24>

08015818 <__smakebuf_r>:
 8015818:	898b      	ldrh	r3, [r1, #12]
 801581a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801581c:	079d      	lsls	r5, r3, #30
 801581e:	4606      	mov	r6, r0
 8015820:	460c      	mov	r4, r1
 8015822:	d507      	bpl.n	8015834 <__smakebuf_r+0x1c>
 8015824:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015828:	6023      	str	r3, [r4, #0]
 801582a:	6123      	str	r3, [r4, #16]
 801582c:	2301      	movs	r3, #1
 801582e:	6163      	str	r3, [r4, #20]
 8015830:	b002      	add	sp, #8
 8015832:	bd70      	pop	{r4, r5, r6, pc}
 8015834:	ab01      	add	r3, sp, #4
 8015836:	466a      	mov	r2, sp
 8015838:	f7ff ffc8 	bl	80157cc <__swhatbuf_r>
 801583c:	9900      	ldr	r1, [sp, #0]
 801583e:	4605      	mov	r5, r0
 8015840:	4630      	mov	r0, r6
 8015842:	f7fe f957 	bl	8013af4 <_malloc_r>
 8015846:	b948      	cbnz	r0, 801585c <__smakebuf_r+0x44>
 8015848:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801584c:	059a      	lsls	r2, r3, #22
 801584e:	d4ef      	bmi.n	8015830 <__smakebuf_r+0x18>
 8015850:	f023 0303 	bic.w	r3, r3, #3
 8015854:	f043 0302 	orr.w	r3, r3, #2
 8015858:	81a3      	strh	r3, [r4, #12]
 801585a:	e7e3      	b.n	8015824 <__smakebuf_r+0xc>
 801585c:	89a3      	ldrh	r3, [r4, #12]
 801585e:	6020      	str	r0, [r4, #0]
 8015860:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015864:	81a3      	strh	r3, [r4, #12]
 8015866:	9b00      	ldr	r3, [sp, #0]
 8015868:	6163      	str	r3, [r4, #20]
 801586a:	9b01      	ldr	r3, [sp, #4]
 801586c:	6120      	str	r0, [r4, #16]
 801586e:	b15b      	cbz	r3, 8015888 <__smakebuf_r+0x70>
 8015870:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015874:	4630      	mov	r0, r6
 8015876:	f000 f87d 	bl	8015974 <_isatty_r>
 801587a:	b128      	cbz	r0, 8015888 <__smakebuf_r+0x70>
 801587c:	89a3      	ldrh	r3, [r4, #12]
 801587e:	f023 0303 	bic.w	r3, r3, #3
 8015882:	f043 0301 	orr.w	r3, r3, #1
 8015886:	81a3      	strh	r3, [r4, #12]
 8015888:	89a3      	ldrh	r3, [r4, #12]
 801588a:	431d      	orrs	r5, r3
 801588c:	81a5      	strh	r5, [r4, #12]
 801588e:	e7cf      	b.n	8015830 <__smakebuf_r+0x18>

08015890 <_putc_r>:
 8015890:	b570      	push	{r4, r5, r6, lr}
 8015892:	460d      	mov	r5, r1
 8015894:	4614      	mov	r4, r2
 8015896:	4606      	mov	r6, r0
 8015898:	b118      	cbz	r0, 80158a2 <_putc_r+0x12>
 801589a:	6a03      	ldr	r3, [r0, #32]
 801589c:	b90b      	cbnz	r3, 80158a2 <_putc_r+0x12>
 801589e:	f7fc ff4b 	bl	8012738 <__sinit>
 80158a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80158a4:	07d8      	lsls	r0, r3, #31
 80158a6:	d405      	bmi.n	80158b4 <_putc_r+0x24>
 80158a8:	89a3      	ldrh	r3, [r4, #12]
 80158aa:	0599      	lsls	r1, r3, #22
 80158ac:	d402      	bmi.n	80158b4 <_putc_r+0x24>
 80158ae:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80158b0:	f7fd fa19 	bl	8012ce6 <__retarget_lock_acquire_recursive>
 80158b4:	68a3      	ldr	r3, [r4, #8]
 80158b6:	3b01      	subs	r3, #1
 80158b8:	2b00      	cmp	r3, #0
 80158ba:	60a3      	str	r3, [r4, #8]
 80158bc:	da05      	bge.n	80158ca <_putc_r+0x3a>
 80158be:	69a2      	ldr	r2, [r4, #24]
 80158c0:	4293      	cmp	r3, r2
 80158c2:	db12      	blt.n	80158ea <_putc_r+0x5a>
 80158c4:	b2eb      	uxtb	r3, r5
 80158c6:	2b0a      	cmp	r3, #10
 80158c8:	d00f      	beq.n	80158ea <_putc_r+0x5a>
 80158ca:	6823      	ldr	r3, [r4, #0]
 80158cc:	1c5a      	adds	r2, r3, #1
 80158ce:	6022      	str	r2, [r4, #0]
 80158d0:	701d      	strb	r5, [r3, #0]
 80158d2:	b2ed      	uxtb	r5, r5
 80158d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80158d6:	07da      	lsls	r2, r3, #31
 80158d8:	d405      	bmi.n	80158e6 <_putc_r+0x56>
 80158da:	89a3      	ldrh	r3, [r4, #12]
 80158dc:	059b      	lsls	r3, r3, #22
 80158de:	d402      	bmi.n	80158e6 <_putc_r+0x56>
 80158e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80158e2:	f7fd fa01 	bl	8012ce8 <__retarget_lock_release_recursive>
 80158e6:	4628      	mov	r0, r5
 80158e8:	bd70      	pop	{r4, r5, r6, pc}
 80158ea:	4629      	mov	r1, r5
 80158ec:	4622      	mov	r2, r4
 80158ee:	4630      	mov	r0, r6
 80158f0:	f7fd f8e7 	bl	8012ac2 <__swbuf_r>
 80158f4:	4605      	mov	r5, r0
 80158f6:	e7ed      	b.n	80158d4 <_putc_r+0x44>

080158f8 <memmove>:
 80158f8:	4288      	cmp	r0, r1
 80158fa:	b510      	push	{r4, lr}
 80158fc:	eb01 0402 	add.w	r4, r1, r2
 8015900:	d902      	bls.n	8015908 <memmove+0x10>
 8015902:	4284      	cmp	r4, r0
 8015904:	4623      	mov	r3, r4
 8015906:	d807      	bhi.n	8015918 <memmove+0x20>
 8015908:	1e43      	subs	r3, r0, #1
 801590a:	42a1      	cmp	r1, r4
 801590c:	d008      	beq.n	8015920 <memmove+0x28>
 801590e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015912:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015916:	e7f8      	b.n	801590a <memmove+0x12>
 8015918:	4402      	add	r2, r0
 801591a:	4601      	mov	r1, r0
 801591c:	428a      	cmp	r2, r1
 801591e:	d100      	bne.n	8015922 <memmove+0x2a>
 8015920:	bd10      	pop	{r4, pc}
 8015922:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015926:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801592a:	e7f7      	b.n	801591c <memmove+0x24>

0801592c <strncmp>:
 801592c:	b510      	push	{r4, lr}
 801592e:	b16a      	cbz	r2, 801594c <strncmp+0x20>
 8015930:	3901      	subs	r1, #1
 8015932:	1884      	adds	r4, r0, r2
 8015934:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015938:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801593c:	429a      	cmp	r2, r3
 801593e:	d103      	bne.n	8015948 <strncmp+0x1c>
 8015940:	42a0      	cmp	r0, r4
 8015942:	d001      	beq.n	8015948 <strncmp+0x1c>
 8015944:	2a00      	cmp	r2, #0
 8015946:	d1f5      	bne.n	8015934 <strncmp+0x8>
 8015948:	1ad0      	subs	r0, r2, r3
 801594a:	bd10      	pop	{r4, pc}
 801594c:	4610      	mov	r0, r2
 801594e:	e7fc      	b.n	801594a <strncmp+0x1e>

08015950 <_fstat_r>:
 8015950:	b538      	push	{r3, r4, r5, lr}
 8015952:	4d07      	ldr	r5, [pc, #28]	; (8015970 <_fstat_r+0x20>)
 8015954:	2300      	movs	r3, #0
 8015956:	4604      	mov	r4, r0
 8015958:	4608      	mov	r0, r1
 801595a:	4611      	mov	r1, r2
 801595c:	602b      	str	r3, [r5, #0]
 801595e:	f7f4 f896 	bl	8009a8e <_fstat>
 8015962:	1c43      	adds	r3, r0, #1
 8015964:	d102      	bne.n	801596c <_fstat_r+0x1c>
 8015966:	682b      	ldr	r3, [r5, #0]
 8015968:	b103      	cbz	r3, 801596c <_fstat_r+0x1c>
 801596a:	6023      	str	r3, [r4, #0]
 801596c:	bd38      	pop	{r3, r4, r5, pc}
 801596e:	bf00      	nop
 8015970:	20000ce0 	.word	0x20000ce0

08015974 <_isatty_r>:
 8015974:	b538      	push	{r3, r4, r5, lr}
 8015976:	4d06      	ldr	r5, [pc, #24]	; (8015990 <_isatty_r+0x1c>)
 8015978:	2300      	movs	r3, #0
 801597a:	4604      	mov	r4, r0
 801597c:	4608      	mov	r0, r1
 801597e:	602b      	str	r3, [r5, #0]
 8015980:	f7f4 f895 	bl	8009aae <_isatty>
 8015984:	1c43      	adds	r3, r0, #1
 8015986:	d102      	bne.n	801598e <_isatty_r+0x1a>
 8015988:	682b      	ldr	r3, [r5, #0]
 801598a:	b103      	cbz	r3, 801598e <_isatty_r+0x1a>
 801598c:	6023      	str	r3, [r4, #0]
 801598e:	bd38      	pop	{r3, r4, r5, pc}
 8015990:	20000ce0 	.word	0x20000ce0

08015994 <_sbrk_r>:
 8015994:	b538      	push	{r3, r4, r5, lr}
 8015996:	4d06      	ldr	r5, [pc, #24]	; (80159b0 <_sbrk_r+0x1c>)
 8015998:	2300      	movs	r3, #0
 801599a:	4604      	mov	r4, r0
 801599c:	4608      	mov	r0, r1
 801599e:	602b      	str	r3, [r5, #0]
 80159a0:	f7f4 f89e 	bl	8009ae0 <_sbrk>
 80159a4:	1c43      	adds	r3, r0, #1
 80159a6:	d102      	bne.n	80159ae <_sbrk_r+0x1a>
 80159a8:	682b      	ldr	r3, [r5, #0]
 80159aa:	b103      	cbz	r3, 80159ae <_sbrk_r+0x1a>
 80159ac:	6023      	str	r3, [r4, #0]
 80159ae:	bd38      	pop	{r3, r4, r5, pc}
 80159b0:	20000ce0 	.word	0x20000ce0
 80159b4:	00000000 	.word	0x00000000

080159b8 <nan>:
 80159b8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80159c0 <nan+0x8>
 80159bc:	4770      	bx	lr
 80159be:	bf00      	nop
 80159c0:	00000000 	.word	0x00000000
 80159c4:	7ff80000 	.word	0x7ff80000

080159c8 <__assert_func>:
 80159c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80159ca:	4614      	mov	r4, r2
 80159cc:	461a      	mov	r2, r3
 80159ce:	4b09      	ldr	r3, [pc, #36]	; (80159f4 <__assert_func+0x2c>)
 80159d0:	681b      	ldr	r3, [r3, #0]
 80159d2:	4605      	mov	r5, r0
 80159d4:	68d8      	ldr	r0, [r3, #12]
 80159d6:	b14c      	cbz	r4, 80159ec <__assert_func+0x24>
 80159d8:	4b07      	ldr	r3, [pc, #28]	; (80159f8 <__assert_func+0x30>)
 80159da:	9100      	str	r1, [sp, #0]
 80159dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80159e0:	4906      	ldr	r1, [pc, #24]	; (80159fc <__assert_func+0x34>)
 80159e2:	462b      	mov	r3, r5
 80159e4:	f000 fbca 	bl	801617c <fiprintf>
 80159e8:	f000 fbda 	bl	80161a0 <abort>
 80159ec:	4b04      	ldr	r3, [pc, #16]	; (8015a00 <__assert_func+0x38>)
 80159ee:	461c      	mov	r4, r3
 80159f0:	e7f3      	b.n	80159da <__assert_func+0x12>
 80159f2:	bf00      	nop
 80159f4:	20000068 	.word	0x20000068
 80159f8:	08017242 	.word	0x08017242
 80159fc:	0801724f 	.word	0x0801724f
 8015a00:	0801727d 	.word	0x0801727d

08015a04 <_calloc_r>:
 8015a04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015a06:	fba1 2402 	umull	r2, r4, r1, r2
 8015a0a:	b94c      	cbnz	r4, 8015a20 <_calloc_r+0x1c>
 8015a0c:	4611      	mov	r1, r2
 8015a0e:	9201      	str	r2, [sp, #4]
 8015a10:	f7fe f870 	bl	8013af4 <_malloc_r>
 8015a14:	9a01      	ldr	r2, [sp, #4]
 8015a16:	4605      	mov	r5, r0
 8015a18:	b930      	cbnz	r0, 8015a28 <_calloc_r+0x24>
 8015a1a:	4628      	mov	r0, r5
 8015a1c:	b003      	add	sp, #12
 8015a1e:	bd30      	pop	{r4, r5, pc}
 8015a20:	220c      	movs	r2, #12
 8015a22:	6002      	str	r2, [r0, #0]
 8015a24:	2500      	movs	r5, #0
 8015a26:	e7f8      	b.n	8015a1a <_calloc_r+0x16>
 8015a28:	4621      	mov	r1, r4
 8015a2a:	f7fd f8df 	bl	8012bec <memset>
 8015a2e:	e7f4      	b.n	8015a1a <_calloc_r+0x16>

08015a30 <rshift>:
 8015a30:	6903      	ldr	r3, [r0, #16]
 8015a32:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8015a36:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015a3a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8015a3e:	f100 0414 	add.w	r4, r0, #20
 8015a42:	dd45      	ble.n	8015ad0 <rshift+0xa0>
 8015a44:	f011 011f 	ands.w	r1, r1, #31
 8015a48:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8015a4c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8015a50:	d10c      	bne.n	8015a6c <rshift+0x3c>
 8015a52:	f100 0710 	add.w	r7, r0, #16
 8015a56:	4629      	mov	r1, r5
 8015a58:	42b1      	cmp	r1, r6
 8015a5a:	d334      	bcc.n	8015ac6 <rshift+0x96>
 8015a5c:	1a9b      	subs	r3, r3, r2
 8015a5e:	009b      	lsls	r3, r3, #2
 8015a60:	1eea      	subs	r2, r5, #3
 8015a62:	4296      	cmp	r6, r2
 8015a64:	bf38      	it	cc
 8015a66:	2300      	movcc	r3, #0
 8015a68:	4423      	add	r3, r4
 8015a6a:	e015      	b.n	8015a98 <rshift+0x68>
 8015a6c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8015a70:	f1c1 0820 	rsb	r8, r1, #32
 8015a74:	40cf      	lsrs	r7, r1
 8015a76:	f105 0e04 	add.w	lr, r5, #4
 8015a7a:	46a1      	mov	r9, r4
 8015a7c:	4576      	cmp	r6, lr
 8015a7e:	46f4      	mov	ip, lr
 8015a80:	d815      	bhi.n	8015aae <rshift+0x7e>
 8015a82:	1a9a      	subs	r2, r3, r2
 8015a84:	0092      	lsls	r2, r2, #2
 8015a86:	3a04      	subs	r2, #4
 8015a88:	3501      	adds	r5, #1
 8015a8a:	42ae      	cmp	r6, r5
 8015a8c:	bf38      	it	cc
 8015a8e:	2200      	movcc	r2, #0
 8015a90:	18a3      	adds	r3, r4, r2
 8015a92:	50a7      	str	r7, [r4, r2]
 8015a94:	b107      	cbz	r7, 8015a98 <rshift+0x68>
 8015a96:	3304      	adds	r3, #4
 8015a98:	1b1a      	subs	r2, r3, r4
 8015a9a:	42a3      	cmp	r3, r4
 8015a9c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015aa0:	bf08      	it	eq
 8015aa2:	2300      	moveq	r3, #0
 8015aa4:	6102      	str	r2, [r0, #16]
 8015aa6:	bf08      	it	eq
 8015aa8:	6143      	streq	r3, [r0, #20]
 8015aaa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015aae:	f8dc c000 	ldr.w	ip, [ip]
 8015ab2:	fa0c fc08 	lsl.w	ip, ip, r8
 8015ab6:	ea4c 0707 	orr.w	r7, ip, r7
 8015aba:	f849 7b04 	str.w	r7, [r9], #4
 8015abe:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015ac2:	40cf      	lsrs	r7, r1
 8015ac4:	e7da      	b.n	8015a7c <rshift+0x4c>
 8015ac6:	f851 cb04 	ldr.w	ip, [r1], #4
 8015aca:	f847 cf04 	str.w	ip, [r7, #4]!
 8015ace:	e7c3      	b.n	8015a58 <rshift+0x28>
 8015ad0:	4623      	mov	r3, r4
 8015ad2:	e7e1      	b.n	8015a98 <rshift+0x68>

08015ad4 <__hexdig_fun>:
 8015ad4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8015ad8:	2b09      	cmp	r3, #9
 8015ada:	d802      	bhi.n	8015ae2 <__hexdig_fun+0xe>
 8015adc:	3820      	subs	r0, #32
 8015ade:	b2c0      	uxtb	r0, r0
 8015ae0:	4770      	bx	lr
 8015ae2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8015ae6:	2b05      	cmp	r3, #5
 8015ae8:	d801      	bhi.n	8015aee <__hexdig_fun+0x1a>
 8015aea:	3847      	subs	r0, #71	; 0x47
 8015aec:	e7f7      	b.n	8015ade <__hexdig_fun+0xa>
 8015aee:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8015af2:	2b05      	cmp	r3, #5
 8015af4:	d801      	bhi.n	8015afa <__hexdig_fun+0x26>
 8015af6:	3827      	subs	r0, #39	; 0x27
 8015af8:	e7f1      	b.n	8015ade <__hexdig_fun+0xa>
 8015afa:	2000      	movs	r0, #0
 8015afc:	4770      	bx	lr
	...

08015b00 <__gethex>:
 8015b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b04:	4617      	mov	r7, r2
 8015b06:	680a      	ldr	r2, [r1, #0]
 8015b08:	b085      	sub	sp, #20
 8015b0a:	f102 0b02 	add.w	fp, r2, #2
 8015b0e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8015b12:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8015b16:	4681      	mov	r9, r0
 8015b18:	468a      	mov	sl, r1
 8015b1a:	9302      	str	r3, [sp, #8]
 8015b1c:	32fe      	adds	r2, #254	; 0xfe
 8015b1e:	eb02 030b 	add.w	r3, r2, fp
 8015b22:	46d8      	mov	r8, fp
 8015b24:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8015b28:	9301      	str	r3, [sp, #4]
 8015b2a:	2830      	cmp	r0, #48	; 0x30
 8015b2c:	d0f7      	beq.n	8015b1e <__gethex+0x1e>
 8015b2e:	f7ff ffd1 	bl	8015ad4 <__hexdig_fun>
 8015b32:	4604      	mov	r4, r0
 8015b34:	2800      	cmp	r0, #0
 8015b36:	d138      	bne.n	8015baa <__gethex+0xaa>
 8015b38:	49a7      	ldr	r1, [pc, #668]	; (8015dd8 <__gethex+0x2d8>)
 8015b3a:	2201      	movs	r2, #1
 8015b3c:	4640      	mov	r0, r8
 8015b3e:	f7ff fef5 	bl	801592c <strncmp>
 8015b42:	4606      	mov	r6, r0
 8015b44:	2800      	cmp	r0, #0
 8015b46:	d169      	bne.n	8015c1c <__gethex+0x11c>
 8015b48:	f898 0001 	ldrb.w	r0, [r8, #1]
 8015b4c:	465d      	mov	r5, fp
 8015b4e:	f7ff ffc1 	bl	8015ad4 <__hexdig_fun>
 8015b52:	2800      	cmp	r0, #0
 8015b54:	d064      	beq.n	8015c20 <__gethex+0x120>
 8015b56:	465a      	mov	r2, fp
 8015b58:	7810      	ldrb	r0, [r2, #0]
 8015b5a:	2830      	cmp	r0, #48	; 0x30
 8015b5c:	4690      	mov	r8, r2
 8015b5e:	f102 0201 	add.w	r2, r2, #1
 8015b62:	d0f9      	beq.n	8015b58 <__gethex+0x58>
 8015b64:	f7ff ffb6 	bl	8015ad4 <__hexdig_fun>
 8015b68:	2301      	movs	r3, #1
 8015b6a:	fab0 f480 	clz	r4, r0
 8015b6e:	0964      	lsrs	r4, r4, #5
 8015b70:	465e      	mov	r6, fp
 8015b72:	9301      	str	r3, [sp, #4]
 8015b74:	4642      	mov	r2, r8
 8015b76:	4615      	mov	r5, r2
 8015b78:	3201      	adds	r2, #1
 8015b7a:	7828      	ldrb	r0, [r5, #0]
 8015b7c:	f7ff ffaa 	bl	8015ad4 <__hexdig_fun>
 8015b80:	2800      	cmp	r0, #0
 8015b82:	d1f8      	bne.n	8015b76 <__gethex+0x76>
 8015b84:	4994      	ldr	r1, [pc, #592]	; (8015dd8 <__gethex+0x2d8>)
 8015b86:	2201      	movs	r2, #1
 8015b88:	4628      	mov	r0, r5
 8015b8a:	f7ff fecf 	bl	801592c <strncmp>
 8015b8e:	b978      	cbnz	r0, 8015bb0 <__gethex+0xb0>
 8015b90:	b946      	cbnz	r6, 8015ba4 <__gethex+0xa4>
 8015b92:	1c6e      	adds	r6, r5, #1
 8015b94:	4632      	mov	r2, r6
 8015b96:	4615      	mov	r5, r2
 8015b98:	3201      	adds	r2, #1
 8015b9a:	7828      	ldrb	r0, [r5, #0]
 8015b9c:	f7ff ff9a 	bl	8015ad4 <__hexdig_fun>
 8015ba0:	2800      	cmp	r0, #0
 8015ba2:	d1f8      	bne.n	8015b96 <__gethex+0x96>
 8015ba4:	1b73      	subs	r3, r6, r5
 8015ba6:	009e      	lsls	r6, r3, #2
 8015ba8:	e004      	b.n	8015bb4 <__gethex+0xb4>
 8015baa:	2400      	movs	r4, #0
 8015bac:	4626      	mov	r6, r4
 8015bae:	e7e1      	b.n	8015b74 <__gethex+0x74>
 8015bb0:	2e00      	cmp	r6, #0
 8015bb2:	d1f7      	bne.n	8015ba4 <__gethex+0xa4>
 8015bb4:	782b      	ldrb	r3, [r5, #0]
 8015bb6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8015bba:	2b50      	cmp	r3, #80	; 0x50
 8015bbc:	d13d      	bne.n	8015c3a <__gethex+0x13a>
 8015bbe:	786b      	ldrb	r3, [r5, #1]
 8015bc0:	2b2b      	cmp	r3, #43	; 0x2b
 8015bc2:	d02f      	beq.n	8015c24 <__gethex+0x124>
 8015bc4:	2b2d      	cmp	r3, #45	; 0x2d
 8015bc6:	d031      	beq.n	8015c2c <__gethex+0x12c>
 8015bc8:	1c69      	adds	r1, r5, #1
 8015bca:	f04f 0b00 	mov.w	fp, #0
 8015bce:	7808      	ldrb	r0, [r1, #0]
 8015bd0:	f7ff ff80 	bl	8015ad4 <__hexdig_fun>
 8015bd4:	1e42      	subs	r2, r0, #1
 8015bd6:	b2d2      	uxtb	r2, r2
 8015bd8:	2a18      	cmp	r2, #24
 8015bda:	d82e      	bhi.n	8015c3a <__gethex+0x13a>
 8015bdc:	f1a0 0210 	sub.w	r2, r0, #16
 8015be0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015be4:	f7ff ff76 	bl	8015ad4 <__hexdig_fun>
 8015be8:	f100 3cff 	add.w	ip, r0, #4294967295
 8015bec:	fa5f fc8c 	uxtb.w	ip, ip
 8015bf0:	f1bc 0f18 	cmp.w	ip, #24
 8015bf4:	d91d      	bls.n	8015c32 <__gethex+0x132>
 8015bf6:	f1bb 0f00 	cmp.w	fp, #0
 8015bfa:	d000      	beq.n	8015bfe <__gethex+0xfe>
 8015bfc:	4252      	negs	r2, r2
 8015bfe:	4416      	add	r6, r2
 8015c00:	f8ca 1000 	str.w	r1, [sl]
 8015c04:	b1dc      	cbz	r4, 8015c3e <__gethex+0x13e>
 8015c06:	9b01      	ldr	r3, [sp, #4]
 8015c08:	2b00      	cmp	r3, #0
 8015c0a:	bf14      	ite	ne
 8015c0c:	f04f 0800 	movne.w	r8, #0
 8015c10:	f04f 0806 	moveq.w	r8, #6
 8015c14:	4640      	mov	r0, r8
 8015c16:	b005      	add	sp, #20
 8015c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015c1c:	4645      	mov	r5, r8
 8015c1e:	4626      	mov	r6, r4
 8015c20:	2401      	movs	r4, #1
 8015c22:	e7c7      	b.n	8015bb4 <__gethex+0xb4>
 8015c24:	f04f 0b00 	mov.w	fp, #0
 8015c28:	1ca9      	adds	r1, r5, #2
 8015c2a:	e7d0      	b.n	8015bce <__gethex+0xce>
 8015c2c:	f04f 0b01 	mov.w	fp, #1
 8015c30:	e7fa      	b.n	8015c28 <__gethex+0x128>
 8015c32:	230a      	movs	r3, #10
 8015c34:	fb03 0002 	mla	r0, r3, r2, r0
 8015c38:	e7d0      	b.n	8015bdc <__gethex+0xdc>
 8015c3a:	4629      	mov	r1, r5
 8015c3c:	e7e0      	b.n	8015c00 <__gethex+0x100>
 8015c3e:	eba5 0308 	sub.w	r3, r5, r8
 8015c42:	3b01      	subs	r3, #1
 8015c44:	4621      	mov	r1, r4
 8015c46:	2b07      	cmp	r3, #7
 8015c48:	dc0a      	bgt.n	8015c60 <__gethex+0x160>
 8015c4a:	4648      	mov	r0, r9
 8015c4c:	f7fd ffde 	bl	8013c0c <_Balloc>
 8015c50:	4604      	mov	r4, r0
 8015c52:	b940      	cbnz	r0, 8015c66 <__gethex+0x166>
 8015c54:	4b61      	ldr	r3, [pc, #388]	; (8015ddc <__gethex+0x2dc>)
 8015c56:	4602      	mov	r2, r0
 8015c58:	21e4      	movs	r1, #228	; 0xe4
 8015c5a:	4861      	ldr	r0, [pc, #388]	; (8015de0 <__gethex+0x2e0>)
 8015c5c:	f7ff feb4 	bl	80159c8 <__assert_func>
 8015c60:	3101      	adds	r1, #1
 8015c62:	105b      	asrs	r3, r3, #1
 8015c64:	e7ef      	b.n	8015c46 <__gethex+0x146>
 8015c66:	f100 0a14 	add.w	sl, r0, #20
 8015c6a:	2300      	movs	r3, #0
 8015c6c:	495a      	ldr	r1, [pc, #360]	; (8015dd8 <__gethex+0x2d8>)
 8015c6e:	f8cd a004 	str.w	sl, [sp, #4]
 8015c72:	469b      	mov	fp, r3
 8015c74:	45a8      	cmp	r8, r5
 8015c76:	d342      	bcc.n	8015cfe <__gethex+0x1fe>
 8015c78:	9801      	ldr	r0, [sp, #4]
 8015c7a:	f840 bb04 	str.w	fp, [r0], #4
 8015c7e:	eba0 000a 	sub.w	r0, r0, sl
 8015c82:	1080      	asrs	r0, r0, #2
 8015c84:	6120      	str	r0, [r4, #16]
 8015c86:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8015c8a:	4658      	mov	r0, fp
 8015c8c:	f7fe f8b0 	bl	8013df0 <__hi0bits>
 8015c90:	683d      	ldr	r5, [r7, #0]
 8015c92:	eba8 0000 	sub.w	r0, r8, r0
 8015c96:	42a8      	cmp	r0, r5
 8015c98:	dd59      	ble.n	8015d4e <__gethex+0x24e>
 8015c9a:	eba0 0805 	sub.w	r8, r0, r5
 8015c9e:	4641      	mov	r1, r8
 8015ca0:	4620      	mov	r0, r4
 8015ca2:	f7fe fc3f 	bl	8014524 <__any_on>
 8015ca6:	4683      	mov	fp, r0
 8015ca8:	b1b8      	cbz	r0, 8015cda <__gethex+0x1da>
 8015caa:	f108 33ff 	add.w	r3, r8, #4294967295
 8015cae:	1159      	asrs	r1, r3, #5
 8015cb0:	f003 021f 	and.w	r2, r3, #31
 8015cb4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8015cb8:	f04f 0b01 	mov.w	fp, #1
 8015cbc:	fa0b f202 	lsl.w	r2, fp, r2
 8015cc0:	420a      	tst	r2, r1
 8015cc2:	d00a      	beq.n	8015cda <__gethex+0x1da>
 8015cc4:	455b      	cmp	r3, fp
 8015cc6:	dd06      	ble.n	8015cd6 <__gethex+0x1d6>
 8015cc8:	f1a8 0102 	sub.w	r1, r8, #2
 8015ccc:	4620      	mov	r0, r4
 8015cce:	f7fe fc29 	bl	8014524 <__any_on>
 8015cd2:	2800      	cmp	r0, #0
 8015cd4:	d138      	bne.n	8015d48 <__gethex+0x248>
 8015cd6:	f04f 0b02 	mov.w	fp, #2
 8015cda:	4641      	mov	r1, r8
 8015cdc:	4620      	mov	r0, r4
 8015cde:	f7ff fea7 	bl	8015a30 <rshift>
 8015ce2:	4446      	add	r6, r8
 8015ce4:	68bb      	ldr	r3, [r7, #8]
 8015ce6:	42b3      	cmp	r3, r6
 8015ce8:	da41      	bge.n	8015d6e <__gethex+0x26e>
 8015cea:	4621      	mov	r1, r4
 8015cec:	4648      	mov	r0, r9
 8015cee:	f7fd ffcd 	bl	8013c8c <_Bfree>
 8015cf2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8015cf4:	2300      	movs	r3, #0
 8015cf6:	6013      	str	r3, [r2, #0]
 8015cf8:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8015cfc:	e78a      	b.n	8015c14 <__gethex+0x114>
 8015cfe:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8015d02:	2a2e      	cmp	r2, #46	; 0x2e
 8015d04:	d014      	beq.n	8015d30 <__gethex+0x230>
 8015d06:	2b20      	cmp	r3, #32
 8015d08:	d106      	bne.n	8015d18 <__gethex+0x218>
 8015d0a:	9b01      	ldr	r3, [sp, #4]
 8015d0c:	f843 bb04 	str.w	fp, [r3], #4
 8015d10:	f04f 0b00 	mov.w	fp, #0
 8015d14:	9301      	str	r3, [sp, #4]
 8015d16:	465b      	mov	r3, fp
 8015d18:	7828      	ldrb	r0, [r5, #0]
 8015d1a:	9303      	str	r3, [sp, #12]
 8015d1c:	f7ff feda 	bl	8015ad4 <__hexdig_fun>
 8015d20:	9b03      	ldr	r3, [sp, #12]
 8015d22:	f000 000f 	and.w	r0, r0, #15
 8015d26:	4098      	lsls	r0, r3
 8015d28:	ea4b 0b00 	orr.w	fp, fp, r0
 8015d2c:	3304      	adds	r3, #4
 8015d2e:	e7a1      	b.n	8015c74 <__gethex+0x174>
 8015d30:	45a8      	cmp	r8, r5
 8015d32:	d8e8      	bhi.n	8015d06 <__gethex+0x206>
 8015d34:	2201      	movs	r2, #1
 8015d36:	4628      	mov	r0, r5
 8015d38:	9303      	str	r3, [sp, #12]
 8015d3a:	f7ff fdf7 	bl	801592c <strncmp>
 8015d3e:	4926      	ldr	r1, [pc, #152]	; (8015dd8 <__gethex+0x2d8>)
 8015d40:	9b03      	ldr	r3, [sp, #12]
 8015d42:	2800      	cmp	r0, #0
 8015d44:	d1df      	bne.n	8015d06 <__gethex+0x206>
 8015d46:	e795      	b.n	8015c74 <__gethex+0x174>
 8015d48:	f04f 0b03 	mov.w	fp, #3
 8015d4c:	e7c5      	b.n	8015cda <__gethex+0x1da>
 8015d4e:	da0b      	bge.n	8015d68 <__gethex+0x268>
 8015d50:	eba5 0800 	sub.w	r8, r5, r0
 8015d54:	4621      	mov	r1, r4
 8015d56:	4642      	mov	r2, r8
 8015d58:	4648      	mov	r0, r9
 8015d5a:	f7fe f9b1 	bl	80140c0 <__lshift>
 8015d5e:	eba6 0608 	sub.w	r6, r6, r8
 8015d62:	4604      	mov	r4, r0
 8015d64:	f100 0a14 	add.w	sl, r0, #20
 8015d68:	f04f 0b00 	mov.w	fp, #0
 8015d6c:	e7ba      	b.n	8015ce4 <__gethex+0x1e4>
 8015d6e:	687b      	ldr	r3, [r7, #4]
 8015d70:	42b3      	cmp	r3, r6
 8015d72:	dd73      	ble.n	8015e5c <__gethex+0x35c>
 8015d74:	1b9e      	subs	r6, r3, r6
 8015d76:	42b5      	cmp	r5, r6
 8015d78:	dc34      	bgt.n	8015de4 <__gethex+0x2e4>
 8015d7a:	68fb      	ldr	r3, [r7, #12]
 8015d7c:	2b02      	cmp	r3, #2
 8015d7e:	d023      	beq.n	8015dc8 <__gethex+0x2c8>
 8015d80:	2b03      	cmp	r3, #3
 8015d82:	d025      	beq.n	8015dd0 <__gethex+0x2d0>
 8015d84:	2b01      	cmp	r3, #1
 8015d86:	d115      	bne.n	8015db4 <__gethex+0x2b4>
 8015d88:	42b5      	cmp	r5, r6
 8015d8a:	d113      	bne.n	8015db4 <__gethex+0x2b4>
 8015d8c:	2d01      	cmp	r5, #1
 8015d8e:	d10b      	bne.n	8015da8 <__gethex+0x2a8>
 8015d90:	9a02      	ldr	r2, [sp, #8]
 8015d92:	687b      	ldr	r3, [r7, #4]
 8015d94:	6013      	str	r3, [r2, #0]
 8015d96:	2301      	movs	r3, #1
 8015d98:	6123      	str	r3, [r4, #16]
 8015d9a:	f8ca 3000 	str.w	r3, [sl]
 8015d9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015da0:	f04f 0862 	mov.w	r8, #98	; 0x62
 8015da4:	601c      	str	r4, [r3, #0]
 8015da6:	e735      	b.n	8015c14 <__gethex+0x114>
 8015da8:	1e69      	subs	r1, r5, #1
 8015daa:	4620      	mov	r0, r4
 8015dac:	f7fe fbba 	bl	8014524 <__any_on>
 8015db0:	2800      	cmp	r0, #0
 8015db2:	d1ed      	bne.n	8015d90 <__gethex+0x290>
 8015db4:	4621      	mov	r1, r4
 8015db6:	4648      	mov	r0, r9
 8015db8:	f7fd ff68 	bl	8013c8c <_Bfree>
 8015dbc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8015dbe:	2300      	movs	r3, #0
 8015dc0:	6013      	str	r3, [r2, #0]
 8015dc2:	f04f 0850 	mov.w	r8, #80	; 0x50
 8015dc6:	e725      	b.n	8015c14 <__gethex+0x114>
 8015dc8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015dca:	2b00      	cmp	r3, #0
 8015dcc:	d1f2      	bne.n	8015db4 <__gethex+0x2b4>
 8015dce:	e7df      	b.n	8015d90 <__gethex+0x290>
 8015dd0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015dd2:	2b00      	cmp	r3, #0
 8015dd4:	d1dc      	bne.n	8015d90 <__gethex+0x290>
 8015dd6:	e7ed      	b.n	8015db4 <__gethex+0x2b4>
 8015dd8:	080170d4 	.word	0x080170d4
 8015ddc:	08016f6d 	.word	0x08016f6d
 8015de0:	0801727e 	.word	0x0801727e
 8015de4:	f106 38ff 	add.w	r8, r6, #4294967295
 8015de8:	f1bb 0f00 	cmp.w	fp, #0
 8015dec:	d133      	bne.n	8015e56 <__gethex+0x356>
 8015dee:	f1b8 0f00 	cmp.w	r8, #0
 8015df2:	d004      	beq.n	8015dfe <__gethex+0x2fe>
 8015df4:	4641      	mov	r1, r8
 8015df6:	4620      	mov	r0, r4
 8015df8:	f7fe fb94 	bl	8014524 <__any_on>
 8015dfc:	4683      	mov	fp, r0
 8015dfe:	ea4f 1268 	mov.w	r2, r8, asr #5
 8015e02:	2301      	movs	r3, #1
 8015e04:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8015e08:	f008 081f 	and.w	r8, r8, #31
 8015e0c:	fa03 f308 	lsl.w	r3, r3, r8
 8015e10:	4213      	tst	r3, r2
 8015e12:	4631      	mov	r1, r6
 8015e14:	4620      	mov	r0, r4
 8015e16:	bf18      	it	ne
 8015e18:	f04b 0b02 	orrne.w	fp, fp, #2
 8015e1c:	1bad      	subs	r5, r5, r6
 8015e1e:	f7ff fe07 	bl	8015a30 <rshift>
 8015e22:	687e      	ldr	r6, [r7, #4]
 8015e24:	f04f 0802 	mov.w	r8, #2
 8015e28:	f1bb 0f00 	cmp.w	fp, #0
 8015e2c:	d04a      	beq.n	8015ec4 <__gethex+0x3c4>
 8015e2e:	68fb      	ldr	r3, [r7, #12]
 8015e30:	2b02      	cmp	r3, #2
 8015e32:	d016      	beq.n	8015e62 <__gethex+0x362>
 8015e34:	2b03      	cmp	r3, #3
 8015e36:	d018      	beq.n	8015e6a <__gethex+0x36a>
 8015e38:	2b01      	cmp	r3, #1
 8015e3a:	d109      	bne.n	8015e50 <__gethex+0x350>
 8015e3c:	f01b 0f02 	tst.w	fp, #2
 8015e40:	d006      	beq.n	8015e50 <__gethex+0x350>
 8015e42:	f8da 3000 	ldr.w	r3, [sl]
 8015e46:	ea4b 0b03 	orr.w	fp, fp, r3
 8015e4a:	f01b 0f01 	tst.w	fp, #1
 8015e4e:	d10f      	bne.n	8015e70 <__gethex+0x370>
 8015e50:	f048 0810 	orr.w	r8, r8, #16
 8015e54:	e036      	b.n	8015ec4 <__gethex+0x3c4>
 8015e56:	f04f 0b01 	mov.w	fp, #1
 8015e5a:	e7d0      	b.n	8015dfe <__gethex+0x2fe>
 8015e5c:	f04f 0801 	mov.w	r8, #1
 8015e60:	e7e2      	b.n	8015e28 <__gethex+0x328>
 8015e62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015e64:	f1c3 0301 	rsb	r3, r3, #1
 8015e68:	930f      	str	r3, [sp, #60]	; 0x3c
 8015e6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015e6c:	2b00      	cmp	r3, #0
 8015e6e:	d0ef      	beq.n	8015e50 <__gethex+0x350>
 8015e70:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8015e74:	f104 0214 	add.w	r2, r4, #20
 8015e78:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8015e7c:	9301      	str	r3, [sp, #4]
 8015e7e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8015e82:	2300      	movs	r3, #0
 8015e84:	4694      	mov	ip, r2
 8015e86:	f852 1b04 	ldr.w	r1, [r2], #4
 8015e8a:	f1b1 3fff 	cmp.w	r1, #4294967295
 8015e8e:	d01e      	beq.n	8015ece <__gethex+0x3ce>
 8015e90:	3101      	adds	r1, #1
 8015e92:	f8cc 1000 	str.w	r1, [ip]
 8015e96:	f1b8 0f02 	cmp.w	r8, #2
 8015e9a:	f104 0214 	add.w	r2, r4, #20
 8015e9e:	d13d      	bne.n	8015f1c <__gethex+0x41c>
 8015ea0:	683b      	ldr	r3, [r7, #0]
 8015ea2:	3b01      	subs	r3, #1
 8015ea4:	42ab      	cmp	r3, r5
 8015ea6:	d10b      	bne.n	8015ec0 <__gethex+0x3c0>
 8015ea8:	1169      	asrs	r1, r5, #5
 8015eaa:	2301      	movs	r3, #1
 8015eac:	f005 051f 	and.w	r5, r5, #31
 8015eb0:	fa03 f505 	lsl.w	r5, r3, r5
 8015eb4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015eb8:	421d      	tst	r5, r3
 8015eba:	bf18      	it	ne
 8015ebc:	f04f 0801 	movne.w	r8, #1
 8015ec0:	f048 0820 	orr.w	r8, r8, #32
 8015ec4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015ec6:	601c      	str	r4, [r3, #0]
 8015ec8:	9b02      	ldr	r3, [sp, #8]
 8015eca:	601e      	str	r6, [r3, #0]
 8015ecc:	e6a2      	b.n	8015c14 <__gethex+0x114>
 8015ece:	4290      	cmp	r0, r2
 8015ed0:	f842 3c04 	str.w	r3, [r2, #-4]
 8015ed4:	d8d6      	bhi.n	8015e84 <__gethex+0x384>
 8015ed6:	68a2      	ldr	r2, [r4, #8]
 8015ed8:	4593      	cmp	fp, r2
 8015eda:	db17      	blt.n	8015f0c <__gethex+0x40c>
 8015edc:	6861      	ldr	r1, [r4, #4]
 8015ede:	4648      	mov	r0, r9
 8015ee0:	3101      	adds	r1, #1
 8015ee2:	f7fd fe93 	bl	8013c0c <_Balloc>
 8015ee6:	4682      	mov	sl, r0
 8015ee8:	b918      	cbnz	r0, 8015ef2 <__gethex+0x3f2>
 8015eea:	4b1b      	ldr	r3, [pc, #108]	; (8015f58 <__gethex+0x458>)
 8015eec:	4602      	mov	r2, r0
 8015eee:	2184      	movs	r1, #132	; 0x84
 8015ef0:	e6b3      	b.n	8015c5a <__gethex+0x15a>
 8015ef2:	6922      	ldr	r2, [r4, #16]
 8015ef4:	3202      	adds	r2, #2
 8015ef6:	f104 010c 	add.w	r1, r4, #12
 8015efa:	0092      	lsls	r2, r2, #2
 8015efc:	300c      	adds	r0, #12
 8015efe:	f7fc fef4 	bl	8012cea <memcpy>
 8015f02:	4621      	mov	r1, r4
 8015f04:	4648      	mov	r0, r9
 8015f06:	f7fd fec1 	bl	8013c8c <_Bfree>
 8015f0a:	4654      	mov	r4, sl
 8015f0c:	6922      	ldr	r2, [r4, #16]
 8015f0e:	1c51      	adds	r1, r2, #1
 8015f10:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8015f14:	6121      	str	r1, [r4, #16]
 8015f16:	2101      	movs	r1, #1
 8015f18:	6151      	str	r1, [r2, #20]
 8015f1a:	e7bc      	b.n	8015e96 <__gethex+0x396>
 8015f1c:	6921      	ldr	r1, [r4, #16]
 8015f1e:	4559      	cmp	r1, fp
 8015f20:	dd0b      	ble.n	8015f3a <__gethex+0x43a>
 8015f22:	2101      	movs	r1, #1
 8015f24:	4620      	mov	r0, r4
 8015f26:	f7ff fd83 	bl	8015a30 <rshift>
 8015f2a:	68bb      	ldr	r3, [r7, #8]
 8015f2c:	3601      	adds	r6, #1
 8015f2e:	42b3      	cmp	r3, r6
 8015f30:	f6ff aedb 	blt.w	8015cea <__gethex+0x1ea>
 8015f34:	f04f 0801 	mov.w	r8, #1
 8015f38:	e7c2      	b.n	8015ec0 <__gethex+0x3c0>
 8015f3a:	f015 051f 	ands.w	r5, r5, #31
 8015f3e:	d0f9      	beq.n	8015f34 <__gethex+0x434>
 8015f40:	9b01      	ldr	r3, [sp, #4]
 8015f42:	441a      	add	r2, r3
 8015f44:	f1c5 0520 	rsb	r5, r5, #32
 8015f48:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8015f4c:	f7fd ff50 	bl	8013df0 <__hi0bits>
 8015f50:	42a8      	cmp	r0, r5
 8015f52:	dbe6      	blt.n	8015f22 <__gethex+0x422>
 8015f54:	e7ee      	b.n	8015f34 <__gethex+0x434>
 8015f56:	bf00      	nop
 8015f58:	08016f6d 	.word	0x08016f6d

08015f5c <L_shift>:
 8015f5c:	f1c2 0208 	rsb	r2, r2, #8
 8015f60:	0092      	lsls	r2, r2, #2
 8015f62:	b570      	push	{r4, r5, r6, lr}
 8015f64:	f1c2 0620 	rsb	r6, r2, #32
 8015f68:	6843      	ldr	r3, [r0, #4]
 8015f6a:	6804      	ldr	r4, [r0, #0]
 8015f6c:	fa03 f506 	lsl.w	r5, r3, r6
 8015f70:	432c      	orrs	r4, r5
 8015f72:	40d3      	lsrs	r3, r2
 8015f74:	6004      	str	r4, [r0, #0]
 8015f76:	f840 3f04 	str.w	r3, [r0, #4]!
 8015f7a:	4288      	cmp	r0, r1
 8015f7c:	d3f4      	bcc.n	8015f68 <L_shift+0xc>
 8015f7e:	bd70      	pop	{r4, r5, r6, pc}

08015f80 <__match>:
 8015f80:	b530      	push	{r4, r5, lr}
 8015f82:	6803      	ldr	r3, [r0, #0]
 8015f84:	3301      	adds	r3, #1
 8015f86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015f8a:	b914      	cbnz	r4, 8015f92 <__match+0x12>
 8015f8c:	6003      	str	r3, [r0, #0]
 8015f8e:	2001      	movs	r0, #1
 8015f90:	bd30      	pop	{r4, r5, pc}
 8015f92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015f96:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8015f9a:	2d19      	cmp	r5, #25
 8015f9c:	bf98      	it	ls
 8015f9e:	3220      	addls	r2, #32
 8015fa0:	42a2      	cmp	r2, r4
 8015fa2:	d0f0      	beq.n	8015f86 <__match+0x6>
 8015fa4:	2000      	movs	r0, #0
 8015fa6:	e7f3      	b.n	8015f90 <__match+0x10>

08015fa8 <__hexnan>:
 8015fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015fac:	680b      	ldr	r3, [r1, #0]
 8015fae:	6801      	ldr	r1, [r0, #0]
 8015fb0:	115e      	asrs	r6, r3, #5
 8015fb2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8015fb6:	f013 031f 	ands.w	r3, r3, #31
 8015fba:	b087      	sub	sp, #28
 8015fbc:	bf18      	it	ne
 8015fbe:	3604      	addne	r6, #4
 8015fc0:	2500      	movs	r5, #0
 8015fc2:	1f37      	subs	r7, r6, #4
 8015fc4:	4682      	mov	sl, r0
 8015fc6:	4690      	mov	r8, r2
 8015fc8:	9301      	str	r3, [sp, #4]
 8015fca:	f846 5c04 	str.w	r5, [r6, #-4]
 8015fce:	46b9      	mov	r9, r7
 8015fd0:	463c      	mov	r4, r7
 8015fd2:	9502      	str	r5, [sp, #8]
 8015fd4:	46ab      	mov	fp, r5
 8015fd6:	784a      	ldrb	r2, [r1, #1]
 8015fd8:	1c4b      	adds	r3, r1, #1
 8015fda:	9303      	str	r3, [sp, #12]
 8015fdc:	b342      	cbz	r2, 8016030 <__hexnan+0x88>
 8015fde:	4610      	mov	r0, r2
 8015fe0:	9105      	str	r1, [sp, #20]
 8015fe2:	9204      	str	r2, [sp, #16]
 8015fe4:	f7ff fd76 	bl	8015ad4 <__hexdig_fun>
 8015fe8:	2800      	cmp	r0, #0
 8015fea:	d14f      	bne.n	801608c <__hexnan+0xe4>
 8015fec:	9a04      	ldr	r2, [sp, #16]
 8015fee:	9905      	ldr	r1, [sp, #20]
 8015ff0:	2a20      	cmp	r2, #32
 8015ff2:	d818      	bhi.n	8016026 <__hexnan+0x7e>
 8015ff4:	9b02      	ldr	r3, [sp, #8]
 8015ff6:	459b      	cmp	fp, r3
 8015ff8:	dd13      	ble.n	8016022 <__hexnan+0x7a>
 8015ffa:	454c      	cmp	r4, r9
 8015ffc:	d206      	bcs.n	801600c <__hexnan+0x64>
 8015ffe:	2d07      	cmp	r5, #7
 8016000:	dc04      	bgt.n	801600c <__hexnan+0x64>
 8016002:	462a      	mov	r2, r5
 8016004:	4649      	mov	r1, r9
 8016006:	4620      	mov	r0, r4
 8016008:	f7ff ffa8 	bl	8015f5c <L_shift>
 801600c:	4544      	cmp	r4, r8
 801600e:	d950      	bls.n	80160b2 <__hexnan+0x10a>
 8016010:	2300      	movs	r3, #0
 8016012:	f1a4 0904 	sub.w	r9, r4, #4
 8016016:	f844 3c04 	str.w	r3, [r4, #-4]
 801601a:	f8cd b008 	str.w	fp, [sp, #8]
 801601e:	464c      	mov	r4, r9
 8016020:	461d      	mov	r5, r3
 8016022:	9903      	ldr	r1, [sp, #12]
 8016024:	e7d7      	b.n	8015fd6 <__hexnan+0x2e>
 8016026:	2a29      	cmp	r2, #41	; 0x29
 8016028:	d155      	bne.n	80160d6 <__hexnan+0x12e>
 801602a:	3102      	adds	r1, #2
 801602c:	f8ca 1000 	str.w	r1, [sl]
 8016030:	f1bb 0f00 	cmp.w	fp, #0
 8016034:	d04f      	beq.n	80160d6 <__hexnan+0x12e>
 8016036:	454c      	cmp	r4, r9
 8016038:	d206      	bcs.n	8016048 <__hexnan+0xa0>
 801603a:	2d07      	cmp	r5, #7
 801603c:	dc04      	bgt.n	8016048 <__hexnan+0xa0>
 801603e:	462a      	mov	r2, r5
 8016040:	4649      	mov	r1, r9
 8016042:	4620      	mov	r0, r4
 8016044:	f7ff ff8a 	bl	8015f5c <L_shift>
 8016048:	4544      	cmp	r4, r8
 801604a:	d934      	bls.n	80160b6 <__hexnan+0x10e>
 801604c:	f1a8 0204 	sub.w	r2, r8, #4
 8016050:	4623      	mov	r3, r4
 8016052:	f853 1b04 	ldr.w	r1, [r3], #4
 8016056:	f842 1f04 	str.w	r1, [r2, #4]!
 801605a:	429f      	cmp	r7, r3
 801605c:	d2f9      	bcs.n	8016052 <__hexnan+0xaa>
 801605e:	1b3b      	subs	r3, r7, r4
 8016060:	f023 0303 	bic.w	r3, r3, #3
 8016064:	3304      	adds	r3, #4
 8016066:	3e03      	subs	r6, #3
 8016068:	3401      	adds	r4, #1
 801606a:	42a6      	cmp	r6, r4
 801606c:	bf38      	it	cc
 801606e:	2304      	movcc	r3, #4
 8016070:	4443      	add	r3, r8
 8016072:	2200      	movs	r2, #0
 8016074:	f843 2b04 	str.w	r2, [r3], #4
 8016078:	429f      	cmp	r7, r3
 801607a:	d2fb      	bcs.n	8016074 <__hexnan+0xcc>
 801607c:	683b      	ldr	r3, [r7, #0]
 801607e:	b91b      	cbnz	r3, 8016088 <__hexnan+0xe0>
 8016080:	4547      	cmp	r7, r8
 8016082:	d126      	bne.n	80160d2 <__hexnan+0x12a>
 8016084:	2301      	movs	r3, #1
 8016086:	603b      	str	r3, [r7, #0]
 8016088:	2005      	movs	r0, #5
 801608a:	e025      	b.n	80160d8 <__hexnan+0x130>
 801608c:	3501      	adds	r5, #1
 801608e:	2d08      	cmp	r5, #8
 8016090:	f10b 0b01 	add.w	fp, fp, #1
 8016094:	dd06      	ble.n	80160a4 <__hexnan+0xfc>
 8016096:	4544      	cmp	r4, r8
 8016098:	d9c3      	bls.n	8016022 <__hexnan+0x7a>
 801609a:	2300      	movs	r3, #0
 801609c:	f844 3c04 	str.w	r3, [r4, #-4]
 80160a0:	2501      	movs	r5, #1
 80160a2:	3c04      	subs	r4, #4
 80160a4:	6822      	ldr	r2, [r4, #0]
 80160a6:	f000 000f 	and.w	r0, r0, #15
 80160aa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80160ae:	6020      	str	r0, [r4, #0]
 80160b0:	e7b7      	b.n	8016022 <__hexnan+0x7a>
 80160b2:	2508      	movs	r5, #8
 80160b4:	e7b5      	b.n	8016022 <__hexnan+0x7a>
 80160b6:	9b01      	ldr	r3, [sp, #4]
 80160b8:	2b00      	cmp	r3, #0
 80160ba:	d0df      	beq.n	801607c <__hexnan+0xd4>
 80160bc:	f1c3 0320 	rsb	r3, r3, #32
 80160c0:	f04f 32ff 	mov.w	r2, #4294967295
 80160c4:	40da      	lsrs	r2, r3
 80160c6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80160ca:	4013      	ands	r3, r2
 80160cc:	f846 3c04 	str.w	r3, [r6, #-4]
 80160d0:	e7d4      	b.n	801607c <__hexnan+0xd4>
 80160d2:	3f04      	subs	r7, #4
 80160d4:	e7d2      	b.n	801607c <__hexnan+0xd4>
 80160d6:	2004      	movs	r0, #4
 80160d8:	b007      	add	sp, #28
 80160da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080160de <__ascii_mbtowc>:
 80160de:	b082      	sub	sp, #8
 80160e0:	b901      	cbnz	r1, 80160e4 <__ascii_mbtowc+0x6>
 80160e2:	a901      	add	r1, sp, #4
 80160e4:	b142      	cbz	r2, 80160f8 <__ascii_mbtowc+0x1a>
 80160e6:	b14b      	cbz	r3, 80160fc <__ascii_mbtowc+0x1e>
 80160e8:	7813      	ldrb	r3, [r2, #0]
 80160ea:	600b      	str	r3, [r1, #0]
 80160ec:	7812      	ldrb	r2, [r2, #0]
 80160ee:	1e10      	subs	r0, r2, #0
 80160f0:	bf18      	it	ne
 80160f2:	2001      	movne	r0, #1
 80160f4:	b002      	add	sp, #8
 80160f6:	4770      	bx	lr
 80160f8:	4610      	mov	r0, r2
 80160fa:	e7fb      	b.n	80160f4 <__ascii_mbtowc+0x16>
 80160fc:	f06f 0001 	mvn.w	r0, #1
 8016100:	e7f8      	b.n	80160f4 <__ascii_mbtowc+0x16>

08016102 <_realloc_r>:
 8016102:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016106:	4680      	mov	r8, r0
 8016108:	4614      	mov	r4, r2
 801610a:	460e      	mov	r6, r1
 801610c:	b921      	cbnz	r1, 8016118 <_realloc_r+0x16>
 801610e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016112:	4611      	mov	r1, r2
 8016114:	f7fd bcee 	b.w	8013af4 <_malloc_r>
 8016118:	b92a      	cbnz	r2, 8016126 <_realloc_r+0x24>
 801611a:	f7fd fc77 	bl	8013a0c <_free_r>
 801611e:	4625      	mov	r5, r4
 8016120:	4628      	mov	r0, r5
 8016122:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016126:	f000 f842 	bl	80161ae <_malloc_usable_size_r>
 801612a:	4284      	cmp	r4, r0
 801612c:	4607      	mov	r7, r0
 801612e:	d802      	bhi.n	8016136 <_realloc_r+0x34>
 8016130:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8016134:	d812      	bhi.n	801615c <_realloc_r+0x5a>
 8016136:	4621      	mov	r1, r4
 8016138:	4640      	mov	r0, r8
 801613a:	f7fd fcdb 	bl	8013af4 <_malloc_r>
 801613e:	4605      	mov	r5, r0
 8016140:	2800      	cmp	r0, #0
 8016142:	d0ed      	beq.n	8016120 <_realloc_r+0x1e>
 8016144:	42bc      	cmp	r4, r7
 8016146:	4622      	mov	r2, r4
 8016148:	4631      	mov	r1, r6
 801614a:	bf28      	it	cs
 801614c:	463a      	movcs	r2, r7
 801614e:	f7fc fdcc 	bl	8012cea <memcpy>
 8016152:	4631      	mov	r1, r6
 8016154:	4640      	mov	r0, r8
 8016156:	f7fd fc59 	bl	8013a0c <_free_r>
 801615a:	e7e1      	b.n	8016120 <_realloc_r+0x1e>
 801615c:	4635      	mov	r5, r6
 801615e:	e7df      	b.n	8016120 <_realloc_r+0x1e>

08016160 <__ascii_wctomb>:
 8016160:	b149      	cbz	r1, 8016176 <__ascii_wctomb+0x16>
 8016162:	2aff      	cmp	r2, #255	; 0xff
 8016164:	bf85      	ittet	hi
 8016166:	238a      	movhi	r3, #138	; 0x8a
 8016168:	6003      	strhi	r3, [r0, #0]
 801616a:	700a      	strbls	r2, [r1, #0]
 801616c:	f04f 30ff 	movhi.w	r0, #4294967295
 8016170:	bf98      	it	ls
 8016172:	2001      	movls	r0, #1
 8016174:	4770      	bx	lr
 8016176:	4608      	mov	r0, r1
 8016178:	4770      	bx	lr
	...

0801617c <fiprintf>:
 801617c:	b40e      	push	{r1, r2, r3}
 801617e:	b503      	push	{r0, r1, lr}
 8016180:	4601      	mov	r1, r0
 8016182:	ab03      	add	r3, sp, #12
 8016184:	4805      	ldr	r0, [pc, #20]	; (801619c <fiprintf+0x20>)
 8016186:	f853 2b04 	ldr.w	r2, [r3], #4
 801618a:	6800      	ldr	r0, [r0, #0]
 801618c:	9301      	str	r3, [sp, #4]
 801618e:	f7ff fa03 	bl	8015598 <_vfiprintf_r>
 8016192:	b002      	add	sp, #8
 8016194:	f85d eb04 	ldr.w	lr, [sp], #4
 8016198:	b003      	add	sp, #12
 801619a:	4770      	bx	lr
 801619c:	20000068 	.word	0x20000068

080161a0 <abort>:
 80161a0:	b508      	push	{r3, lr}
 80161a2:	2006      	movs	r0, #6
 80161a4:	f000 f834 	bl	8016210 <raise>
 80161a8:	2001      	movs	r0, #1
 80161aa:	f7f3 fc21 	bl	80099f0 <_exit>

080161ae <_malloc_usable_size_r>:
 80161ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80161b2:	1f18      	subs	r0, r3, #4
 80161b4:	2b00      	cmp	r3, #0
 80161b6:	bfbc      	itt	lt
 80161b8:	580b      	ldrlt	r3, [r1, r0]
 80161ba:	18c0      	addlt	r0, r0, r3
 80161bc:	4770      	bx	lr

080161be <_raise_r>:
 80161be:	291f      	cmp	r1, #31
 80161c0:	b538      	push	{r3, r4, r5, lr}
 80161c2:	4604      	mov	r4, r0
 80161c4:	460d      	mov	r5, r1
 80161c6:	d904      	bls.n	80161d2 <_raise_r+0x14>
 80161c8:	2316      	movs	r3, #22
 80161ca:	6003      	str	r3, [r0, #0]
 80161cc:	f04f 30ff 	mov.w	r0, #4294967295
 80161d0:	bd38      	pop	{r3, r4, r5, pc}
 80161d2:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80161d4:	b112      	cbz	r2, 80161dc <_raise_r+0x1e>
 80161d6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80161da:	b94b      	cbnz	r3, 80161f0 <_raise_r+0x32>
 80161dc:	4620      	mov	r0, r4
 80161de:	f000 f831 	bl	8016244 <_getpid_r>
 80161e2:	462a      	mov	r2, r5
 80161e4:	4601      	mov	r1, r0
 80161e6:	4620      	mov	r0, r4
 80161e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80161ec:	f000 b818 	b.w	8016220 <_kill_r>
 80161f0:	2b01      	cmp	r3, #1
 80161f2:	d00a      	beq.n	801620a <_raise_r+0x4c>
 80161f4:	1c59      	adds	r1, r3, #1
 80161f6:	d103      	bne.n	8016200 <_raise_r+0x42>
 80161f8:	2316      	movs	r3, #22
 80161fa:	6003      	str	r3, [r0, #0]
 80161fc:	2001      	movs	r0, #1
 80161fe:	e7e7      	b.n	80161d0 <_raise_r+0x12>
 8016200:	2400      	movs	r4, #0
 8016202:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8016206:	4628      	mov	r0, r5
 8016208:	4798      	blx	r3
 801620a:	2000      	movs	r0, #0
 801620c:	e7e0      	b.n	80161d0 <_raise_r+0x12>
	...

08016210 <raise>:
 8016210:	4b02      	ldr	r3, [pc, #8]	; (801621c <raise+0xc>)
 8016212:	4601      	mov	r1, r0
 8016214:	6818      	ldr	r0, [r3, #0]
 8016216:	f7ff bfd2 	b.w	80161be <_raise_r>
 801621a:	bf00      	nop
 801621c:	20000068 	.word	0x20000068

08016220 <_kill_r>:
 8016220:	b538      	push	{r3, r4, r5, lr}
 8016222:	4d07      	ldr	r5, [pc, #28]	; (8016240 <_kill_r+0x20>)
 8016224:	2300      	movs	r3, #0
 8016226:	4604      	mov	r4, r0
 8016228:	4608      	mov	r0, r1
 801622a:	4611      	mov	r1, r2
 801622c:	602b      	str	r3, [r5, #0]
 801622e:	f7f3 fbcf 	bl	80099d0 <_kill>
 8016232:	1c43      	adds	r3, r0, #1
 8016234:	d102      	bne.n	801623c <_kill_r+0x1c>
 8016236:	682b      	ldr	r3, [r5, #0]
 8016238:	b103      	cbz	r3, 801623c <_kill_r+0x1c>
 801623a:	6023      	str	r3, [r4, #0]
 801623c:	bd38      	pop	{r3, r4, r5, pc}
 801623e:	bf00      	nop
 8016240:	20000ce0 	.word	0x20000ce0

08016244 <_getpid_r>:
 8016244:	f7f3 bbbc 	b.w	80099c0 <_getpid>

08016248 <_init>:
 8016248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801624a:	bf00      	nop
 801624c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801624e:	bc08      	pop	{r3}
 8016250:	469e      	mov	lr, r3
 8016252:	4770      	bx	lr

08016254 <_fini>:
 8016254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016256:	bf00      	nop
 8016258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801625a:	bc08      	pop	{r3}
 801625c:	469e      	mov	lr, r3
 801625e:	4770      	bx	lr
=======
 8011cc2:	f43f ae70 	beq.w	80119a6 <_printf_float+0xb6>
 8011cc6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011cca:	2200      	movs	r2, #0
 8011ccc:	2300      	movs	r3, #0
 8011cce:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011cd2:	f7f6 fe31 	bl	8008938 <__aeabi_dcmpeq>
 8011cd6:	b9c0      	cbnz	r0, 8011d0a <_printf_float+0x41a>
 8011cd8:	4653      	mov	r3, sl
 8011cda:	f108 0201 	add.w	r2, r8, #1
 8011cde:	4631      	mov	r1, r6
 8011ce0:	4628      	mov	r0, r5
 8011ce2:	47b8      	blx	r7
 8011ce4:	3001      	adds	r0, #1
 8011ce6:	d10c      	bne.n	8011d02 <_printf_float+0x412>
 8011ce8:	e65d      	b.n	80119a6 <_printf_float+0xb6>
 8011cea:	2301      	movs	r3, #1
 8011cec:	465a      	mov	r2, fp
 8011cee:	4631      	mov	r1, r6
 8011cf0:	4628      	mov	r0, r5
 8011cf2:	47b8      	blx	r7
 8011cf4:	3001      	adds	r0, #1
 8011cf6:	f43f ae56 	beq.w	80119a6 <_printf_float+0xb6>
 8011cfa:	f108 0801 	add.w	r8, r8, #1
 8011cfe:	45d0      	cmp	r8, sl
 8011d00:	dbf3      	blt.n	8011cea <_printf_float+0x3fa>
 8011d02:	464b      	mov	r3, r9
 8011d04:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011d08:	e6df      	b.n	8011aca <_printf_float+0x1da>
 8011d0a:	f04f 0800 	mov.w	r8, #0
 8011d0e:	f104 0b1a 	add.w	fp, r4, #26
 8011d12:	e7f4      	b.n	8011cfe <_printf_float+0x40e>
 8011d14:	2301      	movs	r3, #1
 8011d16:	4642      	mov	r2, r8
 8011d18:	e7e1      	b.n	8011cde <_printf_float+0x3ee>
 8011d1a:	2301      	movs	r3, #1
 8011d1c:	464a      	mov	r2, r9
 8011d1e:	4631      	mov	r1, r6
 8011d20:	4628      	mov	r0, r5
 8011d22:	47b8      	blx	r7
 8011d24:	3001      	adds	r0, #1
 8011d26:	f43f ae3e 	beq.w	80119a6 <_printf_float+0xb6>
 8011d2a:	f108 0801 	add.w	r8, r8, #1
 8011d2e:	68e3      	ldr	r3, [r4, #12]
 8011d30:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011d32:	1a5b      	subs	r3, r3, r1
 8011d34:	4543      	cmp	r3, r8
 8011d36:	dcf0      	bgt.n	8011d1a <_printf_float+0x42a>
 8011d38:	e6fc      	b.n	8011b34 <_printf_float+0x244>
 8011d3a:	f04f 0800 	mov.w	r8, #0
 8011d3e:	f104 0919 	add.w	r9, r4, #25
 8011d42:	e7f4      	b.n	8011d2e <_printf_float+0x43e>

08011d44 <_printf_common>:
 8011d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011d48:	4616      	mov	r6, r2
 8011d4a:	4698      	mov	r8, r3
 8011d4c:	688a      	ldr	r2, [r1, #8]
 8011d4e:	690b      	ldr	r3, [r1, #16]
 8011d50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011d54:	4293      	cmp	r3, r2
 8011d56:	bfb8      	it	lt
 8011d58:	4613      	movlt	r3, r2
 8011d5a:	6033      	str	r3, [r6, #0]
 8011d5c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011d60:	4607      	mov	r7, r0
 8011d62:	460c      	mov	r4, r1
 8011d64:	b10a      	cbz	r2, 8011d6a <_printf_common+0x26>
 8011d66:	3301      	adds	r3, #1
 8011d68:	6033      	str	r3, [r6, #0]
 8011d6a:	6823      	ldr	r3, [r4, #0]
 8011d6c:	0699      	lsls	r1, r3, #26
 8011d6e:	bf42      	ittt	mi
 8011d70:	6833      	ldrmi	r3, [r6, #0]
 8011d72:	3302      	addmi	r3, #2
 8011d74:	6033      	strmi	r3, [r6, #0]
 8011d76:	6825      	ldr	r5, [r4, #0]
 8011d78:	f015 0506 	ands.w	r5, r5, #6
 8011d7c:	d106      	bne.n	8011d8c <_printf_common+0x48>
 8011d7e:	f104 0a19 	add.w	sl, r4, #25
 8011d82:	68e3      	ldr	r3, [r4, #12]
 8011d84:	6832      	ldr	r2, [r6, #0]
 8011d86:	1a9b      	subs	r3, r3, r2
 8011d88:	42ab      	cmp	r3, r5
 8011d8a:	dc26      	bgt.n	8011dda <_printf_common+0x96>
 8011d8c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011d90:	6822      	ldr	r2, [r4, #0]
 8011d92:	3b00      	subs	r3, #0
 8011d94:	bf18      	it	ne
 8011d96:	2301      	movne	r3, #1
 8011d98:	0692      	lsls	r2, r2, #26
 8011d9a:	d42b      	bmi.n	8011df4 <_printf_common+0xb0>
 8011d9c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011da0:	4641      	mov	r1, r8
 8011da2:	4638      	mov	r0, r7
 8011da4:	47c8      	blx	r9
 8011da6:	3001      	adds	r0, #1
 8011da8:	d01e      	beq.n	8011de8 <_printf_common+0xa4>
 8011daa:	6823      	ldr	r3, [r4, #0]
 8011dac:	6922      	ldr	r2, [r4, #16]
 8011dae:	f003 0306 	and.w	r3, r3, #6
 8011db2:	2b04      	cmp	r3, #4
 8011db4:	bf02      	ittt	eq
 8011db6:	68e5      	ldreq	r5, [r4, #12]
 8011db8:	6833      	ldreq	r3, [r6, #0]
 8011dba:	1aed      	subeq	r5, r5, r3
 8011dbc:	68a3      	ldr	r3, [r4, #8]
 8011dbe:	bf0c      	ite	eq
 8011dc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011dc4:	2500      	movne	r5, #0
 8011dc6:	4293      	cmp	r3, r2
 8011dc8:	bfc4      	itt	gt
 8011dca:	1a9b      	subgt	r3, r3, r2
 8011dcc:	18ed      	addgt	r5, r5, r3
 8011dce:	2600      	movs	r6, #0
 8011dd0:	341a      	adds	r4, #26
 8011dd2:	42b5      	cmp	r5, r6
 8011dd4:	d11a      	bne.n	8011e0c <_printf_common+0xc8>
 8011dd6:	2000      	movs	r0, #0
 8011dd8:	e008      	b.n	8011dec <_printf_common+0xa8>
 8011dda:	2301      	movs	r3, #1
 8011ddc:	4652      	mov	r2, sl
 8011dde:	4641      	mov	r1, r8
 8011de0:	4638      	mov	r0, r7
 8011de2:	47c8      	blx	r9
 8011de4:	3001      	adds	r0, #1
 8011de6:	d103      	bne.n	8011df0 <_printf_common+0xac>
 8011de8:	f04f 30ff 	mov.w	r0, #4294967295
 8011dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011df0:	3501      	adds	r5, #1
 8011df2:	e7c6      	b.n	8011d82 <_printf_common+0x3e>
 8011df4:	18e1      	adds	r1, r4, r3
 8011df6:	1c5a      	adds	r2, r3, #1
 8011df8:	2030      	movs	r0, #48	@ 0x30
 8011dfa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011dfe:	4422      	add	r2, r4
 8011e00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011e04:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011e08:	3302      	adds	r3, #2
 8011e0a:	e7c7      	b.n	8011d9c <_printf_common+0x58>
 8011e0c:	2301      	movs	r3, #1
 8011e0e:	4622      	mov	r2, r4
 8011e10:	4641      	mov	r1, r8
 8011e12:	4638      	mov	r0, r7
 8011e14:	47c8      	blx	r9
 8011e16:	3001      	adds	r0, #1
 8011e18:	d0e6      	beq.n	8011de8 <_printf_common+0xa4>
 8011e1a:	3601      	adds	r6, #1
 8011e1c:	e7d9      	b.n	8011dd2 <_printf_common+0x8e>
	...

08011e20 <_printf_i>:
 8011e20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011e24:	7e0f      	ldrb	r7, [r1, #24]
 8011e26:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011e28:	2f78      	cmp	r7, #120	@ 0x78
 8011e2a:	4691      	mov	r9, r2
 8011e2c:	4680      	mov	r8, r0
 8011e2e:	460c      	mov	r4, r1
 8011e30:	469a      	mov	sl, r3
 8011e32:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011e36:	d807      	bhi.n	8011e48 <_printf_i+0x28>
 8011e38:	2f62      	cmp	r7, #98	@ 0x62
 8011e3a:	d80a      	bhi.n	8011e52 <_printf_i+0x32>
 8011e3c:	2f00      	cmp	r7, #0
 8011e3e:	f000 80d2 	beq.w	8011fe6 <_printf_i+0x1c6>
 8011e42:	2f58      	cmp	r7, #88	@ 0x58
 8011e44:	f000 80b9 	beq.w	8011fba <_printf_i+0x19a>
 8011e48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011e4c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011e50:	e03a      	b.n	8011ec8 <_printf_i+0xa8>
 8011e52:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011e56:	2b15      	cmp	r3, #21
 8011e58:	d8f6      	bhi.n	8011e48 <_printf_i+0x28>
 8011e5a:	a101      	add	r1, pc, #4	@ (adr r1, 8011e60 <_printf_i+0x40>)
 8011e5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011e60:	08011eb9 	.word	0x08011eb9
 8011e64:	08011ecd 	.word	0x08011ecd
 8011e68:	08011e49 	.word	0x08011e49
 8011e6c:	08011e49 	.word	0x08011e49
 8011e70:	08011e49 	.word	0x08011e49
 8011e74:	08011e49 	.word	0x08011e49
 8011e78:	08011ecd 	.word	0x08011ecd
 8011e7c:	08011e49 	.word	0x08011e49
 8011e80:	08011e49 	.word	0x08011e49
 8011e84:	08011e49 	.word	0x08011e49
 8011e88:	08011e49 	.word	0x08011e49
 8011e8c:	08011fcd 	.word	0x08011fcd
 8011e90:	08011ef7 	.word	0x08011ef7
 8011e94:	08011f87 	.word	0x08011f87
 8011e98:	08011e49 	.word	0x08011e49
 8011e9c:	08011e49 	.word	0x08011e49
 8011ea0:	08011fef 	.word	0x08011fef
 8011ea4:	08011e49 	.word	0x08011e49
 8011ea8:	08011ef7 	.word	0x08011ef7
 8011eac:	08011e49 	.word	0x08011e49
 8011eb0:	08011e49 	.word	0x08011e49
 8011eb4:	08011f8f 	.word	0x08011f8f
 8011eb8:	6833      	ldr	r3, [r6, #0]
 8011eba:	1d1a      	adds	r2, r3, #4
 8011ebc:	681b      	ldr	r3, [r3, #0]
 8011ebe:	6032      	str	r2, [r6, #0]
 8011ec0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011ec4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011ec8:	2301      	movs	r3, #1
 8011eca:	e09d      	b.n	8012008 <_printf_i+0x1e8>
 8011ecc:	6833      	ldr	r3, [r6, #0]
 8011ece:	6820      	ldr	r0, [r4, #0]
 8011ed0:	1d19      	adds	r1, r3, #4
 8011ed2:	6031      	str	r1, [r6, #0]
 8011ed4:	0606      	lsls	r6, r0, #24
 8011ed6:	d501      	bpl.n	8011edc <_printf_i+0xbc>
 8011ed8:	681d      	ldr	r5, [r3, #0]
 8011eda:	e003      	b.n	8011ee4 <_printf_i+0xc4>
 8011edc:	0645      	lsls	r5, r0, #25
 8011ede:	d5fb      	bpl.n	8011ed8 <_printf_i+0xb8>
 8011ee0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011ee4:	2d00      	cmp	r5, #0
 8011ee6:	da03      	bge.n	8011ef0 <_printf_i+0xd0>
 8011ee8:	232d      	movs	r3, #45	@ 0x2d
 8011eea:	426d      	negs	r5, r5
 8011eec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011ef0:	4859      	ldr	r0, [pc, #356]	@ (8012058 <_printf_i+0x238>)
 8011ef2:	230a      	movs	r3, #10
 8011ef4:	e011      	b.n	8011f1a <_printf_i+0xfa>
 8011ef6:	6821      	ldr	r1, [r4, #0]
 8011ef8:	6833      	ldr	r3, [r6, #0]
 8011efa:	0608      	lsls	r0, r1, #24
 8011efc:	f853 5b04 	ldr.w	r5, [r3], #4
 8011f00:	d402      	bmi.n	8011f08 <_printf_i+0xe8>
 8011f02:	0649      	lsls	r1, r1, #25
 8011f04:	bf48      	it	mi
 8011f06:	b2ad      	uxthmi	r5, r5
 8011f08:	2f6f      	cmp	r7, #111	@ 0x6f
 8011f0a:	4853      	ldr	r0, [pc, #332]	@ (8012058 <_printf_i+0x238>)
 8011f0c:	6033      	str	r3, [r6, #0]
 8011f0e:	bf14      	ite	ne
 8011f10:	230a      	movne	r3, #10
 8011f12:	2308      	moveq	r3, #8
 8011f14:	2100      	movs	r1, #0
 8011f16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011f1a:	6866      	ldr	r6, [r4, #4]
 8011f1c:	60a6      	str	r6, [r4, #8]
 8011f1e:	2e00      	cmp	r6, #0
 8011f20:	bfa2      	ittt	ge
 8011f22:	6821      	ldrge	r1, [r4, #0]
 8011f24:	f021 0104 	bicge.w	r1, r1, #4
 8011f28:	6021      	strge	r1, [r4, #0]
 8011f2a:	b90d      	cbnz	r5, 8011f30 <_printf_i+0x110>
 8011f2c:	2e00      	cmp	r6, #0
 8011f2e:	d04b      	beq.n	8011fc8 <_printf_i+0x1a8>
 8011f30:	4616      	mov	r6, r2
 8011f32:	fbb5 f1f3 	udiv	r1, r5, r3
 8011f36:	fb03 5711 	mls	r7, r3, r1, r5
 8011f3a:	5dc7      	ldrb	r7, [r0, r7]
 8011f3c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011f40:	462f      	mov	r7, r5
 8011f42:	42bb      	cmp	r3, r7
 8011f44:	460d      	mov	r5, r1
 8011f46:	d9f4      	bls.n	8011f32 <_printf_i+0x112>
 8011f48:	2b08      	cmp	r3, #8
 8011f4a:	d10b      	bne.n	8011f64 <_printf_i+0x144>
 8011f4c:	6823      	ldr	r3, [r4, #0]
 8011f4e:	07df      	lsls	r7, r3, #31
 8011f50:	d508      	bpl.n	8011f64 <_printf_i+0x144>
 8011f52:	6923      	ldr	r3, [r4, #16]
 8011f54:	6861      	ldr	r1, [r4, #4]
 8011f56:	4299      	cmp	r1, r3
 8011f58:	bfde      	ittt	le
 8011f5a:	2330      	movle	r3, #48	@ 0x30
 8011f5c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011f60:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011f64:	1b92      	subs	r2, r2, r6
 8011f66:	6122      	str	r2, [r4, #16]
 8011f68:	f8cd a000 	str.w	sl, [sp]
 8011f6c:	464b      	mov	r3, r9
 8011f6e:	aa03      	add	r2, sp, #12
 8011f70:	4621      	mov	r1, r4
 8011f72:	4640      	mov	r0, r8
 8011f74:	f7ff fee6 	bl	8011d44 <_printf_common>
 8011f78:	3001      	adds	r0, #1
 8011f7a:	d14a      	bne.n	8012012 <_printf_i+0x1f2>
 8011f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8011f80:	b004      	add	sp, #16
 8011f82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011f86:	6823      	ldr	r3, [r4, #0]
 8011f88:	f043 0320 	orr.w	r3, r3, #32
 8011f8c:	6023      	str	r3, [r4, #0]
 8011f8e:	4833      	ldr	r0, [pc, #204]	@ (801205c <_printf_i+0x23c>)
 8011f90:	2778      	movs	r7, #120	@ 0x78
 8011f92:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011f96:	6823      	ldr	r3, [r4, #0]
 8011f98:	6831      	ldr	r1, [r6, #0]
 8011f9a:	061f      	lsls	r7, r3, #24
 8011f9c:	f851 5b04 	ldr.w	r5, [r1], #4
 8011fa0:	d402      	bmi.n	8011fa8 <_printf_i+0x188>
 8011fa2:	065f      	lsls	r7, r3, #25
 8011fa4:	bf48      	it	mi
 8011fa6:	b2ad      	uxthmi	r5, r5
 8011fa8:	6031      	str	r1, [r6, #0]
 8011faa:	07d9      	lsls	r1, r3, #31
 8011fac:	bf44      	itt	mi
 8011fae:	f043 0320 	orrmi.w	r3, r3, #32
 8011fb2:	6023      	strmi	r3, [r4, #0]
 8011fb4:	b11d      	cbz	r5, 8011fbe <_printf_i+0x19e>
 8011fb6:	2310      	movs	r3, #16
 8011fb8:	e7ac      	b.n	8011f14 <_printf_i+0xf4>
 8011fba:	4827      	ldr	r0, [pc, #156]	@ (8012058 <_printf_i+0x238>)
 8011fbc:	e7e9      	b.n	8011f92 <_printf_i+0x172>
 8011fbe:	6823      	ldr	r3, [r4, #0]
 8011fc0:	f023 0320 	bic.w	r3, r3, #32
 8011fc4:	6023      	str	r3, [r4, #0]
 8011fc6:	e7f6      	b.n	8011fb6 <_printf_i+0x196>
 8011fc8:	4616      	mov	r6, r2
 8011fca:	e7bd      	b.n	8011f48 <_printf_i+0x128>
 8011fcc:	6833      	ldr	r3, [r6, #0]
 8011fce:	6825      	ldr	r5, [r4, #0]
 8011fd0:	6961      	ldr	r1, [r4, #20]
 8011fd2:	1d18      	adds	r0, r3, #4
 8011fd4:	6030      	str	r0, [r6, #0]
 8011fd6:	062e      	lsls	r6, r5, #24
 8011fd8:	681b      	ldr	r3, [r3, #0]
 8011fda:	d501      	bpl.n	8011fe0 <_printf_i+0x1c0>
 8011fdc:	6019      	str	r1, [r3, #0]
 8011fde:	e002      	b.n	8011fe6 <_printf_i+0x1c6>
 8011fe0:	0668      	lsls	r0, r5, #25
 8011fe2:	d5fb      	bpl.n	8011fdc <_printf_i+0x1bc>
 8011fe4:	8019      	strh	r1, [r3, #0]
 8011fe6:	2300      	movs	r3, #0
 8011fe8:	6123      	str	r3, [r4, #16]
 8011fea:	4616      	mov	r6, r2
 8011fec:	e7bc      	b.n	8011f68 <_printf_i+0x148>
 8011fee:	6833      	ldr	r3, [r6, #0]
 8011ff0:	1d1a      	adds	r2, r3, #4
 8011ff2:	6032      	str	r2, [r6, #0]
 8011ff4:	681e      	ldr	r6, [r3, #0]
 8011ff6:	6862      	ldr	r2, [r4, #4]
 8011ff8:	2100      	movs	r1, #0
 8011ffa:	4630      	mov	r0, r6
 8011ffc:	f7f6 f820 	bl	8008040 <memchr>
 8012000:	b108      	cbz	r0, 8012006 <_printf_i+0x1e6>
 8012002:	1b80      	subs	r0, r0, r6
 8012004:	6060      	str	r0, [r4, #4]
 8012006:	6863      	ldr	r3, [r4, #4]
 8012008:	6123      	str	r3, [r4, #16]
 801200a:	2300      	movs	r3, #0
 801200c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012010:	e7aa      	b.n	8011f68 <_printf_i+0x148>
 8012012:	6923      	ldr	r3, [r4, #16]
 8012014:	4632      	mov	r2, r6
 8012016:	4649      	mov	r1, r9
 8012018:	4640      	mov	r0, r8
 801201a:	47d0      	blx	sl
 801201c:	3001      	adds	r0, #1
 801201e:	d0ad      	beq.n	8011f7c <_printf_i+0x15c>
 8012020:	6823      	ldr	r3, [r4, #0]
 8012022:	079b      	lsls	r3, r3, #30
 8012024:	d413      	bmi.n	801204e <_printf_i+0x22e>
 8012026:	68e0      	ldr	r0, [r4, #12]
 8012028:	9b03      	ldr	r3, [sp, #12]
 801202a:	4298      	cmp	r0, r3
 801202c:	bfb8      	it	lt
 801202e:	4618      	movlt	r0, r3
 8012030:	e7a6      	b.n	8011f80 <_printf_i+0x160>
 8012032:	2301      	movs	r3, #1
 8012034:	4632      	mov	r2, r6
 8012036:	4649      	mov	r1, r9
 8012038:	4640      	mov	r0, r8
 801203a:	47d0      	blx	sl
 801203c:	3001      	adds	r0, #1
 801203e:	d09d      	beq.n	8011f7c <_printf_i+0x15c>
 8012040:	3501      	adds	r5, #1
 8012042:	68e3      	ldr	r3, [r4, #12]
 8012044:	9903      	ldr	r1, [sp, #12]
 8012046:	1a5b      	subs	r3, r3, r1
 8012048:	42ab      	cmp	r3, r5
 801204a:	dcf2      	bgt.n	8012032 <_printf_i+0x212>
 801204c:	e7eb      	b.n	8012026 <_printf_i+0x206>
 801204e:	2500      	movs	r5, #0
 8012050:	f104 0619 	add.w	r6, r4, #25
 8012054:	e7f5      	b.n	8012042 <_printf_i+0x222>
 8012056:	bf00      	nop
 8012058:	08016e02 	.word	0x08016e02
 801205c:	08016e13 	.word	0x08016e13

08012060 <_scanf_float>:
 8012060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012064:	b087      	sub	sp, #28
 8012066:	4617      	mov	r7, r2
 8012068:	9303      	str	r3, [sp, #12]
 801206a:	688b      	ldr	r3, [r1, #8]
 801206c:	1e5a      	subs	r2, r3, #1
 801206e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8012072:	bf81      	itttt	hi
 8012074:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8012078:	eb03 0b05 	addhi.w	fp, r3, r5
 801207c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8012080:	608b      	strhi	r3, [r1, #8]
 8012082:	680b      	ldr	r3, [r1, #0]
 8012084:	460a      	mov	r2, r1
 8012086:	f04f 0500 	mov.w	r5, #0
 801208a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801208e:	f842 3b1c 	str.w	r3, [r2], #28
 8012092:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8012096:	4680      	mov	r8, r0
 8012098:	460c      	mov	r4, r1
 801209a:	bf98      	it	ls
 801209c:	f04f 0b00 	movls.w	fp, #0
 80120a0:	9201      	str	r2, [sp, #4]
 80120a2:	4616      	mov	r6, r2
 80120a4:	46aa      	mov	sl, r5
 80120a6:	46a9      	mov	r9, r5
 80120a8:	9502      	str	r5, [sp, #8]
 80120aa:	68a2      	ldr	r2, [r4, #8]
 80120ac:	b152      	cbz	r2, 80120c4 <_scanf_float+0x64>
 80120ae:	683b      	ldr	r3, [r7, #0]
 80120b0:	781b      	ldrb	r3, [r3, #0]
 80120b2:	2b4e      	cmp	r3, #78	@ 0x4e
 80120b4:	d864      	bhi.n	8012180 <_scanf_float+0x120>
 80120b6:	2b40      	cmp	r3, #64	@ 0x40
 80120b8:	d83c      	bhi.n	8012134 <_scanf_float+0xd4>
 80120ba:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80120be:	b2c8      	uxtb	r0, r1
 80120c0:	280e      	cmp	r0, #14
 80120c2:	d93a      	bls.n	801213a <_scanf_float+0xda>
 80120c4:	f1b9 0f00 	cmp.w	r9, #0
 80120c8:	d003      	beq.n	80120d2 <_scanf_float+0x72>
 80120ca:	6823      	ldr	r3, [r4, #0]
 80120cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80120d0:	6023      	str	r3, [r4, #0]
 80120d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80120d6:	f1ba 0f01 	cmp.w	sl, #1
 80120da:	f200 8117 	bhi.w	801230c <_scanf_float+0x2ac>
 80120de:	9b01      	ldr	r3, [sp, #4]
 80120e0:	429e      	cmp	r6, r3
 80120e2:	f200 8108 	bhi.w	80122f6 <_scanf_float+0x296>
 80120e6:	2001      	movs	r0, #1
 80120e8:	b007      	add	sp, #28
 80120ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120ee:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80120f2:	2a0d      	cmp	r2, #13
 80120f4:	d8e6      	bhi.n	80120c4 <_scanf_float+0x64>
 80120f6:	a101      	add	r1, pc, #4	@ (adr r1, 80120fc <_scanf_float+0x9c>)
 80120f8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80120fc:	08012243 	.word	0x08012243
 8012100:	080120c5 	.word	0x080120c5
 8012104:	080120c5 	.word	0x080120c5
 8012108:	080120c5 	.word	0x080120c5
 801210c:	080122a3 	.word	0x080122a3
 8012110:	0801227b 	.word	0x0801227b
 8012114:	080120c5 	.word	0x080120c5
 8012118:	080120c5 	.word	0x080120c5
 801211c:	08012251 	.word	0x08012251
 8012120:	080120c5 	.word	0x080120c5
 8012124:	080120c5 	.word	0x080120c5
 8012128:	080120c5 	.word	0x080120c5
 801212c:	080120c5 	.word	0x080120c5
 8012130:	08012209 	.word	0x08012209
 8012134:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8012138:	e7db      	b.n	80120f2 <_scanf_float+0x92>
 801213a:	290e      	cmp	r1, #14
 801213c:	d8c2      	bhi.n	80120c4 <_scanf_float+0x64>
 801213e:	a001      	add	r0, pc, #4	@ (adr r0, 8012144 <_scanf_float+0xe4>)
 8012140:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8012144:	080121f9 	.word	0x080121f9
 8012148:	080120c5 	.word	0x080120c5
 801214c:	080121f9 	.word	0x080121f9
 8012150:	0801228f 	.word	0x0801228f
 8012154:	080120c5 	.word	0x080120c5
 8012158:	080121a1 	.word	0x080121a1
 801215c:	080121df 	.word	0x080121df
 8012160:	080121df 	.word	0x080121df
 8012164:	080121df 	.word	0x080121df
 8012168:	080121df 	.word	0x080121df
 801216c:	080121df 	.word	0x080121df
 8012170:	080121df 	.word	0x080121df
 8012174:	080121df 	.word	0x080121df
 8012178:	080121df 	.word	0x080121df
 801217c:	080121df 	.word	0x080121df
 8012180:	2b6e      	cmp	r3, #110	@ 0x6e
 8012182:	d809      	bhi.n	8012198 <_scanf_float+0x138>
 8012184:	2b60      	cmp	r3, #96	@ 0x60
 8012186:	d8b2      	bhi.n	80120ee <_scanf_float+0x8e>
 8012188:	2b54      	cmp	r3, #84	@ 0x54
 801218a:	d07b      	beq.n	8012284 <_scanf_float+0x224>
 801218c:	2b59      	cmp	r3, #89	@ 0x59
 801218e:	d199      	bne.n	80120c4 <_scanf_float+0x64>
 8012190:	2d07      	cmp	r5, #7
 8012192:	d197      	bne.n	80120c4 <_scanf_float+0x64>
 8012194:	2508      	movs	r5, #8
 8012196:	e02c      	b.n	80121f2 <_scanf_float+0x192>
 8012198:	2b74      	cmp	r3, #116	@ 0x74
 801219a:	d073      	beq.n	8012284 <_scanf_float+0x224>
 801219c:	2b79      	cmp	r3, #121	@ 0x79
 801219e:	e7f6      	b.n	801218e <_scanf_float+0x12e>
 80121a0:	6821      	ldr	r1, [r4, #0]
 80121a2:	05c8      	lsls	r0, r1, #23
 80121a4:	d51b      	bpl.n	80121de <_scanf_float+0x17e>
 80121a6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80121aa:	6021      	str	r1, [r4, #0]
 80121ac:	f109 0901 	add.w	r9, r9, #1
 80121b0:	f1bb 0f00 	cmp.w	fp, #0
 80121b4:	d003      	beq.n	80121be <_scanf_float+0x15e>
 80121b6:	3201      	adds	r2, #1
 80121b8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80121bc:	60a2      	str	r2, [r4, #8]
 80121be:	68a3      	ldr	r3, [r4, #8]
 80121c0:	3b01      	subs	r3, #1
 80121c2:	60a3      	str	r3, [r4, #8]
 80121c4:	6923      	ldr	r3, [r4, #16]
 80121c6:	3301      	adds	r3, #1
 80121c8:	6123      	str	r3, [r4, #16]
 80121ca:	687b      	ldr	r3, [r7, #4]
 80121cc:	3b01      	subs	r3, #1
 80121ce:	2b00      	cmp	r3, #0
 80121d0:	607b      	str	r3, [r7, #4]
 80121d2:	f340 8087 	ble.w	80122e4 <_scanf_float+0x284>
 80121d6:	683b      	ldr	r3, [r7, #0]
 80121d8:	3301      	adds	r3, #1
 80121da:	603b      	str	r3, [r7, #0]
 80121dc:	e765      	b.n	80120aa <_scanf_float+0x4a>
 80121de:	eb1a 0105 	adds.w	r1, sl, r5
 80121e2:	f47f af6f 	bne.w	80120c4 <_scanf_float+0x64>
 80121e6:	6822      	ldr	r2, [r4, #0]
 80121e8:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80121ec:	6022      	str	r2, [r4, #0]
 80121ee:	460d      	mov	r5, r1
 80121f0:	468a      	mov	sl, r1
 80121f2:	f806 3b01 	strb.w	r3, [r6], #1
 80121f6:	e7e2      	b.n	80121be <_scanf_float+0x15e>
 80121f8:	6822      	ldr	r2, [r4, #0]
 80121fa:	0610      	lsls	r0, r2, #24
 80121fc:	f57f af62 	bpl.w	80120c4 <_scanf_float+0x64>
 8012200:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8012204:	6022      	str	r2, [r4, #0]
 8012206:	e7f4      	b.n	80121f2 <_scanf_float+0x192>
 8012208:	f1ba 0f00 	cmp.w	sl, #0
 801220c:	d10e      	bne.n	801222c <_scanf_float+0x1cc>
 801220e:	f1b9 0f00 	cmp.w	r9, #0
 8012212:	d10e      	bne.n	8012232 <_scanf_float+0x1d2>
 8012214:	6822      	ldr	r2, [r4, #0]
 8012216:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801221a:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801221e:	d108      	bne.n	8012232 <_scanf_float+0x1d2>
 8012220:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012224:	6022      	str	r2, [r4, #0]
 8012226:	f04f 0a01 	mov.w	sl, #1
 801222a:	e7e2      	b.n	80121f2 <_scanf_float+0x192>
 801222c:	f1ba 0f02 	cmp.w	sl, #2
 8012230:	d055      	beq.n	80122de <_scanf_float+0x27e>
 8012232:	2d01      	cmp	r5, #1
 8012234:	d002      	beq.n	801223c <_scanf_float+0x1dc>
 8012236:	2d04      	cmp	r5, #4
 8012238:	f47f af44 	bne.w	80120c4 <_scanf_float+0x64>
 801223c:	3501      	adds	r5, #1
 801223e:	b2ed      	uxtb	r5, r5
 8012240:	e7d7      	b.n	80121f2 <_scanf_float+0x192>
 8012242:	f1ba 0f01 	cmp.w	sl, #1
 8012246:	f47f af3d 	bne.w	80120c4 <_scanf_float+0x64>
 801224a:	f04f 0a02 	mov.w	sl, #2
 801224e:	e7d0      	b.n	80121f2 <_scanf_float+0x192>
 8012250:	b97d      	cbnz	r5, 8012272 <_scanf_float+0x212>
 8012252:	f1b9 0f00 	cmp.w	r9, #0
 8012256:	f47f af38 	bne.w	80120ca <_scanf_float+0x6a>
 801225a:	6822      	ldr	r2, [r4, #0]
 801225c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8012260:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8012264:	f040 8108 	bne.w	8012478 <_scanf_float+0x418>
 8012268:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801226c:	6022      	str	r2, [r4, #0]
 801226e:	2501      	movs	r5, #1
 8012270:	e7bf      	b.n	80121f2 <_scanf_float+0x192>
 8012272:	2d03      	cmp	r5, #3
 8012274:	d0e2      	beq.n	801223c <_scanf_float+0x1dc>
 8012276:	2d05      	cmp	r5, #5
 8012278:	e7de      	b.n	8012238 <_scanf_float+0x1d8>
 801227a:	2d02      	cmp	r5, #2
 801227c:	f47f af22 	bne.w	80120c4 <_scanf_float+0x64>
 8012280:	2503      	movs	r5, #3
 8012282:	e7b6      	b.n	80121f2 <_scanf_float+0x192>
 8012284:	2d06      	cmp	r5, #6
 8012286:	f47f af1d 	bne.w	80120c4 <_scanf_float+0x64>
 801228a:	2507      	movs	r5, #7
 801228c:	e7b1      	b.n	80121f2 <_scanf_float+0x192>
 801228e:	6822      	ldr	r2, [r4, #0]
 8012290:	0591      	lsls	r1, r2, #22
 8012292:	f57f af17 	bpl.w	80120c4 <_scanf_float+0x64>
 8012296:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801229a:	6022      	str	r2, [r4, #0]
 801229c:	f8cd 9008 	str.w	r9, [sp, #8]
 80122a0:	e7a7      	b.n	80121f2 <_scanf_float+0x192>
 80122a2:	6822      	ldr	r2, [r4, #0]
 80122a4:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80122a8:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80122ac:	d006      	beq.n	80122bc <_scanf_float+0x25c>
 80122ae:	0550      	lsls	r0, r2, #21
 80122b0:	f57f af08 	bpl.w	80120c4 <_scanf_float+0x64>
 80122b4:	f1b9 0f00 	cmp.w	r9, #0
 80122b8:	f000 80de 	beq.w	8012478 <_scanf_float+0x418>
 80122bc:	0591      	lsls	r1, r2, #22
 80122be:	bf58      	it	pl
 80122c0:	9902      	ldrpl	r1, [sp, #8]
 80122c2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80122c6:	bf58      	it	pl
 80122c8:	eba9 0101 	subpl.w	r1, r9, r1
 80122cc:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80122d0:	bf58      	it	pl
 80122d2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80122d6:	6022      	str	r2, [r4, #0]
 80122d8:	f04f 0900 	mov.w	r9, #0
 80122dc:	e789      	b.n	80121f2 <_scanf_float+0x192>
 80122de:	f04f 0a03 	mov.w	sl, #3
 80122e2:	e786      	b.n	80121f2 <_scanf_float+0x192>
 80122e4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80122e8:	4639      	mov	r1, r7
 80122ea:	4640      	mov	r0, r8
 80122ec:	4798      	blx	r3
 80122ee:	2800      	cmp	r0, #0
 80122f0:	f43f aedb 	beq.w	80120aa <_scanf_float+0x4a>
 80122f4:	e6e6      	b.n	80120c4 <_scanf_float+0x64>
 80122f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80122fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80122fe:	463a      	mov	r2, r7
 8012300:	4640      	mov	r0, r8
 8012302:	4798      	blx	r3
 8012304:	6923      	ldr	r3, [r4, #16]
 8012306:	3b01      	subs	r3, #1
 8012308:	6123      	str	r3, [r4, #16]
 801230a:	e6e8      	b.n	80120de <_scanf_float+0x7e>
 801230c:	1e6b      	subs	r3, r5, #1
 801230e:	2b06      	cmp	r3, #6
 8012310:	d824      	bhi.n	801235c <_scanf_float+0x2fc>
 8012312:	2d02      	cmp	r5, #2
 8012314:	d836      	bhi.n	8012384 <_scanf_float+0x324>
 8012316:	9b01      	ldr	r3, [sp, #4]
 8012318:	429e      	cmp	r6, r3
 801231a:	f67f aee4 	bls.w	80120e6 <_scanf_float+0x86>
 801231e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012322:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012326:	463a      	mov	r2, r7
 8012328:	4640      	mov	r0, r8
 801232a:	4798      	blx	r3
 801232c:	6923      	ldr	r3, [r4, #16]
 801232e:	3b01      	subs	r3, #1
 8012330:	6123      	str	r3, [r4, #16]
 8012332:	e7f0      	b.n	8012316 <_scanf_float+0x2b6>
 8012334:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012338:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 801233c:	463a      	mov	r2, r7
 801233e:	4640      	mov	r0, r8
 8012340:	4798      	blx	r3
 8012342:	6923      	ldr	r3, [r4, #16]
 8012344:	3b01      	subs	r3, #1
 8012346:	6123      	str	r3, [r4, #16]
 8012348:	f10a 3aff 	add.w	sl, sl, #4294967295
 801234c:	fa5f fa8a 	uxtb.w	sl, sl
 8012350:	f1ba 0f02 	cmp.w	sl, #2
 8012354:	d1ee      	bne.n	8012334 <_scanf_float+0x2d4>
 8012356:	3d03      	subs	r5, #3
 8012358:	b2ed      	uxtb	r5, r5
 801235a:	1b76      	subs	r6, r6, r5
 801235c:	6823      	ldr	r3, [r4, #0]
 801235e:	05da      	lsls	r2, r3, #23
 8012360:	d530      	bpl.n	80123c4 <_scanf_float+0x364>
 8012362:	055b      	lsls	r3, r3, #21
 8012364:	d511      	bpl.n	801238a <_scanf_float+0x32a>
 8012366:	9b01      	ldr	r3, [sp, #4]
 8012368:	429e      	cmp	r6, r3
 801236a:	f67f aebc 	bls.w	80120e6 <_scanf_float+0x86>
 801236e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012372:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012376:	463a      	mov	r2, r7
 8012378:	4640      	mov	r0, r8
 801237a:	4798      	blx	r3
 801237c:	6923      	ldr	r3, [r4, #16]
 801237e:	3b01      	subs	r3, #1
 8012380:	6123      	str	r3, [r4, #16]
 8012382:	e7f0      	b.n	8012366 <_scanf_float+0x306>
 8012384:	46aa      	mov	sl, r5
 8012386:	46b3      	mov	fp, r6
 8012388:	e7de      	b.n	8012348 <_scanf_float+0x2e8>
 801238a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801238e:	6923      	ldr	r3, [r4, #16]
 8012390:	2965      	cmp	r1, #101	@ 0x65
 8012392:	f103 33ff 	add.w	r3, r3, #4294967295
 8012396:	f106 35ff 	add.w	r5, r6, #4294967295
 801239a:	6123      	str	r3, [r4, #16]
 801239c:	d00c      	beq.n	80123b8 <_scanf_float+0x358>
 801239e:	2945      	cmp	r1, #69	@ 0x45
 80123a0:	d00a      	beq.n	80123b8 <_scanf_float+0x358>
 80123a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80123a6:	463a      	mov	r2, r7
 80123a8:	4640      	mov	r0, r8
 80123aa:	4798      	blx	r3
 80123ac:	6923      	ldr	r3, [r4, #16]
 80123ae:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80123b2:	3b01      	subs	r3, #1
 80123b4:	1eb5      	subs	r5, r6, #2
 80123b6:	6123      	str	r3, [r4, #16]
 80123b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80123bc:	463a      	mov	r2, r7
 80123be:	4640      	mov	r0, r8
 80123c0:	4798      	blx	r3
 80123c2:	462e      	mov	r6, r5
 80123c4:	6822      	ldr	r2, [r4, #0]
 80123c6:	f012 0210 	ands.w	r2, r2, #16
 80123ca:	d001      	beq.n	80123d0 <_scanf_float+0x370>
 80123cc:	2000      	movs	r0, #0
 80123ce:	e68b      	b.n	80120e8 <_scanf_float+0x88>
 80123d0:	7032      	strb	r2, [r6, #0]
 80123d2:	6823      	ldr	r3, [r4, #0]
 80123d4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80123d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80123dc:	d11c      	bne.n	8012418 <_scanf_float+0x3b8>
 80123de:	9b02      	ldr	r3, [sp, #8]
 80123e0:	454b      	cmp	r3, r9
 80123e2:	eba3 0209 	sub.w	r2, r3, r9
 80123e6:	d123      	bne.n	8012430 <_scanf_float+0x3d0>
 80123e8:	9901      	ldr	r1, [sp, #4]
 80123ea:	2200      	movs	r2, #0
 80123ec:	4640      	mov	r0, r8
 80123ee:	f002 fe8f 	bl	8015110 <_strtod_r>
 80123f2:	9b03      	ldr	r3, [sp, #12]
 80123f4:	6821      	ldr	r1, [r4, #0]
 80123f6:	681b      	ldr	r3, [r3, #0]
 80123f8:	f011 0f02 	tst.w	r1, #2
 80123fc:	ec57 6b10 	vmov	r6, r7, d0
 8012400:	f103 0204 	add.w	r2, r3, #4
 8012404:	d01f      	beq.n	8012446 <_scanf_float+0x3e6>
 8012406:	9903      	ldr	r1, [sp, #12]
 8012408:	600a      	str	r2, [r1, #0]
 801240a:	681b      	ldr	r3, [r3, #0]
 801240c:	e9c3 6700 	strd	r6, r7, [r3]
 8012410:	68e3      	ldr	r3, [r4, #12]
 8012412:	3301      	adds	r3, #1
 8012414:	60e3      	str	r3, [r4, #12]
 8012416:	e7d9      	b.n	80123cc <_scanf_float+0x36c>
 8012418:	9b04      	ldr	r3, [sp, #16]
 801241a:	2b00      	cmp	r3, #0
 801241c:	d0e4      	beq.n	80123e8 <_scanf_float+0x388>
 801241e:	9905      	ldr	r1, [sp, #20]
 8012420:	230a      	movs	r3, #10
 8012422:	3101      	adds	r1, #1
 8012424:	4640      	mov	r0, r8
 8012426:	f002 fef3 	bl	8015210 <_strtol_r>
 801242a:	9b04      	ldr	r3, [sp, #16]
 801242c:	9e05      	ldr	r6, [sp, #20]
 801242e:	1ac2      	subs	r2, r0, r3
 8012430:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8012434:	429e      	cmp	r6, r3
 8012436:	bf28      	it	cs
 8012438:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801243c:	4910      	ldr	r1, [pc, #64]	@ (8012480 <_scanf_float+0x420>)
 801243e:	4630      	mov	r0, r6
 8012440:	f000 fad8 	bl	80129f4 <siprintf>
 8012444:	e7d0      	b.n	80123e8 <_scanf_float+0x388>
 8012446:	f011 0f04 	tst.w	r1, #4
 801244a:	9903      	ldr	r1, [sp, #12]
 801244c:	600a      	str	r2, [r1, #0]
 801244e:	d1dc      	bne.n	801240a <_scanf_float+0x3aa>
 8012450:	681d      	ldr	r5, [r3, #0]
 8012452:	4632      	mov	r2, r6
 8012454:	463b      	mov	r3, r7
 8012456:	4630      	mov	r0, r6
 8012458:	4639      	mov	r1, r7
 801245a:	f7f6 fa9f 	bl	800899c <__aeabi_dcmpun>
 801245e:	b128      	cbz	r0, 801246c <_scanf_float+0x40c>
 8012460:	4808      	ldr	r0, [pc, #32]	@ (8012484 <_scanf_float+0x424>)
 8012462:	f000 fc4d 	bl	8012d00 <nanf>
 8012466:	ed85 0a00 	vstr	s0, [r5]
 801246a:	e7d1      	b.n	8012410 <_scanf_float+0x3b0>
 801246c:	4630      	mov	r0, r6
 801246e:	4639      	mov	r1, r7
 8012470:	f7f6 faf2 	bl	8008a58 <__aeabi_d2f>
 8012474:	6028      	str	r0, [r5, #0]
 8012476:	e7cb      	b.n	8012410 <_scanf_float+0x3b0>
 8012478:	f04f 0900 	mov.w	r9, #0
 801247c:	e629      	b.n	80120d2 <_scanf_float+0x72>
 801247e:	bf00      	nop
 8012480:	08016e24 	.word	0x08016e24
 8012484:	080171bd 	.word	0x080171bd

08012488 <__sflush_r>:
 8012488:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801248c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012490:	0716      	lsls	r6, r2, #28
 8012492:	4605      	mov	r5, r0
 8012494:	460c      	mov	r4, r1
 8012496:	d454      	bmi.n	8012542 <__sflush_r+0xba>
 8012498:	684b      	ldr	r3, [r1, #4]
 801249a:	2b00      	cmp	r3, #0
 801249c:	dc02      	bgt.n	80124a4 <__sflush_r+0x1c>
 801249e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80124a0:	2b00      	cmp	r3, #0
 80124a2:	dd48      	ble.n	8012536 <__sflush_r+0xae>
 80124a4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80124a6:	2e00      	cmp	r6, #0
 80124a8:	d045      	beq.n	8012536 <__sflush_r+0xae>
 80124aa:	2300      	movs	r3, #0
 80124ac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80124b0:	682f      	ldr	r7, [r5, #0]
 80124b2:	6a21      	ldr	r1, [r4, #32]
 80124b4:	602b      	str	r3, [r5, #0]
 80124b6:	d030      	beq.n	801251a <__sflush_r+0x92>
 80124b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80124ba:	89a3      	ldrh	r3, [r4, #12]
 80124bc:	0759      	lsls	r1, r3, #29
 80124be:	d505      	bpl.n	80124cc <__sflush_r+0x44>
 80124c0:	6863      	ldr	r3, [r4, #4]
 80124c2:	1ad2      	subs	r2, r2, r3
 80124c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80124c6:	b10b      	cbz	r3, 80124cc <__sflush_r+0x44>
 80124c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80124ca:	1ad2      	subs	r2, r2, r3
 80124cc:	2300      	movs	r3, #0
 80124ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80124d0:	6a21      	ldr	r1, [r4, #32]
 80124d2:	4628      	mov	r0, r5
 80124d4:	47b0      	blx	r6
 80124d6:	1c43      	adds	r3, r0, #1
 80124d8:	89a3      	ldrh	r3, [r4, #12]
 80124da:	d106      	bne.n	80124ea <__sflush_r+0x62>
 80124dc:	6829      	ldr	r1, [r5, #0]
 80124de:	291d      	cmp	r1, #29
 80124e0:	d82b      	bhi.n	801253a <__sflush_r+0xb2>
 80124e2:	4a2a      	ldr	r2, [pc, #168]	@ (801258c <__sflush_r+0x104>)
 80124e4:	410a      	asrs	r2, r1
 80124e6:	07d6      	lsls	r6, r2, #31
 80124e8:	d427      	bmi.n	801253a <__sflush_r+0xb2>
 80124ea:	2200      	movs	r2, #0
 80124ec:	6062      	str	r2, [r4, #4]
 80124ee:	04d9      	lsls	r1, r3, #19
 80124f0:	6922      	ldr	r2, [r4, #16]
 80124f2:	6022      	str	r2, [r4, #0]
 80124f4:	d504      	bpl.n	8012500 <__sflush_r+0x78>
 80124f6:	1c42      	adds	r2, r0, #1
 80124f8:	d101      	bne.n	80124fe <__sflush_r+0x76>
 80124fa:	682b      	ldr	r3, [r5, #0]
 80124fc:	b903      	cbnz	r3, 8012500 <__sflush_r+0x78>
 80124fe:	6560      	str	r0, [r4, #84]	@ 0x54
 8012500:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012502:	602f      	str	r7, [r5, #0]
 8012504:	b1b9      	cbz	r1, 8012536 <__sflush_r+0xae>
 8012506:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801250a:	4299      	cmp	r1, r3
 801250c:	d002      	beq.n	8012514 <__sflush_r+0x8c>
 801250e:	4628      	mov	r0, r5
 8012510:	f001 fa4a 	bl	80139a8 <_free_r>
 8012514:	2300      	movs	r3, #0
 8012516:	6363      	str	r3, [r4, #52]	@ 0x34
 8012518:	e00d      	b.n	8012536 <__sflush_r+0xae>
 801251a:	2301      	movs	r3, #1
 801251c:	4628      	mov	r0, r5
 801251e:	47b0      	blx	r6
 8012520:	4602      	mov	r2, r0
 8012522:	1c50      	adds	r0, r2, #1
 8012524:	d1c9      	bne.n	80124ba <__sflush_r+0x32>
 8012526:	682b      	ldr	r3, [r5, #0]
 8012528:	2b00      	cmp	r3, #0
 801252a:	d0c6      	beq.n	80124ba <__sflush_r+0x32>
 801252c:	2b1d      	cmp	r3, #29
 801252e:	d001      	beq.n	8012534 <__sflush_r+0xac>
 8012530:	2b16      	cmp	r3, #22
 8012532:	d11e      	bne.n	8012572 <__sflush_r+0xea>
 8012534:	602f      	str	r7, [r5, #0]
 8012536:	2000      	movs	r0, #0
 8012538:	e022      	b.n	8012580 <__sflush_r+0xf8>
 801253a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801253e:	b21b      	sxth	r3, r3
 8012540:	e01b      	b.n	801257a <__sflush_r+0xf2>
 8012542:	690f      	ldr	r7, [r1, #16]
 8012544:	2f00      	cmp	r7, #0
 8012546:	d0f6      	beq.n	8012536 <__sflush_r+0xae>
 8012548:	0793      	lsls	r3, r2, #30
 801254a:	680e      	ldr	r6, [r1, #0]
 801254c:	bf08      	it	eq
 801254e:	694b      	ldreq	r3, [r1, #20]
 8012550:	600f      	str	r7, [r1, #0]
 8012552:	bf18      	it	ne
 8012554:	2300      	movne	r3, #0
 8012556:	eba6 0807 	sub.w	r8, r6, r7
 801255a:	608b      	str	r3, [r1, #8]
 801255c:	f1b8 0f00 	cmp.w	r8, #0
 8012560:	dde9      	ble.n	8012536 <__sflush_r+0xae>
 8012562:	6a21      	ldr	r1, [r4, #32]
 8012564:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012566:	4643      	mov	r3, r8
 8012568:	463a      	mov	r2, r7
 801256a:	4628      	mov	r0, r5
 801256c:	47b0      	blx	r6
 801256e:	2800      	cmp	r0, #0
 8012570:	dc08      	bgt.n	8012584 <__sflush_r+0xfc>
 8012572:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012576:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801257a:	81a3      	strh	r3, [r4, #12]
 801257c:	f04f 30ff 	mov.w	r0, #4294967295
 8012580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012584:	4407      	add	r7, r0
 8012586:	eba8 0800 	sub.w	r8, r8, r0
 801258a:	e7e7      	b.n	801255c <__sflush_r+0xd4>
 801258c:	dfbffffe 	.word	0xdfbffffe

08012590 <_fflush_r>:
 8012590:	b538      	push	{r3, r4, r5, lr}
 8012592:	690b      	ldr	r3, [r1, #16]
 8012594:	4605      	mov	r5, r0
 8012596:	460c      	mov	r4, r1
 8012598:	b913      	cbnz	r3, 80125a0 <_fflush_r+0x10>
 801259a:	2500      	movs	r5, #0
 801259c:	4628      	mov	r0, r5
 801259e:	bd38      	pop	{r3, r4, r5, pc}
 80125a0:	b118      	cbz	r0, 80125aa <_fflush_r+0x1a>
 80125a2:	6a03      	ldr	r3, [r0, #32]
 80125a4:	b90b      	cbnz	r3, 80125aa <_fflush_r+0x1a>
 80125a6:	f000 f8bb 	bl	8012720 <__sinit>
 80125aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80125ae:	2b00      	cmp	r3, #0
 80125b0:	d0f3      	beq.n	801259a <_fflush_r+0xa>
 80125b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80125b4:	07d0      	lsls	r0, r2, #31
 80125b6:	d404      	bmi.n	80125c2 <_fflush_r+0x32>
 80125b8:	0599      	lsls	r1, r3, #22
 80125ba:	d402      	bmi.n	80125c2 <_fflush_r+0x32>
 80125bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80125be:	f000 fb8e 	bl	8012cde <__retarget_lock_acquire_recursive>
 80125c2:	4628      	mov	r0, r5
 80125c4:	4621      	mov	r1, r4
 80125c6:	f7ff ff5f 	bl	8012488 <__sflush_r>
 80125ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80125cc:	07da      	lsls	r2, r3, #31
 80125ce:	4605      	mov	r5, r0
 80125d0:	d4e4      	bmi.n	801259c <_fflush_r+0xc>
 80125d2:	89a3      	ldrh	r3, [r4, #12]
 80125d4:	059b      	lsls	r3, r3, #22
 80125d6:	d4e1      	bmi.n	801259c <_fflush_r+0xc>
 80125d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80125da:	f000 fb81 	bl	8012ce0 <__retarget_lock_release_recursive>
 80125de:	e7dd      	b.n	801259c <_fflush_r+0xc>

080125e0 <fflush>:
 80125e0:	4601      	mov	r1, r0
 80125e2:	b920      	cbnz	r0, 80125ee <fflush+0xe>
 80125e4:	4a04      	ldr	r2, [pc, #16]	@ (80125f8 <fflush+0x18>)
 80125e6:	4905      	ldr	r1, [pc, #20]	@ (80125fc <fflush+0x1c>)
 80125e8:	4805      	ldr	r0, [pc, #20]	@ (8012600 <fflush+0x20>)
 80125ea:	f000 b8b1 	b.w	8012750 <_fwalk_sglue>
 80125ee:	4b05      	ldr	r3, [pc, #20]	@ (8012604 <fflush+0x24>)
 80125f0:	6818      	ldr	r0, [r3, #0]
 80125f2:	f7ff bfcd 	b.w	8012590 <_fflush_r>
 80125f6:	bf00      	nop
 80125f8:	20000010 	.word	0x20000010
 80125fc:	08012591 	.word	0x08012591
 8012600:	20000020 	.word	0x20000020
 8012604:	2000001c 	.word	0x2000001c

08012608 <std>:
 8012608:	2300      	movs	r3, #0
 801260a:	b510      	push	{r4, lr}
 801260c:	4604      	mov	r4, r0
 801260e:	e9c0 3300 	strd	r3, r3, [r0]
 8012612:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012616:	6083      	str	r3, [r0, #8]
 8012618:	8181      	strh	r1, [r0, #12]
 801261a:	6643      	str	r3, [r0, #100]	@ 0x64
 801261c:	81c2      	strh	r2, [r0, #14]
 801261e:	6183      	str	r3, [r0, #24]
 8012620:	4619      	mov	r1, r3
 8012622:	2208      	movs	r2, #8
 8012624:	305c      	adds	r0, #92	@ 0x5c
 8012626:	f000 fadd 	bl	8012be4 <memset>
 801262a:	4b0d      	ldr	r3, [pc, #52]	@ (8012660 <std+0x58>)
 801262c:	6263      	str	r3, [r4, #36]	@ 0x24
 801262e:	4b0d      	ldr	r3, [pc, #52]	@ (8012664 <std+0x5c>)
 8012630:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012632:	4b0d      	ldr	r3, [pc, #52]	@ (8012668 <std+0x60>)
 8012634:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012636:	4b0d      	ldr	r3, [pc, #52]	@ (801266c <std+0x64>)
 8012638:	6323      	str	r3, [r4, #48]	@ 0x30
 801263a:	4b0d      	ldr	r3, [pc, #52]	@ (8012670 <std+0x68>)
 801263c:	6224      	str	r4, [r4, #32]
 801263e:	429c      	cmp	r4, r3
 8012640:	d006      	beq.n	8012650 <std+0x48>
 8012642:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012646:	4294      	cmp	r4, r2
 8012648:	d002      	beq.n	8012650 <std+0x48>
 801264a:	33d0      	adds	r3, #208	@ 0xd0
 801264c:	429c      	cmp	r4, r3
 801264e:	d105      	bne.n	801265c <std+0x54>
 8012650:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012658:	f000 bb40 	b.w	8012cdc <__retarget_lock_init_recursive>
 801265c:	bd10      	pop	{r4, pc}
 801265e:	bf00      	nop
 8012660:	08012a35 	.word	0x08012a35
 8012664:	08012a57 	.word	0x08012a57
 8012668:	08012a8f 	.word	0x08012a8f
 801266c:	08012ab3 	.word	0x08012ab3
 8012670:	20000ba4 	.word	0x20000ba4

08012674 <stdio_exit_handler>:
 8012674:	4a02      	ldr	r2, [pc, #8]	@ (8012680 <stdio_exit_handler+0xc>)
 8012676:	4903      	ldr	r1, [pc, #12]	@ (8012684 <stdio_exit_handler+0x10>)
 8012678:	4803      	ldr	r0, [pc, #12]	@ (8012688 <stdio_exit_handler+0x14>)
 801267a:	f000 b869 	b.w	8012750 <_fwalk_sglue>
 801267e:	bf00      	nop
 8012680:	20000010 	.word	0x20000010
 8012684:	08012591 	.word	0x08012591
 8012688:	20000020 	.word	0x20000020

0801268c <cleanup_stdio>:
 801268c:	6841      	ldr	r1, [r0, #4]
 801268e:	4b0c      	ldr	r3, [pc, #48]	@ (80126c0 <cleanup_stdio+0x34>)
 8012690:	4299      	cmp	r1, r3
 8012692:	b510      	push	{r4, lr}
 8012694:	4604      	mov	r4, r0
 8012696:	d001      	beq.n	801269c <cleanup_stdio+0x10>
 8012698:	f7ff ff7a 	bl	8012590 <_fflush_r>
 801269c:	68a1      	ldr	r1, [r4, #8]
 801269e:	4b09      	ldr	r3, [pc, #36]	@ (80126c4 <cleanup_stdio+0x38>)
 80126a0:	4299      	cmp	r1, r3
 80126a2:	d002      	beq.n	80126aa <cleanup_stdio+0x1e>
 80126a4:	4620      	mov	r0, r4
 80126a6:	f7ff ff73 	bl	8012590 <_fflush_r>
 80126aa:	68e1      	ldr	r1, [r4, #12]
 80126ac:	4b06      	ldr	r3, [pc, #24]	@ (80126c8 <cleanup_stdio+0x3c>)
 80126ae:	4299      	cmp	r1, r3
 80126b0:	d004      	beq.n	80126bc <cleanup_stdio+0x30>
 80126b2:	4620      	mov	r0, r4
 80126b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80126b8:	f7ff bf6a 	b.w	8012590 <_fflush_r>
 80126bc:	bd10      	pop	{r4, pc}
 80126be:	bf00      	nop
 80126c0:	20000ba4 	.word	0x20000ba4
 80126c4:	20000c0c 	.word	0x20000c0c
 80126c8:	20000c74 	.word	0x20000c74

080126cc <global_stdio_init.part.0>:
 80126cc:	b510      	push	{r4, lr}
 80126ce:	4b0b      	ldr	r3, [pc, #44]	@ (80126fc <global_stdio_init.part.0+0x30>)
 80126d0:	4c0b      	ldr	r4, [pc, #44]	@ (8012700 <global_stdio_init.part.0+0x34>)
 80126d2:	4a0c      	ldr	r2, [pc, #48]	@ (8012704 <global_stdio_init.part.0+0x38>)
 80126d4:	601a      	str	r2, [r3, #0]
 80126d6:	4620      	mov	r0, r4
 80126d8:	2200      	movs	r2, #0
 80126da:	2104      	movs	r1, #4
 80126dc:	f7ff ff94 	bl	8012608 <std>
 80126e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80126e4:	2201      	movs	r2, #1
 80126e6:	2109      	movs	r1, #9
 80126e8:	f7ff ff8e 	bl	8012608 <std>
 80126ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80126f0:	2202      	movs	r2, #2
 80126f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80126f6:	2112      	movs	r1, #18
 80126f8:	f7ff bf86 	b.w	8012608 <std>
 80126fc:	20000cdc 	.word	0x20000cdc
 8012700:	20000ba4 	.word	0x20000ba4
 8012704:	08012675 	.word	0x08012675

08012708 <__sfp_lock_acquire>:
 8012708:	4801      	ldr	r0, [pc, #4]	@ (8012710 <__sfp_lock_acquire+0x8>)
 801270a:	f000 bae8 	b.w	8012cde <__retarget_lock_acquire_recursive>
 801270e:	bf00      	nop
 8012710:	20000ce5 	.word	0x20000ce5

08012714 <__sfp_lock_release>:
 8012714:	4801      	ldr	r0, [pc, #4]	@ (801271c <__sfp_lock_release+0x8>)
 8012716:	f000 bae3 	b.w	8012ce0 <__retarget_lock_release_recursive>
 801271a:	bf00      	nop
 801271c:	20000ce5 	.word	0x20000ce5

08012720 <__sinit>:
 8012720:	b510      	push	{r4, lr}
 8012722:	4604      	mov	r4, r0
 8012724:	f7ff fff0 	bl	8012708 <__sfp_lock_acquire>
 8012728:	6a23      	ldr	r3, [r4, #32]
 801272a:	b11b      	cbz	r3, 8012734 <__sinit+0x14>
 801272c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012730:	f7ff bff0 	b.w	8012714 <__sfp_lock_release>
 8012734:	4b04      	ldr	r3, [pc, #16]	@ (8012748 <__sinit+0x28>)
 8012736:	6223      	str	r3, [r4, #32]
 8012738:	4b04      	ldr	r3, [pc, #16]	@ (801274c <__sinit+0x2c>)
 801273a:	681b      	ldr	r3, [r3, #0]
 801273c:	2b00      	cmp	r3, #0
 801273e:	d1f5      	bne.n	801272c <__sinit+0xc>
 8012740:	f7ff ffc4 	bl	80126cc <global_stdio_init.part.0>
 8012744:	e7f2      	b.n	801272c <__sinit+0xc>
 8012746:	bf00      	nop
 8012748:	0801268d 	.word	0x0801268d
 801274c:	20000cdc 	.word	0x20000cdc

08012750 <_fwalk_sglue>:
 8012750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012754:	4607      	mov	r7, r0
 8012756:	4688      	mov	r8, r1
 8012758:	4614      	mov	r4, r2
 801275a:	2600      	movs	r6, #0
 801275c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012760:	f1b9 0901 	subs.w	r9, r9, #1
 8012764:	d505      	bpl.n	8012772 <_fwalk_sglue+0x22>
 8012766:	6824      	ldr	r4, [r4, #0]
 8012768:	2c00      	cmp	r4, #0
 801276a:	d1f7      	bne.n	801275c <_fwalk_sglue+0xc>
 801276c:	4630      	mov	r0, r6
 801276e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012772:	89ab      	ldrh	r3, [r5, #12]
 8012774:	2b01      	cmp	r3, #1
 8012776:	d907      	bls.n	8012788 <_fwalk_sglue+0x38>
 8012778:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801277c:	3301      	adds	r3, #1
 801277e:	d003      	beq.n	8012788 <_fwalk_sglue+0x38>
 8012780:	4629      	mov	r1, r5
 8012782:	4638      	mov	r0, r7
 8012784:	47c0      	blx	r8
 8012786:	4306      	orrs	r6, r0
 8012788:	3568      	adds	r5, #104	@ 0x68
 801278a:	e7e9      	b.n	8012760 <_fwalk_sglue+0x10>

0801278c <iprintf>:
 801278c:	b40f      	push	{r0, r1, r2, r3}
 801278e:	b507      	push	{r0, r1, r2, lr}
 8012790:	4906      	ldr	r1, [pc, #24]	@ (80127ac <iprintf+0x20>)
 8012792:	ab04      	add	r3, sp, #16
 8012794:	6808      	ldr	r0, [r1, #0]
 8012796:	f853 2b04 	ldr.w	r2, [r3], #4
 801279a:	6881      	ldr	r1, [r0, #8]
 801279c:	9301      	str	r3, [sp, #4]
 801279e:	f002 febb 	bl	8015518 <_vfiprintf_r>
 80127a2:	b003      	add	sp, #12
 80127a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80127a8:	b004      	add	sp, #16
 80127aa:	4770      	bx	lr
 80127ac:	2000001c 	.word	0x2000001c

080127b0 <putchar>:
 80127b0:	4b02      	ldr	r3, [pc, #8]	@ (80127bc <putchar+0xc>)
 80127b2:	4601      	mov	r1, r0
 80127b4:	6818      	ldr	r0, [r3, #0]
 80127b6:	6882      	ldr	r2, [r0, #8]
 80127b8:	f003 b828 	b.w	801580c <_putc_r>
 80127bc:	2000001c 	.word	0x2000001c

080127c0 <_puts_r>:
 80127c0:	6a03      	ldr	r3, [r0, #32]
 80127c2:	b570      	push	{r4, r5, r6, lr}
 80127c4:	6884      	ldr	r4, [r0, #8]
 80127c6:	4605      	mov	r5, r0
 80127c8:	460e      	mov	r6, r1
 80127ca:	b90b      	cbnz	r3, 80127d0 <_puts_r+0x10>
 80127cc:	f7ff ffa8 	bl	8012720 <__sinit>
 80127d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80127d2:	07db      	lsls	r3, r3, #31
 80127d4:	d405      	bmi.n	80127e2 <_puts_r+0x22>
 80127d6:	89a3      	ldrh	r3, [r4, #12]
 80127d8:	0598      	lsls	r0, r3, #22
 80127da:	d402      	bmi.n	80127e2 <_puts_r+0x22>
 80127dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80127de:	f000 fa7e 	bl	8012cde <__retarget_lock_acquire_recursive>
 80127e2:	89a3      	ldrh	r3, [r4, #12]
 80127e4:	0719      	lsls	r1, r3, #28
 80127e6:	d502      	bpl.n	80127ee <_puts_r+0x2e>
 80127e8:	6923      	ldr	r3, [r4, #16]
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	d135      	bne.n	801285a <_puts_r+0x9a>
 80127ee:	4621      	mov	r1, r4
 80127f0:	4628      	mov	r0, r5
 80127f2:	f000 f9a1 	bl	8012b38 <__swsetup_r>
 80127f6:	b380      	cbz	r0, 801285a <_puts_r+0x9a>
 80127f8:	f04f 35ff 	mov.w	r5, #4294967295
 80127fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80127fe:	07da      	lsls	r2, r3, #31
 8012800:	d405      	bmi.n	801280e <_puts_r+0x4e>
 8012802:	89a3      	ldrh	r3, [r4, #12]
 8012804:	059b      	lsls	r3, r3, #22
 8012806:	d402      	bmi.n	801280e <_puts_r+0x4e>
 8012808:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801280a:	f000 fa69 	bl	8012ce0 <__retarget_lock_release_recursive>
 801280e:	4628      	mov	r0, r5
 8012810:	bd70      	pop	{r4, r5, r6, pc}
 8012812:	2b00      	cmp	r3, #0
 8012814:	da04      	bge.n	8012820 <_puts_r+0x60>
 8012816:	69a2      	ldr	r2, [r4, #24]
 8012818:	429a      	cmp	r2, r3
 801281a:	dc17      	bgt.n	801284c <_puts_r+0x8c>
 801281c:	290a      	cmp	r1, #10
 801281e:	d015      	beq.n	801284c <_puts_r+0x8c>
 8012820:	6823      	ldr	r3, [r4, #0]
 8012822:	1c5a      	adds	r2, r3, #1
 8012824:	6022      	str	r2, [r4, #0]
 8012826:	7019      	strb	r1, [r3, #0]
 8012828:	68a3      	ldr	r3, [r4, #8]
 801282a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801282e:	3b01      	subs	r3, #1
 8012830:	60a3      	str	r3, [r4, #8]
 8012832:	2900      	cmp	r1, #0
 8012834:	d1ed      	bne.n	8012812 <_puts_r+0x52>
 8012836:	2b00      	cmp	r3, #0
 8012838:	da11      	bge.n	801285e <_puts_r+0x9e>
 801283a:	4622      	mov	r2, r4
 801283c:	210a      	movs	r1, #10
 801283e:	4628      	mov	r0, r5
 8012840:	f000 f93b 	bl	8012aba <__swbuf_r>
 8012844:	3001      	adds	r0, #1
 8012846:	d0d7      	beq.n	80127f8 <_puts_r+0x38>
 8012848:	250a      	movs	r5, #10
 801284a:	e7d7      	b.n	80127fc <_puts_r+0x3c>
 801284c:	4622      	mov	r2, r4
 801284e:	4628      	mov	r0, r5
 8012850:	f000 f933 	bl	8012aba <__swbuf_r>
 8012854:	3001      	adds	r0, #1
 8012856:	d1e7      	bne.n	8012828 <_puts_r+0x68>
 8012858:	e7ce      	b.n	80127f8 <_puts_r+0x38>
 801285a:	3e01      	subs	r6, #1
 801285c:	e7e4      	b.n	8012828 <_puts_r+0x68>
 801285e:	6823      	ldr	r3, [r4, #0]
 8012860:	1c5a      	adds	r2, r3, #1
 8012862:	6022      	str	r2, [r4, #0]
 8012864:	220a      	movs	r2, #10
 8012866:	701a      	strb	r2, [r3, #0]
 8012868:	e7ee      	b.n	8012848 <_puts_r+0x88>
	...

0801286c <puts>:
 801286c:	4b02      	ldr	r3, [pc, #8]	@ (8012878 <puts+0xc>)
 801286e:	4601      	mov	r1, r0
 8012870:	6818      	ldr	r0, [r3, #0]
 8012872:	f7ff bfa5 	b.w	80127c0 <_puts_r>
 8012876:	bf00      	nop
 8012878:	2000001c 	.word	0x2000001c

0801287c <setbuf>:
 801287c:	fab1 f281 	clz	r2, r1
 8012880:	0952      	lsrs	r2, r2, #5
 8012882:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012886:	0052      	lsls	r2, r2, #1
 8012888:	f000 b800 	b.w	801288c <setvbuf>

0801288c <setvbuf>:
 801288c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012890:	461d      	mov	r5, r3
 8012892:	4b57      	ldr	r3, [pc, #348]	@ (80129f0 <setvbuf+0x164>)
 8012894:	681f      	ldr	r7, [r3, #0]
 8012896:	4604      	mov	r4, r0
 8012898:	460e      	mov	r6, r1
 801289a:	4690      	mov	r8, r2
 801289c:	b127      	cbz	r7, 80128a8 <setvbuf+0x1c>
 801289e:	6a3b      	ldr	r3, [r7, #32]
 80128a0:	b913      	cbnz	r3, 80128a8 <setvbuf+0x1c>
 80128a2:	4638      	mov	r0, r7
 80128a4:	f7ff ff3c 	bl	8012720 <__sinit>
 80128a8:	f1b8 0f02 	cmp.w	r8, #2
 80128ac:	d006      	beq.n	80128bc <setvbuf+0x30>
 80128ae:	f1b8 0f01 	cmp.w	r8, #1
 80128b2:	f200 809a 	bhi.w	80129ea <setvbuf+0x15e>
 80128b6:	2d00      	cmp	r5, #0
 80128b8:	f2c0 8097 	blt.w	80129ea <setvbuf+0x15e>
 80128bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80128be:	07d9      	lsls	r1, r3, #31
 80128c0:	d405      	bmi.n	80128ce <setvbuf+0x42>
 80128c2:	89a3      	ldrh	r3, [r4, #12]
 80128c4:	059a      	lsls	r2, r3, #22
 80128c6:	d402      	bmi.n	80128ce <setvbuf+0x42>
 80128c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80128ca:	f000 fa08 	bl	8012cde <__retarget_lock_acquire_recursive>
 80128ce:	4621      	mov	r1, r4
 80128d0:	4638      	mov	r0, r7
 80128d2:	f7ff fe5d 	bl	8012590 <_fflush_r>
 80128d6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80128d8:	b141      	cbz	r1, 80128ec <setvbuf+0x60>
 80128da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80128de:	4299      	cmp	r1, r3
 80128e0:	d002      	beq.n	80128e8 <setvbuf+0x5c>
 80128e2:	4638      	mov	r0, r7
 80128e4:	f001 f860 	bl	80139a8 <_free_r>
 80128e8:	2300      	movs	r3, #0
 80128ea:	6363      	str	r3, [r4, #52]	@ 0x34
 80128ec:	2300      	movs	r3, #0
 80128ee:	61a3      	str	r3, [r4, #24]
 80128f0:	6063      	str	r3, [r4, #4]
 80128f2:	89a3      	ldrh	r3, [r4, #12]
 80128f4:	061b      	lsls	r3, r3, #24
 80128f6:	d503      	bpl.n	8012900 <setvbuf+0x74>
 80128f8:	6921      	ldr	r1, [r4, #16]
 80128fa:	4638      	mov	r0, r7
 80128fc:	f001 f854 	bl	80139a8 <_free_r>
 8012900:	89a3      	ldrh	r3, [r4, #12]
 8012902:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8012906:	f023 0303 	bic.w	r3, r3, #3
 801290a:	f1b8 0f02 	cmp.w	r8, #2
 801290e:	81a3      	strh	r3, [r4, #12]
 8012910:	d061      	beq.n	80129d6 <setvbuf+0x14a>
 8012912:	ab01      	add	r3, sp, #4
 8012914:	466a      	mov	r2, sp
 8012916:	4621      	mov	r1, r4
 8012918:	4638      	mov	r0, r7
 801291a:	f002 ff15 	bl	8015748 <__swhatbuf_r>
 801291e:	89a3      	ldrh	r3, [r4, #12]
 8012920:	4318      	orrs	r0, r3
 8012922:	81a0      	strh	r0, [r4, #12]
 8012924:	bb2d      	cbnz	r5, 8012972 <setvbuf+0xe6>
 8012926:	9d00      	ldr	r5, [sp, #0]
 8012928:	4628      	mov	r0, r5
 801292a:	f001 f887 	bl	8013a3c <malloc>
 801292e:	4606      	mov	r6, r0
 8012930:	2800      	cmp	r0, #0
 8012932:	d152      	bne.n	80129da <setvbuf+0x14e>
 8012934:	f8dd 9000 	ldr.w	r9, [sp]
 8012938:	45a9      	cmp	r9, r5
 801293a:	d140      	bne.n	80129be <setvbuf+0x132>
 801293c:	f04f 35ff 	mov.w	r5, #4294967295
 8012940:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012944:	f043 0202 	orr.w	r2, r3, #2
 8012948:	81a2      	strh	r2, [r4, #12]
 801294a:	2200      	movs	r2, #0
 801294c:	60a2      	str	r2, [r4, #8]
 801294e:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8012952:	6022      	str	r2, [r4, #0]
 8012954:	6122      	str	r2, [r4, #16]
 8012956:	2201      	movs	r2, #1
 8012958:	6162      	str	r2, [r4, #20]
 801295a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801295c:	07d6      	lsls	r6, r2, #31
 801295e:	d404      	bmi.n	801296a <setvbuf+0xde>
 8012960:	0598      	lsls	r0, r3, #22
 8012962:	d402      	bmi.n	801296a <setvbuf+0xde>
 8012964:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012966:	f000 f9bb 	bl	8012ce0 <__retarget_lock_release_recursive>
 801296a:	4628      	mov	r0, r5
 801296c:	b003      	add	sp, #12
 801296e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012972:	2e00      	cmp	r6, #0
 8012974:	d0d8      	beq.n	8012928 <setvbuf+0x9c>
 8012976:	6a3b      	ldr	r3, [r7, #32]
 8012978:	b913      	cbnz	r3, 8012980 <setvbuf+0xf4>
 801297a:	4638      	mov	r0, r7
 801297c:	f7ff fed0 	bl	8012720 <__sinit>
 8012980:	f1b8 0f01 	cmp.w	r8, #1
 8012984:	bf08      	it	eq
 8012986:	89a3      	ldrheq	r3, [r4, #12]
 8012988:	6026      	str	r6, [r4, #0]
 801298a:	bf04      	itt	eq
 801298c:	f043 0301 	orreq.w	r3, r3, #1
 8012990:	81a3      	strheq	r3, [r4, #12]
 8012992:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012996:	f013 0208 	ands.w	r2, r3, #8
 801299a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 801299e:	d01e      	beq.n	80129de <setvbuf+0x152>
 80129a0:	07d9      	lsls	r1, r3, #31
 80129a2:	bf41      	itttt	mi
 80129a4:	2200      	movmi	r2, #0
 80129a6:	426d      	negmi	r5, r5
 80129a8:	60a2      	strmi	r2, [r4, #8]
 80129aa:	61a5      	strmi	r5, [r4, #24]
 80129ac:	bf58      	it	pl
 80129ae:	60a5      	strpl	r5, [r4, #8]
 80129b0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80129b2:	07d2      	lsls	r2, r2, #31
 80129b4:	d401      	bmi.n	80129ba <setvbuf+0x12e>
 80129b6:	059b      	lsls	r3, r3, #22
 80129b8:	d513      	bpl.n	80129e2 <setvbuf+0x156>
 80129ba:	2500      	movs	r5, #0
 80129bc:	e7d5      	b.n	801296a <setvbuf+0xde>
 80129be:	4648      	mov	r0, r9
 80129c0:	f001 f83c 	bl	8013a3c <malloc>
 80129c4:	4606      	mov	r6, r0
 80129c6:	2800      	cmp	r0, #0
 80129c8:	d0b8      	beq.n	801293c <setvbuf+0xb0>
 80129ca:	89a3      	ldrh	r3, [r4, #12]
 80129cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80129d0:	81a3      	strh	r3, [r4, #12]
 80129d2:	464d      	mov	r5, r9
 80129d4:	e7cf      	b.n	8012976 <setvbuf+0xea>
 80129d6:	2500      	movs	r5, #0
 80129d8:	e7b2      	b.n	8012940 <setvbuf+0xb4>
 80129da:	46a9      	mov	r9, r5
 80129dc:	e7f5      	b.n	80129ca <setvbuf+0x13e>
 80129de:	60a2      	str	r2, [r4, #8]
 80129e0:	e7e6      	b.n	80129b0 <setvbuf+0x124>
 80129e2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80129e4:	f000 f97c 	bl	8012ce0 <__retarget_lock_release_recursive>
 80129e8:	e7e7      	b.n	80129ba <setvbuf+0x12e>
 80129ea:	f04f 35ff 	mov.w	r5, #4294967295
 80129ee:	e7bc      	b.n	801296a <setvbuf+0xde>
 80129f0:	2000001c 	.word	0x2000001c

080129f4 <siprintf>:
 80129f4:	b40e      	push	{r1, r2, r3}
 80129f6:	b500      	push	{lr}
 80129f8:	b09c      	sub	sp, #112	@ 0x70
 80129fa:	ab1d      	add	r3, sp, #116	@ 0x74
 80129fc:	9002      	str	r0, [sp, #8]
 80129fe:	9006      	str	r0, [sp, #24]
 8012a00:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012a04:	4809      	ldr	r0, [pc, #36]	@ (8012a2c <siprintf+0x38>)
 8012a06:	9107      	str	r1, [sp, #28]
 8012a08:	9104      	str	r1, [sp, #16]
 8012a0a:	4909      	ldr	r1, [pc, #36]	@ (8012a30 <siprintf+0x3c>)
 8012a0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8012a10:	9105      	str	r1, [sp, #20]
 8012a12:	6800      	ldr	r0, [r0, #0]
 8012a14:	9301      	str	r3, [sp, #4]
 8012a16:	a902      	add	r1, sp, #8
 8012a18:	f002 fc58 	bl	80152cc <_svfiprintf_r>
 8012a1c:	9b02      	ldr	r3, [sp, #8]
 8012a1e:	2200      	movs	r2, #0
 8012a20:	701a      	strb	r2, [r3, #0]
 8012a22:	b01c      	add	sp, #112	@ 0x70
 8012a24:	f85d eb04 	ldr.w	lr, [sp], #4
 8012a28:	b003      	add	sp, #12
 8012a2a:	4770      	bx	lr
 8012a2c:	2000001c 	.word	0x2000001c
 8012a30:	ffff0208 	.word	0xffff0208

08012a34 <__sread>:
 8012a34:	b510      	push	{r4, lr}
 8012a36:	460c      	mov	r4, r1
 8012a38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a3c:	f000 f900 	bl	8012c40 <_read_r>
 8012a40:	2800      	cmp	r0, #0
 8012a42:	bfab      	itete	ge
 8012a44:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012a46:	89a3      	ldrhlt	r3, [r4, #12]
 8012a48:	181b      	addge	r3, r3, r0
 8012a4a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012a4e:	bfac      	ite	ge
 8012a50:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012a52:	81a3      	strhlt	r3, [r4, #12]
 8012a54:	bd10      	pop	{r4, pc}

08012a56 <__swrite>:
 8012a56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a5a:	461f      	mov	r7, r3
 8012a5c:	898b      	ldrh	r3, [r1, #12]
 8012a5e:	05db      	lsls	r3, r3, #23
 8012a60:	4605      	mov	r5, r0
 8012a62:	460c      	mov	r4, r1
 8012a64:	4616      	mov	r6, r2
 8012a66:	d505      	bpl.n	8012a74 <__swrite+0x1e>
 8012a68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a6c:	2302      	movs	r3, #2
 8012a6e:	2200      	movs	r2, #0
 8012a70:	f000 f8d4 	bl	8012c1c <_lseek_r>
 8012a74:	89a3      	ldrh	r3, [r4, #12]
 8012a76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012a7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012a7e:	81a3      	strh	r3, [r4, #12]
 8012a80:	4632      	mov	r2, r6
 8012a82:	463b      	mov	r3, r7
 8012a84:	4628      	mov	r0, r5
 8012a86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012a8a:	f000 b8eb 	b.w	8012c64 <_write_r>

08012a8e <__sseek>:
 8012a8e:	b510      	push	{r4, lr}
 8012a90:	460c      	mov	r4, r1
 8012a92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a96:	f000 f8c1 	bl	8012c1c <_lseek_r>
 8012a9a:	1c43      	adds	r3, r0, #1
 8012a9c:	89a3      	ldrh	r3, [r4, #12]
 8012a9e:	bf15      	itete	ne
 8012aa0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012aa2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012aa6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012aaa:	81a3      	strheq	r3, [r4, #12]
 8012aac:	bf18      	it	ne
 8012aae:	81a3      	strhne	r3, [r4, #12]
 8012ab0:	bd10      	pop	{r4, pc}

08012ab2 <__sclose>:
 8012ab2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012ab6:	f000 b8a1 	b.w	8012bfc <_close_r>

08012aba <__swbuf_r>:
 8012aba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012abc:	460e      	mov	r6, r1
 8012abe:	4614      	mov	r4, r2
 8012ac0:	4605      	mov	r5, r0
 8012ac2:	b118      	cbz	r0, 8012acc <__swbuf_r+0x12>
 8012ac4:	6a03      	ldr	r3, [r0, #32]
 8012ac6:	b90b      	cbnz	r3, 8012acc <__swbuf_r+0x12>
 8012ac8:	f7ff fe2a 	bl	8012720 <__sinit>
 8012acc:	69a3      	ldr	r3, [r4, #24]
 8012ace:	60a3      	str	r3, [r4, #8]
 8012ad0:	89a3      	ldrh	r3, [r4, #12]
 8012ad2:	071a      	lsls	r2, r3, #28
 8012ad4:	d501      	bpl.n	8012ada <__swbuf_r+0x20>
 8012ad6:	6923      	ldr	r3, [r4, #16]
 8012ad8:	b943      	cbnz	r3, 8012aec <__swbuf_r+0x32>
 8012ada:	4621      	mov	r1, r4
 8012adc:	4628      	mov	r0, r5
 8012ade:	f000 f82b 	bl	8012b38 <__swsetup_r>
 8012ae2:	b118      	cbz	r0, 8012aec <__swbuf_r+0x32>
 8012ae4:	f04f 37ff 	mov.w	r7, #4294967295
 8012ae8:	4638      	mov	r0, r7
 8012aea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012aec:	6823      	ldr	r3, [r4, #0]
 8012aee:	6922      	ldr	r2, [r4, #16]
 8012af0:	1a98      	subs	r0, r3, r2
 8012af2:	6963      	ldr	r3, [r4, #20]
 8012af4:	b2f6      	uxtb	r6, r6
 8012af6:	4283      	cmp	r3, r0
 8012af8:	4637      	mov	r7, r6
 8012afa:	dc05      	bgt.n	8012b08 <__swbuf_r+0x4e>
 8012afc:	4621      	mov	r1, r4
 8012afe:	4628      	mov	r0, r5
 8012b00:	f7ff fd46 	bl	8012590 <_fflush_r>
 8012b04:	2800      	cmp	r0, #0
 8012b06:	d1ed      	bne.n	8012ae4 <__swbuf_r+0x2a>
 8012b08:	68a3      	ldr	r3, [r4, #8]
 8012b0a:	3b01      	subs	r3, #1
 8012b0c:	60a3      	str	r3, [r4, #8]
 8012b0e:	6823      	ldr	r3, [r4, #0]
 8012b10:	1c5a      	adds	r2, r3, #1
 8012b12:	6022      	str	r2, [r4, #0]
 8012b14:	701e      	strb	r6, [r3, #0]
 8012b16:	6962      	ldr	r2, [r4, #20]
 8012b18:	1c43      	adds	r3, r0, #1
 8012b1a:	429a      	cmp	r2, r3
 8012b1c:	d004      	beq.n	8012b28 <__swbuf_r+0x6e>
 8012b1e:	89a3      	ldrh	r3, [r4, #12]
 8012b20:	07db      	lsls	r3, r3, #31
 8012b22:	d5e1      	bpl.n	8012ae8 <__swbuf_r+0x2e>
 8012b24:	2e0a      	cmp	r6, #10
 8012b26:	d1df      	bne.n	8012ae8 <__swbuf_r+0x2e>
 8012b28:	4621      	mov	r1, r4
 8012b2a:	4628      	mov	r0, r5
 8012b2c:	f7ff fd30 	bl	8012590 <_fflush_r>
 8012b30:	2800      	cmp	r0, #0
 8012b32:	d0d9      	beq.n	8012ae8 <__swbuf_r+0x2e>
 8012b34:	e7d6      	b.n	8012ae4 <__swbuf_r+0x2a>
	...

08012b38 <__swsetup_r>:
 8012b38:	b538      	push	{r3, r4, r5, lr}
 8012b3a:	4b29      	ldr	r3, [pc, #164]	@ (8012be0 <__swsetup_r+0xa8>)
 8012b3c:	4605      	mov	r5, r0
 8012b3e:	6818      	ldr	r0, [r3, #0]
 8012b40:	460c      	mov	r4, r1
 8012b42:	b118      	cbz	r0, 8012b4c <__swsetup_r+0x14>
 8012b44:	6a03      	ldr	r3, [r0, #32]
 8012b46:	b90b      	cbnz	r3, 8012b4c <__swsetup_r+0x14>
 8012b48:	f7ff fdea 	bl	8012720 <__sinit>
 8012b4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b50:	0719      	lsls	r1, r3, #28
 8012b52:	d422      	bmi.n	8012b9a <__swsetup_r+0x62>
 8012b54:	06da      	lsls	r2, r3, #27
 8012b56:	d407      	bmi.n	8012b68 <__swsetup_r+0x30>
 8012b58:	2209      	movs	r2, #9
 8012b5a:	602a      	str	r2, [r5, #0]
 8012b5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012b60:	81a3      	strh	r3, [r4, #12]
 8012b62:	f04f 30ff 	mov.w	r0, #4294967295
 8012b66:	e033      	b.n	8012bd0 <__swsetup_r+0x98>
 8012b68:	0758      	lsls	r0, r3, #29
 8012b6a:	d512      	bpl.n	8012b92 <__swsetup_r+0x5a>
 8012b6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012b6e:	b141      	cbz	r1, 8012b82 <__swsetup_r+0x4a>
 8012b70:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012b74:	4299      	cmp	r1, r3
 8012b76:	d002      	beq.n	8012b7e <__swsetup_r+0x46>
 8012b78:	4628      	mov	r0, r5
 8012b7a:	f000 ff15 	bl	80139a8 <_free_r>
 8012b7e:	2300      	movs	r3, #0
 8012b80:	6363      	str	r3, [r4, #52]	@ 0x34
 8012b82:	89a3      	ldrh	r3, [r4, #12]
 8012b84:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012b88:	81a3      	strh	r3, [r4, #12]
 8012b8a:	2300      	movs	r3, #0
 8012b8c:	6063      	str	r3, [r4, #4]
 8012b8e:	6923      	ldr	r3, [r4, #16]
 8012b90:	6023      	str	r3, [r4, #0]
 8012b92:	89a3      	ldrh	r3, [r4, #12]
 8012b94:	f043 0308 	orr.w	r3, r3, #8
 8012b98:	81a3      	strh	r3, [r4, #12]
 8012b9a:	6923      	ldr	r3, [r4, #16]
 8012b9c:	b94b      	cbnz	r3, 8012bb2 <__swsetup_r+0x7a>
 8012b9e:	89a3      	ldrh	r3, [r4, #12]
 8012ba0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012ba4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012ba8:	d003      	beq.n	8012bb2 <__swsetup_r+0x7a>
 8012baa:	4621      	mov	r1, r4
 8012bac:	4628      	mov	r0, r5
 8012bae:	f002 fdf1 	bl	8015794 <__smakebuf_r>
 8012bb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012bb6:	f013 0201 	ands.w	r2, r3, #1
 8012bba:	d00a      	beq.n	8012bd2 <__swsetup_r+0x9a>
 8012bbc:	2200      	movs	r2, #0
 8012bbe:	60a2      	str	r2, [r4, #8]
 8012bc0:	6962      	ldr	r2, [r4, #20]
 8012bc2:	4252      	negs	r2, r2
 8012bc4:	61a2      	str	r2, [r4, #24]
 8012bc6:	6922      	ldr	r2, [r4, #16]
 8012bc8:	b942      	cbnz	r2, 8012bdc <__swsetup_r+0xa4>
 8012bca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012bce:	d1c5      	bne.n	8012b5c <__swsetup_r+0x24>
 8012bd0:	bd38      	pop	{r3, r4, r5, pc}
 8012bd2:	0799      	lsls	r1, r3, #30
 8012bd4:	bf58      	it	pl
 8012bd6:	6962      	ldrpl	r2, [r4, #20]
 8012bd8:	60a2      	str	r2, [r4, #8]
 8012bda:	e7f4      	b.n	8012bc6 <__swsetup_r+0x8e>
 8012bdc:	2000      	movs	r0, #0
 8012bde:	e7f7      	b.n	8012bd0 <__swsetup_r+0x98>
 8012be0:	2000001c 	.word	0x2000001c

08012be4 <memset>:
 8012be4:	4402      	add	r2, r0
 8012be6:	4603      	mov	r3, r0
 8012be8:	4293      	cmp	r3, r2
 8012bea:	d100      	bne.n	8012bee <memset+0xa>
 8012bec:	4770      	bx	lr
 8012bee:	f803 1b01 	strb.w	r1, [r3], #1
 8012bf2:	e7f9      	b.n	8012be8 <memset+0x4>

08012bf4 <_localeconv_r>:
 8012bf4:	4800      	ldr	r0, [pc, #0]	@ (8012bf8 <_localeconv_r+0x4>)
 8012bf6:	4770      	bx	lr
 8012bf8:	2000015c 	.word	0x2000015c

08012bfc <_close_r>:
 8012bfc:	b538      	push	{r3, r4, r5, lr}
 8012bfe:	4d06      	ldr	r5, [pc, #24]	@ (8012c18 <_close_r+0x1c>)
 8012c00:	2300      	movs	r3, #0
 8012c02:	4604      	mov	r4, r0
 8012c04:	4608      	mov	r0, r1
 8012c06:	602b      	str	r3, [r5, #0]
 8012c08:	f7f6 ff36 	bl	8009a78 <_close>
 8012c0c:	1c43      	adds	r3, r0, #1
 8012c0e:	d102      	bne.n	8012c16 <_close_r+0x1a>
 8012c10:	682b      	ldr	r3, [r5, #0]
 8012c12:	b103      	cbz	r3, 8012c16 <_close_r+0x1a>
 8012c14:	6023      	str	r3, [r4, #0]
 8012c16:	bd38      	pop	{r3, r4, r5, pc}
 8012c18:	20000ce0 	.word	0x20000ce0

08012c1c <_lseek_r>:
 8012c1c:	b538      	push	{r3, r4, r5, lr}
 8012c1e:	4d07      	ldr	r5, [pc, #28]	@ (8012c3c <_lseek_r+0x20>)
 8012c20:	4604      	mov	r4, r0
 8012c22:	4608      	mov	r0, r1
 8012c24:	4611      	mov	r1, r2
 8012c26:	2200      	movs	r2, #0
 8012c28:	602a      	str	r2, [r5, #0]
 8012c2a:	461a      	mov	r2, r3
 8012c2c:	f7f6 ff4b 	bl	8009ac6 <_lseek>
 8012c30:	1c43      	adds	r3, r0, #1
 8012c32:	d102      	bne.n	8012c3a <_lseek_r+0x1e>
 8012c34:	682b      	ldr	r3, [r5, #0]
 8012c36:	b103      	cbz	r3, 8012c3a <_lseek_r+0x1e>
 8012c38:	6023      	str	r3, [r4, #0]
 8012c3a:	bd38      	pop	{r3, r4, r5, pc}
 8012c3c:	20000ce0 	.word	0x20000ce0

08012c40 <_read_r>:
 8012c40:	b538      	push	{r3, r4, r5, lr}
 8012c42:	4d07      	ldr	r5, [pc, #28]	@ (8012c60 <_read_r+0x20>)
 8012c44:	4604      	mov	r4, r0
 8012c46:	4608      	mov	r0, r1
 8012c48:	4611      	mov	r1, r2
 8012c4a:	2200      	movs	r2, #0
 8012c4c:	602a      	str	r2, [r5, #0]
 8012c4e:	461a      	mov	r2, r3
 8012c50:	f7f6 fed9 	bl	8009a06 <_read>
 8012c54:	1c43      	adds	r3, r0, #1
 8012c56:	d102      	bne.n	8012c5e <_read_r+0x1e>
 8012c58:	682b      	ldr	r3, [r5, #0]
 8012c5a:	b103      	cbz	r3, 8012c5e <_read_r+0x1e>
 8012c5c:	6023      	str	r3, [r4, #0]
 8012c5e:	bd38      	pop	{r3, r4, r5, pc}
 8012c60:	20000ce0 	.word	0x20000ce0

08012c64 <_write_r>:
 8012c64:	b538      	push	{r3, r4, r5, lr}
 8012c66:	4d07      	ldr	r5, [pc, #28]	@ (8012c84 <_write_r+0x20>)
 8012c68:	4604      	mov	r4, r0
 8012c6a:	4608      	mov	r0, r1
 8012c6c:	4611      	mov	r1, r2
 8012c6e:	2200      	movs	r2, #0
 8012c70:	602a      	str	r2, [r5, #0]
 8012c72:	461a      	mov	r2, r3
 8012c74:	f7f6 fee4 	bl	8009a40 <_write>
 8012c78:	1c43      	adds	r3, r0, #1
 8012c7a:	d102      	bne.n	8012c82 <_write_r+0x1e>
 8012c7c:	682b      	ldr	r3, [r5, #0]
 8012c7e:	b103      	cbz	r3, 8012c82 <_write_r+0x1e>
 8012c80:	6023      	str	r3, [r4, #0]
 8012c82:	bd38      	pop	{r3, r4, r5, pc}
 8012c84:	20000ce0 	.word	0x20000ce0

08012c88 <__errno>:
 8012c88:	4b01      	ldr	r3, [pc, #4]	@ (8012c90 <__errno+0x8>)
 8012c8a:	6818      	ldr	r0, [r3, #0]
 8012c8c:	4770      	bx	lr
 8012c8e:	bf00      	nop
 8012c90:	2000001c 	.word	0x2000001c

08012c94 <__libc_init_array>:
 8012c94:	b570      	push	{r4, r5, r6, lr}
 8012c96:	4d0d      	ldr	r5, [pc, #52]	@ (8012ccc <__libc_init_array+0x38>)
 8012c98:	4c0d      	ldr	r4, [pc, #52]	@ (8012cd0 <__libc_init_array+0x3c>)
 8012c9a:	1b64      	subs	r4, r4, r5
 8012c9c:	10a4      	asrs	r4, r4, #2
 8012c9e:	2600      	movs	r6, #0
 8012ca0:	42a6      	cmp	r6, r4
 8012ca2:	d109      	bne.n	8012cb8 <__libc_init_array+0x24>
 8012ca4:	4d0b      	ldr	r5, [pc, #44]	@ (8012cd4 <__libc_init_array+0x40>)
 8012ca6:	4c0c      	ldr	r4, [pc, #48]	@ (8012cd8 <__libc_init_array+0x44>)
 8012ca8:	f003 fa68 	bl	801617c <_init>
 8012cac:	1b64      	subs	r4, r4, r5
 8012cae:	10a4      	asrs	r4, r4, #2
 8012cb0:	2600      	movs	r6, #0
 8012cb2:	42a6      	cmp	r6, r4
 8012cb4:	d105      	bne.n	8012cc2 <__libc_init_array+0x2e>
 8012cb6:	bd70      	pop	{r4, r5, r6, pc}
 8012cb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8012cbc:	4798      	blx	r3
 8012cbe:	3601      	adds	r6, #1
 8012cc0:	e7ee      	b.n	8012ca0 <__libc_init_array+0xc>
 8012cc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8012cc6:	4798      	blx	r3
 8012cc8:	3601      	adds	r6, #1
 8012cca:	e7f2      	b.n	8012cb2 <__libc_init_array+0x1e>
 8012ccc:	08017228 	.word	0x08017228
 8012cd0:	08017228 	.word	0x08017228
 8012cd4:	08017228 	.word	0x08017228
 8012cd8:	0801722c 	.word	0x0801722c

08012cdc <__retarget_lock_init_recursive>:
 8012cdc:	4770      	bx	lr

08012cde <__retarget_lock_acquire_recursive>:
 8012cde:	4770      	bx	lr

08012ce0 <__retarget_lock_release_recursive>:
 8012ce0:	4770      	bx	lr

08012ce2 <memcpy>:
 8012ce2:	440a      	add	r2, r1
 8012ce4:	4291      	cmp	r1, r2
 8012ce6:	f100 33ff 	add.w	r3, r0, #4294967295
 8012cea:	d100      	bne.n	8012cee <memcpy+0xc>
 8012cec:	4770      	bx	lr
 8012cee:	b510      	push	{r4, lr}
 8012cf0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012cf4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012cf8:	4291      	cmp	r1, r2
 8012cfa:	d1f9      	bne.n	8012cf0 <memcpy+0xe>
 8012cfc:	bd10      	pop	{r4, pc}
	...

08012d00 <nanf>:
 8012d00:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8012d08 <nanf+0x8>
 8012d04:	4770      	bx	lr
 8012d06:	bf00      	nop
 8012d08:	7fc00000 	.word	0x7fc00000

08012d0c <quorem>:
 8012d0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d10:	6903      	ldr	r3, [r0, #16]
 8012d12:	690c      	ldr	r4, [r1, #16]
 8012d14:	42a3      	cmp	r3, r4
 8012d16:	4607      	mov	r7, r0
 8012d18:	db7e      	blt.n	8012e18 <quorem+0x10c>
 8012d1a:	3c01      	subs	r4, #1
 8012d1c:	f101 0814 	add.w	r8, r1, #20
 8012d20:	00a3      	lsls	r3, r4, #2
 8012d22:	f100 0514 	add.w	r5, r0, #20
 8012d26:	9300      	str	r3, [sp, #0]
 8012d28:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012d2c:	9301      	str	r3, [sp, #4]
 8012d2e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012d32:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012d36:	3301      	adds	r3, #1
 8012d38:	429a      	cmp	r2, r3
 8012d3a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012d3e:	fbb2 f6f3 	udiv	r6, r2, r3
 8012d42:	d32e      	bcc.n	8012da2 <quorem+0x96>
 8012d44:	f04f 0a00 	mov.w	sl, #0
 8012d48:	46c4      	mov	ip, r8
 8012d4a:	46ae      	mov	lr, r5
 8012d4c:	46d3      	mov	fp, sl
 8012d4e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012d52:	b298      	uxth	r0, r3
 8012d54:	fb06 a000 	mla	r0, r6, r0, sl
 8012d58:	0c02      	lsrs	r2, r0, #16
 8012d5a:	0c1b      	lsrs	r3, r3, #16
 8012d5c:	fb06 2303 	mla	r3, r6, r3, r2
 8012d60:	f8de 2000 	ldr.w	r2, [lr]
 8012d64:	b280      	uxth	r0, r0
 8012d66:	b292      	uxth	r2, r2
 8012d68:	1a12      	subs	r2, r2, r0
 8012d6a:	445a      	add	r2, fp
 8012d6c:	f8de 0000 	ldr.w	r0, [lr]
 8012d70:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012d74:	b29b      	uxth	r3, r3
 8012d76:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012d7a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012d7e:	b292      	uxth	r2, r2
 8012d80:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012d84:	45e1      	cmp	r9, ip
 8012d86:	f84e 2b04 	str.w	r2, [lr], #4
 8012d8a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012d8e:	d2de      	bcs.n	8012d4e <quorem+0x42>
 8012d90:	9b00      	ldr	r3, [sp, #0]
 8012d92:	58eb      	ldr	r3, [r5, r3]
 8012d94:	b92b      	cbnz	r3, 8012da2 <quorem+0x96>
 8012d96:	9b01      	ldr	r3, [sp, #4]
 8012d98:	3b04      	subs	r3, #4
 8012d9a:	429d      	cmp	r5, r3
 8012d9c:	461a      	mov	r2, r3
 8012d9e:	d32f      	bcc.n	8012e00 <quorem+0xf4>
 8012da0:	613c      	str	r4, [r7, #16]
 8012da2:	4638      	mov	r0, r7
 8012da4:	f001 f9c4 	bl	8014130 <__mcmp>
 8012da8:	2800      	cmp	r0, #0
 8012daa:	db25      	blt.n	8012df8 <quorem+0xec>
 8012dac:	4629      	mov	r1, r5
 8012dae:	2000      	movs	r0, #0
 8012db0:	f858 2b04 	ldr.w	r2, [r8], #4
 8012db4:	f8d1 c000 	ldr.w	ip, [r1]
 8012db8:	fa1f fe82 	uxth.w	lr, r2
 8012dbc:	fa1f f38c 	uxth.w	r3, ip
 8012dc0:	eba3 030e 	sub.w	r3, r3, lr
 8012dc4:	4403      	add	r3, r0
 8012dc6:	0c12      	lsrs	r2, r2, #16
 8012dc8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012dcc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012dd0:	b29b      	uxth	r3, r3
 8012dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012dd6:	45c1      	cmp	r9, r8
 8012dd8:	f841 3b04 	str.w	r3, [r1], #4
 8012ddc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012de0:	d2e6      	bcs.n	8012db0 <quorem+0xa4>
 8012de2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012de6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012dea:	b922      	cbnz	r2, 8012df6 <quorem+0xea>
 8012dec:	3b04      	subs	r3, #4
 8012dee:	429d      	cmp	r5, r3
 8012df0:	461a      	mov	r2, r3
 8012df2:	d30b      	bcc.n	8012e0c <quorem+0x100>
 8012df4:	613c      	str	r4, [r7, #16]
 8012df6:	3601      	adds	r6, #1
 8012df8:	4630      	mov	r0, r6
 8012dfa:	b003      	add	sp, #12
 8012dfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e00:	6812      	ldr	r2, [r2, #0]
 8012e02:	3b04      	subs	r3, #4
 8012e04:	2a00      	cmp	r2, #0
 8012e06:	d1cb      	bne.n	8012da0 <quorem+0x94>
 8012e08:	3c01      	subs	r4, #1
 8012e0a:	e7c6      	b.n	8012d9a <quorem+0x8e>
 8012e0c:	6812      	ldr	r2, [r2, #0]
 8012e0e:	3b04      	subs	r3, #4
 8012e10:	2a00      	cmp	r2, #0
 8012e12:	d1ef      	bne.n	8012df4 <quorem+0xe8>
 8012e14:	3c01      	subs	r4, #1
 8012e16:	e7ea      	b.n	8012dee <quorem+0xe2>
 8012e18:	2000      	movs	r0, #0
 8012e1a:	e7ee      	b.n	8012dfa <quorem+0xee>
 8012e1c:	0000      	movs	r0, r0
	...

08012e20 <_dtoa_r>:
 8012e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e24:	69c7      	ldr	r7, [r0, #28]
 8012e26:	b099      	sub	sp, #100	@ 0x64
 8012e28:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012e2c:	ec55 4b10 	vmov	r4, r5, d0
 8012e30:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8012e32:	9109      	str	r1, [sp, #36]	@ 0x24
 8012e34:	4683      	mov	fp, r0
 8012e36:	920e      	str	r2, [sp, #56]	@ 0x38
 8012e38:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012e3a:	b97f      	cbnz	r7, 8012e5c <_dtoa_r+0x3c>
 8012e3c:	2010      	movs	r0, #16
 8012e3e:	f000 fdfd 	bl	8013a3c <malloc>
 8012e42:	4602      	mov	r2, r0
 8012e44:	f8cb 001c 	str.w	r0, [fp, #28]
 8012e48:	b920      	cbnz	r0, 8012e54 <_dtoa_r+0x34>
 8012e4a:	4ba7      	ldr	r3, [pc, #668]	@ (80130e8 <_dtoa_r+0x2c8>)
 8012e4c:	21ef      	movs	r1, #239	@ 0xef
 8012e4e:	48a7      	ldr	r0, [pc, #668]	@ (80130ec <_dtoa_r+0x2cc>)
 8012e50:	f002 fd76 	bl	8015940 <__assert_func>
 8012e54:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012e58:	6007      	str	r7, [r0, #0]
 8012e5a:	60c7      	str	r7, [r0, #12]
 8012e5c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8012e60:	6819      	ldr	r1, [r3, #0]
 8012e62:	b159      	cbz	r1, 8012e7c <_dtoa_r+0x5c>
 8012e64:	685a      	ldr	r2, [r3, #4]
 8012e66:	604a      	str	r2, [r1, #4]
 8012e68:	2301      	movs	r3, #1
 8012e6a:	4093      	lsls	r3, r2
 8012e6c:	608b      	str	r3, [r1, #8]
 8012e6e:	4658      	mov	r0, fp
 8012e70:	f000 feda 	bl	8013c28 <_Bfree>
 8012e74:	f8db 301c 	ldr.w	r3, [fp, #28]
 8012e78:	2200      	movs	r2, #0
 8012e7a:	601a      	str	r2, [r3, #0]
 8012e7c:	1e2b      	subs	r3, r5, #0
 8012e7e:	bfb9      	ittee	lt
 8012e80:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012e84:	9303      	strlt	r3, [sp, #12]
 8012e86:	2300      	movge	r3, #0
 8012e88:	6033      	strge	r3, [r6, #0]
 8012e8a:	9f03      	ldr	r7, [sp, #12]
 8012e8c:	4b98      	ldr	r3, [pc, #608]	@ (80130f0 <_dtoa_r+0x2d0>)
 8012e8e:	bfbc      	itt	lt
 8012e90:	2201      	movlt	r2, #1
 8012e92:	6032      	strlt	r2, [r6, #0]
 8012e94:	43bb      	bics	r3, r7
 8012e96:	d112      	bne.n	8012ebe <_dtoa_r+0x9e>
 8012e98:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012e9a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012e9e:	6013      	str	r3, [r2, #0]
 8012ea0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012ea4:	4323      	orrs	r3, r4
 8012ea6:	f000 854d 	beq.w	8013944 <_dtoa_r+0xb24>
 8012eaa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012eac:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8013104 <_dtoa_r+0x2e4>
 8012eb0:	2b00      	cmp	r3, #0
 8012eb2:	f000 854f 	beq.w	8013954 <_dtoa_r+0xb34>
 8012eb6:	f10a 0303 	add.w	r3, sl, #3
 8012eba:	f000 bd49 	b.w	8013950 <_dtoa_r+0xb30>
 8012ebe:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012ec2:	2200      	movs	r2, #0
 8012ec4:	ec51 0b17 	vmov	r0, r1, d7
 8012ec8:	2300      	movs	r3, #0
 8012eca:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8012ece:	f7f5 fd33 	bl	8008938 <__aeabi_dcmpeq>
 8012ed2:	4680      	mov	r8, r0
 8012ed4:	b158      	cbz	r0, 8012eee <_dtoa_r+0xce>
 8012ed6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012ed8:	2301      	movs	r3, #1
 8012eda:	6013      	str	r3, [r2, #0]
 8012edc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012ede:	b113      	cbz	r3, 8012ee6 <_dtoa_r+0xc6>
 8012ee0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8012ee2:	4b84      	ldr	r3, [pc, #528]	@ (80130f4 <_dtoa_r+0x2d4>)
 8012ee4:	6013      	str	r3, [r2, #0]
 8012ee6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8013108 <_dtoa_r+0x2e8>
 8012eea:	f000 bd33 	b.w	8013954 <_dtoa_r+0xb34>
 8012eee:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8012ef2:	aa16      	add	r2, sp, #88	@ 0x58
 8012ef4:	a917      	add	r1, sp, #92	@ 0x5c
 8012ef6:	4658      	mov	r0, fp
 8012ef8:	f001 fa3a 	bl	8014370 <__d2b>
 8012efc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012f00:	4681      	mov	r9, r0
 8012f02:	2e00      	cmp	r6, #0
 8012f04:	d077      	beq.n	8012ff6 <_dtoa_r+0x1d6>
 8012f06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012f08:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8012f0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012f10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012f14:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012f18:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012f1c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012f20:	4619      	mov	r1, r3
 8012f22:	2200      	movs	r2, #0
 8012f24:	4b74      	ldr	r3, [pc, #464]	@ (80130f8 <_dtoa_r+0x2d8>)
 8012f26:	f7f5 f8e7 	bl	80080f8 <__aeabi_dsub>
 8012f2a:	a369      	add	r3, pc, #420	@ (adr r3, 80130d0 <_dtoa_r+0x2b0>)
 8012f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f30:	f7f5 fa9a 	bl	8008468 <__aeabi_dmul>
 8012f34:	a368      	add	r3, pc, #416	@ (adr r3, 80130d8 <_dtoa_r+0x2b8>)
 8012f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f3a:	f7f5 f8df 	bl	80080fc <__adddf3>
 8012f3e:	4604      	mov	r4, r0
 8012f40:	4630      	mov	r0, r6
 8012f42:	460d      	mov	r5, r1
 8012f44:	f7f5 fa26 	bl	8008394 <__aeabi_i2d>
 8012f48:	a365      	add	r3, pc, #404	@ (adr r3, 80130e0 <_dtoa_r+0x2c0>)
 8012f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f4e:	f7f5 fa8b 	bl	8008468 <__aeabi_dmul>
 8012f52:	4602      	mov	r2, r0
 8012f54:	460b      	mov	r3, r1
 8012f56:	4620      	mov	r0, r4
 8012f58:	4629      	mov	r1, r5
 8012f5a:	f7f5 f8cf 	bl	80080fc <__adddf3>
 8012f5e:	4604      	mov	r4, r0
 8012f60:	460d      	mov	r5, r1
 8012f62:	f7f5 fd31 	bl	80089c8 <__aeabi_d2iz>
 8012f66:	2200      	movs	r2, #0
 8012f68:	4607      	mov	r7, r0
 8012f6a:	2300      	movs	r3, #0
 8012f6c:	4620      	mov	r0, r4
 8012f6e:	4629      	mov	r1, r5
 8012f70:	f7f5 fcec 	bl	800894c <__aeabi_dcmplt>
 8012f74:	b140      	cbz	r0, 8012f88 <_dtoa_r+0x168>
 8012f76:	4638      	mov	r0, r7
 8012f78:	f7f5 fa0c 	bl	8008394 <__aeabi_i2d>
 8012f7c:	4622      	mov	r2, r4
 8012f7e:	462b      	mov	r3, r5
 8012f80:	f7f5 fcda 	bl	8008938 <__aeabi_dcmpeq>
 8012f84:	b900      	cbnz	r0, 8012f88 <_dtoa_r+0x168>
 8012f86:	3f01      	subs	r7, #1
 8012f88:	2f16      	cmp	r7, #22
 8012f8a:	d851      	bhi.n	8013030 <_dtoa_r+0x210>
 8012f8c:	4b5b      	ldr	r3, [pc, #364]	@ (80130fc <_dtoa_r+0x2dc>)
 8012f8e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012f9a:	f7f5 fcd7 	bl	800894c <__aeabi_dcmplt>
 8012f9e:	2800      	cmp	r0, #0
 8012fa0:	d048      	beq.n	8013034 <_dtoa_r+0x214>
 8012fa2:	3f01      	subs	r7, #1
 8012fa4:	2300      	movs	r3, #0
 8012fa6:	9312      	str	r3, [sp, #72]	@ 0x48
 8012fa8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012faa:	1b9b      	subs	r3, r3, r6
 8012fac:	1e5a      	subs	r2, r3, #1
 8012fae:	bf44      	itt	mi
 8012fb0:	f1c3 0801 	rsbmi	r8, r3, #1
 8012fb4:	2300      	movmi	r3, #0
 8012fb6:	9208      	str	r2, [sp, #32]
 8012fb8:	bf54      	ite	pl
 8012fba:	f04f 0800 	movpl.w	r8, #0
 8012fbe:	9308      	strmi	r3, [sp, #32]
 8012fc0:	2f00      	cmp	r7, #0
 8012fc2:	db39      	blt.n	8013038 <_dtoa_r+0x218>
 8012fc4:	9b08      	ldr	r3, [sp, #32]
 8012fc6:	970f      	str	r7, [sp, #60]	@ 0x3c
 8012fc8:	443b      	add	r3, r7
 8012fca:	9308      	str	r3, [sp, #32]
 8012fcc:	2300      	movs	r3, #0
 8012fce:	930a      	str	r3, [sp, #40]	@ 0x28
 8012fd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012fd2:	2b09      	cmp	r3, #9
 8012fd4:	d864      	bhi.n	80130a0 <_dtoa_r+0x280>
 8012fd6:	2b05      	cmp	r3, #5
 8012fd8:	bfc4      	itt	gt
 8012fda:	3b04      	subgt	r3, #4
 8012fdc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8012fde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012fe0:	f1a3 0302 	sub.w	r3, r3, #2
 8012fe4:	bfcc      	ite	gt
 8012fe6:	2400      	movgt	r4, #0
 8012fe8:	2401      	movle	r4, #1
 8012fea:	2b03      	cmp	r3, #3
 8012fec:	d863      	bhi.n	80130b6 <_dtoa_r+0x296>
 8012fee:	e8df f003 	tbb	[pc, r3]
 8012ff2:	372a      	.short	0x372a
 8012ff4:	5535      	.short	0x5535
 8012ff6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8012ffa:	441e      	add	r6, r3
 8012ffc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8013000:	2b20      	cmp	r3, #32
 8013002:	bfc1      	itttt	gt
 8013004:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8013008:	409f      	lslgt	r7, r3
 801300a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 801300e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8013012:	bfd6      	itet	le
 8013014:	f1c3 0320 	rsble	r3, r3, #32
 8013018:	ea47 0003 	orrgt.w	r0, r7, r3
 801301c:	fa04 f003 	lslle.w	r0, r4, r3
 8013020:	f7f5 f9a8 	bl	8008374 <__aeabi_ui2d>
 8013024:	2201      	movs	r2, #1
 8013026:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801302a:	3e01      	subs	r6, #1
 801302c:	9214      	str	r2, [sp, #80]	@ 0x50
 801302e:	e777      	b.n	8012f20 <_dtoa_r+0x100>
 8013030:	2301      	movs	r3, #1
 8013032:	e7b8      	b.n	8012fa6 <_dtoa_r+0x186>
 8013034:	9012      	str	r0, [sp, #72]	@ 0x48
 8013036:	e7b7      	b.n	8012fa8 <_dtoa_r+0x188>
 8013038:	427b      	negs	r3, r7
 801303a:	930a      	str	r3, [sp, #40]	@ 0x28
 801303c:	2300      	movs	r3, #0
 801303e:	eba8 0807 	sub.w	r8, r8, r7
 8013042:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013044:	e7c4      	b.n	8012fd0 <_dtoa_r+0x1b0>
 8013046:	2300      	movs	r3, #0
 8013048:	930b      	str	r3, [sp, #44]	@ 0x2c
 801304a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801304c:	2b00      	cmp	r3, #0
 801304e:	dc35      	bgt.n	80130bc <_dtoa_r+0x29c>
 8013050:	2301      	movs	r3, #1
 8013052:	9300      	str	r3, [sp, #0]
 8013054:	9307      	str	r3, [sp, #28]
 8013056:	461a      	mov	r2, r3
 8013058:	920e      	str	r2, [sp, #56]	@ 0x38
 801305a:	e00b      	b.n	8013074 <_dtoa_r+0x254>
 801305c:	2301      	movs	r3, #1
 801305e:	e7f3      	b.n	8013048 <_dtoa_r+0x228>
 8013060:	2300      	movs	r3, #0
 8013062:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013064:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013066:	18fb      	adds	r3, r7, r3
 8013068:	9300      	str	r3, [sp, #0]
 801306a:	3301      	adds	r3, #1
 801306c:	2b01      	cmp	r3, #1
 801306e:	9307      	str	r3, [sp, #28]
 8013070:	bfb8      	it	lt
 8013072:	2301      	movlt	r3, #1
 8013074:	f8db 001c 	ldr.w	r0, [fp, #28]
 8013078:	2100      	movs	r1, #0
 801307a:	2204      	movs	r2, #4
 801307c:	f102 0514 	add.w	r5, r2, #20
 8013080:	429d      	cmp	r5, r3
 8013082:	d91f      	bls.n	80130c4 <_dtoa_r+0x2a4>
 8013084:	6041      	str	r1, [r0, #4]
 8013086:	4658      	mov	r0, fp
 8013088:	f000 fd8e 	bl	8013ba8 <_Balloc>
 801308c:	4682      	mov	sl, r0
 801308e:	2800      	cmp	r0, #0
 8013090:	d13c      	bne.n	801310c <_dtoa_r+0x2ec>
 8013092:	4b1b      	ldr	r3, [pc, #108]	@ (8013100 <_dtoa_r+0x2e0>)
 8013094:	4602      	mov	r2, r0
 8013096:	f240 11af 	movw	r1, #431	@ 0x1af
 801309a:	e6d8      	b.n	8012e4e <_dtoa_r+0x2e>
 801309c:	2301      	movs	r3, #1
 801309e:	e7e0      	b.n	8013062 <_dtoa_r+0x242>
 80130a0:	2401      	movs	r4, #1
 80130a2:	2300      	movs	r3, #0
 80130a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80130a6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80130a8:	f04f 33ff 	mov.w	r3, #4294967295
 80130ac:	9300      	str	r3, [sp, #0]
 80130ae:	9307      	str	r3, [sp, #28]
 80130b0:	2200      	movs	r2, #0
 80130b2:	2312      	movs	r3, #18
 80130b4:	e7d0      	b.n	8013058 <_dtoa_r+0x238>
 80130b6:	2301      	movs	r3, #1
 80130b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80130ba:	e7f5      	b.n	80130a8 <_dtoa_r+0x288>
 80130bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80130be:	9300      	str	r3, [sp, #0]
 80130c0:	9307      	str	r3, [sp, #28]
 80130c2:	e7d7      	b.n	8013074 <_dtoa_r+0x254>
 80130c4:	3101      	adds	r1, #1
 80130c6:	0052      	lsls	r2, r2, #1
 80130c8:	e7d8      	b.n	801307c <_dtoa_r+0x25c>
 80130ca:	bf00      	nop
 80130cc:	f3af 8000 	nop.w
 80130d0:	636f4361 	.word	0x636f4361
 80130d4:	3fd287a7 	.word	0x3fd287a7
 80130d8:	8b60c8b3 	.word	0x8b60c8b3
 80130dc:	3fc68a28 	.word	0x3fc68a28
 80130e0:	509f79fb 	.word	0x509f79fb
 80130e4:	3fd34413 	.word	0x3fd34413
 80130e8:	08016e36 	.word	0x08016e36
 80130ec:	08016e4d 	.word	0x08016e4d
 80130f0:	7ff00000 	.word	0x7ff00000
 80130f4:	08016e01 	.word	0x08016e01
 80130f8:	3ff80000 	.word	0x3ff80000
 80130fc:	08016f48 	.word	0x08016f48
 8013100:	08016ea5 	.word	0x08016ea5
 8013104:	08016e32 	.word	0x08016e32
 8013108:	08016e00 	.word	0x08016e00
 801310c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8013110:	6018      	str	r0, [r3, #0]
 8013112:	9b07      	ldr	r3, [sp, #28]
 8013114:	2b0e      	cmp	r3, #14
 8013116:	f200 80a4 	bhi.w	8013262 <_dtoa_r+0x442>
 801311a:	2c00      	cmp	r4, #0
 801311c:	f000 80a1 	beq.w	8013262 <_dtoa_r+0x442>
 8013120:	2f00      	cmp	r7, #0
 8013122:	dd33      	ble.n	801318c <_dtoa_r+0x36c>
 8013124:	4bad      	ldr	r3, [pc, #692]	@ (80133dc <_dtoa_r+0x5bc>)
 8013126:	f007 020f 	and.w	r2, r7, #15
 801312a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801312e:	ed93 7b00 	vldr	d7, [r3]
 8013132:	05f8      	lsls	r0, r7, #23
 8013134:	ed8d 7b04 	vstr	d7, [sp, #16]
 8013138:	ea4f 1427 	mov.w	r4, r7, asr #4
 801313c:	d516      	bpl.n	801316c <_dtoa_r+0x34c>
 801313e:	4ba8      	ldr	r3, [pc, #672]	@ (80133e0 <_dtoa_r+0x5c0>)
 8013140:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8013144:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013148:	f7f5 fab8 	bl	80086bc <__aeabi_ddiv>
 801314c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013150:	f004 040f 	and.w	r4, r4, #15
 8013154:	2603      	movs	r6, #3
 8013156:	4da2      	ldr	r5, [pc, #648]	@ (80133e0 <_dtoa_r+0x5c0>)
 8013158:	b954      	cbnz	r4, 8013170 <_dtoa_r+0x350>
 801315a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801315e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013162:	f7f5 faab 	bl	80086bc <__aeabi_ddiv>
 8013166:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801316a:	e028      	b.n	80131be <_dtoa_r+0x39e>
 801316c:	2602      	movs	r6, #2
 801316e:	e7f2      	b.n	8013156 <_dtoa_r+0x336>
 8013170:	07e1      	lsls	r1, r4, #31
 8013172:	d508      	bpl.n	8013186 <_dtoa_r+0x366>
 8013174:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013178:	e9d5 2300 	ldrd	r2, r3, [r5]
 801317c:	f7f5 f974 	bl	8008468 <__aeabi_dmul>
 8013180:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013184:	3601      	adds	r6, #1
 8013186:	1064      	asrs	r4, r4, #1
 8013188:	3508      	adds	r5, #8
 801318a:	e7e5      	b.n	8013158 <_dtoa_r+0x338>
 801318c:	f000 80d2 	beq.w	8013334 <_dtoa_r+0x514>
 8013190:	427c      	negs	r4, r7
 8013192:	4b92      	ldr	r3, [pc, #584]	@ (80133dc <_dtoa_r+0x5bc>)
 8013194:	4d92      	ldr	r5, [pc, #584]	@ (80133e0 <_dtoa_r+0x5c0>)
 8013196:	f004 020f 	and.w	r2, r4, #15
 801319a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801319e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80131a6:	f7f5 f95f 	bl	8008468 <__aeabi_dmul>
 80131aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80131ae:	1124      	asrs	r4, r4, #4
 80131b0:	2300      	movs	r3, #0
 80131b2:	2602      	movs	r6, #2
 80131b4:	2c00      	cmp	r4, #0
 80131b6:	f040 80b2 	bne.w	801331e <_dtoa_r+0x4fe>
 80131ba:	2b00      	cmp	r3, #0
 80131bc:	d1d3      	bne.n	8013166 <_dtoa_r+0x346>
 80131be:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80131c0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80131c4:	2b00      	cmp	r3, #0
 80131c6:	f000 80b7 	beq.w	8013338 <_dtoa_r+0x518>
 80131ca:	4b86      	ldr	r3, [pc, #536]	@ (80133e4 <_dtoa_r+0x5c4>)
 80131cc:	2200      	movs	r2, #0
 80131ce:	4620      	mov	r0, r4
 80131d0:	4629      	mov	r1, r5
 80131d2:	f7f5 fbbb 	bl	800894c <__aeabi_dcmplt>
 80131d6:	2800      	cmp	r0, #0
 80131d8:	f000 80ae 	beq.w	8013338 <_dtoa_r+0x518>
 80131dc:	9b07      	ldr	r3, [sp, #28]
 80131de:	2b00      	cmp	r3, #0
 80131e0:	f000 80aa 	beq.w	8013338 <_dtoa_r+0x518>
 80131e4:	9b00      	ldr	r3, [sp, #0]
 80131e6:	2b00      	cmp	r3, #0
 80131e8:	dd37      	ble.n	801325a <_dtoa_r+0x43a>
 80131ea:	1e7b      	subs	r3, r7, #1
 80131ec:	9304      	str	r3, [sp, #16]
 80131ee:	4620      	mov	r0, r4
 80131f0:	4b7d      	ldr	r3, [pc, #500]	@ (80133e8 <_dtoa_r+0x5c8>)
 80131f2:	2200      	movs	r2, #0
 80131f4:	4629      	mov	r1, r5
 80131f6:	f7f5 f937 	bl	8008468 <__aeabi_dmul>
 80131fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80131fe:	9c00      	ldr	r4, [sp, #0]
 8013200:	3601      	adds	r6, #1
 8013202:	4630      	mov	r0, r6
 8013204:	f7f5 f8c6 	bl	8008394 <__aeabi_i2d>
 8013208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801320c:	f7f5 f92c 	bl	8008468 <__aeabi_dmul>
 8013210:	4b76      	ldr	r3, [pc, #472]	@ (80133ec <_dtoa_r+0x5cc>)
 8013212:	2200      	movs	r2, #0
 8013214:	f7f4 ff72 	bl	80080fc <__adddf3>
 8013218:	4605      	mov	r5, r0
 801321a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801321e:	2c00      	cmp	r4, #0
 8013220:	f040 808d 	bne.w	801333e <_dtoa_r+0x51e>
 8013224:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013228:	4b71      	ldr	r3, [pc, #452]	@ (80133f0 <_dtoa_r+0x5d0>)
 801322a:	2200      	movs	r2, #0
 801322c:	f7f4 ff64 	bl	80080f8 <__aeabi_dsub>
 8013230:	4602      	mov	r2, r0
 8013232:	460b      	mov	r3, r1
 8013234:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013238:	462a      	mov	r2, r5
 801323a:	4633      	mov	r3, r6
 801323c:	f7f5 fba4 	bl	8008988 <__aeabi_dcmpgt>
 8013240:	2800      	cmp	r0, #0
 8013242:	f040 828b 	bne.w	801375c <_dtoa_r+0x93c>
 8013246:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801324a:	462a      	mov	r2, r5
 801324c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8013250:	f7f5 fb7c 	bl	800894c <__aeabi_dcmplt>
 8013254:	2800      	cmp	r0, #0
 8013256:	f040 8128 	bne.w	80134aa <_dtoa_r+0x68a>
 801325a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 801325e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8013262:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013264:	2b00      	cmp	r3, #0
 8013266:	f2c0 815a 	blt.w	801351e <_dtoa_r+0x6fe>
 801326a:	2f0e      	cmp	r7, #14
 801326c:	f300 8157 	bgt.w	801351e <_dtoa_r+0x6fe>
 8013270:	4b5a      	ldr	r3, [pc, #360]	@ (80133dc <_dtoa_r+0x5bc>)
 8013272:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013276:	ed93 7b00 	vldr	d7, [r3]
 801327a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801327c:	2b00      	cmp	r3, #0
 801327e:	ed8d 7b00 	vstr	d7, [sp]
 8013282:	da03      	bge.n	801328c <_dtoa_r+0x46c>
 8013284:	9b07      	ldr	r3, [sp, #28]
 8013286:	2b00      	cmp	r3, #0
 8013288:	f340 8101 	ble.w	801348e <_dtoa_r+0x66e>
 801328c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8013290:	4656      	mov	r6, sl
 8013292:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013296:	4620      	mov	r0, r4
 8013298:	4629      	mov	r1, r5
 801329a:	f7f5 fa0f 	bl	80086bc <__aeabi_ddiv>
 801329e:	f7f5 fb93 	bl	80089c8 <__aeabi_d2iz>
 80132a2:	4680      	mov	r8, r0
 80132a4:	f7f5 f876 	bl	8008394 <__aeabi_i2d>
 80132a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80132ac:	f7f5 f8dc 	bl	8008468 <__aeabi_dmul>
 80132b0:	4602      	mov	r2, r0
 80132b2:	460b      	mov	r3, r1
 80132b4:	4620      	mov	r0, r4
 80132b6:	4629      	mov	r1, r5
 80132b8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80132bc:	f7f4 ff1c 	bl	80080f8 <__aeabi_dsub>
 80132c0:	f806 4b01 	strb.w	r4, [r6], #1
 80132c4:	9d07      	ldr	r5, [sp, #28]
 80132c6:	eba6 040a 	sub.w	r4, r6, sl
 80132ca:	42a5      	cmp	r5, r4
 80132cc:	4602      	mov	r2, r0
 80132ce:	460b      	mov	r3, r1
 80132d0:	f040 8117 	bne.w	8013502 <_dtoa_r+0x6e2>
 80132d4:	f7f4 ff12 	bl	80080fc <__adddf3>
 80132d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80132dc:	4604      	mov	r4, r0
 80132de:	460d      	mov	r5, r1
 80132e0:	f7f5 fb52 	bl	8008988 <__aeabi_dcmpgt>
 80132e4:	2800      	cmp	r0, #0
 80132e6:	f040 80f9 	bne.w	80134dc <_dtoa_r+0x6bc>
 80132ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 80132ee:	4620      	mov	r0, r4
 80132f0:	4629      	mov	r1, r5
 80132f2:	f7f5 fb21 	bl	8008938 <__aeabi_dcmpeq>
 80132f6:	b118      	cbz	r0, 8013300 <_dtoa_r+0x4e0>
 80132f8:	f018 0f01 	tst.w	r8, #1
 80132fc:	f040 80ee 	bne.w	80134dc <_dtoa_r+0x6bc>
 8013300:	4649      	mov	r1, r9
 8013302:	4658      	mov	r0, fp
 8013304:	f000 fc90 	bl	8013c28 <_Bfree>
 8013308:	2300      	movs	r3, #0
 801330a:	7033      	strb	r3, [r6, #0]
 801330c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801330e:	3701      	adds	r7, #1
 8013310:	601f      	str	r7, [r3, #0]
 8013312:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013314:	2b00      	cmp	r3, #0
 8013316:	f000 831d 	beq.w	8013954 <_dtoa_r+0xb34>
 801331a:	601e      	str	r6, [r3, #0]
 801331c:	e31a      	b.n	8013954 <_dtoa_r+0xb34>
 801331e:	07e2      	lsls	r2, r4, #31
 8013320:	d505      	bpl.n	801332e <_dtoa_r+0x50e>
 8013322:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013326:	f7f5 f89f 	bl	8008468 <__aeabi_dmul>
 801332a:	3601      	adds	r6, #1
 801332c:	2301      	movs	r3, #1
 801332e:	1064      	asrs	r4, r4, #1
 8013330:	3508      	adds	r5, #8
 8013332:	e73f      	b.n	80131b4 <_dtoa_r+0x394>
 8013334:	2602      	movs	r6, #2
 8013336:	e742      	b.n	80131be <_dtoa_r+0x39e>
 8013338:	9c07      	ldr	r4, [sp, #28]
 801333a:	9704      	str	r7, [sp, #16]
 801333c:	e761      	b.n	8013202 <_dtoa_r+0x3e2>
 801333e:	4b27      	ldr	r3, [pc, #156]	@ (80133dc <_dtoa_r+0x5bc>)
 8013340:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013342:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013346:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801334a:	4454      	add	r4, sl
 801334c:	2900      	cmp	r1, #0
 801334e:	d053      	beq.n	80133f8 <_dtoa_r+0x5d8>
 8013350:	4928      	ldr	r1, [pc, #160]	@ (80133f4 <_dtoa_r+0x5d4>)
 8013352:	2000      	movs	r0, #0
 8013354:	f7f5 f9b2 	bl	80086bc <__aeabi_ddiv>
 8013358:	4633      	mov	r3, r6
 801335a:	462a      	mov	r2, r5
 801335c:	f7f4 fecc 	bl	80080f8 <__aeabi_dsub>
 8013360:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8013364:	4656      	mov	r6, sl
 8013366:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801336a:	f7f5 fb2d 	bl	80089c8 <__aeabi_d2iz>
 801336e:	4605      	mov	r5, r0
 8013370:	f7f5 f810 	bl	8008394 <__aeabi_i2d>
 8013374:	4602      	mov	r2, r0
 8013376:	460b      	mov	r3, r1
 8013378:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801337c:	f7f4 febc 	bl	80080f8 <__aeabi_dsub>
 8013380:	3530      	adds	r5, #48	@ 0x30
 8013382:	4602      	mov	r2, r0
 8013384:	460b      	mov	r3, r1
 8013386:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801338a:	f806 5b01 	strb.w	r5, [r6], #1
 801338e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8013392:	f7f5 fadb 	bl	800894c <__aeabi_dcmplt>
 8013396:	2800      	cmp	r0, #0
 8013398:	d171      	bne.n	801347e <_dtoa_r+0x65e>
 801339a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801339e:	4911      	ldr	r1, [pc, #68]	@ (80133e4 <_dtoa_r+0x5c4>)
 80133a0:	2000      	movs	r0, #0
 80133a2:	f7f4 fea9 	bl	80080f8 <__aeabi_dsub>
 80133a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80133aa:	f7f5 facf 	bl	800894c <__aeabi_dcmplt>
 80133ae:	2800      	cmp	r0, #0
 80133b0:	f040 8095 	bne.w	80134de <_dtoa_r+0x6be>
 80133b4:	42a6      	cmp	r6, r4
 80133b6:	f43f af50 	beq.w	801325a <_dtoa_r+0x43a>
 80133ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80133be:	4b0a      	ldr	r3, [pc, #40]	@ (80133e8 <_dtoa_r+0x5c8>)
 80133c0:	2200      	movs	r2, #0
 80133c2:	f7f5 f851 	bl	8008468 <__aeabi_dmul>
 80133c6:	4b08      	ldr	r3, [pc, #32]	@ (80133e8 <_dtoa_r+0x5c8>)
 80133c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80133cc:	2200      	movs	r2, #0
 80133ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80133d2:	f7f5 f849 	bl	8008468 <__aeabi_dmul>
 80133d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80133da:	e7c4      	b.n	8013366 <_dtoa_r+0x546>
 80133dc:	08016f48 	.word	0x08016f48
 80133e0:	08016f20 	.word	0x08016f20
 80133e4:	3ff00000 	.word	0x3ff00000
 80133e8:	40240000 	.word	0x40240000
 80133ec:	401c0000 	.word	0x401c0000
 80133f0:	40140000 	.word	0x40140000
 80133f4:	3fe00000 	.word	0x3fe00000
 80133f8:	4631      	mov	r1, r6
 80133fa:	4628      	mov	r0, r5
 80133fc:	f7f5 f834 	bl	8008468 <__aeabi_dmul>
 8013400:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8013404:	9415      	str	r4, [sp, #84]	@ 0x54
 8013406:	4656      	mov	r6, sl
 8013408:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801340c:	f7f5 fadc 	bl	80089c8 <__aeabi_d2iz>
 8013410:	4605      	mov	r5, r0
 8013412:	f7f4 ffbf 	bl	8008394 <__aeabi_i2d>
 8013416:	4602      	mov	r2, r0
 8013418:	460b      	mov	r3, r1
 801341a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801341e:	f7f4 fe6b 	bl	80080f8 <__aeabi_dsub>
 8013422:	3530      	adds	r5, #48	@ 0x30
 8013424:	f806 5b01 	strb.w	r5, [r6], #1
 8013428:	4602      	mov	r2, r0
 801342a:	460b      	mov	r3, r1
 801342c:	42a6      	cmp	r6, r4
 801342e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013432:	f04f 0200 	mov.w	r2, #0
 8013436:	d124      	bne.n	8013482 <_dtoa_r+0x662>
 8013438:	4bac      	ldr	r3, [pc, #688]	@ (80136ec <_dtoa_r+0x8cc>)
 801343a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801343e:	f7f4 fe5d 	bl	80080fc <__adddf3>
 8013442:	4602      	mov	r2, r0
 8013444:	460b      	mov	r3, r1
 8013446:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801344a:	f7f5 fa9d 	bl	8008988 <__aeabi_dcmpgt>
 801344e:	2800      	cmp	r0, #0
 8013450:	d145      	bne.n	80134de <_dtoa_r+0x6be>
 8013452:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8013456:	49a5      	ldr	r1, [pc, #660]	@ (80136ec <_dtoa_r+0x8cc>)
 8013458:	2000      	movs	r0, #0
 801345a:	f7f4 fe4d 	bl	80080f8 <__aeabi_dsub>
 801345e:	4602      	mov	r2, r0
 8013460:	460b      	mov	r3, r1
 8013462:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013466:	f7f5 fa71 	bl	800894c <__aeabi_dcmplt>
 801346a:	2800      	cmp	r0, #0
 801346c:	f43f aef5 	beq.w	801325a <_dtoa_r+0x43a>
 8013470:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8013472:	1e73      	subs	r3, r6, #1
 8013474:	9315      	str	r3, [sp, #84]	@ 0x54
 8013476:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801347a:	2b30      	cmp	r3, #48	@ 0x30
 801347c:	d0f8      	beq.n	8013470 <_dtoa_r+0x650>
 801347e:	9f04      	ldr	r7, [sp, #16]
 8013480:	e73e      	b.n	8013300 <_dtoa_r+0x4e0>
 8013482:	4b9b      	ldr	r3, [pc, #620]	@ (80136f0 <_dtoa_r+0x8d0>)
 8013484:	f7f4 fff0 	bl	8008468 <__aeabi_dmul>
 8013488:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801348c:	e7bc      	b.n	8013408 <_dtoa_r+0x5e8>
 801348e:	d10c      	bne.n	80134aa <_dtoa_r+0x68a>
 8013490:	4b98      	ldr	r3, [pc, #608]	@ (80136f4 <_dtoa_r+0x8d4>)
 8013492:	2200      	movs	r2, #0
 8013494:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013498:	f7f4 ffe6 	bl	8008468 <__aeabi_dmul>
 801349c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80134a0:	f7f5 fa68 	bl	8008974 <__aeabi_dcmpge>
 80134a4:	2800      	cmp	r0, #0
 80134a6:	f000 8157 	beq.w	8013758 <_dtoa_r+0x938>
 80134aa:	2400      	movs	r4, #0
 80134ac:	4625      	mov	r5, r4
 80134ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80134b0:	43db      	mvns	r3, r3
 80134b2:	9304      	str	r3, [sp, #16]
 80134b4:	4656      	mov	r6, sl
 80134b6:	2700      	movs	r7, #0
 80134b8:	4621      	mov	r1, r4
 80134ba:	4658      	mov	r0, fp
 80134bc:	f000 fbb4 	bl	8013c28 <_Bfree>
 80134c0:	2d00      	cmp	r5, #0
 80134c2:	d0dc      	beq.n	801347e <_dtoa_r+0x65e>
 80134c4:	b12f      	cbz	r7, 80134d2 <_dtoa_r+0x6b2>
 80134c6:	42af      	cmp	r7, r5
 80134c8:	d003      	beq.n	80134d2 <_dtoa_r+0x6b2>
 80134ca:	4639      	mov	r1, r7
 80134cc:	4658      	mov	r0, fp
 80134ce:	f000 fbab 	bl	8013c28 <_Bfree>
 80134d2:	4629      	mov	r1, r5
 80134d4:	4658      	mov	r0, fp
 80134d6:	f000 fba7 	bl	8013c28 <_Bfree>
 80134da:	e7d0      	b.n	801347e <_dtoa_r+0x65e>
 80134dc:	9704      	str	r7, [sp, #16]
 80134de:	4633      	mov	r3, r6
 80134e0:	461e      	mov	r6, r3
 80134e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80134e6:	2a39      	cmp	r2, #57	@ 0x39
 80134e8:	d107      	bne.n	80134fa <_dtoa_r+0x6da>
 80134ea:	459a      	cmp	sl, r3
 80134ec:	d1f8      	bne.n	80134e0 <_dtoa_r+0x6c0>
 80134ee:	9a04      	ldr	r2, [sp, #16]
 80134f0:	3201      	adds	r2, #1
 80134f2:	9204      	str	r2, [sp, #16]
 80134f4:	2230      	movs	r2, #48	@ 0x30
 80134f6:	f88a 2000 	strb.w	r2, [sl]
 80134fa:	781a      	ldrb	r2, [r3, #0]
 80134fc:	3201      	adds	r2, #1
 80134fe:	701a      	strb	r2, [r3, #0]
 8013500:	e7bd      	b.n	801347e <_dtoa_r+0x65e>
 8013502:	4b7b      	ldr	r3, [pc, #492]	@ (80136f0 <_dtoa_r+0x8d0>)
 8013504:	2200      	movs	r2, #0
 8013506:	f7f4 ffaf 	bl	8008468 <__aeabi_dmul>
 801350a:	2200      	movs	r2, #0
 801350c:	2300      	movs	r3, #0
 801350e:	4604      	mov	r4, r0
 8013510:	460d      	mov	r5, r1
 8013512:	f7f5 fa11 	bl	8008938 <__aeabi_dcmpeq>
 8013516:	2800      	cmp	r0, #0
 8013518:	f43f aebb 	beq.w	8013292 <_dtoa_r+0x472>
 801351c:	e6f0      	b.n	8013300 <_dtoa_r+0x4e0>
 801351e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8013520:	2a00      	cmp	r2, #0
 8013522:	f000 80db 	beq.w	80136dc <_dtoa_r+0x8bc>
 8013526:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013528:	2a01      	cmp	r2, #1
 801352a:	f300 80bf 	bgt.w	80136ac <_dtoa_r+0x88c>
 801352e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8013530:	2a00      	cmp	r2, #0
 8013532:	f000 80b7 	beq.w	80136a4 <_dtoa_r+0x884>
 8013536:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801353a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801353c:	4646      	mov	r6, r8
 801353e:	9a08      	ldr	r2, [sp, #32]
 8013540:	2101      	movs	r1, #1
 8013542:	441a      	add	r2, r3
 8013544:	4658      	mov	r0, fp
 8013546:	4498      	add	r8, r3
 8013548:	9208      	str	r2, [sp, #32]
 801354a:	f000 fc6b 	bl	8013e24 <__i2b>
 801354e:	4605      	mov	r5, r0
 8013550:	b15e      	cbz	r6, 801356a <_dtoa_r+0x74a>
 8013552:	9b08      	ldr	r3, [sp, #32]
 8013554:	2b00      	cmp	r3, #0
 8013556:	dd08      	ble.n	801356a <_dtoa_r+0x74a>
 8013558:	42b3      	cmp	r3, r6
 801355a:	9a08      	ldr	r2, [sp, #32]
 801355c:	bfa8      	it	ge
 801355e:	4633      	movge	r3, r6
 8013560:	eba8 0803 	sub.w	r8, r8, r3
 8013564:	1af6      	subs	r6, r6, r3
 8013566:	1ad3      	subs	r3, r2, r3
 8013568:	9308      	str	r3, [sp, #32]
 801356a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801356c:	b1f3      	cbz	r3, 80135ac <_dtoa_r+0x78c>
 801356e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013570:	2b00      	cmp	r3, #0
 8013572:	f000 80b7 	beq.w	80136e4 <_dtoa_r+0x8c4>
 8013576:	b18c      	cbz	r4, 801359c <_dtoa_r+0x77c>
 8013578:	4629      	mov	r1, r5
 801357a:	4622      	mov	r2, r4
 801357c:	4658      	mov	r0, fp
 801357e:	f000 fd11 	bl	8013fa4 <__pow5mult>
 8013582:	464a      	mov	r2, r9
 8013584:	4601      	mov	r1, r0
 8013586:	4605      	mov	r5, r0
 8013588:	4658      	mov	r0, fp
 801358a:	f000 fc61 	bl	8013e50 <__multiply>
 801358e:	4649      	mov	r1, r9
 8013590:	9004      	str	r0, [sp, #16]
 8013592:	4658      	mov	r0, fp
 8013594:	f000 fb48 	bl	8013c28 <_Bfree>
 8013598:	9b04      	ldr	r3, [sp, #16]
 801359a:	4699      	mov	r9, r3
 801359c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801359e:	1b1a      	subs	r2, r3, r4
 80135a0:	d004      	beq.n	80135ac <_dtoa_r+0x78c>
 80135a2:	4649      	mov	r1, r9
 80135a4:	4658      	mov	r0, fp
 80135a6:	f000 fcfd 	bl	8013fa4 <__pow5mult>
 80135aa:	4681      	mov	r9, r0
 80135ac:	2101      	movs	r1, #1
 80135ae:	4658      	mov	r0, fp
 80135b0:	f000 fc38 	bl	8013e24 <__i2b>
 80135b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80135b6:	4604      	mov	r4, r0
 80135b8:	2b00      	cmp	r3, #0
 80135ba:	f000 81cf 	beq.w	801395c <_dtoa_r+0xb3c>
 80135be:	461a      	mov	r2, r3
 80135c0:	4601      	mov	r1, r0
 80135c2:	4658      	mov	r0, fp
 80135c4:	f000 fcee 	bl	8013fa4 <__pow5mult>
 80135c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80135ca:	2b01      	cmp	r3, #1
 80135cc:	4604      	mov	r4, r0
 80135ce:	f300 8095 	bgt.w	80136fc <_dtoa_r+0x8dc>
 80135d2:	9b02      	ldr	r3, [sp, #8]
 80135d4:	2b00      	cmp	r3, #0
 80135d6:	f040 8087 	bne.w	80136e8 <_dtoa_r+0x8c8>
 80135da:	9b03      	ldr	r3, [sp, #12]
 80135dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	f040 8089 	bne.w	80136f8 <_dtoa_r+0x8d8>
 80135e6:	9b03      	ldr	r3, [sp, #12]
 80135e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80135ec:	0d1b      	lsrs	r3, r3, #20
 80135ee:	051b      	lsls	r3, r3, #20
 80135f0:	b12b      	cbz	r3, 80135fe <_dtoa_r+0x7de>
 80135f2:	9b08      	ldr	r3, [sp, #32]
 80135f4:	3301      	adds	r3, #1
 80135f6:	9308      	str	r3, [sp, #32]
 80135f8:	f108 0801 	add.w	r8, r8, #1
 80135fc:	2301      	movs	r3, #1
 80135fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8013600:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013602:	2b00      	cmp	r3, #0
 8013604:	f000 81b0 	beq.w	8013968 <_dtoa_r+0xb48>
 8013608:	6923      	ldr	r3, [r4, #16]
 801360a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801360e:	6918      	ldr	r0, [r3, #16]
 8013610:	f000 fbbc 	bl	8013d8c <__hi0bits>
 8013614:	f1c0 0020 	rsb	r0, r0, #32
 8013618:	9b08      	ldr	r3, [sp, #32]
 801361a:	4418      	add	r0, r3
 801361c:	f010 001f 	ands.w	r0, r0, #31
 8013620:	d077      	beq.n	8013712 <_dtoa_r+0x8f2>
 8013622:	f1c0 0320 	rsb	r3, r0, #32
 8013626:	2b04      	cmp	r3, #4
 8013628:	dd6b      	ble.n	8013702 <_dtoa_r+0x8e2>
 801362a:	9b08      	ldr	r3, [sp, #32]
 801362c:	f1c0 001c 	rsb	r0, r0, #28
 8013630:	4403      	add	r3, r0
 8013632:	4480      	add	r8, r0
 8013634:	4406      	add	r6, r0
 8013636:	9308      	str	r3, [sp, #32]
 8013638:	f1b8 0f00 	cmp.w	r8, #0
 801363c:	dd05      	ble.n	801364a <_dtoa_r+0x82a>
 801363e:	4649      	mov	r1, r9
 8013640:	4642      	mov	r2, r8
 8013642:	4658      	mov	r0, fp
 8013644:	f000 fd08 	bl	8014058 <__lshift>
 8013648:	4681      	mov	r9, r0
 801364a:	9b08      	ldr	r3, [sp, #32]
 801364c:	2b00      	cmp	r3, #0
 801364e:	dd05      	ble.n	801365c <_dtoa_r+0x83c>
 8013650:	4621      	mov	r1, r4
 8013652:	461a      	mov	r2, r3
 8013654:	4658      	mov	r0, fp
 8013656:	f000 fcff 	bl	8014058 <__lshift>
 801365a:	4604      	mov	r4, r0
 801365c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801365e:	2b00      	cmp	r3, #0
 8013660:	d059      	beq.n	8013716 <_dtoa_r+0x8f6>
 8013662:	4621      	mov	r1, r4
 8013664:	4648      	mov	r0, r9
 8013666:	f000 fd63 	bl	8014130 <__mcmp>
 801366a:	2800      	cmp	r0, #0
 801366c:	da53      	bge.n	8013716 <_dtoa_r+0x8f6>
 801366e:	1e7b      	subs	r3, r7, #1
 8013670:	9304      	str	r3, [sp, #16]
 8013672:	4649      	mov	r1, r9
 8013674:	2300      	movs	r3, #0
 8013676:	220a      	movs	r2, #10
 8013678:	4658      	mov	r0, fp
 801367a:	f000 faf7 	bl	8013c6c <__multadd>
 801367e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013680:	4681      	mov	r9, r0
 8013682:	2b00      	cmp	r3, #0
 8013684:	f000 8172 	beq.w	801396c <_dtoa_r+0xb4c>
 8013688:	2300      	movs	r3, #0
 801368a:	4629      	mov	r1, r5
 801368c:	220a      	movs	r2, #10
 801368e:	4658      	mov	r0, fp
 8013690:	f000 faec 	bl	8013c6c <__multadd>
 8013694:	9b00      	ldr	r3, [sp, #0]
 8013696:	2b00      	cmp	r3, #0
 8013698:	4605      	mov	r5, r0
 801369a:	dc67      	bgt.n	801376c <_dtoa_r+0x94c>
 801369c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801369e:	2b02      	cmp	r3, #2
 80136a0:	dc41      	bgt.n	8013726 <_dtoa_r+0x906>
 80136a2:	e063      	b.n	801376c <_dtoa_r+0x94c>
 80136a4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80136a6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80136aa:	e746      	b.n	801353a <_dtoa_r+0x71a>
 80136ac:	9b07      	ldr	r3, [sp, #28]
 80136ae:	1e5c      	subs	r4, r3, #1
 80136b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80136b2:	42a3      	cmp	r3, r4
 80136b4:	bfbf      	itttt	lt
 80136b6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80136b8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80136ba:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80136bc:	1ae3      	sublt	r3, r4, r3
 80136be:	bfb4      	ite	lt
 80136c0:	18d2      	addlt	r2, r2, r3
 80136c2:	1b1c      	subge	r4, r3, r4
 80136c4:	9b07      	ldr	r3, [sp, #28]
 80136c6:	bfbc      	itt	lt
 80136c8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80136ca:	2400      	movlt	r4, #0
 80136cc:	2b00      	cmp	r3, #0
 80136ce:	bfb5      	itete	lt
 80136d0:	eba8 0603 	sublt.w	r6, r8, r3
 80136d4:	9b07      	ldrge	r3, [sp, #28]
 80136d6:	2300      	movlt	r3, #0
 80136d8:	4646      	movge	r6, r8
 80136da:	e730      	b.n	801353e <_dtoa_r+0x71e>
 80136dc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80136de:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80136e0:	4646      	mov	r6, r8
 80136e2:	e735      	b.n	8013550 <_dtoa_r+0x730>
 80136e4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80136e6:	e75c      	b.n	80135a2 <_dtoa_r+0x782>
 80136e8:	2300      	movs	r3, #0
 80136ea:	e788      	b.n	80135fe <_dtoa_r+0x7de>
 80136ec:	3fe00000 	.word	0x3fe00000
 80136f0:	40240000 	.word	0x40240000
 80136f4:	40140000 	.word	0x40140000
 80136f8:	9b02      	ldr	r3, [sp, #8]
 80136fa:	e780      	b.n	80135fe <_dtoa_r+0x7de>
 80136fc:	2300      	movs	r3, #0
 80136fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8013700:	e782      	b.n	8013608 <_dtoa_r+0x7e8>
 8013702:	d099      	beq.n	8013638 <_dtoa_r+0x818>
 8013704:	9a08      	ldr	r2, [sp, #32]
 8013706:	331c      	adds	r3, #28
 8013708:	441a      	add	r2, r3
 801370a:	4498      	add	r8, r3
 801370c:	441e      	add	r6, r3
 801370e:	9208      	str	r2, [sp, #32]
 8013710:	e792      	b.n	8013638 <_dtoa_r+0x818>
 8013712:	4603      	mov	r3, r0
 8013714:	e7f6      	b.n	8013704 <_dtoa_r+0x8e4>
 8013716:	9b07      	ldr	r3, [sp, #28]
 8013718:	9704      	str	r7, [sp, #16]
 801371a:	2b00      	cmp	r3, #0
 801371c:	dc20      	bgt.n	8013760 <_dtoa_r+0x940>
 801371e:	9300      	str	r3, [sp, #0]
 8013720:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013722:	2b02      	cmp	r3, #2
 8013724:	dd1e      	ble.n	8013764 <_dtoa_r+0x944>
 8013726:	9b00      	ldr	r3, [sp, #0]
 8013728:	2b00      	cmp	r3, #0
 801372a:	f47f aec0 	bne.w	80134ae <_dtoa_r+0x68e>
 801372e:	4621      	mov	r1, r4
 8013730:	2205      	movs	r2, #5
 8013732:	4658      	mov	r0, fp
 8013734:	f000 fa9a 	bl	8013c6c <__multadd>
 8013738:	4601      	mov	r1, r0
 801373a:	4604      	mov	r4, r0
 801373c:	4648      	mov	r0, r9
 801373e:	f000 fcf7 	bl	8014130 <__mcmp>
 8013742:	2800      	cmp	r0, #0
 8013744:	f77f aeb3 	ble.w	80134ae <_dtoa_r+0x68e>
 8013748:	4656      	mov	r6, sl
 801374a:	2331      	movs	r3, #49	@ 0x31
 801374c:	f806 3b01 	strb.w	r3, [r6], #1
 8013750:	9b04      	ldr	r3, [sp, #16]
 8013752:	3301      	adds	r3, #1
 8013754:	9304      	str	r3, [sp, #16]
 8013756:	e6ae      	b.n	80134b6 <_dtoa_r+0x696>
 8013758:	9c07      	ldr	r4, [sp, #28]
 801375a:	9704      	str	r7, [sp, #16]
 801375c:	4625      	mov	r5, r4
 801375e:	e7f3      	b.n	8013748 <_dtoa_r+0x928>
 8013760:	9b07      	ldr	r3, [sp, #28]
 8013762:	9300      	str	r3, [sp, #0]
 8013764:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013766:	2b00      	cmp	r3, #0
 8013768:	f000 8104 	beq.w	8013974 <_dtoa_r+0xb54>
 801376c:	2e00      	cmp	r6, #0
 801376e:	dd05      	ble.n	801377c <_dtoa_r+0x95c>
 8013770:	4629      	mov	r1, r5
 8013772:	4632      	mov	r2, r6
 8013774:	4658      	mov	r0, fp
 8013776:	f000 fc6f 	bl	8014058 <__lshift>
 801377a:	4605      	mov	r5, r0
 801377c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801377e:	2b00      	cmp	r3, #0
 8013780:	d05a      	beq.n	8013838 <_dtoa_r+0xa18>
 8013782:	6869      	ldr	r1, [r5, #4]
 8013784:	4658      	mov	r0, fp
 8013786:	f000 fa0f 	bl	8013ba8 <_Balloc>
 801378a:	4606      	mov	r6, r0
 801378c:	b928      	cbnz	r0, 801379a <_dtoa_r+0x97a>
 801378e:	4b84      	ldr	r3, [pc, #528]	@ (80139a0 <_dtoa_r+0xb80>)
 8013790:	4602      	mov	r2, r0
 8013792:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8013796:	f7ff bb5a 	b.w	8012e4e <_dtoa_r+0x2e>
 801379a:	692a      	ldr	r2, [r5, #16]
 801379c:	3202      	adds	r2, #2
 801379e:	0092      	lsls	r2, r2, #2
 80137a0:	f105 010c 	add.w	r1, r5, #12
 80137a4:	300c      	adds	r0, #12
 80137a6:	f7ff fa9c 	bl	8012ce2 <memcpy>
 80137aa:	2201      	movs	r2, #1
 80137ac:	4631      	mov	r1, r6
 80137ae:	4658      	mov	r0, fp
 80137b0:	f000 fc52 	bl	8014058 <__lshift>
 80137b4:	f10a 0301 	add.w	r3, sl, #1
 80137b8:	9307      	str	r3, [sp, #28]
 80137ba:	9b00      	ldr	r3, [sp, #0]
 80137bc:	4453      	add	r3, sl
 80137be:	930b      	str	r3, [sp, #44]	@ 0x2c
 80137c0:	9b02      	ldr	r3, [sp, #8]
 80137c2:	f003 0301 	and.w	r3, r3, #1
 80137c6:	462f      	mov	r7, r5
 80137c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80137ca:	4605      	mov	r5, r0
 80137cc:	9b07      	ldr	r3, [sp, #28]
 80137ce:	4621      	mov	r1, r4
 80137d0:	3b01      	subs	r3, #1
 80137d2:	4648      	mov	r0, r9
 80137d4:	9300      	str	r3, [sp, #0]
 80137d6:	f7ff fa99 	bl	8012d0c <quorem>
 80137da:	4639      	mov	r1, r7
 80137dc:	9002      	str	r0, [sp, #8]
 80137de:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80137e2:	4648      	mov	r0, r9
 80137e4:	f000 fca4 	bl	8014130 <__mcmp>
 80137e8:	462a      	mov	r2, r5
 80137ea:	9008      	str	r0, [sp, #32]
 80137ec:	4621      	mov	r1, r4
 80137ee:	4658      	mov	r0, fp
 80137f0:	f000 fcba 	bl	8014168 <__mdiff>
 80137f4:	68c2      	ldr	r2, [r0, #12]
 80137f6:	4606      	mov	r6, r0
 80137f8:	bb02      	cbnz	r2, 801383c <_dtoa_r+0xa1c>
 80137fa:	4601      	mov	r1, r0
 80137fc:	4648      	mov	r0, r9
 80137fe:	f000 fc97 	bl	8014130 <__mcmp>
 8013802:	4602      	mov	r2, r0
 8013804:	4631      	mov	r1, r6
 8013806:	4658      	mov	r0, fp
 8013808:	920e      	str	r2, [sp, #56]	@ 0x38
 801380a:	f000 fa0d 	bl	8013c28 <_Bfree>
 801380e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013810:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013812:	9e07      	ldr	r6, [sp, #28]
 8013814:	ea43 0102 	orr.w	r1, r3, r2
 8013818:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801381a:	4319      	orrs	r1, r3
 801381c:	d110      	bne.n	8013840 <_dtoa_r+0xa20>
 801381e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8013822:	d029      	beq.n	8013878 <_dtoa_r+0xa58>
 8013824:	9b08      	ldr	r3, [sp, #32]
 8013826:	2b00      	cmp	r3, #0
 8013828:	dd02      	ble.n	8013830 <_dtoa_r+0xa10>
 801382a:	9b02      	ldr	r3, [sp, #8]
 801382c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8013830:	9b00      	ldr	r3, [sp, #0]
 8013832:	f883 8000 	strb.w	r8, [r3]
 8013836:	e63f      	b.n	80134b8 <_dtoa_r+0x698>
 8013838:	4628      	mov	r0, r5
 801383a:	e7bb      	b.n	80137b4 <_dtoa_r+0x994>
 801383c:	2201      	movs	r2, #1
 801383e:	e7e1      	b.n	8013804 <_dtoa_r+0x9e4>
 8013840:	9b08      	ldr	r3, [sp, #32]
 8013842:	2b00      	cmp	r3, #0
 8013844:	db04      	blt.n	8013850 <_dtoa_r+0xa30>
 8013846:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013848:	430b      	orrs	r3, r1
 801384a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801384c:	430b      	orrs	r3, r1
 801384e:	d120      	bne.n	8013892 <_dtoa_r+0xa72>
 8013850:	2a00      	cmp	r2, #0
 8013852:	dded      	ble.n	8013830 <_dtoa_r+0xa10>
 8013854:	4649      	mov	r1, r9
 8013856:	2201      	movs	r2, #1
 8013858:	4658      	mov	r0, fp
 801385a:	f000 fbfd 	bl	8014058 <__lshift>
 801385e:	4621      	mov	r1, r4
 8013860:	4681      	mov	r9, r0
 8013862:	f000 fc65 	bl	8014130 <__mcmp>
 8013866:	2800      	cmp	r0, #0
 8013868:	dc03      	bgt.n	8013872 <_dtoa_r+0xa52>
 801386a:	d1e1      	bne.n	8013830 <_dtoa_r+0xa10>
 801386c:	f018 0f01 	tst.w	r8, #1
 8013870:	d0de      	beq.n	8013830 <_dtoa_r+0xa10>
 8013872:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8013876:	d1d8      	bne.n	801382a <_dtoa_r+0xa0a>
 8013878:	9a00      	ldr	r2, [sp, #0]
 801387a:	2339      	movs	r3, #57	@ 0x39
 801387c:	7013      	strb	r3, [r2, #0]
 801387e:	4633      	mov	r3, r6
 8013880:	461e      	mov	r6, r3
 8013882:	3b01      	subs	r3, #1
 8013884:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8013888:	2a39      	cmp	r2, #57	@ 0x39
 801388a:	d052      	beq.n	8013932 <_dtoa_r+0xb12>
 801388c:	3201      	adds	r2, #1
 801388e:	701a      	strb	r2, [r3, #0]
 8013890:	e612      	b.n	80134b8 <_dtoa_r+0x698>
 8013892:	2a00      	cmp	r2, #0
 8013894:	dd07      	ble.n	80138a6 <_dtoa_r+0xa86>
 8013896:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801389a:	d0ed      	beq.n	8013878 <_dtoa_r+0xa58>
 801389c:	9a00      	ldr	r2, [sp, #0]
 801389e:	f108 0301 	add.w	r3, r8, #1
 80138a2:	7013      	strb	r3, [r2, #0]
 80138a4:	e608      	b.n	80134b8 <_dtoa_r+0x698>
 80138a6:	9b07      	ldr	r3, [sp, #28]
 80138a8:	9a07      	ldr	r2, [sp, #28]
 80138aa:	f803 8c01 	strb.w	r8, [r3, #-1]
 80138ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80138b0:	4293      	cmp	r3, r2
 80138b2:	d028      	beq.n	8013906 <_dtoa_r+0xae6>
 80138b4:	4649      	mov	r1, r9
 80138b6:	2300      	movs	r3, #0
 80138b8:	220a      	movs	r2, #10
 80138ba:	4658      	mov	r0, fp
 80138bc:	f000 f9d6 	bl	8013c6c <__multadd>
 80138c0:	42af      	cmp	r7, r5
 80138c2:	4681      	mov	r9, r0
 80138c4:	f04f 0300 	mov.w	r3, #0
 80138c8:	f04f 020a 	mov.w	r2, #10
 80138cc:	4639      	mov	r1, r7
 80138ce:	4658      	mov	r0, fp
 80138d0:	d107      	bne.n	80138e2 <_dtoa_r+0xac2>
 80138d2:	f000 f9cb 	bl	8013c6c <__multadd>
 80138d6:	4607      	mov	r7, r0
 80138d8:	4605      	mov	r5, r0
 80138da:	9b07      	ldr	r3, [sp, #28]
 80138dc:	3301      	adds	r3, #1
 80138de:	9307      	str	r3, [sp, #28]
 80138e0:	e774      	b.n	80137cc <_dtoa_r+0x9ac>
 80138e2:	f000 f9c3 	bl	8013c6c <__multadd>
 80138e6:	4629      	mov	r1, r5
 80138e8:	4607      	mov	r7, r0
 80138ea:	2300      	movs	r3, #0
 80138ec:	220a      	movs	r2, #10
 80138ee:	4658      	mov	r0, fp
 80138f0:	f000 f9bc 	bl	8013c6c <__multadd>
 80138f4:	4605      	mov	r5, r0
 80138f6:	e7f0      	b.n	80138da <_dtoa_r+0xaba>
 80138f8:	9b00      	ldr	r3, [sp, #0]
 80138fa:	2b00      	cmp	r3, #0
 80138fc:	bfcc      	ite	gt
 80138fe:	461e      	movgt	r6, r3
 8013900:	2601      	movle	r6, #1
 8013902:	4456      	add	r6, sl
 8013904:	2700      	movs	r7, #0
 8013906:	4649      	mov	r1, r9
 8013908:	2201      	movs	r2, #1
 801390a:	4658      	mov	r0, fp
 801390c:	f000 fba4 	bl	8014058 <__lshift>
 8013910:	4621      	mov	r1, r4
 8013912:	4681      	mov	r9, r0
 8013914:	f000 fc0c 	bl	8014130 <__mcmp>
 8013918:	2800      	cmp	r0, #0
 801391a:	dcb0      	bgt.n	801387e <_dtoa_r+0xa5e>
 801391c:	d102      	bne.n	8013924 <_dtoa_r+0xb04>
 801391e:	f018 0f01 	tst.w	r8, #1
 8013922:	d1ac      	bne.n	801387e <_dtoa_r+0xa5e>
 8013924:	4633      	mov	r3, r6
 8013926:	461e      	mov	r6, r3
 8013928:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801392c:	2a30      	cmp	r2, #48	@ 0x30
 801392e:	d0fa      	beq.n	8013926 <_dtoa_r+0xb06>
 8013930:	e5c2      	b.n	80134b8 <_dtoa_r+0x698>
 8013932:	459a      	cmp	sl, r3
 8013934:	d1a4      	bne.n	8013880 <_dtoa_r+0xa60>
 8013936:	9b04      	ldr	r3, [sp, #16]
 8013938:	3301      	adds	r3, #1
 801393a:	9304      	str	r3, [sp, #16]
 801393c:	2331      	movs	r3, #49	@ 0x31
 801393e:	f88a 3000 	strb.w	r3, [sl]
 8013942:	e5b9      	b.n	80134b8 <_dtoa_r+0x698>
 8013944:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013946:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80139a4 <_dtoa_r+0xb84>
 801394a:	b11b      	cbz	r3, 8013954 <_dtoa_r+0xb34>
 801394c:	f10a 0308 	add.w	r3, sl, #8
 8013950:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8013952:	6013      	str	r3, [r2, #0]
 8013954:	4650      	mov	r0, sl
 8013956:	b019      	add	sp, #100	@ 0x64
 8013958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801395c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801395e:	2b01      	cmp	r3, #1
 8013960:	f77f ae37 	ble.w	80135d2 <_dtoa_r+0x7b2>
 8013964:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013966:	930a      	str	r3, [sp, #40]	@ 0x28
 8013968:	2001      	movs	r0, #1
 801396a:	e655      	b.n	8013618 <_dtoa_r+0x7f8>
 801396c:	9b00      	ldr	r3, [sp, #0]
 801396e:	2b00      	cmp	r3, #0
 8013970:	f77f aed6 	ble.w	8013720 <_dtoa_r+0x900>
 8013974:	4656      	mov	r6, sl
 8013976:	4621      	mov	r1, r4
 8013978:	4648      	mov	r0, r9
 801397a:	f7ff f9c7 	bl	8012d0c <quorem>
 801397e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8013982:	f806 8b01 	strb.w	r8, [r6], #1
 8013986:	9b00      	ldr	r3, [sp, #0]
 8013988:	eba6 020a 	sub.w	r2, r6, sl
 801398c:	4293      	cmp	r3, r2
 801398e:	ddb3      	ble.n	80138f8 <_dtoa_r+0xad8>
 8013990:	4649      	mov	r1, r9
 8013992:	2300      	movs	r3, #0
 8013994:	220a      	movs	r2, #10
 8013996:	4658      	mov	r0, fp
 8013998:	f000 f968 	bl	8013c6c <__multadd>
 801399c:	4681      	mov	r9, r0
 801399e:	e7ea      	b.n	8013976 <_dtoa_r+0xb56>
 80139a0:	08016ea5 	.word	0x08016ea5
 80139a4:	08016e29 	.word	0x08016e29

080139a8 <_free_r>:
 80139a8:	b538      	push	{r3, r4, r5, lr}
 80139aa:	4605      	mov	r5, r0
 80139ac:	2900      	cmp	r1, #0
 80139ae:	d041      	beq.n	8013a34 <_free_r+0x8c>
 80139b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80139b4:	1f0c      	subs	r4, r1, #4
 80139b6:	2b00      	cmp	r3, #0
 80139b8:	bfb8      	it	lt
 80139ba:	18e4      	addlt	r4, r4, r3
 80139bc:	f000 f8e8 	bl	8013b90 <__malloc_lock>
 80139c0:	4a1d      	ldr	r2, [pc, #116]	@ (8013a38 <_free_r+0x90>)
 80139c2:	6813      	ldr	r3, [r2, #0]
 80139c4:	b933      	cbnz	r3, 80139d4 <_free_r+0x2c>
 80139c6:	6063      	str	r3, [r4, #4]
 80139c8:	6014      	str	r4, [r2, #0]
 80139ca:	4628      	mov	r0, r5
 80139cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80139d0:	f000 b8e4 	b.w	8013b9c <__malloc_unlock>
 80139d4:	42a3      	cmp	r3, r4
 80139d6:	d908      	bls.n	80139ea <_free_r+0x42>
 80139d8:	6820      	ldr	r0, [r4, #0]
 80139da:	1821      	adds	r1, r4, r0
 80139dc:	428b      	cmp	r3, r1
 80139de:	bf01      	itttt	eq
 80139e0:	6819      	ldreq	r1, [r3, #0]
 80139e2:	685b      	ldreq	r3, [r3, #4]
 80139e4:	1809      	addeq	r1, r1, r0
 80139e6:	6021      	streq	r1, [r4, #0]
 80139e8:	e7ed      	b.n	80139c6 <_free_r+0x1e>
 80139ea:	461a      	mov	r2, r3
 80139ec:	685b      	ldr	r3, [r3, #4]
 80139ee:	b10b      	cbz	r3, 80139f4 <_free_r+0x4c>
 80139f0:	42a3      	cmp	r3, r4
 80139f2:	d9fa      	bls.n	80139ea <_free_r+0x42>
 80139f4:	6811      	ldr	r1, [r2, #0]
 80139f6:	1850      	adds	r0, r2, r1
 80139f8:	42a0      	cmp	r0, r4
 80139fa:	d10b      	bne.n	8013a14 <_free_r+0x6c>
 80139fc:	6820      	ldr	r0, [r4, #0]
 80139fe:	4401      	add	r1, r0
 8013a00:	1850      	adds	r0, r2, r1
 8013a02:	4283      	cmp	r3, r0
 8013a04:	6011      	str	r1, [r2, #0]
 8013a06:	d1e0      	bne.n	80139ca <_free_r+0x22>
 8013a08:	6818      	ldr	r0, [r3, #0]
 8013a0a:	685b      	ldr	r3, [r3, #4]
 8013a0c:	6053      	str	r3, [r2, #4]
 8013a0e:	4408      	add	r0, r1
 8013a10:	6010      	str	r0, [r2, #0]
 8013a12:	e7da      	b.n	80139ca <_free_r+0x22>
 8013a14:	d902      	bls.n	8013a1c <_free_r+0x74>
 8013a16:	230c      	movs	r3, #12
 8013a18:	602b      	str	r3, [r5, #0]
 8013a1a:	e7d6      	b.n	80139ca <_free_r+0x22>
 8013a1c:	6820      	ldr	r0, [r4, #0]
 8013a1e:	1821      	adds	r1, r4, r0
 8013a20:	428b      	cmp	r3, r1
 8013a22:	bf04      	itt	eq
 8013a24:	6819      	ldreq	r1, [r3, #0]
 8013a26:	685b      	ldreq	r3, [r3, #4]
 8013a28:	6063      	str	r3, [r4, #4]
 8013a2a:	bf04      	itt	eq
 8013a2c:	1809      	addeq	r1, r1, r0
 8013a2e:	6021      	streq	r1, [r4, #0]
 8013a30:	6054      	str	r4, [r2, #4]
 8013a32:	e7ca      	b.n	80139ca <_free_r+0x22>
 8013a34:	bd38      	pop	{r3, r4, r5, pc}
 8013a36:	bf00      	nop
 8013a38:	20000cec 	.word	0x20000cec

08013a3c <malloc>:
 8013a3c:	4b02      	ldr	r3, [pc, #8]	@ (8013a48 <malloc+0xc>)
 8013a3e:	4601      	mov	r1, r0
 8013a40:	6818      	ldr	r0, [r3, #0]
 8013a42:	f000 b825 	b.w	8013a90 <_malloc_r>
 8013a46:	bf00      	nop
 8013a48:	2000001c 	.word	0x2000001c

08013a4c <sbrk_aligned>:
 8013a4c:	b570      	push	{r4, r5, r6, lr}
 8013a4e:	4e0f      	ldr	r6, [pc, #60]	@ (8013a8c <sbrk_aligned+0x40>)
 8013a50:	460c      	mov	r4, r1
 8013a52:	6831      	ldr	r1, [r6, #0]
 8013a54:	4605      	mov	r5, r0
 8013a56:	b911      	cbnz	r1, 8013a5e <sbrk_aligned+0x12>
 8013a58:	f001 ff5a 	bl	8015910 <_sbrk_r>
 8013a5c:	6030      	str	r0, [r6, #0]
 8013a5e:	4621      	mov	r1, r4
 8013a60:	4628      	mov	r0, r5
 8013a62:	f001 ff55 	bl	8015910 <_sbrk_r>
 8013a66:	1c43      	adds	r3, r0, #1
 8013a68:	d103      	bne.n	8013a72 <sbrk_aligned+0x26>
 8013a6a:	f04f 34ff 	mov.w	r4, #4294967295
 8013a6e:	4620      	mov	r0, r4
 8013a70:	bd70      	pop	{r4, r5, r6, pc}
 8013a72:	1cc4      	adds	r4, r0, #3
 8013a74:	f024 0403 	bic.w	r4, r4, #3
 8013a78:	42a0      	cmp	r0, r4
 8013a7a:	d0f8      	beq.n	8013a6e <sbrk_aligned+0x22>
 8013a7c:	1a21      	subs	r1, r4, r0
 8013a7e:	4628      	mov	r0, r5
 8013a80:	f001 ff46 	bl	8015910 <_sbrk_r>
 8013a84:	3001      	adds	r0, #1
 8013a86:	d1f2      	bne.n	8013a6e <sbrk_aligned+0x22>
 8013a88:	e7ef      	b.n	8013a6a <sbrk_aligned+0x1e>
 8013a8a:	bf00      	nop
 8013a8c:	20000ce8 	.word	0x20000ce8

08013a90 <_malloc_r>:
 8013a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013a94:	1ccd      	adds	r5, r1, #3
 8013a96:	f025 0503 	bic.w	r5, r5, #3
 8013a9a:	3508      	adds	r5, #8
 8013a9c:	2d0c      	cmp	r5, #12
 8013a9e:	bf38      	it	cc
 8013aa0:	250c      	movcc	r5, #12
 8013aa2:	2d00      	cmp	r5, #0
 8013aa4:	4606      	mov	r6, r0
 8013aa6:	db01      	blt.n	8013aac <_malloc_r+0x1c>
 8013aa8:	42a9      	cmp	r1, r5
 8013aaa:	d904      	bls.n	8013ab6 <_malloc_r+0x26>
 8013aac:	230c      	movs	r3, #12
 8013aae:	6033      	str	r3, [r6, #0]
 8013ab0:	2000      	movs	r0, #0
 8013ab2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013ab6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013b8c <_malloc_r+0xfc>
 8013aba:	f000 f869 	bl	8013b90 <__malloc_lock>
 8013abe:	f8d8 3000 	ldr.w	r3, [r8]
 8013ac2:	461c      	mov	r4, r3
 8013ac4:	bb44      	cbnz	r4, 8013b18 <_malloc_r+0x88>
 8013ac6:	4629      	mov	r1, r5
 8013ac8:	4630      	mov	r0, r6
 8013aca:	f7ff ffbf 	bl	8013a4c <sbrk_aligned>
 8013ace:	1c43      	adds	r3, r0, #1
 8013ad0:	4604      	mov	r4, r0
 8013ad2:	d158      	bne.n	8013b86 <_malloc_r+0xf6>
 8013ad4:	f8d8 4000 	ldr.w	r4, [r8]
 8013ad8:	4627      	mov	r7, r4
 8013ada:	2f00      	cmp	r7, #0
 8013adc:	d143      	bne.n	8013b66 <_malloc_r+0xd6>
 8013ade:	2c00      	cmp	r4, #0
 8013ae0:	d04b      	beq.n	8013b7a <_malloc_r+0xea>
 8013ae2:	6823      	ldr	r3, [r4, #0]
 8013ae4:	4639      	mov	r1, r7
 8013ae6:	4630      	mov	r0, r6
 8013ae8:	eb04 0903 	add.w	r9, r4, r3
 8013aec:	f001 ff10 	bl	8015910 <_sbrk_r>
 8013af0:	4581      	cmp	r9, r0
 8013af2:	d142      	bne.n	8013b7a <_malloc_r+0xea>
 8013af4:	6821      	ldr	r1, [r4, #0]
 8013af6:	1a6d      	subs	r5, r5, r1
 8013af8:	4629      	mov	r1, r5
 8013afa:	4630      	mov	r0, r6
 8013afc:	f7ff ffa6 	bl	8013a4c <sbrk_aligned>
 8013b00:	3001      	adds	r0, #1
 8013b02:	d03a      	beq.n	8013b7a <_malloc_r+0xea>
 8013b04:	6823      	ldr	r3, [r4, #0]
 8013b06:	442b      	add	r3, r5
 8013b08:	6023      	str	r3, [r4, #0]
 8013b0a:	f8d8 3000 	ldr.w	r3, [r8]
 8013b0e:	685a      	ldr	r2, [r3, #4]
 8013b10:	bb62      	cbnz	r2, 8013b6c <_malloc_r+0xdc>
 8013b12:	f8c8 7000 	str.w	r7, [r8]
 8013b16:	e00f      	b.n	8013b38 <_malloc_r+0xa8>
 8013b18:	6822      	ldr	r2, [r4, #0]
 8013b1a:	1b52      	subs	r2, r2, r5
 8013b1c:	d420      	bmi.n	8013b60 <_malloc_r+0xd0>
 8013b1e:	2a0b      	cmp	r2, #11
 8013b20:	d917      	bls.n	8013b52 <_malloc_r+0xc2>
 8013b22:	1961      	adds	r1, r4, r5
 8013b24:	42a3      	cmp	r3, r4
 8013b26:	6025      	str	r5, [r4, #0]
 8013b28:	bf18      	it	ne
 8013b2a:	6059      	strne	r1, [r3, #4]
 8013b2c:	6863      	ldr	r3, [r4, #4]
 8013b2e:	bf08      	it	eq
 8013b30:	f8c8 1000 	streq.w	r1, [r8]
 8013b34:	5162      	str	r2, [r4, r5]
 8013b36:	604b      	str	r3, [r1, #4]
 8013b38:	4630      	mov	r0, r6
 8013b3a:	f000 f82f 	bl	8013b9c <__malloc_unlock>
 8013b3e:	f104 000b 	add.w	r0, r4, #11
 8013b42:	1d23      	adds	r3, r4, #4
 8013b44:	f020 0007 	bic.w	r0, r0, #7
 8013b48:	1ac2      	subs	r2, r0, r3
 8013b4a:	bf1c      	itt	ne
 8013b4c:	1a1b      	subne	r3, r3, r0
 8013b4e:	50a3      	strne	r3, [r4, r2]
 8013b50:	e7af      	b.n	8013ab2 <_malloc_r+0x22>
 8013b52:	6862      	ldr	r2, [r4, #4]
 8013b54:	42a3      	cmp	r3, r4
 8013b56:	bf0c      	ite	eq
 8013b58:	f8c8 2000 	streq.w	r2, [r8]
 8013b5c:	605a      	strne	r2, [r3, #4]
 8013b5e:	e7eb      	b.n	8013b38 <_malloc_r+0xa8>
 8013b60:	4623      	mov	r3, r4
 8013b62:	6864      	ldr	r4, [r4, #4]
 8013b64:	e7ae      	b.n	8013ac4 <_malloc_r+0x34>
 8013b66:	463c      	mov	r4, r7
 8013b68:	687f      	ldr	r7, [r7, #4]
 8013b6a:	e7b6      	b.n	8013ada <_malloc_r+0x4a>
 8013b6c:	461a      	mov	r2, r3
 8013b6e:	685b      	ldr	r3, [r3, #4]
 8013b70:	42a3      	cmp	r3, r4
 8013b72:	d1fb      	bne.n	8013b6c <_malloc_r+0xdc>
 8013b74:	2300      	movs	r3, #0
 8013b76:	6053      	str	r3, [r2, #4]
 8013b78:	e7de      	b.n	8013b38 <_malloc_r+0xa8>
 8013b7a:	230c      	movs	r3, #12
 8013b7c:	6033      	str	r3, [r6, #0]
 8013b7e:	4630      	mov	r0, r6
 8013b80:	f000 f80c 	bl	8013b9c <__malloc_unlock>
 8013b84:	e794      	b.n	8013ab0 <_malloc_r+0x20>
 8013b86:	6005      	str	r5, [r0, #0]
 8013b88:	e7d6      	b.n	8013b38 <_malloc_r+0xa8>
 8013b8a:	bf00      	nop
 8013b8c:	20000cec 	.word	0x20000cec

08013b90 <__malloc_lock>:
 8013b90:	4801      	ldr	r0, [pc, #4]	@ (8013b98 <__malloc_lock+0x8>)
 8013b92:	f7ff b8a4 	b.w	8012cde <__retarget_lock_acquire_recursive>
 8013b96:	bf00      	nop
 8013b98:	20000ce4 	.word	0x20000ce4

08013b9c <__malloc_unlock>:
 8013b9c:	4801      	ldr	r0, [pc, #4]	@ (8013ba4 <__malloc_unlock+0x8>)
 8013b9e:	f7ff b89f 	b.w	8012ce0 <__retarget_lock_release_recursive>
 8013ba2:	bf00      	nop
 8013ba4:	20000ce4 	.word	0x20000ce4

08013ba8 <_Balloc>:
 8013ba8:	b570      	push	{r4, r5, r6, lr}
 8013baa:	69c6      	ldr	r6, [r0, #28]
 8013bac:	4604      	mov	r4, r0
 8013bae:	460d      	mov	r5, r1
 8013bb0:	b976      	cbnz	r6, 8013bd0 <_Balloc+0x28>
 8013bb2:	2010      	movs	r0, #16
 8013bb4:	f7ff ff42 	bl	8013a3c <malloc>
 8013bb8:	4602      	mov	r2, r0
 8013bba:	61e0      	str	r0, [r4, #28]
 8013bbc:	b920      	cbnz	r0, 8013bc8 <_Balloc+0x20>
 8013bbe:	4b18      	ldr	r3, [pc, #96]	@ (8013c20 <_Balloc+0x78>)
 8013bc0:	4818      	ldr	r0, [pc, #96]	@ (8013c24 <_Balloc+0x7c>)
 8013bc2:	216b      	movs	r1, #107	@ 0x6b
 8013bc4:	f001 febc 	bl	8015940 <__assert_func>
 8013bc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013bcc:	6006      	str	r6, [r0, #0]
 8013bce:	60c6      	str	r6, [r0, #12]
 8013bd0:	69e6      	ldr	r6, [r4, #28]
 8013bd2:	68f3      	ldr	r3, [r6, #12]
 8013bd4:	b183      	cbz	r3, 8013bf8 <_Balloc+0x50>
 8013bd6:	69e3      	ldr	r3, [r4, #28]
 8013bd8:	68db      	ldr	r3, [r3, #12]
 8013bda:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013bde:	b9b8      	cbnz	r0, 8013c10 <_Balloc+0x68>
 8013be0:	2101      	movs	r1, #1
 8013be2:	fa01 f605 	lsl.w	r6, r1, r5
 8013be6:	1d72      	adds	r2, r6, #5
 8013be8:	0092      	lsls	r2, r2, #2
 8013bea:	4620      	mov	r0, r4
 8013bec:	f001 fec6 	bl	801597c <_calloc_r>
 8013bf0:	b160      	cbz	r0, 8013c0c <_Balloc+0x64>
 8013bf2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013bf6:	e00e      	b.n	8013c16 <_Balloc+0x6e>
 8013bf8:	2221      	movs	r2, #33	@ 0x21
 8013bfa:	2104      	movs	r1, #4
 8013bfc:	4620      	mov	r0, r4
 8013bfe:	f001 febd 	bl	801597c <_calloc_r>
 8013c02:	69e3      	ldr	r3, [r4, #28]
 8013c04:	60f0      	str	r0, [r6, #12]
 8013c06:	68db      	ldr	r3, [r3, #12]
 8013c08:	2b00      	cmp	r3, #0
 8013c0a:	d1e4      	bne.n	8013bd6 <_Balloc+0x2e>
 8013c0c:	2000      	movs	r0, #0
 8013c0e:	bd70      	pop	{r4, r5, r6, pc}
 8013c10:	6802      	ldr	r2, [r0, #0]
 8013c12:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013c16:	2300      	movs	r3, #0
 8013c18:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013c1c:	e7f7      	b.n	8013c0e <_Balloc+0x66>
 8013c1e:	bf00      	nop
 8013c20:	08016e36 	.word	0x08016e36
 8013c24:	08016eb6 	.word	0x08016eb6

08013c28 <_Bfree>:
 8013c28:	b570      	push	{r4, r5, r6, lr}
 8013c2a:	69c6      	ldr	r6, [r0, #28]
 8013c2c:	4605      	mov	r5, r0
 8013c2e:	460c      	mov	r4, r1
 8013c30:	b976      	cbnz	r6, 8013c50 <_Bfree+0x28>
 8013c32:	2010      	movs	r0, #16
 8013c34:	f7ff ff02 	bl	8013a3c <malloc>
 8013c38:	4602      	mov	r2, r0
 8013c3a:	61e8      	str	r0, [r5, #28]
 8013c3c:	b920      	cbnz	r0, 8013c48 <_Bfree+0x20>
 8013c3e:	4b09      	ldr	r3, [pc, #36]	@ (8013c64 <_Bfree+0x3c>)
 8013c40:	4809      	ldr	r0, [pc, #36]	@ (8013c68 <_Bfree+0x40>)
 8013c42:	218f      	movs	r1, #143	@ 0x8f
 8013c44:	f001 fe7c 	bl	8015940 <__assert_func>
 8013c48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013c4c:	6006      	str	r6, [r0, #0]
 8013c4e:	60c6      	str	r6, [r0, #12]
 8013c50:	b13c      	cbz	r4, 8013c62 <_Bfree+0x3a>
 8013c52:	69eb      	ldr	r3, [r5, #28]
 8013c54:	6862      	ldr	r2, [r4, #4]
 8013c56:	68db      	ldr	r3, [r3, #12]
 8013c58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013c5c:	6021      	str	r1, [r4, #0]
 8013c5e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013c62:	bd70      	pop	{r4, r5, r6, pc}
 8013c64:	08016e36 	.word	0x08016e36
 8013c68:	08016eb6 	.word	0x08016eb6

08013c6c <__multadd>:
 8013c6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c70:	690d      	ldr	r5, [r1, #16]
 8013c72:	4607      	mov	r7, r0
 8013c74:	460c      	mov	r4, r1
 8013c76:	461e      	mov	r6, r3
 8013c78:	f101 0c14 	add.w	ip, r1, #20
 8013c7c:	2000      	movs	r0, #0
 8013c7e:	f8dc 3000 	ldr.w	r3, [ip]
 8013c82:	b299      	uxth	r1, r3
 8013c84:	fb02 6101 	mla	r1, r2, r1, r6
 8013c88:	0c1e      	lsrs	r6, r3, #16
 8013c8a:	0c0b      	lsrs	r3, r1, #16
 8013c8c:	fb02 3306 	mla	r3, r2, r6, r3
 8013c90:	b289      	uxth	r1, r1
 8013c92:	3001      	adds	r0, #1
 8013c94:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013c98:	4285      	cmp	r5, r0
 8013c9a:	f84c 1b04 	str.w	r1, [ip], #4
 8013c9e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013ca2:	dcec      	bgt.n	8013c7e <__multadd+0x12>
 8013ca4:	b30e      	cbz	r6, 8013cea <__multadd+0x7e>
 8013ca6:	68a3      	ldr	r3, [r4, #8]
 8013ca8:	42ab      	cmp	r3, r5
 8013caa:	dc19      	bgt.n	8013ce0 <__multadd+0x74>
 8013cac:	6861      	ldr	r1, [r4, #4]
 8013cae:	4638      	mov	r0, r7
 8013cb0:	3101      	adds	r1, #1
 8013cb2:	f7ff ff79 	bl	8013ba8 <_Balloc>
 8013cb6:	4680      	mov	r8, r0
 8013cb8:	b928      	cbnz	r0, 8013cc6 <__multadd+0x5a>
 8013cba:	4602      	mov	r2, r0
 8013cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8013cf0 <__multadd+0x84>)
 8013cbe:	480d      	ldr	r0, [pc, #52]	@ (8013cf4 <__multadd+0x88>)
 8013cc0:	21ba      	movs	r1, #186	@ 0xba
 8013cc2:	f001 fe3d 	bl	8015940 <__assert_func>
 8013cc6:	6922      	ldr	r2, [r4, #16]
 8013cc8:	3202      	adds	r2, #2
 8013cca:	f104 010c 	add.w	r1, r4, #12
 8013cce:	0092      	lsls	r2, r2, #2
 8013cd0:	300c      	adds	r0, #12
 8013cd2:	f7ff f806 	bl	8012ce2 <memcpy>
 8013cd6:	4621      	mov	r1, r4
 8013cd8:	4638      	mov	r0, r7
 8013cda:	f7ff ffa5 	bl	8013c28 <_Bfree>
 8013cde:	4644      	mov	r4, r8
 8013ce0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013ce4:	3501      	adds	r5, #1
 8013ce6:	615e      	str	r6, [r3, #20]
 8013ce8:	6125      	str	r5, [r4, #16]
 8013cea:	4620      	mov	r0, r4
 8013cec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013cf0:	08016ea5 	.word	0x08016ea5
 8013cf4:	08016eb6 	.word	0x08016eb6

08013cf8 <__s2b>:
 8013cf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013cfc:	460c      	mov	r4, r1
 8013cfe:	4615      	mov	r5, r2
 8013d00:	461f      	mov	r7, r3
 8013d02:	2209      	movs	r2, #9
 8013d04:	3308      	adds	r3, #8
 8013d06:	4606      	mov	r6, r0
 8013d08:	fb93 f3f2 	sdiv	r3, r3, r2
 8013d0c:	2100      	movs	r1, #0
 8013d0e:	2201      	movs	r2, #1
 8013d10:	429a      	cmp	r2, r3
 8013d12:	db09      	blt.n	8013d28 <__s2b+0x30>
 8013d14:	4630      	mov	r0, r6
 8013d16:	f7ff ff47 	bl	8013ba8 <_Balloc>
 8013d1a:	b940      	cbnz	r0, 8013d2e <__s2b+0x36>
 8013d1c:	4602      	mov	r2, r0
 8013d1e:	4b19      	ldr	r3, [pc, #100]	@ (8013d84 <__s2b+0x8c>)
 8013d20:	4819      	ldr	r0, [pc, #100]	@ (8013d88 <__s2b+0x90>)
 8013d22:	21d3      	movs	r1, #211	@ 0xd3
 8013d24:	f001 fe0c 	bl	8015940 <__assert_func>
 8013d28:	0052      	lsls	r2, r2, #1
 8013d2a:	3101      	adds	r1, #1
 8013d2c:	e7f0      	b.n	8013d10 <__s2b+0x18>
 8013d2e:	9b08      	ldr	r3, [sp, #32]
 8013d30:	6143      	str	r3, [r0, #20]
 8013d32:	2d09      	cmp	r5, #9
 8013d34:	f04f 0301 	mov.w	r3, #1
 8013d38:	6103      	str	r3, [r0, #16]
 8013d3a:	dd16      	ble.n	8013d6a <__s2b+0x72>
 8013d3c:	f104 0909 	add.w	r9, r4, #9
 8013d40:	46c8      	mov	r8, r9
 8013d42:	442c      	add	r4, r5
 8013d44:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013d48:	4601      	mov	r1, r0
 8013d4a:	3b30      	subs	r3, #48	@ 0x30
 8013d4c:	220a      	movs	r2, #10
 8013d4e:	4630      	mov	r0, r6
 8013d50:	f7ff ff8c 	bl	8013c6c <__multadd>
 8013d54:	45a0      	cmp	r8, r4
 8013d56:	d1f5      	bne.n	8013d44 <__s2b+0x4c>
 8013d58:	f1a5 0408 	sub.w	r4, r5, #8
 8013d5c:	444c      	add	r4, r9
 8013d5e:	1b2d      	subs	r5, r5, r4
 8013d60:	1963      	adds	r3, r4, r5
 8013d62:	42bb      	cmp	r3, r7
 8013d64:	db04      	blt.n	8013d70 <__s2b+0x78>
 8013d66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013d6a:	340a      	adds	r4, #10
 8013d6c:	2509      	movs	r5, #9
 8013d6e:	e7f6      	b.n	8013d5e <__s2b+0x66>
 8013d70:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013d74:	4601      	mov	r1, r0
 8013d76:	3b30      	subs	r3, #48	@ 0x30
 8013d78:	220a      	movs	r2, #10
 8013d7a:	4630      	mov	r0, r6
 8013d7c:	f7ff ff76 	bl	8013c6c <__multadd>
 8013d80:	e7ee      	b.n	8013d60 <__s2b+0x68>
 8013d82:	bf00      	nop
 8013d84:	08016ea5 	.word	0x08016ea5
 8013d88:	08016eb6 	.word	0x08016eb6

08013d8c <__hi0bits>:
 8013d8c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013d90:	4603      	mov	r3, r0
 8013d92:	bf36      	itet	cc
 8013d94:	0403      	lslcc	r3, r0, #16
 8013d96:	2000      	movcs	r0, #0
 8013d98:	2010      	movcc	r0, #16
 8013d9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013d9e:	bf3c      	itt	cc
 8013da0:	021b      	lslcc	r3, r3, #8
 8013da2:	3008      	addcc	r0, #8
 8013da4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013da8:	bf3c      	itt	cc
 8013daa:	011b      	lslcc	r3, r3, #4
 8013dac:	3004      	addcc	r0, #4
 8013dae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013db2:	bf3c      	itt	cc
 8013db4:	009b      	lslcc	r3, r3, #2
 8013db6:	3002      	addcc	r0, #2
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	db05      	blt.n	8013dc8 <__hi0bits+0x3c>
 8013dbc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013dc0:	f100 0001 	add.w	r0, r0, #1
 8013dc4:	bf08      	it	eq
 8013dc6:	2020      	moveq	r0, #32
 8013dc8:	4770      	bx	lr

08013dca <__lo0bits>:
 8013dca:	6803      	ldr	r3, [r0, #0]
 8013dcc:	4602      	mov	r2, r0
 8013dce:	f013 0007 	ands.w	r0, r3, #7
 8013dd2:	d00b      	beq.n	8013dec <__lo0bits+0x22>
 8013dd4:	07d9      	lsls	r1, r3, #31
 8013dd6:	d421      	bmi.n	8013e1c <__lo0bits+0x52>
 8013dd8:	0798      	lsls	r0, r3, #30
 8013dda:	bf49      	itett	mi
 8013ddc:	085b      	lsrmi	r3, r3, #1
 8013dde:	089b      	lsrpl	r3, r3, #2
 8013de0:	2001      	movmi	r0, #1
 8013de2:	6013      	strmi	r3, [r2, #0]
 8013de4:	bf5c      	itt	pl
 8013de6:	6013      	strpl	r3, [r2, #0]
 8013de8:	2002      	movpl	r0, #2
 8013dea:	4770      	bx	lr
 8013dec:	b299      	uxth	r1, r3
 8013dee:	b909      	cbnz	r1, 8013df4 <__lo0bits+0x2a>
 8013df0:	0c1b      	lsrs	r3, r3, #16
 8013df2:	2010      	movs	r0, #16
 8013df4:	b2d9      	uxtb	r1, r3
 8013df6:	b909      	cbnz	r1, 8013dfc <__lo0bits+0x32>
 8013df8:	3008      	adds	r0, #8
 8013dfa:	0a1b      	lsrs	r3, r3, #8
 8013dfc:	0719      	lsls	r1, r3, #28
 8013dfe:	bf04      	itt	eq
 8013e00:	091b      	lsreq	r3, r3, #4
 8013e02:	3004      	addeq	r0, #4
 8013e04:	0799      	lsls	r1, r3, #30
 8013e06:	bf04      	itt	eq
 8013e08:	089b      	lsreq	r3, r3, #2
 8013e0a:	3002      	addeq	r0, #2
 8013e0c:	07d9      	lsls	r1, r3, #31
 8013e0e:	d403      	bmi.n	8013e18 <__lo0bits+0x4e>
 8013e10:	085b      	lsrs	r3, r3, #1
 8013e12:	f100 0001 	add.w	r0, r0, #1
 8013e16:	d003      	beq.n	8013e20 <__lo0bits+0x56>
 8013e18:	6013      	str	r3, [r2, #0]
 8013e1a:	4770      	bx	lr
 8013e1c:	2000      	movs	r0, #0
 8013e1e:	4770      	bx	lr
 8013e20:	2020      	movs	r0, #32
 8013e22:	4770      	bx	lr

08013e24 <__i2b>:
 8013e24:	b510      	push	{r4, lr}
 8013e26:	460c      	mov	r4, r1
 8013e28:	2101      	movs	r1, #1
 8013e2a:	f7ff febd 	bl	8013ba8 <_Balloc>
 8013e2e:	4602      	mov	r2, r0
 8013e30:	b928      	cbnz	r0, 8013e3e <__i2b+0x1a>
 8013e32:	4b05      	ldr	r3, [pc, #20]	@ (8013e48 <__i2b+0x24>)
 8013e34:	4805      	ldr	r0, [pc, #20]	@ (8013e4c <__i2b+0x28>)
 8013e36:	f240 1145 	movw	r1, #325	@ 0x145
 8013e3a:	f001 fd81 	bl	8015940 <__assert_func>
 8013e3e:	2301      	movs	r3, #1
 8013e40:	6144      	str	r4, [r0, #20]
 8013e42:	6103      	str	r3, [r0, #16]
 8013e44:	bd10      	pop	{r4, pc}
 8013e46:	bf00      	nop
 8013e48:	08016ea5 	.word	0x08016ea5
 8013e4c:	08016eb6 	.word	0x08016eb6

08013e50 <__multiply>:
 8013e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e54:	4614      	mov	r4, r2
 8013e56:	690a      	ldr	r2, [r1, #16]
 8013e58:	6923      	ldr	r3, [r4, #16]
 8013e5a:	429a      	cmp	r2, r3
 8013e5c:	bfa8      	it	ge
 8013e5e:	4623      	movge	r3, r4
 8013e60:	460f      	mov	r7, r1
 8013e62:	bfa4      	itt	ge
 8013e64:	460c      	movge	r4, r1
 8013e66:	461f      	movge	r7, r3
 8013e68:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8013e6c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8013e70:	68a3      	ldr	r3, [r4, #8]
 8013e72:	6861      	ldr	r1, [r4, #4]
 8013e74:	eb0a 0609 	add.w	r6, sl, r9
 8013e78:	42b3      	cmp	r3, r6
 8013e7a:	b085      	sub	sp, #20
 8013e7c:	bfb8      	it	lt
 8013e7e:	3101      	addlt	r1, #1
 8013e80:	f7ff fe92 	bl	8013ba8 <_Balloc>
 8013e84:	b930      	cbnz	r0, 8013e94 <__multiply+0x44>
 8013e86:	4602      	mov	r2, r0
 8013e88:	4b44      	ldr	r3, [pc, #272]	@ (8013f9c <__multiply+0x14c>)
 8013e8a:	4845      	ldr	r0, [pc, #276]	@ (8013fa0 <__multiply+0x150>)
 8013e8c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013e90:	f001 fd56 	bl	8015940 <__assert_func>
 8013e94:	f100 0514 	add.w	r5, r0, #20
 8013e98:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013e9c:	462b      	mov	r3, r5
 8013e9e:	2200      	movs	r2, #0
 8013ea0:	4543      	cmp	r3, r8
 8013ea2:	d321      	bcc.n	8013ee8 <__multiply+0x98>
 8013ea4:	f107 0114 	add.w	r1, r7, #20
 8013ea8:	f104 0214 	add.w	r2, r4, #20
 8013eac:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8013eb0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8013eb4:	9302      	str	r3, [sp, #8]
 8013eb6:	1b13      	subs	r3, r2, r4
 8013eb8:	3b15      	subs	r3, #21
 8013eba:	f023 0303 	bic.w	r3, r3, #3
 8013ebe:	3304      	adds	r3, #4
 8013ec0:	f104 0715 	add.w	r7, r4, #21
 8013ec4:	42ba      	cmp	r2, r7
 8013ec6:	bf38      	it	cc
 8013ec8:	2304      	movcc	r3, #4
 8013eca:	9301      	str	r3, [sp, #4]
 8013ecc:	9b02      	ldr	r3, [sp, #8]
 8013ece:	9103      	str	r1, [sp, #12]
 8013ed0:	428b      	cmp	r3, r1
 8013ed2:	d80c      	bhi.n	8013eee <__multiply+0x9e>
 8013ed4:	2e00      	cmp	r6, #0
 8013ed6:	dd03      	ble.n	8013ee0 <__multiply+0x90>
 8013ed8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013edc:	2b00      	cmp	r3, #0
 8013ede:	d05b      	beq.n	8013f98 <__multiply+0x148>
 8013ee0:	6106      	str	r6, [r0, #16]
 8013ee2:	b005      	add	sp, #20
 8013ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ee8:	f843 2b04 	str.w	r2, [r3], #4
 8013eec:	e7d8      	b.n	8013ea0 <__multiply+0x50>
 8013eee:	f8b1 a000 	ldrh.w	sl, [r1]
 8013ef2:	f1ba 0f00 	cmp.w	sl, #0
 8013ef6:	d024      	beq.n	8013f42 <__multiply+0xf2>
 8013ef8:	f104 0e14 	add.w	lr, r4, #20
 8013efc:	46a9      	mov	r9, r5
 8013efe:	f04f 0c00 	mov.w	ip, #0
 8013f02:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013f06:	f8d9 3000 	ldr.w	r3, [r9]
 8013f0a:	fa1f fb87 	uxth.w	fp, r7
 8013f0e:	b29b      	uxth	r3, r3
 8013f10:	fb0a 330b 	mla	r3, sl, fp, r3
 8013f14:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8013f18:	f8d9 7000 	ldr.w	r7, [r9]
 8013f1c:	4463      	add	r3, ip
 8013f1e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8013f22:	fb0a c70b 	mla	r7, sl, fp, ip
 8013f26:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8013f2a:	b29b      	uxth	r3, r3
 8013f2c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8013f30:	4572      	cmp	r2, lr
 8013f32:	f849 3b04 	str.w	r3, [r9], #4
 8013f36:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8013f3a:	d8e2      	bhi.n	8013f02 <__multiply+0xb2>
 8013f3c:	9b01      	ldr	r3, [sp, #4]
 8013f3e:	f845 c003 	str.w	ip, [r5, r3]
 8013f42:	9b03      	ldr	r3, [sp, #12]
 8013f44:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013f48:	3104      	adds	r1, #4
 8013f4a:	f1b9 0f00 	cmp.w	r9, #0
 8013f4e:	d021      	beq.n	8013f94 <__multiply+0x144>
 8013f50:	682b      	ldr	r3, [r5, #0]
 8013f52:	f104 0c14 	add.w	ip, r4, #20
 8013f56:	46ae      	mov	lr, r5
 8013f58:	f04f 0a00 	mov.w	sl, #0
 8013f5c:	f8bc b000 	ldrh.w	fp, [ip]
 8013f60:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8013f64:	fb09 770b 	mla	r7, r9, fp, r7
 8013f68:	4457      	add	r7, sl
 8013f6a:	b29b      	uxth	r3, r3
 8013f6c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8013f70:	f84e 3b04 	str.w	r3, [lr], #4
 8013f74:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013f78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013f7c:	f8be 3000 	ldrh.w	r3, [lr]
 8013f80:	fb09 330a 	mla	r3, r9, sl, r3
 8013f84:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8013f88:	4562      	cmp	r2, ip
 8013f8a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013f8e:	d8e5      	bhi.n	8013f5c <__multiply+0x10c>
 8013f90:	9f01      	ldr	r7, [sp, #4]
 8013f92:	51eb      	str	r3, [r5, r7]
 8013f94:	3504      	adds	r5, #4
 8013f96:	e799      	b.n	8013ecc <__multiply+0x7c>
 8013f98:	3e01      	subs	r6, #1
 8013f9a:	e79b      	b.n	8013ed4 <__multiply+0x84>
 8013f9c:	08016ea5 	.word	0x08016ea5
 8013fa0:	08016eb6 	.word	0x08016eb6

08013fa4 <__pow5mult>:
 8013fa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013fa8:	4615      	mov	r5, r2
 8013faa:	f012 0203 	ands.w	r2, r2, #3
 8013fae:	4607      	mov	r7, r0
 8013fb0:	460e      	mov	r6, r1
 8013fb2:	d007      	beq.n	8013fc4 <__pow5mult+0x20>
 8013fb4:	4c25      	ldr	r4, [pc, #148]	@ (801404c <__pow5mult+0xa8>)
 8013fb6:	3a01      	subs	r2, #1
 8013fb8:	2300      	movs	r3, #0
 8013fba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013fbe:	f7ff fe55 	bl	8013c6c <__multadd>
 8013fc2:	4606      	mov	r6, r0
 8013fc4:	10ad      	asrs	r5, r5, #2
 8013fc6:	d03d      	beq.n	8014044 <__pow5mult+0xa0>
 8013fc8:	69fc      	ldr	r4, [r7, #28]
 8013fca:	b97c      	cbnz	r4, 8013fec <__pow5mult+0x48>
 8013fcc:	2010      	movs	r0, #16
 8013fce:	f7ff fd35 	bl	8013a3c <malloc>
 8013fd2:	4602      	mov	r2, r0
 8013fd4:	61f8      	str	r0, [r7, #28]
 8013fd6:	b928      	cbnz	r0, 8013fe4 <__pow5mult+0x40>
 8013fd8:	4b1d      	ldr	r3, [pc, #116]	@ (8014050 <__pow5mult+0xac>)
 8013fda:	481e      	ldr	r0, [pc, #120]	@ (8014054 <__pow5mult+0xb0>)
 8013fdc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013fe0:	f001 fcae 	bl	8015940 <__assert_func>
 8013fe4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013fe8:	6004      	str	r4, [r0, #0]
 8013fea:	60c4      	str	r4, [r0, #12]
 8013fec:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013ff0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013ff4:	b94c      	cbnz	r4, 801400a <__pow5mult+0x66>
 8013ff6:	f240 2171 	movw	r1, #625	@ 0x271
 8013ffa:	4638      	mov	r0, r7
 8013ffc:	f7ff ff12 	bl	8013e24 <__i2b>
 8014000:	2300      	movs	r3, #0
 8014002:	f8c8 0008 	str.w	r0, [r8, #8]
 8014006:	4604      	mov	r4, r0
 8014008:	6003      	str	r3, [r0, #0]
 801400a:	f04f 0900 	mov.w	r9, #0
 801400e:	07eb      	lsls	r3, r5, #31
 8014010:	d50a      	bpl.n	8014028 <__pow5mult+0x84>
 8014012:	4631      	mov	r1, r6
 8014014:	4622      	mov	r2, r4
 8014016:	4638      	mov	r0, r7
 8014018:	f7ff ff1a 	bl	8013e50 <__multiply>
 801401c:	4631      	mov	r1, r6
 801401e:	4680      	mov	r8, r0
 8014020:	4638      	mov	r0, r7
 8014022:	f7ff fe01 	bl	8013c28 <_Bfree>
 8014026:	4646      	mov	r6, r8
 8014028:	106d      	asrs	r5, r5, #1
 801402a:	d00b      	beq.n	8014044 <__pow5mult+0xa0>
 801402c:	6820      	ldr	r0, [r4, #0]
 801402e:	b938      	cbnz	r0, 8014040 <__pow5mult+0x9c>
 8014030:	4622      	mov	r2, r4
 8014032:	4621      	mov	r1, r4
 8014034:	4638      	mov	r0, r7
 8014036:	f7ff ff0b 	bl	8013e50 <__multiply>
 801403a:	6020      	str	r0, [r4, #0]
 801403c:	f8c0 9000 	str.w	r9, [r0]
 8014040:	4604      	mov	r4, r0
 8014042:	e7e4      	b.n	801400e <__pow5mult+0x6a>
 8014044:	4630      	mov	r0, r6
 8014046:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801404a:	bf00      	nop
 801404c:	08016f10 	.word	0x08016f10
 8014050:	08016e36 	.word	0x08016e36
 8014054:	08016eb6 	.word	0x08016eb6

08014058 <__lshift>:
 8014058:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801405c:	460c      	mov	r4, r1
 801405e:	6849      	ldr	r1, [r1, #4]
 8014060:	6923      	ldr	r3, [r4, #16]
 8014062:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8014066:	68a3      	ldr	r3, [r4, #8]
 8014068:	4607      	mov	r7, r0
 801406a:	4691      	mov	r9, r2
 801406c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014070:	f108 0601 	add.w	r6, r8, #1
 8014074:	42b3      	cmp	r3, r6
 8014076:	db0b      	blt.n	8014090 <__lshift+0x38>
 8014078:	4638      	mov	r0, r7
 801407a:	f7ff fd95 	bl	8013ba8 <_Balloc>
 801407e:	4605      	mov	r5, r0
 8014080:	b948      	cbnz	r0, 8014096 <__lshift+0x3e>
 8014082:	4602      	mov	r2, r0
 8014084:	4b28      	ldr	r3, [pc, #160]	@ (8014128 <__lshift+0xd0>)
 8014086:	4829      	ldr	r0, [pc, #164]	@ (801412c <__lshift+0xd4>)
 8014088:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801408c:	f001 fc58 	bl	8015940 <__assert_func>
 8014090:	3101      	adds	r1, #1
 8014092:	005b      	lsls	r3, r3, #1
 8014094:	e7ee      	b.n	8014074 <__lshift+0x1c>
 8014096:	2300      	movs	r3, #0
 8014098:	f100 0114 	add.w	r1, r0, #20
 801409c:	f100 0210 	add.w	r2, r0, #16
 80140a0:	4618      	mov	r0, r3
 80140a2:	4553      	cmp	r3, sl
 80140a4:	db33      	blt.n	801410e <__lshift+0xb6>
 80140a6:	6920      	ldr	r0, [r4, #16]
 80140a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80140ac:	f104 0314 	add.w	r3, r4, #20
 80140b0:	f019 091f 	ands.w	r9, r9, #31
 80140b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80140b8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80140bc:	d02b      	beq.n	8014116 <__lshift+0xbe>
 80140be:	f1c9 0e20 	rsb	lr, r9, #32
 80140c2:	468a      	mov	sl, r1
 80140c4:	2200      	movs	r2, #0
 80140c6:	6818      	ldr	r0, [r3, #0]
 80140c8:	fa00 f009 	lsl.w	r0, r0, r9
 80140cc:	4310      	orrs	r0, r2
 80140ce:	f84a 0b04 	str.w	r0, [sl], #4
 80140d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80140d6:	459c      	cmp	ip, r3
 80140d8:	fa22 f20e 	lsr.w	r2, r2, lr
 80140dc:	d8f3      	bhi.n	80140c6 <__lshift+0x6e>
 80140de:	ebac 0304 	sub.w	r3, ip, r4
 80140e2:	3b15      	subs	r3, #21
 80140e4:	f023 0303 	bic.w	r3, r3, #3
 80140e8:	3304      	adds	r3, #4
 80140ea:	f104 0015 	add.w	r0, r4, #21
 80140ee:	4584      	cmp	ip, r0
 80140f0:	bf38      	it	cc
 80140f2:	2304      	movcc	r3, #4
 80140f4:	50ca      	str	r2, [r1, r3]
 80140f6:	b10a      	cbz	r2, 80140fc <__lshift+0xa4>
 80140f8:	f108 0602 	add.w	r6, r8, #2
 80140fc:	3e01      	subs	r6, #1
 80140fe:	4638      	mov	r0, r7
 8014100:	612e      	str	r6, [r5, #16]
 8014102:	4621      	mov	r1, r4
 8014104:	f7ff fd90 	bl	8013c28 <_Bfree>
 8014108:	4628      	mov	r0, r5
 801410a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801410e:	f842 0f04 	str.w	r0, [r2, #4]!
 8014112:	3301      	adds	r3, #1
 8014114:	e7c5      	b.n	80140a2 <__lshift+0x4a>
 8014116:	3904      	subs	r1, #4
 8014118:	f853 2b04 	ldr.w	r2, [r3], #4
 801411c:	f841 2f04 	str.w	r2, [r1, #4]!
 8014120:	459c      	cmp	ip, r3
 8014122:	d8f9      	bhi.n	8014118 <__lshift+0xc0>
 8014124:	e7ea      	b.n	80140fc <__lshift+0xa4>
 8014126:	bf00      	nop
 8014128:	08016ea5 	.word	0x08016ea5
 801412c:	08016eb6 	.word	0x08016eb6

08014130 <__mcmp>:
 8014130:	690a      	ldr	r2, [r1, #16]
 8014132:	4603      	mov	r3, r0
 8014134:	6900      	ldr	r0, [r0, #16]
 8014136:	1a80      	subs	r0, r0, r2
 8014138:	b530      	push	{r4, r5, lr}
 801413a:	d10e      	bne.n	801415a <__mcmp+0x2a>
 801413c:	3314      	adds	r3, #20
 801413e:	3114      	adds	r1, #20
 8014140:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014144:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8014148:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801414c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014150:	4295      	cmp	r5, r2
 8014152:	d003      	beq.n	801415c <__mcmp+0x2c>
 8014154:	d205      	bcs.n	8014162 <__mcmp+0x32>
 8014156:	f04f 30ff 	mov.w	r0, #4294967295
 801415a:	bd30      	pop	{r4, r5, pc}
 801415c:	42a3      	cmp	r3, r4
 801415e:	d3f3      	bcc.n	8014148 <__mcmp+0x18>
 8014160:	e7fb      	b.n	801415a <__mcmp+0x2a>
 8014162:	2001      	movs	r0, #1
 8014164:	e7f9      	b.n	801415a <__mcmp+0x2a>
	...

08014168 <__mdiff>:
 8014168:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801416c:	4689      	mov	r9, r1
 801416e:	4606      	mov	r6, r0
 8014170:	4611      	mov	r1, r2
 8014172:	4648      	mov	r0, r9
 8014174:	4614      	mov	r4, r2
 8014176:	f7ff ffdb 	bl	8014130 <__mcmp>
 801417a:	1e05      	subs	r5, r0, #0
 801417c:	d112      	bne.n	80141a4 <__mdiff+0x3c>
 801417e:	4629      	mov	r1, r5
 8014180:	4630      	mov	r0, r6
 8014182:	f7ff fd11 	bl	8013ba8 <_Balloc>
 8014186:	4602      	mov	r2, r0
 8014188:	b928      	cbnz	r0, 8014196 <__mdiff+0x2e>
 801418a:	4b3f      	ldr	r3, [pc, #252]	@ (8014288 <__mdiff+0x120>)
 801418c:	f240 2137 	movw	r1, #567	@ 0x237
 8014190:	483e      	ldr	r0, [pc, #248]	@ (801428c <__mdiff+0x124>)
 8014192:	f001 fbd5 	bl	8015940 <__assert_func>
 8014196:	2301      	movs	r3, #1
 8014198:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801419c:	4610      	mov	r0, r2
 801419e:	b003      	add	sp, #12
 80141a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80141a4:	bfbc      	itt	lt
 80141a6:	464b      	movlt	r3, r9
 80141a8:	46a1      	movlt	r9, r4
 80141aa:	4630      	mov	r0, r6
 80141ac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80141b0:	bfba      	itte	lt
 80141b2:	461c      	movlt	r4, r3
 80141b4:	2501      	movlt	r5, #1
 80141b6:	2500      	movge	r5, #0
 80141b8:	f7ff fcf6 	bl	8013ba8 <_Balloc>
 80141bc:	4602      	mov	r2, r0
 80141be:	b918      	cbnz	r0, 80141c8 <__mdiff+0x60>
 80141c0:	4b31      	ldr	r3, [pc, #196]	@ (8014288 <__mdiff+0x120>)
 80141c2:	f240 2145 	movw	r1, #581	@ 0x245
 80141c6:	e7e3      	b.n	8014190 <__mdiff+0x28>
 80141c8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80141cc:	6926      	ldr	r6, [r4, #16]
 80141ce:	60c5      	str	r5, [r0, #12]
 80141d0:	f109 0310 	add.w	r3, r9, #16
 80141d4:	f109 0514 	add.w	r5, r9, #20
 80141d8:	f104 0e14 	add.w	lr, r4, #20
 80141dc:	f100 0b14 	add.w	fp, r0, #20
 80141e0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80141e4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80141e8:	9301      	str	r3, [sp, #4]
 80141ea:	46d9      	mov	r9, fp
 80141ec:	f04f 0c00 	mov.w	ip, #0
 80141f0:	9b01      	ldr	r3, [sp, #4]
 80141f2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80141f6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80141fa:	9301      	str	r3, [sp, #4]
 80141fc:	fa1f f38a 	uxth.w	r3, sl
 8014200:	4619      	mov	r1, r3
 8014202:	b283      	uxth	r3, r0
 8014204:	1acb      	subs	r3, r1, r3
 8014206:	0c00      	lsrs	r0, r0, #16
 8014208:	4463      	add	r3, ip
 801420a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801420e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8014212:	b29b      	uxth	r3, r3
 8014214:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8014218:	4576      	cmp	r6, lr
 801421a:	f849 3b04 	str.w	r3, [r9], #4
 801421e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014222:	d8e5      	bhi.n	80141f0 <__mdiff+0x88>
 8014224:	1b33      	subs	r3, r6, r4
 8014226:	3b15      	subs	r3, #21
 8014228:	f023 0303 	bic.w	r3, r3, #3
 801422c:	3415      	adds	r4, #21
 801422e:	3304      	adds	r3, #4
 8014230:	42a6      	cmp	r6, r4
 8014232:	bf38      	it	cc
 8014234:	2304      	movcc	r3, #4
 8014236:	441d      	add	r5, r3
 8014238:	445b      	add	r3, fp
 801423a:	461e      	mov	r6, r3
 801423c:	462c      	mov	r4, r5
 801423e:	4544      	cmp	r4, r8
 8014240:	d30e      	bcc.n	8014260 <__mdiff+0xf8>
 8014242:	f108 0103 	add.w	r1, r8, #3
 8014246:	1b49      	subs	r1, r1, r5
 8014248:	f021 0103 	bic.w	r1, r1, #3
 801424c:	3d03      	subs	r5, #3
 801424e:	45a8      	cmp	r8, r5
 8014250:	bf38      	it	cc
 8014252:	2100      	movcc	r1, #0
 8014254:	440b      	add	r3, r1
 8014256:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801425a:	b191      	cbz	r1, 8014282 <__mdiff+0x11a>
 801425c:	6117      	str	r7, [r2, #16]
 801425e:	e79d      	b.n	801419c <__mdiff+0x34>
 8014260:	f854 1b04 	ldr.w	r1, [r4], #4
 8014264:	46e6      	mov	lr, ip
 8014266:	0c08      	lsrs	r0, r1, #16
 8014268:	fa1c fc81 	uxtah	ip, ip, r1
 801426c:	4471      	add	r1, lr
 801426e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8014272:	b289      	uxth	r1, r1
 8014274:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8014278:	f846 1b04 	str.w	r1, [r6], #4
 801427c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014280:	e7dd      	b.n	801423e <__mdiff+0xd6>
 8014282:	3f01      	subs	r7, #1
 8014284:	e7e7      	b.n	8014256 <__mdiff+0xee>
 8014286:	bf00      	nop
 8014288:	08016ea5 	.word	0x08016ea5
 801428c:	08016eb6 	.word	0x08016eb6

08014290 <__ulp>:
 8014290:	b082      	sub	sp, #8
 8014292:	ed8d 0b00 	vstr	d0, [sp]
 8014296:	9a01      	ldr	r2, [sp, #4]
 8014298:	4b0f      	ldr	r3, [pc, #60]	@ (80142d8 <__ulp+0x48>)
 801429a:	4013      	ands	r3, r2
 801429c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80142a0:	2b00      	cmp	r3, #0
 80142a2:	dc08      	bgt.n	80142b6 <__ulp+0x26>
 80142a4:	425b      	negs	r3, r3
 80142a6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80142aa:	ea4f 5223 	mov.w	r2, r3, asr #20
 80142ae:	da04      	bge.n	80142ba <__ulp+0x2a>
 80142b0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80142b4:	4113      	asrs	r3, r2
 80142b6:	2200      	movs	r2, #0
 80142b8:	e008      	b.n	80142cc <__ulp+0x3c>
 80142ba:	f1a2 0314 	sub.w	r3, r2, #20
 80142be:	2b1e      	cmp	r3, #30
 80142c0:	bfda      	itte	le
 80142c2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80142c6:	40da      	lsrle	r2, r3
 80142c8:	2201      	movgt	r2, #1
 80142ca:	2300      	movs	r3, #0
 80142cc:	4619      	mov	r1, r3
 80142ce:	4610      	mov	r0, r2
 80142d0:	ec41 0b10 	vmov	d0, r0, r1
 80142d4:	b002      	add	sp, #8
 80142d6:	4770      	bx	lr
 80142d8:	7ff00000 	.word	0x7ff00000

080142dc <__b2d>:
 80142dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80142e0:	6906      	ldr	r6, [r0, #16]
 80142e2:	f100 0814 	add.w	r8, r0, #20
 80142e6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80142ea:	1f37      	subs	r7, r6, #4
 80142ec:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80142f0:	4610      	mov	r0, r2
 80142f2:	f7ff fd4b 	bl	8013d8c <__hi0bits>
 80142f6:	f1c0 0320 	rsb	r3, r0, #32
 80142fa:	280a      	cmp	r0, #10
 80142fc:	600b      	str	r3, [r1, #0]
 80142fe:	491b      	ldr	r1, [pc, #108]	@ (801436c <__b2d+0x90>)
 8014300:	dc15      	bgt.n	801432e <__b2d+0x52>
 8014302:	f1c0 0c0b 	rsb	ip, r0, #11
 8014306:	fa22 f30c 	lsr.w	r3, r2, ip
 801430a:	45b8      	cmp	r8, r7
 801430c:	ea43 0501 	orr.w	r5, r3, r1
 8014310:	bf34      	ite	cc
 8014312:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8014316:	2300      	movcs	r3, #0
 8014318:	3015      	adds	r0, #21
 801431a:	fa02 f000 	lsl.w	r0, r2, r0
 801431e:	fa23 f30c 	lsr.w	r3, r3, ip
 8014322:	4303      	orrs	r3, r0
 8014324:	461c      	mov	r4, r3
 8014326:	ec45 4b10 	vmov	d0, r4, r5
 801432a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801432e:	45b8      	cmp	r8, r7
 8014330:	bf3a      	itte	cc
 8014332:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8014336:	f1a6 0708 	subcc.w	r7, r6, #8
 801433a:	2300      	movcs	r3, #0
 801433c:	380b      	subs	r0, #11
 801433e:	d012      	beq.n	8014366 <__b2d+0x8a>
 8014340:	f1c0 0120 	rsb	r1, r0, #32
 8014344:	fa23 f401 	lsr.w	r4, r3, r1
 8014348:	4082      	lsls	r2, r0
 801434a:	4322      	orrs	r2, r4
 801434c:	4547      	cmp	r7, r8
 801434e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8014352:	bf8c      	ite	hi
 8014354:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8014358:	2200      	movls	r2, #0
 801435a:	4083      	lsls	r3, r0
 801435c:	40ca      	lsrs	r2, r1
 801435e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8014362:	4313      	orrs	r3, r2
 8014364:	e7de      	b.n	8014324 <__b2d+0x48>
 8014366:	ea42 0501 	orr.w	r5, r2, r1
 801436a:	e7db      	b.n	8014324 <__b2d+0x48>
 801436c:	3ff00000 	.word	0x3ff00000

08014370 <__d2b>:
 8014370:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014374:	460f      	mov	r7, r1
 8014376:	2101      	movs	r1, #1
 8014378:	ec59 8b10 	vmov	r8, r9, d0
 801437c:	4616      	mov	r6, r2
 801437e:	f7ff fc13 	bl	8013ba8 <_Balloc>
 8014382:	4604      	mov	r4, r0
 8014384:	b930      	cbnz	r0, 8014394 <__d2b+0x24>
 8014386:	4602      	mov	r2, r0
 8014388:	4b23      	ldr	r3, [pc, #140]	@ (8014418 <__d2b+0xa8>)
 801438a:	4824      	ldr	r0, [pc, #144]	@ (801441c <__d2b+0xac>)
 801438c:	f240 310f 	movw	r1, #783	@ 0x30f
 8014390:	f001 fad6 	bl	8015940 <__assert_func>
 8014394:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014398:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801439c:	b10d      	cbz	r5, 80143a2 <__d2b+0x32>
 801439e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80143a2:	9301      	str	r3, [sp, #4]
 80143a4:	f1b8 0300 	subs.w	r3, r8, #0
 80143a8:	d023      	beq.n	80143f2 <__d2b+0x82>
 80143aa:	4668      	mov	r0, sp
 80143ac:	9300      	str	r3, [sp, #0]
 80143ae:	f7ff fd0c 	bl	8013dca <__lo0bits>
 80143b2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80143b6:	b1d0      	cbz	r0, 80143ee <__d2b+0x7e>
 80143b8:	f1c0 0320 	rsb	r3, r0, #32
 80143bc:	fa02 f303 	lsl.w	r3, r2, r3
 80143c0:	430b      	orrs	r3, r1
 80143c2:	40c2      	lsrs	r2, r0
 80143c4:	6163      	str	r3, [r4, #20]
 80143c6:	9201      	str	r2, [sp, #4]
 80143c8:	9b01      	ldr	r3, [sp, #4]
 80143ca:	61a3      	str	r3, [r4, #24]
 80143cc:	2b00      	cmp	r3, #0
 80143ce:	bf0c      	ite	eq
 80143d0:	2201      	moveq	r2, #1
 80143d2:	2202      	movne	r2, #2
 80143d4:	6122      	str	r2, [r4, #16]
 80143d6:	b1a5      	cbz	r5, 8014402 <__d2b+0x92>
 80143d8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80143dc:	4405      	add	r5, r0
 80143de:	603d      	str	r5, [r7, #0]
 80143e0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80143e4:	6030      	str	r0, [r6, #0]
 80143e6:	4620      	mov	r0, r4
 80143e8:	b003      	add	sp, #12
 80143ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80143ee:	6161      	str	r1, [r4, #20]
 80143f0:	e7ea      	b.n	80143c8 <__d2b+0x58>
 80143f2:	a801      	add	r0, sp, #4
 80143f4:	f7ff fce9 	bl	8013dca <__lo0bits>
 80143f8:	9b01      	ldr	r3, [sp, #4]
 80143fa:	6163      	str	r3, [r4, #20]
 80143fc:	3020      	adds	r0, #32
 80143fe:	2201      	movs	r2, #1
 8014400:	e7e8      	b.n	80143d4 <__d2b+0x64>
 8014402:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014406:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801440a:	6038      	str	r0, [r7, #0]
 801440c:	6918      	ldr	r0, [r3, #16]
 801440e:	f7ff fcbd 	bl	8013d8c <__hi0bits>
 8014412:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8014416:	e7e5      	b.n	80143e4 <__d2b+0x74>
 8014418:	08016ea5 	.word	0x08016ea5
 801441c:	08016eb6 	.word	0x08016eb6

08014420 <__ratio>:
 8014420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014424:	b085      	sub	sp, #20
 8014426:	e9cd 1000 	strd	r1, r0, [sp]
 801442a:	a902      	add	r1, sp, #8
 801442c:	f7ff ff56 	bl	80142dc <__b2d>
 8014430:	9800      	ldr	r0, [sp, #0]
 8014432:	a903      	add	r1, sp, #12
 8014434:	ec55 4b10 	vmov	r4, r5, d0
 8014438:	f7ff ff50 	bl	80142dc <__b2d>
 801443c:	9b01      	ldr	r3, [sp, #4]
 801443e:	6919      	ldr	r1, [r3, #16]
 8014440:	9b00      	ldr	r3, [sp, #0]
 8014442:	691b      	ldr	r3, [r3, #16]
 8014444:	1ac9      	subs	r1, r1, r3
 8014446:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801444a:	1a9b      	subs	r3, r3, r2
 801444c:	ec5b ab10 	vmov	sl, fp, d0
 8014450:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8014454:	2b00      	cmp	r3, #0
 8014456:	bfce      	itee	gt
 8014458:	462a      	movgt	r2, r5
 801445a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801445e:	465a      	movle	r2, fp
 8014460:	462f      	mov	r7, r5
 8014462:	46d9      	mov	r9, fp
 8014464:	bfcc      	ite	gt
 8014466:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801446a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801446e:	464b      	mov	r3, r9
 8014470:	4652      	mov	r2, sl
 8014472:	4620      	mov	r0, r4
 8014474:	4639      	mov	r1, r7
 8014476:	f7f4 f921 	bl	80086bc <__aeabi_ddiv>
 801447a:	ec41 0b10 	vmov	d0, r0, r1
 801447e:	b005      	add	sp, #20
 8014480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014484 <__copybits>:
 8014484:	3901      	subs	r1, #1
 8014486:	b570      	push	{r4, r5, r6, lr}
 8014488:	1149      	asrs	r1, r1, #5
 801448a:	6914      	ldr	r4, [r2, #16]
 801448c:	3101      	adds	r1, #1
 801448e:	f102 0314 	add.w	r3, r2, #20
 8014492:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8014496:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801449a:	1f05      	subs	r5, r0, #4
 801449c:	42a3      	cmp	r3, r4
 801449e:	d30c      	bcc.n	80144ba <__copybits+0x36>
 80144a0:	1aa3      	subs	r3, r4, r2
 80144a2:	3b11      	subs	r3, #17
 80144a4:	f023 0303 	bic.w	r3, r3, #3
 80144a8:	3211      	adds	r2, #17
 80144aa:	42a2      	cmp	r2, r4
 80144ac:	bf88      	it	hi
 80144ae:	2300      	movhi	r3, #0
 80144b0:	4418      	add	r0, r3
 80144b2:	2300      	movs	r3, #0
 80144b4:	4288      	cmp	r0, r1
 80144b6:	d305      	bcc.n	80144c4 <__copybits+0x40>
 80144b8:	bd70      	pop	{r4, r5, r6, pc}
 80144ba:	f853 6b04 	ldr.w	r6, [r3], #4
 80144be:	f845 6f04 	str.w	r6, [r5, #4]!
 80144c2:	e7eb      	b.n	801449c <__copybits+0x18>
 80144c4:	f840 3b04 	str.w	r3, [r0], #4
 80144c8:	e7f4      	b.n	80144b4 <__copybits+0x30>

080144ca <__any_on>:
 80144ca:	f100 0214 	add.w	r2, r0, #20
 80144ce:	6900      	ldr	r0, [r0, #16]
 80144d0:	114b      	asrs	r3, r1, #5
 80144d2:	4298      	cmp	r0, r3
 80144d4:	b510      	push	{r4, lr}
 80144d6:	db11      	blt.n	80144fc <__any_on+0x32>
 80144d8:	dd0a      	ble.n	80144f0 <__any_on+0x26>
 80144da:	f011 011f 	ands.w	r1, r1, #31
 80144de:	d007      	beq.n	80144f0 <__any_on+0x26>
 80144e0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80144e4:	fa24 f001 	lsr.w	r0, r4, r1
 80144e8:	fa00 f101 	lsl.w	r1, r0, r1
 80144ec:	428c      	cmp	r4, r1
 80144ee:	d10b      	bne.n	8014508 <__any_on+0x3e>
 80144f0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80144f4:	4293      	cmp	r3, r2
 80144f6:	d803      	bhi.n	8014500 <__any_on+0x36>
 80144f8:	2000      	movs	r0, #0
 80144fa:	bd10      	pop	{r4, pc}
 80144fc:	4603      	mov	r3, r0
 80144fe:	e7f7      	b.n	80144f0 <__any_on+0x26>
 8014500:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014504:	2900      	cmp	r1, #0
 8014506:	d0f5      	beq.n	80144f4 <__any_on+0x2a>
 8014508:	2001      	movs	r0, #1
 801450a:	e7f6      	b.n	80144fa <__any_on+0x30>

0801450c <sulp>:
 801450c:	b570      	push	{r4, r5, r6, lr}
 801450e:	4604      	mov	r4, r0
 8014510:	460d      	mov	r5, r1
 8014512:	ec45 4b10 	vmov	d0, r4, r5
 8014516:	4616      	mov	r6, r2
 8014518:	f7ff feba 	bl	8014290 <__ulp>
 801451c:	ec51 0b10 	vmov	r0, r1, d0
 8014520:	b17e      	cbz	r6, 8014542 <sulp+0x36>
 8014522:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8014526:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801452a:	2b00      	cmp	r3, #0
 801452c:	dd09      	ble.n	8014542 <sulp+0x36>
 801452e:	051b      	lsls	r3, r3, #20
 8014530:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8014534:	2400      	movs	r4, #0
 8014536:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801453a:	4622      	mov	r2, r4
 801453c:	462b      	mov	r3, r5
 801453e:	f7f3 ff93 	bl	8008468 <__aeabi_dmul>
 8014542:	ec41 0b10 	vmov	d0, r0, r1
 8014546:	bd70      	pop	{r4, r5, r6, pc}

08014548 <_strtod_l>:
 8014548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801454c:	b09f      	sub	sp, #124	@ 0x7c
 801454e:	460c      	mov	r4, r1
 8014550:	9217      	str	r2, [sp, #92]	@ 0x5c
 8014552:	2200      	movs	r2, #0
 8014554:	921a      	str	r2, [sp, #104]	@ 0x68
 8014556:	9005      	str	r0, [sp, #20]
 8014558:	f04f 0a00 	mov.w	sl, #0
 801455c:	f04f 0b00 	mov.w	fp, #0
 8014560:	460a      	mov	r2, r1
 8014562:	9219      	str	r2, [sp, #100]	@ 0x64
 8014564:	7811      	ldrb	r1, [r2, #0]
 8014566:	292b      	cmp	r1, #43	@ 0x2b
 8014568:	d04a      	beq.n	8014600 <_strtod_l+0xb8>
 801456a:	d838      	bhi.n	80145de <_strtod_l+0x96>
 801456c:	290d      	cmp	r1, #13
 801456e:	d832      	bhi.n	80145d6 <_strtod_l+0x8e>
 8014570:	2908      	cmp	r1, #8
 8014572:	d832      	bhi.n	80145da <_strtod_l+0x92>
 8014574:	2900      	cmp	r1, #0
 8014576:	d03b      	beq.n	80145f0 <_strtod_l+0xa8>
 8014578:	2200      	movs	r2, #0
 801457a:	920b      	str	r2, [sp, #44]	@ 0x2c
 801457c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801457e:	782a      	ldrb	r2, [r5, #0]
 8014580:	2a30      	cmp	r2, #48	@ 0x30
 8014582:	f040 80b3 	bne.w	80146ec <_strtod_l+0x1a4>
 8014586:	786a      	ldrb	r2, [r5, #1]
 8014588:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801458c:	2a58      	cmp	r2, #88	@ 0x58
 801458e:	d16e      	bne.n	801466e <_strtod_l+0x126>
 8014590:	9302      	str	r3, [sp, #8]
 8014592:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014594:	9301      	str	r3, [sp, #4]
 8014596:	ab1a      	add	r3, sp, #104	@ 0x68
 8014598:	9300      	str	r3, [sp, #0]
 801459a:	4a8e      	ldr	r2, [pc, #568]	@ (80147d4 <_strtod_l+0x28c>)
 801459c:	9805      	ldr	r0, [sp, #20]
 801459e:	ab1b      	add	r3, sp, #108	@ 0x6c
 80145a0:	a919      	add	r1, sp, #100	@ 0x64
 80145a2:	f001 fa67 	bl	8015a74 <__gethex>
 80145a6:	f010 060f 	ands.w	r6, r0, #15
 80145aa:	4604      	mov	r4, r0
 80145ac:	d005      	beq.n	80145ba <_strtod_l+0x72>
 80145ae:	2e06      	cmp	r6, #6
 80145b0:	d128      	bne.n	8014604 <_strtod_l+0xbc>
 80145b2:	3501      	adds	r5, #1
 80145b4:	2300      	movs	r3, #0
 80145b6:	9519      	str	r5, [sp, #100]	@ 0x64
 80145b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80145ba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80145bc:	2b00      	cmp	r3, #0
 80145be:	f040 858e 	bne.w	80150de <_strtod_l+0xb96>
 80145c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80145c4:	b1cb      	cbz	r3, 80145fa <_strtod_l+0xb2>
 80145c6:	4652      	mov	r2, sl
 80145c8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80145cc:	ec43 2b10 	vmov	d0, r2, r3
 80145d0:	b01f      	add	sp, #124	@ 0x7c
 80145d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145d6:	2920      	cmp	r1, #32
 80145d8:	d1ce      	bne.n	8014578 <_strtod_l+0x30>
 80145da:	3201      	adds	r2, #1
 80145dc:	e7c1      	b.n	8014562 <_strtod_l+0x1a>
 80145de:	292d      	cmp	r1, #45	@ 0x2d
 80145e0:	d1ca      	bne.n	8014578 <_strtod_l+0x30>
 80145e2:	2101      	movs	r1, #1
 80145e4:	910b      	str	r1, [sp, #44]	@ 0x2c
 80145e6:	1c51      	adds	r1, r2, #1
 80145e8:	9119      	str	r1, [sp, #100]	@ 0x64
 80145ea:	7852      	ldrb	r2, [r2, #1]
 80145ec:	2a00      	cmp	r2, #0
 80145ee:	d1c5      	bne.n	801457c <_strtod_l+0x34>
 80145f0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80145f2:	9419      	str	r4, [sp, #100]	@ 0x64
 80145f4:	2b00      	cmp	r3, #0
 80145f6:	f040 8570 	bne.w	80150da <_strtod_l+0xb92>
 80145fa:	4652      	mov	r2, sl
 80145fc:	465b      	mov	r3, fp
 80145fe:	e7e5      	b.n	80145cc <_strtod_l+0x84>
 8014600:	2100      	movs	r1, #0
 8014602:	e7ef      	b.n	80145e4 <_strtod_l+0x9c>
 8014604:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8014606:	b13a      	cbz	r2, 8014618 <_strtod_l+0xd0>
 8014608:	2135      	movs	r1, #53	@ 0x35
 801460a:	a81c      	add	r0, sp, #112	@ 0x70
 801460c:	f7ff ff3a 	bl	8014484 <__copybits>
 8014610:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014612:	9805      	ldr	r0, [sp, #20]
 8014614:	f7ff fb08 	bl	8013c28 <_Bfree>
 8014618:	3e01      	subs	r6, #1
 801461a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801461c:	2e04      	cmp	r6, #4
 801461e:	d806      	bhi.n	801462e <_strtod_l+0xe6>
 8014620:	e8df f006 	tbb	[pc, r6]
 8014624:	201d0314 	.word	0x201d0314
 8014628:	14          	.byte	0x14
 8014629:	00          	.byte	0x00
 801462a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801462e:	05e1      	lsls	r1, r4, #23
 8014630:	bf48      	it	mi
 8014632:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8014636:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801463a:	0d1b      	lsrs	r3, r3, #20
 801463c:	051b      	lsls	r3, r3, #20
 801463e:	2b00      	cmp	r3, #0
 8014640:	d1bb      	bne.n	80145ba <_strtod_l+0x72>
 8014642:	f7fe fb21 	bl	8012c88 <__errno>
 8014646:	2322      	movs	r3, #34	@ 0x22
 8014648:	6003      	str	r3, [r0, #0]
 801464a:	e7b6      	b.n	80145ba <_strtod_l+0x72>
 801464c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8014650:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8014654:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8014658:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801465c:	e7e7      	b.n	801462e <_strtod_l+0xe6>
 801465e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80147dc <_strtod_l+0x294>
 8014662:	e7e4      	b.n	801462e <_strtod_l+0xe6>
 8014664:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8014668:	f04f 3aff 	mov.w	sl, #4294967295
 801466c:	e7df      	b.n	801462e <_strtod_l+0xe6>
 801466e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014670:	1c5a      	adds	r2, r3, #1
 8014672:	9219      	str	r2, [sp, #100]	@ 0x64
 8014674:	785b      	ldrb	r3, [r3, #1]
 8014676:	2b30      	cmp	r3, #48	@ 0x30
 8014678:	d0f9      	beq.n	801466e <_strtod_l+0x126>
 801467a:	2b00      	cmp	r3, #0
 801467c:	d09d      	beq.n	80145ba <_strtod_l+0x72>
 801467e:	2301      	movs	r3, #1
 8014680:	9309      	str	r3, [sp, #36]	@ 0x24
 8014682:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014684:	930c      	str	r3, [sp, #48]	@ 0x30
 8014686:	2300      	movs	r3, #0
 8014688:	9308      	str	r3, [sp, #32]
 801468a:	930a      	str	r3, [sp, #40]	@ 0x28
 801468c:	461f      	mov	r7, r3
 801468e:	220a      	movs	r2, #10
 8014690:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8014692:	7805      	ldrb	r5, [r0, #0]
 8014694:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8014698:	b2d9      	uxtb	r1, r3
 801469a:	2909      	cmp	r1, #9
 801469c:	d928      	bls.n	80146f0 <_strtod_l+0x1a8>
 801469e:	494e      	ldr	r1, [pc, #312]	@ (80147d8 <_strtod_l+0x290>)
 80146a0:	2201      	movs	r2, #1
 80146a2:	f001 f901 	bl	80158a8 <strncmp>
 80146a6:	2800      	cmp	r0, #0
 80146a8:	d032      	beq.n	8014710 <_strtod_l+0x1c8>
 80146aa:	2000      	movs	r0, #0
 80146ac:	462a      	mov	r2, r5
 80146ae:	4681      	mov	r9, r0
 80146b0:	463d      	mov	r5, r7
 80146b2:	4603      	mov	r3, r0
 80146b4:	2a65      	cmp	r2, #101	@ 0x65
 80146b6:	d001      	beq.n	80146bc <_strtod_l+0x174>
 80146b8:	2a45      	cmp	r2, #69	@ 0x45
 80146ba:	d114      	bne.n	80146e6 <_strtod_l+0x19e>
 80146bc:	b91d      	cbnz	r5, 80146c6 <_strtod_l+0x17e>
 80146be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80146c0:	4302      	orrs	r2, r0
 80146c2:	d095      	beq.n	80145f0 <_strtod_l+0xa8>
 80146c4:	2500      	movs	r5, #0
 80146c6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80146c8:	1c62      	adds	r2, r4, #1
 80146ca:	9219      	str	r2, [sp, #100]	@ 0x64
 80146cc:	7862      	ldrb	r2, [r4, #1]
 80146ce:	2a2b      	cmp	r2, #43	@ 0x2b
 80146d0:	d077      	beq.n	80147c2 <_strtod_l+0x27a>
 80146d2:	2a2d      	cmp	r2, #45	@ 0x2d
 80146d4:	d07b      	beq.n	80147ce <_strtod_l+0x286>
 80146d6:	f04f 0c00 	mov.w	ip, #0
 80146da:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80146de:	2909      	cmp	r1, #9
 80146e0:	f240 8082 	bls.w	80147e8 <_strtod_l+0x2a0>
 80146e4:	9419      	str	r4, [sp, #100]	@ 0x64
 80146e6:	f04f 0800 	mov.w	r8, #0
 80146ea:	e0a2      	b.n	8014832 <_strtod_l+0x2ea>
 80146ec:	2300      	movs	r3, #0
 80146ee:	e7c7      	b.n	8014680 <_strtod_l+0x138>
 80146f0:	2f08      	cmp	r7, #8
 80146f2:	bfd5      	itete	le
 80146f4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80146f6:	9908      	ldrgt	r1, [sp, #32]
 80146f8:	fb02 3301 	mlale	r3, r2, r1, r3
 80146fc:	fb02 3301 	mlagt	r3, r2, r1, r3
 8014700:	f100 0001 	add.w	r0, r0, #1
 8014704:	bfd4      	ite	le
 8014706:	930a      	strle	r3, [sp, #40]	@ 0x28
 8014708:	9308      	strgt	r3, [sp, #32]
 801470a:	3701      	adds	r7, #1
 801470c:	9019      	str	r0, [sp, #100]	@ 0x64
 801470e:	e7bf      	b.n	8014690 <_strtod_l+0x148>
 8014710:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014712:	1c5a      	adds	r2, r3, #1
 8014714:	9219      	str	r2, [sp, #100]	@ 0x64
 8014716:	785a      	ldrb	r2, [r3, #1]
 8014718:	b37f      	cbz	r7, 801477a <_strtod_l+0x232>
 801471a:	4681      	mov	r9, r0
 801471c:	463d      	mov	r5, r7
 801471e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8014722:	2b09      	cmp	r3, #9
 8014724:	d912      	bls.n	801474c <_strtod_l+0x204>
 8014726:	2301      	movs	r3, #1
 8014728:	e7c4      	b.n	80146b4 <_strtod_l+0x16c>
 801472a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801472c:	1c5a      	adds	r2, r3, #1
 801472e:	9219      	str	r2, [sp, #100]	@ 0x64
 8014730:	785a      	ldrb	r2, [r3, #1]
 8014732:	3001      	adds	r0, #1
 8014734:	2a30      	cmp	r2, #48	@ 0x30
 8014736:	d0f8      	beq.n	801472a <_strtod_l+0x1e2>
 8014738:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801473c:	2b08      	cmp	r3, #8
 801473e:	f200 84d3 	bhi.w	80150e8 <_strtod_l+0xba0>
 8014742:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014744:	930c      	str	r3, [sp, #48]	@ 0x30
 8014746:	4681      	mov	r9, r0
 8014748:	2000      	movs	r0, #0
 801474a:	4605      	mov	r5, r0
 801474c:	3a30      	subs	r2, #48	@ 0x30
 801474e:	f100 0301 	add.w	r3, r0, #1
 8014752:	d02a      	beq.n	80147aa <_strtod_l+0x262>
 8014754:	4499      	add	r9, r3
 8014756:	eb00 0c05 	add.w	ip, r0, r5
 801475a:	462b      	mov	r3, r5
 801475c:	210a      	movs	r1, #10
 801475e:	4563      	cmp	r3, ip
 8014760:	d10d      	bne.n	801477e <_strtod_l+0x236>
 8014762:	1c69      	adds	r1, r5, #1
 8014764:	4401      	add	r1, r0
 8014766:	4428      	add	r0, r5
 8014768:	2808      	cmp	r0, #8
 801476a:	dc16      	bgt.n	801479a <_strtod_l+0x252>
 801476c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801476e:	230a      	movs	r3, #10
 8014770:	fb03 2300 	mla	r3, r3, r0, r2
 8014774:	930a      	str	r3, [sp, #40]	@ 0x28
 8014776:	2300      	movs	r3, #0
 8014778:	e018      	b.n	80147ac <_strtod_l+0x264>
 801477a:	4638      	mov	r0, r7
 801477c:	e7da      	b.n	8014734 <_strtod_l+0x1ec>
 801477e:	2b08      	cmp	r3, #8
 8014780:	f103 0301 	add.w	r3, r3, #1
 8014784:	dc03      	bgt.n	801478e <_strtod_l+0x246>
 8014786:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8014788:	434e      	muls	r6, r1
 801478a:	960a      	str	r6, [sp, #40]	@ 0x28
 801478c:	e7e7      	b.n	801475e <_strtod_l+0x216>
 801478e:	2b10      	cmp	r3, #16
 8014790:	bfde      	ittt	le
 8014792:	9e08      	ldrle	r6, [sp, #32]
 8014794:	434e      	mulle	r6, r1
 8014796:	9608      	strle	r6, [sp, #32]
 8014798:	e7e1      	b.n	801475e <_strtod_l+0x216>
 801479a:	280f      	cmp	r0, #15
 801479c:	dceb      	bgt.n	8014776 <_strtod_l+0x22e>
 801479e:	9808      	ldr	r0, [sp, #32]
 80147a0:	230a      	movs	r3, #10
 80147a2:	fb03 2300 	mla	r3, r3, r0, r2
 80147a6:	9308      	str	r3, [sp, #32]
 80147a8:	e7e5      	b.n	8014776 <_strtod_l+0x22e>
 80147aa:	4629      	mov	r1, r5
 80147ac:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80147ae:	1c50      	adds	r0, r2, #1
 80147b0:	9019      	str	r0, [sp, #100]	@ 0x64
 80147b2:	7852      	ldrb	r2, [r2, #1]
 80147b4:	4618      	mov	r0, r3
 80147b6:	460d      	mov	r5, r1
 80147b8:	e7b1      	b.n	801471e <_strtod_l+0x1d6>
 80147ba:	f04f 0900 	mov.w	r9, #0
 80147be:	2301      	movs	r3, #1
 80147c0:	e77d      	b.n	80146be <_strtod_l+0x176>
 80147c2:	f04f 0c00 	mov.w	ip, #0
 80147c6:	1ca2      	adds	r2, r4, #2
 80147c8:	9219      	str	r2, [sp, #100]	@ 0x64
 80147ca:	78a2      	ldrb	r2, [r4, #2]
 80147cc:	e785      	b.n	80146da <_strtod_l+0x192>
 80147ce:	f04f 0c01 	mov.w	ip, #1
 80147d2:	e7f8      	b.n	80147c6 <_strtod_l+0x27e>
 80147d4:	08017028 	.word	0x08017028
 80147d8:	08017010 	.word	0x08017010
 80147dc:	7ff00000 	.word	0x7ff00000
 80147e0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80147e2:	1c51      	adds	r1, r2, #1
 80147e4:	9119      	str	r1, [sp, #100]	@ 0x64
 80147e6:	7852      	ldrb	r2, [r2, #1]
 80147e8:	2a30      	cmp	r2, #48	@ 0x30
 80147ea:	d0f9      	beq.n	80147e0 <_strtod_l+0x298>
 80147ec:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80147f0:	2908      	cmp	r1, #8
 80147f2:	f63f af78 	bhi.w	80146e6 <_strtod_l+0x19e>
 80147f6:	3a30      	subs	r2, #48	@ 0x30
 80147f8:	920e      	str	r2, [sp, #56]	@ 0x38
 80147fa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80147fc:	920f      	str	r2, [sp, #60]	@ 0x3c
 80147fe:	f04f 080a 	mov.w	r8, #10
 8014802:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8014804:	1c56      	adds	r6, r2, #1
 8014806:	9619      	str	r6, [sp, #100]	@ 0x64
 8014808:	7852      	ldrb	r2, [r2, #1]
 801480a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801480e:	f1be 0f09 	cmp.w	lr, #9
 8014812:	d939      	bls.n	8014888 <_strtod_l+0x340>
 8014814:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8014816:	1a76      	subs	r6, r6, r1
 8014818:	2e08      	cmp	r6, #8
 801481a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801481e:	dc03      	bgt.n	8014828 <_strtod_l+0x2e0>
 8014820:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8014822:	4588      	cmp	r8, r1
 8014824:	bfa8      	it	ge
 8014826:	4688      	movge	r8, r1
 8014828:	f1bc 0f00 	cmp.w	ip, #0
 801482c:	d001      	beq.n	8014832 <_strtod_l+0x2ea>
 801482e:	f1c8 0800 	rsb	r8, r8, #0
 8014832:	2d00      	cmp	r5, #0
 8014834:	d14e      	bne.n	80148d4 <_strtod_l+0x38c>
 8014836:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014838:	4308      	orrs	r0, r1
 801483a:	f47f aebe 	bne.w	80145ba <_strtod_l+0x72>
 801483e:	2b00      	cmp	r3, #0
 8014840:	f47f aed6 	bne.w	80145f0 <_strtod_l+0xa8>
 8014844:	2a69      	cmp	r2, #105	@ 0x69
 8014846:	d028      	beq.n	801489a <_strtod_l+0x352>
 8014848:	dc25      	bgt.n	8014896 <_strtod_l+0x34e>
 801484a:	2a49      	cmp	r2, #73	@ 0x49
 801484c:	d025      	beq.n	801489a <_strtod_l+0x352>
 801484e:	2a4e      	cmp	r2, #78	@ 0x4e
 8014850:	f47f aece 	bne.w	80145f0 <_strtod_l+0xa8>
 8014854:	499b      	ldr	r1, [pc, #620]	@ (8014ac4 <_strtod_l+0x57c>)
 8014856:	a819      	add	r0, sp, #100	@ 0x64
 8014858:	f001 fb2e 	bl	8015eb8 <__match>
 801485c:	2800      	cmp	r0, #0
 801485e:	f43f aec7 	beq.w	80145f0 <_strtod_l+0xa8>
 8014862:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014864:	781b      	ldrb	r3, [r3, #0]
 8014866:	2b28      	cmp	r3, #40	@ 0x28
 8014868:	d12e      	bne.n	80148c8 <_strtod_l+0x380>
 801486a:	4997      	ldr	r1, [pc, #604]	@ (8014ac8 <_strtod_l+0x580>)
 801486c:	aa1c      	add	r2, sp, #112	@ 0x70
 801486e:	a819      	add	r0, sp, #100	@ 0x64
 8014870:	f001 fb36 	bl	8015ee0 <__hexnan>
 8014874:	2805      	cmp	r0, #5
 8014876:	d127      	bne.n	80148c8 <_strtod_l+0x380>
 8014878:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801487a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801487e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8014882:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8014886:	e698      	b.n	80145ba <_strtod_l+0x72>
 8014888:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801488a:	fb08 2101 	mla	r1, r8, r1, r2
 801488e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8014892:	920e      	str	r2, [sp, #56]	@ 0x38
 8014894:	e7b5      	b.n	8014802 <_strtod_l+0x2ba>
 8014896:	2a6e      	cmp	r2, #110	@ 0x6e
 8014898:	e7da      	b.n	8014850 <_strtod_l+0x308>
 801489a:	498c      	ldr	r1, [pc, #560]	@ (8014acc <_strtod_l+0x584>)
 801489c:	a819      	add	r0, sp, #100	@ 0x64
 801489e:	f001 fb0b 	bl	8015eb8 <__match>
 80148a2:	2800      	cmp	r0, #0
 80148a4:	f43f aea4 	beq.w	80145f0 <_strtod_l+0xa8>
 80148a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80148aa:	4989      	ldr	r1, [pc, #548]	@ (8014ad0 <_strtod_l+0x588>)
 80148ac:	3b01      	subs	r3, #1
 80148ae:	a819      	add	r0, sp, #100	@ 0x64
 80148b0:	9319      	str	r3, [sp, #100]	@ 0x64
 80148b2:	f001 fb01 	bl	8015eb8 <__match>
 80148b6:	b910      	cbnz	r0, 80148be <_strtod_l+0x376>
 80148b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80148ba:	3301      	adds	r3, #1
 80148bc:	9319      	str	r3, [sp, #100]	@ 0x64
 80148be:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8014ae0 <_strtod_l+0x598>
 80148c2:	f04f 0a00 	mov.w	sl, #0
 80148c6:	e678      	b.n	80145ba <_strtod_l+0x72>
 80148c8:	4882      	ldr	r0, [pc, #520]	@ (8014ad4 <_strtod_l+0x58c>)
 80148ca:	f001 f831 	bl	8015930 <nan>
 80148ce:	ec5b ab10 	vmov	sl, fp, d0
 80148d2:	e672      	b.n	80145ba <_strtod_l+0x72>
 80148d4:	eba8 0309 	sub.w	r3, r8, r9
 80148d8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80148da:	9309      	str	r3, [sp, #36]	@ 0x24
 80148dc:	2f00      	cmp	r7, #0
 80148de:	bf08      	it	eq
 80148e0:	462f      	moveq	r7, r5
 80148e2:	2d10      	cmp	r5, #16
 80148e4:	462c      	mov	r4, r5
 80148e6:	bfa8      	it	ge
 80148e8:	2410      	movge	r4, #16
 80148ea:	f7f3 fd43 	bl	8008374 <__aeabi_ui2d>
 80148ee:	2d09      	cmp	r5, #9
 80148f0:	4682      	mov	sl, r0
 80148f2:	468b      	mov	fp, r1
 80148f4:	dc13      	bgt.n	801491e <_strtod_l+0x3d6>
 80148f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80148f8:	2b00      	cmp	r3, #0
 80148fa:	f43f ae5e 	beq.w	80145ba <_strtod_l+0x72>
 80148fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014900:	dd78      	ble.n	80149f4 <_strtod_l+0x4ac>
 8014902:	2b16      	cmp	r3, #22
 8014904:	dc5f      	bgt.n	80149c6 <_strtod_l+0x47e>
 8014906:	4974      	ldr	r1, [pc, #464]	@ (8014ad8 <_strtod_l+0x590>)
 8014908:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801490c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014910:	4652      	mov	r2, sl
 8014912:	465b      	mov	r3, fp
 8014914:	f7f3 fda8 	bl	8008468 <__aeabi_dmul>
 8014918:	4682      	mov	sl, r0
 801491a:	468b      	mov	fp, r1
 801491c:	e64d      	b.n	80145ba <_strtod_l+0x72>
 801491e:	4b6e      	ldr	r3, [pc, #440]	@ (8014ad8 <_strtod_l+0x590>)
 8014920:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014924:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8014928:	f7f3 fd9e 	bl	8008468 <__aeabi_dmul>
 801492c:	4682      	mov	sl, r0
 801492e:	9808      	ldr	r0, [sp, #32]
 8014930:	468b      	mov	fp, r1
 8014932:	f7f3 fd1f 	bl	8008374 <__aeabi_ui2d>
 8014936:	4602      	mov	r2, r0
 8014938:	460b      	mov	r3, r1
 801493a:	4650      	mov	r0, sl
 801493c:	4659      	mov	r1, fp
 801493e:	f7f3 fbdd 	bl	80080fc <__adddf3>
 8014942:	2d0f      	cmp	r5, #15
 8014944:	4682      	mov	sl, r0
 8014946:	468b      	mov	fp, r1
 8014948:	ddd5      	ble.n	80148f6 <_strtod_l+0x3ae>
 801494a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801494c:	1b2c      	subs	r4, r5, r4
 801494e:	441c      	add	r4, r3
 8014950:	2c00      	cmp	r4, #0
 8014952:	f340 8096 	ble.w	8014a82 <_strtod_l+0x53a>
 8014956:	f014 030f 	ands.w	r3, r4, #15
 801495a:	d00a      	beq.n	8014972 <_strtod_l+0x42a>
 801495c:	495e      	ldr	r1, [pc, #376]	@ (8014ad8 <_strtod_l+0x590>)
 801495e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014962:	4652      	mov	r2, sl
 8014964:	465b      	mov	r3, fp
 8014966:	e9d1 0100 	ldrd	r0, r1, [r1]
 801496a:	f7f3 fd7d 	bl	8008468 <__aeabi_dmul>
 801496e:	4682      	mov	sl, r0
 8014970:	468b      	mov	fp, r1
 8014972:	f034 040f 	bics.w	r4, r4, #15
 8014976:	d073      	beq.n	8014a60 <_strtod_l+0x518>
 8014978:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801497c:	dd48      	ble.n	8014a10 <_strtod_l+0x4c8>
 801497e:	2400      	movs	r4, #0
 8014980:	46a0      	mov	r8, r4
 8014982:	940a      	str	r4, [sp, #40]	@ 0x28
 8014984:	46a1      	mov	r9, r4
 8014986:	9a05      	ldr	r2, [sp, #20]
 8014988:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8014ae0 <_strtod_l+0x598>
 801498c:	2322      	movs	r3, #34	@ 0x22
 801498e:	6013      	str	r3, [r2, #0]
 8014990:	f04f 0a00 	mov.w	sl, #0
 8014994:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014996:	2b00      	cmp	r3, #0
 8014998:	f43f ae0f 	beq.w	80145ba <_strtod_l+0x72>
 801499c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801499e:	9805      	ldr	r0, [sp, #20]
 80149a0:	f7ff f942 	bl	8013c28 <_Bfree>
 80149a4:	9805      	ldr	r0, [sp, #20]
 80149a6:	4649      	mov	r1, r9
 80149a8:	f7ff f93e 	bl	8013c28 <_Bfree>
 80149ac:	9805      	ldr	r0, [sp, #20]
 80149ae:	4641      	mov	r1, r8
 80149b0:	f7ff f93a 	bl	8013c28 <_Bfree>
 80149b4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80149b6:	9805      	ldr	r0, [sp, #20]
 80149b8:	f7ff f936 	bl	8013c28 <_Bfree>
 80149bc:	9805      	ldr	r0, [sp, #20]
 80149be:	4621      	mov	r1, r4
 80149c0:	f7ff f932 	bl	8013c28 <_Bfree>
 80149c4:	e5f9      	b.n	80145ba <_strtod_l+0x72>
 80149c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80149c8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80149cc:	4293      	cmp	r3, r2
 80149ce:	dbbc      	blt.n	801494a <_strtod_l+0x402>
 80149d0:	4c41      	ldr	r4, [pc, #260]	@ (8014ad8 <_strtod_l+0x590>)
 80149d2:	f1c5 050f 	rsb	r5, r5, #15
 80149d6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80149da:	4652      	mov	r2, sl
 80149dc:	465b      	mov	r3, fp
 80149de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80149e2:	f7f3 fd41 	bl	8008468 <__aeabi_dmul>
 80149e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80149e8:	1b5d      	subs	r5, r3, r5
 80149ea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80149ee:	e9d4 2300 	ldrd	r2, r3, [r4]
 80149f2:	e78f      	b.n	8014914 <_strtod_l+0x3cc>
 80149f4:	3316      	adds	r3, #22
 80149f6:	dba8      	blt.n	801494a <_strtod_l+0x402>
 80149f8:	4b37      	ldr	r3, [pc, #220]	@ (8014ad8 <_strtod_l+0x590>)
 80149fa:	eba9 0808 	sub.w	r8, r9, r8
 80149fe:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8014a02:	e9d8 2300 	ldrd	r2, r3, [r8]
 8014a06:	4650      	mov	r0, sl
 8014a08:	4659      	mov	r1, fp
 8014a0a:	f7f3 fe57 	bl	80086bc <__aeabi_ddiv>
 8014a0e:	e783      	b.n	8014918 <_strtod_l+0x3d0>
 8014a10:	4b32      	ldr	r3, [pc, #200]	@ (8014adc <_strtod_l+0x594>)
 8014a12:	9308      	str	r3, [sp, #32]
 8014a14:	2300      	movs	r3, #0
 8014a16:	1124      	asrs	r4, r4, #4
 8014a18:	4650      	mov	r0, sl
 8014a1a:	4659      	mov	r1, fp
 8014a1c:	461e      	mov	r6, r3
 8014a1e:	2c01      	cmp	r4, #1
 8014a20:	dc21      	bgt.n	8014a66 <_strtod_l+0x51e>
 8014a22:	b10b      	cbz	r3, 8014a28 <_strtod_l+0x4e0>
 8014a24:	4682      	mov	sl, r0
 8014a26:	468b      	mov	fp, r1
 8014a28:	492c      	ldr	r1, [pc, #176]	@ (8014adc <_strtod_l+0x594>)
 8014a2a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8014a2e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8014a32:	4652      	mov	r2, sl
 8014a34:	465b      	mov	r3, fp
 8014a36:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014a3a:	f7f3 fd15 	bl	8008468 <__aeabi_dmul>
 8014a3e:	4b28      	ldr	r3, [pc, #160]	@ (8014ae0 <_strtod_l+0x598>)
 8014a40:	460a      	mov	r2, r1
 8014a42:	400b      	ands	r3, r1
 8014a44:	4927      	ldr	r1, [pc, #156]	@ (8014ae4 <_strtod_l+0x59c>)
 8014a46:	428b      	cmp	r3, r1
 8014a48:	4682      	mov	sl, r0
 8014a4a:	d898      	bhi.n	801497e <_strtod_l+0x436>
 8014a4c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8014a50:	428b      	cmp	r3, r1
 8014a52:	bf86      	itte	hi
 8014a54:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8014ae8 <_strtod_l+0x5a0>
 8014a58:	f04f 3aff 	movhi.w	sl, #4294967295
 8014a5c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8014a60:	2300      	movs	r3, #0
 8014a62:	9308      	str	r3, [sp, #32]
 8014a64:	e07a      	b.n	8014b5c <_strtod_l+0x614>
 8014a66:	07e2      	lsls	r2, r4, #31
 8014a68:	d505      	bpl.n	8014a76 <_strtod_l+0x52e>
 8014a6a:	9b08      	ldr	r3, [sp, #32]
 8014a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a70:	f7f3 fcfa 	bl	8008468 <__aeabi_dmul>
 8014a74:	2301      	movs	r3, #1
 8014a76:	9a08      	ldr	r2, [sp, #32]
 8014a78:	3208      	adds	r2, #8
 8014a7a:	3601      	adds	r6, #1
 8014a7c:	1064      	asrs	r4, r4, #1
 8014a7e:	9208      	str	r2, [sp, #32]
 8014a80:	e7cd      	b.n	8014a1e <_strtod_l+0x4d6>
 8014a82:	d0ed      	beq.n	8014a60 <_strtod_l+0x518>
 8014a84:	4264      	negs	r4, r4
 8014a86:	f014 020f 	ands.w	r2, r4, #15
 8014a8a:	d00a      	beq.n	8014aa2 <_strtod_l+0x55a>
 8014a8c:	4b12      	ldr	r3, [pc, #72]	@ (8014ad8 <_strtod_l+0x590>)
 8014a8e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014a92:	4650      	mov	r0, sl
 8014a94:	4659      	mov	r1, fp
 8014a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a9a:	f7f3 fe0f 	bl	80086bc <__aeabi_ddiv>
 8014a9e:	4682      	mov	sl, r0
 8014aa0:	468b      	mov	fp, r1
 8014aa2:	1124      	asrs	r4, r4, #4
 8014aa4:	d0dc      	beq.n	8014a60 <_strtod_l+0x518>
 8014aa6:	2c1f      	cmp	r4, #31
 8014aa8:	dd20      	ble.n	8014aec <_strtod_l+0x5a4>
 8014aaa:	2400      	movs	r4, #0
 8014aac:	46a0      	mov	r8, r4
 8014aae:	940a      	str	r4, [sp, #40]	@ 0x28
 8014ab0:	46a1      	mov	r9, r4
 8014ab2:	9a05      	ldr	r2, [sp, #20]
 8014ab4:	2322      	movs	r3, #34	@ 0x22
 8014ab6:	f04f 0a00 	mov.w	sl, #0
 8014aba:	f04f 0b00 	mov.w	fp, #0
 8014abe:	6013      	str	r3, [r2, #0]
 8014ac0:	e768      	b.n	8014994 <_strtod_l+0x44c>
 8014ac2:	bf00      	nop
 8014ac4:	08016dfd 	.word	0x08016dfd
 8014ac8:	08017014 	.word	0x08017014
 8014acc:	08016df5 	.word	0x08016df5
 8014ad0:	08016e2c 	.word	0x08016e2c
 8014ad4:	080171bd 	.word	0x080171bd
 8014ad8:	08016f48 	.word	0x08016f48
 8014adc:	08016f20 	.word	0x08016f20
 8014ae0:	7ff00000 	.word	0x7ff00000
 8014ae4:	7ca00000 	.word	0x7ca00000
 8014ae8:	7fefffff 	.word	0x7fefffff
 8014aec:	f014 0310 	ands.w	r3, r4, #16
 8014af0:	bf18      	it	ne
 8014af2:	236a      	movne	r3, #106	@ 0x6a
 8014af4:	4ea9      	ldr	r6, [pc, #676]	@ (8014d9c <_strtod_l+0x854>)
 8014af6:	9308      	str	r3, [sp, #32]
 8014af8:	4650      	mov	r0, sl
 8014afa:	4659      	mov	r1, fp
 8014afc:	2300      	movs	r3, #0
 8014afe:	07e2      	lsls	r2, r4, #31
 8014b00:	d504      	bpl.n	8014b0c <_strtod_l+0x5c4>
 8014b02:	e9d6 2300 	ldrd	r2, r3, [r6]
 8014b06:	f7f3 fcaf 	bl	8008468 <__aeabi_dmul>
 8014b0a:	2301      	movs	r3, #1
 8014b0c:	1064      	asrs	r4, r4, #1
 8014b0e:	f106 0608 	add.w	r6, r6, #8
 8014b12:	d1f4      	bne.n	8014afe <_strtod_l+0x5b6>
 8014b14:	b10b      	cbz	r3, 8014b1a <_strtod_l+0x5d2>
 8014b16:	4682      	mov	sl, r0
 8014b18:	468b      	mov	fp, r1
 8014b1a:	9b08      	ldr	r3, [sp, #32]
 8014b1c:	b1b3      	cbz	r3, 8014b4c <_strtod_l+0x604>
 8014b1e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8014b22:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8014b26:	2b00      	cmp	r3, #0
 8014b28:	4659      	mov	r1, fp
 8014b2a:	dd0f      	ble.n	8014b4c <_strtod_l+0x604>
 8014b2c:	2b1f      	cmp	r3, #31
 8014b2e:	dd55      	ble.n	8014bdc <_strtod_l+0x694>
 8014b30:	2b34      	cmp	r3, #52	@ 0x34
 8014b32:	bfde      	ittt	le
 8014b34:	f04f 33ff 	movle.w	r3, #4294967295
 8014b38:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8014b3c:	4093      	lslle	r3, r2
 8014b3e:	f04f 0a00 	mov.w	sl, #0
 8014b42:	bfcc      	ite	gt
 8014b44:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8014b48:	ea03 0b01 	andle.w	fp, r3, r1
 8014b4c:	2200      	movs	r2, #0
 8014b4e:	2300      	movs	r3, #0
 8014b50:	4650      	mov	r0, sl
 8014b52:	4659      	mov	r1, fp
 8014b54:	f7f3 fef0 	bl	8008938 <__aeabi_dcmpeq>
 8014b58:	2800      	cmp	r0, #0
 8014b5a:	d1a6      	bne.n	8014aaa <_strtod_l+0x562>
 8014b5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014b5e:	9300      	str	r3, [sp, #0]
 8014b60:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8014b62:	9805      	ldr	r0, [sp, #20]
 8014b64:	462b      	mov	r3, r5
 8014b66:	463a      	mov	r2, r7
 8014b68:	f7ff f8c6 	bl	8013cf8 <__s2b>
 8014b6c:	900a      	str	r0, [sp, #40]	@ 0x28
 8014b6e:	2800      	cmp	r0, #0
 8014b70:	f43f af05 	beq.w	801497e <_strtod_l+0x436>
 8014b74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014b76:	2a00      	cmp	r2, #0
 8014b78:	eba9 0308 	sub.w	r3, r9, r8
 8014b7c:	bfa8      	it	ge
 8014b7e:	2300      	movge	r3, #0
 8014b80:	9312      	str	r3, [sp, #72]	@ 0x48
 8014b82:	2400      	movs	r4, #0
 8014b84:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8014b88:	9316      	str	r3, [sp, #88]	@ 0x58
 8014b8a:	46a0      	mov	r8, r4
 8014b8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014b8e:	9805      	ldr	r0, [sp, #20]
 8014b90:	6859      	ldr	r1, [r3, #4]
 8014b92:	f7ff f809 	bl	8013ba8 <_Balloc>
 8014b96:	4681      	mov	r9, r0
 8014b98:	2800      	cmp	r0, #0
 8014b9a:	f43f aef4 	beq.w	8014986 <_strtod_l+0x43e>
 8014b9e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014ba0:	691a      	ldr	r2, [r3, #16]
 8014ba2:	3202      	adds	r2, #2
 8014ba4:	f103 010c 	add.w	r1, r3, #12
 8014ba8:	0092      	lsls	r2, r2, #2
 8014baa:	300c      	adds	r0, #12
 8014bac:	f7fe f899 	bl	8012ce2 <memcpy>
 8014bb0:	ec4b ab10 	vmov	d0, sl, fp
 8014bb4:	9805      	ldr	r0, [sp, #20]
 8014bb6:	aa1c      	add	r2, sp, #112	@ 0x70
 8014bb8:	a91b      	add	r1, sp, #108	@ 0x6c
 8014bba:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8014bbe:	f7ff fbd7 	bl	8014370 <__d2b>
 8014bc2:	901a      	str	r0, [sp, #104]	@ 0x68
 8014bc4:	2800      	cmp	r0, #0
 8014bc6:	f43f aede 	beq.w	8014986 <_strtod_l+0x43e>
 8014bca:	9805      	ldr	r0, [sp, #20]
 8014bcc:	2101      	movs	r1, #1
 8014bce:	f7ff f929 	bl	8013e24 <__i2b>
 8014bd2:	4680      	mov	r8, r0
 8014bd4:	b948      	cbnz	r0, 8014bea <_strtod_l+0x6a2>
 8014bd6:	f04f 0800 	mov.w	r8, #0
 8014bda:	e6d4      	b.n	8014986 <_strtod_l+0x43e>
 8014bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8014be0:	fa02 f303 	lsl.w	r3, r2, r3
 8014be4:	ea03 0a0a 	and.w	sl, r3, sl
 8014be8:	e7b0      	b.n	8014b4c <_strtod_l+0x604>
 8014bea:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8014bec:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8014bee:	2d00      	cmp	r5, #0
 8014bf0:	bfab      	itete	ge
 8014bf2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8014bf4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8014bf6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8014bf8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8014bfa:	bfac      	ite	ge
 8014bfc:	18ef      	addge	r7, r5, r3
 8014bfe:	1b5e      	sublt	r6, r3, r5
 8014c00:	9b08      	ldr	r3, [sp, #32]
 8014c02:	1aed      	subs	r5, r5, r3
 8014c04:	4415      	add	r5, r2
 8014c06:	4b66      	ldr	r3, [pc, #408]	@ (8014da0 <_strtod_l+0x858>)
 8014c08:	3d01      	subs	r5, #1
 8014c0a:	429d      	cmp	r5, r3
 8014c0c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8014c10:	da50      	bge.n	8014cb4 <_strtod_l+0x76c>
 8014c12:	1b5b      	subs	r3, r3, r5
 8014c14:	2b1f      	cmp	r3, #31
 8014c16:	eba2 0203 	sub.w	r2, r2, r3
 8014c1a:	f04f 0101 	mov.w	r1, #1
 8014c1e:	dc3d      	bgt.n	8014c9c <_strtod_l+0x754>
 8014c20:	fa01 f303 	lsl.w	r3, r1, r3
 8014c24:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014c26:	2300      	movs	r3, #0
 8014c28:	9310      	str	r3, [sp, #64]	@ 0x40
 8014c2a:	18bd      	adds	r5, r7, r2
 8014c2c:	9b08      	ldr	r3, [sp, #32]
 8014c2e:	42af      	cmp	r7, r5
 8014c30:	4416      	add	r6, r2
 8014c32:	441e      	add	r6, r3
 8014c34:	463b      	mov	r3, r7
 8014c36:	bfa8      	it	ge
 8014c38:	462b      	movge	r3, r5
 8014c3a:	42b3      	cmp	r3, r6
 8014c3c:	bfa8      	it	ge
 8014c3e:	4633      	movge	r3, r6
 8014c40:	2b00      	cmp	r3, #0
 8014c42:	bfc2      	ittt	gt
 8014c44:	1aed      	subgt	r5, r5, r3
 8014c46:	1af6      	subgt	r6, r6, r3
 8014c48:	1aff      	subgt	r7, r7, r3
 8014c4a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8014c4c:	2b00      	cmp	r3, #0
 8014c4e:	dd16      	ble.n	8014c7e <_strtod_l+0x736>
 8014c50:	4641      	mov	r1, r8
 8014c52:	9805      	ldr	r0, [sp, #20]
 8014c54:	461a      	mov	r2, r3
 8014c56:	f7ff f9a5 	bl	8013fa4 <__pow5mult>
 8014c5a:	4680      	mov	r8, r0
 8014c5c:	2800      	cmp	r0, #0
 8014c5e:	d0ba      	beq.n	8014bd6 <_strtod_l+0x68e>
 8014c60:	4601      	mov	r1, r0
 8014c62:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8014c64:	9805      	ldr	r0, [sp, #20]
 8014c66:	f7ff f8f3 	bl	8013e50 <__multiply>
 8014c6a:	900e      	str	r0, [sp, #56]	@ 0x38
 8014c6c:	2800      	cmp	r0, #0
 8014c6e:	f43f ae8a 	beq.w	8014986 <_strtod_l+0x43e>
 8014c72:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014c74:	9805      	ldr	r0, [sp, #20]
 8014c76:	f7fe ffd7 	bl	8013c28 <_Bfree>
 8014c7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014c7c:	931a      	str	r3, [sp, #104]	@ 0x68
 8014c7e:	2d00      	cmp	r5, #0
 8014c80:	dc1d      	bgt.n	8014cbe <_strtod_l+0x776>
 8014c82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014c84:	2b00      	cmp	r3, #0
 8014c86:	dd23      	ble.n	8014cd0 <_strtod_l+0x788>
 8014c88:	4649      	mov	r1, r9
 8014c8a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8014c8c:	9805      	ldr	r0, [sp, #20]
 8014c8e:	f7ff f989 	bl	8013fa4 <__pow5mult>
 8014c92:	4681      	mov	r9, r0
 8014c94:	b9e0      	cbnz	r0, 8014cd0 <_strtod_l+0x788>
 8014c96:	f04f 0900 	mov.w	r9, #0
 8014c9a:	e674      	b.n	8014986 <_strtod_l+0x43e>
 8014c9c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8014ca0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8014ca4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8014ca8:	35e2      	adds	r5, #226	@ 0xe2
 8014caa:	fa01 f305 	lsl.w	r3, r1, r5
 8014cae:	9310      	str	r3, [sp, #64]	@ 0x40
 8014cb0:	9113      	str	r1, [sp, #76]	@ 0x4c
 8014cb2:	e7ba      	b.n	8014c2a <_strtod_l+0x6e2>
 8014cb4:	2300      	movs	r3, #0
 8014cb6:	9310      	str	r3, [sp, #64]	@ 0x40
 8014cb8:	2301      	movs	r3, #1
 8014cba:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014cbc:	e7b5      	b.n	8014c2a <_strtod_l+0x6e2>
 8014cbe:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014cc0:	9805      	ldr	r0, [sp, #20]
 8014cc2:	462a      	mov	r2, r5
 8014cc4:	f7ff f9c8 	bl	8014058 <__lshift>
 8014cc8:	901a      	str	r0, [sp, #104]	@ 0x68
 8014cca:	2800      	cmp	r0, #0
 8014ccc:	d1d9      	bne.n	8014c82 <_strtod_l+0x73a>
 8014cce:	e65a      	b.n	8014986 <_strtod_l+0x43e>
 8014cd0:	2e00      	cmp	r6, #0
 8014cd2:	dd07      	ble.n	8014ce4 <_strtod_l+0x79c>
 8014cd4:	4649      	mov	r1, r9
 8014cd6:	9805      	ldr	r0, [sp, #20]
 8014cd8:	4632      	mov	r2, r6
 8014cda:	f7ff f9bd 	bl	8014058 <__lshift>
 8014cde:	4681      	mov	r9, r0
 8014ce0:	2800      	cmp	r0, #0
 8014ce2:	d0d8      	beq.n	8014c96 <_strtod_l+0x74e>
 8014ce4:	2f00      	cmp	r7, #0
 8014ce6:	dd08      	ble.n	8014cfa <_strtod_l+0x7b2>
 8014ce8:	4641      	mov	r1, r8
 8014cea:	9805      	ldr	r0, [sp, #20]
 8014cec:	463a      	mov	r2, r7
 8014cee:	f7ff f9b3 	bl	8014058 <__lshift>
 8014cf2:	4680      	mov	r8, r0
 8014cf4:	2800      	cmp	r0, #0
 8014cf6:	f43f ae46 	beq.w	8014986 <_strtod_l+0x43e>
 8014cfa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014cfc:	9805      	ldr	r0, [sp, #20]
 8014cfe:	464a      	mov	r2, r9
 8014d00:	f7ff fa32 	bl	8014168 <__mdiff>
 8014d04:	4604      	mov	r4, r0
 8014d06:	2800      	cmp	r0, #0
 8014d08:	f43f ae3d 	beq.w	8014986 <_strtod_l+0x43e>
 8014d0c:	68c3      	ldr	r3, [r0, #12]
 8014d0e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014d10:	2300      	movs	r3, #0
 8014d12:	60c3      	str	r3, [r0, #12]
 8014d14:	4641      	mov	r1, r8
 8014d16:	f7ff fa0b 	bl	8014130 <__mcmp>
 8014d1a:	2800      	cmp	r0, #0
 8014d1c:	da46      	bge.n	8014dac <_strtod_l+0x864>
 8014d1e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014d20:	ea53 030a 	orrs.w	r3, r3, sl
 8014d24:	d16c      	bne.n	8014e00 <_strtod_l+0x8b8>
 8014d26:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014d2a:	2b00      	cmp	r3, #0
 8014d2c:	d168      	bne.n	8014e00 <_strtod_l+0x8b8>
 8014d2e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014d32:	0d1b      	lsrs	r3, r3, #20
 8014d34:	051b      	lsls	r3, r3, #20
 8014d36:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8014d3a:	d961      	bls.n	8014e00 <_strtod_l+0x8b8>
 8014d3c:	6963      	ldr	r3, [r4, #20]
 8014d3e:	b913      	cbnz	r3, 8014d46 <_strtod_l+0x7fe>
 8014d40:	6923      	ldr	r3, [r4, #16]
 8014d42:	2b01      	cmp	r3, #1
 8014d44:	dd5c      	ble.n	8014e00 <_strtod_l+0x8b8>
 8014d46:	4621      	mov	r1, r4
 8014d48:	2201      	movs	r2, #1
 8014d4a:	9805      	ldr	r0, [sp, #20]
 8014d4c:	f7ff f984 	bl	8014058 <__lshift>
 8014d50:	4641      	mov	r1, r8
 8014d52:	4604      	mov	r4, r0
 8014d54:	f7ff f9ec 	bl	8014130 <__mcmp>
 8014d58:	2800      	cmp	r0, #0
 8014d5a:	dd51      	ble.n	8014e00 <_strtod_l+0x8b8>
 8014d5c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014d60:	9a08      	ldr	r2, [sp, #32]
 8014d62:	0d1b      	lsrs	r3, r3, #20
 8014d64:	051b      	lsls	r3, r3, #20
 8014d66:	2a00      	cmp	r2, #0
 8014d68:	d06b      	beq.n	8014e42 <_strtod_l+0x8fa>
 8014d6a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8014d6e:	d868      	bhi.n	8014e42 <_strtod_l+0x8fa>
 8014d70:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8014d74:	f67f ae9d 	bls.w	8014ab2 <_strtod_l+0x56a>
 8014d78:	4b0a      	ldr	r3, [pc, #40]	@ (8014da4 <_strtod_l+0x85c>)
 8014d7a:	4650      	mov	r0, sl
 8014d7c:	4659      	mov	r1, fp
 8014d7e:	2200      	movs	r2, #0
 8014d80:	f7f3 fb72 	bl	8008468 <__aeabi_dmul>
 8014d84:	4b08      	ldr	r3, [pc, #32]	@ (8014da8 <_strtod_l+0x860>)
 8014d86:	400b      	ands	r3, r1
 8014d88:	4682      	mov	sl, r0
 8014d8a:	468b      	mov	fp, r1
 8014d8c:	2b00      	cmp	r3, #0
 8014d8e:	f47f ae05 	bne.w	801499c <_strtod_l+0x454>
 8014d92:	9a05      	ldr	r2, [sp, #20]
 8014d94:	2322      	movs	r3, #34	@ 0x22
 8014d96:	6013      	str	r3, [r2, #0]
 8014d98:	e600      	b.n	801499c <_strtod_l+0x454>
 8014d9a:	bf00      	nop
 8014d9c:	08017040 	.word	0x08017040
 8014da0:	fffffc02 	.word	0xfffffc02
 8014da4:	39500000 	.word	0x39500000
 8014da8:	7ff00000 	.word	0x7ff00000
 8014dac:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8014db0:	d165      	bne.n	8014e7e <_strtod_l+0x936>
 8014db2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8014db4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014db8:	b35a      	cbz	r2, 8014e12 <_strtod_l+0x8ca>
 8014dba:	4a9f      	ldr	r2, [pc, #636]	@ (8015038 <_strtod_l+0xaf0>)
 8014dbc:	4293      	cmp	r3, r2
 8014dbe:	d12b      	bne.n	8014e18 <_strtod_l+0x8d0>
 8014dc0:	9b08      	ldr	r3, [sp, #32]
 8014dc2:	4651      	mov	r1, sl
 8014dc4:	b303      	cbz	r3, 8014e08 <_strtod_l+0x8c0>
 8014dc6:	4b9d      	ldr	r3, [pc, #628]	@ (801503c <_strtod_l+0xaf4>)
 8014dc8:	465a      	mov	r2, fp
 8014dca:	4013      	ands	r3, r2
 8014dcc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8014dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8014dd4:	d81b      	bhi.n	8014e0e <_strtod_l+0x8c6>
 8014dd6:	0d1b      	lsrs	r3, r3, #20
 8014dd8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8014ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8014de0:	4299      	cmp	r1, r3
 8014de2:	d119      	bne.n	8014e18 <_strtod_l+0x8d0>
 8014de4:	4b96      	ldr	r3, [pc, #600]	@ (8015040 <_strtod_l+0xaf8>)
 8014de6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014de8:	429a      	cmp	r2, r3
 8014dea:	d102      	bne.n	8014df2 <_strtod_l+0x8aa>
 8014dec:	3101      	adds	r1, #1
 8014dee:	f43f adca 	beq.w	8014986 <_strtod_l+0x43e>
 8014df2:	4b92      	ldr	r3, [pc, #584]	@ (801503c <_strtod_l+0xaf4>)
 8014df4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014df6:	401a      	ands	r2, r3
 8014df8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8014dfc:	f04f 0a00 	mov.w	sl, #0
 8014e00:	9b08      	ldr	r3, [sp, #32]
 8014e02:	2b00      	cmp	r3, #0
 8014e04:	d1b8      	bne.n	8014d78 <_strtod_l+0x830>
 8014e06:	e5c9      	b.n	801499c <_strtod_l+0x454>
 8014e08:	f04f 33ff 	mov.w	r3, #4294967295
 8014e0c:	e7e8      	b.n	8014de0 <_strtod_l+0x898>
 8014e0e:	4613      	mov	r3, r2
 8014e10:	e7e6      	b.n	8014de0 <_strtod_l+0x898>
 8014e12:	ea53 030a 	orrs.w	r3, r3, sl
 8014e16:	d0a1      	beq.n	8014d5c <_strtod_l+0x814>
 8014e18:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014e1a:	b1db      	cbz	r3, 8014e54 <_strtod_l+0x90c>
 8014e1c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014e1e:	4213      	tst	r3, r2
 8014e20:	d0ee      	beq.n	8014e00 <_strtod_l+0x8b8>
 8014e22:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014e24:	9a08      	ldr	r2, [sp, #32]
 8014e26:	4650      	mov	r0, sl
 8014e28:	4659      	mov	r1, fp
 8014e2a:	b1bb      	cbz	r3, 8014e5c <_strtod_l+0x914>
 8014e2c:	f7ff fb6e 	bl	801450c <sulp>
 8014e30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014e34:	ec53 2b10 	vmov	r2, r3, d0
 8014e38:	f7f3 f960 	bl	80080fc <__adddf3>
 8014e3c:	4682      	mov	sl, r0
 8014e3e:	468b      	mov	fp, r1
 8014e40:	e7de      	b.n	8014e00 <_strtod_l+0x8b8>
 8014e42:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8014e46:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014e4a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8014e4e:	f04f 3aff 	mov.w	sl, #4294967295
 8014e52:	e7d5      	b.n	8014e00 <_strtod_l+0x8b8>
 8014e54:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014e56:	ea13 0f0a 	tst.w	r3, sl
 8014e5a:	e7e1      	b.n	8014e20 <_strtod_l+0x8d8>
 8014e5c:	f7ff fb56 	bl	801450c <sulp>
 8014e60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014e64:	ec53 2b10 	vmov	r2, r3, d0
 8014e68:	f7f3 f946 	bl	80080f8 <__aeabi_dsub>
 8014e6c:	2200      	movs	r2, #0
 8014e6e:	2300      	movs	r3, #0
 8014e70:	4682      	mov	sl, r0
 8014e72:	468b      	mov	fp, r1
 8014e74:	f7f3 fd60 	bl	8008938 <__aeabi_dcmpeq>
 8014e78:	2800      	cmp	r0, #0
 8014e7a:	d0c1      	beq.n	8014e00 <_strtod_l+0x8b8>
 8014e7c:	e619      	b.n	8014ab2 <_strtod_l+0x56a>
 8014e7e:	4641      	mov	r1, r8
 8014e80:	4620      	mov	r0, r4
 8014e82:	f7ff facd 	bl	8014420 <__ratio>
 8014e86:	ec57 6b10 	vmov	r6, r7, d0
 8014e8a:	2200      	movs	r2, #0
 8014e8c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8014e90:	4630      	mov	r0, r6
 8014e92:	4639      	mov	r1, r7
 8014e94:	f7f3 fd64 	bl	8008960 <__aeabi_dcmple>
 8014e98:	2800      	cmp	r0, #0
 8014e9a:	d06f      	beq.n	8014f7c <_strtod_l+0xa34>
 8014e9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014e9e:	2b00      	cmp	r3, #0
 8014ea0:	d17a      	bne.n	8014f98 <_strtod_l+0xa50>
 8014ea2:	f1ba 0f00 	cmp.w	sl, #0
 8014ea6:	d158      	bne.n	8014f5a <_strtod_l+0xa12>
 8014ea8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014eaa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014eae:	2b00      	cmp	r3, #0
 8014eb0:	d15a      	bne.n	8014f68 <_strtod_l+0xa20>
 8014eb2:	4b64      	ldr	r3, [pc, #400]	@ (8015044 <_strtod_l+0xafc>)
 8014eb4:	2200      	movs	r2, #0
 8014eb6:	4630      	mov	r0, r6
 8014eb8:	4639      	mov	r1, r7
 8014eba:	f7f3 fd47 	bl	800894c <__aeabi_dcmplt>
 8014ebe:	2800      	cmp	r0, #0
 8014ec0:	d159      	bne.n	8014f76 <_strtod_l+0xa2e>
 8014ec2:	4630      	mov	r0, r6
 8014ec4:	4639      	mov	r1, r7
 8014ec6:	4b60      	ldr	r3, [pc, #384]	@ (8015048 <_strtod_l+0xb00>)
 8014ec8:	2200      	movs	r2, #0
 8014eca:	f7f3 facd 	bl	8008468 <__aeabi_dmul>
 8014ece:	4606      	mov	r6, r0
 8014ed0:	460f      	mov	r7, r1
 8014ed2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8014ed6:	9606      	str	r6, [sp, #24]
 8014ed8:	9307      	str	r3, [sp, #28]
 8014eda:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014ede:	4d57      	ldr	r5, [pc, #348]	@ (801503c <_strtod_l+0xaf4>)
 8014ee0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8014ee4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014ee6:	401d      	ands	r5, r3
 8014ee8:	4b58      	ldr	r3, [pc, #352]	@ (801504c <_strtod_l+0xb04>)
 8014eea:	429d      	cmp	r5, r3
 8014eec:	f040 80b2 	bne.w	8015054 <_strtod_l+0xb0c>
 8014ef0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014ef2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8014ef6:	ec4b ab10 	vmov	d0, sl, fp
 8014efa:	f7ff f9c9 	bl	8014290 <__ulp>
 8014efe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014f02:	ec51 0b10 	vmov	r0, r1, d0
 8014f06:	f7f3 faaf 	bl	8008468 <__aeabi_dmul>
 8014f0a:	4652      	mov	r2, sl
 8014f0c:	465b      	mov	r3, fp
 8014f0e:	f7f3 f8f5 	bl	80080fc <__adddf3>
 8014f12:	460b      	mov	r3, r1
 8014f14:	4949      	ldr	r1, [pc, #292]	@ (801503c <_strtod_l+0xaf4>)
 8014f16:	4a4e      	ldr	r2, [pc, #312]	@ (8015050 <_strtod_l+0xb08>)
 8014f18:	4019      	ands	r1, r3
 8014f1a:	4291      	cmp	r1, r2
 8014f1c:	4682      	mov	sl, r0
 8014f1e:	d942      	bls.n	8014fa6 <_strtod_l+0xa5e>
 8014f20:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014f22:	4b47      	ldr	r3, [pc, #284]	@ (8015040 <_strtod_l+0xaf8>)
 8014f24:	429a      	cmp	r2, r3
 8014f26:	d103      	bne.n	8014f30 <_strtod_l+0x9e8>
 8014f28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014f2a:	3301      	adds	r3, #1
 8014f2c:	f43f ad2b 	beq.w	8014986 <_strtod_l+0x43e>
 8014f30:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8015040 <_strtod_l+0xaf8>
 8014f34:	f04f 3aff 	mov.w	sl, #4294967295
 8014f38:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014f3a:	9805      	ldr	r0, [sp, #20]
 8014f3c:	f7fe fe74 	bl	8013c28 <_Bfree>
 8014f40:	9805      	ldr	r0, [sp, #20]
 8014f42:	4649      	mov	r1, r9
 8014f44:	f7fe fe70 	bl	8013c28 <_Bfree>
 8014f48:	9805      	ldr	r0, [sp, #20]
 8014f4a:	4641      	mov	r1, r8
 8014f4c:	f7fe fe6c 	bl	8013c28 <_Bfree>
 8014f50:	9805      	ldr	r0, [sp, #20]
 8014f52:	4621      	mov	r1, r4
 8014f54:	f7fe fe68 	bl	8013c28 <_Bfree>
 8014f58:	e618      	b.n	8014b8c <_strtod_l+0x644>
 8014f5a:	f1ba 0f01 	cmp.w	sl, #1
 8014f5e:	d103      	bne.n	8014f68 <_strtod_l+0xa20>
 8014f60:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014f62:	2b00      	cmp	r3, #0
 8014f64:	f43f ada5 	beq.w	8014ab2 <_strtod_l+0x56a>
 8014f68:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8015018 <_strtod_l+0xad0>
 8014f6c:	4f35      	ldr	r7, [pc, #212]	@ (8015044 <_strtod_l+0xafc>)
 8014f6e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014f72:	2600      	movs	r6, #0
 8014f74:	e7b1      	b.n	8014eda <_strtod_l+0x992>
 8014f76:	4f34      	ldr	r7, [pc, #208]	@ (8015048 <_strtod_l+0xb00>)
 8014f78:	2600      	movs	r6, #0
 8014f7a:	e7aa      	b.n	8014ed2 <_strtod_l+0x98a>
 8014f7c:	4b32      	ldr	r3, [pc, #200]	@ (8015048 <_strtod_l+0xb00>)
 8014f7e:	4630      	mov	r0, r6
 8014f80:	4639      	mov	r1, r7
 8014f82:	2200      	movs	r2, #0
 8014f84:	f7f3 fa70 	bl	8008468 <__aeabi_dmul>
 8014f88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014f8a:	4606      	mov	r6, r0
 8014f8c:	460f      	mov	r7, r1
 8014f8e:	2b00      	cmp	r3, #0
 8014f90:	d09f      	beq.n	8014ed2 <_strtod_l+0x98a>
 8014f92:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8014f96:	e7a0      	b.n	8014eda <_strtod_l+0x992>
 8014f98:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8015020 <_strtod_l+0xad8>
 8014f9c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014fa0:	ec57 6b17 	vmov	r6, r7, d7
 8014fa4:	e799      	b.n	8014eda <_strtod_l+0x992>
 8014fa6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8014faa:	9b08      	ldr	r3, [sp, #32]
 8014fac:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8014fb0:	2b00      	cmp	r3, #0
 8014fb2:	d1c1      	bne.n	8014f38 <_strtod_l+0x9f0>
 8014fb4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014fb8:	0d1b      	lsrs	r3, r3, #20
 8014fba:	051b      	lsls	r3, r3, #20
 8014fbc:	429d      	cmp	r5, r3
 8014fbe:	d1bb      	bne.n	8014f38 <_strtod_l+0x9f0>
 8014fc0:	4630      	mov	r0, r6
 8014fc2:	4639      	mov	r1, r7
 8014fc4:	f7f3 febe 	bl	8008d44 <__aeabi_d2lz>
 8014fc8:	f7f3 fa20 	bl	800840c <__aeabi_l2d>
 8014fcc:	4602      	mov	r2, r0
 8014fce:	460b      	mov	r3, r1
 8014fd0:	4630      	mov	r0, r6
 8014fd2:	4639      	mov	r1, r7
 8014fd4:	f7f3 f890 	bl	80080f8 <__aeabi_dsub>
 8014fd8:	460b      	mov	r3, r1
 8014fda:	4602      	mov	r2, r0
 8014fdc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8014fe0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8014fe4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014fe6:	ea46 060a 	orr.w	r6, r6, sl
 8014fea:	431e      	orrs	r6, r3
 8014fec:	d06f      	beq.n	80150ce <_strtod_l+0xb86>
 8014fee:	a30e      	add	r3, pc, #56	@ (adr r3, 8015028 <_strtod_l+0xae0>)
 8014ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ff4:	f7f3 fcaa 	bl	800894c <__aeabi_dcmplt>
 8014ff8:	2800      	cmp	r0, #0
 8014ffa:	f47f accf 	bne.w	801499c <_strtod_l+0x454>
 8014ffe:	a30c      	add	r3, pc, #48	@ (adr r3, 8015030 <_strtod_l+0xae8>)
 8015000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015004:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8015008:	f7f3 fcbe 	bl	8008988 <__aeabi_dcmpgt>
 801500c:	2800      	cmp	r0, #0
 801500e:	d093      	beq.n	8014f38 <_strtod_l+0x9f0>
 8015010:	e4c4      	b.n	801499c <_strtod_l+0x454>
 8015012:	bf00      	nop
 8015014:	f3af 8000 	nop.w
 8015018:	00000000 	.word	0x00000000
 801501c:	bff00000 	.word	0xbff00000
 8015020:	00000000 	.word	0x00000000
 8015024:	3ff00000 	.word	0x3ff00000
 8015028:	94a03595 	.word	0x94a03595
 801502c:	3fdfffff 	.word	0x3fdfffff
 8015030:	35afe535 	.word	0x35afe535
 8015034:	3fe00000 	.word	0x3fe00000
 8015038:	000fffff 	.word	0x000fffff
 801503c:	7ff00000 	.word	0x7ff00000
 8015040:	7fefffff 	.word	0x7fefffff
 8015044:	3ff00000 	.word	0x3ff00000
 8015048:	3fe00000 	.word	0x3fe00000
 801504c:	7fe00000 	.word	0x7fe00000
 8015050:	7c9fffff 	.word	0x7c9fffff
 8015054:	9b08      	ldr	r3, [sp, #32]
 8015056:	b323      	cbz	r3, 80150a2 <_strtod_l+0xb5a>
 8015058:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801505c:	d821      	bhi.n	80150a2 <_strtod_l+0xb5a>
 801505e:	a328      	add	r3, pc, #160	@ (adr r3, 8015100 <_strtod_l+0xbb8>)
 8015060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015064:	4630      	mov	r0, r6
 8015066:	4639      	mov	r1, r7
 8015068:	f7f3 fc7a 	bl	8008960 <__aeabi_dcmple>
 801506c:	b1a0      	cbz	r0, 8015098 <_strtod_l+0xb50>
 801506e:	4639      	mov	r1, r7
 8015070:	4630      	mov	r0, r6
 8015072:	f7f3 fcd1 	bl	8008a18 <__aeabi_d2uiz>
 8015076:	2801      	cmp	r0, #1
 8015078:	bf38      	it	cc
 801507a:	2001      	movcc	r0, #1
 801507c:	f7f3 f97a 	bl	8008374 <__aeabi_ui2d>
 8015080:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015082:	4606      	mov	r6, r0
 8015084:	460f      	mov	r7, r1
 8015086:	b9fb      	cbnz	r3, 80150c8 <_strtod_l+0xb80>
 8015088:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801508c:	9014      	str	r0, [sp, #80]	@ 0x50
 801508e:	9315      	str	r3, [sp, #84]	@ 0x54
 8015090:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8015094:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8015098:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801509a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801509e:	1b5b      	subs	r3, r3, r5
 80150a0:	9311      	str	r3, [sp, #68]	@ 0x44
 80150a2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80150a6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80150aa:	f7ff f8f1 	bl	8014290 <__ulp>
 80150ae:	4650      	mov	r0, sl
 80150b0:	ec53 2b10 	vmov	r2, r3, d0
 80150b4:	4659      	mov	r1, fp
 80150b6:	f7f3 f9d7 	bl	8008468 <__aeabi_dmul>
 80150ba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80150be:	f7f3 f81d 	bl	80080fc <__adddf3>
 80150c2:	4682      	mov	sl, r0
 80150c4:	468b      	mov	fp, r1
 80150c6:	e770      	b.n	8014faa <_strtod_l+0xa62>
 80150c8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80150cc:	e7e0      	b.n	8015090 <_strtod_l+0xb48>
 80150ce:	a30e      	add	r3, pc, #56	@ (adr r3, 8015108 <_strtod_l+0xbc0>)
 80150d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150d4:	f7f3 fc3a 	bl	800894c <__aeabi_dcmplt>
 80150d8:	e798      	b.n	801500c <_strtod_l+0xac4>
 80150da:	2300      	movs	r3, #0
 80150dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80150de:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80150e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80150e2:	6013      	str	r3, [r2, #0]
 80150e4:	f7ff ba6d 	b.w	80145c2 <_strtod_l+0x7a>
 80150e8:	2a65      	cmp	r2, #101	@ 0x65
 80150ea:	f43f ab66 	beq.w	80147ba <_strtod_l+0x272>
 80150ee:	2a45      	cmp	r2, #69	@ 0x45
 80150f0:	f43f ab63 	beq.w	80147ba <_strtod_l+0x272>
 80150f4:	2301      	movs	r3, #1
 80150f6:	f7ff bb9e 	b.w	8014836 <_strtod_l+0x2ee>
 80150fa:	bf00      	nop
 80150fc:	f3af 8000 	nop.w
 8015100:	ffc00000 	.word	0xffc00000
 8015104:	41dfffff 	.word	0x41dfffff
 8015108:	94a03595 	.word	0x94a03595
 801510c:	3fcfffff 	.word	0x3fcfffff

08015110 <_strtod_r>:
 8015110:	4b01      	ldr	r3, [pc, #4]	@ (8015118 <_strtod_r+0x8>)
 8015112:	f7ff ba19 	b.w	8014548 <_strtod_l>
 8015116:	bf00      	nop
 8015118:	2000006c 	.word	0x2000006c

0801511c <_strtol_l.constprop.0>:
 801511c:	2b24      	cmp	r3, #36	@ 0x24
 801511e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015122:	4686      	mov	lr, r0
 8015124:	4690      	mov	r8, r2
 8015126:	d801      	bhi.n	801512c <_strtol_l.constprop.0+0x10>
 8015128:	2b01      	cmp	r3, #1
 801512a:	d106      	bne.n	801513a <_strtol_l.constprop.0+0x1e>
 801512c:	f7fd fdac 	bl	8012c88 <__errno>
 8015130:	2316      	movs	r3, #22
 8015132:	6003      	str	r3, [r0, #0]
 8015134:	2000      	movs	r0, #0
 8015136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801513a:	4834      	ldr	r0, [pc, #208]	@ (801520c <_strtol_l.constprop.0+0xf0>)
 801513c:	460d      	mov	r5, r1
 801513e:	462a      	mov	r2, r5
 8015140:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015144:	5d06      	ldrb	r6, [r0, r4]
 8015146:	f016 0608 	ands.w	r6, r6, #8
 801514a:	d1f8      	bne.n	801513e <_strtol_l.constprop.0+0x22>
 801514c:	2c2d      	cmp	r4, #45	@ 0x2d
 801514e:	d12d      	bne.n	80151ac <_strtol_l.constprop.0+0x90>
 8015150:	782c      	ldrb	r4, [r5, #0]
 8015152:	2601      	movs	r6, #1
 8015154:	1c95      	adds	r5, r2, #2
 8015156:	f033 0210 	bics.w	r2, r3, #16
 801515a:	d109      	bne.n	8015170 <_strtol_l.constprop.0+0x54>
 801515c:	2c30      	cmp	r4, #48	@ 0x30
 801515e:	d12a      	bne.n	80151b6 <_strtol_l.constprop.0+0x9a>
 8015160:	782a      	ldrb	r2, [r5, #0]
 8015162:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8015166:	2a58      	cmp	r2, #88	@ 0x58
 8015168:	d125      	bne.n	80151b6 <_strtol_l.constprop.0+0x9a>
 801516a:	786c      	ldrb	r4, [r5, #1]
 801516c:	2310      	movs	r3, #16
 801516e:	3502      	adds	r5, #2
 8015170:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8015174:	f10c 3cff 	add.w	ip, ip, #4294967295
 8015178:	2200      	movs	r2, #0
 801517a:	fbbc f9f3 	udiv	r9, ip, r3
 801517e:	4610      	mov	r0, r2
 8015180:	fb03 ca19 	mls	sl, r3, r9, ip
 8015184:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8015188:	2f09      	cmp	r7, #9
 801518a:	d81b      	bhi.n	80151c4 <_strtol_l.constprop.0+0xa8>
 801518c:	463c      	mov	r4, r7
 801518e:	42a3      	cmp	r3, r4
 8015190:	dd27      	ble.n	80151e2 <_strtol_l.constprop.0+0xc6>
 8015192:	1c57      	adds	r7, r2, #1
 8015194:	d007      	beq.n	80151a6 <_strtol_l.constprop.0+0x8a>
 8015196:	4581      	cmp	r9, r0
 8015198:	d320      	bcc.n	80151dc <_strtol_l.constprop.0+0xc0>
 801519a:	d101      	bne.n	80151a0 <_strtol_l.constprop.0+0x84>
 801519c:	45a2      	cmp	sl, r4
 801519e:	db1d      	blt.n	80151dc <_strtol_l.constprop.0+0xc0>
 80151a0:	fb00 4003 	mla	r0, r0, r3, r4
 80151a4:	2201      	movs	r2, #1
 80151a6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80151aa:	e7eb      	b.n	8015184 <_strtol_l.constprop.0+0x68>
 80151ac:	2c2b      	cmp	r4, #43	@ 0x2b
 80151ae:	bf04      	itt	eq
 80151b0:	782c      	ldrbeq	r4, [r5, #0]
 80151b2:	1c95      	addeq	r5, r2, #2
 80151b4:	e7cf      	b.n	8015156 <_strtol_l.constprop.0+0x3a>
 80151b6:	2b00      	cmp	r3, #0
 80151b8:	d1da      	bne.n	8015170 <_strtol_l.constprop.0+0x54>
 80151ba:	2c30      	cmp	r4, #48	@ 0x30
 80151bc:	bf0c      	ite	eq
 80151be:	2308      	moveq	r3, #8
 80151c0:	230a      	movne	r3, #10
 80151c2:	e7d5      	b.n	8015170 <_strtol_l.constprop.0+0x54>
 80151c4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80151c8:	2f19      	cmp	r7, #25
 80151ca:	d801      	bhi.n	80151d0 <_strtol_l.constprop.0+0xb4>
 80151cc:	3c37      	subs	r4, #55	@ 0x37
 80151ce:	e7de      	b.n	801518e <_strtol_l.constprop.0+0x72>
 80151d0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80151d4:	2f19      	cmp	r7, #25
 80151d6:	d804      	bhi.n	80151e2 <_strtol_l.constprop.0+0xc6>
 80151d8:	3c57      	subs	r4, #87	@ 0x57
 80151da:	e7d8      	b.n	801518e <_strtol_l.constprop.0+0x72>
 80151dc:	f04f 32ff 	mov.w	r2, #4294967295
 80151e0:	e7e1      	b.n	80151a6 <_strtol_l.constprop.0+0x8a>
 80151e2:	1c53      	adds	r3, r2, #1
 80151e4:	d108      	bne.n	80151f8 <_strtol_l.constprop.0+0xdc>
 80151e6:	2322      	movs	r3, #34	@ 0x22
 80151e8:	f8ce 3000 	str.w	r3, [lr]
 80151ec:	4660      	mov	r0, ip
 80151ee:	f1b8 0f00 	cmp.w	r8, #0
 80151f2:	d0a0      	beq.n	8015136 <_strtol_l.constprop.0+0x1a>
 80151f4:	1e69      	subs	r1, r5, #1
 80151f6:	e006      	b.n	8015206 <_strtol_l.constprop.0+0xea>
 80151f8:	b106      	cbz	r6, 80151fc <_strtol_l.constprop.0+0xe0>
 80151fa:	4240      	negs	r0, r0
 80151fc:	f1b8 0f00 	cmp.w	r8, #0
 8015200:	d099      	beq.n	8015136 <_strtol_l.constprop.0+0x1a>
 8015202:	2a00      	cmp	r2, #0
 8015204:	d1f6      	bne.n	80151f4 <_strtol_l.constprop.0+0xd8>
 8015206:	f8c8 1000 	str.w	r1, [r8]
 801520a:	e794      	b.n	8015136 <_strtol_l.constprop.0+0x1a>
 801520c:	08017069 	.word	0x08017069

08015210 <_strtol_r>:
 8015210:	f7ff bf84 	b.w	801511c <_strtol_l.constprop.0>

08015214 <__ssputs_r>:
 8015214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015218:	688e      	ldr	r6, [r1, #8]
 801521a:	461f      	mov	r7, r3
 801521c:	42be      	cmp	r6, r7
 801521e:	680b      	ldr	r3, [r1, #0]
 8015220:	4682      	mov	sl, r0
 8015222:	460c      	mov	r4, r1
 8015224:	4690      	mov	r8, r2
 8015226:	d82d      	bhi.n	8015284 <__ssputs_r+0x70>
 8015228:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801522c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8015230:	d026      	beq.n	8015280 <__ssputs_r+0x6c>
 8015232:	6965      	ldr	r5, [r4, #20]
 8015234:	6909      	ldr	r1, [r1, #16]
 8015236:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801523a:	eba3 0901 	sub.w	r9, r3, r1
 801523e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015242:	1c7b      	adds	r3, r7, #1
 8015244:	444b      	add	r3, r9
 8015246:	106d      	asrs	r5, r5, #1
 8015248:	429d      	cmp	r5, r3
 801524a:	bf38      	it	cc
 801524c:	461d      	movcc	r5, r3
 801524e:	0553      	lsls	r3, r2, #21
 8015250:	d527      	bpl.n	80152a2 <__ssputs_r+0x8e>
 8015252:	4629      	mov	r1, r5
 8015254:	f7fe fc1c 	bl	8013a90 <_malloc_r>
 8015258:	4606      	mov	r6, r0
 801525a:	b360      	cbz	r0, 80152b6 <__ssputs_r+0xa2>
 801525c:	6921      	ldr	r1, [r4, #16]
 801525e:	464a      	mov	r2, r9
 8015260:	f7fd fd3f 	bl	8012ce2 <memcpy>
 8015264:	89a3      	ldrh	r3, [r4, #12]
 8015266:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801526a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801526e:	81a3      	strh	r3, [r4, #12]
 8015270:	6126      	str	r6, [r4, #16]
 8015272:	6165      	str	r5, [r4, #20]
 8015274:	444e      	add	r6, r9
 8015276:	eba5 0509 	sub.w	r5, r5, r9
 801527a:	6026      	str	r6, [r4, #0]
 801527c:	60a5      	str	r5, [r4, #8]
 801527e:	463e      	mov	r6, r7
 8015280:	42be      	cmp	r6, r7
 8015282:	d900      	bls.n	8015286 <__ssputs_r+0x72>
 8015284:	463e      	mov	r6, r7
 8015286:	6820      	ldr	r0, [r4, #0]
 8015288:	4632      	mov	r2, r6
 801528a:	4641      	mov	r1, r8
 801528c:	f000 faf2 	bl	8015874 <memmove>
 8015290:	68a3      	ldr	r3, [r4, #8]
 8015292:	1b9b      	subs	r3, r3, r6
 8015294:	60a3      	str	r3, [r4, #8]
 8015296:	6823      	ldr	r3, [r4, #0]
 8015298:	4433      	add	r3, r6
 801529a:	6023      	str	r3, [r4, #0]
 801529c:	2000      	movs	r0, #0
 801529e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80152a2:	462a      	mov	r2, r5
 80152a4:	f000 fec9 	bl	801603a <_realloc_r>
 80152a8:	4606      	mov	r6, r0
 80152aa:	2800      	cmp	r0, #0
 80152ac:	d1e0      	bne.n	8015270 <__ssputs_r+0x5c>
 80152ae:	6921      	ldr	r1, [r4, #16]
 80152b0:	4650      	mov	r0, sl
 80152b2:	f7fe fb79 	bl	80139a8 <_free_r>
 80152b6:	230c      	movs	r3, #12
 80152b8:	f8ca 3000 	str.w	r3, [sl]
 80152bc:	89a3      	ldrh	r3, [r4, #12]
 80152be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80152c2:	81a3      	strh	r3, [r4, #12]
 80152c4:	f04f 30ff 	mov.w	r0, #4294967295
 80152c8:	e7e9      	b.n	801529e <__ssputs_r+0x8a>
	...

080152cc <_svfiprintf_r>:
 80152cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80152d0:	4698      	mov	r8, r3
 80152d2:	898b      	ldrh	r3, [r1, #12]
 80152d4:	061b      	lsls	r3, r3, #24
 80152d6:	b09d      	sub	sp, #116	@ 0x74
 80152d8:	4607      	mov	r7, r0
 80152da:	460d      	mov	r5, r1
 80152dc:	4614      	mov	r4, r2
 80152de:	d510      	bpl.n	8015302 <_svfiprintf_r+0x36>
 80152e0:	690b      	ldr	r3, [r1, #16]
 80152e2:	b973      	cbnz	r3, 8015302 <_svfiprintf_r+0x36>
 80152e4:	2140      	movs	r1, #64	@ 0x40
 80152e6:	f7fe fbd3 	bl	8013a90 <_malloc_r>
 80152ea:	6028      	str	r0, [r5, #0]
 80152ec:	6128      	str	r0, [r5, #16]
 80152ee:	b930      	cbnz	r0, 80152fe <_svfiprintf_r+0x32>
 80152f0:	230c      	movs	r3, #12
 80152f2:	603b      	str	r3, [r7, #0]
 80152f4:	f04f 30ff 	mov.w	r0, #4294967295
 80152f8:	b01d      	add	sp, #116	@ 0x74
 80152fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152fe:	2340      	movs	r3, #64	@ 0x40
 8015300:	616b      	str	r3, [r5, #20]
 8015302:	2300      	movs	r3, #0
 8015304:	9309      	str	r3, [sp, #36]	@ 0x24
 8015306:	2320      	movs	r3, #32
 8015308:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801530c:	f8cd 800c 	str.w	r8, [sp, #12]
 8015310:	2330      	movs	r3, #48	@ 0x30
 8015312:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80154b0 <_svfiprintf_r+0x1e4>
 8015316:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801531a:	f04f 0901 	mov.w	r9, #1
 801531e:	4623      	mov	r3, r4
 8015320:	469a      	mov	sl, r3
 8015322:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015326:	b10a      	cbz	r2, 801532c <_svfiprintf_r+0x60>
 8015328:	2a25      	cmp	r2, #37	@ 0x25
 801532a:	d1f9      	bne.n	8015320 <_svfiprintf_r+0x54>
 801532c:	ebba 0b04 	subs.w	fp, sl, r4
 8015330:	d00b      	beq.n	801534a <_svfiprintf_r+0x7e>
 8015332:	465b      	mov	r3, fp
 8015334:	4622      	mov	r2, r4
 8015336:	4629      	mov	r1, r5
 8015338:	4638      	mov	r0, r7
 801533a:	f7ff ff6b 	bl	8015214 <__ssputs_r>
 801533e:	3001      	adds	r0, #1
 8015340:	f000 80a7 	beq.w	8015492 <_svfiprintf_r+0x1c6>
 8015344:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015346:	445a      	add	r2, fp
 8015348:	9209      	str	r2, [sp, #36]	@ 0x24
 801534a:	f89a 3000 	ldrb.w	r3, [sl]
 801534e:	2b00      	cmp	r3, #0
 8015350:	f000 809f 	beq.w	8015492 <_svfiprintf_r+0x1c6>
 8015354:	2300      	movs	r3, #0
 8015356:	f04f 32ff 	mov.w	r2, #4294967295
 801535a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801535e:	f10a 0a01 	add.w	sl, sl, #1
 8015362:	9304      	str	r3, [sp, #16]
 8015364:	9307      	str	r3, [sp, #28]
 8015366:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801536a:	931a      	str	r3, [sp, #104]	@ 0x68
 801536c:	4654      	mov	r4, sl
 801536e:	2205      	movs	r2, #5
 8015370:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015374:	484e      	ldr	r0, [pc, #312]	@ (80154b0 <_svfiprintf_r+0x1e4>)
 8015376:	f7f2 fe63 	bl	8008040 <memchr>
 801537a:	9a04      	ldr	r2, [sp, #16]
 801537c:	b9d8      	cbnz	r0, 80153b6 <_svfiprintf_r+0xea>
 801537e:	06d0      	lsls	r0, r2, #27
 8015380:	bf44      	itt	mi
 8015382:	2320      	movmi	r3, #32
 8015384:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015388:	0711      	lsls	r1, r2, #28
 801538a:	bf44      	itt	mi
 801538c:	232b      	movmi	r3, #43	@ 0x2b
 801538e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015392:	f89a 3000 	ldrb.w	r3, [sl]
 8015396:	2b2a      	cmp	r3, #42	@ 0x2a
 8015398:	d015      	beq.n	80153c6 <_svfiprintf_r+0xfa>
 801539a:	9a07      	ldr	r2, [sp, #28]
 801539c:	4654      	mov	r4, sl
 801539e:	2000      	movs	r0, #0
 80153a0:	f04f 0c0a 	mov.w	ip, #10
 80153a4:	4621      	mov	r1, r4
 80153a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80153aa:	3b30      	subs	r3, #48	@ 0x30
 80153ac:	2b09      	cmp	r3, #9
 80153ae:	d94b      	bls.n	8015448 <_svfiprintf_r+0x17c>
 80153b0:	b1b0      	cbz	r0, 80153e0 <_svfiprintf_r+0x114>
 80153b2:	9207      	str	r2, [sp, #28]
 80153b4:	e014      	b.n	80153e0 <_svfiprintf_r+0x114>
 80153b6:	eba0 0308 	sub.w	r3, r0, r8
 80153ba:	fa09 f303 	lsl.w	r3, r9, r3
 80153be:	4313      	orrs	r3, r2
 80153c0:	9304      	str	r3, [sp, #16]
 80153c2:	46a2      	mov	sl, r4
 80153c4:	e7d2      	b.n	801536c <_svfiprintf_r+0xa0>
 80153c6:	9b03      	ldr	r3, [sp, #12]
 80153c8:	1d19      	adds	r1, r3, #4
 80153ca:	681b      	ldr	r3, [r3, #0]
 80153cc:	9103      	str	r1, [sp, #12]
 80153ce:	2b00      	cmp	r3, #0
 80153d0:	bfbb      	ittet	lt
 80153d2:	425b      	neglt	r3, r3
 80153d4:	f042 0202 	orrlt.w	r2, r2, #2
 80153d8:	9307      	strge	r3, [sp, #28]
 80153da:	9307      	strlt	r3, [sp, #28]
 80153dc:	bfb8      	it	lt
 80153de:	9204      	strlt	r2, [sp, #16]
 80153e0:	7823      	ldrb	r3, [r4, #0]
 80153e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80153e4:	d10a      	bne.n	80153fc <_svfiprintf_r+0x130>
 80153e6:	7863      	ldrb	r3, [r4, #1]
 80153e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80153ea:	d132      	bne.n	8015452 <_svfiprintf_r+0x186>
 80153ec:	9b03      	ldr	r3, [sp, #12]
 80153ee:	1d1a      	adds	r2, r3, #4
 80153f0:	681b      	ldr	r3, [r3, #0]
 80153f2:	9203      	str	r2, [sp, #12]
 80153f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80153f8:	3402      	adds	r4, #2
 80153fa:	9305      	str	r3, [sp, #20]
 80153fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80154c0 <_svfiprintf_r+0x1f4>
 8015400:	7821      	ldrb	r1, [r4, #0]
 8015402:	2203      	movs	r2, #3
 8015404:	4650      	mov	r0, sl
 8015406:	f7f2 fe1b 	bl	8008040 <memchr>
 801540a:	b138      	cbz	r0, 801541c <_svfiprintf_r+0x150>
 801540c:	9b04      	ldr	r3, [sp, #16]
 801540e:	eba0 000a 	sub.w	r0, r0, sl
 8015412:	2240      	movs	r2, #64	@ 0x40
 8015414:	4082      	lsls	r2, r0
 8015416:	4313      	orrs	r3, r2
 8015418:	3401      	adds	r4, #1
 801541a:	9304      	str	r3, [sp, #16]
 801541c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015420:	4824      	ldr	r0, [pc, #144]	@ (80154b4 <_svfiprintf_r+0x1e8>)
 8015422:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015426:	2206      	movs	r2, #6
 8015428:	f7f2 fe0a 	bl	8008040 <memchr>
 801542c:	2800      	cmp	r0, #0
 801542e:	d036      	beq.n	801549e <_svfiprintf_r+0x1d2>
 8015430:	4b21      	ldr	r3, [pc, #132]	@ (80154b8 <_svfiprintf_r+0x1ec>)
 8015432:	bb1b      	cbnz	r3, 801547c <_svfiprintf_r+0x1b0>
 8015434:	9b03      	ldr	r3, [sp, #12]
 8015436:	3307      	adds	r3, #7
 8015438:	f023 0307 	bic.w	r3, r3, #7
 801543c:	3308      	adds	r3, #8
 801543e:	9303      	str	r3, [sp, #12]
 8015440:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015442:	4433      	add	r3, r6
 8015444:	9309      	str	r3, [sp, #36]	@ 0x24
 8015446:	e76a      	b.n	801531e <_svfiprintf_r+0x52>
 8015448:	fb0c 3202 	mla	r2, ip, r2, r3
 801544c:	460c      	mov	r4, r1
 801544e:	2001      	movs	r0, #1
 8015450:	e7a8      	b.n	80153a4 <_svfiprintf_r+0xd8>
 8015452:	2300      	movs	r3, #0
 8015454:	3401      	adds	r4, #1
 8015456:	9305      	str	r3, [sp, #20]
 8015458:	4619      	mov	r1, r3
 801545a:	f04f 0c0a 	mov.w	ip, #10
 801545e:	4620      	mov	r0, r4
 8015460:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015464:	3a30      	subs	r2, #48	@ 0x30
 8015466:	2a09      	cmp	r2, #9
 8015468:	d903      	bls.n	8015472 <_svfiprintf_r+0x1a6>
 801546a:	2b00      	cmp	r3, #0
 801546c:	d0c6      	beq.n	80153fc <_svfiprintf_r+0x130>
 801546e:	9105      	str	r1, [sp, #20]
 8015470:	e7c4      	b.n	80153fc <_svfiprintf_r+0x130>
 8015472:	fb0c 2101 	mla	r1, ip, r1, r2
 8015476:	4604      	mov	r4, r0
 8015478:	2301      	movs	r3, #1
 801547a:	e7f0      	b.n	801545e <_svfiprintf_r+0x192>
 801547c:	ab03      	add	r3, sp, #12
 801547e:	9300      	str	r3, [sp, #0]
 8015480:	462a      	mov	r2, r5
 8015482:	4b0e      	ldr	r3, [pc, #56]	@ (80154bc <_svfiprintf_r+0x1f0>)
 8015484:	a904      	add	r1, sp, #16
 8015486:	4638      	mov	r0, r7
 8015488:	f7fc fa32 	bl	80118f0 <_printf_float>
 801548c:	1c42      	adds	r2, r0, #1
 801548e:	4606      	mov	r6, r0
 8015490:	d1d6      	bne.n	8015440 <_svfiprintf_r+0x174>
 8015492:	89ab      	ldrh	r3, [r5, #12]
 8015494:	065b      	lsls	r3, r3, #25
 8015496:	f53f af2d 	bmi.w	80152f4 <_svfiprintf_r+0x28>
 801549a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801549c:	e72c      	b.n	80152f8 <_svfiprintf_r+0x2c>
 801549e:	ab03      	add	r3, sp, #12
 80154a0:	9300      	str	r3, [sp, #0]
 80154a2:	462a      	mov	r2, r5
 80154a4:	4b05      	ldr	r3, [pc, #20]	@ (80154bc <_svfiprintf_r+0x1f0>)
 80154a6:	a904      	add	r1, sp, #16
 80154a8:	4638      	mov	r0, r7
 80154aa:	f7fc fcb9 	bl	8011e20 <_printf_i>
 80154ae:	e7ed      	b.n	801548c <_svfiprintf_r+0x1c0>
 80154b0:	08017169 	.word	0x08017169
 80154b4:	08017173 	.word	0x08017173
 80154b8:	080118f1 	.word	0x080118f1
 80154bc:	08015215 	.word	0x08015215
 80154c0:	0801716f 	.word	0x0801716f

080154c4 <__sfputc_r>:
 80154c4:	6893      	ldr	r3, [r2, #8]
 80154c6:	3b01      	subs	r3, #1
 80154c8:	2b00      	cmp	r3, #0
 80154ca:	b410      	push	{r4}
 80154cc:	6093      	str	r3, [r2, #8]
 80154ce:	da08      	bge.n	80154e2 <__sfputc_r+0x1e>
 80154d0:	6994      	ldr	r4, [r2, #24]
 80154d2:	42a3      	cmp	r3, r4
 80154d4:	db01      	blt.n	80154da <__sfputc_r+0x16>
 80154d6:	290a      	cmp	r1, #10
 80154d8:	d103      	bne.n	80154e2 <__sfputc_r+0x1e>
 80154da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80154de:	f7fd baec 	b.w	8012aba <__swbuf_r>
 80154e2:	6813      	ldr	r3, [r2, #0]
 80154e4:	1c58      	adds	r0, r3, #1
 80154e6:	6010      	str	r0, [r2, #0]
 80154e8:	7019      	strb	r1, [r3, #0]
 80154ea:	4608      	mov	r0, r1
 80154ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80154f0:	4770      	bx	lr

080154f2 <__sfputs_r>:
 80154f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80154f4:	4606      	mov	r6, r0
 80154f6:	460f      	mov	r7, r1
 80154f8:	4614      	mov	r4, r2
 80154fa:	18d5      	adds	r5, r2, r3
 80154fc:	42ac      	cmp	r4, r5
 80154fe:	d101      	bne.n	8015504 <__sfputs_r+0x12>
 8015500:	2000      	movs	r0, #0
 8015502:	e007      	b.n	8015514 <__sfputs_r+0x22>
 8015504:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015508:	463a      	mov	r2, r7
 801550a:	4630      	mov	r0, r6
 801550c:	f7ff ffda 	bl	80154c4 <__sfputc_r>
 8015510:	1c43      	adds	r3, r0, #1
 8015512:	d1f3      	bne.n	80154fc <__sfputs_r+0xa>
 8015514:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015518 <_vfiprintf_r>:
 8015518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801551c:	460d      	mov	r5, r1
 801551e:	b09d      	sub	sp, #116	@ 0x74
 8015520:	4614      	mov	r4, r2
 8015522:	4698      	mov	r8, r3
 8015524:	4606      	mov	r6, r0
 8015526:	b118      	cbz	r0, 8015530 <_vfiprintf_r+0x18>
 8015528:	6a03      	ldr	r3, [r0, #32]
 801552a:	b90b      	cbnz	r3, 8015530 <_vfiprintf_r+0x18>
 801552c:	f7fd f8f8 	bl	8012720 <__sinit>
 8015530:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015532:	07d9      	lsls	r1, r3, #31
 8015534:	d405      	bmi.n	8015542 <_vfiprintf_r+0x2a>
 8015536:	89ab      	ldrh	r3, [r5, #12]
 8015538:	059a      	lsls	r2, r3, #22
 801553a:	d402      	bmi.n	8015542 <_vfiprintf_r+0x2a>
 801553c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801553e:	f7fd fbce 	bl	8012cde <__retarget_lock_acquire_recursive>
 8015542:	89ab      	ldrh	r3, [r5, #12]
 8015544:	071b      	lsls	r3, r3, #28
 8015546:	d501      	bpl.n	801554c <_vfiprintf_r+0x34>
 8015548:	692b      	ldr	r3, [r5, #16]
 801554a:	b99b      	cbnz	r3, 8015574 <_vfiprintf_r+0x5c>
 801554c:	4629      	mov	r1, r5
 801554e:	4630      	mov	r0, r6
 8015550:	f7fd faf2 	bl	8012b38 <__swsetup_r>
 8015554:	b170      	cbz	r0, 8015574 <_vfiprintf_r+0x5c>
 8015556:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015558:	07dc      	lsls	r4, r3, #31
 801555a:	d504      	bpl.n	8015566 <_vfiprintf_r+0x4e>
 801555c:	f04f 30ff 	mov.w	r0, #4294967295
 8015560:	b01d      	add	sp, #116	@ 0x74
 8015562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015566:	89ab      	ldrh	r3, [r5, #12]
 8015568:	0598      	lsls	r0, r3, #22
 801556a:	d4f7      	bmi.n	801555c <_vfiprintf_r+0x44>
 801556c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801556e:	f7fd fbb7 	bl	8012ce0 <__retarget_lock_release_recursive>
 8015572:	e7f3      	b.n	801555c <_vfiprintf_r+0x44>
 8015574:	2300      	movs	r3, #0
 8015576:	9309      	str	r3, [sp, #36]	@ 0x24
 8015578:	2320      	movs	r3, #32
 801557a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801557e:	f8cd 800c 	str.w	r8, [sp, #12]
 8015582:	2330      	movs	r3, #48	@ 0x30
 8015584:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015734 <_vfiprintf_r+0x21c>
 8015588:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801558c:	f04f 0901 	mov.w	r9, #1
 8015590:	4623      	mov	r3, r4
 8015592:	469a      	mov	sl, r3
 8015594:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015598:	b10a      	cbz	r2, 801559e <_vfiprintf_r+0x86>
 801559a:	2a25      	cmp	r2, #37	@ 0x25
 801559c:	d1f9      	bne.n	8015592 <_vfiprintf_r+0x7a>
 801559e:	ebba 0b04 	subs.w	fp, sl, r4
 80155a2:	d00b      	beq.n	80155bc <_vfiprintf_r+0xa4>
 80155a4:	465b      	mov	r3, fp
 80155a6:	4622      	mov	r2, r4
 80155a8:	4629      	mov	r1, r5
 80155aa:	4630      	mov	r0, r6
 80155ac:	f7ff ffa1 	bl	80154f2 <__sfputs_r>
 80155b0:	3001      	adds	r0, #1
 80155b2:	f000 80a7 	beq.w	8015704 <_vfiprintf_r+0x1ec>
 80155b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80155b8:	445a      	add	r2, fp
 80155ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80155bc:	f89a 3000 	ldrb.w	r3, [sl]
 80155c0:	2b00      	cmp	r3, #0
 80155c2:	f000 809f 	beq.w	8015704 <_vfiprintf_r+0x1ec>
 80155c6:	2300      	movs	r3, #0
 80155c8:	f04f 32ff 	mov.w	r2, #4294967295
 80155cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80155d0:	f10a 0a01 	add.w	sl, sl, #1
 80155d4:	9304      	str	r3, [sp, #16]
 80155d6:	9307      	str	r3, [sp, #28]
 80155d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80155dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80155de:	4654      	mov	r4, sl
 80155e0:	2205      	movs	r2, #5
 80155e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80155e6:	4853      	ldr	r0, [pc, #332]	@ (8015734 <_vfiprintf_r+0x21c>)
 80155e8:	f7f2 fd2a 	bl	8008040 <memchr>
 80155ec:	9a04      	ldr	r2, [sp, #16]
 80155ee:	b9d8      	cbnz	r0, 8015628 <_vfiprintf_r+0x110>
 80155f0:	06d1      	lsls	r1, r2, #27
 80155f2:	bf44      	itt	mi
 80155f4:	2320      	movmi	r3, #32
 80155f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80155fa:	0713      	lsls	r3, r2, #28
 80155fc:	bf44      	itt	mi
 80155fe:	232b      	movmi	r3, #43	@ 0x2b
 8015600:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015604:	f89a 3000 	ldrb.w	r3, [sl]
 8015608:	2b2a      	cmp	r3, #42	@ 0x2a
 801560a:	d015      	beq.n	8015638 <_vfiprintf_r+0x120>
 801560c:	9a07      	ldr	r2, [sp, #28]
 801560e:	4654      	mov	r4, sl
 8015610:	2000      	movs	r0, #0
 8015612:	f04f 0c0a 	mov.w	ip, #10
 8015616:	4621      	mov	r1, r4
 8015618:	f811 3b01 	ldrb.w	r3, [r1], #1
 801561c:	3b30      	subs	r3, #48	@ 0x30
 801561e:	2b09      	cmp	r3, #9
 8015620:	d94b      	bls.n	80156ba <_vfiprintf_r+0x1a2>
 8015622:	b1b0      	cbz	r0, 8015652 <_vfiprintf_r+0x13a>
 8015624:	9207      	str	r2, [sp, #28]
 8015626:	e014      	b.n	8015652 <_vfiprintf_r+0x13a>
 8015628:	eba0 0308 	sub.w	r3, r0, r8
 801562c:	fa09 f303 	lsl.w	r3, r9, r3
 8015630:	4313      	orrs	r3, r2
 8015632:	9304      	str	r3, [sp, #16]
 8015634:	46a2      	mov	sl, r4
 8015636:	e7d2      	b.n	80155de <_vfiprintf_r+0xc6>
 8015638:	9b03      	ldr	r3, [sp, #12]
 801563a:	1d19      	adds	r1, r3, #4
 801563c:	681b      	ldr	r3, [r3, #0]
 801563e:	9103      	str	r1, [sp, #12]
 8015640:	2b00      	cmp	r3, #0
 8015642:	bfbb      	ittet	lt
 8015644:	425b      	neglt	r3, r3
 8015646:	f042 0202 	orrlt.w	r2, r2, #2
 801564a:	9307      	strge	r3, [sp, #28]
 801564c:	9307      	strlt	r3, [sp, #28]
 801564e:	bfb8      	it	lt
 8015650:	9204      	strlt	r2, [sp, #16]
 8015652:	7823      	ldrb	r3, [r4, #0]
 8015654:	2b2e      	cmp	r3, #46	@ 0x2e
 8015656:	d10a      	bne.n	801566e <_vfiprintf_r+0x156>
 8015658:	7863      	ldrb	r3, [r4, #1]
 801565a:	2b2a      	cmp	r3, #42	@ 0x2a
 801565c:	d132      	bne.n	80156c4 <_vfiprintf_r+0x1ac>
 801565e:	9b03      	ldr	r3, [sp, #12]
 8015660:	1d1a      	adds	r2, r3, #4
 8015662:	681b      	ldr	r3, [r3, #0]
 8015664:	9203      	str	r2, [sp, #12]
 8015666:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801566a:	3402      	adds	r4, #2
 801566c:	9305      	str	r3, [sp, #20]
 801566e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015744 <_vfiprintf_r+0x22c>
 8015672:	7821      	ldrb	r1, [r4, #0]
 8015674:	2203      	movs	r2, #3
 8015676:	4650      	mov	r0, sl
 8015678:	f7f2 fce2 	bl	8008040 <memchr>
 801567c:	b138      	cbz	r0, 801568e <_vfiprintf_r+0x176>
 801567e:	9b04      	ldr	r3, [sp, #16]
 8015680:	eba0 000a 	sub.w	r0, r0, sl
 8015684:	2240      	movs	r2, #64	@ 0x40
 8015686:	4082      	lsls	r2, r0
 8015688:	4313      	orrs	r3, r2
 801568a:	3401      	adds	r4, #1
 801568c:	9304      	str	r3, [sp, #16]
 801568e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015692:	4829      	ldr	r0, [pc, #164]	@ (8015738 <_vfiprintf_r+0x220>)
 8015694:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015698:	2206      	movs	r2, #6
 801569a:	f7f2 fcd1 	bl	8008040 <memchr>
 801569e:	2800      	cmp	r0, #0
 80156a0:	d03f      	beq.n	8015722 <_vfiprintf_r+0x20a>
 80156a2:	4b26      	ldr	r3, [pc, #152]	@ (801573c <_vfiprintf_r+0x224>)
 80156a4:	bb1b      	cbnz	r3, 80156ee <_vfiprintf_r+0x1d6>
 80156a6:	9b03      	ldr	r3, [sp, #12]
 80156a8:	3307      	adds	r3, #7
 80156aa:	f023 0307 	bic.w	r3, r3, #7
 80156ae:	3308      	adds	r3, #8
 80156b0:	9303      	str	r3, [sp, #12]
 80156b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80156b4:	443b      	add	r3, r7
 80156b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80156b8:	e76a      	b.n	8015590 <_vfiprintf_r+0x78>
 80156ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80156be:	460c      	mov	r4, r1
 80156c0:	2001      	movs	r0, #1
 80156c2:	e7a8      	b.n	8015616 <_vfiprintf_r+0xfe>
 80156c4:	2300      	movs	r3, #0
 80156c6:	3401      	adds	r4, #1
 80156c8:	9305      	str	r3, [sp, #20]
 80156ca:	4619      	mov	r1, r3
 80156cc:	f04f 0c0a 	mov.w	ip, #10
 80156d0:	4620      	mov	r0, r4
 80156d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80156d6:	3a30      	subs	r2, #48	@ 0x30
 80156d8:	2a09      	cmp	r2, #9
 80156da:	d903      	bls.n	80156e4 <_vfiprintf_r+0x1cc>
 80156dc:	2b00      	cmp	r3, #0
 80156de:	d0c6      	beq.n	801566e <_vfiprintf_r+0x156>
 80156e0:	9105      	str	r1, [sp, #20]
 80156e2:	e7c4      	b.n	801566e <_vfiprintf_r+0x156>
 80156e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80156e8:	4604      	mov	r4, r0
 80156ea:	2301      	movs	r3, #1
 80156ec:	e7f0      	b.n	80156d0 <_vfiprintf_r+0x1b8>
 80156ee:	ab03      	add	r3, sp, #12
 80156f0:	9300      	str	r3, [sp, #0]
 80156f2:	462a      	mov	r2, r5
 80156f4:	4b12      	ldr	r3, [pc, #72]	@ (8015740 <_vfiprintf_r+0x228>)
 80156f6:	a904      	add	r1, sp, #16
 80156f8:	4630      	mov	r0, r6
 80156fa:	f7fc f8f9 	bl	80118f0 <_printf_float>
 80156fe:	4607      	mov	r7, r0
 8015700:	1c78      	adds	r0, r7, #1
 8015702:	d1d6      	bne.n	80156b2 <_vfiprintf_r+0x19a>
 8015704:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015706:	07d9      	lsls	r1, r3, #31
 8015708:	d405      	bmi.n	8015716 <_vfiprintf_r+0x1fe>
 801570a:	89ab      	ldrh	r3, [r5, #12]
 801570c:	059a      	lsls	r2, r3, #22
 801570e:	d402      	bmi.n	8015716 <_vfiprintf_r+0x1fe>
 8015710:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015712:	f7fd fae5 	bl	8012ce0 <__retarget_lock_release_recursive>
 8015716:	89ab      	ldrh	r3, [r5, #12]
 8015718:	065b      	lsls	r3, r3, #25
 801571a:	f53f af1f 	bmi.w	801555c <_vfiprintf_r+0x44>
 801571e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015720:	e71e      	b.n	8015560 <_vfiprintf_r+0x48>
 8015722:	ab03      	add	r3, sp, #12
 8015724:	9300      	str	r3, [sp, #0]
 8015726:	462a      	mov	r2, r5
 8015728:	4b05      	ldr	r3, [pc, #20]	@ (8015740 <_vfiprintf_r+0x228>)
 801572a:	a904      	add	r1, sp, #16
 801572c:	4630      	mov	r0, r6
 801572e:	f7fc fb77 	bl	8011e20 <_printf_i>
 8015732:	e7e4      	b.n	80156fe <_vfiprintf_r+0x1e6>
 8015734:	08017169 	.word	0x08017169
 8015738:	08017173 	.word	0x08017173
 801573c:	080118f1 	.word	0x080118f1
 8015740:	080154f3 	.word	0x080154f3
 8015744:	0801716f 	.word	0x0801716f

08015748 <__swhatbuf_r>:
 8015748:	b570      	push	{r4, r5, r6, lr}
 801574a:	460c      	mov	r4, r1
 801574c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015750:	2900      	cmp	r1, #0
 8015752:	b096      	sub	sp, #88	@ 0x58
 8015754:	4615      	mov	r5, r2
 8015756:	461e      	mov	r6, r3
 8015758:	da0d      	bge.n	8015776 <__swhatbuf_r+0x2e>
 801575a:	89a3      	ldrh	r3, [r4, #12]
 801575c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015760:	f04f 0100 	mov.w	r1, #0
 8015764:	bf14      	ite	ne
 8015766:	2340      	movne	r3, #64	@ 0x40
 8015768:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801576c:	2000      	movs	r0, #0
 801576e:	6031      	str	r1, [r6, #0]
 8015770:	602b      	str	r3, [r5, #0]
 8015772:	b016      	add	sp, #88	@ 0x58
 8015774:	bd70      	pop	{r4, r5, r6, pc}
 8015776:	466a      	mov	r2, sp
 8015778:	f000 f8a8 	bl	80158cc <_fstat_r>
 801577c:	2800      	cmp	r0, #0
 801577e:	dbec      	blt.n	801575a <__swhatbuf_r+0x12>
 8015780:	9901      	ldr	r1, [sp, #4]
 8015782:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015786:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801578a:	4259      	negs	r1, r3
 801578c:	4159      	adcs	r1, r3
 801578e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015792:	e7eb      	b.n	801576c <__swhatbuf_r+0x24>

08015794 <__smakebuf_r>:
 8015794:	898b      	ldrh	r3, [r1, #12]
 8015796:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015798:	079d      	lsls	r5, r3, #30
 801579a:	4606      	mov	r6, r0
 801579c:	460c      	mov	r4, r1
 801579e:	d507      	bpl.n	80157b0 <__smakebuf_r+0x1c>
 80157a0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80157a4:	6023      	str	r3, [r4, #0]
 80157a6:	6123      	str	r3, [r4, #16]
 80157a8:	2301      	movs	r3, #1
 80157aa:	6163      	str	r3, [r4, #20]
 80157ac:	b003      	add	sp, #12
 80157ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80157b0:	ab01      	add	r3, sp, #4
 80157b2:	466a      	mov	r2, sp
 80157b4:	f7ff ffc8 	bl	8015748 <__swhatbuf_r>
 80157b8:	9f00      	ldr	r7, [sp, #0]
 80157ba:	4605      	mov	r5, r0
 80157bc:	4639      	mov	r1, r7
 80157be:	4630      	mov	r0, r6
 80157c0:	f7fe f966 	bl	8013a90 <_malloc_r>
 80157c4:	b948      	cbnz	r0, 80157da <__smakebuf_r+0x46>
 80157c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80157ca:	059a      	lsls	r2, r3, #22
 80157cc:	d4ee      	bmi.n	80157ac <__smakebuf_r+0x18>
 80157ce:	f023 0303 	bic.w	r3, r3, #3
 80157d2:	f043 0302 	orr.w	r3, r3, #2
 80157d6:	81a3      	strh	r3, [r4, #12]
 80157d8:	e7e2      	b.n	80157a0 <__smakebuf_r+0xc>
 80157da:	89a3      	ldrh	r3, [r4, #12]
 80157dc:	6020      	str	r0, [r4, #0]
 80157de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80157e2:	81a3      	strh	r3, [r4, #12]
 80157e4:	9b01      	ldr	r3, [sp, #4]
 80157e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80157ea:	b15b      	cbz	r3, 8015804 <__smakebuf_r+0x70>
 80157ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80157f0:	4630      	mov	r0, r6
 80157f2:	f000 f87d 	bl	80158f0 <_isatty_r>
 80157f6:	b128      	cbz	r0, 8015804 <__smakebuf_r+0x70>
 80157f8:	89a3      	ldrh	r3, [r4, #12]
 80157fa:	f023 0303 	bic.w	r3, r3, #3
 80157fe:	f043 0301 	orr.w	r3, r3, #1
 8015802:	81a3      	strh	r3, [r4, #12]
 8015804:	89a3      	ldrh	r3, [r4, #12]
 8015806:	431d      	orrs	r5, r3
 8015808:	81a5      	strh	r5, [r4, #12]
 801580a:	e7cf      	b.n	80157ac <__smakebuf_r+0x18>

0801580c <_putc_r>:
 801580c:	b570      	push	{r4, r5, r6, lr}
 801580e:	460d      	mov	r5, r1
 8015810:	4614      	mov	r4, r2
 8015812:	4606      	mov	r6, r0
 8015814:	b118      	cbz	r0, 801581e <_putc_r+0x12>
 8015816:	6a03      	ldr	r3, [r0, #32]
 8015818:	b90b      	cbnz	r3, 801581e <_putc_r+0x12>
 801581a:	f7fc ff81 	bl	8012720 <__sinit>
 801581e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015820:	07d8      	lsls	r0, r3, #31
 8015822:	d405      	bmi.n	8015830 <_putc_r+0x24>
 8015824:	89a3      	ldrh	r3, [r4, #12]
 8015826:	0599      	lsls	r1, r3, #22
 8015828:	d402      	bmi.n	8015830 <_putc_r+0x24>
 801582a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801582c:	f7fd fa57 	bl	8012cde <__retarget_lock_acquire_recursive>
 8015830:	68a3      	ldr	r3, [r4, #8]
 8015832:	3b01      	subs	r3, #1
 8015834:	2b00      	cmp	r3, #0
 8015836:	60a3      	str	r3, [r4, #8]
 8015838:	da05      	bge.n	8015846 <_putc_r+0x3a>
 801583a:	69a2      	ldr	r2, [r4, #24]
 801583c:	4293      	cmp	r3, r2
 801583e:	db12      	blt.n	8015866 <_putc_r+0x5a>
 8015840:	b2eb      	uxtb	r3, r5
 8015842:	2b0a      	cmp	r3, #10
 8015844:	d00f      	beq.n	8015866 <_putc_r+0x5a>
 8015846:	6823      	ldr	r3, [r4, #0]
 8015848:	1c5a      	adds	r2, r3, #1
 801584a:	6022      	str	r2, [r4, #0]
 801584c:	701d      	strb	r5, [r3, #0]
 801584e:	b2ed      	uxtb	r5, r5
 8015850:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015852:	07da      	lsls	r2, r3, #31
 8015854:	d405      	bmi.n	8015862 <_putc_r+0x56>
 8015856:	89a3      	ldrh	r3, [r4, #12]
 8015858:	059b      	lsls	r3, r3, #22
 801585a:	d402      	bmi.n	8015862 <_putc_r+0x56>
 801585c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801585e:	f7fd fa3f 	bl	8012ce0 <__retarget_lock_release_recursive>
 8015862:	4628      	mov	r0, r5
 8015864:	bd70      	pop	{r4, r5, r6, pc}
 8015866:	4629      	mov	r1, r5
 8015868:	4622      	mov	r2, r4
 801586a:	4630      	mov	r0, r6
 801586c:	f7fd f925 	bl	8012aba <__swbuf_r>
 8015870:	4605      	mov	r5, r0
 8015872:	e7ed      	b.n	8015850 <_putc_r+0x44>

08015874 <memmove>:
 8015874:	4288      	cmp	r0, r1
 8015876:	b510      	push	{r4, lr}
 8015878:	eb01 0402 	add.w	r4, r1, r2
 801587c:	d902      	bls.n	8015884 <memmove+0x10>
 801587e:	4284      	cmp	r4, r0
 8015880:	4623      	mov	r3, r4
 8015882:	d807      	bhi.n	8015894 <memmove+0x20>
 8015884:	1e43      	subs	r3, r0, #1
 8015886:	42a1      	cmp	r1, r4
 8015888:	d008      	beq.n	801589c <memmove+0x28>
 801588a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801588e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015892:	e7f8      	b.n	8015886 <memmove+0x12>
 8015894:	4402      	add	r2, r0
 8015896:	4601      	mov	r1, r0
 8015898:	428a      	cmp	r2, r1
 801589a:	d100      	bne.n	801589e <memmove+0x2a>
 801589c:	bd10      	pop	{r4, pc}
 801589e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80158a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80158a6:	e7f7      	b.n	8015898 <memmove+0x24>

080158a8 <strncmp>:
 80158a8:	b510      	push	{r4, lr}
 80158aa:	b16a      	cbz	r2, 80158c8 <strncmp+0x20>
 80158ac:	3901      	subs	r1, #1
 80158ae:	1884      	adds	r4, r0, r2
 80158b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80158b4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80158b8:	429a      	cmp	r2, r3
 80158ba:	d103      	bne.n	80158c4 <strncmp+0x1c>
 80158bc:	42a0      	cmp	r0, r4
 80158be:	d001      	beq.n	80158c4 <strncmp+0x1c>
 80158c0:	2a00      	cmp	r2, #0
 80158c2:	d1f5      	bne.n	80158b0 <strncmp+0x8>
 80158c4:	1ad0      	subs	r0, r2, r3
 80158c6:	bd10      	pop	{r4, pc}
 80158c8:	4610      	mov	r0, r2
 80158ca:	e7fc      	b.n	80158c6 <strncmp+0x1e>

080158cc <_fstat_r>:
 80158cc:	b538      	push	{r3, r4, r5, lr}
 80158ce:	4d07      	ldr	r5, [pc, #28]	@ (80158ec <_fstat_r+0x20>)
 80158d0:	2300      	movs	r3, #0
 80158d2:	4604      	mov	r4, r0
 80158d4:	4608      	mov	r0, r1
 80158d6:	4611      	mov	r1, r2
 80158d8:	602b      	str	r3, [r5, #0]
 80158da:	f7f4 f8d9 	bl	8009a90 <_fstat>
 80158de:	1c43      	adds	r3, r0, #1
 80158e0:	d102      	bne.n	80158e8 <_fstat_r+0x1c>
 80158e2:	682b      	ldr	r3, [r5, #0]
 80158e4:	b103      	cbz	r3, 80158e8 <_fstat_r+0x1c>
 80158e6:	6023      	str	r3, [r4, #0]
 80158e8:	bd38      	pop	{r3, r4, r5, pc}
 80158ea:	bf00      	nop
 80158ec:	20000ce0 	.word	0x20000ce0

080158f0 <_isatty_r>:
 80158f0:	b538      	push	{r3, r4, r5, lr}
 80158f2:	4d06      	ldr	r5, [pc, #24]	@ (801590c <_isatty_r+0x1c>)
 80158f4:	2300      	movs	r3, #0
 80158f6:	4604      	mov	r4, r0
 80158f8:	4608      	mov	r0, r1
 80158fa:	602b      	str	r3, [r5, #0]
 80158fc:	f7f4 f8d8 	bl	8009ab0 <_isatty>
 8015900:	1c43      	adds	r3, r0, #1
 8015902:	d102      	bne.n	801590a <_isatty_r+0x1a>
 8015904:	682b      	ldr	r3, [r5, #0]
 8015906:	b103      	cbz	r3, 801590a <_isatty_r+0x1a>
 8015908:	6023      	str	r3, [r4, #0]
 801590a:	bd38      	pop	{r3, r4, r5, pc}
 801590c:	20000ce0 	.word	0x20000ce0

08015910 <_sbrk_r>:
 8015910:	b538      	push	{r3, r4, r5, lr}
 8015912:	4d06      	ldr	r5, [pc, #24]	@ (801592c <_sbrk_r+0x1c>)
 8015914:	2300      	movs	r3, #0
 8015916:	4604      	mov	r4, r0
 8015918:	4608      	mov	r0, r1
 801591a:	602b      	str	r3, [r5, #0]
 801591c:	f7f4 f8e0 	bl	8009ae0 <_sbrk>
 8015920:	1c43      	adds	r3, r0, #1
 8015922:	d102      	bne.n	801592a <_sbrk_r+0x1a>
 8015924:	682b      	ldr	r3, [r5, #0]
 8015926:	b103      	cbz	r3, 801592a <_sbrk_r+0x1a>
 8015928:	6023      	str	r3, [r4, #0]
 801592a:	bd38      	pop	{r3, r4, r5, pc}
 801592c:	20000ce0 	.word	0x20000ce0

08015930 <nan>:
 8015930:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8015938 <nan+0x8>
 8015934:	4770      	bx	lr
 8015936:	bf00      	nop
 8015938:	00000000 	.word	0x00000000
 801593c:	7ff80000 	.word	0x7ff80000

08015940 <__assert_func>:
 8015940:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015942:	4614      	mov	r4, r2
 8015944:	461a      	mov	r2, r3
 8015946:	4b09      	ldr	r3, [pc, #36]	@ (801596c <__assert_func+0x2c>)
 8015948:	681b      	ldr	r3, [r3, #0]
 801594a:	4605      	mov	r5, r0
 801594c:	68d8      	ldr	r0, [r3, #12]
 801594e:	b954      	cbnz	r4, 8015966 <__assert_func+0x26>
 8015950:	4b07      	ldr	r3, [pc, #28]	@ (8015970 <__assert_func+0x30>)
 8015952:	461c      	mov	r4, r3
 8015954:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015958:	9100      	str	r1, [sp, #0]
 801595a:	462b      	mov	r3, r5
 801595c:	4905      	ldr	r1, [pc, #20]	@ (8015974 <__assert_func+0x34>)
 801595e:	f000 fba7 	bl	80160b0 <fiprintf>
 8015962:	f000 fbb7 	bl	80160d4 <abort>
 8015966:	4b04      	ldr	r3, [pc, #16]	@ (8015978 <__assert_func+0x38>)
 8015968:	e7f4      	b.n	8015954 <__assert_func+0x14>
 801596a:	bf00      	nop
 801596c:	2000001c 	.word	0x2000001c
 8015970:	080171bd 	.word	0x080171bd
 8015974:	0801718f 	.word	0x0801718f
 8015978:	08017182 	.word	0x08017182

0801597c <_calloc_r>:
 801597c:	b570      	push	{r4, r5, r6, lr}
 801597e:	fba1 5402 	umull	r5, r4, r1, r2
 8015982:	b93c      	cbnz	r4, 8015994 <_calloc_r+0x18>
 8015984:	4629      	mov	r1, r5
 8015986:	f7fe f883 	bl	8013a90 <_malloc_r>
 801598a:	4606      	mov	r6, r0
 801598c:	b928      	cbnz	r0, 801599a <_calloc_r+0x1e>
 801598e:	2600      	movs	r6, #0
 8015990:	4630      	mov	r0, r6
 8015992:	bd70      	pop	{r4, r5, r6, pc}
 8015994:	220c      	movs	r2, #12
 8015996:	6002      	str	r2, [r0, #0]
 8015998:	e7f9      	b.n	801598e <_calloc_r+0x12>
 801599a:	462a      	mov	r2, r5
 801599c:	4621      	mov	r1, r4
 801599e:	f7fd f921 	bl	8012be4 <memset>
 80159a2:	e7f5      	b.n	8015990 <_calloc_r+0x14>

080159a4 <rshift>:
 80159a4:	6903      	ldr	r3, [r0, #16]
 80159a6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80159aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80159ae:	ea4f 1261 	mov.w	r2, r1, asr #5
 80159b2:	f100 0414 	add.w	r4, r0, #20
 80159b6:	dd45      	ble.n	8015a44 <rshift+0xa0>
 80159b8:	f011 011f 	ands.w	r1, r1, #31
 80159bc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80159c0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80159c4:	d10c      	bne.n	80159e0 <rshift+0x3c>
 80159c6:	f100 0710 	add.w	r7, r0, #16
 80159ca:	4629      	mov	r1, r5
 80159cc:	42b1      	cmp	r1, r6
 80159ce:	d334      	bcc.n	8015a3a <rshift+0x96>
 80159d0:	1a9b      	subs	r3, r3, r2
 80159d2:	009b      	lsls	r3, r3, #2
 80159d4:	1eea      	subs	r2, r5, #3
 80159d6:	4296      	cmp	r6, r2
 80159d8:	bf38      	it	cc
 80159da:	2300      	movcc	r3, #0
 80159dc:	4423      	add	r3, r4
 80159de:	e015      	b.n	8015a0c <rshift+0x68>
 80159e0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80159e4:	f1c1 0820 	rsb	r8, r1, #32
 80159e8:	40cf      	lsrs	r7, r1
 80159ea:	f105 0e04 	add.w	lr, r5, #4
 80159ee:	46a1      	mov	r9, r4
 80159f0:	4576      	cmp	r6, lr
 80159f2:	46f4      	mov	ip, lr
 80159f4:	d815      	bhi.n	8015a22 <rshift+0x7e>
 80159f6:	1a9a      	subs	r2, r3, r2
 80159f8:	0092      	lsls	r2, r2, #2
 80159fa:	3a04      	subs	r2, #4
 80159fc:	3501      	adds	r5, #1
 80159fe:	42ae      	cmp	r6, r5
 8015a00:	bf38      	it	cc
 8015a02:	2200      	movcc	r2, #0
 8015a04:	18a3      	adds	r3, r4, r2
 8015a06:	50a7      	str	r7, [r4, r2]
 8015a08:	b107      	cbz	r7, 8015a0c <rshift+0x68>
 8015a0a:	3304      	adds	r3, #4
 8015a0c:	1b1a      	subs	r2, r3, r4
 8015a0e:	42a3      	cmp	r3, r4
 8015a10:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015a14:	bf08      	it	eq
 8015a16:	2300      	moveq	r3, #0
 8015a18:	6102      	str	r2, [r0, #16]
 8015a1a:	bf08      	it	eq
 8015a1c:	6143      	streq	r3, [r0, #20]
 8015a1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015a22:	f8dc c000 	ldr.w	ip, [ip]
 8015a26:	fa0c fc08 	lsl.w	ip, ip, r8
 8015a2a:	ea4c 0707 	orr.w	r7, ip, r7
 8015a2e:	f849 7b04 	str.w	r7, [r9], #4
 8015a32:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015a36:	40cf      	lsrs	r7, r1
 8015a38:	e7da      	b.n	80159f0 <rshift+0x4c>
 8015a3a:	f851 cb04 	ldr.w	ip, [r1], #4
 8015a3e:	f847 cf04 	str.w	ip, [r7, #4]!
 8015a42:	e7c3      	b.n	80159cc <rshift+0x28>
 8015a44:	4623      	mov	r3, r4
 8015a46:	e7e1      	b.n	8015a0c <rshift+0x68>

08015a48 <__hexdig_fun>:
 8015a48:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8015a4c:	2b09      	cmp	r3, #9
 8015a4e:	d802      	bhi.n	8015a56 <__hexdig_fun+0xe>
 8015a50:	3820      	subs	r0, #32
 8015a52:	b2c0      	uxtb	r0, r0
 8015a54:	4770      	bx	lr
 8015a56:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8015a5a:	2b05      	cmp	r3, #5
 8015a5c:	d801      	bhi.n	8015a62 <__hexdig_fun+0x1a>
 8015a5e:	3847      	subs	r0, #71	@ 0x47
 8015a60:	e7f7      	b.n	8015a52 <__hexdig_fun+0xa>
 8015a62:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8015a66:	2b05      	cmp	r3, #5
 8015a68:	d801      	bhi.n	8015a6e <__hexdig_fun+0x26>
 8015a6a:	3827      	subs	r0, #39	@ 0x27
 8015a6c:	e7f1      	b.n	8015a52 <__hexdig_fun+0xa>
 8015a6e:	2000      	movs	r0, #0
 8015a70:	4770      	bx	lr
	...

08015a74 <__gethex>:
 8015a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a78:	b085      	sub	sp, #20
 8015a7a:	468a      	mov	sl, r1
 8015a7c:	9302      	str	r3, [sp, #8]
 8015a7e:	680b      	ldr	r3, [r1, #0]
 8015a80:	9001      	str	r0, [sp, #4]
 8015a82:	4690      	mov	r8, r2
 8015a84:	1c9c      	adds	r4, r3, #2
 8015a86:	46a1      	mov	r9, r4
 8015a88:	f814 0b01 	ldrb.w	r0, [r4], #1
 8015a8c:	2830      	cmp	r0, #48	@ 0x30
 8015a8e:	d0fa      	beq.n	8015a86 <__gethex+0x12>
 8015a90:	eba9 0303 	sub.w	r3, r9, r3
 8015a94:	f1a3 0b02 	sub.w	fp, r3, #2
 8015a98:	f7ff ffd6 	bl	8015a48 <__hexdig_fun>
 8015a9c:	4605      	mov	r5, r0
 8015a9e:	2800      	cmp	r0, #0
 8015aa0:	d168      	bne.n	8015b74 <__gethex+0x100>
 8015aa2:	49a0      	ldr	r1, [pc, #640]	@ (8015d24 <__gethex+0x2b0>)
 8015aa4:	2201      	movs	r2, #1
 8015aa6:	4648      	mov	r0, r9
 8015aa8:	f7ff fefe 	bl	80158a8 <strncmp>
 8015aac:	4607      	mov	r7, r0
 8015aae:	2800      	cmp	r0, #0
 8015ab0:	d167      	bne.n	8015b82 <__gethex+0x10e>
 8015ab2:	f899 0001 	ldrb.w	r0, [r9, #1]
 8015ab6:	4626      	mov	r6, r4
 8015ab8:	f7ff ffc6 	bl	8015a48 <__hexdig_fun>
 8015abc:	2800      	cmp	r0, #0
 8015abe:	d062      	beq.n	8015b86 <__gethex+0x112>
 8015ac0:	4623      	mov	r3, r4
 8015ac2:	7818      	ldrb	r0, [r3, #0]
 8015ac4:	2830      	cmp	r0, #48	@ 0x30
 8015ac6:	4699      	mov	r9, r3
 8015ac8:	f103 0301 	add.w	r3, r3, #1
 8015acc:	d0f9      	beq.n	8015ac2 <__gethex+0x4e>
 8015ace:	f7ff ffbb 	bl	8015a48 <__hexdig_fun>
 8015ad2:	fab0 f580 	clz	r5, r0
 8015ad6:	096d      	lsrs	r5, r5, #5
 8015ad8:	f04f 0b01 	mov.w	fp, #1
 8015adc:	464a      	mov	r2, r9
 8015ade:	4616      	mov	r6, r2
 8015ae0:	3201      	adds	r2, #1
 8015ae2:	7830      	ldrb	r0, [r6, #0]
 8015ae4:	f7ff ffb0 	bl	8015a48 <__hexdig_fun>
 8015ae8:	2800      	cmp	r0, #0
 8015aea:	d1f8      	bne.n	8015ade <__gethex+0x6a>
 8015aec:	498d      	ldr	r1, [pc, #564]	@ (8015d24 <__gethex+0x2b0>)
 8015aee:	2201      	movs	r2, #1
 8015af0:	4630      	mov	r0, r6
 8015af2:	f7ff fed9 	bl	80158a8 <strncmp>
 8015af6:	2800      	cmp	r0, #0
 8015af8:	d13f      	bne.n	8015b7a <__gethex+0x106>
 8015afa:	b944      	cbnz	r4, 8015b0e <__gethex+0x9a>
 8015afc:	1c74      	adds	r4, r6, #1
 8015afe:	4622      	mov	r2, r4
 8015b00:	4616      	mov	r6, r2
 8015b02:	3201      	adds	r2, #1
 8015b04:	7830      	ldrb	r0, [r6, #0]
 8015b06:	f7ff ff9f 	bl	8015a48 <__hexdig_fun>
 8015b0a:	2800      	cmp	r0, #0
 8015b0c:	d1f8      	bne.n	8015b00 <__gethex+0x8c>
 8015b0e:	1ba4      	subs	r4, r4, r6
 8015b10:	00a7      	lsls	r7, r4, #2
 8015b12:	7833      	ldrb	r3, [r6, #0]
 8015b14:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8015b18:	2b50      	cmp	r3, #80	@ 0x50
 8015b1a:	d13e      	bne.n	8015b9a <__gethex+0x126>
 8015b1c:	7873      	ldrb	r3, [r6, #1]
 8015b1e:	2b2b      	cmp	r3, #43	@ 0x2b
 8015b20:	d033      	beq.n	8015b8a <__gethex+0x116>
 8015b22:	2b2d      	cmp	r3, #45	@ 0x2d
 8015b24:	d034      	beq.n	8015b90 <__gethex+0x11c>
 8015b26:	1c71      	adds	r1, r6, #1
 8015b28:	2400      	movs	r4, #0
 8015b2a:	7808      	ldrb	r0, [r1, #0]
 8015b2c:	f7ff ff8c 	bl	8015a48 <__hexdig_fun>
 8015b30:	1e43      	subs	r3, r0, #1
 8015b32:	b2db      	uxtb	r3, r3
 8015b34:	2b18      	cmp	r3, #24
 8015b36:	d830      	bhi.n	8015b9a <__gethex+0x126>
 8015b38:	f1a0 0210 	sub.w	r2, r0, #16
 8015b3c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015b40:	f7ff ff82 	bl	8015a48 <__hexdig_fun>
 8015b44:	f100 3cff 	add.w	ip, r0, #4294967295
 8015b48:	fa5f fc8c 	uxtb.w	ip, ip
 8015b4c:	f1bc 0f18 	cmp.w	ip, #24
 8015b50:	f04f 030a 	mov.w	r3, #10
 8015b54:	d91e      	bls.n	8015b94 <__gethex+0x120>
 8015b56:	b104      	cbz	r4, 8015b5a <__gethex+0xe6>
 8015b58:	4252      	negs	r2, r2
 8015b5a:	4417      	add	r7, r2
 8015b5c:	f8ca 1000 	str.w	r1, [sl]
 8015b60:	b1ed      	cbz	r5, 8015b9e <__gethex+0x12a>
 8015b62:	f1bb 0f00 	cmp.w	fp, #0
 8015b66:	bf0c      	ite	eq
 8015b68:	2506      	moveq	r5, #6
 8015b6a:	2500      	movne	r5, #0
 8015b6c:	4628      	mov	r0, r5
 8015b6e:	b005      	add	sp, #20
 8015b70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b74:	2500      	movs	r5, #0
 8015b76:	462c      	mov	r4, r5
 8015b78:	e7b0      	b.n	8015adc <__gethex+0x68>
 8015b7a:	2c00      	cmp	r4, #0
 8015b7c:	d1c7      	bne.n	8015b0e <__gethex+0x9a>
 8015b7e:	4627      	mov	r7, r4
 8015b80:	e7c7      	b.n	8015b12 <__gethex+0x9e>
 8015b82:	464e      	mov	r6, r9
 8015b84:	462f      	mov	r7, r5
 8015b86:	2501      	movs	r5, #1
 8015b88:	e7c3      	b.n	8015b12 <__gethex+0x9e>
 8015b8a:	2400      	movs	r4, #0
 8015b8c:	1cb1      	adds	r1, r6, #2
 8015b8e:	e7cc      	b.n	8015b2a <__gethex+0xb6>
 8015b90:	2401      	movs	r4, #1
 8015b92:	e7fb      	b.n	8015b8c <__gethex+0x118>
 8015b94:	fb03 0002 	mla	r0, r3, r2, r0
 8015b98:	e7ce      	b.n	8015b38 <__gethex+0xc4>
 8015b9a:	4631      	mov	r1, r6
 8015b9c:	e7de      	b.n	8015b5c <__gethex+0xe8>
 8015b9e:	eba6 0309 	sub.w	r3, r6, r9
 8015ba2:	3b01      	subs	r3, #1
 8015ba4:	4629      	mov	r1, r5
 8015ba6:	2b07      	cmp	r3, #7
 8015ba8:	dc0a      	bgt.n	8015bc0 <__gethex+0x14c>
 8015baa:	9801      	ldr	r0, [sp, #4]
 8015bac:	f7fd fffc 	bl	8013ba8 <_Balloc>
 8015bb0:	4604      	mov	r4, r0
 8015bb2:	b940      	cbnz	r0, 8015bc6 <__gethex+0x152>
 8015bb4:	4b5c      	ldr	r3, [pc, #368]	@ (8015d28 <__gethex+0x2b4>)
 8015bb6:	4602      	mov	r2, r0
 8015bb8:	21e4      	movs	r1, #228	@ 0xe4
 8015bba:	485c      	ldr	r0, [pc, #368]	@ (8015d2c <__gethex+0x2b8>)
 8015bbc:	f7ff fec0 	bl	8015940 <__assert_func>
 8015bc0:	3101      	adds	r1, #1
 8015bc2:	105b      	asrs	r3, r3, #1
 8015bc4:	e7ef      	b.n	8015ba6 <__gethex+0x132>
 8015bc6:	f100 0a14 	add.w	sl, r0, #20
 8015bca:	2300      	movs	r3, #0
 8015bcc:	4655      	mov	r5, sl
 8015bce:	469b      	mov	fp, r3
 8015bd0:	45b1      	cmp	r9, r6
 8015bd2:	d337      	bcc.n	8015c44 <__gethex+0x1d0>
 8015bd4:	f845 bb04 	str.w	fp, [r5], #4
 8015bd8:	eba5 050a 	sub.w	r5, r5, sl
 8015bdc:	10ad      	asrs	r5, r5, #2
 8015bde:	6125      	str	r5, [r4, #16]
 8015be0:	4658      	mov	r0, fp
 8015be2:	f7fe f8d3 	bl	8013d8c <__hi0bits>
 8015be6:	016d      	lsls	r5, r5, #5
 8015be8:	f8d8 6000 	ldr.w	r6, [r8]
 8015bec:	1a2d      	subs	r5, r5, r0
 8015bee:	42b5      	cmp	r5, r6
 8015bf0:	dd54      	ble.n	8015c9c <__gethex+0x228>
 8015bf2:	1bad      	subs	r5, r5, r6
 8015bf4:	4629      	mov	r1, r5
 8015bf6:	4620      	mov	r0, r4
 8015bf8:	f7fe fc67 	bl	80144ca <__any_on>
 8015bfc:	4681      	mov	r9, r0
 8015bfe:	b178      	cbz	r0, 8015c20 <__gethex+0x1ac>
 8015c00:	1e6b      	subs	r3, r5, #1
 8015c02:	1159      	asrs	r1, r3, #5
 8015c04:	f003 021f 	and.w	r2, r3, #31
 8015c08:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8015c0c:	f04f 0901 	mov.w	r9, #1
 8015c10:	fa09 f202 	lsl.w	r2, r9, r2
 8015c14:	420a      	tst	r2, r1
 8015c16:	d003      	beq.n	8015c20 <__gethex+0x1ac>
 8015c18:	454b      	cmp	r3, r9
 8015c1a:	dc36      	bgt.n	8015c8a <__gethex+0x216>
 8015c1c:	f04f 0902 	mov.w	r9, #2
 8015c20:	4629      	mov	r1, r5
 8015c22:	4620      	mov	r0, r4
 8015c24:	f7ff febe 	bl	80159a4 <rshift>
 8015c28:	442f      	add	r7, r5
 8015c2a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015c2e:	42bb      	cmp	r3, r7
 8015c30:	da42      	bge.n	8015cb8 <__gethex+0x244>
 8015c32:	9801      	ldr	r0, [sp, #4]
 8015c34:	4621      	mov	r1, r4
 8015c36:	f7fd fff7 	bl	8013c28 <_Bfree>
 8015c3a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015c3c:	2300      	movs	r3, #0
 8015c3e:	6013      	str	r3, [r2, #0]
 8015c40:	25a3      	movs	r5, #163	@ 0xa3
 8015c42:	e793      	b.n	8015b6c <__gethex+0xf8>
 8015c44:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8015c48:	2a2e      	cmp	r2, #46	@ 0x2e
 8015c4a:	d012      	beq.n	8015c72 <__gethex+0x1fe>
 8015c4c:	2b20      	cmp	r3, #32
 8015c4e:	d104      	bne.n	8015c5a <__gethex+0x1e6>
 8015c50:	f845 bb04 	str.w	fp, [r5], #4
 8015c54:	f04f 0b00 	mov.w	fp, #0
 8015c58:	465b      	mov	r3, fp
 8015c5a:	7830      	ldrb	r0, [r6, #0]
 8015c5c:	9303      	str	r3, [sp, #12]
 8015c5e:	f7ff fef3 	bl	8015a48 <__hexdig_fun>
 8015c62:	9b03      	ldr	r3, [sp, #12]
 8015c64:	f000 000f 	and.w	r0, r0, #15
 8015c68:	4098      	lsls	r0, r3
 8015c6a:	ea4b 0b00 	orr.w	fp, fp, r0
 8015c6e:	3304      	adds	r3, #4
 8015c70:	e7ae      	b.n	8015bd0 <__gethex+0x15c>
 8015c72:	45b1      	cmp	r9, r6
 8015c74:	d8ea      	bhi.n	8015c4c <__gethex+0x1d8>
 8015c76:	492b      	ldr	r1, [pc, #172]	@ (8015d24 <__gethex+0x2b0>)
 8015c78:	9303      	str	r3, [sp, #12]
 8015c7a:	2201      	movs	r2, #1
 8015c7c:	4630      	mov	r0, r6
 8015c7e:	f7ff fe13 	bl	80158a8 <strncmp>
 8015c82:	9b03      	ldr	r3, [sp, #12]
 8015c84:	2800      	cmp	r0, #0
 8015c86:	d1e1      	bne.n	8015c4c <__gethex+0x1d8>
 8015c88:	e7a2      	b.n	8015bd0 <__gethex+0x15c>
 8015c8a:	1ea9      	subs	r1, r5, #2
 8015c8c:	4620      	mov	r0, r4
 8015c8e:	f7fe fc1c 	bl	80144ca <__any_on>
 8015c92:	2800      	cmp	r0, #0
 8015c94:	d0c2      	beq.n	8015c1c <__gethex+0x1a8>
 8015c96:	f04f 0903 	mov.w	r9, #3
 8015c9a:	e7c1      	b.n	8015c20 <__gethex+0x1ac>
 8015c9c:	da09      	bge.n	8015cb2 <__gethex+0x23e>
 8015c9e:	1b75      	subs	r5, r6, r5
 8015ca0:	4621      	mov	r1, r4
 8015ca2:	9801      	ldr	r0, [sp, #4]
 8015ca4:	462a      	mov	r2, r5
 8015ca6:	f7fe f9d7 	bl	8014058 <__lshift>
 8015caa:	1b7f      	subs	r7, r7, r5
 8015cac:	4604      	mov	r4, r0
 8015cae:	f100 0a14 	add.w	sl, r0, #20
 8015cb2:	f04f 0900 	mov.w	r9, #0
 8015cb6:	e7b8      	b.n	8015c2a <__gethex+0x1b6>
 8015cb8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8015cbc:	42bd      	cmp	r5, r7
 8015cbe:	dd6f      	ble.n	8015da0 <__gethex+0x32c>
 8015cc0:	1bed      	subs	r5, r5, r7
 8015cc2:	42ae      	cmp	r6, r5
 8015cc4:	dc34      	bgt.n	8015d30 <__gethex+0x2bc>
 8015cc6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015cca:	2b02      	cmp	r3, #2
 8015ccc:	d022      	beq.n	8015d14 <__gethex+0x2a0>
 8015cce:	2b03      	cmp	r3, #3
 8015cd0:	d024      	beq.n	8015d1c <__gethex+0x2a8>
 8015cd2:	2b01      	cmp	r3, #1
 8015cd4:	d115      	bne.n	8015d02 <__gethex+0x28e>
 8015cd6:	42ae      	cmp	r6, r5
 8015cd8:	d113      	bne.n	8015d02 <__gethex+0x28e>
 8015cda:	2e01      	cmp	r6, #1
 8015cdc:	d10b      	bne.n	8015cf6 <__gethex+0x282>
 8015cde:	9a02      	ldr	r2, [sp, #8]
 8015ce0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015ce4:	6013      	str	r3, [r2, #0]
 8015ce6:	2301      	movs	r3, #1
 8015ce8:	6123      	str	r3, [r4, #16]
 8015cea:	f8ca 3000 	str.w	r3, [sl]
 8015cee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015cf0:	2562      	movs	r5, #98	@ 0x62
 8015cf2:	601c      	str	r4, [r3, #0]
 8015cf4:	e73a      	b.n	8015b6c <__gethex+0xf8>
 8015cf6:	1e71      	subs	r1, r6, #1
 8015cf8:	4620      	mov	r0, r4
 8015cfa:	f7fe fbe6 	bl	80144ca <__any_on>
 8015cfe:	2800      	cmp	r0, #0
 8015d00:	d1ed      	bne.n	8015cde <__gethex+0x26a>
 8015d02:	9801      	ldr	r0, [sp, #4]
 8015d04:	4621      	mov	r1, r4
 8015d06:	f7fd ff8f 	bl	8013c28 <_Bfree>
 8015d0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015d0c:	2300      	movs	r3, #0
 8015d0e:	6013      	str	r3, [r2, #0]
 8015d10:	2550      	movs	r5, #80	@ 0x50
 8015d12:	e72b      	b.n	8015b6c <__gethex+0xf8>
 8015d14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015d16:	2b00      	cmp	r3, #0
 8015d18:	d1f3      	bne.n	8015d02 <__gethex+0x28e>
 8015d1a:	e7e0      	b.n	8015cde <__gethex+0x26a>
 8015d1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015d1e:	2b00      	cmp	r3, #0
 8015d20:	d1dd      	bne.n	8015cde <__gethex+0x26a>
 8015d22:	e7ee      	b.n	8015d02 <__gethex+0x28e>
 8015d24:	08017010 	.word	0x08017010
 8015d28:	08016ea5 	.word	0x08016ea5
 8015d2c:	080171be 	.word	0x080171be
 8015d30:	1e6f      	subs	r7, r5, #1
 8015d32:	f1b9 0f00 	cmp.w	r9, #0
 8015d36:	d130      	bne.n	8015d9a <__gethex+0x326>
 8015d38:	b127      	cbz	r7, 8015d44 <__gethex+0x2d0>
 8015d3a:	4639      	mov	r1, r7
 8015d3c:	4620      	mov	r0, r4
 8015d3e:	f7fe fbc4 	bl	80144ca <__any_on>
 8015d42:	4681      	mov	r9, r0
 8015d44:	117a      	asrs	r2, r7, #5
 8015d46:	2301      	movs	r3, #1
 8015d48:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8015d4c:	f007 071f 	and.w	r7, r7, #31
 8015d50:	40bb      	lsls	r3, r7
 8015d52:	4213      	tst	r3, r2
 8015d54:	4629      	mov	r1, r5
 8015d56:	4620      	mov	r0, r4
 8015d58:	bf18      	it	ne
 8015d5a:	f049 0902 	orrne.w	r9, r9, #2
 8015d5e:	f7ff fe21 	bl	80159a4 <rshift>
 8015d62:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8015d66:	1b76      	subs	r6, r6, r5
 8015d68:	2502      	movs	r5, #2
 8015d6a:	f1b9 0f00 	cmp.w	r9, #0
 8015d6e:	d047      	beq.n	8015e00 <__gethex+0x38c>
 8015d70:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015d74:	2b02      	cmp	r3, #2
 8015d76:	d015      	beq.n	8015da4 <__gethex+0x330>
 8015d78:	2b03      	cmp	r3, #3
 8015d7a:	d017      	beq.n	8015dac <__gethex+0x338>
 8015d7c:	2b01      	cmp	r3, #1
 8015d7e:	d109      	bne.n	8015d94 <__gethex+0x320>
 8015d80:	f019 0f02 	tst.w	r9, #2
 8015d84:	d006      	beq.n	8015d94 <__gethex+0x320>
 8015d86:	f8da 3000 	ldr.w	r3, [sl]
 8015d8a:	ea49 0903 	orr.w	r9, r9, r3
 8015d8e:	f019 0f01 	tst.w	r9, #1
 8015d92:	d10e      	bne.n	8015db2 <__gethex+0x33e>
 8015d94:	f045 0510 	orr.w	r5, r5, #16
 8015d98:	e032      	b.n	8015e00 <__gethex+0x38c>
 8015d9a:	f04f 0901 	mov.w	r9, #1
 8015d9e:	e7d1      	b.n	8015d44 <__gethex+0x2d0>
 8015da0:	2501      	movs	r5, #1
 8015da2:	e7e2      	b.n	8015d6a <__gethex+0x2f6>
 8015da4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015da6:	f1c3 0301 	rsb	r3, r3, #1
 8015daa:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015dac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015dae:	2b00      	cmp	r3, #0
 8015db0:	d0f0      	beq.n	8015d94 <__gethex+0x320>
 8015db2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8015db6:	f104 0314 	add.w	r3, r4, #20
 8015dba:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8015dbe:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8015dc2:	f04f 0c00 	mov.w	ip, #0
 8015dc6:	4618      	mov	r0, r3
 8015dc8:	f853 2b04 	ldr.w	r2, [r3], #4
 8015dcc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015dd0:	d01b      	beq.n	8015e0a <__gethex+0x396>
 8015dd2:	3201      	adds	r2, #1
 8015dd4:	6002      	str	r2, [r0, #0]
 8015dd6:	2d02      	cmp	r5, #2
 8015dd8:	f104 0314 	add.w	r3, r4, #20
 8015ddc:	d13c      	bne.n	8015e58 <__gethex+0x3e4>
 8015dde:	f8d8 2000 	ldr.w	r2, [r8]
 8015de2:	3a01      	subs	r2, #1
 8015de4:	42b2      	cmp	r2, r6
 8015de6:	d109      	bne.n	8015dfc <__gethex+0x388>
 8015de8:	1171      	asrs	r1, r6, #5
 8015dea:	2201      	movs	r2, #1
 8015dec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015df0:	f006 061f 	and.w	r6, r6, #31
 8015df4:	fa02 f606 	lsl.w	r6, r2, r6
 8015df8:	421e      	tst	r6, r3
 8015dfa:	d13a      	bne.n	8015e72 <__gethex+0x3fe>
 8015dfc:	f045 0520 	orr.w	r5, r5, #32
 8015e00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015e02:	601c      	str	r4, [r3, #0]
 8015e04:	9b02      	ldr	r3, [sp, #8]
 8015e06:	601f      	str	r7, [r3, #0]
 8015e08:	e6b0      	b.n	8015b6c <__gethex+0xf8>
 8015e0a:	4299      	cmp	r1, r3
 8015e0c:	f843 cc04 	str.w	ip, [r3, #-4]
 8015e10:	d8d9      	bhi.n	8015dc6 <__gethex+0x352>
 8015e12:	68a3      	ldr	r3, [r4, #8]
 8015e14:	459b      	cmp	fp, r3
 8015e16:	db17      	blt.n	8015e48 <__gethex+0x3d4>
 8015e18:	6861      	ldr	r1, [r4, #4]
 8015e1a:	9801      	ldr	r0, [sp, #4]
 8015e1c:	3101      	adds	r1, #1
 8015e1e:	f7fd fec3 	bl	8013ba8 <_Balloc>
 8015e22:	4681      	mov	r9, r0
 8015e24:	b918      	cbnz	r0, 8015e2e <__gethex+0x3ba>
 8015e26:	4b1a      	ldr	r3, [pc, #104]	@ (8015e90 <__gethex+0x41c>)
 8015e28:	4602      	mov	r2, r0
 8015e2a:	2184      	movs	r1, #132	@ 0x84
 8015e2c:	e6c5      	b.n	8015bba <__gethex+0x146>
 8015e2e:	6922      	ldr	r2, [r4, #16]
 8015e30:	3202      	adds	r2, #2
 8015e32:	f104 010c 	add.w	r1, r4, #12
 8015e36:	0092      	lsls	r2, r2, #2
 8015e38:	300c      	adds	r0, #12
 8015e3a:	f7fc ff52 	bl	8012ce2 <memcpy>
 8015e3e:	4621      	mov	r1, r4
 8015e40:	9801      	ldr	r0, [sp, #4]
 8015e42:	f7fd fef1 	bl	8013c28 <_Bfree>
 8015e46:	464c      	mov	r4, r9
 8015e48:	6923      	ldr	r3, [r4, #16]
 8015e4a:	1c5a      	adds	r2, r3, #1
 8015e4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015e50:	6122      	str	r2, [r4, #16]
 8015e52:	2201      	movs	r2, #1
 8015e54:	615a      	str	r2, [r3, #20]
 8015e56:	e7be      	b.n	8015dd6 <__gethex+0x362>
 8015e58:	6922      	ldr	r2, [r4, #16]
 8015e5a:	455a      	cmp	r2, fp
 8015e5c:	dd0b      	ble.n	8015e76 <__gethex+0x402>
 8015e5e:	2101      	movs	r1, #1
 8015e60:	4620      	mov	r0, r4
 8015e62:	f7ff fd9f 	bl	80159a4 <rshift>
 8015e66:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015e6a:	3701      	adds	r7, #1
 8015e6c:	42bb      	cmp	r3, r7
 8015e6e:	f6ff aee0 	blt.w	8015c32 <__gethex+0x1be>
 8015e72:	2501      	movs	r5, #1
 8015e74:	e7c2      	b.n	8015dfc <__gethex+0x388>
 8015e76:	f016 061f 	ands.w	r6, r6, #31
 8015e7a:	d0fa      	beq.n	8015e72 <__gethex+0x3fe>
 8015e7c:	4453      	add	r3, sl
 8015e7e:	f1c6 0620 	rsb	r6, r6, #32
 8015e82:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8015e86:	f7fd ff81 	bl	8013d8c <__hi0bits>
 8015e8a:	42b0      	cmp	r0, r6
 8015e8c:	dbe7      	blt.n	8015e5e <__gethex+0x3ea>
 8015e8e:	e7f0      	b.n	8015e72 <__gethex+0x3fe>
 8015e90:	08016ea5 	.word	0x08016ea5

08015e94 <L_shift>:
 8015e94:	f1c2 0208 	rsb	r2, r2, #8
 8015e98:	0092      	lsls	r2, r2, #2
 8015e9a:	b570      	push	{r4, r5, r6, lr}
 8015e9c:	f1c2 0620 	rsb	r6, r2, #32
 8015ea0:	6843      	ldr	r3, [r0, #4]
 8015ea2:	6804      	ldr	r4, [r0, #0]
 8015ea4:	fa03 f506 	lsl.w	r5, r3, r6
 8015ea8:	432c      	orrs	r4, r5
 8015eaa:	40d3      	lsrs	r3, r2
 8015eac:	6004      	str	r4, [r0, #0]
 8015eae:	f840 3f04 	str.w	r3, [r0, #4]!
 8015eb2:	4288      	cmp	r0, r1
 8015eb4:	d3f4      	bcc.n	8015ea0 <L_shift+0xc>
 8015eb6:	bd70      	pop	{r4, r5, r6, pc}

08015eb8 <__match>:
 8015eb8:	b530      	push	{r4, r5, lr}
 8015eba:	6803      	ldr	r3, [r0, #0]
 8015ebc:	3301      	adds	r3, #1
 8015ebe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015ec2:	b914      	cbnz	r4, 8015eca <__match+0x12>
 8015ec4:	6003      	str	r3, [r0, #0]
 8015ec6:	2001      	movs	r0, #1
 8015ec8:	bd30      	pop	{r4, r5, pc}
 8015eca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015ece:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8015ed2:	2d19      	cmp	r5, #25
 8015ed4:	bf98      	it	ls
 8015ed6:	3220      	addls	r2, #32
 8015ed8:	42a2      	cmp	r2, r4
 8015eda:	d0f0      	beq.n	8015ebe <__match+0x6>
 8015edc:	2000      	movs	r0, #0
 8015ede:	e7f3      	b.n	8015ec8 <__match+0x10>

08015ee0 <__hexnan>:
 8015ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ee4:	680b      	ldr	r3, [r1, #0]
 8015ee6:	6801      	ldr	r1, [r0, #0]
 8015ee8:	115e      	asrs	r6, r3, #5
 8015eea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8015eee:	f013 031f 	ands.w	r3, r3, #31
 8015ef2:	b087      	sub	sp, #28
 8015ef4:	bf18      	it	ne
 8015ef6:	3604      	addne	r6, #4
 8015ef8:	2500      	movs	r5, #0
 8015efa:	1f37      	subs	r7, r6, #4
 8015efc:	4682      	mov	sl, r0
 8015efe:	4690      	mov	r8, r2
 8015f00:	9301      	str	r3, [sp, #4]
 8015f02:	f846 5c04 	str.w	r5, [r6, #-4]
 8015f06:	46b9      	mov	r9, r7
 8015f08:	463c      	mov	r4, r7
 8015f0a:	9502      	str	r5, [sp, #8]
 8015f0c:	46ab      	mov	fp, r5
 8015f0e:	784a      	ldrb	r2, [r1, #1]
 8015f10:	1c4b      	adds	r3, r1, #1
 8015f12:	9303      	str	r3, [sp, #12]
 8015f14:	b342      	cbz	r2, 8015f68 <__hexnan+0x88>
 8015f16:	4610      	mov	r0, r2
 8015f18:	9105      	str	r1, [sp, #20]
 8015f1a:	9204      	str	r2, [sp, #16]
 8015f1c:	f7ff fd94 	bl	8015a48 <__hexdig_fun>
 8015f20:	2800      	cmp	r0, #0
 8015f22:	d151      	bne.n	8015fc8 <__hexnan+0xe8>
 8015f24:	9a04      	ldr	r2, [sp, #16]
 8015f26:	9905      	ldr	r1, [sp, #20]
 8015f28:	2a20      	cmp	r2, #32
 8015f2a:	d818      	bhi.n	8015f5e <__hexnan+0x7e>
 8015f2c:	9b02      	ldr	r3, [sp, #8]
 8015f2e:	459b      	cmp	fp, r3
 8015f30:	dd13      	ble.n	8015f5a <__hexnan+0x7a>
 8015f32:	454c      	cmp	r4, r9
 8015f34:	d206      	bcs.n	8015f44 <__hexnan+0x64>
 8015f36:	2d07      	cmp	r5, #7
 8015f38:	dc04      	bgt.n	8015f44 <__hexnan+0x64>
 8015f3a:	462a      	mov	r2, r5
 8015f3c:	4649      	mov	r1, r9
 8015f3e:	4620      	mov	r0, r4
 8015f40:	f7ff ffa8 	bl	8015e94 <L_shift>
 8015f44:	4544      	cmp	r4, r8
 8015f46:	d952      	bls.n	8015fee <__hexnan+0x10e>
 8015f48:	2300      	movs	r3, #0
 8015f4a:	f1a4 0904 	sub.w	r9, r4, #4
 8015f4e:	f844 3c04 	str.w	r3, [r4, #-4]
 8015f52:	f8cd b008 	str.w	fp, [sp, #8]
 8015f56:	464c      	mov	r4, r9
 8015f58:	461d      	mov	r5, r3
 8015f5a:	9903      	ldr	r1, [sp, #12]
 8015f5c:	e7d7      	b.n	8015f0e <__hexnan+0x2e>
 8015f5e:	2a29      	cmp	r2, #41	@ 0x29
 8015f60:	d157      	bne.n	8016012 <__hexnan+0x132>
 8015f62:	3102      	adds	r1, #2
 8015f64:	f8ca 1000 	str.w	r1, [sl]
 8015f68:	f1bb 0f00 	cmp.w	fp, #0
 8015f6c:	d051      	beq.n	8016012 <__hexnan+0x132>
 8015f6e:	454c      	cmp	r4, r9
 8015f70:	d206      	bcs.n	8015f80 <__hexnan+0xa0>
 8015f72:	2d07      	cmp	r5, #7
 8015f74:	dc04      	bgt.n	8015f80 <__hexnan+0xa0>
 8015f76:	462a      	mov	r2, r5
 8015f78:	4649      	mov	r1, r9
 8015f7a:	4620      	mov	r0, r4
 8015f7c:	f7ff ff8a 	bl	8015e94 <L_shift>
 8015f80:	4544      	cmp	r4, r8
 8015f82:	d936      	bls.n	8015ff2 <__hexnan+0x112>
 8015f84:	f1a8 0204 	sub.w	r2, r8, #4
 8015f88:	4623      	mov	r3, r4
 8015f8a:	f853 1b04 	ldr.w	r1, [r3], #4
 8015f8e:	f842 1f04 	str.w	r1, [r2, #4]!
 8015f92:	429f      	cmp	r7, r3
 8015f94:	d2f9      	bcs.n	8015f8a <__hexnan+0xaa>
 8015f96:	1b3b      	subs	r3, r7, r4
 8015f98:	f023 0303 	bic.w	r3, r3, #3
 8015f9c:	3304      	adds	r3, #4
 8015f9e:	3401      	adds	r4, #1
 8015fa0:	3e03      	subs	r6, #3
 8015fa2:	42b4      	cmp	r4, r6
 8015fa4:	bf88      	it	hi
 8015fa6:	2304      	movhi	r3, #4
 8015fa8:	4443      	add	r3, r8
 8015faa:	2200      	movs	r2, #0
 8015fac:	f843 2b04 	str.w	r2, [r3], #4
 8015fb0:	429f      	cmp	r7, r3
 8015fb2:	d2fb      	bcs.n	8015fac <__hexnan+0xcc>
 8015fb4:	683b      	ldr	r3, [r7, #0]
 8015fb6:	b91b      	cbnz	r3, 8015fc0 <__hexnan+0xe0>
 8015fb8:	4547      	cmp	r7, r8
 8015fba:	d128      	bne.n	801600e <__hexnan+0x12e>
 8015fbc:	2301      	movs	r3, #1
 8015fbe:	603b      	str	r3, [r7, #0]
 8015fc0:	2005      	movs	r0, #5
 8015fc2:	b007      	add	sp, #28
 8015fc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015fc8:	3501      	adds	r5, #1
 8015fca:	2d08      	cmp	r5, #8
 8015fcc:	f10b 0b01 	add.w	fp, fp, #1
 8015fd0:	dd06      	ble.n	8015fe0 <__hexnan+0x100>
 8015fd2:	4544      	cmp	r4, r8
 8015fd4:	d9c1      	bls.n	8015f5a <__hexnan+0x7a>
 8015fd6:	2300      	movs	r3, #0
 8015fd8:	f844 3c04 	str.w	r3, [r4, #-4]
 8015fdc:	2501      	movs	r5, #1
 8015fde:	3c04      	subs	r4, #4
 8015fe0:	6822      	ldr	r2, [r4, #0]
 8015fe2:	f000 000f 	and.w	r0, r0, #15
 8015fe6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8015fea:	6020      	str	r0, [r4, #0]
 8015fec:	e7b5      	b.n	8015f5a <__hexnan+0x7a>
 8015fee:	2508      	movs	r5, #8
 8015ff0:	e7b3      	b.n	8015f5a <__hexnan+0x7a>
 8015ff2:	9b01      	ldr	r3, [sp, #4]
 8015ff4:	2b00      	cmp	r3, #0
 8015ff6:	d0dd      	beq.n	8015fb4 <__hexnan+0xd4>
 8015ff8:	f1c3 0320 	rsb	r3, r3, #32
 8015ffc:	f04f 32ff 	mov.w	r2, #4294967295
 8016000:	40da      	lsrs	r2, r3
 8016002:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8016006:	4013      	ands	r3, r2
 8016008:	f846 3c04 	str.w	r3, [r6, #-4]
 801600c:	e7d2      	b.n	8015fb4 <__hexnan+0xd4>
 801600e:	3f04      	subs	r7, #4
 8016010:	e7d0      	b.n	8015fb4 <__hexnan+0xd4>
 8016012:	2004      	movs	r0, #4
 8016014:	e7d5      	b.n	8015fc2 <__hexnan+0xe2>

08016016 <__ascii_mbtowc>:
 8016016:	b082      	sub	sp, #8
 8016018:	b901      	cbnz	r1, 801601c <__ascii_mbtowc+0x6>
 801601a:	a901      	add	r1, sp, #4
 801601c:	b142      	cbz	r2, 8016030 <__ascii_mbtowc+0x1a>
 801601e:	b14b      	cbz	r3, 8016034 <__ascii_mbtowc+0x1e>
 8016020:	7813      	ldrb	r3, [r2, #0]
 8016022:	600b      	str	r3, [r1, #0]
 8016024:	7812      	ldrb	r2, [r2, #0]
 8016026:	1e10      	subs	r0, r2, #0
 8016028:	bf18      	it	ne
 801602a:	2001      	movne	r0, #1
 801602c:	b002      	add	sp, #8
 801602e:	4770      	bx	lr
 8016030:	4610      	mov	r0, r2
 8016032:	e7fb      	b.n	801602c <__ascii_mbtowc+0x16>
 8016034:	f06f 0001 	mvn.w	r0, #1
 8016038:	e7f8      	b.n	801602c <__ascii_mbtowc+0x16>

0801603a <_realloc_r>:
 801603a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801603e:	4680      	mov	r8, r0
 8016040:	4615      	mov	r5, r2
 8016042:	460c      	mov	r4, r1
 8016044:	b921      	cbnz	r1, 8016050 <_realloc_r+0x16>
 8016046:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801604a:	4611      	mov	r1, r2
 801604c:	f7fd bd20 	b.w	8013a90 <_malloc_r>
 8016050:	b92a      	cbnz	r2, 801605e <_realloc_r+0x24>
 8016052:	f7fd fca9 	bl	80139a8 <_free_r>
 8016056:	2400      	movs	r4, #0
 8016058:	4620      	mov	r0, r4
 801605a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801605e:	f000 f840 	bl	80160e2 <_malloc_usable_size_r>
 8016062:	4285      	cmp	r5, r0
 8016064:	4606      	mov	r6, r0
 8016066:	d802      	bhi.n	801606e <_realloc_r+0x34>
 8016068:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801606c:	d8f4      	bhi.n	8016058 <_realloc_r+0x1e>
 801606e:	4629      	mov	r1, r5
 8016070:	4640      	mov	r0, r8
 8016072:	f7fd fd0d 	bl	8013a90 <_malloc_r>
 8016076:	4607      	mov	r7, r0
 8016078:	2800      	cmp	r0, #0
 801607a:	d0ec      	beq.n	8016056 <_realloc_r+0x1c>
 801607c:	42b5      	cmp	r5, r6
 801607e:	462a      	mov	r2, r5
 8016080:	4621      	mov	r1, r4
 8016082:	bf28      	it	cs
 8016084:	4632      	movcs	r2, r6
 8016086:	f7fc fe2c 	bl	8012ce2 <memcpy>
 801608a:	4621      	mov	r1, r4
 801608c:	4640      	mov	r0, r8
 801608e:	f7fd fc8b 	bl	80139a8 <_free_r>
 8016092:	463c      	mov	r4, r7
 8016094:	e7e0      	b.n	8016058 <_realloc_r+0x1e>

08016096 <__ascii_wctomb>:
 8016096:	4603      	mov	r3, r0
 8016098:	4608      	mov	r0, r1
 801609a:	b141      	cbz	r1, 80160ae <__ascii_wctomb+0x18>
 801609c:	2aff      	cmp	r2, #255	@ 0xff
 801609e:	d904      	bls.n	80160aa <__ascii_wctomb+0x14>
 80160a0:	228a      	movs	r2, #138	@ 0x8a
 80160a2:	601a      	str	r2, [r3, #0]
 80160a4:	f04f 30ff 	mov.w	r0, #4294967295
 80160a8:	4770      	bx	lr
 80160aa:	700a      	strb	r2, [r1, #0]
 80160ac:	2001      	movs	r0, #1
 80160ae:	4770      	bx	lr

080160b0 <fiprintf>:
 80160b0:	b40e      	push	{r1, r2, r3}
 80160b2:	b503      	push	{r0, r1, lr}
 80160b4:	4601      	mov	r1, r0
 80160b6:	ab03      	add	r3, sp, #12
 80160b8:	4805      	ldr	r0, [pc, #20]	@ (80160d0 <fiprintf+0x20>)
 80160ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80160be:	6800      	ldr	r0, [r0, #0]
 80160c0:	9301      	str	r3, [sp, #4]
 80160c2:	f7ff fa29 	bl	8015518 <_vfiprintf_r>
 80160c6:	b002      	add	sp, #8
 80160c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80160cc:	b003      	add	sp, #12
 80160ce:	4770      	bx	lr
 80160d0:	2000001c 	.word	0x2000001c

080160d4 <abort>:
 80160d4:	b508      	push	{r3, lr}
 80160d6:	2006      	movs	r0, #6
 80160d8:	f000 f834 	bl	8016144 <raise>
 80160dc:	2001      	movs	r0, #1
 80160de:	f7f3 fc87 	bl	80099f0 <_exit>

080160e2 <_malloc_usable_size_r>:
 80160e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80160e6:	1f18      	subs	r0, r3, #4
 80160e8:	2b00      	cmp	r3, #0
 80160ea:	bfbc      	itt	lt
 80160ec:	580b      	ldrlt	r3, [r1, r0]
 80160ee:	18c0      	addlt	r0, r0, r3
 80160f0:	4770      	bx	lr

080160f2 <_raise_r>:
 80160f2:	291f      	cmp	r1, #31
 80160f4:	b538      	push	{r3, r4, r5, lr}
 80160f6:	4605      	mov	r5, r0
 80160f8:	460c      	mov	r4, r1
 80160fa:	d904      	bls.n	8016106 <_raise_r+0x14>
 80160fc:	2316      	movs	r3, #22
 80160fe:	6003      	str	r3, [r0, #0]
 8016100:	f04f 30ff 	mov.w	r0, #4294967295
 8016104:	bd38      	pop	{r3, r4, r5, pc}
 8016106:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8016108:	b112      	cbz	r2, 8016110 <_raise_r+0x1e>
 801610a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801610e:	b94b      	cbnz	r3, 8016124 <_raise_r+0x32>
 8016110:	4628      	mov	r0, r5
 8016112:	f000 f831 	bl	8016178 <_getpid_r>
 8016116:	4622      	mov	r2, r4
 8016118:	4601      	mov	r1, r0
 801611a:	4628      	mov	r0, r5
 801611c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016120:	f000 b818 	b.w	8016154 <_kill_r>
 8016124:	2b01      	cmp	r3, #1
 8016126:	d00a      	beq.n	801613e <_raise_r+0x4c>
 8016128:	1c59      	adds	r1, r3, #1
 801612a:	d103      	bne.n	8016134 <_raise_r+0x42>
 801612c:	2316      	movs	r3, #22
 801612e:	6003      	str	r3, [r0, #0]
 8016130:	2001      	movs	r0, #1
 8016132:	e7e7      	b.n	8016104 <_raise_r+0x12>
 8016134:	2100      	movs	r1, #0
 8016136:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801613a:	4620      	mov	r0, r4
 801613c:	4798      	blx	r3
 801613e:	2000      	movs	r0, #0
 8016140:	e7e0      	b.n	8016104 <_raise_r+0x12>
	...

08016144 <raise>:
 8016144:	4b02      	ldr	r3, [pc, #8]	@ (8016150 <raise+0xc>)
 8016146:	4601      	mov	r1, r0
 8016148:	6818      	ldr	r0, [r3, #0]
 801614a:	f7ff bfd2 	b.w	80160f2 <_raise_r>
 801614e:	bf00      	nop
 8016150:	2000001c 	.word	0x2000001c

08016154 <_kill_r>:
 8016154:	b538      	push	{r3, r4, r5, lr}
 8016156:	4d07      	ldr	r5, [pc, #28]	@ (8016174 <_kill_r+0x20>)
 8016158:	2300      	movs	r3, #0
 801615a:	4604      	mov	r4, r0
 801615c:	4608      	mov	r0, r1
 801615e:	4611      	mov	r1, r2
 8016160:	602b      	str	r3, [r5, #0]
 8016162:	f7f3 fc35 	bl	80099d0 <_kill>
 8016166:	1c43      	adds	r3, r0, #1
 8016168:	d102      	bne.n	8016170 <_kill_r+0x1c>
 801616a:	682b      	ldr	r3, [r5, #0]
 801616c:	b103      	cbz	r3, 8016170 <_kill_r+0x1c>
 801616e:	6023      	str	r3, [r4, #0]
 8016170:	bd38      	pop	{r3, r4, r5, pc}
 8016172:	bf00      	nop
 8016174:	20000ce0 	.word	0x20000ce0

08016178 <_getpid_r>:
 8016178:	f7f3 bc22 	b.w	80099c0 <_getpid>

0801617c <_init>:
 801617c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801617e:	bf00      	nop
 8016180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016182:	bc08      	pop	{r3}
 8016184:	469e      	mov	lr, r3
 8016186:	4770      	bx	lr

08016188 <_fini>:
 8016188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801618a:	bf00      	nop
 801618c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801618e:	bc08      	pop	{r3}
 8016190:	469e      	mov	lr, r3
 8016192:	4770      	bx	lr
>>>>>>> e968368332e594be0bbbd6a99198443cc3b01749
