

================================================================
== Vitis HLS Report for 'generateMsgSchedule'
================================================================
* Date:           Thu Aug  3 21:15:00 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        DESHA512_01
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.819 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       91|       91|  0.364 us|  0.364 us|   91|   91|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_GEN_W_NBLK  |       90|       90|        90|          -|          -|     1|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%W_V_loc = alloca i64 1"   --->   Operation 8 'alloca' 'W_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%W_V_1_loc = alloca i64 1"   --->   Operation 9 'alloca' 'W_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%W_V_2_loc = alloca i64 1"   --->   Operation 10 'alloca' 'W_V_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%W_V_3_loc = alloca i64 1"   --->   Operation 11 'alloca' 'W_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%W_V_4_loc = alloca i64 1"   --->   Operation 12 'alloca' 'W_V_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%W_V_5_loc = alloca i64 1"   --->   Operation 13 'alloca' 'W_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%W_V_6_loc = alloca i64 1"   --->   Operation 14 'alloca' 'W_V_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%W_V_7_loc = alloca i64 1"   --->   Operation 15 'alloca' 'W_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%W_V_8_loc = alloca i64 1"   --->   Operation 16 'alloca' 'W_V_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%W_V_9_loc = alloca i64 1"   --->   Operation 17 'alloca' 'W_V_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%W_V_10_loc = alloca i64 1"   --->   Operation 18 'alloca' 'W_V_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%W_V_11_loc = alloca i64 1"   --->   Operation 19 'alloca' 'W_V_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%W_V_12_loc = alloca i64 1"   --->   Operation 20 'alloca' 'W_V_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%W_V_13_loc = alloca i64 1"   --->   Operation 21 'alloca' 'W_V_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%W_V_14_loc = alloca i64 1"   --->   Operation 22 'alloca' 'W_V_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%W_V_15_loc = alloca i64 1"   --->   Operation 23 'alloca' 'W_V_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %w_strm6, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm14, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1024 %blk_strm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w_strm6, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm14, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %blk_strm, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln498 = br void %do.body" [SHA512CODE/sha512.cpp:498]   --->   Operation 30 'br' 'br_ln498' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln499 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1" [SHA512CODE/sha512.cpp:499]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln499' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.35ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm14" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'read' 'tmp' <Predicate = true> <Delay = 1.35> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln501 = br i1 %tmp, void %if.then, void %do.end" [SHA512CODE/sha512.cpp:501]   --->   Operation 34 'br' 'br_ln501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.46ns)   --->   "%blk_strm_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %blk_strm" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'blk_strm_read' <Predicate = (!tmp)> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 32> <FIFO>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%blk_M_V = trunc i1024 %blk_strm_read" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'trunc' 'blk_M_V' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%blk_M_V_14 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %blk_strm_read, i32 896, i32 959" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'partselect' 'blk_M_V_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%blk_M_V_15 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %blk_strm_read, i32 960, i32 1023" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'partselect' 'blk_M_V_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%blk_M_V_1 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %blk_strm_read, i32 64, i32 127" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'partselect' 'blk_M_V_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%blk_M_V_2 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %blk_strm_read, i32 128, i32 191" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'partselect' 'blk_M_V_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%blk_M_V_3 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %blk_strm_read, i32 192, i32 255" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'partselect' 'blk_M_V_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%blk_M_V_4 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %blk_strm_read, i32 256, i32 319" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'partselect' 'blk_M_V_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%blk_M_V_5 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %blk_strm_read, i32 320, i32 383" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'partselect' 'blk_M_V_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%blk_M_V_6 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %blk_strm_read, i32 384, i32 447" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'partselect' 'blk_M_V_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%blk_M_V_7 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %blk_strm_read, i32 448, i32 511" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'partselect' 'blk_M_V_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%blk_M_V_8 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %blk_strm_read, i32 512, i32 575" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'partselect' 'blk_M_V_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%blk_M_V_9 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %blk_strm_read, i32 576, i32 639" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'partselect' 'blk_M_V_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%blk_M_V_10 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %blk_strm_read, i32 640, i32 703" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'partselect' 'blk_M_V_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%blk_M_V_11 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %blk_strm_read, i32 704, i32 767" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'partselect' 'blk_M_V_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%blk_M_V_12 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %blk_strm_read, i32 768, i32 831" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'partselect' 'blk_M_V_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%blk_M_V_13 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %blk_strm_read, i32 832, i32 895" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'partselect' 'blk_M_V_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln530 = ret" [SHA512CODE/sha512.cpp:530]   --->   Operation 52 'ret' 'ret_ln530' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.49>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 53 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.49ns)   --->   "%call_ln145 = call void @generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16, i64 %w_strm6, i64 %blk_M_V, i64 %blk_M_V_1, i64 %blk_M_V_2, i64 %blk_M_V_3, i64 %blk_M_V_4, i64 %blk_M_V_5, i64 %blk_M_V_6, i64 %blk_M_V_7, i64 %blk_M_V_8, i64 %blk_M_V_9, i64 %blk_M_V_10, i64 %blk_M_V_11, i64 %blk_M_V_12, i64 %blk_M_V_13, i64 %blk_M_V_14, i64 %blk_M_V_15, i64 %W_V_15_loc, i64 %W_V_14_loc, i64 %W_V_13_loc, i64 %W_V_12_loc, i64 %W_V_11_loc, i64 %W_V_10_loc, i64 %W_V_9_loc, i64 %W_V_8_loc, i64 %W_V_7_loc, i64 %W_V_6_loc, i64 %W_V_5_loc, i64 %W_V_4_loc, i64 %W_V_3_loc, i64 %W_V_2_loc, i64 %W_V_1_loc, i64 %W_V_loc" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'call' 'call_ln145' <Predicate = true> <Delay = 0.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.02>
ST_4 : Operation 55 [1/2] (1.02ns)   --->   "%call_ln145 = call void @generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16, i64 %w_strm6, i64 %blk_M_V, i64 %blk_M_V_1, i64 %blk_M_V_2, i64 %blk_M_V_3, i64 %blk_M_V_4, i64 %blk_M_V_5, i64 %blk_M_V_6, i64 %blk_M_V_7, i64 %blk_M_V_8, i64 %blk_M_V_9, i64 %blk_M_V_10, i64 %blk_M_V_11, i64 %blk_M_V_12, i64 %blk_M_V_13, i64 %blk_M_V_14, i64 %blk_M_V_15, i64 %W_V_15_loc, i64 %W_V_14_loc, i64 %W_V_13_loc, i64 %W_V_12_loc, i64 %W_V_11_loc, i64 %W_V_10_loc, i64 %W_V_9_loc, i64 %W_V_8_loc, i64 %W_V_7_loc, i64 %W_V_6_loc, i64 %W_V_5_loc, i64 %W_V_4_loc, i64 %W_V_3_loc, i64 %W_V_2_loc, i64 %W_V_1_loc, i64 %W_V_loc" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'call' 'call_ln145' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty_37 = wait i32 @_ssdm_op_Wait"   --->   Operation 56 'wait' 'empty_37' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.38>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%W_V_15_loc_load = load i64 %W_V_15_loc"   --->   Operation 57 'load' 'W_V_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%W_V_14_loc_load = load i64 %W_V_14_loc"   --->   Operation 58 'load' 'W_V_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%W_V_13_loc_load = load i64 %W_V_13_loc"   --->   Operation 59 'load' 'W_V_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%W_V_12_loc_load = load i64 %W_V_12_loc"   --->   Operation 60 'load' 'W_V_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%W_V_11_loc_load = load i64 %W_V_11_loc"   --->   Operation 61 'load' 'W_V_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%W_V_10_loc_load = load i64 %W_V_10_loc"   --->   Operation 62 'load' 'W_V_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%W_V_9_loc_load = load i64 %W_V_9_loc"   --->   Operation 63 'load' 'W_V_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%W_V_8_loc_load = load i64 %W_V_8_loc"   --->   Operation 64 'load' 'W_V_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%W_V_7_loc_load = load i64 %W_V_7_loc"   --->   Operation 65 'load' 'W_V_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%W_V_6_loc_load = load i64 %W_V_6_loc"   --->   Operation 66 'load' 'W_V_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%W_V_5_loc_load = load i64 %W_V_5_loc"   --->   Operation 67 'load' 'W_V_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%W_V_4_loc_load = load i64 %W_V_4_loc"   --->   Operation 68 'load' 'W_V_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%W_V_3_loc_load = load i64 %W_V_3_loc"   --->   Operation 69 'load' 'W_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%W_V_2_loc_load = load i64 %W_V_2_loc"   --->   Operation 70 'load' 'W_V_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%W_V_1_loc_load = load i64 %W_V_1_loc"   --->   Operation 71 'load' 'W_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%W_V_loc_load = load i64 %W_V_loc"   --->   Operation 72 'load' 'W_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty_38 = wait i32 @_ssdm_op_Wait"   --->   Operation 73 'wait' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [2/2] (0.38ns)   --->   "%call_ln0 = call void @generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64, i64 %W_V_loc_load, i64 %W_V_2_loc_load, i64 %W_V_3_loc_load, i64 %W_V_4_loc_load, i64 %W_V_5_loc_load, i64 %W_V_7_loc_load, i64 %W_V_8_loc_load, i64 %W_V_9_loc_load, i64 %W_V_10_loc_load, i64 %W_V_11_loc_load, i64 %W_V_12_loc_load, i64 %W_V_13_loc_load, i64 %W_V_15_loc_load, i64 %W_V_14_loc_load, i64 %W_V_6_loc_load, i64 %W_V_1_loc_load, i64 %w_strm6"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln0 = call void @generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64, i64 %W_V_loc_load, i64 %W_V_2_loc_load, i64 %W_V_3_loc_load, i64 %W_V_4_loc_load, i64 %W_V_5_loc_load, i64 %W_V_7_loc_load, i64 %W_V_8_loc_load, i64 %W_V_9_loc_load, i64 %W_V_10_loc_load, i64 %W_V_11_loc_load, i64 %W_V_12_loc_load, i64 %W_V_13_loc_load, i64 %W_V_15_loc_load, i64 %W_V_14_loc_load, i64 %W_V_6_loc_load, i64 %W_V_1_loc_load, i64 %w_strm6"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln528 = br void %do.body" [SHA512CODE/sha512.cpp:528]   --->   Operation 76 'br' 'br_ln528' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 2.82ns
The critical path consists of the following:
	fifo read operation ('blk_strm_read', /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'blk_strm' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [33]  (1.46 ns)
	blocking operation 1.36 ns on control path)

 <State 3>: 0.493ns
The critical path consists of the following:
	'call' operation ('call_ln145', /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) to 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' [51]  (0.493 ns)

 <State 4>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln145', /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) to 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' [51]  (1.02 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0.387ns
The critical path consists of the following:
	'load' operation ('W_V_15_loc_load') on local variable 'W_V_15_loc' [52]  (0 ns)
	'call' operation ('call_ln0') to 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64' [70]  (0.387 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
