<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Sva on Techiedeepdive</title>
    <link>/tags/sva/</link>
    <description>Recent content in Sva on Techiedeepdive</description>
    <generator>Hugo</generator>
    <language>en</language>
    <copyright>&lt;a href=&#34;https://creativecommons.org/licenses/by-nc/4.0/&#34; target=&#34;_blank&#34; rel=&#34;noopener&#34;&gt;CC BY-NC 4.0&lt;/a&gt;</copyright>
    <lastBuildDate>Sat, 11 Feb 2023 00:00:00 +0000</lastBuildDate>
    <atom:link href="/tags/sva/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>SVA Req/Ack Assertions</title>
      <link>/posts/2023/02/sva-req/ack-assertions/</link>
      <pubDate>Sat, 11 Feb 2023 00:00:00 +0000</pubDate>
      <guid>/posts/2023/02/sva-req/ack-assertions/</guid>
      <description>&lt;p&gt;This is a micro post about an example of a handshake SystemVerilog assertion. This is more of a diary thing, so take it with a grain of salt.&lt;/p&gt;&#xA;&lt;h1 id=&#34;assertion-details&#34;&gt;&#xA;  Assertion Details&#xA;  &lt;a class=&#34;heading-link&#34; href=&#34;#assertion-details&#34;&gt;&#xA;    &lt;i class=&#34;fa-solid fa-link&#34; aria-hidden=&#34;true&#34; title=&#34;Link to heading&#34;&gt;&lt;/i&gt;&#xA;    &lt;span class=&#34;sr-only&#34;&gt;Link to heading&lt;/span&gt;&#xA;  &lt;/a&gt;&#xA;&lt;/h1&gt;&#xA;&lt;p&gt;After a &lt;code&gt;req&lt;/code&gt; edge, &lt;code&gt;req&lt;/code&gt; should be stable and &lt;code&gt;ack&lt;/code&gt; should be low until &lt;code&gt;ack&lt;/code&gt; goes high between 0:11.&lt;/p&gt;&#xA;&lt;div class=&#34;highlight&#34;&gt;&lt;pre tabindex=&#34;0&#34; style=&#34;color:#e6edf3;background-color:#0d1117;-moz-tab-size:4;-o-tab-size:4;tab-size:4;&#34;&gt;&lt;code class=&#34;language-verilog&#34; data-lang=&#34;verilog&#34;&gt;&lt;span style=&#34;display:flex;&#34;&gt;&lt;span&gt;$rose(req) &lt;span style=&#34;color:#ff7b72;font-weight:bold&#34;&gt;|-&amp;gt;&lt;/span&gt; (req &lt;span style=&#34;color:#ff7b72;font-weight:bold&#34;&gt;&amp;amp;&amp;amp;&lt;/span&gt; &lt;span style=&#34;color:#ff7b72;font-weight:bold&#34;&gt;!&lt;/span&gt;ack)[&lt;span style=&#34;color:#ff7b72;font-weight:bold&#34;&gt;*&lt;/span&gt;&lt;span style=&#34;color:#a5d6ff&#34;&gt;0&lt;/span&gt;&lt;span style=&#34;color:#ff7b72;font-weight:bold&#34;&gt;:&lt;/span&gt;&lt;span style=&#34;color:#a5d6ff&#34;&gt;11&lt;/span&gt;] ##&lt;span style=&#34;color:#a5d6ff&#34;&gt;1&lt;/span&gt; (req &lt;span style=&#34;color:#ff7b72;font-weight:bold&#34;&gt;&amp;amp;&amp;amp;&lt;/span&gt; ack)&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/code&gt;&lt;/pre&gt;&lt;/div&gt;&lt;p&gt;When &lt;code&gt;ack&lt;/code&gt; goes high, &lt;code&gt;req&lt;/code&gt; should be high as well.&lt;/p&gt;</description>
    </item>
    <item>
      <title>SAWD - the fun version</title>
      <link>/posts/2022/12/sawd-the-fun-version/</link>
      <pubDate>Fri, 23 Dec 2022 00:00:00 +0000</pubDate>
      <guid>/posts/2022/12/sawd-the-fun-version/</guid>
      <description>&lt;p&gt;Disclaimer: I am writing this post while recovering from 3-day covid-y fever. So, there is a chance that memes to technical details ratio is alarmingly high. If you want the boring technical stuff, read the paper :^)&lt;/p&gt;&#xA;&lt;p&gt;This post is about dvcon paper titled &lt;code&gt;SAWD: Systemverilog Assertions waveform based development tool&lt;/code&gt; which was a weekend project that escalated quickly.&lt;/p&gt;&#xA;&lt;h1 id=&#34;problem-statement&#34;&gt;&#xA;  Problem statement&#xA;  &lt;a class=&#34;heading-link&#34; href=&#34;#problem-statement&#34;&gt;&#xA;    &lt;i class=&#34;fa-solid fa-link&#34; aria-hidden=&#34;true&#34; title=&#34;Link to heading&#34;&gt;&lt;/i&gt;&#xA;    &lt;span class=&#34;sr-only&#34;&gt;Link to heading&lt;/span&gt;&#xA;  &lt;/a&gt;&#xA;&lt;/h1&gt;&#xA;&lt;p&gt;Starting with problem statement, I will just use this xkcd joke that I am big fan of :)&lt;/p&gt;</description>
    </item>
  </channel>
</rss>
