<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Mar 31 21:21:00 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     unidadcontrol
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk4 [get_nets m_clk_c]
            66 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \CALL0/Data_out_i7  (from m_clk_c +)
   Destination:    FD1S1I     D              A_AUX_9__I_0_i4  (to m_clk_c +)

   Delay:                   4.661ns  (32.4% logic, 67.6% route), 4 logic levels.

 Constraint Details:

      4.661ns data_path \CALL0/Data_out_i7 to A_AUX_9__I_0_i4 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.193ns

 Path Details: \CALL0/Data_out_i7 to A_AUX_9__I_0_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \CALL0/Data_out_i7 (from m_clk_c)
Route        13   e 1.554                                  Data_out_27__N_183[15]
LUT4        ---     0.448              C to Z              i29_3_lut_adj_91
Route         1   e 0.788                                  n13_adj_475
LUT4        ---     0.448              C to Z              i28_3_lut_3_lut_adj_86
Route         1   e 0.020                                  n3183
MUXL5       ---     0.212           ALUT to Z              i2331
Route         1   e 0.788                                  A_AUX_9__N_65
                  --------
                    4.661  (32.4% logic, 67.6% route), 4 logic levels.


Passed:  The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \CALL0/Data_out_i7  (from m_clk_c +)
   Destination:    FD1S1I     D              A_AUX_9__I_0_i2  (to m_clk_c +)

   Delay:                   4.661ns  (32.4% logic, 67.6% route), 4 logic levels.

 Constraint Details:

      4.661ns data_path \CALL0/Data_out_i7 to A_AUX_9__I_0_i2 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.193ns

 Path Details: \CALL0/Data_out_i7 to A_AUX_9__I_0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \CALL0/Data_out_i7 (from m_clk_c)
Route        13   e 1.554                                  Data_out_27__N_183[15]
LUT4        ---     0.448              C to Z              i29_3_lut_adj_76
Route         1   e 0.788                                  n13
LUT4        ---     0.448              C to Z              i28_3_lut_3_lut
Route         1   e 0.020                                  A_AUX_9__N_76
MUXL5       ---     0.212           ALUT to Z              MBR_11__I_0
Route         1   e 0.788                                  A_AUX_9__N_75
                  --------
                    4.661  (32.4% logic, 67.6% route), 4 logic levels.


Passed:  The following path meets requirements by 0.336ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \CALL0/Data_out_i1  (from m_clk_c +)
   Destination:    FD1S1I     D              B_AUX_9__I_0_i6  (to m_clk_c +)

   Delay:                   4.518ns  (33.4% logic, 66.6% route), 4 logic levels.

 Constraint Details:

      4.518ns data_path \CALL0/Data_out_i1 to B_AUX_9__I_0_i6 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.336ns

 Path Details: \CALL0/Data_out_i1 to B_AUX_9__I_0_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \CALL0/Data_out_i1 (from m_clk_c)
Route        11   e 1.411                                  Data_out_27__N_183[0]
LUT4        ---     0.448              C to Z              i29_3_lut_adj_90
Route         1   e 0.788                                  n13_adj_481
LUT4        ---     0.448              D to Z              i28_3_lut_4_lut_adj_84
Route         1   e 0.020                                  B_AUX_9__N_126
MUXL5       ---     0.212           BLUT to Z              MBR_5__I_0
Route         1   e 0.788                                  B_AUX_9__N_124
                  --------
                    4.518  (33.4% logic, 66.6% route), 4 logic levels.

Report: 4.807 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets RA_9__N_11]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets RC_9__N_18]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets RD_9__N_24]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets RB_9__N_13]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets m_clk_c]                 |     5.000 ns|     4.807 ns|     4  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets RA_9__N_11]              |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets RC_9__N_18]              |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets RD_9__N_24]              |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets RB_9__N_13]              |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  66 paths, 60 nets, and 175 connections (30.5% coverage)


Peak memory: 82853888 bytes, TRCE: 1163264 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
