#[doc = "IOMUXC"]
#[repr(C)]
pub struct RegisterBlock {
    _reserved0: [u8; 0x10],
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_00 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_00: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_01 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_01: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_02 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_02: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_03 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_03: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_04 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_04: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_05 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_05: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_06 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_06: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_07 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_07: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_08 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_08: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_09 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_09: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_10 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_10: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_11 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_11: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_12 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_12: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_13 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_13: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_14 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_14: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_15 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_15: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_16 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_16: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_17 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_17: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_18 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_18: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_19 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_19: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_20 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_20: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_21 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_21: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_22 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_22: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_23 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_23: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_24 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_24: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_25 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_25: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_26 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_26: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_27 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_27: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_28 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_28: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_29 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_29: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_30 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_30: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_31 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_31: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_32 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_32: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_33 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_33: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_34 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_34: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_35 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_35: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_36 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_36: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_37 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_37: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_38 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_38: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_39 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_39: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_40 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_40: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_41 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B1_41: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_00 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_00: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_01 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_01: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_02 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_02: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_03 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_03: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_04 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_04: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_05 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_05: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_06 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_06: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_07 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_07: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_08 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_08: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_09 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_09: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_10 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_10: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_11 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_11: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_12 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_12: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_13 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_13: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_14 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_14: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_15 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_15: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_16 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_16: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_17 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_17: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_18 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_18: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_19 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_19: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_20 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_EMC_B2_20: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_00 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_00: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_01 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_01: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_02 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_02: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_03 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_03: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_04 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_04: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_05 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_05: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_06 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_06: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_07 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_07: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_08 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_08: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_09 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_09: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_10 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_10: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_11 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_11: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_12 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_12: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_13 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_13: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_14 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_14: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_15 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_15: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_16 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_16: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_17 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_17: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_18 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_18: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_19 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_19: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_20 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_20: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_21 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_21: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_22 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_22: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_23 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_23: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_24 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_24: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_25 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_25: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_26 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_26: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_27 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_27: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_28 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_28: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_29 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_29: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_30 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_30: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_31 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_31: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_32 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_32: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_33 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_33: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_34 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_34: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_AD_35 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_AD_35: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_00 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_00: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_01 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_01: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_02 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_02: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_03 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_03: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_04 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_04: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_05 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_SD_B1_05: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_00 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_SD_B2_00: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_01 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_SD_B2_01: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_02 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_SD_B2_02: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_03 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_SD_B2_03: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_04 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_SD_B2_04: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_05 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_SD_B2_05: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_06 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_SD_B2_06: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_07 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_SD_B2_07: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_08 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_SD_B2_08: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_09 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_SD_B2_09: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_10 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_SD_B2_10: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_11 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_SD_B2_11: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_12_DUMMY SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_SD_B2_12: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B1_00 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B1_00: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B1_01 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B1_01: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B1_02 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B1_02: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B1_03 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B1_03: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B1_04 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B1_04: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B1_05 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B1_05: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B1_06 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B1_06: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B1_07 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B1_07: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B1_08 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B1_08: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B1_09 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B1_09: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B1_10 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B1_10: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B1_11 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B1_11: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B1_12 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B1_12: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B1_13 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B1_13: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B2_00 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B2_00: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B2_01 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B2_01: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B2_02 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B2_02: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B2_03 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B2_03: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B2_04 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B2_04: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B2_05 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B2_05: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B2_06 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B2_06: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B2_07 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B2_07: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B2_08 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B2_08: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B2_09 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B2_09: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B2_10 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B2_10: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B2_11 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B2_11: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B2_12 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B2_12: crate::RWRegister<u32>,
    #[doc = "SW_MUX_CTL_PAD_GPIO_B2_13 SW MUX Control Register"]
    pub SW_MUX_CTL_PAD_GPIO_B2_13: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_00 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_00: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_01 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_01: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_02 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_02: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_03 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_03: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_04 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_04: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_05 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_05: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_06 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_06: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_07 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_07: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_08 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_08: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_09 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_09: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_10 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_10: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_11 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_11: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_12 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_12: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_13 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_13: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_14 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_14: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_15 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_15: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_16 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_16: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_17 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_17: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_18 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_18: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_19 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_19: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_20 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_20: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_21 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_21: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_22 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_22: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_23 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_23: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_24 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_24: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_25 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_25: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_26 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_26: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_27 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_27: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_28 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_28: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_29 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_29: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_30 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_30: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_31 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_31: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_32 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_32: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_33 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_33: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_34 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_34: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_35 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_35: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_36 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_36: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_37 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_37: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_38 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_38: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_39 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_39: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_40 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_40: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_41 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B1_41: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_00 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_00: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_01 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_01: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_02 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_02: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_03 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_03: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_04 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_04: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_05 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_05: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_06 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_06: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_07 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_07: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_08 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_08: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_09 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_09: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_10 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_10: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_11 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_11: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_12 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_12: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_13 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_13: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_14 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_14: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_15 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_15: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_16 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_16: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_17 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_17: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_18 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_18: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_19 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_19: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_20 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_EMC_B2_20: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_00 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_00: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_01 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_01: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_02 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_02: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_03 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_03: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_04 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_04: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_05 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_05: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_06 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_06: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_07 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_07: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_08 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_08: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_09 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_09: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_10 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_10: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_11 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_11: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_12 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_12: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_13 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_13: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_14 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_14: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_15 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_15: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_16 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_16: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_17 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_17: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_18 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_18: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_19 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_19: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_20 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_20: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_21 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_21: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_22 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_22: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_23 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_23: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_24 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_24: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_25 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_25: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_26 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_26: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_27 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_27: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_28 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_28: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_29 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_29: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_30 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_30: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_31 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_31: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_32 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_32: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_33 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_33: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_34 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_34: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_AD_35 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_AD_35: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_00 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_00: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_01 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_01: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_02 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_02: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_03 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_03: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_04 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_04: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_05 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_SD_B1_05: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_00 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_SD_B2_00: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_01 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_SD_B2_01: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_02 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_SD_B2_02: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_03 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_SD_B2_03: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_04 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_SD_B2_04: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_05 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_SD_B2_05: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_06 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_SD_B2_06: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_07 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_SD_B2_07: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_08 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_SD_B2_08: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_09 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_SD_B2_09: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_10 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_SD_B2_10: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_11 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_SD_B2_11: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_12_DUMMY SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_SD_B2_12: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B1_00 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B1_00: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B1_01 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B1_01: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B1_02 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B1_02: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B1_03 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B1_03: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B1_04 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B1_04: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B1_05 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B1_05: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B1_06 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B1_06: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B1_07 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B1_07: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B1_08 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B1_08: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B1_09 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B1_09: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B1_10 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B1_10: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B1_11 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B1_11: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B1_12 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B1_12: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B1_13 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B1_13: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B2_00 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B2_00: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B2_01 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B2_01: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B2_02 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B2_02: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B2_03 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B2_03: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B2_04 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B2_04: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B2_05 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B2_05: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B2_06 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B2_06: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B2_07 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B2_07: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B2_08 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B2_08: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B2_09 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B2_09: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B2_10 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B2_10: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B2_11 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B2_11: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B2_12 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B2_12: crate::RWRegister<u32>,
    #[doc = "SW_PAD_CTL_PAD_GPIO_B2_13 SW PAD Control Register"]
    pub SW_PAD_CTL_PAD_GPIO_B2_13: crate::RWRegister<u32>,
    #[doc = "CAN1_IPP_IND_CANRX_SELECT_INPUT DAISY Register"]
    pub CAN1_IPP_IND_CANRX_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "CAN2_IPP_IND_CANRX_SELECT_INPUT DAISY Register"]
    pub CAN2_IPP_IND_CANRX_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "CAN3_IPP_IND_CANRX_SELECT_INPUT DAISY Register"]
    pub CAN3_IPP_IND_CANRX_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "ECAT_ECAT_RX_CLK_0_SELECT_INPUT DAISY Register"]
    pub ECAT_ECAT_RX_CLK_0_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "ECAT_ECAT_RX_CLK_1_SELECT_INPUT DAISY Register"]
    pub ECAT_ECAT_RX_CLK_1_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "ECAT_ECAT_RX_DATA0_0_SELECT_INPUT DAISY Register"]
    pub ECAT_ECAT_RX_DATA0_0_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "ECAT_ECAT_RX_DATA0_1_SELECT_INPUT DAISY Register"]
    pub ECAT_ECAT_RX_DATA0_1_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "ECAT_ECAT_RX_DATA1_0_SELECT_INPUT DAISY Register"]
    pub ECAT_ECAT_RX_DATA1_0_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "ECAT_ECAT_RX_DATA1_1_SELECT_INPUT DAISY Register"]
    pub ECAT_ECAT_RX_DATA1_1_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "ECAT_ECAT_RX_DATA2_0_SELECT_INPUT DAISY Register"]
    pub ECAT_ECAT_RX_DATA2_0_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "ECAT_ECAT_RX_DATA2_1_SELECT_INPUT DAISY Register"]
    pub ECAT_ECAT_RX_DATA2_1_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "ECAT_ECAT_RX_DATA3_0_SELECT_INPUT DAISY Register"]
    pub ECAT_ECAT_RX_DATA3_0_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "ECAT_ECAT_RX_DATA3_1_SELECT_INPUT DAISY Register"]
    pub ECAT_ECAT_RX_DATA3_1_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "ECAT_ECAT_RX_DV_0_SELECT_INPUT DAISY Register"]
    pub ECAT_ECAT_RX_DV_0_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "ECAT_ECAT_RX_DV_1_SELECT_INPUT DAISY Register"]
    pub ECAT_ECAT_RX_DV_1_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "ECAT_ECAT_RX_ER_0_SELECT_INPUT DAISY Register"]
    pub ECAT_ECAT_RX_ER_0_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "ECAT_ECAT_RX_ER_1_SELECT_INPUT DAISY Register"]
    pub ECAT_ECAT_RX_ER_1_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "ECAT_ECAT_TX_CLK_0_SELECT_INPUT DAISY Register"]
    pub ECAT_ECAT_TX_CLK_0_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "ECAT_ECAT_TX_CLK_1_SELECT_INPUT DAISY Register"]
    pub ECAT_ECAT_TX_CLK_1_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "ECAT_MDIO_DATA_IN_SELECT_INPUT DAISY Register"]
    pub ECAT_MDIO_DATA_IN_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "ECAT_PROM_DATA_IN_SELECT_INPUT DAISY Register"]
    pub ECAT_PROM_DATA_IN_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_0 DAISY Register"]
    pub FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_1 DAISY Register"]
    pub FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_1: crate::RWRegister<u32>,
    #[doc = "FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_2 DAISY Register"]
    pub FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_0 DAISY Register"]
    pub FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_1 DAISY Register"]
    pub FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_1: crate::RWRegister<u32>,
    #[doc = "FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_2 DAISY Register"]
    pub FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "FLEXPWM2_IPP_IND_PWMA_SELECT_INPUT_0 DAISY Register"]
    pub FLEXPWM2_IPP_IND_PWMA_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "FLEXPWM2_IPP_IND_PWMA_SELECT_INPUT_1 DAISY Register"]
    pub FLEXPWM2_IPP_IND_PWMA_SELECT_INPUT_1: crate::RWRegister<u32>,
    #[doc = "FLEXPWM2_IPP_IND_PWMA_SELECT_INPUT_2 DAISY Register"]
    pub FLEXPWM2_IPP_IND_PWMA_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "FLEXPWM2_IPP_IND_PWMB_SELECT_INPUT_0 DAISY Register"]
    pub FLEXPWM2_IPP_IND_PWMB_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "FLEXPWM2_IPP_IND_PWMB_SELECT_INPUT_1 DAISY Register"]
    pub FLEXPWM2_IPP_IND_PWMB_SELECT_INPUT_1: crate::RWRegister<u32>,
    #[doc = "FLEXPWM2_IPP_IND_PWMB_SELECT_INPUT_2 DAISY Register"]
    pub FLEXPWM2_IPP_IND_PWMB_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "FLEXPWM3_IPP_IND_PWMA_SELECT_INPUT_0 DAISY Register"]
    pub FLEXPWM3_IPP_IND_PWMA_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "FLEXPWM3_IPP_IND_PWMA_SELECT_INPUT_1 DAISY Register"]
    pub FLEXPWM3_IPP_IND_PWMA_SELECT_INPUT_1: crate::RWRegister<u32>,
    #[doc = "FLEXPWM3_IPP_IND_PWMA_SELECT_INPUT_2 DAISY Register"]
    pub FLEXPWM3_IPP_IND_PWMA_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "FLEXPWM3_IPP_IND_PWMA_SELECT_INPUT_3 DAISY Register"]
    pub FLEXPWM3_IPP_IND_PWMA_SELECT_INPUT_3: crate::RWRegister<u32>,
    #[doc = "FLEXPWM3_IPP_IND_PWMB_SELECT_INPUT_0 DAISY Register"]
    pub FLEXPWM3_IPP_IND_PWMB_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "FLEXPWM3_IPP_IND_PWMB_SELECT_INPUT_1 DAISY Register"]
    pub FLEXPWM3_IPP_IND_PWMB_SELECT_INPUT_1: crate::RWRegister<u32>,
    #[doc = "FLEXPWM3_IPP_IND_PWMB_SELECT_INPUT_2 DAISY Register"]
    pub FLEXPWM3_IPP_IND_PWMB_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "FLEXPWM3_IPP_IND_PWMB_SELECT_INPUT_3 DAISY Register"]
    pub FLEXPWM3_IPP_IND_PWMB_SELECT_INPUT_3: crate::RWRegister<u32>,
    #[doc = "FLEXSPI1_BUS2BIT_IPP_IND_DQS_FA_SELECT_INPUT DAISY Register"]
    pub FLEXSPI1_BUS2BIT_IPP_IND_DQS_FA_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI1_BUS2BIT_IPP_IND_DQS_FB_SELECT_INPUT DAISY Register"]
    pub FLEXSPI1_BUS2BIT_IPP_IND_DQS_FB_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT0_SELECT_INPUT DAISY Register"]
    pub FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT0_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT1_SELECT_INPUT DAISY Register"]
    pub FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT1_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT2_SELECT_INPUT DAISY Register"]
    pub FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT2_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT3_SELECT_INPUT DAISY Register"]
    pub FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT3_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT4_SELECT_INPUT DAISY Register"]
    pub FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT4_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT5_SELECT_INPUT DAISY Register"]
    pub FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT5_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT6_SELECT_INPUT DAISY Register"]
    pub FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT6_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT7_SELECT_INPUT DAISY Register"]
    pub FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT7_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI1_BUS2BIT_IPP_IND_SCK_FB_SELECT_INPUT DAISY Register"]
    pub FLEXSPI1_BUS2BIT_IPP_IND_SCK_FB_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI2_BUS2BIT_IPP_IND_DQS_FA_SELECT_INPUT DAISY Register"]
    pub FLEXSPI2_BUS2BIT_IPP_IND_DQS_FA_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI2_BUS2BIT_IPP_IND_DQS_FB_SELECT_INPUT DAISY Register"]
    pub FLEXSPI2_BUS2BIT_IPP_IND_DQS_FB_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI2_BUS2BIT_IPP_IND_IO_FA_BIT0_SELECT_INPUT DAISY Register"]
    pub FLEXSPI2_BUS2BIT_IPP_IND_IO_FA_BIT0_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI2_BUS2BIT_IPP_IND_IO_FA_BIT1_SELECT_INPUT DAISY Register"]
    pub FLEXSPI2_BUS2BIT_IPP_IND_IO_FA_BIT1_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI2_BUS2BIT_IPP_IND_IO_FA_BIT2_SELECT_INPUT DAISY Register"]
    pub FLEXSPI2_BUS2BIT_IPP_IND_IO_FA_BIT2_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI2_BUS2BIT_IPP_IND_IO_FA_BIT3_SELECT_INPUT DAISY Register"]
    pub FLEXSPI2_BUS2BIT_IPP_IND_IO_FA_BIT3_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI2_BUS2BIT_IPP_IND_IO_FB_BIT0_SELECT_INPUT DAISY Register"]
    pub FLEXSPI2_BUS2BIT_IPP_IND_IO_FB_BIT0_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI2_BUS2BIT_IPP_IND_IO_FB_BIT1_SELECT_INPUT DAISY Register"]
    pub FLEXSPI2_BUS2BIT_IPP_IND_IO_FB_BIT1_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI2_BUS2BIT_IPP_IND_IO_FB_BIT2_SELECT_INPUT DAISY Register"]
    pub FLEXSPI2_BUS2BIT_IPP_IND_IO_FB_BIT2_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI2_BUS2BIT_IPP_IND_IO_FB_BIT3_SELECT_INPUT DAISY Register"]
    pub FLEXSPI2_BUS2BIT_IPP_IND_IO_FB_BIT3_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI2_BUS2BIT_IPP_IND_SCK_FA_SELECT_INPUT DAISY Register"]
    pub FLEXSPI2_BUS2BIT_IPP_IND_SCK_FA_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "FLEXSPI2_BUS2BIT_IPP_IND_SCK_FB_SELECT_INPUT DAISY Register"]
    pub FLEXSPI2_BUS2BIT_IPP_IND_SCK_FB_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "I3C2_PIN_SCL_IN_SELECT_INPUT DAISY Register"]
    pub I3C2_PIN_SCL_IN_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "I3C2_PIN_SDA_IN_SELECT_INPUT DAISY Register"]
    pub I3C2_PIN_SDA_IN_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "KPP_IPP_IND_COL_SELECT_INPUT_0 DAISY Register"]
    pub KPP_IPP_IND_COL_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "KPP_IPP_IND_COL_SELECT_INPUT_1 DAISY Register"]
    pub KPP_IPP_IND_COL_SELECT_INPUT_1: crate::RWRegister<u32>,
    #[doc = "KPP_IPP_IND_COL_SELECT_INPUT_2 DAISY Register"]
    pub KPP_IPP_IND_COL_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "KPP_IPP_IND_COL_SELECT_INPUT_3 DAISY Register"]
    pub KPP_IPP_IND_COL_SELECT_INPUT_3: crate::RWRegister<u32>,
    #[doc = "KPP_IPP_IND_COL_SELECT_INPUT_4 DAISY Register"]
    pub KPP_IPP_IND_COL_SELECT_INPUT_4: crate::RWRegister<u32>,
    #[doc = "KPP_IPP_IND_COL_SELECT_INPUT_5 DAISY Register"]
    pub KPP_IPP_IND_COL_SELECT_INPUT_5: crate::RWRegister<u32>,
    #[doc = "KPP_IPP_IND_COL_SELECT_INPUT_6 DAISY Register"]
    pub KPP_IPP_IND_COL_SELECT_INPUT_6: crate::RWRegister<u32>,
    #[doc = "KPP_IPP_IND_COL_SELECT_INPUT_7 DAISY Register"]
    pub KPP_IPP_IND_COL_SELECT_INPUT_7: crate::RWRegister<u32>,
    #[doc = "KPP_IPP_IND_ROW_SELECT_INPUT_0 DAISY Register"]
    pub KPP_IPP_IND_ROW_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "KPP_IPP_IND_ROW_SELECT_INPUT_1 DAISY Register"]
    pub KPP_IPP_IND_ROW_SELECT_INPUT_1: crate::RWRegister<u32>,
    #[doc = "KPP_IPP_IND_ROW_SELECT_INPUT_2 DAISY Register"]
    pub KPP_IPP_IND_ROW_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "KPP_IPP_IND_ROW_SELECT_INPUT_3 DAISY Register"]
    pub KPP_IPP_IND_ROW_SELECT_INPUT_3: crate::RWRegister<u32>,
    #[doc = "KPP_IPP_IND_ROW_SELECT_INPUT_4 DAISY Register"]
    pub KPP_IPP_IND_ROW_SELECT_INPUT_4: crate::RWRegister<u32>,
    #[doc = "KPP_IPP_IND_ROW_SELECT_INPUT_5 DAISY Register"]
    pub KPP_IPP_IND_ROW_SELECT_INPUT_5: crate::RWRegister<u32>,
    #[doc = "KPP_IPP_IND_ROW_SELECT_INPUT_6 DAISY Register"]
    pub KPP_IPP_IND_ROW_SELECT_INPUT_6: crate::RWRegister<u32>,
    #[doc = "KPP_IPP_IND_ROW_SELECT_INPUT_7 DAISY Register"]
    pub KPP_IPP_IND_ROW_SELECT_INPUT_7: crate::RWRegister<u32>,
    #[doc = "LPI2C3_IPP_IND_LPI2C_SCL_SELECT_INPUT DAISY Register"]
    pub LPI2C3_IPP_IND_LPI2C_SCL_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPI2C3_IPP_IND_LPI2C_SDA_SELECT_INPUT DAISY Register"]
    pub LPI2C3_IPP_IND_LPI2C_SDA_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPI2C4_IPP_IND_LPI2C_SCL_SELECT_INPUT DAISY Register"]
    pub LPI2C4_IPP_IND_LPI2C_SCL_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPI2C4_IPP_IND_LPI2C_SDA_SELECT_INPUT DAISY Register"]
    pub LPI2C4_IPP_IND_LPI2C_SDA_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPI2C5_IPP_IND_LPI2C_SCL_SELECT_INPUT DAISY Register"]
    pub LPI2C5_IPP_IND_LPI2C_SCL_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPI2C5_IPP_IND_LPI2C_SDA_SELECT_INPUT DAISY Register"]
    pub LPI2C5_IPP_IND_LPI2C_SDA_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPI2C6_IPP_IND_LPI2C_SCL_SELECT_INPUT DAISY Register"]
    pub LPI2C6_IPP_IND_LPI2C_SCL_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPI2C6_IPP_IND_LPI2C_SDA_SELECT_INPUT DAISY Register"]
    pub LPI2C6_IPP_IND_LPI2C_SDA_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPSPI3_IPP_IND_LPSPI_PCS_SELECT_INPUT_0 DAISY Register"]
    pub LPSPI3_IPP_IND_LPSPI_PCS_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "LPSPI3_IPP_IND_LPSPI_PCS_SELECT_INPUT_1 DAISY Register"]
    pub LPSPI3_IPP_IND_LPSPI_PCS_SELECT_INPUT_1: crate::RWRegister<u32>,
    #[doc = "LPSPI3_IPP_IND_LPSPI_PCS_SELECT_INPUT_2 DAISY Register"]
    pub LPSPI3_IPP_IND_LPSPI_PCS_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "LPSPI3_IPP_IND_LPSPI_PCS_SELECT_INPUT_3 DAISY Register"]
    pub LPSPI3_IPP_IND_LPSPI_PCS_SELECT_INPUT_3: crate::RWRegister<u32>,
    #[doc = "LPSPI3_IPP_IND_LPSPI_SCK_SELECT_INPUT DAISY Register"]
    pub LPSPI3_IPP_IND_LPSPI_SCK_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPSPI3_IPP_IND_LPSPI_SDI_SELECT_INPUT DAISY Register"]
    pub LPSPI3_IPP_IND_LPSPI_SDI_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPSPI3_IPP_IND_LPSPI_SDO_SELECT_INPUT DAISY Register"]
    pub LPSPI3_IPP_IND_LPSPI_SDO_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPSPI4_IPP_IND_LPSPI_PCS_SELECT_INPUT_0 DAISY Register"]
    pub LPSPI4_IPP_IND_LPSPI_PCS_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "LPSPI4_IPP_IND_LPSPI_SCK_SELECT_INPUT DAISY Register"]
    pub LPSPI4_IPP_IND_LPSPI_SCK_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPSPI4_IPP_IND_LPSPI_SDI_SELECT_INPUT DAISY Register"]
    pub LPSPI4_IPP_IND_LPSPI_SDI_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPSPI4_IPP_IND_LPSPI_SDO_SELECT_INPUT DAISY Register"]
    pub LPSPI4_IPP_IND_LPSPI_SDO_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPSPI5_IPP_IND_LPSPI_PCS_SELECT_INPUT_0 DAISY Register"]
    pub LPSPI5_IPP_IND_LPSPI_PCS_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "LPSPI5_IPP_IND_LPSPI_PCS_SELECT_INPUT_1 DAISY Register"]
    pub LPSPI5_IPP_IND_LPSPI_PCS_SELECT_INPUT_1: crate::RWRegister<u32>,
    #[doc = "LPSPI5_IPP_IND_LPSPI_PCS_SELECT_INPUT_2 DAISY Register"]
    pub LPSPI5_IPP_IND_LPSPI_PCS_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "LPSPI5_IPP_IND_LPSPI_PCS_SELECT_INPUT_3 DAISY Register"]
    pub LPSPI5_IPP_IND_LPSPI_PCS_SELECT_INPUT_3: crate::RWRegister<u32>,
    #[doc = "LPSPI5_IPP_IND_LPSPI_SCK_SELECT_INPUT DAISY Register"]
    pub LPSPI5_IPP_IND_LPSPI_SCK_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPSPI5_IPP_IND_LPSPI_SDI_SELECT_INPUT DAISY Register"]
    pub LPSPI5_IPP_IND_LPSPI_SDI_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPSPI5_IPP_IND_LPSPI_SDO_SELECT_INPUT DAISY Register"]
    pub LPSPI5_IPP_IND_LPSPI_SDO_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPSPI6_IPP_IND_LPSPI_PCS_SELECT_INPUT_0 DAISY Register"]
    pub LPSPI6_IPP_IND_LPSPI_PCS_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "LPSPI6_IPP_IND_LPSPI_PCS_SELECT_INPUT_1 DAISY Register"]
    pub LPSPI6_IPP_IND_LPSPI_PCS_SELECT_INPUT_1: crate::RWRegister<u32>,
    #[doc = "LPSPI6_IPP_IND_LPSPI_PCS_SELECT_INPUT_2 DAISY Register"]
    pub LPSPI6_IPP_IND_LPSPI_PCS_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "LPSPI6_IPP_IND_LPSPI_PCS_SELECT_INPUT_3 DAISY Register"]
    pub LPSPI6_IPP_IND_LPSPI_PCS_SELECT_INPUT_3: crate::RWRegister<u32>,
    #[doc = "LPSPI6_IPP_IND_LPSPI_SCK_SELECT_INPUT DAISY Register"]
    pub LPSPI6_IPP_IND_LPSPI_SCK_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPSPI6_IPP_IND_LPSPI_SDI_SELECT_INPUT DAISY Register"]
    pub LPSPI6_IPP_IND_LPSPI_SDI_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPSPI6_IPP_IND_LPSPI_SDO_SELECT_INPUT DAISY Register"]
    pub LPSPI6_IPP_IND_LPSPI_SDO_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART10_IPP_IND_LPUART_RXD_SELECT_INPUT DAISY Register"]
    pub LPUART10_IPP_IND_LPUART_RXD_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART10_IPP_IND_LPUART_TXD_SELECT_INPUT DAISY Register"]
    pub LPUART10_IPP_IND_LPUART_TXD_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART11_IPP_IND_LPUART_RXD_SELECT_INPUT DAISY Register"]
    pub LPUART11_IPP_IND_LPUART_RXD_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART11_IPP_IND_LPUART_TXD_SELECT_INPUT DAISY Register"]
    pub LPUART11_IPP_IND_LPUART_TXD_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART3_IPP_IND_LPUART_CTS_N_SELECT_INPUT DAISY Register"]
    pub LPUART3_IPP_IND_LPUART_CTS_N_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART3_IPP_IND_LPUART_RXD_SELECT_INPUT DAISY Register"]
    pub LPUART3_IPP_IND_LPUART_RXD_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART3_IPP_IND_LPUART_TXD_SELECT_INPUT DAISY Register"]
    pub LPUART3_IPP_IND_LPUART_TXD_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART4_IPP_IND_LPUART_CTS_N_SELECT_INPUT DAISY Register"]
    pub LPUART4_IPP_IND_LPUART_CTS_N_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART5_IPP_IND_LPUART_CTS_N_SELECT_INPUT DAISY Register"]
    pub LPUART5_IPP_IND_LPUART_CTS_N_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART5_IPP_IND_LPUART_DCD_N_SELECT_INPUT DAISY Register"]
    pub LPUART5_IPP_IND_LPUART_DCD_N_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART5_IPP_IND_LPUART_DSR_N_SELECT_INPUT DAISY Register"]
    pub LPUART5_IPP_IND_LPUART_DSR_N_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART5_IPP_IND_LPUART_RI_N_SELECT_INPUT DAISY Register"]
    pub LPUART5_IPP_IND_LPUART_RI_N_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART5_IPP_IND_LPUART_RXD_SELECT_INPUT DAISY Register"]
    pub LPUART5_IPP_IND_LPUART_RXD_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART5_IPP_IND_LPUART_TXD_SELECT_INPUT DAISY Register"]
    pub LPUART5_IPP_IND_LPUART_TXD_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART6_IPP_IND_LPUART_CTS_N_SELECT_INPUT DAISY Register"]
    pub LPUART6_IPP_IND_LPUART_CTS_N_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART6_IPP_IND_LPUART_DCD_N_SELECT_INPUT DAISY Register"]
    pub LPUART6_IPP_IND_LPUART_DCD_N_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART6_IPP_IND_LPUART_DSR_N_SELECT_INPUT DAISY Register"]
    pub LPUART6_IPP_IND_LPUART_DSR_N_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART6_IPP_IND_LPUART_RI_N_SELECT_INPUT DAISY Register"]
    pub LPUART6_IPP_IND_LPUART_RI_N_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART6_IPP_IND_LPUART_RXD_SELECT_INPUT DAISY Register"]
    pub LPUART6_IPP_IND_LPUART_RXD_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART6_IPP_IND_LPUART_TXD_SELECT_INPUT DAISY Register"]
    pub LPUART6_IPP_IND_LPUART_TXD_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART8_IPP_IND_LPUART_CTS_N_SELECT_INPUT DAISY Register"]
    pub LPUART8_IPP_IND_LPUART_CTS_N_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART8_IPP_IND_LPUART_RXD_SELECT_INPUT DAISY Register"]
    pub LPUART8_IPP_IND_LPUART_RXD_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART8_IPP_IND_LPUART_TXD_SELECT_INPUT DAISY Register"]
    pub LPUART8_IPP_IND_LPUART_TXD_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART9_IPP_IND_LPUART_RXD_SELECT_INPUT DAISY Register"]
    pub LPUART9_IPP_IND_LPUART_RXD_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "LPUART9_IPP_IND_LPUART_TXD_SELECT_INPUT DAISY Register"]
    pub LPUART9_IPP_IND_LPUART_TXD_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_0 DAISY Register"]
    pub MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_1 DAISY Register"]
    pub MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_1: crate::RWRegister<u32>,
    #[doc = "MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_2 DAISY Register"]
    pub MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_3 DAISY Register"]
    pub MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_3: crate::RWRegister<u32>,
    _reserved1: [u8; 0xb8],
    #[doc = "NETC_EMDIO_IN_SELECT_INPUT DAISY Register"]
    pub NETC_EMDIO_IN_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_ETH2_COL_SELECT_INPUT DAISY Register"]
    pub NETC_ETH2_COL_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_ETH2_CRS_SELECT_INPUT DAISY Register"]
    pub NETC_ETH2_CRS_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_ETH2_SLV_MDC_IN_SELECT_INPUT DAISY Register"]
    pub NETC_ETH2_SLV_MDC_IN_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_ETH2_SLV_MDIO_IN_SELECT_INPUT DAISY Register"]
    pub NETC_ETH2_SLV_MDIO_IN_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_ETH3_COL_SELECT_INPUT DAISY Register"]
    pub NETC_ETH3_COL_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_ETH3_CRS_SELECT_INPUT DAISY Register"]
    pub NETC_ETH3_CRS_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_ETH3_SLV_MDC_IN_SELECT_INPUT DAISY Register"]
    pub NETC_ETH3_SLV_MDC_IN_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_ETH3_SLV_MDIO_IN_SELECT_INPUT DAISY Register"]
    pub NETC_ETH3_SLV_MDIO_IN_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_ETH4_COL_SELECT_INPUT DAISY Register"]
    pub NETC_ETH4_COL_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_ETH4_CRS_SELECT_INPUT DAISY Register"]
    pub NETC_ETH4_CRS_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_ETH4_SLV_MDC_IN_SELECT_INPUT DAISY Register"]
    pub NETC_ETH4_SLV_MDC_IN_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_ETH4_SLV_MDIO_IN_SELECT_INPUT DAISY Register"]
    pub NETC_ETH4_SLV_MDIO_IN_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_TMR_TRIG1_SELECT_INPUT DAISY Register"]
    pub NETC_TMR_TRIG1_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_TMR_TRIG2_SELECT_INPUT DAISY Register"]
    pub NETC_TMR_TRIG2_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_CLKGEN_IPP_TMR_CLK_SELECT_INPUT DAISY Register"]
    pub NETC_CLKGEN_IPP_TMR_CLK_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH0_RX_CLK_SELECT_INPUT DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH0_RX_CLK_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH0_RX_DV_SELECT_INPUT DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH0_RX_DV_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH0_RX_ER_SELECT_INPUT DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH0_RX_ER_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH0_RXD_SELECT_INPUT_0 DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH0_RXD_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH0_RXD_SELECT_INPUT_1 DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH0_RXD_SELECT_INPUT_1: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH0_RXD_SELECT_INPUT_2 DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH0_RXD_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH0_RXD_SELECT_INPUT_3 DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH0_RXD_SELECT_INPUT_3: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH0_TX_CLK_SELECT_INPUT DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH0_TX_CLK_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH2_RX_CLK_SELECT_INPUT DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH2_RX_CLK_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH2_RX_DV_SELECT_INPUT DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH2_RX_DV_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH2_RX_ER_SELECT_INPUT DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH2_RX_ER_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH2_RXD_SELECT_INPUT_0 DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH2_RXD_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH2_RXD_SELECT_INPUT_1 DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH2_RXD_SELECT_INPUT_1: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH2_RXD_SELECT_INPUT_2 DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH2_RXD_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH2_RXD_SELECT_INPUT_3 DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH2_RXD_SELECT_INPUT_3: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH2_TX_CLK_SELECT_INPUT DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH2_TX_CLK_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH3_RX_CLK_SELECT_INPUT DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH3_RX_CLK_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH3_RX_DV_SELECT_INPUT DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH3_RX_DV_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH3_RX_ER_SELECT_INPUT DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH3_RX_ER_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH3_RXD_SELECT_INPUT_0 DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH3_RXD_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH3_RXD_SELECT_INPUT_1 DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH3_RXD_SELECT_INPUT_1: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH3_RXD_SELECT_INPUT_2 DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH3_RXD_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH3_RXD_SELECT_INPUT_3 DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH3_RXD_SELECT_INPUT_3: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH3_TX_CLK_SELECT_INPUT DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH3_TX_CLK_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH4_RX_CLK_SELECT_INPUT DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH4_RX_CLK_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH4_RX_DV_SELECT_INPUT DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH4_RX_DV_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH4_RX_ER_SELECT_INPUT DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH4_RX_ER_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH4_RXD_SELECT_INPUT_0 DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH4_RXD_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH4_RXD_SELECT_INPUT_1 DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH4_RXD_SELECT_INPUT_1: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH4_RXD_SELECT_INPUT_2 DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH4_RXD_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH4_RXD_SELECT_INPUT_3 DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH4_RXD_SELECT_INPUT_3: crate::RWRegister<u32>,
    #[doc = "NETC_PINMUX_IPP_IND_ETH4_TX_CLK_SELECT_INPUT DAISY Register"]
    pub NETC_PINMUX_IPP_IND_ETH4_TX_CLK_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER1_TMR0_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER1_TMR0_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER1_TMR1_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER1_TMR1_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER1_TMR2_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER1_TMR2_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER2_TMR0_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER2_TMR0_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER2_TMR1_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER2_TMR1_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER2_TMR2_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER2_TMR2_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER3_TMR0_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER3_TMR0_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER3_TMR1_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER3_TMR1_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER3_TMR2_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER3_TMR2_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER4_TMR0_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER4_TMR0_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER4_TMR1_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER4_TMR1_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER4_TMR2_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER4_TMR2_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER5_TMR0_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER5_TMR0_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER5_TMR1_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER5_TMR1_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER5_TMR2_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER5_TMR2_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER6_TMR0_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER6_TMR0_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER6_TMR1_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER6_TMR1_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER6_TMR2_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER6_TMR2_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER7_TMR0_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER7_TMR0_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER7_TMR1_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER7_TMR1_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER8_TMR0_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER8_TMR0_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "QTIMER8_TMR1_INPUT_SELECT_INPUT DAISY Register"]
    pub QTIMER8_TMR1_INPUT_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "SAI4_IPG_CLK_SAI_MCLK_SELECT_INPUT DAISY Register"]
    pub SAI4_IPG_CLK_SAI_MCLK_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "SAI4_IPP_IND_SAI_RXBCLK_SELECT_INPUT DAISY Register"]
    pub SAI4_IPP_IND_SAI_RXBCLK_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "SAI4_IPP_IND_SAI_RXDATA_SELECT_INPUT_0 DAISY Register"]
    pub SAI4_IPP_IND_SAI_RXDATA_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "SAI4_IPP_IND_SAI_RXDATA_SELECT_INPUT_1 DAISY Register"]
    pub SAI4_IPP_IND_SAI_RXDATA_SELECT_INPUT_1: crate::RWRegister<u32>,
    #[doc = "SAI4_IPP_IND_SAI_RXSYNC_SELECT_INPUT DAISY Register"]
    pub SAI4_IPP_IND_SAI_RXSYNC_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "SAI4_IPP_IND_SAI_TXBCLK_SELECT_INPUT DAISY Register"]
    pub SAI4_IPP_IND_SAI_TXBCLK_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "SAI4_IPP_IND_SAI_TXSYNC_SELECT_INPUT DAISY Register"]
    pub SAI4_IPP_IND_SAI_TXSYNC_SELECT_INPUT: crate::RWRegister<u32>,
    _reserved2: [u8; 0x08],
    #[doc = "SINC1_IPP_IND_EMBIT_SELECT_INPUT_0 DAISY Register"]
    pub SINC1_IPP_IND_EMBIT_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "SINC1_IPP_IND_EMBIT_SELECT_INPUT_1 DAISY Register"]
    pub SINC1_IPP_IND_EMBIT_SELECT_INPUT_1: crate::RWRegister<u32>,
    #[doc = "SINC1_IPP_IND_EMBIT_SELECT_INPUT_2 DAISY Register"]
    pub SINC1_IPP_IND_EMBIT_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "SINC1_IPP_IND_EMBIT_SELECT_INPUT_3 DAISY Register"]
    pub SINC1_IPP_IND_EMBIT_SELECT_INPUT_3: crate::RWRegister<u32>,
    #[doc = "SINC1_IPP_IND_EMCLK_SELECT_INPUT_0 DAISY Register"]
    pub SINC1_IPP_IND_EMCLK_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "SINC1_IPP_IND_EMCLK_SELECT_INPUT_1 DAISY Register"]
    pub SINC1_IPP_IND_EMCLK_SELECT_INPUT_1: crate::RWRegister<u32>,
    #[doc = "SINC1_IPP_IND_EMCLK_SELECT_INPUT_2 DAISY Register"]
    pub SINC1_IPP_IND_EMCLK_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "SINC1_IPP_IND_EMCLK_SELECT_INPUT_3 DAISY Register"]
    pub SINC1_IPP_IND_EMCLK_SELECT_INPUT_3: crate::RWRegister<u32>,
    #[doc = "SINC2_IPP_IND_EMBIT_SELECT_INPUT_2 DAISY Register"]
    pub SINC2_IPP_IND_EMBIT_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "SINC2_IPP_IND_EMBIT_SELECT_INPUT_3 DAISY Register"]
    pub SINC2_IPP_IND_EMBIT_SELECT_INPUT_3: crate::RWRegister<u32>,
    #[doc = "SINC2_IPP_IND_EMCLK_SELECT_INPUT_0 DAISY Register"]
    pub SINC2_IPP_IND_EMCLK_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "SINC2_IPP_IND_EMCLK_SELECT_INPUT_2 DAISY Register"]
    pub SINC2_IPP_IND_EMCLK_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "SINC2_IPP_IND_EMCLK_SELECT_INPUT_3 DAISY Register"]
    pub SINC2_IPP_IND_EMCLK_SELECT_INPUT_3: crate::RWRegister<u32>,
    #[doc = "SPDIF_SPDIF_IN1_SELECT_INPUT DAISY Register"]
    pub SPDIF_SPDIF_IN1_SELECT_INPUT: crate::RWRegister<u32>,
    _reserved3: [u8; 0x08],
    #[doc = "USB_IPP_IND_OTG2_OC_SELECT_INPUT DAISY Register"]
    pub USB_IPP_IND_OTG2_OC_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "USB_IPP_IND_OTG_OC_SELECT_INPUT DAISY Register"]
    pub USB_IPP_IND_OTG_OC_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "USBPHY1_USB_ID_SELECT_INPUT DAISY Register"]
    pub USBPHY1_USB_ID_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "USBPHY2_USB_ID_SELECT_INPUT DAISY Register"]
    pub USBPHY2_USB_ID_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "USDHC1_IPP_CARD_DET_SELECT_INPUT DAISY Register"]
    pub USDHC1_IPP_CARD_DET_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "USDHC1_IPP_WP_ON_SELECT_INPUT DAISY Register"]
    pub USDHC1_IPP_WP_ON_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "USDHC2_IPP_CARD_DET_SELECT_INPUT DAISY Register"]
    pub USDHC2_IPP_CARD_DET_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "USDHC2_IPP_WP_ON_SELECT_INPUT DAISY Register"]
    pub USDHC2_IPP_WP_ON_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_14 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_14: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_15 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_15: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_17 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_17: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_18 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_18: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_19 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_19: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_20 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_20: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_21 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_21: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_22 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_22: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_23 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_23: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_24 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_24: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_25 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_25: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_26 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_26: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_27 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_27: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_28 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_28: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_29 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_29: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_30 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_30: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_31 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_31: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_32 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_32: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_33 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_33: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_34 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_34: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_35 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_35: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_36 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_36: crate::RWRegister<u32>,
    #[doc = "XBAR1_XBAR_IN_SELECT_INPUT_37 DAISY Register"]
    pub XBAR1_XBAR_IN_SELECT_INPUT_37: crate::RWRegister<u32>,
    _reserved4: [u8; 0x70],
    #[doc = "XSPI_SLV_IPP_IND_CS_SELECT_INPUT DAISY Register"]
    pub XSPI_SLV_IPP_IND_CS_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "XSPI_SLV_IPP_IND_DQS_SELECT_INPUT DAISY Register"]
    pub XSPI_SLV_IPP_IND_DQS_SELECT_INPUT: crate::RWRegister<u32>,
    #[doc = "XSPI_SLV_IPP_IND_IO_SELECT_INPUT_0 DAISY Register"]
    pub XSPI_SLV_IPP_IND_IO_SELECT_INPUT_0: crate::RWRegister<u32>,
    #[doc = "XSPI_SLV_IPP_IND_IO_SELECT_INPUT_1 DAISY Register"]
    pub XSPI_SLV_IPP_IND_IO_SELECT_INPUT_1: crate::RWRegister<u32>,
    #[doc = "XSPI_SLV_IPP_IND_IO_SELECT_INPUT_2 DAISY Register"]
    pub XSPI_SLV_IPP_IND_IO_SELECT_INPUT_2: crate::RWRegister<u32>,
    #[doc = "XSPI_SLV_IPP_IND_IO_SELECT_INPUT_3 DAISY Register"]
    pub XSPI_SLV_IPP_IND_IO_SELECT_INPUT_3: crate::RWRegister<u32>,
    #[doc = "XSPI_SLV_IPP_IND_IO_SELECT_INPUT_4 DAISY Register"]
    pub XSPI_SLV_IPP_IND_IO_SELECT_INPUT_4: crate::RWRegister<u32>,
    #[doc = "XSPI_SLV_IPP_IND_IO_SELECT_INPUT_5 DAISY Register"]
    pub XSPI_SLV_IPP_IND_IO_SELECT_INPUT_5: crate::RWRegister<u32>,
    #[doc = "XSPI_SLV_IPP_IND_IO_SELECT_INPUT_6 DAISY Register"]
    pub XSPI_SLV_IPP_IND_IO_SELECT_INPUT_6: crate::RWRegister<u32>,
    #[doc = "XSPI_SLV_IPP_IND_IO_SELECT_INPUT_7 DAISY Register"]
    pub XSPI_SLV_IPP_IND_IO_SELECT_INPUT_7: crate::RWRegister<u32>,
    #[doc = "XSPI_SLV_IPP_IND_SCK_SELECT_INPUT DAISY Register"]
    pub XSPI_SLV_IPP_IND_SCK_SELECT_INPUT: crate::RWRegister<u32>,
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_00 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_00 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA00 of instance: semc"]
            pub const ALT0_SEMC_DATA0: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: XBAR1_XBAR_INOUT04 of instance: xbar1"]
            pub const ALT1_XBAR1_XBAR_INOUT4: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SINC3_MOD_CLK0 of instance: sinc3"]
            pub const ALT2_SINC3_MOD_CLK0: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPUART3_CTS_B of instance: lpuart3"]
            pub const ALT3_LPUART3_CTS_B: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH3_TXD03 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH3_TXD3: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO00 of instance: gpio2"]
            pub const ALT5_GPIO2_IO0: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_ROW03 of instance: kpp"]
            pub const ALT6_KPP_ROW3: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO00 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO0: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH4_TXD03 of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH4_TXD3: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: ECAT_TX_DATA3_0 of instance: ecat"]
            pub const ALT10_ECAT_PT0_TXD3: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_DATA00 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_DATA0: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_00"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_01 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_01 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA01 of instance: semc"]
            pub const ALT0_SEMC_DATA1: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: XBAR1_XBAR_INOUT05 of instance: xbar1"]
            pub const ALT1_XBAR1_XBAR_INOUT5: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SINC3_MOD_CLK1 of instance: sinc3"]
            pub const ALT2_SINC3_MOD_CLK1: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPUART3_RTS_B of instance: lpuart3"]
            pub const ALT3_LPUART3_RTS_B: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH3_TXD02 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH3_TXD2: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO01 of instance: gpio2"]
            pub const ALT5_GPIO2_IO1: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_COL03 of instance: kpp"]
            pub const ALT6_KPP_COL3: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO01 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO1: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH4_TXD02 of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH4_TXD2: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: ECAT_TX_DATA2_0 of instance: ecat"]
            pub const ALT10_ECAT_PT0_TXD2: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_DATA01 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_DATA1: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_01"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_02 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_02 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA02 of instance: semc"]
            pub const ALT0_SEMC_DATA2: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: XBAR1_XBAR_INOUT06 of instance: xbar1"]
            pub const ALT1_XBAR1_XBAR_INOUT6: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SINC3_MOD_CLK2 of instance: sinc3"]
            pub const ALT2_SINC3_MOD_CLK2: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPUART3_RX of instance: lpuart3"]
            pub const ALT3_LPUART3_RX: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH3_RX_CLK of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH3_RX_CLK: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO02 of instance: gpio2"]
            pub const ALT5_GPIO2_IO2: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_ROW02 of instance: kpp"]
            pub const ALT6_KPP_ROW2: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO02 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO2: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH4_RX_CLK of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH4_RX_CLK: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: ECAT_RX_CLK_0 of instance: ecat"]
            pub const ALT10_ECAT_PT0_RX_CLK: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_DATA02 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_DATA2: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_02"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_03 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_03 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA03 of instance: semc"]
            pub const ALT0_SEMC_DATA3: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: XBAR1_XBAR_INOUT07 of instance: xbar1"]
            pub const ALT1_XBAR1_XBAR_INOUT7: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SINC3_EMCLK00 of instance: sinc3"]
            pub const ALT2_SINC3_EMCLK0: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPUART3_TX of instance: lpuart3"]
            pub const ALT3_LPUART3_TX: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH3_RXD03 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH3_RXD3: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO03 of instance: gpio2"]
            pub const ALT5_GPIO2_IO3: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_COL02 of instance: kpp"]
            pub const ALT6_KPP_COL2: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO03 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO3: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH4_RXD03 of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH4_RXD3: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: ECAT_RX_DATA3_0 of instance: ecat"]
            pub const ALT10_ECAT_PT0_RXD3: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_DATA03 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_DATA3: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_03"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_04 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_04 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA04 of instance: semc"]
            pub const ALT0_SEMC_DATA4: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: XBAR1_XBAR_INOUT08 of instance: xbar1"]
            pub const ALT1_XBAR1_XBAR_INOUT8: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SINC3_EMBIT00 of instance: sinc3"]
            pub const ALT2_SINC3_EMBIT0: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPUART3_DSR_B of instance: lpuart3"]
            pub const ALT3_LPUART3_DSR_B: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH3_RXD02 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH3_RXD2: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO04 of instance: gpio2"]
            pub const ALT5_GPIO2_IO4: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_ROW01 of instance: kpp"]
            pub const ALT6_KPP_ROW1: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO04 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO4: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH4_RXD02 of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH4_RXD2: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: ECAT_RX_DATA2_0 of instance: ecat"]
            pub const ALT10_ECAT_PT0_RXD2: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_DATA04 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_DATA4: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_04"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_05 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_05 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA05 of instance: semc"]
            pub const ALT0_SEMC_DATA5: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: XBAR1_XBAR_INOUT09 of instance: xbar1"]
            pub const ALT1_XBAR1_XBAR_INOUT9: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SINC3_EMCLK01 of instance: sinc3"]
            pub const ALT2_SINC3_EMCLK1: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPUART3_DCD_B of instance: lpuart3"]
            pub const ALT3_LPUART3_DCD_B: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH3_TXD00 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH3_TXD0: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO05 of instance: gpio2"]
            pub const ALT5_GPIO2_IO5: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_ROW07 of instance: kpp"]
            pub const ALT6_KPP_ROW7: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO05 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO5: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH4_TXD00 of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH4_TXD0: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: ECAT_TX_DATA0_0 of instance: ecat"]
            pub const ALT10_ECAT_PT0_TXD0: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_DATA05 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_DATA5: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_05"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_06 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_06 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA06 of instance: semc"]
            pub const ALT0_SEMC_DATA6: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM4_PWMB03 of instance: flexpwm4"]
            pub const ALT1_FLEXPWM4_PWMB3: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SINC3_EMBIT01 of instance: sinc3"]
            pub const ALT2_SINC3_EMBIT1: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPUART3_RI_B of instance: lpuart3"]
            pub const ALT3_LPUART3_RI_B: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH3_TXD01 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH3_TXD1: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO06 of instance: gpio2"]
            pub const ALT5_GPIO2_IO6: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_COL07 of instance: kpp"]
            pub const ALT6_KPP_COL7: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO06 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO6: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH4_TXD01 of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH4_TXD1: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: ECAT_TX_DATA1_0 of instance: ecat"]
            pub const ALT10_ECAT_PT0_TXD1: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_DATA06 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_DATA6: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_06"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_07 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_07 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA07 of instance: semc"]
            pub const ALT0_SEMC_DATA7: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM4_PWMA03 of instance: flexpwm4"]
            pub const ALT1_FLEXPWM4_PWMA3: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SINC3_EMCLK02 of instance: sinc3"]
            pub const ALT2_SINC3_EMCLK2: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPUART3_DTR_B of instance: lpuart3"]
            pub const ALT3_LPUART3_DTR_B: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH3_TX_EN of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH3_TX_EN: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO07 of instance: gpio2"]
            pub const ALT5_GPIO2_IO7: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_ROW06 of instance: kpp"]
            pub const ALT6_KPP_ROW6: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO07 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO7: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH4_TX_EN of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH4_TX_EN: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: ECAT_TX_EN_0 of instance: ecat"]
            pub const ALT10_ECAT_PT0_TX_EN: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_DATA07 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_DATA7: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_07"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_08 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_08 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DM00 of instance: semc"]
            pub const ALT0_SEMC_DM0: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM2_PWMB03 of instance: flexpwm2"]
            pub const ALT1_FLEXPWM2_PWMB3: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SINC3_EMBIT02 of instance: sinc3"]
            pub const ALT2_SINC3_EMBIT2: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPUART4_DSR_B of instance: lpuart4"]
            pub const ALT3_LPUART4_DSR_B: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH3_TX_CLK of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH3_TX_CLK: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO08 of instance: gpio2"]
            pub const ALT5_GPIO2_IO8: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_COL06 of instance: kpp"]
            pub const ALT6_KPP_COL6: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO08 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO8: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH4_TX_CLK of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH4_TX_CLK: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: ECAT_TX_CLK_0 of instance: ecat"]
            pub const ALT10_ECAT_PT0_TX_CLK: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_LBB of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_LBB: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_08"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_09 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_09 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_ADDR00 of instance: semc"]
            pub const ALT0_SEMC_ADDR0: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM2_PWMA03 of instance: flexpwm2"]
            pub const ALT1_FLEXPWM2_PWMA3: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SINC3_EMCLK03 of instance: sinc3"]
            pub const ALT2_SINC3_EMCLK3: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPUART4_DCD_B of instance: lpuart4"]
            pub const ALT3_LPUART4_DCD_B: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH3_RXD00 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH3_RXD0: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO09 of instance: gpio2"]
            pub const ALT5_GPIO2_IO9: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_ROW05 of instance: kpp"]
            pub const ALT6_KPP_ROW5: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO09 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO9: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH4_RXD00 of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH4_RXD0: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: ECAT_RX_DATA0_0 of instance: ecat"]
            pub const ALT10_ECAT_PT0_RXD0: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_ADDR00 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_ADDR0: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_09"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_10 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_10 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_ADDR01 of instance: semc"]
            pub const ALT0_SEMC_ADDR1: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM3_PWMB03 of instance: flexpwm3"]
            pub const ALT1_FLEXPWM3_PWMB3: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SINC3_EMBIT03 of instance: sinc3"]
            pub const ALT2_SINC3_EMBIT3: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPUART4_RI_B of instance: lpuart4"]
            pub const ALT3_LPUART4_RI_B: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH3_RXD01 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH3_RXD1: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO10 of instance: gpio2"]
            pub const ALT5_GPIO2_IO10: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_COL05 of instance: kpp"]
            pub const ALT6_KPP_COL5: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO10 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO10: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH4_RXD01 of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH4_RXD1: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: ECAT_RX_DATA1_0 of instance: ecat"]
            pub const ALT10_ECAT_PT0_RXD1: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_ADDR01 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_ADDR1: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_10"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_11 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_11 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_ADDR02 of instance: semc"]
            pub const ALT0_SEMC_ADDR2: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM3_PWMA03 of instance: flexpwm3"]
            pub const ALT1_FLEXPWM3_PWMA3: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SINC_FILTER_GLUE3_BREAK of instance: sinc_filter_glue3"]
            pub const ALT2_SINC_FILTER_GLUE3_BREAK: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPUART4_DTR_B of instance: lpuart4"]
            pub const ALT3_LPUART4_DTR_B: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH3_RX_DV of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH3_RX_DV: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO11 of instance: gpio2"]
            pub const ALT5_GPIO2_IO11: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_ROW04 of instance: kpp"]
            pub const ALT6_KPP_ROW4: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO11 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO11: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH4_RX_DV of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH4_RX_DV: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: ECAT_RX_DV_0 of instance: ecat"]
            pub const ALT10_ECAT_PT0_RX_DV: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_ADDR02 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_ADDR2: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_11"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_12 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_12 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_ADDR03 of instance: semc"]
            pub const ALT0_SEMC_ADDR3: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM4_PWMA00 of instance: flexpwm4"]
            pub const ALT1_FLEXPWM4_PWMA0: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART4_TX of instance: lpuart4"]
            pub const ALT2_LPUART4_TX: u32 = 0x02;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH3_RX_ER of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH3_RX_ER: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO12 of instance: gpio2"]
            pub const ALT5_GPIO2_IO12: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_COL04 of instance: kpp"]
            pub const ALT6_KPP_COL4: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO12 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO12: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH4_RX_ER of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH4_RX_ER: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: ECAT_PT0_RX_ER of instance: ecat"]
            pub const ALT10_ECAT_PT0_RX_ER: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_ADDR03 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_ADDR3: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_12"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_13 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_13 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_ADDR04 of instance: semc"]
            pub const ALT0_SEMC_ADDR4: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM4_PWMB00 of instance: flexpwm4"]
            pub const ALT1_FLEXPWM4_PWMB0: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART4_RX of instance: lpuart4"]
            pub const ALT2_LPUART4_RX: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_PINMUX_ETH2_RX_DV of instance: netc_pinmux"]
            pub const ALT3_NETC_PINMUX_ETH2_RX_DV: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH3_TX_ER of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH3_TX_ER: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO13 of instance: gpio2"]
            pub const ALT5_GPIO2_IO13: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_COL01 of instance: kpp"]
            pub const ALT6_KPP_COL1: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO13 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO13: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH4_TX_ER of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH4_TX_ER: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: QTIMER1_TIMER1 of instance: qtimer1"]
            pub const ALT10_QTIMER1_TIMER1: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_ADDR04 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_ADDR4: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_13"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_14 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_14 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_ADDR05 of instance: semc"]
            pub const ALT0_SEMC_ADDR5: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM4_PWMA01 of instance: flexpwm4"]
            pub const ALT1_FLEXPWM4_PWMA1: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART5_TX of instance: lpuart5"]
            pub const ALT2_LPUART5_TX: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_PINMUX_ETH2_TX_EN of instance: netc_pinmux"]
            pub const ALT3_NETC_PINMUX_ETH2_TX_EN: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_ETH3_CRS of instance: netc"]
            pub const ALT4_NETC_ETH3_CRS: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO14 of instance: gpio2"]
            pub const ALT5_GPIO2_IO14: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_ROW00 of instance: kpp"]
            pub const ALT6_KPP_ROW0: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO14 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO14: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_ETH4_CRS of instance: netc"]
            pub const ALT9_NETC_ETH4_CRS: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: LPUART4_CTS_B of instance: lpuart4"]
            pub const ALT10_LPUART4_CTS_B: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_ADDR05 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_ADDR5: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_14"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_15 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_15 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_ADDR06 of instance: semc"]
            pub const ALT0_SEMC_ADDR6: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM4_PWMB01 of instance: flexpwm4"]
            pub const ALT1_FLEXPWM4_PWMB1: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART5_RX of instance: lpuart5"]
            pub const ALT2_LPUART5_RX: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_PINMUX_ETH2_TX_CLK of instance: netc_pinmux"]
            pub const ALT3_NETC_PINMUX_ETH2_TX_CLK: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_ETH3_COL of instance: netc"]
            pub const ALT4_NETC_ETH3_COL: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO15 of instance: gpio2"]
            pub const ALT5_GPIO2_IO15: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_COL00 of instance: kpp"]
            pub const ALT6_KPP_COL0: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO15 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO15: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_ETH4_COL of instance: netc"]
            pub const ALT9_NETC_ETH4_COL: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: LPUART4_RTS_B of instance: lpuart4"]
            pub const ALT10_LPUART4_RTS_B: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_ADDR06 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_ADDR6: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_15"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_16 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_16 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_ADDR07 of instance: semc"]
            pub const ALT0_SEMC_ADDR7: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM4_PWMB02 of instance: flexpwm4"]
            pub const ALT1_FLEXPWM4_PWMB2: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART9_TX of instance: lpuart9"]
            pub const ALT2_LPUART9_TX: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_PINMUX_ETH2_RXD00 of instance: netc_pinmux"]
            pub const ALT3_NETC_PINMUX_ETH2_RXD0: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_ETH3_SLV_MDC of instance: netc"]
            pub const ALT4_NETC_ETH3_SLV_MDC: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO16 of instance: gpio2"]
            pub const ALT5_GPIO2_IO16: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: NETC_ETH4_SLV_MDC of instance: netc"]
            pub const ALT6_NETC_ETH4_SLV_MDC: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO16 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO16: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_ETH2_SLV_MDC of instance: netc"]
            pub const ALT9_NETC_ETH2_SLV_MDC: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: LPSPI6_PCS2 of instance: lpspi6"]
            pub const ALT10_LPSPI6_PCS2: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_ADDR07 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_ADDR7: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_16"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_17 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_17 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_ADDR08 of instance: semc"]
            pub const ALT0_SEMC_ADDR8: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM4_PWMA02 of instance: flexpwm4"]
            pub const ALT1_FLEXPWM4_PWMA2: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART9_RX of instance: lpuart9"]
            pub const ALT2_LPUART9_RX: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_PINMUX_ETH2_RXD01 of instance: netc_pinmux"]
            pub const ALT3_NETC_PINMUX_ETH2_RXD1: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_ETH3_SLV_MDIO of instance: netc"]
            pub const ALT4_NETC_ETH3_SLV_MDIO: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO17 of instance: gpio2"]
            pub const ALT5_GPIO2_IO17: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: NETC_ETH4_SLV_MDIO of instance: netc"]
            pub const ALT6_NETC_ETH4_SLV_MDIO: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO17 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO17: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_ETH2_SLV_MDIO of instance: netc"]
            pub const ALT9_NETC_ETH2_SLV_MDIO: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: LPSPI6_PCS1 of instance: lpspi6"]
            pub const ALT10_LPSPI6_PCS1: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_ADDR08 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_ADDR8: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_17"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_18 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_18 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_ADDR09 of instance: semc"]
            pub const ALT0_SEMC_ADDR9: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM2_PWMA00 of instance: flexpwm2"]
            pub const ALT1_FLEXPWM2_PWMA0: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: QTIMER1_TIMER0 of instance: qtimer1"]
            pub const ALT2_QTIMER1_TIMER0: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPSPI6_SCK of instance: lpspi6"]
            pub const ALT3_LPSPI6_SCK: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_ETH2_CRS of instance: netc"]
            pub const ALT4_NETC_ETH2_CRS: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO18 of instance: gpio2"]
            pub const ALT5_GPIO2_IO18: u32 = 0x05;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO18 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO18: u32 = 0x08;
            #[doc = "Select mux mode: ALT10 mux port: NETC_EMDC of instance: netc"]
            pub const ALT10_NETC_EMDC: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_ADDR09 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_ADDR9: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_18"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_19 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_19 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_ADDR11 of instance: semc"]
            pub const ALT0_SEMC_ADDR11: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM2_PWMB00 of instance: flexpwm2"]
            pub const ALT1_FLEXPWM2_PWMB0: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: QTIMER2_TIMER0 of instance: qtimer2"]
            pub const ALT2_QTIMER2_TIMER0: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPSPI6_SDI of instance: lpspi6"]
            pub const ALT3_LPSPI6_SDI: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_ETH2_COL of instance: netc"]
            pub const ALT4_NETC_ETH2_COL: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO19 of instance: gpio2"]
            pub const ALT5_GPIO2_IO19: u32 = 0x05;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO19 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO19: u32 = 0x08;
            #[doc = "Select mux mode: ALT10 mux port: NETC_EMDIO of instance: netc"]
            pub const ALT10_NETC_EMDIO: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_ADDR11 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_ADDR11: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_19"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_20 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_20 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_ADDR12 of instance: semc"]
            pub const ALT0_SEMC_ADDR12: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM2_PWMA01 of instance: flexpwm2"]
            pub const ALT1_FLEXPWM2_PWMA1: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: QTIMER3_TIMER0 of instance: qtimer3"]
            pub const ALT2_QTIMER3_TIMER0: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPSPI6_SDO of instance: lpspi6"]
            pub const ALT3_LPSPI6_SDO: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH2_TX_ER of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH2_TX_ER: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO20 of instance: gpio2"]
            pub const ALT5_GPIO2_IO20: u32 = 0x05;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO20 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO20: u32 = 0x08;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_ADDR12 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_ADDR12: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_20"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_21 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_21 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_BA0 of instance: semc"]
            pub const ALT0_SEMC_BA0: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM2_PWMB01 of instance: flexpwm2"]
            pub const ALT1_FLEXPWM2_PWMB1: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: QTIMER4_TIMER0 of instance: qtimer4"]
            pub const ALT2_QTIMER4_TIMER0: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPSPI6_PCS0 of instance: lpspi6"]
            pub const ALT3_LPSPI6_PCS0: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH2_RX_CLK of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH2_RX_CLK: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO21 of instance: gpio2"]
            pub const ALT5_GPIO2_IO21: u32 = 0x05;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO21 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO21: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPUART4_CTS_B of instance: lpuart4"]
            pub const ALT9_LPUART4_CTS_B: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: FLEXSPI2_BUS2BIT_B_DQS of instance: flexspi2_bus2bit"]
            pub const ALT10_FLEXSPI2_BUS2BIT_B_DQS: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_ADDR13 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_ADDR13: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_21"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_22 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_22 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_BA1 of instance: semc"]
            pub const ALT0_SEMC_BA1: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM2_PWMB02 of instance: flexpwm2"]
            pub const ALT1_FLEXPWM2_PWMB2: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: QTIMER5_TIMER0 of instance: qtimer5"]
            pub const ALT2_QTIMER5_TIMER0: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPSPI4_SCK of instance: lpspi4"]
            pub const ALT3_LPSPI4_SCK: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH2_RXD02 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH2_RXD2: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO22 of instance: gpio2"]
            pub const ALT5_GPIO2_IO22: u32 = 0x05;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO22 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO22: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPUART4_RTS_B of instance: lpuart4"]
            pub const ALT9_LPUART4_RTS_B: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: FLEXSPI2_BUS2BIT_B_DATA03 of instance: flexspi2_bus2bit"]
            pub const ALT10_FLEXSPI2_BUS2BIT_B_DATA3: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_ADDR14 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_ADDR14: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_22"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_23 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_23 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_ADDR10 of instance: semc"]
            pub const ALT0_SEMC_ADDR10: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM2_PWMA02 of instance: flexpwm2"]
            pub const ALT1_FLEXPWM2_PWMA2: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: QTIMER6_TIMER0 of instance: qtimer6"]
            pub const ALT2_QTIMER6_TIMER0: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPSPI4_SDI of instance: lpspi4"]
            pub const ALT3_LPSPI4_SDI: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH2_RXD03 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH2_RXD3: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO23 of instance: gpio2"]
            pub const ALT5_GPIO2_IO23: u32 = 0x05;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO23 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO23: u32 = 0x08;
            #[doc = "Select mux mode: ALT10 mux port: FLEXSPI2_BUS2BIT_B_DATA02 of instance: flexspi2_bus2bit"]
            pub const ALT10_FLEXSPI2_BUS2BIT_B_DATA2: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_ADDR10 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_ADDR10: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_23"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_24 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_24 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_CAS of instance: semc"]
            pub const ALT0_SEMC_CAS: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM1_PWMA00 of instance: flexpwm1"]
            pub const ALT1_FLEXPWM1_PWMA0: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: QTIMER7_TIMER0 of instance: qtimer7"]
            pub const ALT2_QTIMER7_TIMER0: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPSPI4_SDO of instance: lpspi4"]
            pub const ALT3_LPSPI4_SDO: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH2_TXD03 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH2_TXD3: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO24 of instance: gpio2"]
            pub const ALT5_GPIO2_IO24: u32 = 0x05;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO24 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO24: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_ETH3_SLV_MDC of instance: netc"]
            pub const ALT9_NETC_ETH3_SLV_MDC: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: FLEXSPI2_BUS2BIT_B_DATA01 of instance: flexspi2_bus2bit"]
            pub const ALT10_FLEXSPI2_BUS2BIT_B_DATA1: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_ADDR15 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_ADDR15: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_24"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_25 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_25 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_RAS of instance: semc"]
            pub const ALT0_SEMC_RAS: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM1_PWMB00 of instance: flexpwm1"]
            pub const ALT1_FLEXPWM1_PWMB0: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: QTIMER8_TIMER0 of instance: qtimer8"]
            pub const ALT2_QTIMER8_TIMER0: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPSPI4_PCS0 of instance: lpspi4"]
            pub const ALT3_LPSPI4_PCS0: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH2_TXD02 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH2_TXD2: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO25 of instance: gpio2"]
            pub const ALT5_GPIO2_IO25: u32 = 0x05;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO1_FLEXIO25 of instance: flexio1"]
            pub const ALT8_FLEXIO1_FLEXIO25: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_ETH3_SLV_MDIO of instance: netc"]
            pub const ALT9_NETC_ETH3_SLV_MDIO: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: FLEXSPI2_BUS2BIT_B_DATA00 of instance: flexspi2_bus2bit"]
            pub const ALT10_FLEXSPI2_BUS2BIT_B_DATA0: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_ADDR16 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_ADDR16: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_25"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_26 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_26 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_CLK of instance: semc"]
            pub const ALT0_SEMC_CLK: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM1_PWMA01 of instance: flexpwm1"]
            pub const ALT1_FLEXPWM1_PWMA1: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XBAR1_XBAR_INOUT10 of instance: xbar1"]
            pub const ALT2_XBAR1_XBAR_INOUT10: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: FLEXSPI2_BUS2BIT_A_SS1_B of instance: flexspi2_bus2bit"]
            pub const ALT3_FLEXSPI2_BUS2BIT_A_SS1_B: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH2_TXD01 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH2_TXD1: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO26 of instance: gpio2"]
            pub const ALT5_GPIO2_IO26: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: ECAT_TX_DATA1_1 of instance: ecat"]
            pub const ALT6_ECAT_PT1_TXD1: u32 = 0x06;
            #[doc = "Select mux mode: ALT10 mux port: LPSPI6_SCK of instance: lpspi6"]
            pub const ALT10_LPSPI6_SCK: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_WE of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_WE: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_26"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_27 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_27 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_CKE of instance: semc"]
            pub const ALT0_SEMC_CKE: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM1_PWMB01 of instance: flexpwm1"]
            pub const ALT1_FLEXPWM1_PWMB1: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XBAR1_XBAR_INOUT11 of instance: xbar1"]
            pub const ALT2_XBAR1_XBAR_INOUT11: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: FLEXSPI2_BUS2BIT_B_SS1_B of instance: flexspi2_bus2bit"]
            pub const ALT3_FLEXSPI2_BUS2BIT_B_SS1_B: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH2_TXD00 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH2_TXD0: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO27 of instance: gpio2"]
            pub const ALT5_GPIO2_IO27: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: ECAT_TX_DATA0_1 of instance: ecat"]
            pub const ALT6_ECAT_PT1_TXD0: u32 = 0x06;
            #[doc = "Select mux mode: ALT9 mux port: LPUART6_RI_B of instance: lpuart6"]
            pub const ALT9_LPUART6_RI_B: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: LPSPI6_SDI of instance: lpspi6"]
            pub const ALT10_LPSPI6_SDI: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_OEB of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_OEB: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_27"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_28 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_28 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_WE of instance: semc"]
            pub const ALT0_SEMC_WE: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM1_PWMB02 of instance: flexpwm1"]
            pub const ALT1_FLEXPWM1_PWMB2: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XBAR1_XBAR_INOUT12 of instance: xbar1"]
            pub const ALT2_XBAR1_XBAR_INOUT12: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: FLEXSPI2_BUS2BIT_B_SS0_B of instance: flexspi2_bus2bit"]
            pub const ALT3_FLEXSPI2_BUS2BIT_B_SS0_B: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH2_TX_EN of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH2_TX_EN: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO28 of instance: gpio2"]
            pub const ALT5_GPIO2_IO28: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: ECAT_TX_EN_1 of instance: ecat"]
            pub const ALT6_ECAT_PT1_TX_EN: u32 = 0x06;
            #[doc = "Select mux mode: ALT9 mux port: LPUART6_DTR_B of instance: lpuart6"]
            pub const ALT9_LPUART6_DTR_B: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: LPSPI6_SDO of instance: lpspi6"]
            pub const ALT10_LPSPI6_SDO: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_ADV of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_ADV: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_28"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_29 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_29 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_CS0 of instance: semc"]
            pub const ALT0_SEMC_CS0: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM1_PWMA02 of instance: flexpwm1"]
            pub const ALT1_FLEXPWM1_PWMA2: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XBAR1_XBAR_INOUT13 of instance: xbar1"]
            pub const ALT2_XBAR1_XBAR_INOUT13: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: FLEXSPI2_BUS2BIT_B_DQS of instance: flexspi2_bus2bit"]
            pub const ALT3_FLEXSPI2_BUS2BIT_B_DQS: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH2_TX_CLK of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH2_TX_CLK: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO29 of instance: gpio2"]
            pub const ALT5_GPIO2_IO29: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: ECAT_TX_CLK_1 of instance: ecat"]
            pub const ALT6_ECAT_PT1_TX_CLK: u32 = 0x06;
            #[doc = "Select mux mode: ALT9 mux port: LPUART6_DCD_B of instance: lpuart6"]
            pub const ALT9_LPUART6_DCD_B: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: LPSPI6_PCS0 of instance: lpspi6"]
            pub const ALT10_LPSPI6_PCS0: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_CS0 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_CS0: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_29"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_30 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_30 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA08 of instance: semc"]
            pub const ALT0_SEMC_DATA8: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM3_PWMA00 of instance: flexpwm3"]
            pub const ALT1_FLEXPWM3_PWMA0: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XBAR1_XBAR_INOUT14 of instance: xbar1"]
            pub const ALT2_XBAR1_XBAR_INOUT14: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: FLEXSPI2_BUS2BIT_B_DATA03 of instance: flexspi2_bus2bit"]
            pub const ALT3_FLEXSPI2_BUS2BIT_B_DATA3: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH2_RXD00 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH2_RXD0: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO30 of instance: gpio2"]
            pub const ALT5_GPIO2_IO30: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: ECAT_RX_DATA0_1 of instance: ecat"]
            pub const ALT6_ECAT_PT1_RXD0: u32 = 0x06;
            #[doc = "Select mux mode: ALT9 mux port: LPUART6_DSR_B of instance: lpuart6"]
            pub const ALT9_LPUART6_DSR_B: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: LPSPI6_PCS1 of instance: lpspi6"]
            pub const ALT10_LPSPI6_PCS1: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_DATA08 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_DATA8: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_30"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_31 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_31 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA09 of instance: semc"]
            pub const ALT0_SEMC_DATA9: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM3_PWMB00 of instance: flexpwm3"]
            pub const ALT1_FLEXPWM3_PWMB0: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART6_TX of instance: lpuart6"]
            pub const ALT2_LPUART6_TX: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: FLEXSPI2_BUS2BIT_B_DATA02 of instance: flexspi2_bus2bit"]
            pub const ALT3_FLEXSPI2_BUS2BIT_B_DATA2: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH2_RXD01 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH2_RXD1: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO2_IO31 of instance: gpio2"]
            pub const ALT5_GPIO2_IO31: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: ECAT_RX_DATA1_1 of instance: ecat"]
            pub const ALT6_ECAT_PT1_RXD1: u32 = 0x06;
            #[doc = "Select mux mode: ALT9 mux port: LPSPI5_SCK of instance: lpspi5"]
            pub const ALT9_LPSPI5_SCK: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: LPSPI6_PCS2 of instance: lpspi6"]
            pub const ALT10_LPSPI6_PCS2: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_DATA09 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_DATA9: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_31"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_32 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_32 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA10 of instance: semc"]
            pub const ALT0_SEMC_DATA10: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM3_PWMA01 of instance: flexpwm3"]
            pub const ALT1_FLEXPWM3_PWMA1: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART6_RX of instance: lpuart6"]
            pub const ALT2_LPUART6_RX: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: FLEXSPI2_BUS2BIT_B_DATA01 of instance: flexspi2_bus2bit"]
            pub const ALT3_FLEXSPI2_BUS2BIT_B_DATA1: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH2_RX_DV of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH2_RX_DV: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO00 of instance: gpio3"]
            pub const ALT5_GPIO3_IO0: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: ECAT_RX_DV_1 of instance: ecat"]
            pub const ALT6_ECAT_PT1_RX_DV: u32 = 0x06;
            #[doc = "Select mux mode: ALT9 mux port: LPSPI5_SDO of instance: lpspi5"]
            pub const ALT9_LPSPI5_SDO: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: LPSPI6_PCS3 of instance: lpspi6"]
            pub const ALT10_LPSPI6_PCS3: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_DATA10 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_DATA10: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_32"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_33 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_33 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA11 of instance: semc"]
            pub const ALT0_SEMC_DATA11: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM3_PWMB01 of instance: flexpwm3"]
            pub const ALT1_FLEXPWM3_PWMB1: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART6_CTS_B of instance: lpuart6"]
            pub const ALT2_LPUART6_CTS_B: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: FLEXSPI2_BUS2BIT_B_DATA00 of instance: flexspi2_bus2bit"]
            pub const ALT3_FLEXSPI2_BUS2BIT_B_DATA0: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH2_RX_ER of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH2_RX_ER: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO01 of instance: gpio3"]
            pub const ALT5_GPIO3_IO1: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: ECAT_RX_ER_1 of instance: ecat"]
            pub const ALT6_ECAT_PT1_RX_ER: u32 = 0x06;
            #[doc = "Select mux mode: ALT9 mux port: LPSPI5_SDI of instance: lpspi5"]
            pub const ALT9_LPSPI5_SDI: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: NETC_PINMUX_ETH2_RX_CLK of instance: netc_pinmux"]
            pub const ALT10_NETC_PINMUX_ETH2_RX_CLK: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_DATA11 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_DATA11: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_33"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_34 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_34 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA12 of instance: semc"]
            pub const ALT0_SEMC_DATA12: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM3_PWMB02 of instance: flexpwm3"]
            pub const ALT1_FLEXPWM3_PWMB2: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART6_RTS_B of instance: lpuart6"]
            pub const ALT2_LPUART6_RTS_B: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: FLEXSPI2_BUS2BIT_B_SCLK of instance: flexspi2_bus2bit"]
            pub const ALT3_FLEXSPI2_BUS2BIT_B_SCLK: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH2_RXD02 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH2_RXD2: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO02 of instance: gpio3"]
            pub const ALT5_GPIO3_IO2: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: ECAT_RX_DATA2_1 of instance: ecat"]
            pub const ALT6_ECAT_PT1_RXD2: u32 = 0x06;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH0_TXD00 of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH0_TXD0: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: LPSPI5_PCS0 of instance: lpspi5"]
            pub const ALT10_LPSPI5_PCS0: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_DATA12 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_DATA12: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_34"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_35 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_35 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA13 of instance: semc"]
            pub const ALT0_SEMC_DATA13: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM3_PWMA02 of instance: flexpwm3"]
            pub const ALT1_FLEXPWM3_PWMA2: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART5_TX of instance: lpuart5"]
            pub const ALT2_LPUART5_TX: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: FLEXSPI2_BUS2BIT_A_DATA00 of instance: flexspi2_bus2bit"]
            pub const ALT3_FLEXSPI2_BUS2BIT_A_DATA0: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH2_RXD03 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH2_RXD3: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO03 of instance: gpio3"]
            pub const ALT5_GPIO3_IO3: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: ECAT_RX_DATA3_1 of instance: ecat"]
            pub const ALT6_ECAT_PT1_RXD3: u32 = 0x06;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH0_TXD01 of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH0_TXD1: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: LPSPI5_PCS1 of instance: lpspi5"]
            pub const ALT10_LPSPI5_PCS1: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_DATA13 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_DATA13: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_35"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_36 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_36 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA14 of instance: semc"]
            pub const ALT0_SEMC_DATA14: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM1_PWMA00 of instance: flexpwm1"]
            pub const ALT1_FLEXPWM1_PWMA0: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART5_RX of instance: lpuart5"]
            pub const ALT2_LPUART5_RX: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: FLEXSPI2_BUS2BIT_A_DATA01 of instance: flexspi2_bus2bit"]
            pub const ALT3_FLEXSPI2_BUS2BIT_A_DATA1: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH2_TXD03 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH2_TXD3: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO04 of instance: gpio3"]
            pub const ALT5_GPIO3_IO4: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: ECAT_TX_DATA3_1 of instance: ecat"]
            pub const ALT6_ECAT_PT1_TXD3: u32 = 0x06;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH0_TX_EN of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH0_TX_EN: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_DATA14 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_DATA14: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_36"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_37 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_37 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA15 of instance: semc"]
            pub const ALT0_SEMC_DATA15: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM1_PWMB00 of instance: flexpwm1"]
            pub const ALT1_FLEXPWM1_PWMB0: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART5_CTS_B of instance: lpuart5"]
            pub const ALT2_LPUART5_CTS_B: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: FLEXSPI2_BUS2BIT_A_DATA02 of instance: flexspi2_bus2bit"]
            pub const ALT3_FLEXSPI2_BUS2BIT_A_DATA2: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH2_TXD02 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH2_TXD2: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO05 of instance: gpio3"]
            pub const ALT5_GPIO3_IO5: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: ECAT_TX_DATA2_1 of instance: ecat"]
            pub const ALT6_ECAT_PT1_TXD2: u32 = 0x06;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH0_TX_CLK of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH0_TX_CLK: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_DATA15 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_DATA15: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_37"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_38 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_38 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DM01 of instance: semc"]
            pub const ALT0_SEMC_DM1: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM1_PWMB03 of instance: flexpwm1"]
            pub const ALT1_FLEXPWM1_PWMB3: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART5_RTS_B of instance: lpuart5"]
            pub const ALT2_LPUART5_RTS_B: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: FLEXSPI2_BUS2BIT_A_DATA03 of instance: flexspi2_bus2bit"]
            pub const ALT3_FLEXSPI2_BUS2BIT_A_DATA3: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH2_RX_CLK of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH2_RX_CLK: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO06 of instance: gpio3"]
            pub const ALT5_GPIO3_IO6: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: ECAT_RX_CLK_1 of instance: ecat"]
            pub const ALT6_ECAT_PT1_RX_CLK: u32 = 0x06;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH0_RXD00 of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH0_RXD0: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_UBB of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_UBB: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_38"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_39 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_39 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DQS of instance: semc"]
            pub const ALT0_SEMC_DQS: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXPWM1_PWMA03 of instance: flexpwm1"]
            pub const ALT1_FLEXPWM1_PWMA3: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XBAR1_XBAR_INOUT15 of instance: xbar1"]
            pub const ALT2_XBAR1_XBAR_INOUT15: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: FLEXSPI2_BUS2BIT_A_SS0_B of instance: flexspi2_bus2bit"]
            pub const ALT3_FLEXSPI2_BUS2BIT_A_SS0_B: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH2_TX_ER of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH2_TX_ER: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO07 of instance: gpio3"]
            pub const ALT5_GPIO3_IO7: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: QTIMER2_TIMER1 of instance: qtimer2"]
            pub const ALT6_QTIMER2_TIMER1: u32 = 0x06;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH0_RXD01 of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH0_RXD1: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_CS1 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_CS1: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_39"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_40 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_40 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_RDY of instance: semc"]
            pub const ALT0_SEMC_RDY: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: NETC_EMDC of instance: netc"]
            pub const ALT1_NETC_EMDC: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: NETC_ETH2_SLV_MDC of instance: netc"]
            pub const ALT2_NETC_ETH2_SLV_MDC: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: FLEXSPI2_BUS2BIT_A_DQS of instance: flexspi2_bus2bit"]
            pub const ALT3_FLEXSPI2_BUS2BIT_A_DQS: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_ETH2_CRS of instance: netc"]
            pub const ALT4_NETC_ETH2_CRS: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO08 of instance: gpio3"]
            pub const ALT5_GPIO3_IO8: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: QTIMER3_TIMER1 of instance: qtimer3"]
            pub const ALT6_QTIMER3_TIMER1: u32 = 0x06;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH0_RX_DV of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH0_RX_DV: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_CS2 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_CS2: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_40"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B1_41 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B1_41 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_CSX00 of instance: semc"]
            pub const ALT0_SEMC_CSX0: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: NETC_EMDIO of instance: netc"]
            pub const ALT1_NETC_EMDIO: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: NETC_ETH2_SLV_MDIO of instance: netc"]
            pub const ALT2_NETC_ETH2_SLV_MDIO: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: FLEXSPI2_BUS2BIT_A_SCLK of instance: flexspi2_bus2bit"]
            pub const ALT3_FLEXSPI2_BUS2BIT_A_SCLK: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_ETH2_COL of instance: netc"]
            pub const ALT4_NETC_ETH2_COL: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO09 of instance: gpio3"]
            pub const ALT5_GPIO3_IO9: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: QTIMER4_TIMER1 of instance: qtimer4"]
            pub const ALT6_QTIMER4_TIMER1: u32 = 0x06;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH0_RX_ER of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH0_RX_ER: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: AHB_SRAMC_CS3 of instance: ahb_sramc"]
            pub const ALT12_AHB_SRAMC_CS3: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B1_41"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_00 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_00 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA16 of instance: semc"]
            pub const ALT0_SEMC_DATA16: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: CCM_ENET_REF_CLK_25M of instance: ccm"]
            pub const ALT1_CCM_ENET_REF_CLK_25M: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: QTIMER5_TIMER1 of instance: qtimer5"]
            pub const ALT2_QTIMER5_TIMER1: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_EMDC of instance: netc"]
            pub const ALT3_NETC_EMDC: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH0_RX_CLK of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH0_RX_CLK: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO10 of instance: gpio3"]
            pub const ALT5_GPIO3_IO10: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT20 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT20: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: LPSPI5_SCK of instance: lpspi5"]
            pub const ALT8_LPSPI5_SCK: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPI2C3_SCL of instance: lpi2c3"]
            pub const ALT9_LPI2C3_SCL: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: FLEXPWM3_PWMA00 of instance: flexpwm3"]
            pub const ALT10_FLEXPWM3_PWMA0: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_RX_CLK_0 of instance: ecat"]
            pub const ALT12_ECAT_PT0_RX_CLK: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_00"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_01 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_01 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA17 of instance: semc"]
            pub const ALT0_SEMC_DATA17: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: USDHC2_CD_B of instance: usdhc2"]
            pub const ALT1_USDHC2_CD_B: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: QTIMER6_TIMER1 of instance: qtimer6"]
            pub const ALT2_QTIMER6_TIMER1: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_EMDIO of instance: netc"]
            pub const ALT3_NETC_EMDIO: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH0_RXD02 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH0_RXD2: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO11 of instance: gpio3"]
            pub const ALT5_GPIO3_IO11: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT21 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT21: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: LPSPI5_PCS0 of instance: lpspi5"]
            pub const ALT8_LPSPI5_PCS0: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPI2C3_SDA of instance: lpi2c3"]
            pub const ALT9_LPI2C3_SDA: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: FLEXPWM3_PWMB00 of instance: flexpwm3"]
            pub const ALT10_FLEXPWM3_PWMB0: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_RX_DATA2_0 of instance: ecat"]
            pub const ALT12_ECAT_PT0_RXD2: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_01"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_02 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_02 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA18 of instance: semc"]
            pub const ALT0_SEMC_DATA18: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: USDHC2_WP of instance: usdhc2"]
            pub const ALT1_USDHC2_WP: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: QTIMER7_TIMER1 of instance: qtimer7"]
            pub const ALT2_QTIMER7_TIMER1: u32 = 0x02;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH0_RXD03 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH0_RXD3: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO12 of instance: gpio3"]
            pub const ALT5_GPIO3_IO12: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT22 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT22: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: LPSPI5_SDO of instance: lpspi5"]
            pub const ALT8_LPSPI5_SDO: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: CCM_CLKO1 of instance: ccm"]
            pub const ALT9_CCM_CLKO1: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: FLEXPWM3_PWMA01 of instance: flexpwm3"]
            pub const ALT10_FLEXPWM3_PWMA1: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_RX_DATA3_0 of instance: ecat"]
            pub const ALT12_ECAT_PT0_RXD3: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_02"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_03 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_03 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA19 of instance: semc"]
            pub const ALT0_SEMC_DATA19: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: USDHC2_VSELECT of instance: usdhc2"]
            pub const ALT1_USDHC2_VSELECT: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: QTIMER8_TIMER1 of instance: qtimer8"]
            pub const ALT2_QTIMER8_TIMER1: u32 = 0x02;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH0_TXD02 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH0_TXD2: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO13 of instance: gpio3"]
            pub const ALT5_GPIO3_IO13: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT23 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT23: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: LPSPI5_SDI of instance: lpspi5"]
            pub const ALT8_LPSPI5_SDI: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_ETH3_CRS of instance: netc"]
            pub const ALT9_NETC_ETH3_CRS: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: FLEXPWM3_PWMB01 of instance: flexpwm3"]
            pub const ALT10_FLEXPWM3_PWMB1: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_TX_DATA2_0 of instance: ecat"]
            pub const ALT12_ECAT_PT0_TXD2: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_03"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_04 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_04 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA20 of instance: semc"]
            pub const ALT0_SEMC_DATA20: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: USDHC2_RESET_B of instance: usdhc2"]
            pub const ALT1_USDHC2_RESET_B: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SAI2_MCLK of instance: sai2"]
            pub const ALT2_SAI2_MCLK: u32 = 0x02;
            #[doc = "Select mux mode: ALT4 mux port: NETC_PINMUX_ETH0_TXD03 of instance: netc_pinmux"]
            pub const ALT4_NETC_PINMUX_ETH0_TXD3: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO14 of instance: gpio3"]
            pub const ALT5_GPIO3_IO14: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT24 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT24: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: LPSPI3_SCK of instance: lpspi3"]
            pub const ALT8_LPSPI3_SCK: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_ETH3_COL of instance: netc"]
            pub const ALT9_NETC_ETH3_COL: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: FLEXPWM3_PWMB02 of instance: flexpwm3"]
            pub const ALT10_FLEXPWM3_PWMB2: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_TX_DATA3_0 of instance: ecat"]
            pub const ALT12_ECAT_PT0_TXD3: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_04"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_05 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_05 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA21 of instance: semc"]
            pub const ALT0_SEMC_DATA21: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: NETC_ETH4_SLV_MDC of instance: netc"]
            pub const ALT1_NETC_ETH4_SLV_MDC: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SAI2_RX_SYNC of instance: sai2"]
            pub const ALT2_SAI2_RX_SYNC: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_PINMUX_ETH0_TXD00 of instance: netc_pinmux"]
            pub const ALT3_NETC_PINMUX_ETH0_TXD0: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_ETH4_CRS of instance: netc"]
            pub const ALT4_NETC_ETH4_CRS: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO15 of instance: gpio3"]
            pub const ALT5_GPIO3_IO15: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT25 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT25: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: LPSPI3_PCS0 of instance: lpspi3"]
            pub const ALT8_LPSPI3_PCS0: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH3_TXD00 of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH3_TXD0: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: FLEXPWM3_PWMA02 of instance: flexpwm3"]
            pub const ALT10_FLEXPWM3_PWMA2: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_TX_DATA0_0 of instance: ecat"]
            pub const ALT12_ECAT_PT0_TXD0: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_05"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_06 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_06 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA22 of instance: semc"]
            pub const ALT0_SEMC_DATA22: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: NETC_ETH4_SLV_MDIO of instance: netc"]
            pub const ALT1_NETC_ETH4_SLV_MDIO: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SAI2_RX_BCLK of instance: sai2"]
            pub const ALT2_SAI2_RX_BCLK: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_PINMUX_ETH0_TXD01 of instance: netc_pinmux"]
            pub const ALT3_NETC_PINMUX_ETH0_TXD1: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_ETH4_COL of instance: netc"]
            pub const ALT4_NETC_ETH4_COL: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO16 of instance: gpio3"]
            pub const ALT5_GPIO3_IO16: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT26 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT26: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: LPSPI3_SDO of instance: lpspi3"]
            pub const ALT8_LPSPI3_SDO: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH3_TXD01 of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH3_TXD1: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: FLEXPWM3_PWMB03 of instance: flexpwm3"]
            pub const ALT10_FLEXPWM3_PWMB3: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_TX_DATA1_0 of instance: ecat"]
            pub const ALT12_ECAT_PT0_TXD1: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_06"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_07 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_07 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA23 of instance: semc"]
            pub const ALT0_SEMC_DATA23: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: NETC_PINMUX_ETH4_TX_ER of instance: netc_pinmux"]
            pub const ALT1_NETC_PINMUX_ETH4_TX_ER: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SAI2_RX_DATA of instance: sai2"]
            pub const ALT2_SAI2_RX_DATA: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_PINMUX_ETH0_TX_EN of instance: netc_pinmux"]
            pub const ALT3_NETC_PINMUX_ETH0_TX_EN: u32 = 0x03;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO17 of instance: gpio3"]
            pub const ALT5_GPIO3_IO17: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT27 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT27: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: LPSPI3_SDI of instance: lpspi3"]
            pub const ALT8_LPSPI3_SDI: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH3_TX_EN of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH3_TX_EN: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: FLEXPWM3_PWMA03 of instance: flexpwm3"]
            pub const ALT10_FLEXPWM3_PWMA3: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_TX_EN_0 of instance: ecat"]
            pub const ALT12_ECAT_PT0_TX_EN: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_07"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_08 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_08 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DM02 of instance: semc"]
            pub const ALT0_SEMC_DM2: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: NETC_PINMUX_ETH4_RX_CLK of instance: netc_pinmux"]
            pub const ALT1_NETC_PINMUX_ETH4_RX_CLK: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SAI2_TX_DATA of instance: sai2"]
            pub const ALT2_SAI2_TX_DATA: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_PINMUX_ETH0_TX_CLK of instance: netc_pinmux"]
            pub const ALT3_NETC_PINMUX_ETH0_TX_CLK: u32 = 0x03;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO18 of instance: gpio3"]
            pub const ALT5_GPIO3_IO18: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT28 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT28: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: LPSPI3_PCS3 of instance: lpspi3"]
            pub const ALT8_LPSPI3_PCS3: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH3_TX_CLK of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH3_TX_CLK: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: CCM_CLKO2 of instance: ccm"]
            pub const ALT10_CCM_CLKO2: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_TX_CLK_0 of instance: ecat"]
            pub const ALT12_ECAT_PT0_TX_CLK: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_08"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_09 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_09 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA24 of instance: semc"]
            pub const ALT0_SEMC_DATA24: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: NETC_PINMUX_ETH4_RXD03 of instance: netc_pinmux"]
            pub const ALT1_NETC_PINMUX_ETH4_RXD3: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SAI2_TX_BCLK of instance: sai2"]
            pub const ALT2_SAI2_TX_BCLK: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_PINMUX_ETH0_RXD00 of instance: netc_pinmux"]
            pub const ALT3_NETC_PINMUX_ETH0_RXD0: u32 = 0x03;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO19 of instance: gpio3"]
            pub const ALT5_GPIO3_IO19: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT29 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT29: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: LPSPI3_PCS2 of instance: lpspi3"]
            pub const ALT8_LPSPI3_PCS2: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH3_RXD00 of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH3_RXD0: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: QTIMER1_TIMER0 of instance: qtimer1"]
            pub const ALT10_QTIMER1_TIMER0: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_RX_DATA0_0 of instance: ecat"]
            pub const ALT12_ECAT_PT0_RXD0: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_09"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_10 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_10 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA25 of instance: semc"]
            pub const ALT0_SEMC_DATA25: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: NETC_PINMUX_ETH4_RXD02 of instance: netc_pinmux"]
            pub const ALT1_NETC_PINMUX_ETH4_RXD2: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SAI2_TX_SYNC of instance: sai2"]
            pub const ALT2_SAI2_TX_SYNC: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_PINMUX_ETH0_RXD01 of instance: netc_pinmux"]
            pub const ALT3_NETC_PINMUX_ETH0_RXD1: u32 = 0x03;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO20 of instance: gpio3"]
            pub const ALT5_GPIO3_IO20: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT30 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT30: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: LPSPI3_PCS1 of instance: lpspi3"]
            pub const ALT8_LPSPI3_PCS1: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH3_RXD01 of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH3_RXD1: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: QTIMER1_TIMER1 of instance: qtimer1"]
            pub const ALT10_QTIMER1_TIMER1: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_RX_DATA1_0 of instance: ecat"]
            pub const ALT12_ECAT_PT0_RXD1: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_10"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_11 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_11 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA26 of instance: semc"]
            pub const ALT0_SEMC_DATA26: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: NETC_PINMUX_ETH4_TXD03 of instance: netc_pinmux"]
            pub const ALT1_NETC_PINMUX_ETH4_TXD3: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SPDIF_OUT of instance: spdif"]
            pub const ALT2_SPDIF_OUT: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_PINMUX_ETH0_RX_DV of instance: netc_pinmux"]
            pub const ALT3_NETC_PINMUX_ETH0_RX_DV: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: LPSPI5_PCS3 of instance: lpspi5"]
            pub const ALT4_LPSPI5_PCS3: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO21 of instance: gpio3"]
            pub const ALT5_GPIO3_IO21: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT31 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT31: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: SAI3_RX_SYNC of instance: sai3"]
            pub const ALT8_SAI3_RX_SYNC: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH3_RX_DV of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH3_RX_DV: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: QTIMER1_TIMER2 of instance: qtimer1"]
            pub const ALT10_QTIMER1_TIMER2: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_RX_DV_0 of instance: ecat"]
            pub const ALT12_ECAT_PT0_RX_DV: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_11"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_12 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_12 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA27 of instance: semc"]
            pub const ALT0_SEMC_DATA27: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: NETC_PINMUX_ETH4_TXD02 of instance: netc_pinmux"]
            pub const ALT1_NETC_PINMUX_ETH4_TXD2: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SPDIF_IN of instance: spdif"]
            pub const ALT2_SPDIF_IN: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_PINMUX_ETH0_RX_ER of instance: netc_pinmux"]
            pub const ALT3_NETC_PINMUX_ETH0_RX_ER: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: LPSPI5_PCS2 of instance: lpspi5"]
            pub const ALT4_LPSPI5_PCS2: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO22 of instance: gpio3"]
            pub const ALT5_GPIO3_IO22: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT32 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT32: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: SAI3_RX_BCLK of instance: sai3"]
            pub const ALT8_SAI3_RX_BCLK: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH3_RX_ER of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH3_RX_ER: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: QTIMER1_TIMER3 of instance: qtimer1"]
            pub const ALT10_QTIMER1_TIMER3: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_PT0_RX_ER of instance: ecat"]
            pub const ALT12_ECAT_PT0_RX_ER: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_12"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_13 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_13 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA28 of instance: semc"]
            pub const ALT0_SEMC_DATA28: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: NETC_PINMUX_ETH4_TXD00 of instance: netc_pinmux"]
            pub const ALT1_NETC_PINMUX_ETH4_TXD0: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART11_TX of instance: lpuart11"]
            pub const ALT2_LPUART11_TX: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_PINMUX_ETH0_TXD03 of instance: netc_pinmux"]
            pub const ALT3_NETC_PINMUX_ETH0_TXD3: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: LPSPI5_PCS1 of instance: lpspi5"]
            pub const ALT4_LPSPI5_PCS1: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO23 of instance: gpio3"]
            pub const ALT5_GPIO3_IO23: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT33 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT33: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: SAI3_RX_DATA of instance: sai3"]
            pub const ALT8_SAI3_RX_DATA: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH3_TXD03 of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH3_TXD3: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: QTIMER2_TIMER0 of instance: qtimer2"]
            pub const ALT10_QTIMER2_TIMER0: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_TX_DATA0_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_TXD0: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_13"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_14 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_14 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA29 of instance: semc"]
            pub const ALT0_SEMC_DATA29: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: NETC_PINMUX_ETH4_TXD01 of instance: netc_pinmux"]
            pub const ALT1_NETC_PINMUX_ETH4_TXD1: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART11_RX of instance: lpuart11"]
            pub const ALT2_LPUART11_RX: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_PINMUX_ETH0_TXD02 of instance: netc_pinmux"]
            pub const ALT3_NETC_PINMUX_ETH0_TXD2: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: LPUART5_DSR_B of instance: lpuart5"]
            pub const ALT4_LPUART5_DSR_B: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO24 of instance: gpio3"]
            pub const ALT5_GPIO3_IO24: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT34 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT34: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: SAI3_TX_DATA of instance: sai3"]
            pub const ALT8_SAI3_TX_DATA: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH3_TXD02 of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH3_TXD2: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: QTIMER2_TIMER1 of instance: qtimer2"]
            pub const ALT10_QTIMER2_TIMER1: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_TX_DATA1_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_TXD1: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_14"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_15 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_15 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA30 of instance: semc"]
            pub const ALT0_SEMC_DATA30: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: NETC_PINMUX_ETH4_TX_EN of instance: netc_pinmux"]
            pub const ALT1_NETC_PINMUX_ETH4_TX_EN: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART11_CTS_B of instance: lpuart11"]
            pub const ALT2_LPUART11_CTS_B: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_PINMUX_ETH0_RX_CLK of instance: netc_pinmux"]
            pub const ALT3_NETC_PINMUX_ETH0_RX_CLK: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: LPUART5_DCD_B of instance: lpuart5"]
            pub const ALT4_LPUART5_DCD_B: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO25 of instance: gpio3"]
            pub const ALT5_GPIO3_IO25: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT35 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT35: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: SAI3_TX_BCLK of instance: sai3"]
            pub const ALT8_SAI3_TX_BCLK: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH3_RX_CLK of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH3_RX_CLK: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: QTIMER2_TIMER2 of instance: qtimer2"]
            pub const ALT10_QTIMER2_TIMER2: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_TX_EN_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_TX_EN: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_15"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_16 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_16 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DATA31 of instance: semc"]
            pub const ALT0_SEMC_DATA31: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: NETC_PINMUX_ETH4_TX_CLK of instance: netc_pinmux"]
            pub const ALT1_NETC_PINMUX_ETH4_TX_CLK: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART11_RTS_B of instance: lpuart11"]
            pub const ALT2_LPUART11_RTS_B: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_PINMUX_ETH0_RXD02 of instance: netc_pinmux"]
            pub const ALT3_NETC_PINMUX_ETH0_RXD2: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: LPUART5_DTR_B of instance: lpuart5"]
            pub const ALT4_LPUART5_DTR_B: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO26 of instance: gpio3"]
            pub const ALT5_GPIO3_IO26: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT14 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT14: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: SAI3_TX_SYNC of instance: sai3"]
            pub const ALT8_SAI3_TX_SYNC: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH3_RXD02 of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH3_RXD2: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: QTIMER2_TIMER3 of instance: qtimer2"]
            pub const ALT10_QTIMER2_TIMER3: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_TX_CLK_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_TX_CLK: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_16"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_17 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_17 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DM03 of instance: semc"]
            pub const ALT0_SEMC_DM3: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: NETC_PINMUX_ETH4_RXD00 of instance: netc_pinmux"]
            pub const ALT1_NETC_PINMUX_ETH4_RXD0: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART5_TX of instance: lpuart5"]
            pub const ALT2_LPUART5_TX: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_PINMUX_ETH0_RXD03 of instance: netc_pinmux"]
            pub const ALT3_NETC_PINMUX_ETH0_RXD3: u32 = 0x03;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO27 of instance: gpio3"]
            pub const ALT5_GPIO3_IO27: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT15 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT15: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: SAI3_MCLK of instance: sai3"]
            pub const ALT8_SAI3_MCLK: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH3_RXD03 of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH3_RXD3: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: QTIMER3_TIMER0 of instance: qtimer3"]
            pub const ALT10_QTIMER3_TIMER0: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_RX_DATA0_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_RXD0: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_17"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_18 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_18 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_DQS4 of instance: semc"]
            pub const ALT0_SEMC_DQS4: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: NETC_PINMUX_ETH4_RXD01 of instance: netc_pinmux"]
            pub const ALT1_NETC_PINMUX_ETH4_RXD1: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART5_RX of instance: lpuart5"]
            pub const ALT2_LPUART5_RX: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_PINMUX_ETH0_TX_ER of instance: netc_pinmux"]
            pub const ALT3_NETC_PINMUX_ETH0_TX_ER: u32 = 0x03;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO28 of instance: gpio3"]
            pub const ALT5_GPIO3_IO28: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT16 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT16: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: EWM_EWM_OUT_B of instance: ewm"]
            pub const ALT8_EWM_EWM_OUT_B: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_PINMUX_ETH3_TX_ER of instance: netc_pinmux"]
            pub const ALT9_NETC_PINMUX_ETH3_TX_ER: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: QTIMER3_TIMER1 of instance: qtimer3"]
            pub const ALT10_QTIMER3_TIMER1: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_RX_DATA1_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_RXD1: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_18"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_19 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_19 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_CLKX00 of instance: semc"]
            pub const ALT0_SEMC_CLKX0: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: NETC_PINMUX_ETH4_RX_DV of instance: netc_pinmux"]
            pub const ALT1_NETC_PINMUX_ETH4_RX_DV: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART5_CTS_B of instance: lpuart5"]
            pub const ALT2_LPUART5_CTS_B: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_ETH0_CRS of instance: netc"]
            pub const ALT3_NETC_ETH0_CRS: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_EMDC of instance: netc"]
            pub const ALT4_NETC_EMDC: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO29 of instance: gpio3"]
            pub const ALT5_GPIO3_IO29: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT36 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT36: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: LPI2C3_SCL of instance: lpi2c3"]
            pub const ALT8_LPI2C3_SCL: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_ETH3_SLV_MDC of instance: netc"]
            pub const ALT9_NETC_ETH3_SLV_MDC: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: QTIMER3_TIMER2 of instance: qtimer3"]
            pub const ALT10_QTIMER3_TIMER2: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_RX_DV_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_RX_DV: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_19"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_EMC_B2_20 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_EMC_B2_20 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SEMC_CLKX01 of instance: semc"]
            pub const ALT0_SEMC_CLKX1: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: NETC_PINMUX_ETH4_RX_ER of instance: netc_pinmux"]
            pub const ALT1_NETC_PINMUX_ETH4_RX_ER: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART5_RTS_B of instance: lpuart5"]
            pub const ALT2_LPUART5_RTS_B: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_ETH0_COL of instance: netc"]
            pub const ALT3_NETC_ETH0_COL: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: NETC_EMDIO of instance: netc"]
            pub const ALT4_NETC_EMDIO: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO3_IO30 of instance: gpio3"]
            pub const ALT5_GPIO3_IO30: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT37 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT37: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: LPI2C3_SDA of instance: lpi2c3"]
            pub const ALT8_LPI2C3_SDA: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_ETH3_SLV_MDIO of instance: netc"]
            pub const ALT9_NETC_ETH3_SLV_MDIO: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: QTIMER3_TIMER3 of instance: qtimer3"]
            pub const ALT10_QTIMER3_TIMER3: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_RX_ER_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_RX_ER: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_EMC_B2_20"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_00 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_00 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT1 mux port: CAN2_TX of instance: can2"]
            pub const ALT1_CAN2_TX: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: MIC_CLK of instance: mic"]
            pub const ALT2_MIC_CLK: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: GPT2_CAPTURE1 of instance: gpt2"]
            pub const ALT3_GPT2_CAPTURE1: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM1_PWMA00 of instance: flexpwm1"]
            pub const ALT4_FLEXPWM1_PWMA0: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO00 of instance: gpio4"]
            pub const ALT5_GPIO4_IO0: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: SINC1_MOD_CLK0 of instance: sinc1"]
            pub const ALT6_SINC1_MOD_CLK0: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO00 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO0: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: QTIMER4_TIMER0 of instance: qtimer4"]
            pub const ALT9_QTIMER4_TIMER0: u32 = 0x09;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_00"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_01 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_01 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT1 mux port: CAN2_RX of instance: can2"]
            pub const ALT1_CAN2_RX: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: MIC_BITSTREAM00 of instance: mic"]
            pub const ALT2_MIC_BITSTREAM0: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: GPT2_CAPTURE2 of instance: gpt2"]
            pub const ALT3_GPT2_CAPTURE2: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM1_PWMB00 of instance: flexpwm1"]
            pub const ALT4_FLEXPWM1_PWMB0: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO01 of instance: gpio4"]
            pub const ALT5_GPIO4_IO1: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: SINC1_MOD_CLK1 of instance: sinc1"]
            pub const ALT6_SINC1_MOD_CLK1: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO01 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO1: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: QTIMER4_TIMER1 of instance: qtimer4"]
            pub const ALT9_QTIMER4_TIMER1: u32 = 0x09;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_01"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_02 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_02 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT2 mux port: MIC_BITSTREAM01 of instance: mic"]
            pub const ALT2_MIC_BITSTREAM1: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: GPT2_COMPARE1 of instance: gpt2"]
            pub const ALT3_GPT2_COMPARE1: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM1_PWMA01 of instance: flexpwm1"]
            pub const ALT4_FLEXPWM1_PWMA1: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO02 of instance: gpio4"]
            pub const ALT5_GPIO4_IO2: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: SINC1_MOD_CLK2 of instance: sinc1"]
            pub const ALT6_SINC1_MOD_CLK2: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO02 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO2: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: QTIMER4_TIMER2 of instance: qtimer4"]
            pub const ALT9_QTIMER4_TIMER2: u32 = 0x09;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_02"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_03 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_03 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT2 mux port: MIC_BITSTREAM02 of instance: mic"]
            pub const ALT2_MIC_BITSTREAM2: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: GPT2_COMPARE2 of instance: gpt2"]
            pub const ALT3_GPT2_COMPARE2: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM1_PWMB01 of instance: flexpwm1"]
            pub const ALT4_FLEXPWM1_PWMB1: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO03 of instance: gpio4"]
            pub const ALT5_GPIO4_IO3: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: SINC1_EMCLK00 of instance: sinc1"]
            pub const ALT6_SINC1_EMCLK0: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO03 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO3: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: QTIMER4_TIMER3 of instance: qtimer4"]
            pub const ALT9_QTIMER4_TIMER3: u32 = 0x09;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_03"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_04 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_04 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT2 mux port: MIC_BITSTREAM03 of instance: mic"]
            pub const ALT2_MIC_BITSTREAM3: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: GPT2_COMPARE3 of instance: gpt2"]
            pub const ALT3_GPT2_COMPARE3: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM1_PWMB02 of instance: flexpwm1"]
            pub const ALT4_FLEXPWM1_PWMB2: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO04 of instance: gpio4"]
            pub const ALT5_GPIO4_IO4: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: SINC1_EMBIT00 of instance: sinc1"]
            pub const ALT6_SINC1_EMBIT0: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO04 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO4: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: QTIMER5_TIMER0 of instance: qtimer5"]
            pub const ALT9_QTIMER5_TIMER0: u32 = 0x09;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_04"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_05 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_05 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT3 mux port: GPT2_CLK of instance: gpt2"]
            pub const ALT3_GPT2_CLK: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM1_PWMA02 of instance: flexpwm1"]
            pub const ALT4_FLEXPWM1_PWMA2: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO05 of instance: gpio4"]
            pub const ALT5_GPIO4_IO5: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: SINC1_EMCLK01 of instance: sinc1"]
            pub const ALT6_SINC1_EMCLK1: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: CCM_ENET_REF_CLK_25M of instance: ccm"]
            pub const ALT7_CCM_ENET_REF_CLK_25M: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO05 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO5: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: QTIMER5_TIMER1 of instance: qtimer5"]
            pub const ALT9_QTIMER5_TIMER1: u32 = 0x09;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_05"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_06 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_06 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USB_OTG2_OC of instance: usb"]
            pub const ALT0_USB_OTG2_OC: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: CAN3_TX of instance: can3"]
            pub const ALT1_CAN3_TX: u32 = 0x01;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM1_PWMX00 of instance: flexpwm1"]
            pub const ALT4_FLEXPWM1_PWMX0: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO06 of instance: gpio4"]
            pub const ALT5_GPIO4_IO6: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: SINC1_EMBIT01 of instance: sinc1"]
            pub const ALT6_SINC1_EMBIT1: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO06 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO6: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: QTIMER5_TIMER2 of instance: qtimer5"]
            pub const ALT9_QTIMER5_TIMER2: u32 = 0x09;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_06"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_07 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_07 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USB_OTG2_PWR of instance: usb"]
            pub const ALT0_USB_OTG2_PWR: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: CAN3_RX of instance: can3"]
            pub const ALT1_CAN3_RX: u32 = 0x01;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM1_PWMX01 of instance: flexpwm1"]
            pub const ALT4_FLEXPWM1_PWMX1: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO07 of instance: gpio4"]
            pub const ALT5_GPIO4_IO7: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: SINC1_EMCLK02 of instance: sinc1"]
            pub const ALT6_SINC1_EMCLK2: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO07 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO7: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: QTIMER5_TIMER3 of instance: qtimer5"]
            pub const ALT9_QTIMER5_TIMER3: u32 = 0x09;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_07"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_08 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_08 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USBPHY2_OTG_ID of instance: usbphy2"]
            pub const ALT0_USBPHY2_OTG_ID: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: LPI2C5_SCL of instance: lpi2c5"]
            pub const ALT1_LPI2C5_SCL: u32 = 0x01;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM1_PWMX02 of instance: flexpwm1"]
            pub const ALT4_FLEXPWM1_PWMX2: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO08 of instance: gpio4"]
            pub const ALT5_GPIO4_IO8: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: SINC1_EMBIT02 of instance: sinc1"]
            pub const ALT6_SINC1_EMBIT2: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO08 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO8: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: QTIMER6_TIMER0 of instance: qtimer6"]
            pub const ALT9_QTIMER6_TIMER0: u32 = 0x09;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_08"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_09 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_09 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USBPHY1_OTG_ID of instance: usbphy1"]
            pub const ALT0_USBPHY1_OTG_ID: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: LPI2C5_SDA of instance: lpi2c5"]
            pub const ALT1_LPI2C5_SDA: u32 = 0x01;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM1_PWMX03 of instance: flexpwm1"]
            pub const ALT4_FLEXPWM1_PWMX3: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO09 of instance: gpio4"]
            pub const ALT5_GPIO4_IO9: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: SINC1_EMCLK03 of instance: sinc1"]
            pub const ALT6_SINC1_EMCLK3: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO09 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO9: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: QTIMER6_TIMER1 of instance: qtimer6"]
            pub const ALT9_QTIMER6_TIMER1: u32 = 0x09;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_09"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_10 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_10 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USB_OTG1_PWR of instance: usb"]
            pub const ALT0_USB_OTG1_PWR: u32 = 0;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM2_PWMX00 of instance: flexpwm2"]
            pub const ALT4_FLEXPWM2_PWMX0: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO10 of instance: gpio4"]
            pub const ALT5_GPIO4_IO10: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: SINC1_EMBIT03 of instance: sinc1"]
            pub const ALT6_SINC1_EMBIT3: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO10 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO10: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: QTIMER6_TIMER2 of instance: qtimer6"]
            pub const ALT9_QTIMER6_TIMER2: u32 = 0x09;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_10"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_11 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_11 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USB_OTG1_OC of instance: usb"]
            pub const ALT0_USB_OTG1_OC: u32 = 0;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM2_PWMX01 of instance: flexpwm2"]
            pub const ALT4_FLEXPWM2_PWMX1: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO11 of instance: gpio4"]
            pub const ALT5_GPIO4_IO11: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: SINC_FILTER_GLUE1_BREAK of instance: sinc_filter_glue1"]
            pub const ALT6_SINC_FILTER_GLUE1_BREAK: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO11 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO11: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: QTIMER6_TIMER3 of instance: qtimer6"]
            pub const ALT9_QTIMER6_TIMER3: u32 = 0x09;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_11"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_12 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_12 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SPDIF_LOCK of instance: spdif"]
            pub const ALT0_SPDIF_LOCK: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: LPI2C5_SCLS of instance: lpi2c5"]
            pub const ALT1_LPI2C5_SCLS: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: GPT1_CAPTURE1 of instance: gpt1"]
            pub const ALT2_GPT1_CAPTURE1: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: KPP_ROW07 of instance: kpp"]
            pub const ALT3_KPP_ROW7: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM2_PWMX02 of instance: flexpwm2"]
            pub const ALT4_FLEXPWM2_PWMX2: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO12 of instance: gpio4"]
            pub const ALT5_GPIO4_IO12: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: XBAR1_XBAR_INOUT18 of instance: xbar1"]
            pub const ALT6_XBAR1_XBAR_INOUT18: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: EWM_EWM_OUT_B of instance: ewm"]
            pub const ALT7_EWM_EWM_OUT_B: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO12 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO12: u32 = 0x08;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_12"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_13 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_13 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SPDIF_SR_CLK of instance: spdif"]
            pub const ALT0_SPDIF_SR_CLK: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: LPI2C5_SDAS of instance: lpi2c5"]
            pub const ALT1_LPI2C5_SDAS: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: GPT1_CAPTURE2 of instance: gpt1"]
            pub const ALT2_GPT1_CAPTURE2: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: KPP_COL07 of instance: kpp"]
            pub const ALT3_KPP_COL7: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM2_PWMX03 of instance: flexpwm2"]
            pub const ALT4_FLEXPWM2_PWMX3: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO13 of instance: gpio4"]
            pub const ALT5_GPIO4_IO13: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPUART3_TX of instance: lpuart3"]
            pub const ALT6_LPUART3_TX: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: USDHC2_CD_B of instance: usdhc2"]
            pub const ALT7_USDHC2_CD_B: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO13 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO13: u32 = 0x08;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_13"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_14 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_14 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SPDIF_EXT_CLK of instance: spdif"]
            pub const ALT0_SPDIF_EXT_CLK: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: LPI2C5_HREQ of instance: lpi2c5"]
            pub const ALT1_LPI2C5_HREQ: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: GPT1_COMPARE1 of instance: gpt1"]
            pub const ALT2_GPT1_COMPARE1: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: KPP_ROW06 of instance: kpp"]
            pub const ALT3_KPP_ROW6: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM3_PWMX00 of instance: flexpwm3"]
            pub const ALT4_FLEXPWM3_PWMX0: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO14 of instance: gpio4"]
            pub const ALT5_GPIO4_IO14: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPUART3_RX of instance: lpuart3"]
            pub const ALT6_LPUART3_RX: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: USDHC2_WP of instance: usdhc2"]
            pub const ALT7_USDHC2_WP: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO14 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO14: u32 = 0x08;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_14"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_15 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_15 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SPDIF_IN of instance: spdif"]
            pub const ALT0_SPDIF_IN: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: LPUART10_TX of instance: lpuart10"]
            pub const ALT1_LPUART10_TX: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: GPT1_COMPARE2 of instance: gpt1"]
            pub const ALT2_GPT1_COMPARE2: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: KPP_COL06 of instance: kpp"]
            pub const ALT3_KPP_COL6: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM3_PWMX01 of instance: flexpwm3"]
            pub const ALT4_FLEXPWM3_PWMX1: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO15 of instance: gpio4"]
            pub const ALT5_GPIO4_IO15: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPUART3_CTS_B of instance: lpuart3"]
            pub const ALT6_LPUART3_CTS_B: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: LPSPI3_PCS1 of instance: lpspi3"]
            pub const ALT7_LPSPI3_PCS1: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO15 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO15: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: CAN1_TX of instance: can1"]
            pub const ALT9_CAN1_TX: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_CLK_ECAT_CLK25 of instance: ecat"]
            pub const ALT12_ECAT_CLK_ECAT_CLK25: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_15"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_16 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_16 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SPDIF_OUT of instance: spdif"]
            pub const ALT0_SPDIF_OUT: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: LPUART10_RX of instance: lpuart10"]
            pub const ALT1_LPUART10_RX: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: GPT1_COMPARE3 of instance: gpt1"]
            pub const ALT2_GPT1_COMPARE3: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: KPP_ROW05 of instance: kpp"]
            pub const ALT3_KPP_ROW5: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM3_PWMX02 of instance: flexpwm3"]
            pub const ALT4_FLEXPWM3_PWMX2: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO16 of instance: gpio4"]
            pub const ALT5_GPIO4_IO16: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPUART3_RTS_B of instance: lpuart3"]
            pub const ALT6_LPUART3_RTS_B: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: LPSPI3_SCK of instance: lpspi3"]
            pub const ALT7_LPSPI3_SCK: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO16 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO16: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: CAN1_RX of instance: can1"]
            pub const ALT9_CAN1_RX: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_LINK_0 of instance: ecat"]
            pub const ALT12_ECAT_LINK0: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_16"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_17 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_17 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SAI4_MCLK of instance: sai4"]
            pub const ALT0_SAI4_MCLK: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: ACMP1_CMPO of instance: acmp1"]
            pub const ALT1_ACMP1_CMPO: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: GPT1_CLK of instance: gpt1"]
            pub const ALT2_GPT1_CLK: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: KPP_COL05 of instance: kpp"]
            pub const ALT3_KPP_COL5: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM3_PWMX03 of instance: flexpwm3"]
            pub const ALT4_FLEXPWM3_PWMX3: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO17 of instance: gpio4"]
            pub const ALT5_GPIO4_IO17: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: I3C2_PUR of instance: i3c2"]
            pub const ALT6_I3C2_PUR: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: LPSPI3_PCS0 of instance: lpspi3"]
            pub const ALT7_LPSPI3_PCS0: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO17 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO17: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPI2C3_HREQ of instance: lpi2c3"]
            pub const ALT9_LPI2C3_HREQ: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_LINK_1 of instance: ecat"]
            pub const ALT12_ECAT_LINK1: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_17"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_18 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_18 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SAI4_RX_SYNC of instance: sai4"]
            pub const ALT0_SAI4_RX_SYNC: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: ACMP2_CMPO of instance: acmp2"]
            pub const ALT1_ACMP2_CMPO: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART5_RI_B of instance: lpuart5"]
            pub const ALT2_LPUART5_RI_B: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: KPP_ROW04 of instance: kpp"]
            pub const ALT3_KPP_ROW4: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM4_PWMX00 of instance: flexpwm4"]
            pub const ALT4_FLEXPWM4_PWMX0: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO18 of instance: gpio4"]
            pub const ALT5_GPIO4_IO18: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: I3C2_SCL of instance: i3c2"]
            pub const ALT6_I3C2_SCL: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: LPSPI3_SDO of instance: lpspi3"]
            pub const ALT7_LPSPI3_SDO: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO18 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO18: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPI2C3_SCL of instance: lpi2c3"]
            pub const ALT9_LPI2C3_SCL: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_PROM_CLK of instance: ecat"]
            pub const ALT12_ECAT_SCL: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_18"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_19 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_19 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SAI4_RX_BCLK of instance: sai4"]
            pub const ALT0_SAI4_RX_BCLK: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: ACMP3_CMPO of instance: acmp3"]
            pub const ALT1_ACMP3_CMPO: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XBAR1_XBAR_INOUT19 of instance: xbar1"]
            pub const ALT2_XBAR1_XBAR_INOUT19: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: KPP_COL04 of instance: kpp"]
            pub const ALT3_KPP_COL4: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM4_PWMX01 of instance: flexpwm4"]
            pub const ALT4_FLEXPWM4_PWMX1: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO19 of instance: gpio4"]
            pub const ALT5_GPIO4_IO19: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: I3C2_SDA of instance: i3c2"]
            pub const ALT6_I3C2_SDA: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: LPSPI3_SDI of instance: lpspi3"]
            pub const ALT7_LPSPI3_SDI: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO19 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO19: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPI2C3_SDA of instance: lpi2c3"]
            pub const ALT9_LPI2C3_SDA: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_PROM_DATA of instance: ecat"]
            pub const ALT12_ECAT_SDA: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_19"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_20 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_20 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SAI4_RX_DATA00 of instance: sai4"]
            pub const ALT0_SAI4_RX_DATA0: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: ACMP4_CMPO of instance: acmp4"]
            pub const ALT1_ACMP4_CMPO: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPIT2_TRIGGER00 of instance: lpit2"]
            pub const ALT2_LPIT2_TRIGGER0: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: SINC1_EMCLK00 of instance: sinc1"]
            pub const ALT3_SINC1_EMCLK0: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM4_PWMX02 of instance: flexpwm4"]
            pub const ALT4_FLEXPWM4_PWMX2: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO20 of instance: gpio4"]
            pub const ALT5_GPIO4_IO20: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: NETC_TMR_TRIG1 of instance: netc"]
            pub const ALT6_NETC_TMR_1588_TRIG1: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: NETC_1588_CLK of instance: netc_clkgen"]
            pub const ALT7_NETC_CLKGEN_TMR_1588_CLK: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO20 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO20: u32 = 0x08;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_20"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_21 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_21 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SAI4_TX_DATA00 of instance: sai4"]
            pub const ALT0_SAI4_TX_DATA0: u32 = 0;
            #[doc = "Select mux mode: ALT2 mux port: LPIT2_TRIGGER01 of instance: lpit2"]
            pub const ALT2_LPIT2_TRIGGER1: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: SINC1_EMBIT00 of instance: sinc1"]
            pub const ALT3_SINC1_EMBIT0: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM4_PWMX03 of instance: flexpwm4"]
            pub const ALT4_FLEXPWM4_PWMX3: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO21 of instance: gpio4"]
            pub const ALT5_GPIO4_IO21: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: NETC_TMR_TRIG2 of instance: netc"]
            pub const ALT6_NETC_TMR_1588_TRIG2: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: NETC_TMR_GCLK of instance: netc"]
            pub const ALT7_NETC_TMR_1588_GCLK: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO21 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO21: u32 = 0x08;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_LED_RUN of instance: ecat"]
            pub const ALT12_ECAT_LED_RUN: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_21"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_22 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_22 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SAI4_TX_BCLK of instance: sai4"]
            pub const ALT0_SAI4_TX_BCLK: u32 = 0;
            #[doc = "Select mux mode: ALT2 mux port: LPIT2_TRIGGER02 of instance: lpit2"]
            pub const ALT2_LPIT2_TRIGGER2: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: SINC1_EMCLK01 of instance: sinc1"]
            pub const ALT3_SINC1_EMCLK1: u32 = 0x03;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO22 of instance: gpio4"]
            pub const ALT5_GPIO4_IO22: u32 = 0x05;
            #[doc = "Select mux mode: ALT7 mux port: NETC_TMR_ALARM1 of instance: netc"]
            pub const ALT7_NETC_TMR_1588_ALARM1: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO22 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO22: u32 = 0x08;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_LED_ERR of instance: ecat"]
            pub const ALT12_ECAT_LED_ERR: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_22"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_23 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_23 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SAI4_TX_SYNC of instance: sai4"]
            pub const ALT0_SAI4_TX_SYNC: u32 = 0;
            #[doc = "Select mux mode: ALT2 mux port: LPIT2_TRIGGER03 of instance: lpit2"]
            pub const ALT2_LPIT2_TRIGGER3: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: SINC1_EMBIT01 of instance: sinc1"]
            pub const ALT3_SINC1_EMBIT1: u32 = 0x03;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO23 of instance: gpio4"]
            pub const ALT5_GPIO4_IO23: u32 = 0x05;
            #[doc = "Select mux mode: ALT7 mux port: NETC_TMR_ALARM2 of instance: netc"]
            pub const ALT7_NETC_TMR_1588_ALARM2: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO23 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO23: u32 = 0x08;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_LED_STATE_RUN of instance: ecat"]
            pub const ALT12_ECAT_LED_STATE_RUN: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_23"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_24 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_24 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: LPUART6_TX of instance: lpuart6"]
            pub const ALT0_LPUART6_TX: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: LPI2C4_SCL of instance: lpi2c4"]
            pub const ALT1_LPI2C4_SCL: u32 = 0x01;
            #[doc = "Select mux mode: ALT3 mux port: SINC2_MOD_CLK1 of instance: sinc2"]
            pub const ALT3_SINC2_MOD_CLK1: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM2_PWMA00 of instance: flexpwm2"]
            pub const ALT4_FLEXPWM2_PWMA0: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO24 of instance: gpio4"]
            pub const ALT5_GPIO4_IO24: u32 = 0x05;
            #[doc = "Select mux mode: ALT7 mux port: NETC_TMR_TRIG1 of instance: netc"]
            pub const ALT7_NETC_TMR_1588_TRIG1: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO24 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO24: u32 = 0x08;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_LINK_ACT00 of instance: ecat"]
            pub const ALT12_ECAT_LINK_ACT0: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_24"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_25 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_25 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: LPUART6_RX of instance: lpuart6"]
            pub const ALT0_LPUART6_RX: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: LPI2C4_SDA of instance: lpi2c4"]
            pub const ALT1_LPI2C4_SDA: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPSPI5_PCS3 of instance: lpspi5"]
            pub const ALT2_LPSPI5_PCS3: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: SINC2_MOD_CLK2 of instance: sinc2"]
            pub const ALT3_SINC2_MOD_CLK2: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM2_PWMB00 of instance: flexpwm2"]
            pub const ALT4_FLEXPWM2_PWMB0: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO25 of instance: gpio4"]
            pub const ALT5_GPIO4_IO25: u32 = 0x05;
            #[doc = "Select mux mode: ALT7 mux port: NETC_TMR_TRIG2 of instance: netc"]
            pub const ALT7_NETC_TMR_1588_TRIG2: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO25 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO25: u32 = 0x08;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_LINK_ACT01 of instance: ecat"]
            pub const ALT12_ECAT_LINK_ACT1: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_25"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_26 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_26 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: LPUART6_CTS_B of instance: lpuart6"]
            pub const ALT0_LPUART6_CTS_B: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: LPUART5_TX of instance: lpuart5"]
            pub const ALT1_LPUART5_TX: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPSPI5_PCS2 of instance: lpspi5"]
            pub const ALT2_LPSPI5_PCS2: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: SINC2_EMCLK00 of instance: sinc2"]
            pub const ALT3_SINC2_EMCLK0: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM2_PWMA01 of instance: flexpwm2"]
            pub const ALT4_FLEXPWM2_PWMA1: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO26 of instance: gpio4"]
            pub const ALT5_GPIO4_IO26: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_ROW00 of instance: kpp"]
            pub const ALT6_KPP_ROW0: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: NETC_TMR_PP1 of instance: netc"]
            pub const ALT7_NETC_TMR_1588_PP1: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO26 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO26: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: USDHC2_CD_B of instance: usdhc2"]
            pub const ALT9_USDHC2_CD_B: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: MIC_BITSTREAM02 of instance: mic"]
            pub const ALT12_MIC_BITSTREAM2: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_26"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_27 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_27 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: LPUART6_RTS_B of instance: lpuart6"]
            pub const ALT0_LPUART6_RTS_B: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: LPUART5_RX of instance: lpuart5"]
            pub const ALT1_LPUART5_RX: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPSPI5_PCS1 of instance: lpspi5"]
            pub const ALT2_LPSPI5_PCS1: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: SINC2_EMBIT00 of instance: sinc2"]
            pub const ALT3_SINC2_EMBIT0: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM2_PWMB01 of instance: flexpwm2"]
            pub const ALT4_FLEXPWM2_PWMB1: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO27 of instance: gpio4"]
            pub const ALT5_GPIO4_IO27: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_COL00 of instance: kpp"]
            pub const ALT6_KPP_COL0: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: NETC_TMR_PP2 of instance: netc"]
            pub const ALT7_NETC_TMR_1588_PP2: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO27 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO27: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: USDHC2_WP of instance: usdhc2"]
            pub const ALT9_USDHC2_WP: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: MIC_CLK of instance: mic"]
            pub const ALT12_MIC_CLK: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_27"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_28 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_28 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: LPSPI5_SCK of instance: lpspi5"]
            pub const ALT0_LPSPI5_SCK: u32 = 0;
            #[doc = "Select mux mode: ALT2 mux port: I3C1_PUR of instance: i3c1"]
            pub const ALT2_I3C1_PUR: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: SINC2_EMCLK01 of instance: sinc2"]
            pub const ALT3_SINC2_EMCLK1: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM2_PWMB02 of instance: flexpwm2"]
            pub const ALT4_FLEXPWM2_PWMB2: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO28 of instance: gpio4"]
            pub const ALT5_GPIO4_IO28: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_ROW03 of instance: kpp"]
            pub const ALT6_KPP_ROW3: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: NETC_TMR_PP3 of instance: netc"]
            pub const ALT7_NETC_TMR_1588_PP3: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO28 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO28: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: USDHC2_RESET_B of instance: usdhc2"]
            pub const ALT9_USDHC2_RESET_B: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: MIC_BITSTREAM00 of instance: mic"]
            pub const ALT12_MIC_BITSTREAM0: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_28"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_29 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_29 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: LPSPI5_PCS0 of instance: lpspi5"]
            pub const ALT0_LPSPI5_PCS0: u32 = 0;
            #[doc = "Select mux mode: ALT2 mux port: USDHC2_CD_B of instance: usdhc2"]
            pub const ALT2_USDHC2_CD_B: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: SINC2_EMBIT01 of instance: sinc2"]
            pub const ALT3_SINC2_EMBIT1: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: FLEXPWM2_PWMA02 of instance: flexpwm2"]
            pub const ALT4_FLEXPWM2_PWMA2: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO29 of instance: gpio4"]
            pub const ALT5_GPIO4_IO29: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_COL03 of instance: kpp"]
            pub const ALT6_KPP_COL3: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: EWM_EWM_OUT_B of instance: ewm"]
            pub const ALT7_EWM_EWM_OUT_B: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO29 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO29: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: USDHC2_VSELECT of instance: usdhc2"]
            pub const ALT9_USDHC2_VSELECT: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: MIC_BITSTREAM01 of instance: mic"]
            pub const ALT12_MIC_BITSTREAM1: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_29"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_30 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_30 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: LPSPI5_SDO of instance: lpspi5"]
            pub const ALT0_LPSPI5_SDO: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: USB_OTG2_OC of instance: usb"]
            pub const ALT1_USB_OTG2_OC: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: CAN2_TX of instance: can2"]
            pub const ALT2_CAN2_TX: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: SINC2_EMCLK02 of instance: sinc2"]
            pub const ALT3_SINC2_EMCLK2: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: LPUART8_TX of instance: lpuart8"]
            pub const ALT4_LPUART8_TX: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO30 of instance: gpio4"]
            pub const ALT5_GPIO4_IO30: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_ROW02 of instance: kpp"]
            pub const ALT6_KPP_ROW2: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: NETC_EMDC of instance: netc"]
            pub const ALT7_NETC_EMDC: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO30 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO30: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: XBAR1_XBAR_INOUT24 of instance: xbar1"]
            pub const ALT9_XBAR1_XBAR_INOUT24: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_MCLK of instance: ecat"]
            pub const ALT12_ECAT_MDC: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_30"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_31 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_31 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: LPSPI5_SDI of instance: lpspi5"]
            pub const ALT0_LPSPI5_SDI: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: USB_OTG2_PWR of instance: usb"]
            pub const ALT1_USB_OTG2_PWR: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: CAN2_RX of instance: can2"]
            pub const ALT2_CAN2_RX: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: SINC2_EMBIT02 of instance: sinc2"]
            pub const ALT3_SINC2_EMBIT2: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: LPUART8_RX of instance: lpuart8"]
            pub const ALT4_LPUART8_RX: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO4_IO31 of instance: gpio4"]
            pub const ALT5_GPIO4_IO31: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_COL02 of instance: kpp"]
            pub const ALT6_KPP_COL2: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: NETC_EMDIO of instance: netc"]
            pub const ALT7_NETC_EMDIO: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: FLEXIO2_FLEXIO31 of instance: flexio2"]
            pub const ALT8_FLEXIO2_FLEXIO31: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: XBAR1_XBAR_INOUT25 of instance: xbar1"]
            pub const ALT9_XBAR1_XBAR_INOUT25: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_MDIO of instance: ecat"]
            pub const ALT12_ECAT_MDIO: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_31"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_32 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_32 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: LPI2C5_SCL of instance: lpi2c5"]
            pub const ALT0_LPI2C5_SCL: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: USBPHY2_OTG_ID of instance: usbphy2"]
            pub const ALT1_USBPHY2_OTG_ID: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: GPC_PMIC_RDY of instance: gpc"]
            pub const ALT2_GPC_PMIC_RDY: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: SINC2_EMCLK03 of instance: sinc2"]
            pub const ALT3_SINC2_EMCLK3: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: USDHC1_CD_B of instance: usdhc1"]
            pub const ALT4_USDHC1_CD_B: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO00 of instance: gpio5"]
            pub const ALT5_GPIO5_IO0: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_ROW01 of instance: kpp"]
            pub const ALT6_KPP_ROW1: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: NETC_TMR_TRIG1 of instance: netc"]
            pub const ALT7_NETC_TMR_1588_TRIG1: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: LPUART10_TX of instance: lpuart10"]
            pub const ALT8_LPUART10_TX: u32 = 0x08;
            #[doc = "Select mux mode: ALT12 mux port: MIC_BITSTREAM03 of instance: mic"]
            pub const ALT12_MIC_BITSTREAM3: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_32"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_33 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_33 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: LPI2C5_SDA of instance: lpi2c5"]
            pub const ALT0_LPI2C5_SDA: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: USBPHY1_OTG_ID of instance: usbphy1"]
            pub const ALT1_USBPHY1_OTG_ID: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XBAR1_XBAR_INOUT17 of instance: xbar1"]
            pub const ALT2_XBAR1_XBAR_INOUT17: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: SINC2_EMBIT03 of instance: sinc2"]
            pub const ALT3_SINC2_EMBIT3: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: USDHC1_WP of instance: usdhc1"]
            pub const ALT4_USDHC1_WP: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO01 of instance: gpio5"]
            pub const ALT5_GPIO5_IO1: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: KPP_COL01 of instance: kpp"]
            pub const ALT6_KPP_COL1: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: NETC_TMR_TRIG2 of instance: netc"]
            pub const ALT7_NETC_TMR_1588_TRIG2: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: LPUART10_RX of instance: lpuart10"]
            pub const ALT8_LPUART10_RX: u32 = 0x08;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_33"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_34 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_34 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: I3C2_SCL of instance: i3c2"]
            pub const ALT0_I3C2_SCL: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: USB_OTG1_PWR of instance: usb"]
            pub const ALT1_USB_OTG1_PWR: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XBAR1_XBAR_INOUT18 of instance: xbar1"]
            pub const ALT2_XBAR1_XBAR_INOUT18: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: SINC_FILTER_GLUE2_BREAK of instance: sinc_filter_glue2"]
            pub const ALT3_SINC_FILTER_GLUE2_BREAK: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: USDHC1_VSELECT of instance: usdhc1"]
            pub const ALT4_USDHC1_VSELECT: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO02 of instance: gpio5"]
            pub const ALT5_GPIO5_IO2: u32 = 0x05;
            #[doc = "Select mux mode: ALT7 mux port: NETC_TMR_ALARM1 of instance: netc"]
            pub const ALT7_NETC_TMR_1588_ALARM1: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: LPUART10_CTS_B of instance: lpuart10"]
            pub const ALT8_LPUART10_CTS_B: u32 = 0x08;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_34"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_AD_35 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_AD_35 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: I3C2_SDA of instance: i3c2"]
            pub const ALT0_I3C2_SDA: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: USB_OTG1_OC of instance: usb"]
            pub const ALT1_USB_OTG1_OC: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XBAR1_XBAR_INOUT19 of instance: xbar1"]
            pub const ALT2_XBAR1_XBAR_INOUT19: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: SINC2_MOD_CLK0 of instance: sinc2"]
            pub const ALT3_SINC2_MOD_CLK0: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: USDHC1_RESET_B of instance: usdhc1"]
            pub const ALT4_USDHC1_RESET_B: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO03 of instance: gpio5"]
            pub const ALT5_GPIO5_IO3: u32 = 0x05;
            #[doc = "Select mux mode: ALT7 mux port: NETC_TMR_ALARM2 of instance: netc"]
            pub const ALT7_NETC_TMR_1588_ALARM2: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: LPUART10_RTS_B of instance: lpuart10"]
            pub const ALT8_LPUART10_RTS_B: u32 = 0x08;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_AD_35"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_00 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_SD_B1_00 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USDHC1_CMD of instance: usdhc1"]
            pub const ALT0_USDHC1_CMD: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: SINC1_EMCLK02 of instance: sinc1"]
            pub const ALT1_SINC1_EMCLK2: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XBAR1_XBAR_INOUT20 of instance: xbar1"]
            pub const ALT2_XBAR1_XBAR_INOUT20: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPTMR2_ALT1 of instance: lptmr2"]
            pub const ALT3_LPTMR2_ALT1: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: XSPI_SLV_CS of instance: xspi_slv"]
            pub const ALT4_XSPI_SLV_CS: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO04 of instance: gpio5"]
            pub const ALT5_GPIO5_IO4: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPSPI3_PCS0 of instance: lpspi3"]
            pub const ALT6_LPSPI3_PCS0: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: KPP_ROW07 of instance: kpp"]
            pub const ALT8_KPP_ROW7: u32 = 0x08;
            #[doc = "Select mux mode: ALT12 mux port: CCM_CLKO1 of instance: ccm"]
            pub const ALT12_CCM_CLKO1: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_SD_B1_00"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_01 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_SD_B1_01 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USDHC1_CLK of instance: usdhc1"]
            pub const ALT0_USDHC1_CLK: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: SINC1_EMBIT02 of instance: sinc1"]
            pub const ALT1_SINC1_EMBIT2: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XBAR1_XBAR_INOUT21 of instance: xbar1"]
            pub const ALT2_XBAR1_XBAR_INOUT21: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPTMR2_ALT2 of instance: lptmr2"]
            pub const ALT3_LPTMR2_ALT2: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: XSPI_SLV_CLK of instance: xspi_slv"]
            pub const ALT4_XSPI_SLV_CLK: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO05 of instance: gpio5"]
            pub const ALT5_GPIO5_IO5: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPSPI3_SCK of instance: lpspi3"]
            pub const ALT6_LPSPI3_SCK: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: KPP_COL07 of instance: kpp"]
            pub const ALT8_KPP_COL7: u32 = 0x08;
            #[doc = "Select mux mode: ALT12 mux port: CCM_CLKO2 of instance: ccm"]
            pub const ALT12_CCM_CLKO2: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_SD_B1_01"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_02 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_SD_B1_02 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USDHC1_DATA0 of instance: usdhc1"]
            pub const ALT0_USDHC1_DATA0: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: SINC1_EMCLK03 of instance: sinc1"]
            pub const ALT1_SINC1_EMCLK3: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XBAR1_XBAR_INOUT22 of instance: xbar1"]
            pub const ALT2_XBAR1_XBAR_INOUT22: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPTMR2_ALT3 of instance: lptmr2"]
            pub const ALT3_LPTMR2_ALT3: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: XSPI_SLV_DATA04 of instance: xspi_slv"]
            pub const ALT4_XSPI_SLV_DATA4: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO06 of instance: gpio5"]
            pub const ALT5_GPIO5_IO6: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPSPI3_SDO of instance: lpspi3"]
            pub const ALT6_LPSPI3_SDO: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: KPP_ROW06 of instance: kpp"]
            pub const ALT8_KPP_ROW6: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: FLEXSPI1_BUS2BIT_A_SS1_B of instance: flexspi1_bus2bit"]
            pub const ALT9_FLEXSPI1_BUS2BIT_A_SS1_B: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_RESET_OUT of instance: ecat"]
            pub const ALT12_ECAT_RESET_OUT: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_SD_B1_02"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_03 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_SD_B1_03 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USDHC1_DATA1 of instance: usdhc1"]
            pub const ALT0_USDHC1_DATA1: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: SINC1_EMBIT03 of instance: sinc1"]
            pub const ALT1_SINC1_EMBIT3: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XBAR1_XBAR_INOUT23 of instance: xbar1"]
            pub const ALT2_XBAR1_XBAR_INOUT23: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPTMR3_ALT1 of instance: lptmr3"]
            pub const ALT3_LPTMR3_ALT1: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: XSPI_SLV_DATA05 of instance: xspi_slv"]
            pub const ALT4_XSPI_SLV_DATA5: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO07 of instance: gpio5"]
            pub const ALT5_GPIO5_IO7: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPSPI3_SDI of instance: lpspi3"]
            pub const ALT6_LPSPI3_SDI: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: KPP_COL06 of instance: kpp"]
            pub const ALT8_KPP_COL6: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: FLEXSPI1_BUS2BIT_B_SS1_B of instance: flexspi1_bus2bit"]
            pub const ALT9_FLEXSPI1_BUS2BIT_B_SS1_B: u32 = 0x09;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_SD_B1_03"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_04 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_SD_B1_04 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USDHC1_DATA2 of instance: usdhc1"]
            pub const ALT0_USDHC1_DATA2: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: SINC_FILTER_GLUE1_BREAK of instance: sinc_filter_glue1"]
            pub const ALT1_SINC_FILTER_GLUE1_BREAK: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SINC2_EMCLK02 of instance: sinc2"]
            pub const ALT2_SINC2_EMCLK2: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPTMR3_ALT2 of instance: lptmr3"]
            pub const ALT3_LPTMR3_ALT2: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: XSPI_SLV_DATA06 of instance: xspi_slv"]
            pub const ALT4_XSPI_SLV_DATA6: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO08 of instance: gpio5"]
            pub const ALT5_GPIO5_IO8: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPSPI3_PCS1 of instance: lpspi3"]
            pub const ALT6_LPSPI3_PCS1: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: FLEXSPI1_BUS2BIT_B_SS0_B of instance: flexspi1_bus2bit"]
            pub const ALT8_FLEXSPI1_BUS2BIT_B_SS0_B: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: FLEXSPI1_BUS2BIT_A_SS1_B of instance: flexspi1_bus2bit"]
            pub const ALT9_FLEXSPI1_BUS2BIT_A_SS1_B: u32 = 0x09;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_SD_B1_04"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B1_05 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_SD_B1_05 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USDHC1_DATA3 of instance: usdhc1"]
            pub const ALT0_USDHC1_DATA3: u32 = 0;
            #[doc = "Select mux mode: ALT2 mux port: SINC2_EMBIT02 of instance: sinc2"]
            pub const ALT2_SINC2_EMBIT2: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPTMR3_ALT3 of instance: lptmr3"]
            pub const ALT3_LPTMR3_ALT3: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: XSPI_SLV_DATA07 of instance: xspi_slv"]
            pub const ALT4_XSPI_SLV_DATA7: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO09 of instance: gpio5"]
            pub const ALT5_GPIO5_IO9: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPSPI3_PCS2 of instance: lpspi3"]
            pub const ALT6_LPSPI3_PCS2: u32 = 0x06;
            #[doc = "Select mux mode: ALT9 mux port: FLEXSPI1_BUS2BIT_B_SS0_B of instance: flexspi1_bus2bit"]
            pub const ALT9_FLEXSPI1_BUS2BIT_B_SS0_B: u32 = 0x09;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_SD_B1_05"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_00 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_SD_B2_00 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USDHC2_DATA3 of instance: usdhc2"]
            pub const ALT0_USDHC2_DATA3: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXSPI1_BUS2BIT_B_DATA04 of instance: flexspi1_bus2bit"]
            pub const ALT1_FLEXSPI1_BUS2BIT_B_DATA4: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XSPI_SLV_DATA04 of instance: xspi_slv"]
            pub const ALT2_XSPI_SLV_DATA4: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: XBAR1_XBAR_INOUT17 of instance: xbar1"]
            pub const ALT3_XBAR1_XBAR_INOUT17: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: KPP_ROW01 of instance: kpp"]
            pub const ALT4_KPP_ROW1: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO10 of instance: gpio5"]
            pub const ALT5_GPIO5_IO10: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPSPI3_PCS3 of instance: lpspi3"]
            pub const ALT6_LPSPI3_PCS3: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: NETC_1588_CLK of instance: netc_clkgen"]
            pub const ALT8_NETC_CLKGEN_TMR_1588_CLK: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPUART8_TX of instance: lpuart8"]
            pub const ALT9_LPUART8_TX: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: MIC_BITSTREAM00 of instance: mic"]
            pub const ALT12_MIC_BITSTREAM0: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_SD_B2_00"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_01 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_SD_B2_01 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USDHC2_DATA2 of instance: usdhc2"]
            pub const ALT0_USDHC2_DATA2: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXSPI1_BUS2BIT_B_DATA05 of instance: flexspi1_bus2bit"]
            pub const ALT1_FLEXSPI1_BUS2BIT_B_DATA5: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XSPI_SLV_DATA05 of instance: xspi_slv"]
            pub const ALT2_XSPI_SLV_DATA5: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER6_TIMER0 of instance: qtimer6"]
            pub const ALT3_QTIMER6_TIMER0: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: KPP_COL01 of instance: kpp"]
            pub const ALT4_KPP_COL1: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO11 of instance: gpio5"]
            pub const ALT5_GPIO5_IO11: u32 = 0x05;
            #[doc = "Select mux mode: ALT8 mux port: NETC_TMR_GCLK of instance: netc"]
            pub const ALT8_NETC_TMR_1588_GCLK: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPUART8_RX of instance: lpuart8"]
            pub const ALT9_LPUART8_RX: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: MIC_BITSTREAM01 of instance: mic"]
            pub const ALT12_MIC_BITSTREAM1: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_SD_B2_01"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_02 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_SD_B2_02 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USDHC2_DATA1 of instance: usdhc2"]
            pub const ALT0_USDHC2_DATA1: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXSPI1_BUS2BIT_B_DATA06 of instance: flexspi1_bus2bit"]
            pub const ALT1_FLEXSPI1_BUS2BIT_B_DATA6: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XSPI_SLV_DATA06 of instance: xspi_slv"]
            pub const ALT2_XSPI_SLV_DATA6: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER6_TIMER1 of instance: qtimer6"]
            pub const ALT3_QTIMER6_TIMER1: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: KPP_ROW00 of instance: kpp"]
            pub const ALT4_KPP_ROW0: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO12 of instance: gpio5"]
            pub const ALT5_GPIO5_IO12: u32 = 0x05;
            #[doc = "Select mux mode: ALT8 mux port: NETC_TMR_ALARM1 of instance: netc"]
            pub const ALT8_NETC_TMR_1588_ALARM1: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPUART8_CTS_B of instance: lpuart8"]
            pub const ALT9_LPUART8_CTS_B: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: MIC_BITSTREAM02 of instance: mic"]
            pub const ALT12_MIC_BITSTREAM2: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_SD_B2_02"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_03 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_SD_B2_03 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USDHC2_DATA0 of instance: usdhc2"]
            pub const ALT0_USDHC2_DATA0: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXSPI1_BUS2BIT_B_DATA07 of instance: flexspi1_bus2bit"]
            pub const ALT1_FLEXSPI1_BUS2BIT_B_DATA7: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XSPI_SLV_DATA07 of instance: xspi_slv"]
            pub const ALT2_XSPI_SLV_DATA7: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER6_TIMER2 of instance: qtimer6"]
            pub const ALT3_QTIMER6_TIMER2: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: KPP_COL00 of instance: kpp"]
            pub const ALT4_KPP_COL0: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO13 of instance: gpio5"]
            pub const ALT5_GPIO5_IO13: u32 = 0x05;
            #[doc = "Select mux mode: ALT8 mux port: NETC_TMR_ALARM2 of instance: netc"]
            pub const ALT8_NETC_TMR_1588_ALARM2: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPUART8_RTS_B of instance: lpuart8"]
            pub const ALT9_LPUART8_RTS_B: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: MIC_BITSTREAM03 of instance: mic"]
            pub const ALT12_MIC_BITSTREAM3: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_SD_B2_03"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_04 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_SD_B2_04 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USDHC2_CLK of instance: usdhc2"]
            pub const ALT0_USDHC2_CLK: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXSPI1_BUS2BIT_B_SS1_B of instance: flexspi1_bus2bit"]
            pub const ALT1_FLEXSPI1_BUS2BIT_B_SS1_B: u32 = 0x01;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER7_TIMER0 of instance: qtimer7"]
            pub const ALT3_QTIMER7_TIMER0: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: KPP_ROW03 of instance: kpp"]
            pub const ALT4_KPP_ROW3: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO14 of instance: gpio5"]
            pub const ALT5_GPIO5_IO14: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPUART5_RI_B of instance: lpuart5"]
            pub const ALT6_LPUART5_RI_B: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: NETC_TMR_PP1 of instance: netc"]
            pub const ALT8_NETC_TMR_1588_PP1: u32 = 0x08;
            #[doc = "Select mux mode: ALT12 mux port: MIC_CLK of instance: mic"]
            pub const ALT12_MIC_CLK: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_SD_B2_04"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_05 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_SD_B2_05 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USDHC2_CMD of instance: usdhc2"]
            pub const ALT0_USDHC2_CMD: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXSPI1_BUS2BIT_B_DQS of instance: flexspi1_bus2bit"]
            pub const ALT1_FLEXSPI1_BUS2BIT_B_DQS: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XSPI_SLV_DQS of instance: xspi_slv"]
            pub const ALT2_XSPI_SLV_DQS: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER7_TIMER1 of instance: qtimer7"]
            pub const ALT3_QTIMER7_TIMER1: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: LPSPI4_PCS3 of instance: lpspi4"]
            pub const ALT4_LPSPI4_PCS3: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO15 of instance: gpio5"]
            pub const ALT5_GPIO5_IO15: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPUART5_DTR_B of instance: lpuart5"]
            pub const ALT6_LPUART5_DTR_B: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: NETC_TMR_PP2 of instance: netc"]
            pub const ALT8_NETC_TMR_1588_PP2: u32 = 0x08;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_SD_B2_05"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_06 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_SD_B2_06 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USDHC2_RESET_B of instance: usdhc2"]
            pub const ALT0_USDHC2_RESET_B: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXSPI1_BUS2BIT_B_SS0_B of instance: flexspi1_bus2bit"]
            pub const ALT1_FLEXSPI1_BUS2BIT_B_SS0_B: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XSPI_SLV_CS of instance: xspi_slv"]
            pub const ALT2_XSPI_SLV_CS: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER7_TIMER2 of instance: qtimer7"]
            pub const ALT3_QTIMER7_TIMER2: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: LPSPI4_PCS2 of instance: lpspi4"]
            pub const ALT4_LPSPI4_PCS2: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO16 of instance: gpio5"]
            pub const ALT5_GPIO5_IO16: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPUART5_CTS_B of instance: lpuart5"]
            pub const ALT6_LPUART5_CTS_B: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: NETC_TMR_PP3 of instance: netc"]
            pub const ALT8_NETC_TMR_1588_PP3: u32 = 0x08;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_SD_B2_06"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_07 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_SD_B2_07 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USDHC2_STROBE of instance: usdhc2"]
            pub const ALT0_USDHC2_STROBE: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXSPI1_BUS2BIT_B_SCLK of instance: flexspi1_bus2bit"]
            pub const ALT1_FLEXSPI1_BUS2BIT_B_SCLK: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XSPI_SLV_CLK of instance: xspi_slv"]
            pub const ALT2_XSPI_SLV_CLK: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER7_TIMER3 of instance: qtimer7"]
            pub const ALT3_QTIMER7_TIMER3: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: LPSPI4_PCS1 of instance: lpspi4"]
            pub const ALT4_LPSPI4_PCS1: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO17 of instance: gpio5"]
            pub const ALT5_GPIO5_IO17: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPUART5_RTS_B of instance: lpuart5"]
            pub const ALT6_LPUART5_RTS_B: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: NETC_TMR_ALARM1 of instance: netc"]
            pub const ALT8_NETC_TMR_1588_ALARM1: u32 = 0x08;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_SD_B2_07"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_08 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_SD_B2_08 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USDHC2_DATA4 of instance: usdhc2"]
            pub const ALT0_USDHC2_DATA4: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXSPI1_BUS2BIT_B_DATA00 of instance: flexspi1_bus2bit"]
            pub const ALT1_FLEXSPI1_BUS2BIT_B_DATA0: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XSPI_SLV_DATA00 of instance: xspi_slv"]
            pub const ALT2_XSPI_SLV_DATA0: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER8_TIMER0 of instance: qtimer8"]
            pub const ALT3_QTIMER8_TIMER0: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: LPSPI4_SCK of instance: lpspi4"]
            pub const ALT4_LPSPI4_SCK: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO18 of instance: gpio5"]
            pub const ALT5_GPIO5_IO18: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPUART5_TX of instance: lpuart5"]
            pub const ALT6_LPUART5_TX: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: NETC_TMR_ALARM2 of instance: netc"]
            pub const ALT8_NETC_TMR_1588_ALARM2: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_TMR_PP2 of instance: netc"]
            pub const ALT9_NETC_TMR_1588_PP2: u32 = 0x09;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_SD_B2_08"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_09 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_SD_B2_09 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USDHC2_DATA5 of instance: usdhc2"]
            pub const ALT0_USDHC2_DATA5: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXSPI1_BUS2BIT_B_DATA01 of instance: flexspi1_bus2bit"]
            pub const ALT1_FLEXSPI1_BUS2BIT_B_DATA1: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XSPI_SLV_DATA01 of instance: xspi_slv"]
            pub const ALT2_XSPI_SLV_DATA1: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER8_TIMER1 of instance: qtimer8"]
            pub const ALT3_QTIMER8_TIMER1: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: LPSPI4_PCS0 of instance: lpspi4"]
            pub const ALT4_LPSPI4_PCS0: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO19 of instance: gpio5"]
            pub const ALT5_GPIO5_IO19: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPUART5_RX of instance: lpuart5"]
            pub const ALT6_LPUART5_RX: u32 = 0x06;
            #[doc = "Select mux mode: ALT9 mux port: NETC_TMR_PP1 of instance: netc"]
            pub const ALT9_NETC_TMR_1588_PP1: u32 = 0x09;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_SD_B2_09"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_10 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_SD_B2_10 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USDHC2_DATA6 of instance: usdhc2"]
            pub const ALT0_USDHC2_DATA6: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXSPI1_BUS2BIT_B_DATA02 of instance: flexspi1_bus2bit"]
            pub const ALT1_FLEXSPI1_BUS2BIT_B_DATA2: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XSPI_SLV_DATA02 of instance: xspi_slv"]
            pub const ALT2_XSPI_SLV_DATA2: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER8_TIMER2 of instance: qtimer8"]
            pub const ALT3_QTIMER8_TIMER2: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: LPSPI4_SDO of instance: lpspi4"]
            pub const ALT4_LPSPI4_SDO: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO20 of instance: gpio5"]
            pub const ALT5_GPIO5_IO20: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPUART5_DCD_B of instance: lpuart5"]
            pub const ALT6_LPUART5_DCD_B: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: NETC_TMR_TRIG2 of instance: netc"]
            pub const ALT8_NETC_TMR_1588_TRIG2: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: NETC_TMR_PP3 of instance: netc"]
            pub const ALT9_NETC_TMR_1588_PP3: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: NETC_EMDIO of instance: netc"]
            pub const ALT10_NETC_EMDIO: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_MDIO of instance: ecat"]
            pub const ALT12_ECAT_MDIO: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_SD_B2_10"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_11 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_SD_B2_11 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: USDHC2_DATA7 of instance: usdhc2"]
            pub const ALT0_USDHC2_DATA7: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXSPI1_BUS2BIT_B_DATA03 of instance: flexspi1_bus2bit"]
            pub const ALT1_FLEXSPI1_BUS2BIT_B_DATA3: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: XSPI_SLV_DATA03 of instance: xspi_slv"]
            pub const ALT2_XSPI_SLV_DATA3: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER8_TIMER3 of instance: qtimer8"]
            pub const ALT3_QTIMER8_TIMER3: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: LPSPI4_SDI of instance: lpspi4"]
            pub const ALT4_LPSPI4_SDI: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO21 of instance: gpio5"]
            pub const ALT5_GPIO5_IO21: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPUART5_DSR_B of instance: lpuart5"]
            pub const ALT6_LPUART5_DSR_B: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: SFA_ATX_CLK_OUT of instance: sfa"]
            pub const ALT7_SFA_ATX_CLK_OUT: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: NETC_TMR_TRIG1 of instance: netc"]
            pub const ALT8_NETC_TMR_1588_TRIG1: u32 = 0x08;
            #[doc = "Select mux mode: ALT10 mux port: NETC_EMDC of instance: netc"]
            pub const ALT10_NETC_EMDC: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_MCLK of instance: ecat"]
            pub const ALT12_ECAT_MDC: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_SD_B2_11"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_SD_B2_12_DUMMY SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_SD_B2_12 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x07 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: FLEXSPI1_BUS2BIT_A_DQS of instance: flexspi1_bus2bit"]
            pub const ALT0_FLEXSPI1_BUS2BIT_A_DQS: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: FLEXSPI1_BUS2BIT_B_DQS of instance: flexspi1_bus2bit"]
            pub const ALT1_FLEXSPI1_BUS2BIT_B_DQS: u32 = 0x01;
            #[doc = "Select mux mode: ALT5 mux port: GPIO5_IO22 of instance: gpio5"]
            pub const ALT5_GPIO5_IO22: u32 = 0x05;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_SD_B2_12_DUMMY"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_00 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B1_00 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: NETC_PINMUX_ETH1_TXD00 of instance: netc_pinmux"]
            pub const ALT0_NETC_PINMUX_ETH1_TXD0: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: ADC2_CONV_D00 of instance: adc2"]
            pub const ALT1_ADC2_CONV_D0: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SEMC_CSX01 of instance: semc"]
            pub const ALT2_SEMC_CSX1: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER1_TIMER0 of instance: qtimer1"]
            pub const ALT3_QTIMER1_TIMER0: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: XBAR1_XBAR_INOUT26 of instance: xbar1"]
            pub const ALT4_XBAR1_XBAR_INOUT26: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO00 of instance: gpio6"]
            pub const ALT5_GPIO6_IO0: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: TPM5_CH00 of instance: tpm5"]
            pub const ALT6_TPM5_CH0: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: NETC_PINMUX_ETH4_TXD00 of instance: netc_pinmux"]
            pub const ALT8_NETC_PINMUX_ETH4_TXD0: u32 = 0x08;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B1_00"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_01 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B1_01 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: NETC_PINMUX_ETH1_TXD01 of instance: netc_pinmux"]
            pub const ALT0_NETC_PINMUX_ETH1_TXD1: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: ADC2_CONV_D01 of instance: adc2"]
            pub const ALT1_ADC2_CONV_D1: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SEMC_CSX02 of instance: semc"]
            pub const ALT2_SEMC_CSX2: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER1_TIMER1 of instance: qtimer1"]
            pub const ALT3_QTIMER1_TIMER1: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: XBAR1_XBAR_INOUT27 of instance: xbar1"]
            pub const ALT4_XBAR1_XBAR_INOUT27: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO01 of instance: gpio6"]
            pub const ALT5_GPIO6_IO1: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: TPM5_CH01 of instance: tpm5"]
            pub const ALT6_TPM5_CH1: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: NETC_PINMUX_ETH4_TXD01 of instance: netc_pinmux"]
            pub const ALT8_NETC_PINMUX_ETH4_TXD1: u32 = 0x08;
            #[doc = "Select mux mode: ALT12 mux port: SAI4_RX_DATA00 of instance: sai4"]
            pub const ALT12_SAI4_RX_DATA0: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B1_01"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_02 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B1_02 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: NETC_PINMUX_ETH1_TX_EN of instance: netc_pinmux"]
            pub const ALT0_NETC_PINMUX_ETH1_TX_EN: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: ADC2_CONV_D02 of instance: adc2"]
            pub const ALT1_ADC2_CONV_D2: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPI2C6_SCL of instance: lpi2c6"]
            pub const ALT2_LPI2C6_SCL: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER1_TIMER2 of instance: qtimer1"]
            pub const ALT3_QTIMER1_TIMER2: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: XBAR1_XBAR_INOUT28 of instance: xbar1"]
            pub const ALT4_XBAR1_XBAR_INOUT28: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO02 of instance: gpio6"]
            pub const ALT5_GPIO6_IO2: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: TPM5_CH02 of instance: tpm5"]
            pub const ALT6_TPM5_CH2: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_B_SS1_B of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_B_SS1_B: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: NETC_PINMUX_ETH4_TX_EN of instance: netc_pinmux"]
            pub const ALT8_NETC_PINMUX_ETH4_TX_EN: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPUART11_TX of instance: lpuart11"]
            pub const ALT9_LPUART11_TX: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: SAI4_RX_DATA01 of instance: sai4"]
            pub const ALT12_SAI4_RX_DATA1: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B1_02"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_03 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B1_03 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: NETC_PINMUX_ETH1_TX_CLK of instance: netc_pinmux"]
            pub const ALT0_NETC_PINMUX_ETH1_TX_CLK: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: ADC2_CONV_D03 of instance: adc2"]
            pub const ALT1_ADC2_CONV_D3: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPI2C6_SDA of instance: lpi2c6"]
            pub const ALT2_LPI2C6_SDA: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER2_TIMER0 of instance: qtimer2"]
            pub const ALT3_QTIMER2_TIMER0: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: XBAR1_XBAR_INOUT29 of instance: xbar1"]
            pub const ALT4_XBAR1_XBAR_INOUT29: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO03 of instance: gpio6"]
            pub const ALT5_GPIO6_IO3: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: TPM5_CH03 of instance: tpm5"]
            pub const ALT6_TPM5_CH3: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_B_DQS of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_B_DQS: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: NETC_PINMUX_ETH4_TX_CLK of instance: netc_pinmux"]
            pub const ALT8_NETC_PINMUX_ETH4_TX_CLK: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPUART11_RX of instance: lpuart11"]
            pub const ALT9_LPUART11_RX: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: SAI4_RX_DATA02 of instance: sai4"]
            pub const ALT12_SAI4_RX_DATA2: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B1_03"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_04 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B1_04 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: NETC_PINMUX_ETH1_RXD00 of instance: netc_pinmux"]
            pub const ALT0_NETC_PINMUX_ETH1_RXD0: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: ADC2_CONV_D04 of instance: adc2"]
            pub const ALT1_ADC2_CONV_D4: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART9_RX of instance: lpuart9"]
            pub const ALT2_LPUART9_RX: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER2_TIMER1 of instance: qtimer2"]
            pub const ALT3_QTIMER2_TIMER1: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: XBAR1_XBAR_INOUT30 of instance: xbar1"]
            pub const ALT4_XBAR1_XBAR_INOUT30: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO04 of instance: gpio6"]
            pub const ALT5_GPIO6_IO4: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: TPM5_EXTCLK of instance: tpm5"]
            pub const ALT6_TPM5_EXTCLK: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_B_SS0_B of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_B_SS0_B: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: NETC_PINMUX_ETH4_RXD00 of instance: netc_pinmux"]
            pub const ALT8_NETC_PINMUX_ETH4_RXD0: u32 = 0x08;
            #[doc = "Select mux mode: ALT12 mux port: SAI4_RX_DATA03 of instance: sai4"]
            pub const ALT12_SAI4_RX_DATA3: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B1_04"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_05 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B1_05 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: NETC_PINMUX_ETH1_RXD01 of instance: netc_pinmux"]
            pub const ALT0_NETC_PINMUX_ETH1_RXD1: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: ADC2_CONV_D05 of instance: adc2"]
            pub const ALT1_ADC2_CONV_D5: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART9_CTS_B of instance: lpuart9"]
            pub const ALT2_LPUART9_CTS_B: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER2_TIMER2 of instance: qtimer2"]
            pub const ALT3_QTIMER2_TIMER2: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: XBAR1_XBAR_INOUT31 of instance: xbar1"]
            pub const ALT4_XBAR1_XBAR_INOUT31: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO05 of instance: gpio6"]
            pub const ALT5_GPIO6_IO5: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: TPM6_EXTCLK of instance: tpm6"]
            pub const ALT6_TPM6_EXTCLK: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_B_SCLK of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_B_SCLK: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: NETC_PINMUX_ETH4_RXD01 of instance: netc_pinmux"]
            pub const ALT8_NETC_PINMUX_ETH4_RXD1: u32 = 0x08;
            #[doc = "Select mux mode: ALT12 mux port: SAI4_MCLK of instance: sai4"]
            pub const ALT12_SAI4_MCLK: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B1_05"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_06 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B1_06 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: NETC_PINMUX_ETH1_RX_DV of instance: netc_pinmux"]
            pub const ALT0_NETC_PINMUX_ETH1_RX_DV: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: ADC2_CONV_D06 of instance: adc2"]
            pub const ALT1_ADC2_CONV_D6: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART9_TX of instance: lpuart9"]
            pub const ALT2_LPUART9_TX: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER3_TIMER0 of instance: qtimer3"]
            pub const ALT3_QTIMER3_TIMER0: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: XBAR1_XBAR_INOUT32 of instance: xbar1"]
            pub const ALT4_XBAR1_XBAR_INOUT32: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO06 of instance: gpio6"]
            pub const ALT5_GPIO6_IO6: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: TPM6_CH00 of instance: tpm6"]
            pub const ALT6_TPM6_CH0: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_B_DATA07 of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_B_DATA7: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: NETC_PINMUX_ETH4_RX_DV of instance: netc_pinmux"]
            pub const ALT8_NETC_PINMUX_ETH4_RX_DV: u32 = 0x08;
            #[doc = "Select mux mode: ALT12 mux port: SAI4_RX_BCLK of instance: sai4"]
            pub const ALT12_SAI4_RX_BCLK: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B1_06"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_07 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B1_07 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: NETC_PINMUX_ETH1_TXD02 of instance: netc_pinmux"]
            pub const ALT0_NETC_PINMUX_ETH1_TXD2: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: ADC2_CONV_D07 of instance: adc2"]
            pub const ALT1_ADC2_CONV_D7: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART9_RTS_B of instance: lpuart9"]
            pub const ALT2_LPUART9_RTS_B: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER3_TIMER1 of instance: qtimer3"]
            pub const ALT3_QTIMER3_TIMER1: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: XBAR1_XBAR_INOUT33 of instance: xbar1"]
            pub const ALT4_XBAR1_XBAR_INOUT33: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO07 of instance: gpio6"]
            pub const ALT5_GPIO6_IO7: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: TPM6_CH01 of instance: tpm6"]
            pub const ALT6_TPM6_CH1: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_B_DATA06 of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_B_DATA6: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: NETC_PINMUX_ETH4_TXD02 of instance: netc_pinmux"]
            pub const ALT8_NETC_PINMUX_ETH4_TXD2: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPSPI6_SDI of instance: lpspi6"]
            pub const ALT9_LPSPI6_SDI: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: SAI4_RX_SYNC of instance: sai4"]
            pub const ALT12_SAI4_RX_SYNC: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B1_07"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_08 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B1_08 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: NETC_PINMUX_ETH1_TXD03 of instance: netc_pinmux"]
            pub const ALT0_NETC_PINMUX_ETH1_TXD3: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: ADC2_CONV_RDY_CLK of instance: adc2"]
            pub const ALT1_ADC2_CONV_RDY_CLK: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: USDHC1_CD_B of instance: usdhc1"]
            pub const ALT2_USDHC1_CD_B: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER3_TIMER2 of instance: qtimer3"]
            pub const ALT3_QTIMER3_TIMER2: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: XBAR1_XBAR_INOUT36 of instance: xbar1"]
            pub const ALT4_XBAR1_XBAR_INOUT36: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO08 of instance: gpio6"]
            pub const ALT5_GPIO6_IO8: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: TPM6_CH02 of instance: tpm6"]
            pub const ALT6_TPM6_CH2: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_B_DATA05 of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_B_DATA5: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: NETC_PINMUX_ETH4_TXD03 of instance: netc_pinmux"]
            pub const ALT8_NETC_PINMUX_ETH4_TXD3: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPSPI6_SDO of instance: lpspi6"]
            pub const ALT9_LPSPI6_SDO: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: SAI4_TX_BCLK of instance: sai4"]
            pub const ALT12_SAI4_TX_BCLK: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B1_08"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_09 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B1_09 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: NETC_PINMUX_ETH1_RXD02 of instance: netc_pinmux"]
            pub const ALT0_NETC_PINMUX_ETH1_RXD2: u32 = 0;
            #[doc = "Select mux mode: ALT2 mux port: USDHC1_WP of instance: usdhc1"]
            pub const ALT2_USDHC1_WP: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER4_TIMER0 of instance: qtimer4"]
            pub const ALT3_QTIMER4_TIMER0: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: XBAR1_XBAR_INOUT37 of instance: xbar1"]
            pub const ALT4_XBAR1_XBAR_INOUT37: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO09 of instance: gpio6"]
            pub const ALT5_GPIO6_IO9: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: TPM6_CH03 of instance: tpm6"]
            pub const ALT6_TPM6_CH3: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_B_DATA04 of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_B_DATA4: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: NETC_PINMUX_ETH4_RXD02 of instance: netc_pinmux"]
            pub const ALT8_NETC_PINMUX_ETH4_RXD2: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPSPI6_PCS1 of instance: lpspi6"]
            pub const ALT9_LPSPI6_PCS1: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: SAI4_TX_SYNC of instance: sai4"]
            pub const ALT12_SAI4_TX_SYNC: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B1_09"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_10 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B1_10 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: NETC_PINMUX_ETH1_RXD03 of instance: netc_pinmux"]
            pub const ALT0_NETC_PINMUX_ETH1_RXD3: u32 = 0;
            #[doc = "Select mux mode: ALT2 mux port: USDHC1_RESET_B of instance: usdhc1"]
            pub const ALT2_USDHC1_RESET_B: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER4_TIMER1 of instance: qtimer4"]
            pub const ALT3_QTIMER4_TIMER1: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: XBAR1_XBAR_INOUT34 of instance: xbar1"]
            pub const ALT4_XBAR1_XBAR_INOUT34: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO10 of instance: gpio6"]
            pub const ALT5_GPIO6_IO10: u32 = 0x05;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_B_DATA03 of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_B_DATA3: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: NETC_PINMUX_ETH4_RXD03 of instance: netc_pinmux"]
            pub const ALT8_NETC_PINMUX_ETH4_RXD3: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPSPI6_PCS2 of instance: lpspi6"]
            pub const ALT9_LPSPI6_PCS2: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: SAI4_TX_DATA00 of instance: sai4"]
            pub const ALT12_SAI4_TX_DATA0: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B1_10"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_11 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B1_11 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: NETC_PINMUX_ETH1_RX_CLK of instance: netc_pinmux"]
            pub const ALT0_NETC_PINMUX_ETH1_RX_CLK: u32 = 0;
            #[doc = "Select mux mode: ALT3 mux port: QTIMER4_TIMER2 of instance: qtimer4"]
            pub const ALT3_QTIMER4_TIMER2: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: XBAR1_XBAR_INOUT35 of instance: xbar1"]
            pub const ALT4_XBAR1_XBAR_INOUT35: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO11 of instance: gpio6"]
            pub const ALT5_GPIO6_IO11: u32 = 0x05;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_B_DATA02 of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_B_DATA2: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: NETC_PINMUX_ETH4_RX_CLK of instance: netc_pinmux"]
            pub const ALT8_NETC_PINMUX_ETH4_RX_CLK: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPSPI6_PCS3 of instance: lpspi6"]
            pub const ALT9_LPSPI6_PCS3: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: SAI4_TX_DATA01 of instance: sai4"]
            pub const ALT12_SAI4_TX_DATA1: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B1_11"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_12 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B1_12 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: NETC_PINMUX_ETH1_RX_ER of instance: netc_pinmux"]
            pub const ALT0_NETC_PINMUX_ETH1_RX_ER: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: NETC_EMDIO of instance: netc"]
            pub const ALT1_NETC_EMDIO: u32 = 0x01;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO12 of instance: gpio6"]
            pub const ALT5_GPIO6_IO12: u32 = 0x05;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_B_DATA01 of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_B_DATA1: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: NETC_PINMUX_ETH4_RX_ER of instance: netc_pinmux"]
            pub const ALT8_NETC_PINMUX_ETH4_RX_ER: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPSPI6_PCS0 of instance: lpspi6"]
            pub const ALT9_LPSPI6_PCS0: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: SAI4_TX_DATA02 of instance: sai4"]
            pub const ALT12_SAI4_TX_DATA2: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B1_12"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B1_13 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B1_13 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: NETC_PINMUX_ETH1_TX_ER of instance: netc_pinmux"]
            pub const ALT0_NETC_PINMUX_ETH1_TX_ER: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: NETC_EMDC of instance: netc"]
            pub const ALT1_NETC_EMDC: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: USDHC1_VSELECT of instance: usdhc1"]
            pub const ALT2_USDHC1_VSELECT: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: CCM_ENET_REF_CLK_25M of instance: ccm"]
            pub const ALT3_CCM_ENET_REF_CLK_25M: u32 = 0x03;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO13 of instance: gpio6"]
            pub const ALT5_GPIO6_IO13: u32 = 0x05;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_B_DATA00 of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_B_DATA0: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: NETC_PINMUX_ETH4_TX_ER of instance: netc_pinmux"]
            pub const ALT8_NETC_PINMUX_ETH4_TX_ER: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPSPI6_SCK of instance: lpspi6"]
            pub const ALT9_LPSPI6_SCK: u32 = 0x09;
            #[doc = "Select mux mode: ALT12 mux port: SAI4_TX_DATA03 of instance: sai4"]
            pub const ALT12_SAI4_TX_DATA3: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B1_13"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B2_00 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B2_00 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: NETC_ETH1_CRS of instance: netc"]
            pub const ALT0_NETC_ETH1_CRS: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: SEMC_CSX03 of instance: semc"]
            pub const ALT1_SEMC_CSX3: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPIT3_TRIGGER00 of instance: lpit3"]
            pub const ALT2_LPIT3_TRIGGER0: u32 = 0x02;
            #[doc = "Select mux mode: ALT4 mux port: SAI4_MCLK of instance: sai4"]
            pub const ALT4_SAI4_MCLK: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO14 of instance: gpio6"]
            pub const ALT5_GPIO6_IO14: u32 = 0x05;
            #[doc = "Select mux mode: ALT8 mux port: NETC_ETH4_CRS of instance: netc"]
            pub const ALT8_NETC_ETH4_CRS: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPSPI6_SDI of instance: lpspi6"]
            pub const ALT9_LPSPI6_SDI: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: NETC_ETH2_SLV_MDIO of instance: netc"]
            pub const ALT10_NETC_ETH2_SLV_MDIO: u32 = 0x0a;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_CLK_ECAT_CLK25 of instance: ecat"]
            pub const ALT12_ECAT_CLK_ECAT_CLK25: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B2_00"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B2_01 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B2_01 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: NETC_ETH1_COL of instance: netc"]
            pub const ALT0_NETC_ETH1_COL: u32 = 0;
            #[doc = "Select mux mode: ALT2 mux port: LPIT3_TRIGGER01 of instance: lpit3"]
            pub const ALT2_LPIT3_TRIGGER1: u32 = 0x02;
            #[doc = "Select mux mode: ALT4 mux port: SAI4_TX_BCLK of instance: sai4"]
            pub const ALT4_SAI4_TX_BCLK: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO15 of instance: gpio6"]
            pub const ALT5_GPIO6_IO15: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: FLEXSPI1_BUS2BIT_A_SS1_B of instance: flexspi1_bus2bit"]
            pub const ALT6_FLEXSPI1_BUS2BIT_A_SS1_B: u32 = 0x06;
            #[doc = "Select mux mode: ALT8 mux port: NETC_ETH4_COL of instance: netc"]
            pub const ALT8_NETC_ETH4_COL: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPSPI6_SDO of instance: lpspi6"]
            pub const ALT9_LPSPI6_SDO: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: NETC_ETH2_SLV_MDC of instance: netc"]
            pub const ALT10_NETC_ETH2_SLV_MDC: u32 = 0x0a;
            #[doc = "Select mux mode: ALT11 mux port: NETC_PINMUX_ETH2_RX_ER of instance: netc_pinmux"]
            pub const ALT11_NETC_PINMUX_ETH2_RX_ER: u32 = 0x0b;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_RX_ER_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_RX_ER: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B2_01"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B2_02 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B2_02 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT2 mux port: LPIT3_TRIGGER02 of instance: lpit3"]
            pub const ALT2_LPIT3_TRIGGER2: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_EMDIO of instance: netc"]
            pub const ALT3_NETC_EMDIO: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: SAI4_TX_SYNC of instance: sai4"]
            pub const ALT4_SAI4_TX_SYNC: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO16 of instance: gpio6"]
            pub const ALT5_GPIO6_IO16: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: FLEXSPI1_BUS2BIT_B_SCLK of instance: flexspi1_bus2bit"]
            pub const ALT6_FLEXSPI1_BUS2BIT_B_SCLK: u32 = 0x06;
            #[doc = "Select mux mode: ALT9 mux port: CCM_ENET_REF_CLK_25M of instance: ccm"]
            pub const ALT9_CCM_ENET_REF_CLK_25M: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: EWM_EWM_OUT_B of instance: ewm"]
            pub const ALT10_EWM_EWM_OUT_B: u32 = 0x0a;
            #[doc = "Select mux mode: ALT11 mux port: NETC_PINMUX_ETH2_RXD02 of instance: netc_pinmux"]
            pub const ALT11_NETC_PINMUX_ETH2_RXD2: u32 = 0x0b;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_RX_DATA2_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_RXD2: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B2_02"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B2_03 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B2_03 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT2 mux port: LPIT3_TRIGGER03 of instance: lpit3"]
            pub const ALT2_LPIT3_TRIGGER3: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: NETC_EMDC of instance: netc"]
            pub const ALT3_NETC_EMDC: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: SAI4_TX_DATA00 of instance: sai4"]
            pub const ALT4_SAI4_TX_DATA0: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO17 of instance: gpio6"]
            pub const ALT5_GPIO6_IO17: u32 = 0x05;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_A_DATA04 of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_A_DATA4: u32 = 0x07;
            #[doc = "Select mux mode: ALT10 mux port: XSPI_SLV_DATA04 of instance: xspi_slv"]
            pub const ALT10_XSPI_SLV_DATA4: u32 = 0x0a;
            #[doc = "Select mux mode: ALT11 mux port: NETC_PINMUX_ETH2_RXD03 of instance: netc_pinmux"]
            pub const ALT11_NETC_PINMUX_ETH2_RXD3: u32 = 0x0b;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_RX_DATA3_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_RXD3: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B2_03"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B2_04 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B2_04 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SINC1_MOD_CLK0 of instance: sinc1"]
            pub const ALT0_SINC1_MOD_CLK0: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: SINC2_MOD_CLK0 of instance: sinc2"]
            pub const ALT1_SINC2_MOD_CLK0: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SINC3_MOD_CLK0 of instance: sinc3"]
            pub const ALT2_SINC3_MOD_CLK0: u32 = 0x02;
            #[doc = "Select mux mode: ALT4 mux port: SAI4_RX_SYNC of instance: sai4"]
            pub const ALT4_SAI4_RX_SYNC: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO18 of instance: gpio6"]
            pub const ALT5_GPIO6_IO18: u32 = 0x05;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_A_DATA05 of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_A_DATA5: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: TPM3_EXTCLK of instance: tpm3"]
            pub const ALT8_TPM3_EXTCLK: u32 = 0x08;
            #[doc = "Select mux mode: ALT10 mux port: XSPI_SLV_DATA05 of instance: xspi_slv"]
            pub const ALT10_XSPI_SLV_DATA5: u32 = 0x0a;
            #[doc = "Select mux mode: ALT11 mux port: NETC_PINMUX_ETH2_TXD02 of instance: netc_pinmux"]
            pub const ALT11_NETC_PINMUX_ETH2_TXD2: u32 = 0x0b;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_TX_DATA2_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_TXD2: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B2_04"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B2_05 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B2_05 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SINC1_MOD_CLK1 of instance: sinc1"]
            pub const ALT0_SINC1_MOD_CLK1: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: SINC2_MOD_CLK1 of instance: sinc2"]
            pub const ALT1_SINC2_MOD_CLK1: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SINC3_MOD_CLK1 of instance: sinc3"]
            pub const ALT2_SINC3_MOD_CLK1: u32 = 0x02;
            #[doc = "Select mux mode: ALT4 mux port: SAI4_RX_BCLK of instance: sai4"]
            pub const ALT4_SAI4_RX_BCLK: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO19 of instance: gpio6"]
            pub const ALT5_GPIO6_IO19: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: MIC_CLK of instance: mic"]
            pub const ALT6_MIC_CLK: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_A_DATA06 of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_A_DATA6: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: TPM3_CH00 of instance: tpm3"]
            pub const ALT8_TPM3_CH0: u32 = 0x08;
            #[doc = "Select mux mode: ALT10 mux port: XSPI_SLV_DATA06 of instance: xspi_slv"]
            pub const ALT10_XSPI_SLV_DATA6: u32 = 0x0a;
            #[doc = "Select mux mode: ALT11 mux port: NETC_PINMUX_ETH2_TXD03 of instance: netc_pinmux"]
            pub const ALT11_NETC_PINMUX_ETH2_TXD3: u32 = 0x0b;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_TX_DATA3_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_TXD3: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B2_05"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B2_06 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B2_06 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: SINC1_MOD_CLK2 of instance: sinc1"]
            pub const ALT0_SINC1_MOD_CLK2: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: SINC2_MOD_CLK2 of instance: sinc2"]
            pub const ALT1_SINC2_MOD_CLK2: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: SINC3_MOD_CLK2 of instance: sinc3"]
            pub const ALT2_SINC3_MOD_CLK2: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPUART6_DSR_B of instance: lpuart6"]
            pub const ALT3_LPUART6_DSR_B: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: SAI4_RX_DATA00 of instance: sai4"]
            pub const ALT4_SAI4_RX_DATA0: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO20 of instance: gpio6"]
            pub const ALT5_GPIO6_IO20: u32 = 0x05;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_A_DATA07 of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_A_DATA7: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: TPM3_CH01 of instance: tpm3"]
            pub const ALT8_TPM3_CH1: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPUART11_TX of instance: lpuart11"]
            pub const ALT9_LPUART11_TX: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: XSPI_SLV_DATA07 of instance: xspi_slv"]
            pub const ALT10_XSPI_SLV_DATA7: u32 = 0x0a;
            #[doc = "Select mux mode: ALT11 mux port: NETC_PINMUX_ETH2_TXD00 of instance: netc_pinmux"]
            pub const ALT11_NETC_PINMUX_ETH2_TXD0: u32 = 0x0b;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_TX_DATA0_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_TXD0: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B2_06"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B2_07 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B2_07 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: QTIMER5_TIMER0 of instance: qtimer5"]
            pub const ALT0_QTIMER5_TIMER0: u32 = 0;
            #[doc = "Select mux mode: ALT3 mux port: LPUART6_DCD_B of instance: lpuart6"]
            pub const ALT3_LPUART6_DCD_B: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: SAI4_TX_DATA01 of instance: sai4"]
            pub const ALT4_SAI4_TX_DATA1: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO21 of instance: gpio6"]
            pub const ALT5_GPIO6_IO21: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: SAI4_RX_DATA01 of instance: sai4"]
            pub const ALT6_SAI4_RX_DATA1: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_A_DQS of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_A_DQS: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: TPM3_CH02 of instance: tpm3"]
            pub const ALT8_TPM3_CH2: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPUART11_RX of instance: lpuart11"]
            pub const ALT9_LPUART11_RX: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: XSPI_SLV_DQS of instance: xspi_slv"]
            pub const ALT10_XSPI_SLV_DQS: u32 = 0x0a;
            #[doc = "Select mux mode: ALT11 mux port: NETC_PINMUX_ETH2_TXD01 of instance: netc_pinmux"]
            pub const ALT11_NETC_PINMUX_ETH2_TXD1: u32 = 0x0b;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_TX_DATA1_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_TXD1: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B2_07"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B2_08 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B2_08 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: QTIMER5_TIMER1 of instance: qtimer5"]
            pub const ALT0_QTIMER5_TIMER1: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: SINC2_EMCLK02 of instance: sinc2"]
            pub const ALT1_SINC2_EMCLK2: u32 = 0x01;
            #[doc = "Select mux mode: ALT4 mux port: LPUART6_RI_B of instance: lpuart6"]
            pub const ALT4_LPUART6_RI_B: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO22 of instance: gpio6"]
            pub const ALT5_GPIO6_IO22: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPI2C6_SCL of instance: lpi2c6"]
            pub const ALT6_LPI2C6_SCL: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_A_SCLK of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_A_SCLK: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: TPM3_CH03 of instance: tpm3"]
            pub const ALT8_TPM3_CH3: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: SPDIF_IN of instance: spdif"]
            pub const ALT9_SPDIF_IN: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: XSPI_SLV_CLK of instance: xspi_slv"]
            pub const ALT10_XSPI_SLV_CLK: u32 = 0x0a;
            #[doc = "Select mux mode: ALT11 mux port: NETC_PINMUX_ETH2_TX_EN of instance: netc_pinmux"]
            pub const ALT11_NETC_PINMUX_ETH2_TX_EN: u32 = 0x0b;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_TX_EN_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_TX_EN: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B2_08"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B2_09 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B2_09 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: QTIMER5_TIMER2 of instance: qtimer5"]
            pub const ALT0_QTIMER5_TIMER2: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: SINC2_EMBIT02 of instance: sinc2"]
            pub const ALT1_SINC2_EMBIT2: u32 = 0x01;
            #[doc = "Select mux mode: ALT4 mux port: LPUART6_DTR_B of instance: lpuart6"]
            pub const ALT4_LPUART6_DTR_B: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO23 of instance: gpio6"]
            pub const ALT5_GPIO6_IO23: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPI2C6_SDA of instance: lpi2c6"]
            pub const ALT6_LPI2C6_SDA: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_A_SS0_B of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_A_SS0_B: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: TPM4_EXTCLK of instance: tpm4"]
            pub const ALT8_TPM4_EXTCLK: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: SPDIF_OUT of instance: spdif"]
            pub const ALT9_SPDIF_OUT: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: XSPI_SLV_CS of instance: xspi_slv"]
            pub const ALT10_XSPI_SLV_CS: u32 = 0x0a;
            #[doc = "Select mux mode: ALT11 mux port: NETC_PINMUX_ETH2_TX_CLK of instance: netc_pinmux"]
            pub const ALT11_NETC_PINMUX_ETH2_TX_CLK: u32 = 0x0b;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_TX_CLK_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_TX_CLK: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B2_09"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B2_10 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B2_10 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: MIC_BITSTREAM00 of instance: mic"]
            pub const ALT0_MIC_BITSTREAM0: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: SINC2_EMCLK03 of instance: sinc2"]
            pub const ALT1_SINC2_EMCLK3: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: CAN3_TX of instance: can3"]
            pub const ALT2_CAN3_TX: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPUART8_CTS_B of instance: lpuart8"]
            pub const ALT3_LPUART8_CTS_B: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: LPUART6_TX of instance: lpuart6"]
            pub const ALT4_LPUART6_TX: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO24 of instance: gpio6"]
            pub const ALT5_GPIO6_IO24: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPI2C4_SCL of instance: lpi2c4"]
            pub const ALT6_LPI2C4_SCL: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_A_DATA00 of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_A_DATA0: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: TPM4_CH00 of instance: tpm4"]
            pub const ALT8_TPM4_CH0: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPSPI4_SCK of instance: lpspi4"]
            pub const ALT9_LPSPI4_SCK: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: XSPI_SLV_DATA00 of instance: xspi_slv"]
            pub const ALT10_XSPI_SLV_DATA0: u32 = 0x0a;
            #[doc = "Select mux mode: ALT11 mux port: NETC_PINMUX_ETH2_RXD00 of instance: netc_pinmux"]
            pub const ALT11_NETC_PINMUX_ETH2_RXD0: u32 = 0x0b;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_RX_DATA0_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_RXD0: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B2_10"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B2_11 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B2_11 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: MIC_BITSTREAM01 of instance: mic"]
            pub const ALT0_MIC_BITSTREAM1: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: SINC2_EMBIT03 of instance: sinc2"]
            pub const ALT1_SINC2_EMBIT3: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: CAN3_RX of instance: can3"]
            pub const ALT2_CAN3_RX: u32 = 0x02;
            #[doc = "Select mux mode: ALT3 mux port: LPUART8_RTS_B of instance: lpuart8"]
            pub const ALT3_LPUART8_RTS_B: u32 = 0x03;
            #[doc = "Select mux mode: ALT4 mux port: LPUART6_RX of instance: lpuart6"]
            pub const ALT4_LPUART6_RX: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO25 of instance: gpio6"]
            pub const ALT5_GPIO6_IO25: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: LPI2C4_SDA of instance: lpi2c4"]
            pub const ALT6_LPI2C4_SDA: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_A_DATA01 of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_A_DATA1: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: TPM4_CH01 of instance: tpm4"]
            pub const ALT8_TPM4_CH1: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPSPI4_SDI of instance: lpspi4"]
            pub const ALT9_LPSPI4_SDI: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: XSPI_SLV_DATA01 of instance: xspi_slv"]
            pub const ALT10_XSPI_SLV_DATA1: u32 = 0x0a;
            #[doc = "Select mux mode: ALT11 mux port: NETC_PINMUX_ETH2_RXD01 of instance: netc_pinmux"]
            pub const ALT11_NETC_PINMUX_ETH2_RXD1: u32 = 0x0b;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_RX_DATA1_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_RXD1: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B2_11"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B2_12 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B2_12 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: MIC_BITSTREAM02 of instance: mic"]
            pub const ALT0_MIC_BITSTREAM2: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: SINC_FILTER_GLUE2_BREAK of instance: sinc_filter_glue2"]
            pub const ALT1_SINC_FILTER_GLUE2_BREAK: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART8_TX of instance: lpuart8"]
            pub const ALT2_LPUART8_TX: u32 = 0x02;
            #[doc = "Select mux mode: ALT4 mux port: LPUART6_CTS_B of instance: lpuart6"]
            pub const ALT4_LPUART6_CTS_B: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO26 of instance: gpio6"]
            pub const ALT5_GPIO6_IO26: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: CAN3_TX of instance: can3"]
            pub const ALT6_CAN3_TX: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_A_DATA02 of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_A_DATA2: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: TPM4_CH02 of instance: tpm4"]
            pub const ALT8_TPM4_CH2: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPSPI4_SDO of instance: lpspi4"]
            pub const ALT9_LPSPI4_SDO: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: XSPI_SLV_DATA02 of instance: xspi_slv"]
            pub const ALT10_XSPI_SLV_DATA2: u32 = 0x0a;
            #[doc = "Select mux mode: ALT11 mux port: NETC_PINMUX_ETH2_RX_DV of instance: netc_pinmux"]
            pub const ALT11_NETC_PINMUX_ETH2_RX_DV: u32 = 0x0b;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_RX_DV_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_RX_DV: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B2_12"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_MUX_CTL_PAD_GPIO_B2_13 SW MUX Control Register"]
pub mod SW_MUX_CTL_PAD_GPIO_B2_13 {
    #[doc = "MUX Mode Select Field."]
    pub mod MUX_MODE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Select mux mode: ALT0 mux port: MIC_BITSTREAM03 of instance: mic"]
            pub const ALT0_MIC_BITSTREAM3: u32 = 0;
            #[doc = "Select mux mode: ALT1 mux port: SINC2_EMCLK00 of instance: sinc2"]
            pub const ALT1_SINC2_EMCLK0: u32 = 0x01;
            #[doc = "Select mux mode: ALT2 mux port: LPUART8_RX of instance: lpuart8"]
            pub const ALT2_LPUART8_RX: u32 = 0x02;
            #[doc = "Select mux mode: ALT4 mux port: LPUART6_RTS_B of instance: lpuart6"]
            pub const ALT4_LPUART6_RTS_B: u32 = 0x04;
            #[doc = "Select mux mode: ALT5 mux port: GPIO6_IO27 of instance: gpio6"]
            pub const ALT5_GPIO6_IO27: u32 = 0x05;
            #[doc = "Select mux mode: ALT6 mux port: CAN3_RX of instance: can3"]
            pub const ALT6_CAN3_RX: u32 = 0x06;
            #[doc = "Select mux mode: ALT7 mux port: FLEXSPI1_BUS2BIT_A_DATA03 of instance: flexspi1_bus2bit"]
            pub const ALT7_FLEXSPI1_BUS2BIT_A_DATA3: u32 = 0x07;
            #[doc = "Select mux mode: ALT8 mux port: TPM4_CH03 of instance: tpm4"]
            pub const ALT8_TPM4_CH3: u32 = 0x08;
            #[doc = "Select mux mode: ALT9 mux port: LPSPI4_PCS0 of instance: lpspi4"]
            pub const ALT9_LPSPI4_PCS0: u32 = 0x09;
            #[doc = "Select mux mode: ALT10 mux port: XSPI_SLV_DATA03 of instance: xspi_slv"]
            pub const ALT10_XSPI_SLV_DATA3: u32 = 0x0a;
            #[doc = "Select mux mode: ALT11 mux port: NETC_PINMUX_ETH2_RX_CLK of instance: netc_pinmux"]
            pub const ALT11_NETC_PINMUX_ETH2_RX_CLK: u32 = 0x0b;
            #[doc = "Select mux mode: ALT12 mux port: ECAT_RX_CLK_1 of instance: ecat"]
            pub const ALT12_ECAT_PT1_RX_CLK: u32 = 0x0c;
        }
    }
    #[doc = "Software Input On Field."]
    pub mod SION {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Input Path is determined by functionality"]
            pub const DISABLED: u32 = 0;
            #[doc = "Force input path of pad GPIO_B2_13"]
            pub const ENABLED: u32 = 0x01;
        }
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_00 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_00 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_01 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_01 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_02 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_02 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_03 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_03 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_04 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_04 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_05 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_05 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_06 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_06 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_07 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_07 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_08 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_08 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_09 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_09 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_10 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_10 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_11 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_11 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_12 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_12 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_13 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_13 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_14 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_14 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_15 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_15 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_16 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_16 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_17 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_17 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_18 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_18 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_19 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_19 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_20 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_20 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_21 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_21 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_22 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_22 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_23 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_23 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_24 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_24 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_25 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_25 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_26 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_26 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_27 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_27 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_28 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_28 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_29 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_29 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_30 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_30 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_31 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_31 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_32 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_32 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_33 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_33 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_34 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_34 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_35 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_35 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_36 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_36 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_37 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_37 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_38 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_38 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_39 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_39 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_40 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_40 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B1_41 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B1_41 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_00 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_00 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_01 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_01 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_02 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_02 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_03 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_03 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_04 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_04 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_05 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_05 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_06 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_06 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_07 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_07 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_08 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_08 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_09 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_09 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_10 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_10 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_11 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_11 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_12 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_12 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_13 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_13 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_14 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_14 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_15 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_15 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_16 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_16 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_17 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_17 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_18 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_18 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_19 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_19 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_EMC_B2_20 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_EMC_B2_20 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_00 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_00 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_01 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_01 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_02 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_02 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_03 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_03 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_04 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_04 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_05 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_05 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_06 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_06 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_07 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_07 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_08 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_08 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_09 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_09 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_10 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_10 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_11 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_11 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_12 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_12 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_13 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_13 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_14 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_14 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_15 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_15 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_16 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_16 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_17 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_17 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_18 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_18 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_19 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_19 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_20 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_20 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_21 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_21 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_22 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_22 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force Input Buffer Enable (IBE) off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_23 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_23 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_24 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_24 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_25 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_25 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_26 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_26 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_27 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_27 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_28 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_28 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_29 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_29 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_30 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_30 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_31 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_31 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_32 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_32 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_33 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_33 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_34 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_34 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_AD_35 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_AD_35 {
    #[doc = "Slew Rate Field"]
    pub mod SRE {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Fast Slew Rate"]
            pub const SRE_0_FAST_SLEW_RATE: u32 = 0;
            #[doc = "Slow Slew Rate"]
            pub const SRE_1_SLOW_SLEW_RATE: u32 = 0x01;
        }
    }
    #[doc = "Drive Strength Field"]
    pub mod DSE {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "normal driver"]
            pub const DSE_0_NORMAL_DRIVER: u32 = 0;
            #[doc = "high driver"]
            pub const DSE_1_HIGH_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull / Keep Select Field"]
    pub mod PUE {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Pull Disable, Highz"]
            pub const PUE_0_PULL_DISABLE__HIGHZ: u32 = 0;
            #[doc = "Pull Enable"]
            pub const PUE_1_PULL_ENABLE: u32 = 0x01;
        }
    }
    #[doc = "Pull Up / Down Config. Field"]
    pub mod PUS {
        pub const offset: u32 = 3;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Weak pull down"]
            pub const PUS_0_WEAK_PULL_DOWN: u32 = 0;
            #[doc = "Weak pull up"]
            pub const PUS_1_WEAK_PULL_UP: u32 = 0x01;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Force ibe off Field"]
    pub mod IBE_OFF {
        pub const offset: u32 = 7;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const IBE_OFF_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const IBE_OFF_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_00 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_SD_B1_00 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_01 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_SD_B1_01 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_02 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_SD_B1_02 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_03 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_SD_B1_03 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_04 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_SD_B1_04 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B1_05 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_SD_B1_05 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_00 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_SD_B2_00 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_01 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_SD_B2_01 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_02 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_SD_B2_02 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_03 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_SD_B2_03 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_04 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_SD_B2_04 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_05 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_SD_B2_05 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_06 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_SD_B2_06 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_07 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_SD_B2_07 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_08 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_SD_B2_08 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_09 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_SD_B2_09 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_10 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_SD_B2_10 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_11 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_SD_B2_11 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_SD_B2_12_DUMMY SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_SD_B2_12 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_00 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B1_00 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_01 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B1_01 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_02 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B1_02 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_03 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B1_03 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_04 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B1_04 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_05 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B1_05 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_06 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B1_06 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_07 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B1_07 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_08 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B1_08 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_09 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B1_09 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_10 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B1_10 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_11 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B1_11 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_12 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B1_12 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B1_13 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B1_13 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B2_00 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B2_00 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B2_01 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B2_01 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B2_02 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B2_02 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B2_03 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B2_03 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B2_04 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B2_04 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B2_05 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B2_05 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B2_06 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B2_06 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B2_07 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B2_07 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B2_08 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B2_08 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B2_09 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B2_09 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B2_10 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B2_10 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B2_11 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B2_11 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B2_12 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B2_12 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "SW_PAD_CTL_PAD_GPIO_B2_13 SW PAD Control Register"]
pub mod SW_PAD_CTL_PAD_GPIO_B2_13 {
    #[doc = "PDRV Field"]
    pub mod PDRV {
        pub const offset: u32 = 1;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "high driver"]
            pub const PDRV_0_HIGH_DRIVER: u32 = 0;
            #[doc = "normal driver"]
            pub const PDRV_1_NORMAL_DRIVER: u32 = 0x01;
        }
    }
    #[doc = "Pull Down Pull Up Field"]
    pub mod PULL {
        pub const offset: u32 = 2;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Forbidden"]
            pub const PULL_0_FORBIDDEN: u32 = 0;
            #[doc = "PU"]
            pub const PULL_1_PU: u32 = 0x01;
            #[doc = "PD"]
            pub const PULL_2_PD: u32 = 0x02;
            #[doc = "No Pull"]
            pub const PULL_3_NO_PULL: u32 = 0x03;
        }
    }
    #[doc = "Open Drain Field"]
    pub mod ODE {
        pub const offset: u32 = 4;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Disabled"]
            pub const ODE_0_DISABLED: u32 = 0;
            #[doc = "Enabled"]
            pub const ODE_1_ENABLED: u32 = 0x01;
        }
    }
    #[doc = "Domain write protection"]
    pub mod DWP {
        pub const offset: u32 = 24;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
    #[doc = "Domain write protection lock"]
    pub mod DWP_LOCK {
        pub const offset: u32 = 28;
        pub const mask: u32 = 0x0f << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {}
    }
}
#[doc = "CAN1_IPP_IND_CANRX_SELECT_INPUT DAISY Register"]
pub mod CAN1_IPP_IND_CANRX_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_16 for Mode: ALT9"]
            pub const SELECT_GPIO_AD_16_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AON_01 for Mode: ALT1"]
            pub const SELECT_GPIO_AON_01_ALT1: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_AON_07 for Mode: ALT6"]
            pub const SELECT_GPIO_AON_07_ALT6: u32 = 0x02;
            #[doc = "Selecting Pad: GPIO_AON_17 for Mode: ALT6"]
            pub const SELECT_GPIO_AON_17_ALT6: u32 = 0x03;
        }
    }
}
#[doc = "CAN2_IPP_IND_CANRX_SELECT_INPUT DAISY Register"]
pub mod CAN2_IPP_IND_CANRX_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_01 for Mode: ALT1"]
            pub const SELECT_GPIO_AD_01_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_31 for Mode: ALT2"]
            pub const SELECT_GPIO_AD_31_ALT2: u32 = 0x01;
        }
    }
}
#[doc = "CAN3_IPP_IND_CANRX_SELECT_INPUT DAISY Register"]
pub mod CAN3_IPP_IND_CANRX_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x07 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_07 for Mode: ALT1"]
            pub const SELECT_GPIO_AD_07_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_11 for Mode: ALT2"]
            pub const SELECT_GPIO_B2_11_ALT2: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_13 for Mode: ALT6"]
            pub const SELECT_GPIO_B2_13_ALT6: u32 = 0x02;
            #[doc = "Selecting Pad: GPIO_AON_03 for Mode: ALT1"]
            pub const SELECT_GPIO_AON_03_ALT1: u32 = 0x03;
            #[doc = "Selecting Pad: GPIO_AON_19 for Mode: ALT6"]
            pub const SELECT_GPIO_AON_19_ALT6: u32 = 0x04;
        }
    }
}
#[doc = "ECAT_ECAT_RX_CLK_0_SELECT_INPUT DAISY Register"]
pub mod ECAT_ECAT_RX_CLK_0_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_02 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_02_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_00 for Mode: ALT12"]
            pub const SELECT_GPIO_EMC_B2_00_ALT12: u32 = 0x01;
        }
    }
}
#[doc = "ECAT_ECAT_RX_CLK_1_SELECT_INPUT DAISY Register"]
pub mod ECAT_ECAT_RX_CLK_1_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_38 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_38_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_13 for Mode: ALT12"]
            pub const SELECT_GPIO_B2_13_ALT12: u32 = 0x01;
        }
    }
}
#[doc = "ECAT_ECAT_RX_DATA0_0_SELECT_INPUT DAISY Register"]
pub mod ECAT_ECAT_RX_DATA0_0_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_09 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_09_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_09 for Mode: ALT12"]
            pub const SELECT_GPIO_EMC_B2_09_ALT12: u32 = 0x01;
        }
    }
}
#[doc = "ECAT_ECAT_RX_DATA0_1_SELECT_INPUT DAISY Register"]
pub mod ECAT_ECAT_RX_DATA0_1_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_30 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_30_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_17 for Mode: ALT12"]
            pub const SELECT_GPIO_EMC_B2_17_ALT12: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_10 for Mode: ALT12"]
            pub const SELECT_GPIO_B2_10_ALT12: u32 = 0x02;
        }
    }
}
#[doc = "ECAT_ECAT_RX_DATA1_0_SELECT_INPUT DAISY Register"]
pub mod ECAT_ECAT_RX_DATA1_0_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_10 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_10_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_10 for Mode: ALT12"]
            pub const SELECT_GPIO_EMC_B2_10_ALT12: u32 = 0x01;
        }
    }
}
#[doc = "ECAT_ECAT_RX_DATA1_1_SELECT_INPUT DAISY Register"]
pub mod ECAT_ECAT_RX_DATA1_1_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_31 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_31_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_18 for Mode: ALT12"]
            pub const SELECT_GPIO_EMC_B2_18_ALT12: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_11 for Mode: ALT12"]
            pub const SELECT_GPIO_B2_11_ALT12: u32 = 0x02;
        }
    }
}
#[doc = "ECAT_ECAT_RX_DATA2_0_SELECT_INPUT DAISY Register"]
pub mod ECAT_ECAT_RX_DATA2_0_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_04 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_04_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_01 for Mode: ALT12"]
            pub const SELECT_GPIO_EMC_B2_01_ALT12: u32 = 0x01;
        }
    }
}
#[doc = "ECAT_ECAT_RX_DATA2_1_SELECT_INPUT DAISY Register"]
pub mod ECAT_ECAT_RX_DATA2_1_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_34 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_34_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_02 for Mode: ALT12"]
            pub const SELECT_GPIO_B2_02_ALT12: u32 = 0x01;
        }
    }
}
#[doc = "ECAT_ECAT_RX_DATA3_0_SELECT_INPUT DAISY Register"]
pub mod ECAT_ECAT_RX_DATA3_0_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_03 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_03_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_02 for Mode: ALT12"]
            pub const SELECT_GPIO_EMC_B2_02_ALT12: u32 = 0x01;
        }
    }
}
#[doc = "ECAT_ECAT_RX_DATA3_1_SELECT_INPUT DAISY Register"]
pub mod ECAT_ECAT_RX_DATA3_1_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_35 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_35_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_03 for Mode: ALT12"]
            pub const SELECT_GPIO_B2_03_ALT12: u32 = 0x01;
        }
    }
}
#[doc = "ECAT_ECAT_RX_DV_0_SELECT_INPUT DAISY Register"]
pub mod ECAT_ECAT_RX_DV_0_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_11 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_11_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_11 for Mode: ALT12"]
            pub const SELECT_GPIO_EMC_B2_11_ALT12: u32 = 0x01;
        }
    }
}
#[doc = "ECAT_ECAT_RX_DV_1_SELECT_INPUT DAISY Register"]
pub mod ECAT_ECAT_RX_DV_1_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_32 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_32_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_19 for Mode: ALT12"]
            pub const SELECT_GPIO_EMC_B2_19_ALT12: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_12 for Mode: ALT12"]
            pub const SELECT_GPIO_B2_12_ALT12: u32 = 0x02;
        }
    }
}
#[doc = "ECAT_ECAT_RX_ER_0_SELECT_INPUT DAISY Register"]
pub mod ECAT_ECAT_RX_ER_0_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_12 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_12_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_12 for Mode: ALT12"]
            pub const SELECT_GPIO_EMC_B2_12_ALT12: u32 = 0x01;
        }
    }
}
#[doc = "ECAT_ECAT_RX_ER_1_SELECT_INPUT DAISY Register"]
pub mod ECAT_ECAT_RX_ER_1_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_33 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_33_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_20 for Mode: ALT12"]
            pub const SELECT_GPIO_EMC_B2_20_ALT12: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_01 for Mode: ALT12"]
            pub const SELECT_GPIO_B2_01_ALT12: u32 = 0x02;
        }
    }
}
#[doc = "ECAT_ECAT_TX_CLK_0_SELECT_INPUT DAISY Register"]
pub mod ECAT_ECAT_TX_CLK_0_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_08 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_08_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_08 for Mode: ALT12"]
            pub const SELECT_GPIO_EMC_B2_08_ALT12: u32 = 0x01;
        }
    }
}
#[doc = "ECAT_ECAT_TX_CLK_1_SELECT_INPUT DAISY Register"]
pub mod ECAT_ECAT_TX_CLK_1_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_29 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_29_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_16 for Mode: ALT12"]
            pub const SELECT_GPIO_EMC_B2_16_ALT12: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_09 for Mode: ALT12"]
            pub const SELECT_GPIO_B2_09_ALT12: u32 = 0x02;
        }
    }
}
#[doc = "ECAT_MDIO_DATA_IN_SELECT_INPUT DAISY Register"]
pub mod ECAT_MDIO_DATA_IN_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_31 for Mode: ALT12"]
            pub const SELECT_GPIO_AD_31_ALT12: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_10 for Mode: ALT12"]
            pub const SELECT_GPIO_SD_B2_10_ALT12: u32 = 0x01;
        }
    }
}
#[doc = "ECAT_PROM_DATA_IN_SELECT_INPUT DAISY Register"]
pub mod ECAT_PROM_DATA_IN_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_19 for Mode: ALT12"]
            pub const SELECT_GPIO_AD_19_ALT12: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AON_06 for Mode: ALT12"]
            pub const SELECT_GPIO_AON_06_ALT12: u32 = 0x01;
        }
    }
}
#[doc = "FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_0 DAISY Register"]
pub mod FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_24 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_24_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_36 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_36_ALT1: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_AD_00 for Mode: ALT4"]
            pub const SELECT_GPIO_AD_00_ALT4: u32 = 0x02;
        }
    }
}
#[doc = "FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_1 DAISY Register"]
pub mod FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_1 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_26 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_26_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_02 for Mode: ALT4"]
            pub const SELECT_GPIO_AD_02_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_2 DAISY Register"]
pub mod FLEXPWM1_IPP_IND_PWMA_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_29 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_29_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_05 for Mode: ALT4"]
            pub const SELECT_GPIO_AD_05_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_0 DAISY Register"]
pub mod FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_25 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_25_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_37 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_37_ALT1: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_AD_01 for Mode: ALT4"]
            pub const SELECT_GPIO_AD_01_ALT4: u32 = 0x02;
        }
    }
}
#[doc = "FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_1 DAISY Register"]
pub mod FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_1 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_27 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_27_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_03 for Mode: ALT4"]
            pub const SELECT_GPIO_AD_03_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_2 DAISY Register"]
pub mod FLEXPWM1_IPP_IND_PWMB_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_28 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_28_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_04 for Mode: ALT4"]
            pub const SELECT_GPIO_AD_04_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "FLEXPWM2_IPP_IND_PWMA_SELECT_INPUT_0 DAISY Register"]
pub mod FLEXPWM2_IPP_IND_PWMA_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_18 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_18_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_24 for Mode: ALT4"]
            pub const SELECT_GPIO_AD_24_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "FLEXPWM2_IPP_IND_PWMA_SELECT_INPUT_1 DAISY Register"]
pub mod FLEXPWM2_IPP_IND_PWMA_SELECT_INPUT_1 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_20 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_20_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_26 for Mode: ALT4"]
            pub const SELECT_GPIO_AD_26_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "FLEXPWM2_IPP_IND_PWMA_SELECT_INPUT_2 DAISY Register"]
pub mod FLEXPWM2_IPP_IND_PWMA_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_23 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_23_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_29 for Mode: ALT4"]
            pub const SELECT_GPIO_AD_29_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "FLEXPWM2_IPP_IND_PWMB_SELECT_INPUT_0 DAISY Register"]
pub mod FLEXPWM2_IPP_IND_PWMB_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_19 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_19_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_25 for Mode: ALT4"]
            pub const SELECT_GPIO_AD_25_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "FLEXPWM2_IPP_IND_PWMB_SELECT_INPUT_1 DAISY Register"]
pub mod FLEXPWM2_IPP_IND_PWMB_SELECT_INPUT_1 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_21 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_21_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_27 for Mode: ALT4"]
            pub const SELECT_GPIO_AD_27_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "FLEXPWM2_IPP_IND_PWMB_SELECT_INPUT_2 DAISY Register"]
pub mod FLEXPWM2_IPP_IND_PWMB_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_22 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_22_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_28 for Mode: ALT4"]
            pub const SELECT_GPIO_AD_28_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "FLEXPWM3_IPP_IND_PWMA_SELECT_INPUT_0 DAISY Register"]
pub mod FLEXPWM3_IPP_IND_PWMA_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_30 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_30_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_00 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B2_00_ALT10: u32 = 0x01;
        }
    }
}
#[doc = "FLEXPWM3_IPP_IND_PWMA_SELECT_INPUT_1 DAISY Register"]
pub mod FLEXPWM3_IPP_IND_PWMA_SELECT_INPUT_1 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_32 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_32_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_02 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B2_02_ALT10: u32 = 0x01;
        }
    }
}
#[doc = "FLEXPWM3_IPP_IND_PWMA_SELECT_INPUT_2 DAISY Register"]
pub mod FLEXPWM3_IPP_IND_PWMA_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_35 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_35_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_05 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B2_05_ALT10: u32 = 0x01;
        }
    }
}
#[doc = "FLEXPWM3_IPP_IND_PWMA_SELECT_INPUT_3 DAISY Register"]
pub mod FLEXPWM3_IPP_IND_PWMA_SELECT_INPUT_3 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_11 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_11_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_07 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B2_07_ALT10: u32 = 0x01;
        }
    }
}
#[doc = "FLEXPWM3_IPP_IND_PWMB_SELECT_INPUT_0 DAISY Register"]
pub mod FLEXPWM3_IPP_IND_PWMB_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_31 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_31_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_01 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B2_01_ALT10: u32 = 0x01;
        }
    }
}
#[doc = "FLEXPWM3_IPP_IND_PWMB_SELECT_INPUT_1 DAISY Register"]
pub mod FLEXPWM3_IPP_IND_PWMB_SELECT_INPUT_1 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_33 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_33_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_03 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B2_03_ALT10: u32 = 0x01;
        }
    }
}
#[doc = "FLEXPWM3_IPP_IND_PWMB_SELECT_INPUT_2 DAISY Register"]
pub mod FLEXPWM3_IPP_IND_PWMB_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_34 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_34_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_04 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B2_04_ALT10: u32 = 0x01;
        }
    }
}
#[doc = "FLEXPWM3_IPP_IND_PWMB_SELECT_INPUT_3 DAISY Register"]
pub mod FLEXPWM3_IPP_IND_PWMB_SELECT_INPUT_3 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_10 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_10_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_06 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B2_06_ALT10: u32 = 0x01;
        }
    }
}
#[doc = "FLEXSPI1_BUS2BIT_IPP_IND_DQS_FA_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI1_BUS2BIT_IPP_IND_DQS_FA_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B2_12_DUMMY for Mode: ALT0"]
            pub const SELECT_GPIO_SD_B2_12_DUMMY_ALT0: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_07 for Mode: ALT7"]
            pub const SELECT_GPIO_B2_07_ALT7: u32 = 0x01;
        }
    }
}
#[doc = "FLEXSPI1_BUS2BIT_IPP_IND_DQS_FB_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI1_BUS2BIT_IPP_IND_DQS_FB_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B2_05 for Mode: ALT1"]
            pub const SELECT_GPIO_SD_B2_05_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_12_DUMMY for Mode: ALT1"]
            pub const SELECT_GPIO_SD_B2_12_DUMMY_ALT1: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_03 for Mode: ALT7"]
            pub const SELECT_GPIO_B1_03_ALT7: u32 = 0x02;
        }
    }
}
#[doc = "FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT0_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT0_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B2_08 for Mode: ALT1"]
            pub const SELECT_GPIO_SD_B2_08_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_13 for Mode: ALT7"]
            pub const SELECT_GPIO_B1_13_ALT7: u32 = 0x01;
        }
    }
}
#[doc = "FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT1_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT1_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B2_09 for Mode: ALT1"]
            pub const SELECT_GPIO_SD_B2_09_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_12 for Mode: ALT7"]
            pub const SELECT_GPIO_B1_12_ALT7: u32 = 0x01;
        }
    }
}
#[doc = "FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT2_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT2_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B2_10 for Mode: ALT1"]
            pub const SELECT_GPIO_SD_B2_10_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_11 for Mode: ALT7"]
            pub const SELECT_GPIO_B1_11_ALT7: u32 = 0x01;
        }
    }
}
#[doc = "FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT3_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT3_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B2_11 for Mode: ALT1"]
            pub const SELECT_GPIO_SD_B2_11_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_10 for Mode: ALT7"]
            pub const SELECT_GPIO_B1_10_ALT7: u32 = 0x01;
        }
    }
}
#[doc = "FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT4_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT4_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B2_00 for Mode: ALT1"]
            pub const SELECT_GPIO_SD_B2_00_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_09 for Mode: ALT7"]
            pub const SELECT_GPIO_B1_09_ALT7: u32 = 0x01;
        }
    }
}
#[doc = "FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT5_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT5_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B2_01 for Mode: ALT1"]
            pub const SELECT_GPIO_SD_B2_01_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_08 for Mode: ALT7"]
            pub const SELECT_GPIO_B1_08_ALT7: u32 = 0x01;
        }
    }
}
#[doc = "FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT6_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT6_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B2_02 for Mode: ALT1"]
            pub const SELECT_GPIO_SD_B2_02_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_07 for Mode: ALT7"]
            pub const SELECT_GPIO_B1_07_ALT7: u32 = 0x01;
        }
    }
}
#[doc = "FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT7_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI1_BUS2BIT_IPP_IND_IO_FB_BIT7_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B2_03 for Mode: ALT1"]
            pub const SELECT_GPIO_SD_B2_03_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_06 for Mode: ALT7"]
            pub const SELECT_GPIO_B1_06_ALT7: u32 = 0x01;
        }
    }
}
#[doc = "FLEXSPI1_BUS2BIT_IPP_IND_SCK_FB_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI1_BUS2BIT_IPP_IND_SCK_FB_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B2_07 for Mode: ALT1"]
            pub const SELECT_GPIO_SD_B2_07_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_05 for Mode: ALT7"]
            pub const SELECT_GPIO_B1_05_ALT7: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_02 for Mode: ALT6"]
            pub const SELECT_GPIO_B2_02_ALT6: u32 = 0x02;
        }
    }
}
#[doc = "FLEXSPI2_BUS2BIT_IPP_IND_DQS_FA_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI2_BUS2BIT_IPP_IND_DQS_FA_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_40 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_40_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AON_21 for Mode: ALT8"]
            pub const SELECT_GPIO_AON_21_ALT8: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_AON_28_DUMMY for Mode: ALT0"]
            pub const SELECT_GPIO_AON_28_DUMMY_ALT0: u32 = 0x02;
        }
    }
}
#[doc = "FLEXSPI2_BUS2BIT_IPP_IND_DQS_FB_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI2_BUS2BIT_IPP_IND_DQS_FB_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_21 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_21_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_29 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_29_ALT3: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_AON_20 for Mode: ALT0"]
            pub const SELECT_GPIO_AON_20_ALT0: u32 = 0x02;
            #[doc = "Selecting Pad: GPIO_AON_28_DUMMY for Mode: ALT1"]
            pub const SELECT_GPIO_AON_28_DUMMY_ALT1: u32 = 0x03;
        }
    }
}
#[doc = "FLEXSPI2_BUS2BIT_IPP_IND_IO_FA_BIT0_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI2_BUS2BIT_IPP_IND_IO_FA_BIT0_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_35 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_35_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AON_24 for Mode: ALT0"]
            pub const SELECT_GPIO_AON_24_ALT0: u32 = 0x01;
        }
    }
}
#[doc = "FLEXSPI2_BUS2BIT_IPP_IND_IO_FA_BIT1_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI2_BUS2BIT_IPP_IND_IO_FA_BIT1_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_36 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_36_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AON_25 for Mode: ALT0"]
            pub const SELECT_GPIO_AON_25_ALT0: u32 = 0x01;
        }
    }
}
#[doc = "FLEXSPI2_BUS2BIT_IPP_IND_IO_FA_BIT2_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI2_BUS2BIT_IPP_IND_IO_FA_BIT2_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_37 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_37_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AON_26 for Mode: ALT0"]
            pub const SELECT_GPIO_AON_26_ALT0: u32 = 0x01;
        }
    }
}
#[doc = "FLEXSPI2_BUS2BIT_IPP_IND_IO_FA_BIT3_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI2_BUS2BIT_IPP_IND_IO_FA_BIT3_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_38 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_38_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AON_27 for Mode: ALT0"]
            pub const SELECT_GPIO_AON_27_ALT0: u32 = 0x01;
        }
    }
}
#[doc = "FLEXSPI2_BUS2BIT_IPP_IND_IO_FB_BIT0_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI2_BUS2BIT_IPP_IND_IO_FB_BIT0_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_25 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_25_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_33 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_33_ALT3: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_AON_18 for Mode: ALT0"]
            pub const SELECT_GPIO_AON_18_ALT0: u32 = 0x02;
        }
    }
}
#[doc = "FLEXSPI2_BUS2BIT_IPP_IND_IO_FB_BIT1_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI2_BUS2BIT_IPP_IND_IO_FB_BIT1_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_24 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_24_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_32 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_32_ALT3: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_AON_17 for Mode: ALT0"]
            pub const SELECT_GPIO_AON_17_ALT0: u32 = 0x02;
        }
    }
}
#[doc = "FLEXSPI2_BUS2BIT_IPP_IND_IO_FB_BIT2_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI2_BUS2BIT_IPP_IND_IO_FB_BIT2_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_23 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_23_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_31 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_31_ALT3: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_AON_16 for Mode: ALT0"]
            pub const SELECT_GPIO_AON_16_ALT0: u32 = 0x02;
        }
    }
}
#[doc = "FLEXSPI2_BUS2BIT_IPP_IND_IO_FB_BIT3_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI2_BUS2BIT_IPP_IND_IO_FB_BIT3_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_22 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_22_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_30 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_30_ALT3: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_AON_15 for Mode: ALT0"]
            pub const SELECT_GPIO_AON_15_ALT0: u32 = 0x02;
        }
    }
}
#[doc = "FLEXSPI2_BUS2BIT_IPP_IND_SCK_FA_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI2_BUS2BIT_IPP_IND_SCK_FA_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_41 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_41_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AON_23 for Mode: ALT0"]
            pub const SELECT_GPIO_AON_23_ALT0: u32 = 0x01;
        }
    }
}
#[doc = "FLEXSPI2_BUS2BIT_IPP_IND_SCK_FB_SELECT_INPUT DAISY Register"]
pub mod FLEXSPI2_BUS2BIT_IPP_IND_SCK_FB_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_34 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_34_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AON_19 for Mode: ALT0"]
            pub const SELECT_GPIO_AON_19_ALT0: u32 = 0x01;
        }
    }
}
#[doc = "I3C2_PIN_SCL_IN_SELECT_INPUT DAISY Register"]
pub mod I3C2_PIN_SCL_IN_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_18 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_18_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_34 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_34_ALT0: u32 = 0x01;
        }
    }
}
#[doc = "I3C2_PIN_SDA_IN_SELECT_INPUT DAISY Register"]
pub mod I3C2_PIN_SDA_IN_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_19 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_19_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_35 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_35_ALT0: u32 = 0x01;
        }
    }
}
#[doc = "KPP_IPP_IND_COL_SELECT_INPUT_0 DAISY Register"]
pub mod KPP_IPP_IND_COL_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_15 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_15_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_27 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_27_ALT6: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B2_03 for Mode: ALT4"]
            pub const SELECT_GPIO_SD_B2_03_ALT4: u32 = 0x02;
        }
    }
}
#[doc = "KPP_IPP_IND_COL_SELECT_INPUT_1 DAISY Register"]
pub mod KPP_IPP_IND_COL_SELECT_INPUT_1 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_13 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_13_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_33 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_33_ALT6: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B2_01 for Mode: ALT4"]
            pub const SELECT_GPIO_SD_B2_01_ALT4: u32 = 0x02;
        }
    }
}
#[doc = "KPP_IPP_IND_COL_SELECT_INPUT_2 DAISY Register"]
pub mod KPP_IPP_IND_COL_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_03 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_03_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_31 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_31_ALT6: u32 = 0x01;
        }
    }
}
#[doc = "KPP_IPP_IND_COL_SELECT_INPUT_3 DAISY Register"]
pub mod KPP_IPP_IND_COL_SELECT_INPUT_3 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_01 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_01_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_29 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_29_ALT6: u32 = 0x01;
        }
    }
}
#[doc = "KPP_IPP_IND_COL_SELECT_INPUT_4 DAISY Register"]
pub mod KPP_IPP_IND_COL_SELECT_INPUT_4 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_12 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_12_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_19 for Mode: ALT3"]
            pub const SELECT_GPIO_AD_19_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "KPP_IPP_IND_COL_SELECT_INPUT_5 DAISY Register"]
pub mod KPP_IPP_IND_COL_SELECT_INPUT_5 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_10 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_10_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_17 for Mode: ALT3"]
            pub const SELECT_GPIO_AD_17_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "KPP_IPP_IND_COL_SELECT_INPUT_6 DAISY Register"]
pub mod KPP_IPP_IND_COL_SELECT_INPUT_6 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_08 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_08_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_15 for Mode: ALT3"]
            pub const SELECT_GPIO_AD_15_ALT3: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B1_03 for Mode: ALT8"]
            pub const SELECT_GPIO_SD_B1_03_ALT8: u32 = 0x02;
        }
    }
}
#[doc = "KPP_IPP_IND_COL_SELECT_INPUT_7 DAISY Register"]
pub mod KPP_IPP_IND_COL_SELECT_INPUT_7 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_06 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_06_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_13 for Mode: ALT3"]
            pub const SELECT_GPIO_AD_13_ALT3: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B1_01 for Mode: ALT8"]
            pub const SELECT_GPIO_SD_B1_01_ALT8: u32 = 0x02;
        }
    }
}
#[doc = "KPP_IPP_IND_ROW_SELECT_INPUT_0 DAISY Register"]
pub mod KPP_IPP_IND_ROW_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_14 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_14_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_26 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_26_ALT6: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B2_02 for Mode: ALT4"]
            pub const SELECT_GPIO_SD_B2_02_ALT4: u32 = 0x02;
        }
    }
}
#[doc = "KPP_IPP_IND_ROW_SELECT_INPUT_1 DAISY Register"]
pub mod KPP_IPP_IND_ROW_SELECT_INPUT_1 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_04 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_04_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_32 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_32_ALT6: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B2_00 for Mode: ALT4"]
            pub const SELECT_GPIO_SD_B2_00_ALT4: u32 = 0x02;
        }
    }
}
#[doc = "KPP_IPP_IND_ROW_SELECT_INPUT_2 DAISY Register"]
pub mod KPP_IPP_IND_ROW_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_02 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_02_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_30 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_30_ALT6: u32 = 0x01;
        }
    }
}
#[doc = "KPP_IPP_IND_ROW_SELECT_INPUT_3 DAISY Register"]
pub mod KPP_IPP_IND_ROW_SELECT_INPUT_3 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_00 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_00_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_28 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_28_ALT6: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B2_04 for Mode: ALT4"]
            pub const SELECT_GPIO_SD_B2_04_ALT4: u32 = 0x02;
        }
    }
}
#[doc = "KPP_IPP_IND_ROW_SELECT_INPUT_4 DAISY Register"]
pub mod KPP_IPP_IND_ROW_SELECT_INPUT_4 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_11 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_11_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_18 for Mode: ALT3"]
            pub const SELECT_GPIO_AD_18_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "KPP_IPP_IND_ROW_SELECT_INPUT_5 DAISY Register"]
pub mod KPP_IPP_IND_ROW_SELECT_INPUT_5 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_09 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_09_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_16 for Mode: ALT3"]
            pub const SELECT_GPIO_AD_16_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "KPP_IPP_IND_ROW_SELECT_INPUT_6 DAISY Register"]
pub mod KPP_IPP_IND_ROW_SELECT_INPUT_6 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_07 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_07_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_14 for Mode: ALT3"]
            pub const SELECT_GPIO_AD_14_ALT3: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B1_02 for Mode: ALT8"]
            pub const SELECT_GPIO_SD_B1_02_ALT8: u32 = 0x02;
        }
    }
}
#[doc = "KPP_IPP_IND_ROW_SELECT_INPUT_7 DAISY Register"]
pub mod KPP_IPP_IND_ROW_SELECT_INPUT_7 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_05 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_05_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_12 for Mode: ALT3"]
            pub const SELECT_GPIO_AD_12_ALT3: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B1_00 for Mode: ALT8"]
            pub const SELECT_GPIO_SD_B1_00_ALT8: u32 = 0x02;
        }
    }
}
#[doc = "LPI2C3_IPP_IND_LPI2C_SCL_SELECT_INPUT DAISY Register"]
pub mod LPI2C3_IPP_IND_LPI2C_SCL_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_00 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B2_00_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_19 for Mode: ALT8"]
            pub const SELECT_GPIO_EMC_B2_19_ALT8: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_AD_18 for Mode: ALT9"]
            pub const SELECT_GPIO_AD_18_ALT9: u32 = 0x02;
        }
    }
}
#[doc = "LPI2C3_IPP_IND_LPI2C_SDA_SELECT_INPUT DAISY Register"]
pub mod LPI2C3_IPP_IND_LPI2C_SDA_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_01 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B2_01_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_20 for Mode: ALT8"]
            pub const SELECT_GPIO_EMC_B2_20_ALT8: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_AD_19 for Mode: ALT9"]
            pub const SELECT_GPIO_AD_19_ALT9: u32 = 0x02;
        }
    }
}
#[doc = "LPI2C4_IPP_IND_LPI2C_SCL_SELECT_INPUT DAISY Register"]
pub mod LPI2C4_IPP_IND_LPI2C_SCL_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_24 for Mode: ALT1"]
            pub const SELECT_GPIO_AD_24_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_10 for Mode: ALT6"]
            pub const SELECT_GPIO_B2_10_ALT6: u32 = 0x01;
        }
    }
}
#[doc = "LPI2C4_IPP_IND_LPI2C_SDA_SELECT_INPUT DAISY Register"]
pub mod LPI2C4_IPP_IND_LPI2C_SDA_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_25 for Mode: ALT1"]
            pub const SELECT_GPIO_AD_25_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_11 for Mode: ALT6"]
            pub const SELECT_GPIO_B2_11_ALT6: u32 = 0x01;
        }
    }
}
#[doc = "LPI2C5_IPP_IND_LPI2C_SCL_SELECT_INPUT DAISY Register"]
pub mod LPI2C5_IPP_IND_LPI2C_SCL_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_08 for Mode: ALT1"]
            pub const SELECT_GPIO_AD_08_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_32 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_32_ALT0: u32 = 0x01;
        }
    }
}
#[doc = "LPI2C5_IPP_IND_LPI2C_SDA_SELECT_INPUT DAISY Register"]
pub mod LPI2C5_IPP_IND_LPI2C_SDA_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_09 for Mode: ALT1"]
            pub const SELECT_GPIO_AD_09_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_33 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_33_ALT0: u32 = 0x01;
        }
    }
}
#[doc = "LPI2C6_IPP_IND_LPI2C_SCL_SELECT_INPUT DAISY Register"]
pub mod LPI2C6_IPP_IND_LPI2C_SCL_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_B1_02 for Mode: ALT2"]
            pub const SELECT_GPIO_B1_02_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_08 for Mode: ALT6"]
            pub const SELECT_GPIO_B2_08_ALT6: u32 = 0x01;
        }
    }
}
#[doc = "LPI2C6_IPP_IND_LPI2C_SDA_SELECT_INPUT DAISY Register"]
pub mod LPI2C6_IPP_IND_LPI2C_SDA_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_B1_03 for Mode: ALT2"]
            pub const SELECT_GPIO_B1_03_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_09 for Mode: ALT6"]
            pub const SELECT_GPIO_B2_09_ALT6: u32 = 0x01;
        }
    }
}
#[doc = "LPSPI3_IPP_IND_LPSPI_PCS_SELECT_INPUT_0 DAISY Register"]
pub mod LPSPI3_IPP_IND_LPSPI_PCS_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_05 for Mode: ALT8"]
            pub const SELECT_GPIO_EMC_B2_05_ALT8: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_17 for Mode: ALT7"]
            pub const SELECT_GPIO_AD_17_ALT7: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B1_00 for Mode: ALT6"]
            pub const SELECT_GPIO_SD_B1_00_ALT6: u32 = 0x02;
        }
    }
}
#[doc = "LPSPI3_IPP_IND_LPSPI_PCS_SELECT_INPUT_1 DAISY Register"]
pub mod LPSPI3_IPP_IND_LPSPI_PCS_SELECT_INPUT_1 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_10 for Mode: ALT8"]
            pub const SELECT_GPIO_EMC_B2_10_ALT8: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_15 for Mode: ALT7"]
            pub const SELECT_GPIO_AD_15_ALT7: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B1_04 for Mode: ALT6"]
            pub const SELECT_GPIO_SD_B1_04_ALT6: u32 = 0x02;
        }
    }
}
#[doc = "LPSPI3_IPP_IND_LPSPI_PCS_SELECT_INPUT_2 DAISY Register"]
pub mod LPSPI3_IPP_IND_LPSPI_PCS_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_09 for Mode: ALT8"]
            pub const SELECT_GPIO_EMC_B2_09_ALT8: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B1_05 for Mode: ALT6"]
            pub const SELECT_GPIO_SD_B1_05_ALT6: u32 = 0x01;
        }
    }
}
#[doc = "LPSPI3_IPP_IND_LPSPI_PCS_SELECT_INPUT_3 DAISY Register"]
pub mod LPSPI3_IPP_IND_LPSPI_PCS_SELECT_INPUT_3 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_08 for Mode: ALT8"]
            pub const SELECT_GPIO_EMC_B2_08_ALT8: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_00 for Mode: ALT6"]
            pub const SELECT_GPIO_SD_B2_00_ALT6: u32 = 0x01;
        }
    }
}
#[doc = "LPSPI3_IPP_IND_LPSPI_SCK_SELECT_INPUT DAISY Register"]
pub mod LPSPI3_IPP_IND_LPSPI_SCK_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_04 for Mode: ALT8"]
            pub const SELECT_GPIO_EMC_B2_04_ALT8: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_16 for Mode: ALT7"]
            pub const SELECT_GPIO_AD_16_ALT7: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B1_01 for Mode: ALT6"]
            pub const SELECT_GPIO_SD_B1_01_ALT6: u32 = 0x02;
        }
    }
}
#[doc = "LPSPI3_IPP_IND_LPSPI_SDI_SELECT_INPUT DAISY Register"]
pub mod LPSPI3_IPP_IND_LPSPI_SDI_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_07 for Mode: ALT8"]
            pub const SELECT_GPIO_EMC_B2_07_ALT8: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_19 for Mode: ALT7"]
            pub const SELECT_GPIO_AD_19_ALT7: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B1_03 for Mode: ALT6"]
            pub const SELECT_GPIO_SD_B1_03_ALT6: u32 = 0x02;
        }
    }
}
#[doc = "LPSPI3_IPP_IND_LPSPI_SDO_SELECT_INPUT DAISY Register"]
pub mod LPSPI3_IPP_IND_LPSPI_SDO_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_06 for Mode: ALT8"]
            pub const SELECT_GPIO_EMC_B2_06_ALT8: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_18 for Mode: ALT7"]
            pub const SELECT_GPIO_AD_18_ALT7: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B1_02 for Mode: ALT6"]
            pub const SELECT_GPIO_SD_B1_02_ALT6: u32 = 0x02;
        }
    }
}
#[doc = "LPSPI4_IPP_IND_LPSPI_PCS_SELECT_INPUT_0 DAISY Register"]
pub mod LPSPI4_IPP_IND_LPSPI_PCS_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_25 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_25_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_09 for Mode: ALT4"]
            pub const SELECT_GPIO_SD_B2_09_ALT4: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_13 for Mode: ALT9"]
            pub const SELECT_GPIO_B2_13_ALT9: u32 = 0x02;
        }
    }
}
#[doc = "LPSPI4_IPP_IND_LPSPI_SCK_SELECT_INPUT DAISY Register"]
pub mod LPSPI4_IPP_IND_LPSPI_SCK_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_22 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_22_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_08 for Mode: ALT4"]
            pub const SELECT_GPIO_SD_B2_08_ALT4: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_10 for Mode: ALT9"]
            pub const SELECT_GPIO_B2_10_ALT9: u32 = 0x02;
        }
    }
}
#[doc = "LPSPI4_IPP_IND_LPSPI_SDI_SELECT_INPUT DAISY Register"]
pub mod LPSPI4_IPP_IND_LPSPI_SDI_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_23 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_23_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_11 for Mode: ALT4"]
            pub const SELECT_GPIO_SD_B2_11_ALT4: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_11 for Mode: ALT9"]
            pub const SELECT_GPIO_B2_11_ALT9: u32 = 0x02;
        }
    }
}
#[doc = "LPSPI4_IPP_IND_LPSPI_SDO_SELECT_INPUT DAISY Register"]
pub mod LPSPI4_IPP_IND_LPSPI_SDO_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_24 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_24_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_10 for Mode: ALT4"]
            pub const SELECT_GPIO_SD_B2_10_ALT4: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_12 for Mode: ALT9"]
            pub const SELECT_GPIO_B2_12_ALT9: u32 = 0x02;
        }
    }
}
#[doc = "LPSPI5_IPP_IND_LPSPI_PCS_SELECT_INPUT_0 DAISY Register"]
pub mod LPSPI5_IPP_IND_LPSPI_PCS_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_34 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_34_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_01 for Mode: ALT8"]
            pub const SELECT_GPIO_EMC_B2_01_ALT8: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_AD_29 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_29_ALT0: u32 = 0x02;
        }
    }
}
#[doc = "LPSPI5_IPP_IND_LPSPI_PCS_SELECT_INPUT_1 DAISY Register"]
pub mod LPSPI5_IPP_IND_LPSPI_PCS_SELECT_INPUT_1 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_35 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_35_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_13 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B2_13_ALT4: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_AD_27 for Mode: ALT2"]
            pub const SELECT_GPIO_AD_27_ALT2: u32 = 0x02;
        }
    }
}
#[doc = "LPSPI5_IPP_IND_LPSPI_PCS_SELECT_INPUT_2 DAISY Register"]
pub mod LPSPI5_IPP_IND_LPSPI_PCS_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_12 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B2_12_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_26 for Mode: ALT2"]
            pub const SELECT_GPIO_AD_26_ALT2: u32 = 0x01;
        }
    }
}
#[doc = "LPSPI5_IPP_IND_LPSPI_PCS_SELECT_INPUT_3 DAISY Register"]
pub mod LPSPI5_IPP_IND_LPSPI_PCS_SELECT_INPUT_3 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_11 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B2_11_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_25 for Mode: ALT2"]
            pub const SELECT_GPIO_AD_25_ALT2: u32 = 0x01;
        }
    }
}
#[doc = "LPSPI5_IPP_IND_LPSPI_SCK_SELECT_INPUT DAISY Register"]
pub mod LPSPI5_IPP_IND_LPSPI_SCK_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_31 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_31_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_00 for Mode: ALT8"]
            pub const SELECT_GPIO_EMC_B2_00_ALT8: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_AD_28 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_28_ALT0: u32 = 0x02;
        }
    }
}
#[doc = "LPSPI5_IPP_IND_LPSPI_SDI_SELECT_INPUT DAISY Register"]
pub mod LPSPI5_IPP_IND_LPSPI_SDI_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_33 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_33_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_03 for Mode: ALT8"]
            pub const SELECT_GPIO_EMC_B2_03_ALT8: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_AD_31 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_31_ALT0: u32 = 0x02;
        }
    }
}
#[doc = "LPSPI5_IPP_IND_LPSPI_SDO_SELECT_INPUT DAISY Register"]
pub mod LPSPI5_IPP_IND_LPSPI_SDO_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_32 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_32_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_02 for Mode: ALT8"]
            pub const SELECT_GPIO_EMC_B2_02_ALT8: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_AD_30 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_30_ALT0: u32 = 0x02;
        }
    }
}
#[doc = "LPSPI6_IPP_IND_LPSPI_PCS_SELECT_INPUT_0 DAISY Register"]
pub mod LPSPI6_IPP_IND_LPSPI_PCS_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_21 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_21_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_29 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_29_ALT10: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_12 for Mode: ALT9"]
            pub const SELECT_GPIO_B1_12_ALT9: u32 = 0x02;
        }
    }
}
#[doc = "LPSPI6_IPP_IND_LPSPI_PCS_SELECT_INPUT_1 DAISY Register"]
pub mod LPSPI6_IPP_IND_LPSPI_PCS_SELECT_INPUT_1 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_17 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_17_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_30 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_30_ALT10: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_09 for Mode: ALT9"]
            pub const SELECT_GPIO_B1_09_ALT9: u32 = 0x02;
        }
    }
}
#[doc = "LPSPI6_IPP_IND_LPSPI_PCS_SELECT_INPUT_2 DAISY Register"]
pub mod LPSPI6_IPP_IND_LPSPI_PCS_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_16 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_16_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_31 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_31_ALT10: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_10 for Mode: ALT9"]
            pub const SELECT_GPIO_B1_10_ALT9: u32 = 0x02;
        }
    }
}
#[doc = "LPSPI6_IPP_IND_LPSPI_PCS_SELECT_INPUT_3 DAISY Register"]
pub mod LPSPI6_IPP_IND_LPSPI_PCS_SELECT_INPUT_3 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_32 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_32_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_11 for Mode: ALT9"]
            pub const SELECT_GPIO_B1_11_ALT9: u32 = 0x01;
        }
    }
}
#[doc = "LPSPI6_IPP_IND_LPSPI_SCK_SELECT_INPUT DAISY Register"]
pub mod LPSPI6_IPP_IND_LPSPI_SCK_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_18 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_18_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_26 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_26_ALT10: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_13 for Mode: ALT9"]
            pub const SELECT_GPIO_B1_13_ALT9: u32 = 0x02;
        }
    }
}
#[doc = "LPSPI6_IPP_IND_LPSPI_SDI_SELECT_INPUT DAISY Register"]
pub mod LPSPI6_IPP_IND_LPSPI_SDI_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_19 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_19_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_27 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_27_ALT10: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_07 for Mode: ALT9"]
            pub const SELECT_GPIO_B1_07_ALT9: u32 = 0x02;
            #[doc = "Selecting Pad: GPIO_B2_00 for Mode: ALT9"]
            pub const SELECT_GPIO_B2_00_ALT9: u32 = 0x03;
        }
    }
}
#[doc = "LPSPI6_IPP_IND_LPSPI_SDO_SELECT_INPUT DAISY Register"]
pub mod LPSPI6_IPP_IND_LPSPI_SDO_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_20 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_20_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_28 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_28_ALT10: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_08 for Mode: ALT9"]
            pub const SELECT_GPIO_B1_08_ALT9: u32 = 0x02;
            #[doc = "Selecting Pad: GPIO_B2_01 for Mode: ALT9"]
            pub const SELECT_GPIO_B2_01_ALT9: u32 = 0x03;
        }
    }
}
#[doc = "LPUART10_IPP_IND_LPUART_RXD_SELECT_INPUT DAISY Register"]
pub mod LPUART10_IPP_IND_LPUART_RXD_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_16 for Mode: ALT1"]
            pub const SELECT_GPIO_AD_16_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_33 for Mode: ALT8"]
            pub const SELECT_GPIO_AD_33_ALT8: u32 = 0x01;
        }
    }
}
#[doc = "LPUART10_IPP_IND_LPUART_TXD_SELECT_INPUT DAISY Register"]
pub mod LPUART10_IPP_IND_LPUART_TXD_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_15 for Mode: ALT1"]
            pub const SELECT_GPIO_AD_15_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_32 for Mode: ALT8"]
            pub const SELECT_GPIO_AD_32_ALT8: u32 = 0x01;
        }
    }
}
#[doc = "LPUART11_IPP_IND_LPUART_RXD_SELECT_INPUT DAISY Register"]
pub mod LPUART11_IPP_IND_LPUART_RXD_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_14 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B2_14_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_03 for Mode: ALT9"]
            pub const SELECT_GPIO_B1_03_ALT9: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_07 for Mode: ALT9"]
            pub const SELECT_GPIO_B2_07_ALT9: u32 = 0x02;
        }
    }
}
#[doc = "LPUART11_IPP_IND_LPUART_TXD_SELECT_INPUT DAISY Register"]
pub mod LPUART11_IPP_IND_LPUART_TXD_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_13 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B2_13_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_02 for Mode: ALT9"]
            pub const SELECT_GPIO_B1_02_ALT9: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_06 for Mode: ALT9"]
            pub const SELECT_GPIO_B2_06_ALT9: u32 = 0x02;
        }
    }
}
#[doc = "LPUART3_IPP_IND_LPUART_CTS_N_SELECT_INPUT DAISY Register"]
pub mod LPUART3_IPP_IND_LPUART_CTS_N_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_00 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_00_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_15 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_15_ALT6: u32 = 0x01;
        }
    }
}
#[doc = "LPUART3_IPP_IND_LPUART_RXD_SELECT_INPUT DAISY Register"]
pub mod LPUART3_IPP_IND_LPUART_RXD_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_02 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_02_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_14 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_14_ALT6: u32 = 0x01;
        }
    }
}
#[doc = "LPUART3_IPP_IND_LPUART_TXD_SELECT_INPUT DAISY Register"]
pub mod LPUART3_IPP_IND_LPUART_TXD_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_03 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_03_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_13 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_13_ALT6: u32 = 0x01;
        }
    }
}
#[doc = "LPUART4_IPP_IND_LPUART_CTS_N_SELECT_INPUT DAISY Register"]
pub mod LPUART4_IPP_IND_LPUART_CTS_N_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_14 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_14_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_21 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_21_ALT9: u32 = 0x01;
        }
    }
}
#[doc = "LPUART5_IPP_IND_LPUART_CTS_N_SELECT_INPUT DAISY Register"]
pub mod LPUART5_IPP_IND_LPUART_CTS_N_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_37 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_37_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_19 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B2_19_ALT2: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B2_06 for Mode: ALT6"]
            pub const SELECT_GPIO_SD_B2_06_ALT6: u32 = 0x02;
        }
    }
}
#[doc = "LPUART5_IPP_IND_LPUART_DCD_N_SELECT_INPUT DAISY Register"]
pub mod LPUART5_IPP_IND_LPUART_DCD_N_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_15 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B2_15_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_10 for Mode: ALT6"]
            pub const SELECT_GPIO_SD_B2_10_ALT6: u32 = 0x01;
        }
    }
}
#[doc = "LPUART5_IPP_IND_LPUART_DSR_N_SELECT_INPUT DAISY Register"]
pub mod LPUART5_IPP_IND_LPUART_DSR_N_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_14 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B2_14_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_11 for Mode: ALT6"]
            pub const SELECT_GPIO_SD_B2_11_ALT6: u32 = 0x01;
        }
    }
}
#[doc = "LPUART5_IPP_IND_LPUART_RI_N_SELECT_INPUT DAISY Register"]
pub mod LPUART5_IPP_IND_LPUART_RI_N_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_18 for Mode: ALT2"]
            pub const SELECT_GPIO_AD_18_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_04 for Mode: ALT6"]
            pub const SELECT_GPIO_SD_B2_04_ALT6: u32 = 0x01;
        }
    }
}
#[doc = "LPUART5_IPP_IND_LPUART_RXD_SELECT_INPUT DAISY Register"]
pub mod LPUART5_IPP_IND_LPUART_RXD_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x07 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_15 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_15_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_36 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_36_ALT2: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_EMC_B2_18 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B2_18_ALT2: u32 = 0x02;
            #[doc = "Selecting Pad: GPIO_AD_27 for Mode: ALT1"]
            pub const SELECT_GPIO_AD_27_ALT1: u32 = 0x03;
            #[doc = "Selecting Pad: GPIO_SD_B2_09 for Mode: ALT6"]
            pub const SELECT_GPIO_SD_B2_09_ALT6: u32 = 0x04;
        }
    }
}
#[doc = "LPUART5_IPP_IND_LPUART_TXD_SELECT_INPUT DAISY Register"]
pub mod LPUART5_IPP_IND_LPUART_TXD_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x07 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_14 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_14_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_35 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_35_ALT2: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_EMC_B2_17 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B2_17_ALT2: u32 = 0x02;
            #[doc = "Selecting Pad: GPIO_AD_26 for Mode: ALT1"]
            pub const SELECT_GPIO_AD_26_ALT1: u32 = 0x03;
            #[doc = "Selecting Pad: GPIO_SD_B2_08 for Mode: ALT6"]
            pub const SELECT_GPIO_SD_B2_08_ALT6: u32 = 0x04;
        }
    }
}
#[doc = "LPUART6_IPP_IND_LPUART_CTS_N_SELECT_INPUT DAISY Register"]
pub mod LPUART6_IPP_IND_LPUART_CTS_N_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_33 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_33_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_26 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_26_ALT0: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_12 for Mode: ALT4"]
            pub const SELECT_GPIO_B2_12_ALT4: u32 = 0x02;
        }
    }
}
#[doc = "LPUART6_IPP_IND_LPUART_DCD_N_SELECT_INPUT DAISY Register"]
pub mod LPUART6_IPP_IND_LPUART_DCD_N_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_29 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_29_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_07 for Mode: ALT3"]
            pub const SELECT_GPIO_B2_07_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "LPUART6_IPP_IND_LPUART_DSR_N_SELECT_INPUT DAISY Register"]
pub mod LPUART6_IPP_IND_LPUART_DSR_N_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_30 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_30_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_06 for Mode: ALT3"]
            pub const SELECT_GPIO_B2_06_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "LPUART6_IPP_IND_LPUART_RI_N_SELECT_INPUT DAISY Register"]
pub mod LPUART6_IPP_IND_LPUART_RI_N_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_27 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_27_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_08 for Mode: ALT4"]
            pub const SELECT_GPIO_B2_08_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "LPUART6_IPP_IND_LPUART_RXD_SELECT_INPUT DAISY Register"]
pub mod LPUART6_IPP_IND_LPUART_RXD_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_32 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_32_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_25 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_25_ALT0: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_11 for Mode: ALT4"]
            pub const SELECT_GPIO_B2_11_ALT4: u32 = 0x02;
        }
    }
}
#[doc = "LPUART6_IPP_IND_LPUART_TXD_SELECT_INPUT DAISY Register"]
pub mod LPUART6_IPP_IND_LPUART_TXD_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_31 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_31_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_24 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_24_ALT0: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_10 for Mode: ALT4"]
            pub const SELECT_GPIO_B2_10_ALT4: u32 = 0x02;
        }
    }
}
#[doc = "LPUART8_IPP_IND_LPUART_CTS_N_SELECT_INPUT DAISY Register"]
pub mod LPUART8_IPP_IND_LPUART_CTS_N_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B2_02 for Mode: ALT9"]
            pub const SELECT_GPIO_SD_B2_02_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_10 for Mode: ALT3"]
            pub const SELECT_GPIO_B2_10_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "LPUART8_IPP_IND_LPUART_RXD_SELECT_INPUT DAISY Register"]
pub mod LPUART8_IPP_IND_LPUART_RXD_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_31 for Mode: ALT4"]
            pub const SELECT_GPIO_AD_31_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_01 for Mode: ALT9"]
            pub const SELECT_GPIO_SD_B2_01_ALT9: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_13 for Mode: ALT2"]
            pub const SELECT_GPIO_B2_13_ALT2: u32 = 0x02;
        }
    }
}
#[doc = "LPUART8_IPP_IND_LPUART_TXD_SELECT_INPUT DAISY Register"]
pub mod LPUART8_IPP_IND_LPUART_TXD_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_30 for Mode: ALT4"]
            pub const SELECT_GPIO_AD_30_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_00 for Mode: ALT9"]
            pub const SELECT_GPIO_SD_B2_00_ALT9: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_12 for Mode: ALT2"]
            pub const SELECT_GPIO_B2_12_ALT2: u32 = 0x02;
        }
    }
}
#[doc = "LPUART9_IPP_IND_LPUART_RXD_SELECT_INPUT DAISY Register"]
pub mod LPUART9_IPP_IND_LPUART_RXD_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_17 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_17_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_04 for Mode: ALT2"]
            pub const SELECT_GPIO_B1_04_ALT2: u32 = 0x01;
        }
    }
}
#[doc = "LPUART9_IPP_IND_LPUART_TXD_SELECT_INPUT DAISY Register"]
pub mod LPUART9_IPP_IND_LPUART_TXD_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_16 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_16_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_06 for Mode: ALT2"]
            pub const SELECT_GPIO_B1_06_ALT2: u32 = 0x01;
        }
    }
}
#[doc = "MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_0 DAISY Register"]
pub mod MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_01 for Mode: ALT2"]
            pub const SELECT_GPIO_AD_01_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_28 for Mode: ALT12"]
            pub const SELECT_GPIO_AD_28_ALT12: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B2_00 for Mode: ALT12"]
            pub const SELECT_GPIO_SD_B2_00_ALT12: u32 = 0x02;
            #[doc = "Selecting Pad: GPIO_B2_10 for Mode: ALT0"]
            pub const SELECT_GPIO_B2_10_ALT0: u32 = 0x03;
        }
    }
}
#[doc = "MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_1 DAISY Register"]
pub mod MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_1 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_02 for Mode: ALT2"]
            pub const SELECT_GPIO_AD_02_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_29 for Mode: ALT12"]
            pub const SELECT_GPIO_AD_29_ALT12: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B2_01 for Mode: ALT12"]
            pub const SELECT_GPIO_SD_B2_01_ALT12: u32 = 0x02;
            #[doc = "Selecting Pad: GPIO_B2_11 for Mode: ALT0"]
            pub const SELECT_GPIO_B2_11_ALT0: u32 = 0x03;
        }
    }
}
#[doc = "MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_2 DAISY Register"]
pub mod MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_03 for Mode: ALT2"]
            pub const SELECT_GPIO_AD_03_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_26 for Mode: ALT12"]
            pub const SELECT_GPIO_AD_26_ALT12: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B2_02 for Mode: ALT12"]
            pub const SELECT_GPIO_SD_B2_02_ALT12: u32 = 0x02;
            #[doc = "Selecting Pad: GPIO_B2_12 for Mode: ALT0"]
            pub const SELECT_GPIO_B2_12_ALT0: u32 = 0x03;
        }
    }
}
#[doc = "MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_3 DAISY Register"]
pub mod MIC_IPP_IND_MIC_PDM_BITSTREAM_SELECT_INPUT_3 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_04 for Mode: ALT2"]
            pub const SELECT_GPIO_AD_04_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_32 for Mode: ALT12"]
            pub const SELECT_GPIO_AD_32_ALT12: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B2_03 for Mode: ALT12"]
            pub const SELECT_GPIO_SD_B2_03_ALT12: u32 = 0x02;
            #[doc = "Selecting Pad: GPIO_B2_13 for Mode: ALT0"]
            pub const SELECT_GPIO_B2_13_ALT0: u32 = 0x03;
        }
    }
}
#[doc = "NETC_EMDIO_IN_SELECT_INPUT DAISY Register"]
pub mod NETC_EMDIO_IN_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x07 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_19 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_19_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_41 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B1_41_ALT1: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_EMC_B2_01 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B2_01_ALT3: u32 = 0x02;
            #[doc = "Selecting Pad: GPIO_EMC_B2_20 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B2_20_ALT4: u32 = 0x03;
            #[doc = "Selecting Pad: GPIO_AD_31 for Mode: ALT7"]
            pub const SELECT_GPIO_AD_31_ALT7: u32 = 0x04;
            #[doc = "Selecting Pad: GPIO_SD_B2_10 for Mode: ALT10"]
            pub const SELECT_GPIO_SD_B2_10_ALT10: u32 = 0x05;
            #[doc = "Selecting Pad: GPIO_B1_12 for Mode: ALT1"]
            pub const SELECT_GPIO_B1_12_ALT1: u32 = 0x06;
            #[doc = "Selecting Pad: GPIO_B2_02 for Mode: ALT3"]
            pub const SELECT_GPIO_B2_02_ALT3: u32 = 0x07;
        }
    }
}
#[doc = "NETC_ETH2_COL_SELECT_INPUT DAISY Register"]
pub mod NETC_ETH2_COL_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_19 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_19_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_41 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_41_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "NETC_ETH2_CRS_SELECT_INPUT DAISY Register"]
pub mod NETC_ETH2_CRS_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_18 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_18_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_40 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_40_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "NETC_ETH2_SLV_MDC_IN_SELECT_INPUT DAISY Register"]
pub mod NETC_ETH2_SLV_MDC_IN_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_16 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_16_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_40 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_40_ALT2: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_01 for Mode: ALT10"]
            pub const SELECT_GPIO_B2_01_ALT10: u32 = 0x02;
        }
    }
}
#[doc = "NETC_ETH2_SLV_MDIO_IN_SELECT_INPUT DAISY Register"]
pub mod NETC_ETH2_SLV_MDIO_IN_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_17 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_17_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_41 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_41_ALT2: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_00 for Mode: ALT10"]
            pub const SELECT_GPIO_B2_00_ALT10: u32 = 0x02;
        }
    }
}
#[doc = "NETC_ETH3_COL_SELECT_INPUT DAISY Register"]
pub mod NETC_ETH3_COL_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_15 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_15_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_04 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B2_04_ALT9: u32 = 0x01;
        }
    }
}
#[doc = "NETC_ETH3_CRS_SELECT_INPUT DAISY Register"]
pub mod NETC_ETH3_CRS_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_14 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_14_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_03 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B2_03_ALT9: u32 = 0x01;
        }
    }
}
#[doc = "NETC_ETH3_SLV_MDC_IN_SELECT_INPUT DAISY Register"]
pub mod NETC_ETH3_SLV_MDC_IN_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_16 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_16_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_24 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_24_ALT9: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_EMC_B2_19 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B2_19_ALT9: u32 = 0x02;
        }
    }
}
#[doc = "NETC_ETH3_SLV_MDIO_IN_SELECT_INPUT DAISY Register"]
pub mod NETC_ETH3_SLV_MDIO_IN_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_17 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_17_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_25 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_25_ALT9: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_EMC_B2_20 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B2_20_ALT9: u32 = 0x02;
        }
    }
}
#[doc = "NETC_ETH4_COL_SELECT_INPUT DAISY Register"]
pub mod NETC_ETH4_COL_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_15 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_15_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_06 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B2_06_ALT4: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_01 for Mode: ALT8"]
            pub const SELECT_GPIO_B2_01_ALT8: u32 = 0x02;
        }
    }
}
#[doc = "NETC_ETH4_CRS_SELECT_INPUT DAISY Register"]
pub mod NETC_ETH4_CRS_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_14 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_14_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_05 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B2_05_ALT4: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_00 for Mode: ALT8"]
            pub const SELECT_GPIO_B2_00_ALT8: u32 = 0x02;
        }
    }
}
#[doc = "NETC_ETH4_SLV_MDC_IN_SELECT_INPUT DAISY Register"]
pub mod NETC_ETH4_SLV_MDC_IN_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_16 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_16_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_05 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B2_05_ALT1: u32 = 0x01;
        }
    }
}
#[doc = "NETC_ETH4_SLV_MDIO_IN_SELECT_INPUT DAISY Register"]
pub mod NETC_ETH4_SLV_MDIO_IN_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_17 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_17_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_06 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B2_06_ALT1: u32 = 0x01;
        }
    }
}
#[doc = "NETC_TMR_TRIG1_SELECT_INPUT DAISY Register"]
pub mod NETC_TMR_TRIG1_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_20 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_20_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_24 for Mode: ALT7"]
            pub const SELECT_GPIO_AD_24_ALT7: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_AD_32 for Mode: ALT7"]
            pub const SELECT_GPIO_AD_32_ALT7: u32 = 0x02;
            #[doc = "Selecting Pad: GPIO_SD_B2_11 for Mode: ALT8"]
            pub const SELECT_GPIO_SD_B2_11_ALT8: u32 = 0x03;
        }
    }
}
#[doc = "NETC_TMR_TRIG2_SELECT_INPUT DAISY Register"]
pub mod NETC_TMR_TRIG2_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_21 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_21_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_25 for Mode: ALT7"]
            pub const SELECT_GPIO_AD_25_ALT7: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_AD_33 for Mode: ALT7"]
            pub const SELECT_GPIO_AD_33_ALT7: u32 = 0x02;
            #[doc = "Selecting Pad: GPIO_SD_B2_10 for Mode: ALT8"]
            pub const SELECT_GPIO_SD_B2_10_ALT8: u32 = 0x03;
        }
    }
}
#[doc = "NETC_CLKGEN_IPP_TMR_CLK_SELECT_INPUT DAISY Register"]
pub mod NETC_CLKGEN_IPP_TMR_CLK_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_20 for Mode: ALT7"]
            pub const SELECT_GPIO_AD_20_ALT7: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_00 for Mode: ALT8"]
            pub const SELECT_GPIO_SD_B2_00_ALT8: u32 = 0x01;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH0_RX_CLK_SELECT_INPUT DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH0_RX_CLK_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_00 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B2_00_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_15 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B2_15_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH0_RX_DV_SELECT_INPUT DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH0_RX_DV_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_40 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_40_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_11 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B2_11_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH0_RX_ER_SELECT_INPUT DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH0_RX_ER_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_41 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_41_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_12 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B2_12_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH0_RXD_SELECT_INPUT_0 DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH0_RXD_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_38 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_38_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_09 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B2_09_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH0_RXD_SELECT_INPUT_1 DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH0_RXD_SELECT_INPUT_1 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_39 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_39_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_10 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B2_10_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH0_RXD_SELECT_INPUT_2 DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH0_RXD_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_01 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B2_01_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_16 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B2_16_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH0_RXD_SELECT_INPUT_3 DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH0_RXD_SELECT_INPUT_3 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_02 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B2_02_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_17 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B2_17_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH0_TX_CLK_SELECT_INPUT DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH0_TX_CLK_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_37 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_37_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_08 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B2_08_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH2_RX_CLK_SELECT_INPUT DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH2_RX_CLK_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_21 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_21_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_33 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_33_ALT10: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_EMC_B1_38 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_38_ALT4: u32 = 0x02;
            #[doc = "Selecting Pad: GPIO_B2_13 for Mode: ALT11"]
            pub const SELECT_GPIO_B2_13_ALT11: u32 = 0x03;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH2_RX_DV_SELECT_INPUT DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH2_RX_DV_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_13 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_13_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_32 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_32_ALT4: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_12 for Mode: ALT11"]
            pub const SELECT_GPIO_B2_12_ALT11: u32 = 0x02;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH2_RX_ER_SELECT_INPUT DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH2_RX_ER_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_33 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_33_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_01 for Mode: ALT11"]
            pub const SELECT_GPIO_B2_01_ALT11: u32 = 0x01;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH2_RXD_SELECT_INPUT_0 DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH2_RXD_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_16 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_16_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_30 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_30_ALT4: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_10 for Mode: ALT11"]
            pub const SELECT_GPIO_B2_10_ALT11: u32 = 0x02;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH2_RXD_SELECT_INPUT_1 DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH2_RXD_SELECT_INPUT_1 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_17 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_17_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_31 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_31_ALT4: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_11 for Mode: ALT11"]
            pub const SELECT_GPIO_B2_11_ALT11: u32 = 0x02;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH2_RXD_SELECT_INPUT_2 DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH2_RXD_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_22 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_22_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_34 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_34_ALT4: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_02 for Mode: ALT11"]
            pub const SELECT_GPIO_B2_02_ALT11: u32 = 0x02;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH2_RXD_SELECT_INPUT_3 DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH2_RXD_SELECT_INPUT_3 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_23 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_23_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_35 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_35_ALT4: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_03 for Mode: ALT11"]
            pub const SELECT_GPIO_B2_03_ALT11: u32 = 0x02;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH2_TX_CLK_SELECT_INPUT DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH2_TX_CLK_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_15 for Mode: ALT3"]
            pub const SELECT_GPIO_EMC_B1_15_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B1_29 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_29_ALT4: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_09 for Mode: ALT11"]
            pub const SELECT_GPIO_B2_09_ALT11: u32 = 0x02;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH3_RX_CLK_SELECT_INPUT DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH3_RX_CLK_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_02 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_02_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_15 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B2_15_ALT9: u32 = 0x01;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH3_RX_DV_SELECT_INPUT DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH3_RX_DV_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_11 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_11_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_11 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B2_11_ALT9: u32 = 0x01;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH3_RX_ER_SELECT_INPUT DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH3_RX_ER_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_12 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_12_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_12 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B2_12_ALT9: u32 = 0x01;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH3_RXD_SELECT_INPUT_0 DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH3_RXD_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_09 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_09_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_09 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B2_09_ALT9: u32 = 0x01;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH3_RXD_SELECT_INPUT_1 DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH3_RXD_SELECT_INPUT_1 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_10 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_10_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_10 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B2_10_ALT9: u32 = 0x01;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH3_RXD_SELECT_INPUT_2 DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH3_RXD_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_04 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_04_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_16 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B2_16_ALT9: u32 = 0x01;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH3_RXD_SELECT_INPUT_3 DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH3_RXD_SELECT_INPUT_3 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_03 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_03_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_17 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B2_17_ALT9: u32 = 0x01;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH3_TX_CLK_SELECT_INPUT DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH3_TX_CLK_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_08 for Mode: ALT4"]
            pub const SELECT_GPIO_EMC_B1_08_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_08 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B2_08_ALT9: u32 = 0x01;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH4_RX_CLK_SELECT_INPUT DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH4_RX_CLK_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_02 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_02_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_08 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B2_08_ALT1: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_11 for Mode: ALT8"]
            pub const SELECT_GPIO_B1_11_ALT8: u32 = 0x02;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH4_RX_DV_SELECT_INPUT DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH4_RX_DV_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_11 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_11_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_19 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B2_19_ALT1: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_06 for Mode: ALT8"]
            pub const SELECT_GPIO_B1_06_ALT8: u32 = 0x02;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH4_RX_ER_SELECT_INPUT DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH4_RX_ER_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_12 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_12_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_20 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B2_20_ALT1: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_12 for Mode: ALT8"]
            pub const SELECT_GPIO_B1_12_ALT8: u32 = 0x02;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH4_RXD_SELECT_INPUT_0 DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH4_RXD_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_09 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_09_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_17 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B2_17_ALT1: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_04 for Mode: ALT8"]
            pub const SELECT_GPIO_B1_04_ALT8: u32 = 0x02;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH4_RXD_SELECT_INPUT_1 DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH4_RXD_SELECT_INPUT_1 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_10 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_10_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_18 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B2_18_ALT1: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_05 for Mode: ALT8"]
            pub const SELECT_GPIO_B1_05_ALT8: u32 = 0x02;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH4_RXD_SELECT_INPUT_2 DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH4_RXD_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_04 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_04_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_10 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B2_10_ALT1: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_09 for Mode: ALT8"]
            pub const SELECT_GPIO_B1_09_ALT8: u32 = 0x02;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH4_RXD_SELECT_INPUT_3 DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH4_RXD_SELECT_INPUT_3 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_03 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_03_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_09 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B2_09_ALT1: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_10 for Mode: ALT8"]
            pub const SELECT_GPIO_B1_10_ALT8: u32 = 0x02;
        }
    }
}
#[doc = "NETC_PINMUX_IPP_IND_ETH4_TX_CLK_SELECT_INPUT DAISY Register"]
pub mod NETC_PINMUX_IPP_IND_ETH4_TX_CLK_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_08 for Mode: ALT9"]
            pub const SELECT_GPIO_EMC_B1_08_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_16 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B2_16_ALT1: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_03 for Mode: ALT8"]
            pub const SELECT_GPIO_B1_03_ALT8: u32 = 0x02;
        }
    }
}
#[doc = "QTIMER1_TMR0_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER1_TMR0_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_18 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_18_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_09 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B2_09_ALT10: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_00 for Mode: ALT3"]
            pub const SELECT_GPIO_B1_00_ALT3: u32 = 0x02;
        }
    }
}
#[doc = "QTIMER1_TMR1_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER1_TMR1_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_13 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B1_13_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_10 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B2_10_ALT10: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_01 for Mode: ALT3"]
            pub const SELECT_GPIO_B1_01_ALT3: u32 = 0x02;
        }
    }
}
#[doc = "QTIMER1_TMR2_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER1_TMR2_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_11 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B2_11_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_02 for Mode: ALT3"]
            pub const SELECT_GPIO_B1_02_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "QTIMER2_TMR0_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER2_TMR0_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_19 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_19_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_13 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B2_13_ALT10: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_03 for Mode: ALT3"]
            pub const SELECT_GPIO_B1_03_ALT3: u32 = 0x02;
        }
    }
}
#[doc = "QTIMER2_TMR1_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER2_TMR1_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_39 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_39_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_14 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B2_14_ALT10: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_04 for Mode: ALT3"]
            pub const SELECT_GPIO_B1_04_ALT3: u32 = 0x02;
        }
    }
}
#[doc = "QTIMER2_TMR2_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER2_TMR2_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_15 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B2_15_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_05 for Mode: ALT3"]
            pub const SELECT_GPIO_B1_05_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "QTIMER3_TMR0_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER3_TMR0_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_20 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_20_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_17 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B2_17_ALT10: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_06 for Mode: ALT3"]
            pub const SELECT_GPIO_B1_06_ALT3: u32 = 0x02;
        }
    }
}
#[doc = "QTIMER3_TMR1_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER3_TMR1_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_40 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_40_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_18 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B2_18_ALT10: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_07 for Mode: ALT3"]
            pub const SELECT_GPIO_B1_07_ALT3: u32 = 0x02;
        }
    }
}
#[doc = "QTIMER3_TMR2_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER3_TMR2_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_19 for Mode: ALT10"]
            pub const SELECT_GPIO_EMC_B2_19_ALT10: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_08 for Mode: ALT3"]
            pub const SELECT_GPIO_B1_08_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "QTIMER4_TMR0_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER4_TMR0_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_21 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_21_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_00 for Mode: ALT9"]
            pub const SELECT_GPIO_AD_00_ALT9: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_09 for Mode: ALT3"]
            pub const SELECT_GPIO_B1_09_ALT3: u32 = 0x02;
        }
    }
}
#[doc = "QTIMER4_TMR1_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER4_TMR1_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_41 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B1_41_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_01 for Mode: ALT9"]
            pub const SELECT_GPIO_AD_01_ALT9: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B1_10 for Mode: ALT3"]
            pub const SELECT_GPIO_B1_10_ALT3: u32 = 0x02;
        }
    }
}
#[doc = "QTIMER4_TMR2_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER4_TMR2_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_02 for Mode: ALT9"]
            pub const SELECT_GPIO_AD_02_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_11 for Mode: ALT3"]
            pub const SELECT_GPIO_B1_11_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "QTIMER5_TMR0_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER5_TMR0_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_22 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_22_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_04 for Mode: ALT9"]
            pub const SELECT_GPIO_AD_04_ALT9: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_07 for Mode: ALT0"]
            pub const SELECT_GPIO_B2_07_ALT0: u32 = 0x02;
        }
    }
}
#[doc = "QTIMER5_TMR1_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER5_TMR1_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_00 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B2_00_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_05 for Mode: ALT9"]
            pub const SELECT_GPIO_AD_05_ALT9: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_08 for Mode: ALT0"]
            pub const SELECT_GPIO_B2_08_ALT0: u32 = 0x02;
        }
    }
}
#[doc = "QTIMER5_TMR2_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER5_TMR2_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_06 for Mode: ALT9"]
            pub const SELECT_GPIO_AD_06_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_09 for Mode: ALT0"]
            pub const SELECT_GPIO_B2_09_ALT0: u32 = 0x01;
        }
    }
}
#[doc = "QTIMER6_TMR0_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER6_TMR0_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_23 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_23_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_08 for Mode: ALT9"]
            pub const SELECT_GPIO_AD_08_ALT9: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B2_01 for Mode: ALT3"]
            pub const SELECT_GPIO_SD_B2_01_ALT3: u32 = 0x02;
        }
    }
}
#[doc = "QTIMER6_TMR1_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER6_TMR1_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_01 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B2_01_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_09 for Mode: ALT9"]
            pub const SELECT_GPIO_AD_09_ALT9: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_SD_B2_02 for Mode: ALT3"]
            pub const SELECT_GPIO_SD_B2_02_ALT3: u32 = 0x02;
        }
    }
}
#[doc = "QTIMER6_TMR2_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER6_TMR2_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_10 for Mode: ALT9"]
            pub const SELECT_GPIO_AD_10_ALT9: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_03 for Mode: ALT3"]
            pub const SELECT_GPIO_SD_B2_03_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "QTIMER7_TMR0_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER7_TMR0_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_24 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_24_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_04 for Mode: ALT3"]
            pub const SELECT_GPIO_SD_B2_04_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "QTIMER7_TMR1_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER7_TMR1_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_02 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B2_02_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_05 for Mode: ALT3"]
            pub const SELECT_GPIO_SD_B2_05_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "QTIMER8_TMR0_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER8_TMR0_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_25 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_25_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_08 for Mode: ALT3"]
            pub const SELECT_GPIO_SD_B2_08_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "QTIMER8_TMR1_INPUT_SELECT_INPUT DAISY Register"]
pub mod QTIMER8_TMR1_INPUT_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_03 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B2_03_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_09 for Mode: ALT3"]
            pub const SELECT_GPIO_SD_B2_09_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "SAI4_IPG_CLK_SAI_MCLK_SELECT_INPUT DAISY Register"]
pub mod SAI4_IPG_CLK_SAI_MCLK_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_17 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_17_ALT0: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_05 for Mode: ALT12"]
            pub const SELECT_GPIO_B1_05_ALT12: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_00 for Mode: ALT4"]
            pub const SELECT_GPIO_B2_00_ALT4: u32 = 0x02;
        }
    }
}
#[doc = "SAI4_IPP_IND_SAI_RXBCLK_SELECT_INPUT DAISY Register"]
pub mod SAI4_IPP_IND_SAI_RXBCLK_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_19 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_19_ALT0: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_06 for Mode: ALT12"]
            pub const SELECT_GPIO_B1_06_ALT12: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_05 for Mode: ALT4"]
            pub const SELECT_GPIO_B2_05_ALT4: u32 = 0x02;
        }
    }
}
#[doc = "SAI4_IPP_IND_SAI_RXDATA_SELECT_INPUT_0 DAISY Register"]
pub mod SAI4_IPP_IND_SAI_RXDATA_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_20 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_20_ALT0: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_01 for Mode: ALT12"]
            pub const SELECT_GPIO_B1_01_ALT12: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_06 for Mode: ALT4"]
            pub const SELECT_GPIO_B2_06_ALT4: u32 = 0x02;
        }
    }
}
#[doc = "SAI4_IPP_IND_SAI_RXDATA_SELECT_INPUT_1 DAISY Register"]
pub mod SAI4_IPP_IND_SAI_RXDATA_SELECT_INPUT_1 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_B1_02 for Mode: ALT12"]
            pub const SELECT_GPIO_B1_02_ALT12: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_07 for Mode: ALT6"]
            pub const SELECT_GPIO_B2_07_ALT6: u32 = 0x01;
        }
    }
}
#[doc = "SAI4_IPP_IND_SAI_RXSYNC_SELECT_INPUT DAISY Register"]
pub mod SAI4_IPP_IND_SAI_RXSYNC_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_18 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_18_ALT0: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_07 for Mode: ALT12"]
            pub const SELECT_GPIO_B1_07_ALT12: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_04 for Mode: ALT4"]
            pub const SELECT_GPIO_B2_04_ALT4: u32 = 0x02;
        }
    }
}
#[doc = "SAI4_IPP_IND_SAI_TXBCLK_SELECT_INPUT DAISY Register"]
pub mod SAI4_IPP_IND_SAI_TXBCLK_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_22 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_22_ALT0: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_08 for Mode: ALT12"]
            pub const SELECT_GPIO_B1_08_ALT12: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_01 for Mode: ALT4"]
            pub const SELECT_GPIO_B2_01_ALT4: u32 = 0x02;
        }
    }
}
#[doc = "SAI4_IPP_IND_SAI_TXSYNC_SELECT_INPUT DAISY Register"]
pub mod SAI4_IPP_IND_SAI_TXSYNC_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_23 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_23_ALT0: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_09 for Mode: ALT12"]
            pub const SELECT_GPIO_B1_09_ALT12: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_02 for Mode: ALT4"]
            pub const SELECT_GPIO_B2_02_ALT4: u32 = 0x02;
        }
    }
}
#[doc = "SINC1_IPP_IND_EMBIT_SELECT_INPUT_0 DAISY Register"]
pub mod SINC1_IPP_IND_EMBIT_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_04 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_04_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_21 for Mode: ALT3"]
            pub const SELECT_GPIO_AD_21_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "SINC1_IPP_IND_EMBIT_SELECT_INPUT_1 DAISY Register"]
pub mod SINC1_IPP_IND_EMBIT_SELECT_INPUT_1 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_06 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_06_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_23 for Mode: ALT3"]
            pub const SELECT_GPIO_AD_23_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "SINC1_IPP_IND_EMBIT_SELECT_INPUT_2 DAISY Register"]
pub mod SINC1_IPP_IND_EMBIT_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_08 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_08_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B1_01 for Mode: ALT1"]
            pub const SELECT_GPIO_SD_B1_01_ALT1: u32 = 0x01;
        }
    }
}
#[doc = "SINC1_IPP_IND_EMBIT_SELECT_INPUT_3 DAISY Register"]
pub mod SINC1_IPP_IND_EMBIT_SELECT_INPUT_3 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_10 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_10_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B1_03 for Mode: ALT1"]
            pub const SELECT_GPIO_SD_B1_03_ALT1: u32 = 0x01;
        }
    }
}
#[doc = "SINC1_IPP_IND_EMCLK_SELECT_INPUT_0 DAISY Register"]
pub mod SINC1_IPP_IND_EMCLK_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_03 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_03_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_20 for Mode: ALT3"]
            pub const SELECT_GPIO_AD_20_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "SINC1_IPP_IND_EMCLK_SELECT_INPUT_1 DAISY Register"]
pub mod SINC1_IPP_IND_EMCLK_SELECT_INPUT_1 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_05 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_05_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_22 for Mode: ALT3"]
            pub const SELECT_GPIO_AD_22_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "SINC1_IPP_IND_EMCLK_SELECT_INPUT_2 DAISY Register"]
pub mod SINC1_IPP_IND_EMCLK_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_07 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_07_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B1_00 for Mode: ALT1"]
            pub const SELECT_GPIO_SD_B1_00_ALT1: u32 = 0x01;
        }
    }
}
#[doc = "SINC1_IPP_IND_EMCLK_SELECT_INPUT_3 DAISY Register"]
pub mod SINC1_IPP_IND_EMCLK_SELECT_INPUT_3 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_09 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_09_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B1_02 for Mode: ALT1"]
            pub const SELECT_GPIO_SD_B1_02_ALT1: u32 = 0x01;
        }
    }
}
#[doc = "SINC2_IPP_IND_EMBIT_SELECT_INPUT_2 DAISY Register"]
pub mod SINC2_IPP_IND_EMBIT_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_31 for Mode: ALT3"]
            pub const SELECT_GPIO_AD_31_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B1_05 for Mode: ALT2"]
            pub const SELECT_GPIO_SD_B1_05_ALT2: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_09 for Mode: ALT1"]
            pub const SELECT_GPIO_B2_09_ALT1: u32 = 0x02;
        }
    }
}
#[doc = "SINC2_IPP_IND_EMBIT_SELECT_INPUT_3 DAISY Register"]
pub mod SINC2_IPP_IND_EMBIT_SELECT_INPUT_3 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_33 for Mode: ALT3"]
            pub const SELECT_GPIO_AD_33_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_11 for Mode: ALT1"]
            pub const SELECT_GPIO_B2_11_ALT1: u32 = 0x01;
        }
    }
}
#[doc = "SINC2_IPP_IND_EMCLK_SELECT_INPUT_0 DAISY Register"]
pub mod SINC2_IPP_IND_EMCLK_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_26 for Mode: ALT3"]
            pub const SELECT_GPIO_AD_26_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_13 for Mode: ALT1"]
            pub const SELECT_GPIO_B2_13_ALT1: u32 = 0x01;
        }
    }
}
#[doc = "SINC2_IPP_IND_EMCLK_SELECT_INPUT_2 DAISY Register"]
pub mod SINC2_IPP_IND_EMCLK_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_30 for Mode: ALT3"]
            pub const SELECT_GPIO_AD_30_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B1_04 for Mode: ALT2"]
            pub const SELECT_GPIO_SD_B1_04_ALT2: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_08 for Mode: ALT1"]
            pub const SELECT_GPIO_B2_08_ALT1: u32 = 0x02;
        }
    }
}
#[doc = "SINC2_IPP_IND_EMCLK_SELECT_INPUT_3 DAISY Register"]
pub mod SINC2_IPP_IND_EMCLK_SELECT_INPUT_3 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_32 for Mode: ALT3"]
            pub const SELECT_GPIO_AD_32_ALT3: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_10 for Mode: ALT1"]
            pub const SELECT_GPIO_B2_10_ALT1: u32 = 0x01;
        }
    }
}
#[doc = "SPDIF_SPDIF_IN1_SELECT_INPUT DAISY Register"]
pub mod SPDIF_SPDIF_IN1_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_12 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B2_12_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_15 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_15_ALT0: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_08 for Mode: ALT9"]
            pub const SELECT_GPIO_B2_08_ALT9: u32 = 0x02;
        }
    }
}
#[doc = "USB_IPP_IND_OTG2_OC_SELECT_INPUT DAISY Register"]
pub mod USB_IPP_IND_OTG2_OC_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_06 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_06_ALT0: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_30 for Mode: ALT1"]
            pub const SELECT_GPIO_AD_30_ALT1: u32 = 0x01;
        }
    }
}
#[doc = "USB_IPP_IND_OTG_OC_SELECT_INPUT DAISY Register"]
pub mod USB_IPP_IND_OTG_OC_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_11 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_11_ALT0: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_35 for Mode: ALT1"]
            pub const SELECT_GPIO_AD_35_ALT1: u32 = 0x01;
        }
    }
}
#[doc = "USBPHY1_USB_ID_SELECT_INPUT DAISY Register"]
pub mod USBPHY1_USB_ID_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_09 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_09_ALT0: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_33 for Mode: ALT1"]
            pub const SELECT_GPIO_AD_33_ALT1: u32 = 0x01;
        }
    }
}
#[doc = "USBPHY2_USB_ID_SELECT_INPUT DAISY Register"]
pub mod USBPHY2_USB_ID_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_08 for Mode: ALT0"]
            pub const SELECT_GPIO_AD_08_ALT0: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_32 for Mode: ALT1"]
            pub const SELECT_GPIO_AD_32_ALT1: u32 = 0x01;
        }
    }
}
#[doc = "USDHC1_IPP_CARD_DET_SELECT_INPUT DAISY Register"]
pub mod USDHC1_IPP_CARD_DET_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_32 for Mode: ALT4"]
            pub const SELECT_GPIO_AD_32_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_08 for Mode: ALT2"]
            pub const SELECT_GPIO_B1_08_ALT2: u32 = 0x01;
        }
    }
}
#[doc = "USDHC1_IPP_WP_ON_SELECT_INPUT DAISY Register"]
pub mod USDHC1_IPP_WP_ON_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_33 for Mode: ALT4"]
            pub const SELECT_GPIO_AD_33_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_09 for Mode: ALT2"]
            pub const SELECT_GPIO_B1_09_ALT2: u32 = 0x01;
        }
    }
}
#[doc = "USDHC2_IPP_CARD_DET_SELECT_INPUT DAISY Register"]
pub mod USDHC2_IPP_CARD_DET_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_01 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B2_01_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_13 for Mode: ALT7"]
            pub const SELECT_GPIO_AD_13_ALT7: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_AD_26 for Mode: ALT9"]
            pub const SELECT_GPIO_AD_26_ALT9: u32 = 0x02;
            #[doc = "Selecting Pad: GPIO_AD_29 for Mode: ALT2"]
            pub const SELECT_GPIO_AD_29_ALT2: u32 = 0x03;
        }
    }
}
#[doc = "USDHC2_IPP_WP_ON_SELECT_INPUT DAISY Register"]
pub mod USDHC2_IPP_WP_ON_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_02 for Mode: ALT1"]
            pub const SELECT_GPIO_EMC_B2_02_ALT1: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_14 for Mode: ALT7"]
            pub const SELECT_GPIO_AD_14_ALT7: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_AD_27 for Mode: ALT9"]
            pub const SELECT_GPIO_AD_27_ALT9: u32 = 0x02;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_14 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_14 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_30 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_30_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_16 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B2_16_ALT6: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_15 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_15 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B1_39 for Mode: ALT2"]
            pub const SELECT_GPIO_EMC_B1_39_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_EMC_B2_17 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B2_17_ALT6: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_17 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_17 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_33 for Mode: ALT2"]
            pub const SELECT_GPIO_AD_33_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_00 for Mode: ALT3"]
            pub const SELECT_GPIO_SD_B2_00_ALT3: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_18 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_18 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_12 for Mode: ALT6"]
            pub const SELECT_GPIO_AD_12_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_34 for Mode: ALT2"]
            pub const SELECT_GPIO_AD_34_ALT2: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_19 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_19 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_AD_19 for Mode: ALT2"]
            pub const SELECT_GPIO_AD_19_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_35 for Mode: ALT2"]
            pub const SELECT_GPIO_AD_35_ALT2: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_20 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_20 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_00 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B2_00_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B1_00 for Mode: ALT2"]
            pub const SELECT_GPIO_SD_B1_00_ALT2: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_21 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_21 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_01 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B2_01_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B1_01 for Mode: ALT2"]
            pub const SELECT_GPIO_SD_B1_01_ALT2: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_22 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_22 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_02 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B2_02_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B1_02 for Mode: ALT2"]
            pub const SELECT_GPIO_SD_B1_02_ALT2: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_23 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_23 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_03 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B2_03_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B1_03 for Mode: ALT2"]
            pub const SELECT_GPIO_SD_B1_03_ALT2: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_24 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_24 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_04 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B2_04_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_30 for Mode: ALT9"]
            pub const SELECT_GPIO_AD_30_ALT9: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_25 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_25 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_05 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B2_05_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_AD_31 for Mode: ALT9"]
            pub const SELECT_GPIO_AD_31_ALT9: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_26 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_26 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_06 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B2_06_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_00 for Mode: ALT4"]
            pub const SELECT_GPIO_B1_00_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_27 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_27 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_07 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B2_07_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_01 for Mode: ALT4"]
            pub const SELECT_GPIO_B1_01_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_28 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_28 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_08 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B2_08_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_02 for Mode: ALT4"]
            pub const SELECT_GPIO_B1_02_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_29 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_29 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_09 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B2_09_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_03 for Mode: ALT4"]
            pub const SELECT_GPIO_B1_03_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_30 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_30 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_10 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B2_10_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_04 for Mode: ALT4"]
            pub const SELECT_GPIO_B1_04_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_31 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_31 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_11 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B2_11_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_05 for Mode: ALT4"]
            pub const SELECT_GPIO_B1_05_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_32 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_32 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_12 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B2_12_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_06 for Mode: ALT4"]
            pub const SELECT_GPIO_B1_06_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_33 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_33 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_13 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B2_13_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_07 for Mode: ALT4"]
            pub const SELECT_GPIO_B1_07_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_34 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_34 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_14 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B2_14_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_10 for Mode: ALT4"]
            pub const SELECT_GPIO_B1_10_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_35 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_35 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_15 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B2_15_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_11 for Mode: ALT4"]
            pub const SELECT_GPIO_B1_11_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_36 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_36 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_19 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B2_19_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_08 for Mode: ALT4"]
            pub const SELECT_GPIO_B1_08_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "XBAR1_XBAR_IN_SELECT_INPUT_37 DAISY Register"]
pub mod XBAR1_XBAR_IN_SELECT_INPUT_37 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_EMC_B2_20 for Mode: ALT6"]
            pub const SELECT_GPIO_EMC_B2_20_ALT6: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B1_09 for Mode: ALT4"]
            pub const SELECT_GPIO_B1_09_ALT4: u32 = 0x01;
        }
    }
}
#[doc = "XSPI_SLV_IPP_IND_CS_SELECT_INPUT DAISY Register"]
pub mod XSPI_SLV_IPP_IND_CS_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B1_00 for Mode: ALT4"]
            pub const SELECT_GPIO_SD_B1_00_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_06 for Mode: ALT2"]
            pub const SELECT_GPIO_SD_B2_06_ALT2: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_09 for Mode: ALT10"]
            pub const SELECT_GPIO_B2_09_ALT10: u32 = 0x02;
        }
    }
}
#[doc = "XSPI_SLV_IPP_IND_DQS_SELECT_INPUT DAISY Register"]
pub mod XSPI_SLV_IPP_IND_DQS_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B2_05 for Mode: ALT2"]
            pub const SELECT_GPIO_SD_B2_05_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_07 for Mode: ALT10"]
            pub const SELECT_GPIO_B2_07_ALT10: u32 = 0x01;
        }
    }
}
#[doc = "XSPI_SLV_IPP_IND_IO_SELECT_INPUT_0 DAISY Register"]
pub mod XSPI_SLV_IPP_IND_IO_SELECT_INPUT_0 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B2_08 for Mode: ALT2"]
            pub const SELECT_GPIO_SD_B2_08_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_10 for Mode: ALT10"]
            pub const SELECT_GPIO_B2_10_ALT10: u32 = 0x01;
        }
    }
}
#[doc = "XSPI_SLV_IPP_IND_IO_SELECT_INPUT_1 DAISY Register"]
pub mod XSPI_SLV_IPP_IND_IO_SELECT_INPUT_1 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B2_09 for Mode: ALT2"]
            pub const SELECT_GPIO_SD_B2_09_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_11 for Mode: ALT10"]
            pub const SELECT_GPIO_B2_11_ALT10: u32 = 0x01;
        }
    }
}
#[doc = "XSPI_SLV_IPP_IND_IO_SELECT_INPUT_2 DAISY Register"]
pub mod XSPI_SLV_IPP_IND_IO_SELECT_INPUT_2 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B2_10 for Mode: ALT2"]
            pub const SELECT_GPIO_SD_B2_10_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_12 for Mode: ALT10"]
            pub const SELECT_GPIO_B2_12_ALT10: u32 = 0x01;
        }
    }
}
#[doc = "XSPI_SLV_IPP_IND_IO_SELECT_INPUT_3 DAISY Register"]
pub mod XSPI_SLV_IPP_IND_IO_SELECT_INPUT_3 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x01 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B2_11 for Mode: ALT2"]
            pub const SELECT_GPIO_SD_B2_11_ALT2: u32 = 0;
            #[doc = "Selecting Pad: GPIO_B2_13 for Mode: ALT10"]
            pub const SELECT_GPIO_B2_13_ALT10: u32 = 0x01;
        }
    }
}
#[doc = "XSPI_SLV_IPP_IND_IO_SELECT_INPUT_4 DAISY Register"]
pub mod XSPI_SLV_IPP_IND_IO_SELECT_INPUT_4 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B1_02 for Mode: ALT4"]
            pub const SELECT_GPIO_SD_B1_02_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_00 for Mode: ALT2"]
            pub const SELECT_GPIO_SD_B2_00_ALT2: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_03 for Mode: ALT10"]
            pub const SELECT_GPIO_B2_03_ALT10: u32 = 0x02;
        }
    }
}
#[doc = "XSPI_SLV_IPP_IND_IO_SELECT_INPUT_5 DAISY Register"]
pub mod XSPI_SLV_IPP_IND_IO_SELECT_INPUT_5 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B1_03 for Mode: ALT4"]
            pub const SELECT_GPIO_SD_B1_03_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_01 for Mode: ALT2"]
            pub const SELECT_GPIO_SD_B2_01_ALT2: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_04 for Mode: ALT10"]
            pub const SELECT_GPIO_B2_04_ALT10: u32 = 0x02;
        }
    }
}
#[doc = "XSPI_SLV_IPP_IND_IO_SELECT_INPUT_6 DAISY Register"]
pub mod XSPI_SLV_IPP_IND_IO_SELECT_INPUT_6 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B1_04 for Mode: ALT4"]
            pub const SELECT_GPIO_SD_B1_04_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_02 for Mode: ALT2"]
            pub const SELECT_GPIO_SD_B2_02_ALT2: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_05 for Mode: ALT10"]
            pub const SELECT_GPIO_B2_05_ALT10: u32 = 0x02;
        }
    }
}
#[doc = "XSPI_SLV_IPP_IND_IO_SELECT_INPUT_7 DAISY Register"]
pub mod XSPI_SLV_IPP_IND_IO_SELECT_INPUT_7 {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B1_05 for Mode: ALT4"]
            pub const SELECT_GPIO_SD_B1_05_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_03 for Mode: ALT2"]
            pub const SELECT_GPIO_SD_B2_03_ALT2: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_06 for Mode: ALT10"]
            pub const SELECT_GPIO_B2_06_ALT10: u32 = 0x02;
        }
    }
}
#[doc = "XSPI_SLV_IPP_IND_SCK_SELECT_INPUT DAISY Register"]
pub mod XSPI_SLV_IPP_IND_SCK_SELECT_INPUT {
    #[doc = "Selecting Pads Involved in Daisy Chain."]
    pub mod DAISY {
        pub const offset: u32 = 0;
        pub const mask: u32 = 0x03 << offset;
        pub mod R {}
        pub mod W {}
        pub mod RW {
            #[doc = "Selecting Pad: GPIO_SD_B1_01 for Mode: ALT4"]
            pub const SELECT_GPIO_SD_B1_01_ALT4: u32 = 0;
            #[doc = "Selecting Pad: GPIO_SD_B2_07 for Mode: ALT2"]
            pub const SELECT_GPIO_SD_B2_07_ALT2: u32 = 0x01;
            #[doc = "Selecting Pad: GPIO_B2_08 for Mode: ALT10"]
            pub const SELECT_GPIO_B2_08_ALT10: u32 = 0x02;
        }
    }
}
