// Seed: 2115933722
module module_0 ();
  logic [-1 : -1] id_1;
  assign module_1.id_1 = 0;
  always @(posedge 1 or id_1) $unsigned(71);
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output supply0 id_2,
    output wor id_3
);
  always @(*) begin : LABEL_0
    if (1) assert (-1);
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  logic id_4;
  parameter id_5 = 1;
  wire id_6;
  ;
  wire id_7;
  assign id_4 = id_7 ? id_6 : -1 ? 1 : id_6;
  assign id_3 = id_5;
endmodule
