// Seed: 2865409563
module module_0;
  wire id_1;
  module_3();
endmodule
module module_1;
  timeunit 1ps;
  wire id_2 = id_2;
  module_0();
endmodule
module module_2 (
    input  tri0  id_0,
    output uwire id_1,
    input  tri   id_2
);
  module_0();
  tri0 id_4;
  assign #1 id_4 = id_4 ? id_2 : ~id_4 + id_4() ? 1 : 1;
  wire id_5;
  wand id_6 = 1;
endmodule
module module_3 ();
  assign id_1[""] = 1;
endmodule
module module_4 (
    input  tri   id_0,
    input  tri   id_1,
    input  tri0  id_2,
    input  uwire id_3,
    output wor   id_4,
    input  tri1  id_5
);
  always @(posedge 1) begin
    if (id_1.id_3 == id_2) disable id_7;
    else begin
      id_7 = 1 >= 1;
    end
  end
  module_3();
endmodule
