// Write-back write-allocate 16-bit cache
module cache (addr, we, request, cpuDataIn, cpuDataOut, ready, memAddr, memDataIn, memDataOut, memWe, clk, reset);
    input [15:0] addr;
    input we;
    input request;
    input [15:0] cpuDataIn;

    output reg [15:0] cpuDataOut;
    output reg ready;

    output reg [15:0] memAddr;
    input reg [15:0] memDataIn;
    output reg [15:0] memDataOut;
    output reg memWe;

    input clk;
    input reset;

    reg [1:0] word_counter;
    reg [15:0] memory_blocks [64];
    reg [9:0] tags [15];
    reg valid [15];
    reg dirty [15];
    wire [3:0] index;
    wire [1:0] offset;
    wire [9:0] tag;
    wire hit;
    wire [5:0] memory_address;
    wire [5:0] counted_memory_address;

    localparam IDLE = 2'b00,
        LOOKUP = 2'b01,
        FETCH = 2'b10,
        REPLACE = 2'b11;
    reg [1:0] state;

    assign tag = addr[15:6];
    assign index = addr[5:2];
    assign offset = addr[1:0];
    assign hit = (valid[index] === 1'b1) && (tags[index] == tag);
    assign memory_address = (index << 2)+offset;
    assign counted_memory_address = (index << 2)+word_counter;

    integer i, j;

    always @(posedge clk) begin
        if (reset) begin
            for (i=0; i < 16; i = i+1) begin
                for (j=0; j < 4; j=j+1)
                    memory_blocks[i*4+j] <= 16'b0;
                tags[i] <= 10'b0;
                valid[i] <= 1'b0;
                dirty[i] <= 1'b0;
            end

            word_counter <= 2'b0;
            memWe <= 1'b0;
            state = IDLE;
            ready <= 1'b1;
            cpuDataOut <= 16'b0;
            memAddr <= 16'b0;
            memDataOut <= 16'b0;
        end else begin
            case (state)
                IDLE: begin
                    if (request) begin
                        state <= LOOKUP;
                        ready <= 1'b0;
                    end
                end
                LOOKUP: begin
                    if (hit) begin
                        if (we) begin
                            memory_blocks[memory_address] <= cpuDataIn;
                            dirty[index] <= 1'b1;
                        end else
                            cpuDataOut <= memory_blocks[memory_address];
                        ready <= 1'b1;
                        state <= IDLE;
                    end else begin
                        state <= FETCH;
                    end
                end
                FETCH: begin
                    memAddr <= (addr & 16'b1111111111111100)+word_counter;
                    memWe <= 1'b0;
                    state <= REPLACE;
                end
                REPLACE: begin
                    memory_blocks[counted_memory_address] <= memDataIn;

                    if (memAddr == addr && we)
                        memory_blocks[counted_memory_address] <= cpuDataIn;
                    else if (memAddr == addr)
                        cpuDataOut <= memDataIn;

                    if (dirty[index]) begin
                        memAddr <= (tags[index] << 6) | (index << 2) | word_counter;
                        memWe <= 1'b1;
                        memDataOut <= memory_blocks[counted_memory_address];
                    end

                    if (word_counter < 2'b11) begin
                        word_counter <= word_counter+1;
                        state <= FETCH;
                    end else begin
                        word_counter <= 0;
                        state <= IDLE;
                        dirty[index] <= we ? 1'b1 : 1'b0;
                        tags[index] <= tag;
                        valid[index] <= 1'b1;
                        ready <= 1'b1;
                    end
                end
                default:
                    state <= IDLE;

            endcase
        end
    end
endmodule
