#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5601e0db34a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5601e0ea5e90 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x5601e0ed2cc0_0 .net "active", 0 0, L_0x5601e0eef2d0;  1 drivers
v0x5601e0ed2d80_0 .var "clk", 0 0;
v0x5601e0ed2e20_0 .var "clk_enable", 0 0;
v0x5601e0ed2ec0_0 .net "data_address", 31 0, v0x5601e0ecfbd0_0;  1 drivers
v0x5601e0ed2f60_0 .net "data_read", 0 0, L_0x5601e0eedbd0;  1 drivers
v0x5601e0ed3050_0 .var "data_readdata", 31 0;
v0x5601e0ed30f0_0 .net "data_write", 0 0, L_0x5601e0eed0c0;  1 drivers
v0x5601e0ed31c0_0 .net "data_writedata", 31 0, v0x5601e0ec68a0_0;  1 drivers
v0x5601e0ed32b0_0 .net "instr_address", 31 0, L_0x5601e0eef420;  1 drivers
v0x5601e0ed33e0_0 .var "instr_readdata", 31 0;
v0x5601e0ed3480_0 .net "register_v0", 31 0, L_0x5601e0eeb4e0;  1 drivers
v0x5601e0ed3520_0 .var "reset", 0 0;
S_0x5601e0ea5650 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x5601e0ea5e90;
 .timescale 0 0;
v0x5601e0eaa3c0_0 .var "ex_imm", 31 0;
v0x5601e0eaa6f0_0 .var "expected", 31 0;
v0x5601e0eab800_0 .var "i", 4 0;
v0x5601e0eab9e0_0 .var "imm", 15 0;
v0x5601e0ead8f0_0 .var "imm_instr", 31 0;
v0x5601e0eadab0_0 .var "opcode", 5 0;
v0x5601e0ec3230_0 .var "rs", 4 0;
v0x5601e0ec3310_0 .var "rt", 4 0;
v0x5601e0ec33f0_0 .var "test", 31 0;
v0x5601e0ec34d0_0 .var "test_imm", 15 0;
E_0x5601e0dd57d0 .event posedge, v0x5601e0ec6bb0_0;
S_0x5601e0ec35b0 .scope module, "dut" "mips_cpu_harvard" 3 138, 4 1 0, S_0x5601e0ea5e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x5601e0e5c490 .functor OR 1, L_0x5601e0ee4c70, L_0x5601e0ee4ef0, C4<0>, C4<0>;
L_0x5601e0eab8c0 .functor BUFZ 1, L_0x5601e0ee46d0, C4<0>, C4<0>, C4<0>;
L_0x5601e0ead7d0 .functor BUFZ 1, L_0x5601e0ee4870, C4<0>, C4<0>, C4<0>;
L_0x5601e0ee52f0 .functor AND 1, L_0x5601e0ee46d0, L_0x5601e0ee5640, C4<1>, C4<1>;
L_0x5601e0ead990 .functor OR 1, L_0x5601e0ee52f0, L_0x5601e0ee5450, C4<0>, C4<0>;
L_0x5601e0e3df10 .functor OR 1, L_0x5601e0ead990, L_0x5601e0ee5200, C4<0>, C4<0>;
L_0x5601e0ee5910 .functor OR 1, L_0x5601e0e3df10, L_0x5601e0ee7140, C4<0>, C4<0>;
L_0x5601e0ee59d0 .functor OR 1, L_0x5601e0ee5910, L_0x5601e0ee69f0, C4<0>, C4<0>;
L_0x5601e0ee68e0 .functor AND 1, L_0x5601e0ee5e20, L_0x5601e0ee66a0, C4<1>, C4<1>;
L_0x5601e0ee69f0 .functor OR 1, L_0x5601e0ee5f10, L_0x5601e0ee68e0, C4<0>, C4<0>;
L_0x5601e0ee7140 .functor AND 1, L_0x5601e0ee6c50, L_0x5601e0ee6f10, C4<1>, C4<1>;
L_0x5601e0ee7910 .functor OR 1, L_0x5601e0ee7390, L_0x5601e0ee76c0, C4<0>, C4<0>;
L_0x5601e0ee8320 .functor OR 1, L_0x5601e0ee7e80, L_0x5601e0ee80f0, C4<0>, C4<0>;
L_0x5601e0ee8430 .functor AND 1, L_0x5601e0ee7b80, L_0x5601e0ee8320, C4<1>, C4<1>;
L_0x5601e0ee7a20 .functor OR 1, L_0x5601e0ee86b0, L_0x5601e0ee8940, C4<0>, C4<0>;
L_0x5601e0ee8cd0 .functor OR 1, L_0x5601e0ee7a20, L_0x5601e0ee8ad0, C4<0>, C4<0>;
L_0x5601e0ee8e70 .functor AND 1, L_0x5601e0ee46d0, L_0x5601e0ee8cd0, C4<1>, C4<1>;
L_0x5601e0ee9020 .functor AND 1, L_0x5601e0ee46d0, L_0x5601e0ee8f30, C4<1>, C4<1>;
L_0x5601e0ee95f0 .functor AND 1, L_0x5601e0ee46d0, L_0x5601e0ee9390, C4<1>, C4<1>;
L_0x5601e0eea1a0 .functor AND 1, v0x5601e0ecfa50_0, v0x5601e0ed2900_0, C4<1>, C4<1>;
L_0x5601e0eea2c0 .functor AND 1, L_0x5601e0eea1a0, L_0x5601e0ee59d0, C4<1>, C4<1>;
L_0x5601e0eea420 .functor OR 1, L_0x5601e0ee69f0, L_0x5601e0ee7140, C4<0>, C4<0>;
L_0x5601e0eeb550 .functor BUFZ 32, L_0x5601e0eea550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5601e0eeb5c0 .functor BUFZ 32, L_0x5601e0eeb420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5601e0eec760 .functor AND 1, v0x5601e0ed2e20_0, L_0x5601e0ee8e70, C4<1>, C4<1>;
L_0x5601e0eec7d0 .functor AND 1, L_0x5601e0eec760, v0x5601e0ecfa50_0, C4<1>, C4<1>;
L_0x5601e0eecd70 .functor AND 1, L_0x5601e0eec7d0, L_0x5601e0eecc30, C4<1>, C4<1>;
L_0x5601e0eecf60 .functor AND 1, v0x5601e0ecfa50_0, v0x5601e0ed2900_0, C4<1>, C4<1>;
L_0x5601e0eed0c0 .functor AND 1, L_0x5601e0eecf60, L_0x5601e0ee5c10, C4<1>, C4<1>;
L_0x5601e0eed5e0 .functor OR 1, L_0x5601e0eed220, L_0x5601e0eed4f0, C4<0>, C4<0>;
L_0x5601e0eedb10 .functor AND 1, L_0x5601e0eed5e0, L_0x5601e0eed7f0, C4<1>, C4<1>;
L_0x5601e0eedbd0 .functor OR 1, L_0x5601e0ee5200, L_0x5601e0eedb10, C4<0>, C4<0>;
L_0x5601e0eef2d0 .functor BUFZ 1, v0x5601e0ecfa50_0, C4<0>, C4<0>, C4<0>;
L_0x5601e0eef420 .functor BUFZ 32, v0x5601e0ecfaf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5601e0ec9260_0 .net *"_ivl_102", 31 0, L_0x5601e0ee6bb0;  1 drivers
L_0x7f2e612ad4e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601e0ec9360_0 .net *"_ivl_105", 25 0, L_0x7f2e612ad4e0;  1 drivers
L_0x7f2e612ad528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601e0ec9440_0 .net/2u *"_ivl_106", 31 0, L_0x7f2e612ad528;  1 drivers
v0x5601e0ec9500_0 .net *"_ivl_108", 0 0, L_0x5601e0ee6c50;  1 drivers
v0x5601e0ec95c0_0 .net *"_ivl_111", 5 0, L_0x5601e0ee6e70;  1 drivers
L_0x7f2e612ad570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5601e0ec96f0_0 .net/2u *"_ivl_112", 5 0, L_0x7f2e612ad570;  1 drivers
v0x5601e0ec97d0_0 .net *"_ivl_114", 0 0, L_0x5601e0ee6f10;  1 drivers
v0x5601e0ec9890_0 .net *"_ivl_118", 31 0, L_0x5601e0ee72a0;  1 drivers
L_0x7f2e612ad0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5601e0ec9970_0 .net/2u *"_ivl_12", 5 0, L_0x7f2e612ad0a8;  1 drivers
L_0x7f2e612ad5b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601e0ec9a50_0 .net *"_ivl_121", 25 0, L_0x7f2e612ad5b8;  1 drivers
L_0x7f2e612ad600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5601e0ec9b30_0 .net/2u *"_ivl_122", 31 0, L_0x7f2e612ad600;  1 drivers
v0x5601e0ec9c10_0 .net *"_ivl_124", 0 0, L_0x5601e0ee7390;  1 drivers
v0x5601e0ec9cd0_0 .net *"_ivl_126", 31 0, L_0x5601e0ee75d0;  1 drivers
L_0x7f2e612ad648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601e0ec9db0_0 .net *"_ivl_129", 25 0, L_0x7f2e612ad648;  1 drivers
L_0x7f2e612ad690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5601e0ec9e90_0 .net/2u *"_ivl_130", 31 0, L_0x7f2e612ad690;  1 drivers
v0x5601e0ec9f70_0 .net *"_ivl_132", 0 0, L_0x5601e0ee76c0;  1 drivers
v0x5601e0eca030_0 .net *"_ivl_136", 31 0, L_0x5601e0ee7a90;  1 drivers
L_0x7f2e612ad6d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601e0eca220_0 .net *"_ivl_139", 25 0, L_0x7f2e612ad6d8;  1 drivers
L_0x7f2e612ad720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601e0eca300_0 .net/2u *"_ivl_140", 31 0, L_0x7f2e612ad720;  1 drivers
v0x5601e0eca3e0_0 .net *"_ivl_142", 0 0, L_0x5601e0ee7b80;  1 drivers
v0x5601e0eca4a0_0 .net *"_ivl_145", 5 0, L_0x5601e0ee7de0;  1 drivers
L_0x7f2e612ad768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5601e0eca580_0 .net/2u *"_ivl_146", 5 0, L_0x7f2e612ad768;  1 drivers
v0x5601e0eca660_0 .net *"_ivl_148", 0 0, L_0x5601e0ee7e80;  1 drivers
v0x5601e0eca720_0 .net *"_ivl_151", 5 0, L_0x5601e0ee7cc0;  1 drivers
L_0x7f2e612ad7b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5601e0eca800_0 .net/2u *"_ivl_152", 5 0, L_0x7f2e612ad7b0;  1 drivers
v0x5601e0eca8e0_0 .net *"_ivl_154", 0 0, L_0x5601e0ee80f0;  1 drivers
v0x5601e0eca9a0_0 .net *"_ivl_157", 0 0, L_0x5601e0ee8320;  1 drivers
L_0x7f2e612ad0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecaa60_0 .net/2u *"_ivl_16", 5 0, L_0x7f2e612ad0f0;  1 drivers
v0x5601e0ecab40_0 .net *"_ivl_161", 1 0, L_0x5601e0ee85c0;  1 drivers
L_0x7f2e612ad7f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecac20_0 .net/2u *"_ivl_162", 1 0, L_0x7f2e612ad7f8;  1 drivers
v0x5601e0ecad00_0 .net *"_ivl_164", 0 0, L_0x5601e0ee86b0;  1 drivers
L_0x7f2e612ad840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecadc0_0 .net/2u *"_ivl_166", 5 0, L_0x7f2e612ad840;  1 drivers
v0x5601e0ecaea0_0 .net *"_ivl_168", 0 0, L_0x5601e0ee8940;  1 drivers
v0x5601e0ecaf60_0 .net *"_ivl_171", 0 0, L_0x5601e0ee7a20;  1 drivers
L_0x7f2e612ad888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecb020_0 .net/2u *"_ivl_172", 5 0, L_0x7f2e612ad888;  1 drivers
v0x5601e0ecb100_0 .net *"_ivl_174", 0 0, L_0x5601e0ee8ad0;  1 drivers
v0x5601e0ecb1c0_0 .net *"_ivl_177", 0 0, L_0x5601e0ee8cd0;  1 drivers
L_0x7f2e612ad8d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecb280_0 .net/2u *"_ivl_180", 5 0, L_0x7f2e612ad8d0;  1 drivers
v0x5601e0ecb360_0 .net *"_ivl_182", 0 0, L_0x5601e0ee8f30;  1 drivers
L_0x7f2e612ad918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecb420_0 .net/2u *"_ivl_186", 5 0, L_0x7f2e612ad918;  1 drivers
v0x5601e0ecb500_0 .net *"_ivl_188", 0 0, L_0x5601e0ee9390;  1 drivers
L_0x7f2e612ad960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecb5c0_0 .net/2u *"_ivl_196", 4 0, L_0x7f2e612ad960;  1 drivers
v0x5601e0ecb6a0_0 .net *"_ivl_199", 4 0, L_0x5601e0ee9a10;  1 drivers
v0x5601e0ecb780_0 .net *"_ivl_20", 31 0, L_0x5601e0ee4b30;  1 drivers
v0x5601e0ecb860_0 .net *"_ivl_201", 4 0, L_0x5601e0ee9ab0;  1 drivers
v0x5601e0ecb940_0 .net *"_ivl_202", 4 0, L_0x5601e0ee9ce0;  1 drivers
v0x5601e0ecba20_0 .net *"_ivl_207", 0 0, L_0x5601e0eea1a0;  1 drivers
v0x5601e0ecbae0_0 .net *"_ivl_211", 0 0, L_0x5601e0eea420;  1 drivers
L_0x7f2e612ad9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecbba0_0 .net/2u *"_ivl_212", 31 0, L_0x7f2e612ad9a8;  1 drivers
v0x5601e0ecbc80_0 .net *"_ivl_214", 31 0, L_0x5601e0ee90e0;  1 drivers
v0x5601e0ecbd60_0 .net *"_ivl_216", 31 0, L_0x5601e0eea5c0;  1 drivers
v0x5601e0ecbe40_0 .net *"_ivl_218", 31 0, L_0x5601e0eea900;  1 drivers
v0x5601e0ecbf20_0 .net *"_ivl_220", 31 0, L_0x5601e0eeaa90;  1 drivers
v0x5601e0ecc000_0 .net *"_ivl_229", 0 0, L_0x5601e0eec760;  1 drivers
L_0x7f2e612ad138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecc0c0_0 .net *"_ivl_23", 25 0, L_0x7f2e612ad138;  1 drivers
v0x5601e0ecc1a0_0 .net *"_ivl_231", 0 0, L_0x5601e0eec7d0;  1 drivers
v0x5601e0ecc260_0 .net *"_ivl_232", 31 0, L_0x5601e0eec920;  1 drivers
L_0x7f2e612adac8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecc340_0 .net *"_ivl_235", 30 0, L_0x7f2e612adac8;  1 drivers
L_0x7f2e612adb10 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecc420_0 .net/2u *"_ivl_236", 31 0, L_0x7f2e612adb10;  1 drivers
v0x5601e0ecc500_0 .net *"_ivl_238", 0 0, L_0x5601e0eecc30;  1 drivers
L_0x7f2e612ad180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecc5c0_0 .net/2u *"_ivl_24", 31 0, L_0x7f2e612ad180;  1 drivers
v0x5601e0ecc6a0_0 .net *"_ivl_243", 0 0, L_0x5601e0eecf60;  1 drivers
L_0x7f2e612adb58 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecc760_0 .net/2u *"_ivl_246", 5 0, L_0x7f2e612adb58;  1 drivers
L_0x7f2e612adba0 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecc840_0 .net/2u *"_ivl_250", 5 0, L_0x7f2e612adba0;  1 drivers
v0x5601e0ecc920_0 .net *"_ivl_257", 0 0, L_0x5601e0eed7f0;  1 drivers
v0x5601e0eccdf0_0 .net *"_ivl_259", 0 0, L_0x5601e0eedb10;  1 drivers
v0x5601e0ecceb0_0 .net *"_ivl_26", 0 0, L_0x5601e0ee4c70;  1 drivers
L_0x7f2e612adbe8 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x5601e0eccf70_0 .net/2u *"_ivl_262", 5 0, L_0x7f2e612adbe8;  1 drivers
L_0x7f2e612adc30 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecd050_0 .net/2u *"_ivl_266", 5 0, L_0x7f2e612adc30;  1 drivers
v0x5601e0ecd130_0 .net *"_ivl_271", 15 0, L_0x5601e0eee4f0;  1 drivers
v0x5601e0ecd210_0 .net *"_ivl_272", 17 0, L_0x5601e0eee590;  1 drivers
L_0x7f2e612adcc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecd2f0_0 .net *"_ivl_275", 1 0, L_0x7f2e612adcc0;  1 drivers
v0x5601e0ecd3d0_0 .net *"_ivl_278", 15 0, L_0x5601e0eee8e0;  1 drivers
v0x5601e0ecd4b0_0 .net *"_ivl_28", 31 0, L_0x5601e0ee4e00;  1 drivers
L_0x7f2e612add08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecd590_0 .net *"_ivl_280", 1 0, L_0x7f2e612add08;  1 drivers
v0x5601e0ecd670_0 .net *"_ivl_283", 0 0, L_0x5601e0eeed30;  1 drivers
L_0x7f2e612add50 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecd750_0 .net/2u *"_ivl_284", 13 0, L_0x7f2e612add50;  1 drivers
L_0x7f2e612add98 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecd830_0 .net/2u *"_ivl_286", 13 0, L_0x7f2e612add98;  1 drivers
v0x5601e0ecd910_0 .net *"_ivl_288", 13 0, L_0x5601e0eeee20;  1 drivers
L_0x7f2e612ad1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecd9f0_0 .net *"_ivl_31", 25 0, L_0x7f2e612ad1c8;  1 drivers
L_0x7f2e612ad210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecdad0_0 .net/2u *"_ivl_32", 31 0, L_0x7f2e612ad210;  1 drivers
v0x5601e0ecdbb0_0 .net *"_ivl_34", 0 0, L_0x5601e0ee4ef0;  1 drivers
v0x5601e0ecdc70_0 .net *"_ivl_4", 31 0, L_0x5601e0ed45c0;  1 drivers
v0x5601e0ecdd50_0 .net *"_ivl_41", 2 0, L_0x5601e0ee5160;  1 drivers
L_0x7f2e612ad258 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecde30_0 .net/2u *"_ivl_42", 2 0, L_0x7f2e612ad258;  1 drivers
v0x5601e0ecdf10_0 .net *"_ivl_49", 2 0, L_0x5601e0ee53b0;  1 drivers
L_0x7f2e612ad2a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecdff0_0 .net/2u *"_ivl_50", 2 0, L_0x7f2e612ad2a0;  1 drivers
v0x5601e0ece0d0_0 .net *"_ivl_55", 0 0, L_0x5601e0ee5640;  1 drivers
v0x5601e0ece190_0 .net *"_ivl_57", 0 0, L_0x5601e0ee52f0;  1 drivers
v0x5601e0ece250_0 .net *"_ivl_59", 0 0, L_0x5601e0ead990;  1 drivers
v0x5601e0ece310_0 .net *"_ivl_61", 0 0, L_0x5601e0e3df10;  1 drivers
v0x5601e0ece3d0_0 .net *"_ivl_63", 0 0, L_0x5601e0ee5910;  1 drivers
v0x5601e0ece490_0 .net *"_ivl_67", 2 0, L_0x5601e0ee5ae0;  1 drivers
L_0x7f2e612ad2e8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5601e0ece570_0 .net/2u *"_ivl_68", 2 0, L_0x7f2e612ad2e8;  1 drivers
L_0x7f2e612ad018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601e0ece650_0 .net *"_ivl_7", 25 0, L_0x7f2e612ad018;  1 drivers
v0x5601e0ece730_0 .net *"_ivl_72", 31 0, L_0x5601e0ee5d80;  1 drivers
L_0x7f2e612ad330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601e0ece810_0 .net *"_ivl_75", 25 0, L_0x7f2e612ad330;  1 drivers
L_0x7f2e612ad378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5601e0ece8f0_0 .net/2u *"_ivl_76", 31 0, L_0x7f2e612ad378;  1 drivers
v0x5601e0ece9d0_0 .net *"_ivl_78", 0 0, L_0x5601e0ee5f10;  1 drivers
L_0x7f2e612ad060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecea90_0 .net/2u *"_ivl_8", 31 0, L_0x7f2e612ad060;  1 drivers
v0x5601e0eceb70_0 .net *"_ivl_80", 31 0, L_0x5601e0ee6080;  1 drivers
L_0x7f2e612ad3c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecec50_0 .net *"_ivl_83", 25 0, L_0x7f2e612ad3c0;  1 drivers
L_0x7f2e612ad408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5601e0eced30_0 .net/2u *"_ivl_84", 31 0, L_0x7f2e612ad408;  1 drivers
v0x5601e0ecee10_0 .net *"_ivl_86", 0 0, L_0x5601e0ee5e20;  1 drivers
v0x5601e0eceed0_0 .net *"_ivl_89", 0 0, L_0x5601e0ee62f0;  1 drivers
v0x5601e0ecefb0_0 .net *"_ivl_90", 31 0, L_0x5601e0ee6450;  1 drivers
L_0x7f2e612ad450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecf090_0 .net *"_ivl_93", 30 0, L_0x7f2e612ad450;  1 drivers
L_0x7f2e612ad498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5601e0ecf170_0 .net/2u *"_ivl_94", 31 0, L_0x7f2e612ad498;  1 drivers
v0x5601e0ecf250_0 .net *"_ivl_96", 0 0, L_0x5601e0ee66a0;  1 drivers
v0x5601e0ecf310_0 .net *"_ivl_99", 0 0, L_0x5601e0ee68e0;  1 drivers
v0x5601e0ecf3d0_0 .net "active", 0 0, L_0x5601e0eef2d0;  alias, 1 drivers
v0x5601e0ecf490_0 .net "alu_op1", 31 0, L_0x5601e0eeb550;  1 drivers
v0x5601e0ecf550_0 .net "alu_op2", 31 0, L_0x5601e0eeb5c0;  1 drivers
v0x5601e0ecf610_0 .net "alui_instr", 0 0, L_0x5601e0ee5450;  1 drivers
v0x5601e0ecf6d0_0 .net "b_flag", 0 0, v0x5601e0ec4320_0;  1 drivers
v0x5601e0ecf770_0 .net "b_imm", 17 0, L_0x5601e0eee9d0;  1 drivers
v0x5601e0ecf830_0 .net "b_offset", 31 0, L_0x5601e0eef1e0;  1 drivers
v0x5601e0ecf910_0 .net "clk", 0 0, v0x5601e0ed2d80_0;  1 drivers
v0x5601e0ecf9b0_0 .net "clk_enable", 0 0, v0x5601e0ed2e20_0;  1 drivers
v0x5601e0ecfa50_0 .var "cpu_active", 0 0;
v0x5601e0ecfaf0_0 .var "curr_addr", 31 0;
v0x5601e0ecfbd0_0 .var "data_address", 31 0;
v0x5601e0ecfcb0_0 .net "data_read", 0 0, L_0x5601e0eedbd0;  alias, 1 drivers
v0x5601e0ecfd70_0 .net "data_readdata", 31 0, v0x5601e0ed3050_0;  1 drivers
v0x5601e0ecfe30_0 .net "data_write", 0 0, L_0x5601e0eed0c0;  alias, 1 drivers
v0x5601e0ecfef0_0 .net "data_writedata", 31 0, v0x5601e0ec68a0_0;  alias, 1 drivers
v0x5601e0ecffb0_0 .var "delay_slot", 31 0;
v0x5601e0ed0070_0 .net "effective_addr", 31 0, v0x5601e0ec47f0_0;  1 drivers
v0x5601e0ed0130_0 .net "funct_code", 5 0, L_0x5601e0ed4520;  1 drivers
v0x5601e0ed0a20_0 .net "hi_out", 31 0, v0x5601e0ec6c90_0;  1 drivers
v0x5601e0ed0b10_0 .net "hl_reg_enable", 0 0, L_0x5601e0eecd70;  1 drivers
v0x5601e0ed0c00_0 .net "instr_address", 31 0, L_0x5601e0eef420;  alias, 1 drivers
v0x5601e0ed0cc0_0 .net "instr_opcode", 5 0, L_0x5601e0ed4380;  1 drivers
v0x5601e0ed0d80_0 .net "instr_readdata", 31 0, v0x5601e0ed33e0_0;  1 drivers
v0x5601e0ed0e70_0 .net "j_imm", 0 0, L_0x5601e0ee7910;  1 drivers
v0x5601e0ed0f30_0 .net "j_reg", 0 0, L_0x5601e0ee8430;  1 drivers
v0x5601e0ed0ff0_0 .net "link_const", 0 0, L_0x5601e0ee69f0;  1 drivers
v0x5601e0ed10b0_0 .net "link_reg", 0 0, L_0x5601e0ee7140;  1 drivers
v0x5601e0ed1170_0 .net "lo_out", 31 0, v0x5601e0ec7460_0;  1 drivers
v0x5601e0ed1230_0 .net "load_data", 31 0, v0x5601e0ec5b00_0;  1 drivers
v0x5601e0ed1300_0 .net "load_instr", 0 0, L_0x5601e0ee5200;  1 drivers
v0x5601e0ed13a0_0 .net "lw", 0 0, L_0x5601e0ee4870;  1 drivers
v0x5601e0ed1460_0 .net "lwl", 0 0, L_0x5601e0eeddf0;  1 drivers
v0x5601e0ed1520_0 .net "lwr", 0 0, L_0x5601e0eedee0;  1 drivers
v0x5601e0ed15e0_0 .net "mem_to_reg", 0 0, L_0x5601e0ead7d0;  1 drivers
v0x5601e0ed16a0_0 .net "mfhi", 0 0, L_0x5601e0ee9020;  1 drivers
v0x5601e0ed1760_0 .net "mflo", 0 0, L_0x5601e0ee95f0;  1 drivers
v0x5601e0ed1820_0 .net "movefrom", 0 0, L_0x5601e0e5c490;  1 drivers
v0x5601e0ed18e0_0 .net "muldiv", 0 0, L_0x5601e0ee8e70;  1 drivers
v0x5601e0ed19a0_0 .var "next_delay_slot", 31 0;
v0x5601e0ed1a80_0 .net "partial_store", 0 0, L_0x5601e0eed5e0;  1 drivers
v0x5601e0ed1b40_0 .net "r_format", 0 0, L_0x5601e0ee46d0;  1 drivers
v0x5601e0ed1c00_0 .net "reg_a_read_data", 31 0, L_0x5601e0eea550;  1 drivers
v0x5601e0ed1cf0_0 .net "reg_a_read_index", 4 0, L_0x5601e0ee96b0;  1 drivers
v0x5601e0ed1dc0_0 .net "reg_b_read_data", 31 0, L_0x5601e0eeb420;  1 drivers
v0x5601e0ed1eb0_0 .net "reg_b_read_index", 4 0, L_0x5601e0ee97a0;  1 drivers
v0x5601e0ed1f70_0 .net "reg_dst", 0 0, L_0x5601e0eab8c0;  1 drivers
v0x5601e0ed2010_0 .net "reg_write", 0 0, L_0x5601e0ee59d0;  1 drivers
v0x5601e0ed20d0_0 .net "reg_write_data", 31 0, L_0x5601e0eeade0;  1 drivers
v0x5601e0ed21c0_0 .net "reg_write_enable", 0 0, L_0x5601e0eea2c0;  1 drivers
v0x5601e0ed2290_0 .net "reg_write_index", 4 0, L_0x5601e0ee9e70;  1 drivers
v0x5601e0ed2360_0 .net "register_v0", 31 0, L_0x5601e0eeb4e0;  alias, 1 drivers
v0x5601e0ed2430_0 .net "reset", 0 0, v0x5601e0ed3520_0;  1 drivers
v0x5601e0ed24d0_0 .net "result", 31 0, v0x5601e0ec4c50_0;  1 drivers
v0x5601e0ed25a0_0 .net "result_hi", 31 0, v0x5601e0ec4550_0;  1 drivers
v0x5601e0ed2690_0 .net "result_lo", 31 0, v0x5601e0ec4710_0;  1 drivers
v0x5601e0ed2780_0 .net "sb", 0 0, L_0x5601e0eed220;  1 drivers
v0x5601e0ed2840_0 .net "sh", 0 0, L_0x5601e0eed4f0;  1 drivers
v0x5601e0ed2900_0 .var "state", 0 0;
v0x5601e0ed29c0_0 .net "store_instr", 0 0, L_0x5601e0ee5c10;  1 drivers
v0x5601e0ed2a80_0 .net "sw", 0 0, L_0x5601e0ee49d0;  1 drivers
E_0x5601e0eb07d0/0 .event anyedge, v0x5601e0ec4320_0, v0x5601e0ecffb0_0, v0x5601e0ecf830_0, v0x5601e0ed0e70_0;
E_0x5601e0eb07d0/1 .event anyedge, v0x5601e0ecffb0_0, v0x5601e0ec4630_0, v0x5601e0ed0f30_0, v0x5601e0ec8250_0;
E_0x5601e0eb07d0 .event/or E_0x5601e0eb07d0/0, E_0x5601e0eb07d0/1;
E_0x5601e0eb0560 .event anyedge, v0x5601e0ed1460_0, v0x5601e0ed1520_0, v0x5601e0ec6520_0, v0x5601e0ec47f0_0;
L_0x5601e0ed4380 .part v0x5601e0ed33e0_0, 26, 6;
L_0x5601e0ed4520 .part v0x5601e0ed33e0_0, 0, 6;
L_0x5601e0ed45c0 .concat [ 6 26 0 0], L_0x5601e0ed4380, L_0x7f2e612ad018;
L_0x5601e0ee46d0 .cmp/eq 32, L_0x5601e0ed45c0, L_0x7f2e612ad060;
L_0x5601e0ee4870 .cmp/eq 6, L_0x5601e0ed4380, L_0x7f2e612ad0a8;
L_0x5601e0ee49d0 .cmp/eq 6, L_0x5601e0ed4380, L_0x7f2e612ad0f0;
L_0x5601e0ee4b30 .concat [ 6 26 0 0], L_0x5601e0ed4380, L_0x7f2e612ad138;
L_0x5601e0ee4c70 .cmp/eq 32, L_0x5601e0ee4b30, L_0x7f2e612ad180;
L_0x5601e0ee4e00 .concat [ 6 26 0 0], L_0x5601e0ed4380, L_0x7f2e612ad1c8;
L_0x5601e0ee4ef0 .cmp/eq 32, L_0x5601e0ee4e00, L_0x7f2e612ad210;
L_0x5601e0ee5160 .part L_0x5601e0ed4380, 3, 3;
L_0x5601e0ee5200 .cmp/eq 3, L_0x5601e0ee5160, L_0x7f2e612ad258;
L_0x5601e0ee53b0 .part L_0x5601e0ed4380, 3, 3;
L_0x5601e0ee5450 .cmp/eq 3, L_0x5601e0ee53b0, L_0x7f2e612ad2a0;
L_0x5601e0ee5640 .reduce/nor L_0x5601e0ee8e70;
L_0x5601e0ee5ae0 .part L_0x5601e0ed4380, 3, 3;
L_0x5601e0ee5c10 .cmp/eq 3, L_0x5601e0ee5ae0, L_0x7f2e612ad2e8;
L_0x5601e0ee5d80 .concat [ 6 26 0 0], L_0x5601e0ed4380, L_0x7f2e612ad330;
L_0x5601e0ee5f10 .cmp/eq 32, L_0x5601e0ee5d80, L_0x7f2e612ad378;
L_0x5601e0ee6080 .concat [ 6 26 0 0], L_0x5601e0ed4380, L_0x7f2e612ad3c0;
L_0x5601e0ee5e20 .cmp/eq 32, L_0x5601e0ee6080, L_0x7f2e612ad408;
L_0x5601e0ee62f0 .part v0x5601e0ed33e0_0, 20, 1;
L_0x5601e0ee6450 .concat [ 1 31 0 0], L_0x5601e0ee62f0, L_0x7f2e612ad450;
L_0x5601e0ee66a0 .cmp/eq 32, L_0x5601e0ee6450, L_0x7f2e612ad498;
L_0x5601e0ee6bb0 .concat [ 6 26 0 0], L_0x5601e0ed4380, L_0x7f2e612ad4e0;
L_0x5601e0ee6c50 .cmp/eq 32, L_0x5601e0ee6bb0, L_0x7f2e612ad528;
L_0x5601e0ee6e70 .part v0x5601e0ed33e0_0, 0, 6;
L_0x5601e0ee6f10 .cmp/eq 6, L_0x5601e0ee6e70, L_0x7f2e612ad570;
L_0x5601e0ee72a0 .concat [ 6 26 0 0], L_0x5601e0ed4380, L_0x7f2e612ad5b8;
L_0x5601e0ee7390 .cmp/eq 32, L_0x5601e0ee72a0, L_0x7f2e612ad600;
L_0x5601e0ee75d0 .concat [ 6 26 0 0], L_0x5601e0ed4380, L_0x7f2e612ad648;
L_0x5601e0ee76c0 .cmp/eq 32, L_0x5601e0ee75d0, L_0x7f2e612ad690;
L_0x5601e0ee7a90 .concat [ 6 26 0 0], L_0x5601e0ed4380, L_0x7f2e612ad6d8;
L_0x5601e0ee7b80 .cmp/eq 32, L_0x5601e0ee7a90, L_0x7f2e612ad720;
L_0x5601e0ee7de0 .part v0x5601e0ed33e0_0, 0, 6;
L_0x5601e0ee7e80 .cmp/eq 6, L_0x5601e0ee7de0, L_0x7f2e612ad768;
L_0x5601e0ee7cc0 .part v0x5601e0ed33e0_0, 0, 6;
L_0x5601e0ee80f0 .cmp/eq 6, L_0x5601e0ee7cc0, L_0x7f2e612ad7b0;
L_0x5601e0ee85c0 .part L_0x5601e0ed4520, 3, 2;
L_0x5601e0ee86b0 .cmp/eq 2, L_0x5601e0ee85c0, L_0x7f2e612ad7f8;
L_0x5601e0ee8940 .cmp/eq 6, L_0x5601e0ed4520, L_0x7f2e612ad840;
L_0x5601e0ee8ad0 .cmp/eq 6, L_0x5601e0ed4520, L_0x7f2e612ad888;
L_0x5601e0ee8f30 .cmp/eq 6, L_0x5601e0ed4520, L_0x7f2e612ad8d0;
L_0x5601e0ee9390 .cmp/eq 6, L_0x5601e0ed4520, L_0x7f2e612ad918;
L_0x5601e0ee96b0 .part v0x5601e0ed33e0_0, 21, 5;
L_0x5601e0ee97a0 .part v0x5601e0ed33e0_0, 16, 5;
L_0x5601e0ee9a10 .part v0x5601e0ed33e0_0, 11, 5;
L_0x5601e0ee9ab0 .part v0x5601e0ed33e0_0, 16, 5;
L_0x5601e0ee9ce0 .functor MUXZ 5, L_0x5601e0ee9ab0, L_0x5601e0ee9a10, L_0x5601e0eab8c0, C4<>;
L_0x5601e0ee9e70 .functor MUXZ 5, L_0x5601e0ee9ce0, L_0x7f2e612ad960, L_0x5601e0ee69f0, C4<>;
L_0x5601e0ee90e0 .arith/sum 32, v0x5601e0ecffb0_0, L_0x7f2e612ad9a8;
L_0x5601e0eea5c0 .functor MUXZ 32, v0x5601e0ec4c50_0, v0x5601e0ec5b00_0, L_0x5601e0ead7d0, C4<>;
L_0x5601e0eea900 .functor MUXZ 32, L_0x5601e0eea5c0, v0x5601e0ec7460_0, L_0x5601e0ee95f0, C4<>;
L_0x5601e0eeaa90 .functor MUXZ 32, L_0x5601e0eea900, v0x5601e0ec6c90_0, L_0x5601e0ee9020, C4<>;
L_0x5601e0eeade0 .functor MUXZ 32, L_0x5601e0eeaa90, L_0x5601e0ee90e0, L_0x5601e0eea420, C4<>;
L_0x5601e0eec920 .concat [ 1 31 0 0], v0x5601e0ed2900_0, L_0x7f2e612adac8;
L_0x5601e0eecc30 .cmp/eq 32, L_0x5601e0eec920, L_0x7f2e612adb10;
L_0x5601e0eed220 .cmp/eq 6, L_0x5601e0ed4380, L_0x7f2e612adb58;
L_0x5601e0eed4f0 .cmp/eq 6, L_0x5601e0ed4380, L_0x7f2e612adba0;
L_0x5601e0eed7f0 .reduce/nor v0x5601e0ed2900_0;
L_0x5601e0eeddf0 .cmp/eq 6, L_0x5601e0ed4380, L_0x7f2e612adbe8;
L_0x5601e0eedee0 .cmp/eq 6, L_0x5601e0ed4380, L_0x7f2e612adc30;
L_0x5601e0eee4f0 .part v0x5601e0ed33e0_0, 0, 16;
L_0x5601e0eee590 .concat [ 16 2 0 0], L_0x5601e0eee4f0, L_0x7f2e612adcc0;
L_0x5601e0eee8e0 .part L_0x5601e0eee590, 0, 16;
L_0x5601e0eee9d0 .concat [ 2 16 0 0], L_0x7f2e612add08, L_0x5601e0eee8e0;
L_0x5601e0eeed30 .part L_0x5601e0eee9d0, 17, 1;
L_0x5601e0eeee20 .functor MUXZ 14, L_0x7f2e612add98, L_0x7f2e612add50, L_0x5601e0eeed30, C4<>;
L_0x5601e0eef1e0 .concat [ 18 14 0 0], L_0x5601e0eee9d0, L_0x5601e0eeee20;
S_0x5601e0ec3910 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x5601e0ec35b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5601e0ec3cb0_0 .net *"_ivl_10", 15 0, L_0x5601e0eec080;  1 drivers
L_0x7f2e612ada80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5601e0ec3db0_0 .net/2u *"_ivl_14", 15 0, L_0x7f2e612ada80;  1 drivers
v0x5601e0ec3e90_0 .net *"_ivl_17", 15 0, L_0x5601e0eec250;  1 drivers
v0x5601e0ec3f50_0 .net *"_ivl_5", 0 0, L_0x5601e0eeb960;  1 drivers
v0x5601e0ec4030_0 .net *"_ivl_6", 15 0, L_0x5601e0eebc10;  1 drivers
v0x5601e0ec4160_0 .net *"_ivl_9", 15 0, L_0x5601e0eebfe0;  1 drivers
v0x5601e0ec4240_0 .net "addr_rt", 4 0, L_0x5601e0eec580;  1 drivers
v0x5601e0ec4320_0 .var "b_flag", 0 0;
v0x5601e0ec43e0_0 .net "funct", 5 0, L_0x5601e0eeb8c0;  1 drivers
v0x5601e0ec4550_0 .var "hi", 31 0;
v0x5601e0ec4630_0 .net "instructionword", 31 0, v0x5601e0ed33e0_0;  alias, 1 drivers
v0x5601e0ec4710_0 .var "lo", 31 0;
v0x5601e0ec47f0_0 .var "memaddroffset", 31 0;
v0x5601e0ec48d0_0 .var "multresult", 63 0;
v0x5601e0ec49b0_0 .net "op1", 31 0, L_0x5601e0eeb550;  alias, 1 drivers
v0x5601e0ec4a90_0 .net "op2", 31 0, L_0x5601e0eeb5c0;  alias, 1 drivers
v0x5601e0ec4b70_0 .net "opcode", 5 0, L_0x5601e0eeb820;  1 drivers
v0x5601e0ec4c50_0 .var "result", 31 0;
v0x5601e0ec4d30_0 .net "shamt", 4 0, L_0x5601e0eec480;  1 drivers
v0x5601e0ec4e10_0 .net/s "sign_op1", 31 0, L_0x5601e0eeb550;  alias, 1 drivers
v0x5601e0ec4ed0_0 .net/s "sign_op2", 31 0, L_0x5601e0eeb5c0;  alias, 1 drivers
v0x5601e0ec4f70_0 .net "simmediatedata", 31 0, L_0x5601e0eec160;  1 drivers
v0x5601e0ec5030_0 .net "simmediatedatas", 31 0, L_0x5601e0eec160;  alias, 1 drivers
v0x5601e0ec50f0_0 .net "uimmediatedata", 31 0, L_0x5601e0eec340;  1 drivers
v0x5601e0ec51b0_0 .net "unsign_op1", 31 0, L_0x5601e0eeb550;  alias, 1 drivers
v0x5601e0ec5270_0 .net "unsign_op2", 31 0, L_0x5601e0eeb5c0;  alias, 1 drivers
v0x5601e0ec5380_0 .var "unsigned_result", 31 0;
E_0x5601e0eb0480/0 .event anyedge, v0x5601e0ec4b70_0, v0x5601e0ec43e0_0, v0x5601e0ec4a90_0, v0x5601e0ec4d30_0;
E_0x5601e0eb0480/1 .event anyedge, v0x5601e0ec49b0_0, v0x5601e0ec48d0_0, v0x5601e0ec4240_0, v0x5601e0ec4f70_0;
E_0x5601e0eb0480/2 .event anyedge, v0x5601e0ec50f0_0, v0x5601e0ec5380_0;
E_0x5601e0eb0480 .event/or E_0x5601e0eb0480/0, E_0x5601e0eb0480/1, E_0x5601e0eb0480/2;
L_0x5601e0eeb820 .part v0x5601e0ed33e0_0, 26, 6;
L_0x5601e0eeb8c0 .part v0x5601e0ed33e0_0, 0, 6;
L_0x5601e0eeb960 .part v0x5601e0ed33e0_0, 15, 1;
LS_0x5601e0eebc10_0_0 .concat [ 1 1 1 1], L_0x5601e0eeb960, L_0x5601e0eeb960, L_0x5601e0eeb960, L_0x5601e0eeb960;
LS_0x5601e0eebc10_0_4 .concat [ 1 1 1 1], L_0x5601e0eeb960, L_0x5601e0eeb960, L_0x5601e0eeb960, L_0x5601e0eeb960;
LS_0x5601e0eebc10_0_8 .concat [ 1 1 1 1], L_0x5601e0eeb960, L_0x5601e0eeb960, L_0x5601e0eeb960, L_0x5601e0eeb960;
LS_0x5601e0eebc10_0_12 .concat [ 1 1 1 1], L_0x5601e0eeb960, L_0x5601e0eeb960, L_0x5601e0eeb960, L_0x5601e0eeb960;
L_0x5601e0eebc10 .concat [ 4 4 4 4], LS_0x5601e0eebc10_0_0, LS_0x5601e0eebc10_0_4, LS_0x5601e0eebc10_0_8, LS_0x5601e0eebc10_0_12;
L_0x5601e0eebfe0 .part v0x5601e0ed33e0_0, 0, 16;
L_0x5601e0eec080 .concat [ 16 0 0 0], L_0x5601e0eebfe0;
L_0x5601e0eec160 .concat [ 16 16 0 0], L_0x5601e0eec080, L_0x5601e0eebc10;
L_0x5601e0eec250 .part v0x5601e0ed33e0_0, 0, 16;
L_0x5601e0eec340 .concat [ 16 16 0 0], L_0x5601e0eec250, L_0x7f2e612ada80;
L_0x5601e0eec480 .part v0x5601e0ed33e0_0, 6, 5;
L_0x5601e0eec580 .part v0x5601e0ed33e0_0, 16, 5;
S_0x5601e0ec55b0 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x5601e0ec35b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x5601e0ec57d0_0 .net "address", 31 0, v0x5601e0ec47f0_0;  alias, 1 drivers
v0x5601e0ec58b0_0 .net "datafromMem", 31 0, v0x5601e0ed3050_0;  alias, 1 drivers
v0x5601e0ec5970_0 .net "instr_word", 31 0, v0x5601e0ed33e0_0;  alias, 1 drivers
v0x5601e0ec5a40_0 .net "opcode", 5 0, L_0x5601e0eec620;  1 drivers
v0x5601e0ec5b00_0 .var "out_transformed", 31 0;
v0x5601e0ec5c30_0 .net "whichbyte", 1 0, L_0x5601e0eec6c0;  1 drivers
E_0x5601e0ec5760 .event anyedge, v0x5601e0ec5a40_0, v0x5601e0ec58b0_0, v0x5601e0ec5c30_0, v0x5601e0ec4630_0;
L_0x5601e0eec620 .part v0x5601e0ed33e0_0, 26, 6;
L_0x5601e0eec6c0 .part v0x5601e0ec47f0_0, 0, 2;
S_0x5601e0ec5d90 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x5601e0ec35b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x5601e0ec6020_0 .net *"_ivl_1", 1 0, L_0x5601e0eee1d0;  1 drivers
L_0x7f2e612adc78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5601e0ec6120_0 .net *"_ivl_5", 0 0, L_0x7f2e612adc78;  1 drivers
v0x5601e0ec6200_0 .net "bytenum", 2 0, L_0x5601e0eee270;  1 drivers
v0x5601e0ec62f0_0 .net "dataword", 31 0, v0x5601e0ed3050_0;  alias, 1 drivers
v0x5601e0ec63e0_0 .net "eff_addr", 31 0, v0x5601e0ec47f0_0;  alias, 1 drivers
v0x5601e0ec6520_0 .net "opcode", 5 0, L_0x5601e0ed4380;  alias, 1 drivers
v0x5601e0ec6600_0 .net "regbyte", 7 0, L_0x5601e0eee3b0;  1 drivers
v0x5601e0ec66e0_0 .net "reghalfword", 15 0, L_0x5601e0eee450;  1 drivers
v0x5601e0ec67c0_0 .net "regword", 31 0, L_0x5601e0eeb420;  alias, 1 drivers
v0x5601e0ec68a0_0 .var "storedata", 31 0;
E_0x5601e0ec5fa0/0 .event anyedge, v0x5601e0ec6520_0, v0x5601e0ec67c0_0, v0x5601e0ec6200_0, v0x5601e0ec6600_0;
E_0x5601e0ec5fa0/1 .event anyedge, v0x5601e0ec58b0_0, v0x5601e0ec66e0_0;
E_0x5601e0ec5fa0 .event/or E_0x5601e0ec5fa0/0, E_0x5601e0ec5fa0/1;
L_0x5601e0eee1d0 .part v0x5601e0ec47f0_0, 0, 2;
L_0x5601e0eee270 .concat [ 2 1 0 0], L_0x5601e0eee1d0, L_0x7f2e612adc78;
L_0x5601e0eee3b0 .part L_0x5601e0eeb420, 0, 8;
L_0x5601e0eee450 .part L_0x5601e0eeb420, 0, 16;
S_0x5601e0ec6a20 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x5601e0ec35b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5601e0ec6bb0_0 .net "clk", 0 0, v0x5601e0ed2d80_0;  alias, 1 drivers
v0x5601e0ec6c90_0 .var "data", 31 0;
v0x5601e0ec6d70_0 .net "data_in", 31 0, v0x5601e0ec4550_0;  alias, 1 drivers
v0x5601e0ec6e40_0 .net "data_out", 31 0, v0x5601e0ec6c90_0;  alias, 1 drivers
v0x5601e0ec6f00_0 .net "enable", 0 0, L_0x5601e0eecd70;  alias, 1 drivers
v0x5601e0ec7010_0 .net "reset", 0 0, v0x5601e0ed3520_0;  alias, 1 drivers
S_0x5601e0ec7170 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x5601e0ec35b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5601e0ec73a0_0 .net "clk", 0 0, v0x5601e0ed2d80_0;  alias, 1 drivers
v0x5601e0ec7460_0 .var "data", 31 0;
v0x5601e0ec7520_0 .net "data_in", 31 0, v0x5601e0ec4710_0;  alias, 1 drivers
v0x5601e0ec7620_0 .net "data_out", 31 0, v0x5601e0ec7460_0;  alias, 1 drivers
v0x5601e0ec76e0_0 .net "enable", 0 0, L_0x5601e0eecd70;  alias, 1 drivers
v0x5601e0ec77d0_0 .net "reset", 0 0, v0x5601e0ed3520_0;  alias, 1 drivers
S_0x5601e0ec7930 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x5601e0ec35b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x5601e0eea550 .functor BUFZ 32, L_0x5601e0eeafc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5601e0eeb420 .functor BUFZ 32, L_0x5601e0eeb240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5601e0ec8700_2 .array/port v0x5601e0ec8700, 2;
L_0x5601e0eeb4e0 .functor BUFZ 32, v0x5601e0ec8700_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5601e0ec7b10_0 .net *"_ivl_0", 31 0, L_0x5601e0eeafc0;  1 drivers
v0x5601e0ec7c10_0 .net *"_ivl_10", 6 0, L_0x5601e0eeb2e0;  1 drivers
L_0x7f2e612ada38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5601e0ec7cf0_0 .net *"_ivl_13", 1 0, L_0x7f2e612ada38;  1 drivers
v0x5601e0ec7db0_0 .net *"_ivl_2", 6 0, L_0x5601e0eeb060;  1 drivers
L_0x7f2e612ad9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5601e0ec7e90_0 .net *"_ivl_5", 1 0, L_0x7f2e612ad9f0;  1 drivers
v0x5601e0ec7fc0_0 .net *"_ivl_8", 31 0, L_0x5601e0eeb240;  1 drivers
v0x5601e0ec80a0_0 .net "r_clk", 0 0, v0x5601e0ed2d80_0;  alias, 1 drivers
v0x5601e0ec8190_0 .net "r_clk_enable", 0 0, v0x5601e0ed2e20_0;  alias, 1 drivers
v0x5601e0ec8250_0 .net "read_data1", 31 0, L_0x5601e0eea550;  alias, 1 drivers
v0x5601e0ec83c0_0 .net "read_data2", 31 0, L_0x5601e0eeb420;  alias, 1 drivers
v0x5601e0ec8480_0 .net "read_reg1", 4 0, L_0x5601e0ee96b0;  alias, 1 drivers
v0x5601e0ec8540_0 .net "read_reg2", 4 0, L_0x5601e0ee97a0;  alias, 1 drivers
v0x5601e0ec8620_0 .net "register_v0", 31 0, L_0x5601e0eeb4e0;  alias, 1 drivers
v0x5601e0ec8700 .array "registers", 0 31, 31 0;
v0x5601e0ec8cd0_0 .net "reset", 0 0, v0x5601e0ed3520_0;  alias, 1 drivers
v0x5601e0ec8d70_0 .net "write_control", 0 0, L_0x5601e0eea2c0;  alias, 1 drivers
v0x5601e0ec8e30_0 .net "write_data", 31 0, L_0x5601e0eeade0;  alias, 1 drivers
v0x5601e0ec9020_0 .net "write_reg", 4 0, L_0x5601e0ee9e70;  alias, 1 drivers
L_0x5601e0eeafc0 .array/port v0x5601e0ec8700, L_0x5601e0eeb060;
L_0x5601e0eeb060 .concat [ 5 2 0 0], L_0x5601e0ee96b0, L_0x7f2e612ad9f0;
L_0x5601e0eeb240 .array/port v0x5601e0ec8700, L_0x5601e0eeb2e0;
L_0x5601e0eeb2e0 .concat [ 5 2 0 0], L_0x5601e0ee97a0, L_0x7f2e612ada38;
S_0x5601e0e9c0f0 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x5601e0e9a540 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x7f2e612f96d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5601e0ed3650_0 .net "in", 31 0, o0x7f2e612f96d8;  0 drivers
v0x5601e0ed3750_0 .var "out", 31 0;
S_0x5601e0e86a20 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f2e612f9798 .functor BUFZ 1, C4<z>; HiZ drive
v0x5601e0ed3890_0 .net "clk", 0 0, o0x7f2e612f9798;  0 drivers
o0x7f2e612f97c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5601e0ed3950_0 .net "data_address", 31 0, o0x7f2e612f97c8;  0 drivers
o0x7f2e612f97f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5601e0ed3a30_0 .net "data_read", 0 0, o0x7f2e612f97f8;  0 drivers
v0x5601e0ed3ad0_0 .var "data_readdata", 31 0;
o0x7f2e612f9858 .functor BUFZ 1, C4<z>; HiZ drive
v0x5601e0ed3bb0_0 .net "data_write", 0 0, o0x7f2e612f9858;  0 drivers
o0x7f2e612f9888 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5601e0ed3c70_0 .net "data_writedata", 31 0, o0x7f2e612f9888;  0 drivers
S_0x5601e0ea5a60 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x7f2e612f99d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5601e0ed3e90_0 .net "clk", 0 0, o0x7f2e612f99d8;  0 drivers
v0x5601e0ed3f70_0 .var "curr_addr", 31 0;
o0x7f2e612f9a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5601e0ed4050_0 .net "enable", 0 0, o0x7f2e612f9a38;  0 drivers
o0x7f2e612f9a68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5601e0ed40f0_0 .net "next_addr", 31 0, o0x7f2e612f9a68;  0 drivers
o0x7f2e612f9a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5601e0ed41d0_0 .net "reset", 0 0, o0x7f2e612f9a98;  0 drivers
E_0x5601e0db22d0 .event posedge, v0x5601e0ed3e90_0;
    .scope S_0x5601e0ec7930;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5601e0ec8700, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x5601e0ec7930;
T_1 ;
    %wait E_0x5601e0dd57d0;
    %load/vec4 v0x5601e0ec8cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5601e0ec8190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5601e0ec8d70_0;
    %load/vec4 v0x5601e0ec9020_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5601e0ec8e30_0;
    %load/vec4 v0x5601e0ec9020_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5601e0ec8700, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5601e0ec3910;
T_2 ;
    %wait E_0x5601e0eb0480;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601e0ec4320_0, 0, 1;
    %load/vec4 v0x5601e0ec4b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x5601e0ec43e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x5601e0ec4ed0_0;
    %ix/getv 4, v0x5601e0ec4d30_0;
    %shiftl 4;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x5601e0ec4ed0_0;
    %ix/getv 4, v0x5601e0ec4d30_0;
    %shiftr 4;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x5601e0ec4ed0_0;
    %ix/getv 4, v0x5601e0ec4d30_0;
    %shiftr/s 4;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x5601e0ec4ed0_0;
    %load/vec4 v0x5601e0ec51b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x5601e0ec4ed0_0;
    %load/vec4 v0x5601e0ec51b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x5601e0ec4ed0_0;
    %load/vec4 v0x5601e0ec51b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %pad/s 64;
    %load/vec4 v0x5601e0ec4ed0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5601e0ec48d0_0, 0, 64;
    %load/vec4 v0x5601e0ec48d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5601e0ec4550_0, 0, 32;
    %load/vec4 v0x5601e0ec48d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5601e0ec4710_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x5601e0ec51b0_0;
    %pad/u 64;
    %load/vec4 v0x5601e0ec5270_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5601e0ec48d0_0, 0, 64;
    %load/vec4 v0x5601e0ec48d0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5601e0ec4550_0, 0, 32;
    %load/vec4 v0x5601e0ec48d0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5601e0ec4710_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %load/vec4 v0x5601e0ec4ed0_0;
    %mod/s;
    %store/vec4 v0x5601e0ec4550_0, 0, 32;
    %load/vec4 v0x5601e0ec4e10_0;
    %load/vec4 v0x5601e0ec4ed0_0;
    %div/s;
    %store/vec4 v0x5601e0ec4710_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x5601e0ec51b0_0;
    %load/vec4 v0x5601e0ec5270_0;
    %mod;
    %store/vec4 v0x5601e0ec4550_0, 0, 32;
    %load/vec4 v0x5601e0ec51b0_0;
    %load/vec4 v0x5601e0ec5270_0;
    %div;
    %store/vec4 v0x5601e0ec4710_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x5601e0ec49b0_0;
    %store/vec4 v0x5601e0ec4550_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x5601e0ec49b0_0;
    %store/vec4 v0x5601e0ec4710_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %load/vec4 v0x5601e0ec4ed0_0;
    %add;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x5601e0ec51b0_0;
    %load/vec4 v0x5601e0ec5270_0;
    %add;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x5601e0ec51b0_0;
    %load/vec4 v0x5601e0ec5270_0;
    %sub;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x5601e0ec51b0_0;
    %load/vec4 v0x5601e0ec5270_0;
    %and;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x5601e0ec51b0_0;
    %load/vec4 v0x5601e0ec5270_0;
    %or;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x5601e0ec51b0_0;
    %load/vec4 v0x5601e0ec5270_0;
    %xor;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x5601e0ec51b0_0;
    %load/vec4 v0x5601e0ec5270_0;
    %or;
    %inv;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %load/vec4 v0x5601e0ec4ed0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x5601e0ec51b0_0;
    %load/vec4 v0x5601e0ec5270_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x5601e0ec4240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601e0ec4320_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601e0ec4320_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601e0ec4320_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601e0ec4320_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601e0ec4320_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601e0ec4320_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601e0ec4320_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601e0ec4320_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %load/vec4 v0x5601e0ec4ed0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601e0ec4320_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601e0ec4320_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %load/vec4 v0x5601e0ec4a90_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601e0ec4320_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601e0ec4320_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601e0ec4320_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601e0ec4320_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601e0ec4320_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601e0ec4320_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %load/vec4 v0x5601e0ec4f70_0;
    %add;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x5601e0ec51b0_0;
    %load/vec4 v0x5601e0ec4f70_0;
    %add;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %load/vec4 v0x5601e0ec4f70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x5601e0ec51b0_0;
    %load/vec4 v0x5601e0ec5030_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x5601e0ec51b0_0;
    %load/vec4 v0x5601e0ec50f0_0;
    %and;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x5601e0ec51b0_0;
    %load/vec4 v0x5601e0ec50f0_0;
    %or;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x5601e0ec51b0_0;
    %load/vec4 v0x5601e0ec50f0_0;
    %xor;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x5601e0ec50f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5601e0ec5380_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %load/vec4 v0x5601e0ec4f70_0;
    %add;
    %store/vec4 v0x5601e0ec47f0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %load/vec4 v0x5601e0ec4f70_0;
    %add;
    %store/vec4 v0x5601e0ec47f0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %load/vec4 v0x5601e0ec4f70_0;
    %add;
    %store/vec4 v0x5601e0ec47f0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %load/vec4 v0x5601e0ec4f70_0;
    %add;
    %store/vec4 v0x5601e0ec47f0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %load/vec4 v0x5601e0ec4f70_0;
    %add;
    %store/vec4 v0x5601e0ec47f0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %load/vec4 v0x5601e0ec4f70_0;
    %add;
    %store/vec4 v0x5601e0ec47f0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %load/vec4 v0x5601e0ec4f70_0;
    %add;
    %store/vec4 v0x5601e0ec47f0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x5601e0ec4e10_0;
    %load/vec4 v0x5601e0ec4f70_0;
    %add;
    %store/vec4 v0x5601e0ec47f0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5601e0ec5380_0;
    %store/vec4 v0x5601e0ec4c50_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5601e0ec55b0;
T_3 ;
    %wait E_0x5601e0ec5760;
    %load/vec4 v0x5601e0ec5a40_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ec5b00_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x5601e0ec5c30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ec5b00_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ec5b00_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ec5b00_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ec5b00_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x5601e0ec5c30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ec5b00_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ec5b00_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ec5b00_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ec5b00_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x5601e0ec5c30_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ec5b00_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ec5b00_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x5601e0ec5c30_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ec5b00_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5601e0ec58b0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ec5b00_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x5601e0ec5970_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x5601e0ec5b00_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5601e0ec7170;
T_4 ;
    %wait E_0x5601e0dd57d0;
    %load/vec4 v0x5601e0ec77d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5601e0ec7460_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5601e0ec76e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5601e0ec7520_0;
    %assign/vec4 v0x5601e0ec7460_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5601e0ec6a20;
T_5 ;
    %wait E_0x5601e0dd57d0;
    %load/vec4 v0x5601e0ec7010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5601e0ec6c90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5601e0ec6f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5601e0ec6d70_0;
    %assign/vec4 v0x5601e0ec6c90_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5601e0ec5d90;
T_6 ;
    %wait E_0x5601e0ec5fa0;
    %load/vec4 v0x5601e0ec6520_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x5601e0ec67c0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5601e0ec68a0_0, 4, 8;
    %load/vec4 v0x5601e0ec67c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5601e0ec68a0_0, 4, 8;
    %load/vec4 v0x5601e0ec67c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5601e0ec68a0_0, 4, 8;
    %load/vec4 v0x5601e0ec67c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5601e0ec68a0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5601e0ec6520_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x5601e0ec6200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x5601e0ec6600_0;
    %load/vec4 v0x5601e0ec62f0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ec68a0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x5601e0ec62f0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5601e0ec6600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5601e0ec62f0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x5601e0ec68a0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x5601e0ec62f0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5601e0ec6600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5601e0ec62f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ec68a0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x5601e0ec62f0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x5601e0ec6600_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ec68a0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5601e0ec6520_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x5601e0ec6200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x5601e0ec66e0_0;
    %load/vec4 v0x5601e0ec62f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ec68a0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x5601e0ec62f0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5601e0ec66e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ec68a0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5601e0ec35b0;
T_7 ;
    %wait E_0x5601e0eb0560;
    %load/vec4 v0x5601e0ed1460_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5601e0ed1520_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5601e0ed0cc0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5601e0ed0070_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5601e0ecfbd0_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5601e0ec35b0;
T_8 ;
Ewait_0 .event/or E_0x5601e0eb07d0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5601e0ecf6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5601e0ecffb0_0;
    %load/vec4 v0x5601e0ecf830_0;
    %add;
    %store/vec4 v0x5601e0ed19a0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5601e0ed0e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5601e0ecffb0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5601e0ed0d80_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5601e0ed19a0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5601e0ed0f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5601e0ed1c00_0;
    %store/vec4 v0x5601e0ed19a0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5601e0ecffb0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5601e0ed19a0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5601e0ec35b0;
T_9 ;
    %wait E_0x5601e0dd57d0;
    %load/vec4 v0x5601e0ecf9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5601e0ed2430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5601e0ecfaf0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x5601e0ecffb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5601e0ecfa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5601e0ed2900_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5601e0ecfa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x5601e0ed2900_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5601e0ed2900_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x5601e0ed2900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5601e0ed2900_0, 0;
    %load/vec4 v0x5601e0ecffb0_0;
    %assign/vec4 v0x5601e0ecfaf0_0, 0;
    %load/vec4 v0x5601e0ed19a0_0;
    %assign/vec4 v0x5601e0ecffb0_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x5601e0ecffb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5601e0ecfa50_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5601e0ea5e90;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601e0ed2d80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5601e0ed2d80_0;
    %inv;
    %store/vec4 v0x5601e0ed2d80_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x5601e0ea5e90;
T_11 ;
    %fork t_1, S_0x5601e0ea5650;
    %jmp t_0;
    .scope S_0x5601e0ea5650;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601e0ed3520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5601e0ed2e20_0, 0, 1;
    %wait E_0x5601e0dd57d0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601e0ed3520_0, 0, 1;
    %wait E_0x5601e0dd57d0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5601e0eab800_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5601e0ed3050_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5601e0eadab0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5601e0ec3230_0, 0, 5;
    %load/vec4 v0x5601e0eab800_0;
    %store/vec4 v0x5601e0ec3310_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5601e0eab9e0_0, 0, 16;
    %load/vec4 v0x5601e0eadab0_0;
    %load/vec4 v0x5601e0ec3230_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5601e0ec3310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5601e0eab9e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ead8f0_0, 0, 32;
    %load/vec4 v0x5601e0ead8f0_0;
    %store/vec4 v0x5601e0ed33e0_0, 0, 32;
    %load/vec4 v0x5601e0ed3050_0;
    %load/vec4 v0x5601e0eab800_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x5601e0ed3050_0, 0, 32;
    %wait E_0x5601e0dd57d0;
    %wait E_0x5601e0dd57d0;
    %delay 2, 0;
    %load/vec4 v0x5601e0ed30f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.3 ;
    %load/vec4 v0x5601e0ed2f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 90 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.5 ;
    %load/vec4 v0x5601e0eab800_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5601e0eab800_0, 0, 5;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5601e0eab800_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_11.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.7, 5;
    %jmp/1 T_11.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5601e0eadab0_0, 0, 6;
    %load/vec4 v0x5601e0eab800_0;
    %store/vec4 v0x5601e0ec3230_0, 0, 5;
    %load/vec4 v0x5601e0eab800_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5601e0ec3310_0, 0, 5;
    %load/vec4 v0x5601e0eab800_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x5601e0eab9e0_0, 0, 16;
    %load/vec4 v0x5601e0eadab0_0;
    %load/vec4 v0x5601e0ec3230_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5601e0ec3310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5601e0eab9e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ead8f0_0, 0, 32;
    %load/vec4 v0x5601e0ead8f0_0;
    %store/vec4 v0x5601e0ed33e0_0, 0, 32;
    %wait E_0x5601e0dd57d0;
    %wait E_0x5601e0dd57d0;
    %delay 2, 0;
    %load/vec4 v0x5601e0eab800_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5601e0eab800_0, 0, 5;
    %jmp T_11.6;
T_11.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5601e0eab800_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5601e0ec33f0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_11.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.9, 5;
    %jmp/1 T_11.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5601e0eadab0_0, 0, 6;
    %load/vec4 v0x5601e0eab800_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5601e0ec3230_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5601e0ec3310_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5601e0eab9e0_0, 0, 16;
    %load/vec4 v0x5601e0eadab0_0;
    %load/vec4 v0x5601e0ec3230_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5601e0ec3310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5601e0eab9e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0ead8f0_0, 0, 32;
    %load/vec4 v0x5601e0ead8f0_0;
    %store/vec4 v0x5601e0ed33e0_0, 0, 32;
    %wait E_0x5601e0dd57d0;
    %delay 2, 0;
    %load/vec4 v0x5601e0eab800_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x5601e0ec34d0_0, 0, 16;
    %load/vec4 v0x5601e0ec34d0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %load/vec4 v0x5601e0ec34d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5601e0eaa3c0_0, 0, 32;
    %vpi_call/w 3 129 "$display", "%b", v0x5601e0eaa3c0_0 {0 0 0};
    %load/vec4 v0x5601e0ec33f0_0;
    %load/vec4 v0x5601e0eab800_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x5601e0ec33f0_0, 0, 32;
    %load/vec4 v0x5601e0ec33f0_0;
    %load/vec4 v0x5601e0eaa3c0_0;
    %add;
    %store/vec4 v0x5601e0eaa6f0_0, 0, 32;
    %load/vec4 v0x5601e0ed3480_0;
    %load/vec4 v0x5601e0eaa6f0_0;
    %cmp/e;
    %jmp/0xz  T_11.12, 4;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 3 133 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x5601e0eaa6f0_0, v0x5601e0ed3480_0 {0 0 0};
T_11.13 ;
    %load/vec4 v0x5601e0eab800_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5601e0eab800_0, 0, 5;
    %jmp T_11.8;
T_11.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5601e0ea5e90;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x5601e0ea5a60;
T_12 ;
    %wait E_0x5601e0db22d0;
    %load/vec4 v0x5601e0ed41d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5601e0ed3f70_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5601e0ed4050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5601e0ed40f0_0;
    %assign/vec4 v0x5601e0ed3f70_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
