/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_raaga_dsp_fw_inth.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 6/14/12 1:46p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jun 13 16:39:04 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7429/rdb/b0/bchp_raaga_dsp_fw_inth.h $
 * 
 * Hydra_Software_Devel/1   6/14/12 1:46p pntruong
 * SW7429-185: Initial version.
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_FW_INTH_H__
#define BCHP_RAAGA_DSP_FW_INTH_H__

/***************************************************************************
 *RAAGA_DSP_FW_INTH - Raaga DSP FW Interrupts to External Hosts Registers
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS       0x00822400 /* Host Interrupt Status Register */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET          0x00822404 /* Host Interrupt Set Register */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR        0x00822408 /* Host Interrupt Clear Register */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS  0x0082240c /* Host Interrupt Mask Status Register */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET     0x00822410 /* Host Interrupt Mask Set Register */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR   0x00822414 /* Host Interrupt Mask Clear Register */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS        0x00822418 /* PCI Interrupt Status Register */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET           0x0082241c /* PCI Interrupt Set Register */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR         0x00822420 /* PCI Interrupt Clear Register */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS   0x00822424 /* PCI Interrupt Mask Status Register */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET      0x00822428 /* PCI Interrupt Mask Set Register */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR    0x0082242c /* PCI Interrupt Mask Clear Register */

/***************************************************************************
 *HOST_STATUS - Host Interrupt Status Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: reserved0 [31:03] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_reserved0_MASK          0xfffffff8
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_reserved0_SHIFT         3

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: HOST_MSG [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_HOST_MSG_MASK           0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_HOST_MSG_SHIFT          2
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_HOST_MSG_DEFAULT        0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: ASYNC_MSG [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_ASYNC_MSG_MASK          0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_ASYNC_MSG_SHIFT         1
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_ASYNC_MSG_DEFAULT       0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_STATUS :: SYNC_MSG [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_SYNC_MSG_MASK           0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_SYNC_MSG_SHIFT          0
#define BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS_SYNC_MSG_DEFAULT        0x00000000

/***************************************************************************
 *HOST_SET - Host Interrupt Set Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: HOST_SET :: reserved0 [31:03] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_reserved0_MASK             0xfffffff8
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_reserved0_SHIFT            3

/* RAAGA_DSP_FW_INTH :: HOST_SET :: HOST_MSG [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_HOST_MSG_MASK              0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_HOST_MSG_SHIFT             2
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_HOST_MSG_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: ASYNC_MSG [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_ASYNC_MSG_MASK             0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_ASYNC_MSG_SHIFT            1
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_ASYNC_MSG_DEFAULT          0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_SET :: SYNC_MSG [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_SYNC_MSG_MASK              0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_SYNC_MSG_SHIFT             0
#define BCHP_RAAGA_DSP_FW_INTH_HOST_SET_SYNC_MSG_DEFAULT           0x00000000

/***************************************************************************
 *HOST_CLEAR - Host Interrupt Clear Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: reserved0 [31:03] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_reserved0_MASK           0xfffffff8
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_reserved0_SHIFT          3

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: HOST_MSG [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_HOST_MSG_MASK            0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_HOST_MSG_SHIFT           2
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_HOST_MSG_DEFAULT         0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: ASYNC_MSG [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_ASYNC_MSG_MASK           0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_ASYNC_MSG_SHIFT          1
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_ASYNC_MSG_DEFAULT        0x00000000

/* RAAGA_DSP_FW_INTH :: HOST_CLEAR :: SYNC_MSG [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_SYNC_MSG_MASK            0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_SYNC_MSG_SHIFT           0
#define BCHP_RAAGA_DSP_FW_INTH_HOST_CLEAR_SYNC_MSG_DEFAULT         0x00000000

/***************************************************************************
 *HOST_MASK_STATUS - Host Interrupt Mask Status Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: reserved0 [31:03] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_reserved0_MASK     0xfffffff8
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_reserved0_SHIFT    3

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: HOST_MSG [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_HOST_MSG_MASK      0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_HOST_MSG_SHIFT     2
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_HOST_MSG_DEFAULT   0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: ASYNC_MSG [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_ASYNC_MSG_MASK     0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_ASYNC_MSG_SHIFT    1
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_ASYNC_MSG_DEFAULT  0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_STATUS :: SYNC_MSG [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_SYNC_MSG_MASK      0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_SYNC_MSG_SHIFT     0
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS_SYNC_MSG_DEFAULT   0x00000001

/***************************************************************************
 *HOST_MASK_SET - Host Interrupt Mask Set Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: reserved0 [31:03] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_reserved0_MASK        0xfffffff8
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_reserved0_SHIFT       3

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: HOST_MSG [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_HOST_MSG_MASK         0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_HOST_MSG_SHIFT        2
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_HOST_MSG_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: ASYNC_MSG [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_ASYNC_MSG_MASK        0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_ASYNC_MSG_SHIFT       1
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_ASYNC_MSG_DEFAULT     0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_SET :: SYNC_MSG [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_SYNC_MSG_MASK         0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_SYNC_MSG_SHIFT        0
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_SET_SYNC_MSG_DEFAULT      0x00000001

/***************************************************************************
 *HOST_MASK_CLEAR - Host Interrupt Mask Clear Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: reserved0 [31:03] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_reserved0_MASK      0xfffffff8
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_reserved0_SHIFT     3

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: HOST_MSG [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_HOST_MSG_MASK       0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_HOST_MSG_SHIFT      2
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_HOST_MSG_DEFAULT    0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: ASYNC_MSG [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_ASYNC_MSG_MASK      0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_ASYNC_MSG_SHIFT     1
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_ASYNC_MSG_DEFAULT   0x00000001

/* RAAGA_DSP_FW_INTH :: HOST_MASK_CLEAR :: SYNC_MSG [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_SYNC_MSG_MASK       0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_SYNC_MSG_SHIFT      0
#define BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_CLEAR_SYNC_MSG_DEFAULT    0x00000001

/***************************************************************************
 *PCI_STATUS - PCI Interrupt Status Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: reserved0 [31:03] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_reserved0_MASK           0xfffffff8
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_reserved0_SHIFT          3

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: HOST_MSG [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_HOST_MSG_MASK            0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_HOST_MSG_SHIFT           2
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_HOST_MSG_DEFAULT         0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: ASYNC_MSG [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_ASYNC_MSG_MASK           0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_ASYNC_MSG_SHIFT          1
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_ASYNC_MSG_DEFAULT        0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_STATUS :: SYNC_MSG [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_SYNC_MSG_MASK            0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_SYNC_MSG_SHIFT           0
#define BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS_SYNC_MSG_DEFAULT         0x00000000

/***************************************************************************
 *PCI_SET - PCI Interrupt Set Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: PCI_SET :: reserved0 [31:03] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_reserved0_MASK              0xfffffff8
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_reserved0_SHIFT             3

/* RAAGA_DSP_FW_INTH :: PCI_SET :: HOST_MSG [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_HOST_MSG_MASK               0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_HOST_MSG_SHIFT              2
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_HOST_MSG_DEFAULT            0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: ASYNC_MSG [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_ASYNC_MSG_MASK              0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_ASYNC_MSG_SHIFT             1
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_ASYNC_MSG_DEFAULT           0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_SET :: SYNC_MSG [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_SYNC_MSG_MASK               0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_SYNC_MSG_SHIFT              0
#define BCHP_RAAGA_DSP_FW_INTH_PCI_SET_SYNC_MSG_DEFAULT            0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI Interrupt Clear Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: reserved0 [31:03] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_reserved0_MASK            0xfffffff8
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_reserved0_SHIFT           3

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: HOST_MSG [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_HOST_MSG_MASK             0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_HOST_MSG_SHIFT            2
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_HOST_MSG_DEFAULT          0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: ASYNC_MSG [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_ASYNC_MSG_MASK            0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_ASYNC_MSG_SHIFT           1
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_ASYNC_MSG_DEFAULT         0x00000000

/* RAAGA_DSP_FW_INTH :: PCI_CLEAR :: SYNC_MSG [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_SYNC_MSG_MASK             0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_SYNC_MSG_SHIFT            0
#define BCHP_RAAGA_DSP_FW_INTH_PCI_CLEAR_SYNC_MSG_DEFAULT          0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI Interrupt Mask Status Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: reserved0 [31:03] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_reserved0_MASK      0xfffffff8
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_reserved0_SHIFT     3

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: HOST_MSG [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_HOST_MSG_MASK       0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_HOST_MSG_SHIFT      2
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_HOST_MSG_DEFAULT    0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: ASYNC_MSG [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_ASYNC_MSG_MASK      0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_ASYNC_MSG_SHIFT     1
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_ASYNC_MSG_DEFAULT   0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_STATUS :: SYNC_MSG [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_SYNC_MSG_MASK       0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_SYNC_MSG_SHIFT      0
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS_SYNC_MSG_DEFAULT    0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI Interrupt Mask Set Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: reserved0 [31:03] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_reserved0_MASK         0xfffffff8
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_reserved0_SHIFT        3

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: HOST_MSG [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_HOST_MSG_MASK          0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_HOST_MSG_SHIFT         2
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_HOST_MSG_DEFAULT       0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: ASYNC_MSG [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_ASYNC_MSG_MASK         0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_ASYNC_MSG_SHIFT        1
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_ASYNC_MSG_DEFAULT      0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_SET :: SYNC_MSG [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_SYNC_MSG_MASK          0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_SYNC_MSG_SHIFT         0
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_SET_SYNC_MSG_DEFAULT       0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI Interrupt Mask Clear Register
 ***************************************************************************/
/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: reserved0 [31:03] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_reserved0_MASK       0xfffffff8
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_reserved0_SHIFT      3

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: HOST_MSG [02:02] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_HOST_MSG_MASK        0x00000004
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_HOST_MSG_SHIFT       2
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_HOST_MSG_DEFAULT     0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: ASYNC_MSG [01:01] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_ASYNC_MSG_MASK       0x00000002
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_ASYNC_MSG_SHIFT      1
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_ASYNC_MSG_DEFAULT    0x00000001

/* RAAGA_DSP_FW_INTH :: PCI_MASK_CLEAR :: SYNC_MSG [00:00] */
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_SYNC_MSG_MASK        0x00000001
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_SYNC_MSG_SHIFT       0
#define BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_CLEAR_SYNC_MSG_DEFAULT     0x00000001

#endif /* #ifndef BCHP_RAAGA_DSP_FW_INTH_H__ */

/* End of File */
