Yosi Ben-Asher , Nadav Rotem , Eddie Shochat, Finding the best compromise in compiling compound loops to Verilog, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.9, p.474-486, September, 2010
Jason Cong , Wei Jiang , Bin Liu , Yi Zou, Automatic memory partitioning and scheduling for throughput and power optimization, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California
Zheming Jin , Jason D. Bakos, Memory Interface Design for 3D Stencil Kernels on a Massively Parallel Memory System, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.8 n.4, p.1-24, October 2015
Jason Cong , Wei Jiang , Bin Liu , Yi Zou, Automatic memory partitioning and scheduling for throughput and power optimization, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.16 n.2, p.1-25, March 2011
Christian Pilato , Paolo Mantovani , Giuseppe Di Guglielmo , Luca P. Carloni, System-level memory optimization for high-level synthesis of component-based SoCs, Proceedings of the 2014 International Conference on Hardware/Software Codesign and System Synthesis, p.1-10, October 12-17, 2014, New Delhi, India
Jingtong Hu , Yi He , Qingfeng Zhuge , Edwin H. -M. Sha , Chun Jason Xue , Yingchao Zhao, Minimizing accumulative memory load cost on multi-core DSPs with multi-level memory, Journal of Systems Architecture: the EUROMICRO Journal, v.59 n.7, p.389-399, August, 2013
