INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/selecterFor5bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selecterFor5bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/selecterFor32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selecterFor32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/PCSelecter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSelecter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/decodeInstruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decodeInstruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/aignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
