{
  "name": "core_arch::x86::avx512f::_mm512_shuffle_f32x4",
  "safe": false,
  "callees": {
    "core_arch::x86::__m512::as_f32x16": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f32x16": "Constructor"
      }
    },
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512": [
      "Plain"
    ],
    "core_arch::simd::f32x16": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512f::_mm512_shuffle_f32x4"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:24570:1: 24599:2",
  "src": "pub fn _mm512_shuffle_f32x4<const MASK: i32>(a: __m512, b: __m512) -> __m512 {\n    unsafe {\n        static_assert_uimm_bits!(MASK, 8);\n        let a = a.as_f32x16();\n        let b = b.as_f32x16();\n        let r: f32x16 = simd_shuffle!(\n            a,\n            b,\n            [\n                (MASK as u32 & 0b11) * 4 + 0,\n                (MASK as u32 & 0b11) * 4 + 1,\n                (MASK as u32 & 0b11) * 4 + 2,\n                (MASK as u32 & 0b11) * 4 + 3,\n                ((MASK as u32 >> 2) & 0b11) * 4 + 0,\n                ((MASK as u32 >> 2) & 0b11) * 4 + 1,\n                ((MASK as u32 >> 2) & 0b11) * 4 + 2,\n                ((MASK as u32 >> 2) & 0b11) * 4 + 3,\n                ((MASK as u32 >> 4) & 0b11) * 4 + 0 + 16,\n                ((MASK as u32 >> 4) & 0b11) * 4 + 1 + 16,\n                ((MASK as u32 >> 4) & 0b11) * 4 + 2 + 16,\n                ((MASK as u32 >> 4) & 0b11) * 4 + 3 + 16,\n                ((MASK as u32 >> 6) & 0b11) * 4 + 0 + 16,\n                ((MASK as u32 >> 6) & 0b11) * 4 + 1 + 16,\n                ((MASK as u32 >> 6) & 0b11) * 4 + 2 + 16,\n                ((MASK as u32 >> 6) & 0b11) * 4 + 3 + 16,\n            ],\n        );\n        transmute(r)\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_shuffle_f32x4(_1: core_arch::x86::__m512, _2: core_arch::x86::__m512) -> core_arch::x86::__m512 {\n    let mut _0: core_arch::x86::__m512;\n    let  _3: core_arch::simd::f32x16;\n    let  _4: core_arch::simd::f32x16;\n    let  _5: core_arch::simd::f32x16;\n    debug a => _1;\n    debug b => _2;\n    debug a => _3;\n    debug b => _4;\n    debug r => _5;\n    bb0: {\n        _3 = core_arch::x86::__m512::as_f32x16(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _4 = core_arch::x86::__m512::as_f32x16(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _5 = intrinsics::simd::simd_shuffle::<core_arch::simd::f32x16, core_arch::macros::SimdShuffleIdx<16>, core_arch::simd::f32x16>(_3, _4, core_arch::x86::avx512f::_mm512_shuffle_f32x4::<MASK>::{constant#1}) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _0 = _5 as core_arch::x86::__m512;\n        return;\n    }\n}\n",
  "doc": " Shuffle 128-bits (composed of 4 single-precision (32-bit) floating-point elements) selected by imm8 from a and b, and store the results in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_shuffle_f32x4&expand=5165)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}