[04/01 17:50:08      0s] 
[04/01 17:50:08      0s] Cadence Innovus(TM) Implementation System.
[04/01 17:50:08      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/01 17:50:08      0s] 
[04/01 17:50:08      0s] Version:	v20.14-s095_1, built Mon Apr 19 14:41:42 PDT 2021
[04/01 17:50:08      0s] Options:	
[04/01 17:50:08      0s] Date:		Tue Apr  1 17:50:08 2025
[04/01 17:50:08      0s] Host:		vlsilab9.nitrkl.ac.in (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz 8192KB)
[04/01 17:50:08      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/01 17:50:08      0s] 
[04/01 17:50:08      0s] License:
[04/01 17:50:09      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[04/01 17:50:09      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/01 17:50:20     10s] @(#)CDS: Innovus v20.14-s095_1 (64bit) 04/19/2021 14:41 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/01 17:50:20     10s] @(#)CDS: NanoRoute 20.14-s095_1 NR210411-1939/20_14-UB (database version 18.20.547) {superthreading v2.13}
[04/01 17:50:20     10s] @(#)CDS: AAE 20.14-s018 (64bit) 04/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/01 17:50:20     10s] @(#)CDS: CTE 20.14-s027_1 () Apr 13 2021 21:29:07 ( )
[04/01 17:50:20     10s] @(#)CDS: SYNTECH 20.14-s017_1 () Mar 25 2021 13:07:27 ( )
[04/01 17:50:20     10s] @(#)CDS: CPE v20.14-s080
[04/01 17:50:20     10s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/01 17:50:20     10s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[04/01 17:50:20     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/01 17:50:20     10s] @(#)CDS: RCDB 11.15.0
[04/01 17:50:20     10s] @(#)CDS: STYLUS 20.10-p026_1 (03/12/2021 08:04 PST)
[04/01 17:50:20     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_7513_vlsilab9.nitrkl.ac.in_nitrkl9_fU1qmf.

[04/01 17:50:20     10s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[04/01 17:50:22     12s] 
[04/01 17:50:22     12s] **INFO:  MMMC transition support version v31-84 
[04/01 17:50:22     12s] 
[04/01 17:50:22     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/01 17:50:22     12s] <CMD> suppressMessage ENCEXT-2799
[04/01 17:50:22     12s] <CMD> getVersion
[04/01 17:50:23     12s] [INFO] Loading PVS 20.11 fill procedures
[04/01 17:50:23     12s] <CMD> win
[04/01 18:00:09    100s] **ERROR: (IMPSYT-16089):	Specify the name of Constraint Mode.
[04/01 18:02:58    134s] <CMD> save_global lock.globals
[04/01 18:03:02    134s] <CMD> set init_gnd_net VSS
[04/01 18:03:02    134s] <CMD> set init_lef_file {../Dependency_Files_GUI/LEF_Files/tsl180l4.lef ../Dependency_Files_GUI/LEF_Files/tsl18fs120_scl.lef ../Dependency_Files_GUI/LEF_Files/tsl18cio150_4lm.lef}
[04/01 18:03:02    134s] <CMD> set init_design_settop 0
[04/01 18:03:02    134s] <CMD> set init_verilog output_files/lock_incremental.v
[04/01 18:03:02    134s] <CMD> set init_mmmc_file lock.view
[04/01 18:03:02    134s] <CMD> set init_pwr_net VDD
[04/01 18:03:02    134s] <CMD> init_design
[04/01 18:03:02    134s] #% Begin Load MMMC data ... (date=04/01 18:03:02, mem=691.9M)
[04/01 18:03:02    134s] 
[04/01 18:03:02    134s] Usage: create_op_cond [-help] -P <processValue> -T <temperatureValue>
[04/01 18:03:02    134s]                       -V <voltageValue> -library_file <libraryFileName>
[04/01 18:03:02    134s]                       -name <virtualOpcondName>
[04/01 18:03:02    134s] 
[04/01 18:03:02    134s] **ERROR: (IMPTCM-46):	Argument "-library_file" is required for command "create_op_cond", either this option is not specified or an option prior to it is not specified correctly.
<CMD> save_global lock.globals
[04/01 18:05:10    160s] <CMD> set init_gnd_net VSS
[04/01 18:05:10    160s] <CMD> set init_lef_file {../Dependency_Files_GUI/LEF_Files/tsl180l4.lef ../Dependency_Files_GUI/LEF_Files/tsl18fs120_scl.lef ../Dependency_Files_GUI/LEF_Files/tsl18cio150_4lm.lef}
[04/01 18:05:10    160s] <CMD> set init_design_settop 0
[04/01 18:05:10    160s] <CMD> set init_verilog output_files/lock_incremental.v
[04/01 18:05:10    160s] <CMD> set init_mmmc_file lock.view
[04/01 18:05:10    160s] <CMD> set init_pwr_net VDD
[04/01 18:05:10    160s] <CMD> init_design
[04/01 18:05:10    160s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/01 18:05:10    160s] % Begin Load MMMC data ... (date=04/01 18:05:10, mem=687.0M)
[04/01 18:05:10    160s] Extraction setup Started 
[04/01 18:05:10    160s] Extraction setup Started 
[04/01 18:05:10    160s] % End Load MMMC data ... (date=04/01 18:05:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=687.3M, current mem=687.3M)
[04/01 18:05:10    160s] 
[04/01 18:05:10    160s] Loading LEF file ../Dependency_Files_GUI/LEF_Files/tsl180l4.lef ...
[04/01 18:05:10    160s] 
[04/01 18:05:10    160s] Loading LEF file ../Dependency_Files_GUI/LEF_Files/tsl18fs120_scl.lef ...
[04/01 18:05:10    160s] Set DBUPerIGU to M2 pitch 560.
[04/01 18:05:10    160s] 
[04/01 18:05:10    160s] Loading LEF file ../Dependency_Files_GUI/LEF_Files/tsl18cio150_4lm.lef ...
[04/01 18:05:10    160s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:05:10    160s] Type 'man IMPLF-200' for more detail.
[04/01 18:05:10    160s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:05:10    160s] Type 'man IMPLF-200' for more detail.
[04/01 18:05:10    160s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:05:10    160s] Type 'man IMPLF-200' for more detail.
[04/01 18:05:10    160s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:05:10    160s] Type 'man IMPLF-200' for more detail.
[04/01 18:05:10    160s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:05:10    160s] Type 'man IMPLF-200' for more detail.
[04/01 18:05:10    160s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:05:10    160s] Type 'man IMPLF-200' for more detail.
[04/01 18:05:10    160s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:05:10    160s] Type 'man IMPLF-200' for more detail.
[04/01 18:05:10    160s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:05:10    160s] Type 'man IMPLF-200' for more detail.
[04/01 18:05:10    160s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:05:10    160s] Type 'man IMPLF-200' for more detail.
[04/01 18:05:10    160s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:05:10    160s] Type 'man IMPLF-200' for more detail.
[04/01 18:05:10    160s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:05:10    160s] Type 'man IMPLF-200' for more detail.
[04/01 18:05:10    160s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:05:10    160s] Type 'man IMPLF-200' for more detail.
[04/01 18:05:10    160s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:05:10    160s] Type 'man IMPLF-200' for more detail.
[04/01 18:05:10    160s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:05:10    160s] Type 'man IMPLF-200' for more detail.
[04/01 18:05:10    160s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:05:10    160s] Type 'man IMPLF-200' for more detail.
[04/01 18:05:10    160s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:05:10    160s] Type 'man IMPLF-200' for more detail.
[04/01 18:05:10    160s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:05:10    160s] Type 'man IMPLF-200' for more detail.
[04/01 18:05:10    160s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:05:10    160s] Type 'man IMPLF-200' for more detail.
[04/01 18:05:10    160s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:05:10    160s] Type 'man IMPLF-200' for more detail.
[04/01 18:05:10    160s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/01 18:05:10    160s] Type 'man IMPLF-200' for more detail.
[04/01 18:05:10    160s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[04/01 18:05:10    160s] To increase the message display limit, refer to the product command reference manual.
[04/01 18:05:10    160s] 
[04/01 18:05:10    160s] viaInitial starts at Tue Apr  1 18:05:10 2025
viaInitial ends at Tue Apr  1 18:05:10 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[04/01 18:05:10    160s] Loading view definition file from lock.view
[04/01 18:05:10    160s] Reading MAX_TIMING timing library '/home/nitrkl9/Documents/lock_files/PhysicalDesign/Dependency_Files_GUI/Timing_Libraries/lib_flow_ss/tsl18fs120_scl_ss.lib' ...
[04/01 18:05:10    160s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/Dependency_Files_GUI/Timing_Libraries/lib_flow_ss/tsl18fs120_scl_ss.lib)
[04/01 18:05:10    160s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/Dependency_Files_GUI/Timing_Libraries/lib_flow_ss/tsl18fs120_scl_ss.lib)
[04/01 18:05:10    160s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/Dependency_Files_GUI/Timing_Libraries/lib_flow_ss/tsl18fs120_scl_ss.lib)
[04/01 18:05:10    160s] Read 534 cells in library 'tsl18fs120_scl_ss' 
[04/01 18:05:10    160s] Reading MAX_TIMING timing library '/home/nitrkl9/Documents/lock_files/PhysicalDesign/Dependency_Files_GUI/Timing_Libraries/model/tsl18cio150_max.lib' ...
[04/01 18:05:10    161s] Read 93 cells in library 'tsl18cio150_max' 
[04/01 18:05:10    161s] Reading MIN_TIMING timing library '/home/nitrkl9/Documents/lock_files/PhysicalDesign/Dependency_Files_GUI/Timing_Libraries/lib_flow_ff/tsl18fs120_scl_ff.lib' ...
[04/01 18:05:11    161s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/Dependency_Files_GUI/Timing_Libraries/lib_flow_ff/tsl18fs120_scl_ff.lib)
[04/01 18:05:11    161s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/Dependency_Files_GUI/Timing_Libraries/lib_flow_ff/tsl18fs120_scl_ff.lib)
[04/01 18:05:11    161s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/nitrkl9/Documents/lock_files/PhysicalDesign/Dependency_Files_GUI/Timing_Libraries/lib_flow_ff/tsl18fs120_scl_ff.lib)
[04/01 18:05:11    161s] Read 534 cells in library 'tsl18fs120_scl_ff' 
[04/01 18:05:11    161s] Reading MIN_TIMING timing library '/home/nitrkl9/Documents/lock_files/PhysicalDesign/Dependency_Files_GUI/Timing_Libraries/model/tsl18cio150_min.lib' ...
[04/01 18:05:11    161s] Read 93 cells in library 'tsl18cio150_min' 
[04/01 18:05:11    161s] Starting consistency checks on late and early library sets of delay corner 'MAX_DELAY'
[04/01 18:05:11    161s] late library set: MAX_TIMING
[04/01 18:05:11    161s] early library set: MIN_TIMING
[04/01 18:05:11    161s] Completed consistency checks. Status: Successful
[04/01 18:05:11    161s] Starting consistency checks on late and early library sets of delay corner 'MIN_DELAY'
[04/01 18:05:11    161s] late library set: MAX_TIMING
[04/01 18:05:11    161s] early library set: MIN_TIMING
[04/01 18:05:11    161s] Completed consistency checks. Status: Successful
[04/01 18:05:11    161s] Ending "PreSetAnalysisView" (total cpu=0:00:01.3, real=0:00:01.0, peak res=773.5M, current mem=709.2M)
[04/01 18:05:11    161s] *** End library_loading (cpu=0.02min, real=0.02min, mem=21.3M, fe_cpu=2.69min, fe_real=15.05min, fe_mem=827.5M) ***
[04/01 18:05:11    161s] % Begin Load netlist data ... (date=04/01 18:05:11, mem=709.2M)
[04/01 18:05:11    161s] *** Begin netlist parsing (mem=827.5M) ***
[04/01 18:05:11    161s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[04/01 18:05:11    161s] Type 'man IMPVL-159' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[04/01 18:05:11    161s] Type 'man IMPVL-159' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
[04/01 18:05:11    161s] Type 'man IMPVL-159' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
[04/01 18:05:11    161s] Type 'man IMPVL-159' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
[04/01 18:05:11    161s] Type 'man IMPVL-159' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
[04/01 18:05:11    161s] Type 'man IMPVL-159' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
[04/01 18:05:11    161s] Type 'man IMPVL-159' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
[04/01 18:05:11    161s] Type 'man IMPVL-159' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
[04/01 18:05:11    161s] Type 'man IMPVL-159' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
[04/01 18:05:11    161s] Type 'man IMPVL-159' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
[04/01 18:05:11    161s] Type 'man IMPVL-159' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
[04/01 18:05:11    161s] Type 'man IMPVL-159' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
[04/01 18:05:11    161s] Type 'man IMPVL-159' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
[04/01 18:05:11    161s] Type 'man IMPVL-159' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[04/01 18:05:11    161s] Type 'man IMPVL-159' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[04/01 18:05:11    161s] Type 'man IMPVL-159' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[04/01 18:05:11    161s] Type 'man IMPVL-159' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[04/01 18:05:11    161s] Type 'man IMPVL-159' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
[04/01 18:05:11    161s] Type 'man IMPVL-159' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
[04/01 18:05:11    161s] Type 'man IMPVL-159' for more detail.
[04/01 18:05:11    161s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[04/01 18:05:11    161s] To increase the message display limit, refer to the product command reference manual.
[04/01 18:05:11    161s] Pin 'VDD' of cell 'pvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/01 18:05:11    161s] Pin 'VDDC' of cell 'pvdc' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/01 18:05:11    161s] Pin 'VDDO' of cell 'pvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/01 18:05:11    161s] Pin 'VSS' of cell 'pv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/01 18:05:11    161s] Pin 'VSS' of cell 'pv0f' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/01 18:05:11    161s] Pin 'VSSC' of cell 'pv0c' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/01 18:05:11    161s] Pin 'VSSO' of cell 'pv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/01 18:05:11    161s] Pin 'AVDD' of cell 'apvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/01 18:05:11    161s] Pin 'AVDDO' of cell 'apvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/01 18:05:11    161s] Pin 'AVSS' of cell 'apv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/01 18:05:11    161s] Pin 'AVSSO' of cell 'apv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/01 18:05:11    161s] Created 627 new cells from 4 timing libraries.
[04/01 18:05:11    161s] Reading netlist ...
[04/01 18:05:11    161s] Backslashed names will retain backslash and a trailing blank character.
[04/01 18:05:11    161s] Reading verilog netlist 'output_files/lock_incremental.v'
[04/01 18:05:11    161s] 
[04/01 18:05:11    161s] *** Memory Usage v#1 (Current mem = 827.480M, initial mem = 284.301M) ***
[04/01 18:05:11    161s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=827.5M) ***
[04/01 18:05:11    161s] % End Load netlist data ... (date=04/01 18:05:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=721.2M, current mem=721.2M)
[04/01 18:05:11    161s] Top level cell is lock.
[04/01 18:05:11    161s] **WARN: (IMPTS-282):	Cell 'pt3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:05:11    161s] Type 'man IMPTS-282' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPTS-282):	Cell 'pt3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:05:11    161s] Type 'man IMPTS-282' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPTS-282):	Cell 'pt3t03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:05:11    161s] Type 'man IMPTS-282' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPTS-282):	Cell 'pt3t02u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:05:11    161s] Type 'man IMPTS-282' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPTS-282):	Cell 'pt3t02d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:05:11    161s] Type 'man IMPTS-282' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPTS-282):	Cell 'pt3t02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:05:11    161s] Type 'man IMPTS-282' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPTS-282):	Cell 'pt3t01u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:05:11    161s] Type 'man IMPTS-282' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPTS-282):	Cell 'pt3t01d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:05:11    161s] Type 'man IMPTS-282' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPTS-282):	Cell 'pt3t01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:05:11    161s] Type 'man IMPTS-282' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPTS-282):	Cell 'pt3o03' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:05:11    161s] Type 'man IMPTS-282' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPTS-282):	Cell 'pt3o02' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:05:11    161s] Type 'man IMPTS-282' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPTS-282):	Cell 'pt3o01' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:05:11    161s] Type 'man IMPTS-282' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPTS-282):	Cell 'pc3t05u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:05:11    161s] Type 'man IMPTS-282' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPTS-282):	Cell 'pc3t05d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:05:11    161s] Type 'man IMPTS-282' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPTS-282):	Cell 'pc3t05' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:05:11    161s] Type 'man IMPTS-282' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPTS-282):	Cell 'pc3t04u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:05:11    161s] Type 'man IMPTS-282' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPTS-282):	Cell 'pc3t04d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:05:11    161s] Type 'man IMPTS-282' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPTS-282):	Cell 'pc3t04' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:05:11    161s] Type 'man IMPTS-282' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPTS-282):	Cell 'pc3t03u' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:05:11    161s] Type 'man IMPTS-282' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPTS-282):	Cell 'pc3t03d' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/01 18:05:11    161s] Type 'man IMPTS-282' for more detail.
[04/01 18:05:11    161s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[04/01 18:05:11    161s] To increase the message display limit, refer to the product command reference manual.
[04/01 18:05:11    161s] Starting consistency checks on late and early library sets of delay corner 'MAX_DELAY'
[04/01 18:05:11    161s] late library set: MAX_TIMING
[04/01 18:05:11    161s] early library set: MIN_TIMING
[04/01 18:05:11    161s] Completed consistency checks. Status: Successful
[04/01 18:05:11    161s] Starting consistency checks on late and early library sets of delay corner 'MIN_DELAY'
[04/01 18:05:11    161s] late library set: MAX_TIMING
[04/01 18:05:11    161s] early library set: MIN_TIMING
[04/01 18:05:11    161s] Completed consistency checks. Status: Successful
[04/01 18:05:11    161s] Hooked 1254 DB cells to tlib cells.
[04/01 18:05:11    161s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=735.5M, current mem=735.5M)
[04/01 18:05:11    161s] Starting recursive module instantiation check.
[04/01 18:05:11    161s] No recursion found.
[04/01 18:05:11    161s] Building hierarchical netlist for Cell lock ...
[04/01 18:05:11    161s] *** Netlist is unique.
[04/01 18:05:11    161s] Setting Std. cell height to 5600 DBU (smallest netlist inst).
[04/01 18:05:11    161s] ** info: there are 1285 modules.
[04/01 18:05:11    161s] ** info: there are 25 stdCell insts.
[04/01 18:05:11    161s] 
[04/01 18:05:11    161s] *** Memory Usage v#1 (Current mem = 867.906M, initial mem = 284.301M) ***
[04/01 18:05:11    161s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/01 18:05:11    161s] Type 'man IMPFP-3961' for more detail.
[04/01 18:05:11    161s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/01 18:05:11    161s] Type 'man IMPFP-3961' for more detail.
[04/01 18:05:11    161s] Horizontal Layer M1 offset = 0 (derived)
[04/01 18:05:11    161s] Vertical Layer M2 offset = 280 (derived)
[04/01 18:05:11    161s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[04/01 18:05:11    161s] Set Default Net Delay as 1000 ps.
[04/01 18:05:11    161s] Set Default Net Load as 0.5 pF. 
[04/01 18:05:11    161s] Set Default Input Pin Transition as 0.1 ps.
[04/01 18:05:11    162s] Extraction setup Started 
[04/01 18:05:11    162s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[04/01 18:05:11    162s] Reading Capacitance Table File ../Dependency_Files_GUI/CapTable/SCL_NEW_26092019_basic.CapTbl ...
[04/01 18:05:11    162s] Process name: DIFFERENT_KINDS_OF_DIELECTRIC.
[04/01 18:05:11    162s] **WARN: (IMPEXT-2662):	Cap table ../Dependency_Files_GUI/CapTable/SCL_NEW_26092019_basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[04/01 18:05:11    162s] Reading Capacitance Table File ../Dependency_Files_GUI/CapTable/SCL_NEW_26092019_basic.CapTbl ...
[04/01 18:05:11    162s] Process name: DIFFERENT_KINDS_OF_DIELECTRIC.
[04/01 18:05:11    162s] **WARN: (IMPEXT-2662):	Cap table ../Dependency_Files_GUI/CapTable/SCL_NEW_26092019_basic.CapTbl does not have the EXTENDED section. It will use only BASIC cap table section for RC extraction.
[04/01 18:05:11    162s] Summary of Active RC-Corners : 
[04/01 18:05:11    162s]  
[04/01 18:05:11    162s]  Analysis View: WORST_CASE
[04/01 18:05:11    162s]     RC-Corner Name        : RC_WORST
[04/01 18:05:11    162s]     RC-Corner Index       : 0
[04/01 18:05:11    162s]     RC-Corner Temperature : 125 Celsius
[04/01 18:05:11    162s]     RC-Corner Cap Table   : '../Dependency_Files_GUI/CapTable/SCL_NEW_26092019_basic.CapTbl'
[04/01 18:05:11    162s]     RC-Corner PreRoute Res Factor         : 1
[04/01 18:05:11    162s]     RC-Corner PreRoute Cap Factor         : 1
[04/01 18:05:11    162s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/01 18:05:11    162s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/01 18:05:11    162s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/01 18:05:11    162s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/01 18:05:12    162s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/01 18:05:12    162s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/01 18:05:12    162s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/01 18:05:12    162s]  
[04/01 18:05:12    162s]  Analysis View: BEST_CASE
[04/01 18:05:12    162s]     RC-Corner Name        : RC_BEST
[04/01 18:05:12    162s]     RC-Corner Index       : 1
[04/01 18:05:12    162s]     RC-Corner Temperature : 125 Celsius
[04/01 18:05:12    162s]     RC-Corner Cap Table   : '../Dependency_Files_GUI/CapTable/SCL_NEW_26092019_basic.CapTbl'
[04/01 18:05:12    162s]     RC-Corner PreRoute Res Factor         : 1
[04/01 18:05:12    162s]     RC-Corner PreRoute Cap Factor         : 1
[04/01 18:05:12    162s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/01 18:05:12    162s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/01 18:05:12    162s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/01 18:05:12    162s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/01 18:05:12    162s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/01 18:05:12    162s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/01 18:05:12    162s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/01 18:05:12    162s] LayerId::1 widthSet size::4
[04/01 18:05:12    162s] LayerId::2 widthSet size::4
[04/01 18:05:12    162s] LayerId::3 widthSet size::4
[04/01 18:05:12    162s] LayerId::4 widthSet size::3
[04/01 18:05:12    162s] Updating RC grid for preRoute extraction ...
[04/01 18:05:12    162s] eee: pegSigSF::1.070000
[04/01 18:05:12    162s] Initializing multi-corner resistance tables ...
[04/01 18:05:12    162s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/01 18:05:12    162s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/01 18:05:12    162s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/01 18:05:12    162s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/01 18:05:12    162s] Preroute length aware model : n: 40 ; LLS: 2-2 ; HLS: 4-4 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[04/01 18:05:12    162s] *Info: initialize multi-corner CTS.
[04/01 18:05:12    162s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=960.9M, current mem=738.9M)
[04/01 18:05:12    162s] Reading timing constraints file 'output_files/lock_incremental.sdc' ...
[04/01 18:05:12    162s] Current (total cpu=0:02:42, real=0:15:04, peak res=974.3M, current mem=974.3M)
[04/01 18:05:12    162s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File output_files/lock_incremental.sdc, Line 9).
[04/01 18:05:12    162s] 
[04/01 18:05:12    162s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File output_files/lock_incremental.sdc, Line 10).
[04/01 18:05:12    162s] 
[04/01 18:05:12    162s] INFO (CTE): Reading of timing constraints file output_files/lock_incremental.sdc completed, with 2 WARNING
[04/01 18:05:12    162s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=992.3M, current mem=992.3M)
[04/01 18:05:12    162s] Current (total cpu=0:02:42, real=0:15:04, peak res=992.3M, current mem=992.3M)
[04/01 18:05:12    162s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/01 18:05:12    162s] 
[04/01 18:05:12    162s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[04/01 18:05:12    162s] Summary for sequential cells identification: 
[04/01 18:05:12    162s]   Identified SBFF number: 114
[04/01 18:05:12    162s]   Identified MBFF number: 0
[04/01 18:05:12    162s]   Identified SB Latch number: 0
[04/01 18:05:12    162s]   Identified MB Latch number: 0
[04/01 18:05:12    162s]   Not identified SBFF number: 6
[04/01 18:05:12    162s]   Not identified MBFF number: 0
[04/01 18:05:12    162s]   Not identified SB Latch number: 0
[04/01 18:05:12    162s]   Not identified MB Latch number: 0
[04/01 18:05:12    162s]   Number of sequential cells which are not FFs: 83
[04/01 18:05:12    162s] Total number of combinational cells: 321
[04/01 18:05:12    162s] Total number of sequential cells: 203
[04/01 18:05:12    162s] Total number of tristate cells: 10
[04/01 18:05:12    162s] Total number of level shifter cells: 0
[04/01 18:05:12    162s] Total number of power gating cells: 0
[04/01 18:05:12    162s] Total number of isolation cells: 0
[04/01 18:05:12    162s] Total number of power switch cells: 0
[04/01 18:05:12    162s] Total number of pulse generator cells: 0
[04/01 18:05:12    162s] Total number of always on buffers: 0
[04/01 18:05:12    162s] Total number of retention cells: 0
[04/01 18:05:12    162s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[04/01 18:05:12    162s] Total number of usable buffers: 13
[04/01 18:05:12    162s] List of unusable buffers:
[04/01 18:05:12    162s] Total number of unusable buffers: 0
[04/01 18:05:12    162s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[04/01 18:05:12    162s] Total number of usable inverters: 12
[04/01 18:05:12    162s] List of unusable inverters:
[04/01 18:05:12    162s] Total number of unusable inverters: 0
[04/01 18:05:12    162s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[04/01 18:05:12    162s] Total number of identified usable delay cells: 13
[04/01 18:05:12    162s] List of identified unusable delay cells:
[04/01 18:05:12    162s] Total number of identified unusable delay cells: 0
[04/01 18:05:12    162s] 
[04/01 18:05:12    162s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[04/01 18:05:12    162s] 
[04/01 18:05:12    162s] TimeStamp Deleting Cell Server Begin ...
[04/01 18:05:12    162s] 
[04/01 18:05:12    162s] TimeStamp Deleting Cell Server End ...
[04/01 18:05:12    162s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1014.3M, current mem=1014.3M)
[04/01 18:05:12    162s] 
[04/01 18:05:12    162s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/01 18:05:12    162s] Summary for sequential cells identification: 
[04/01 18:05:12    162s]   Identified SBFF number: 114
[04/01 18:05:12    162s]   Identified MBFF number: 0
[04/01 18:05:12    162s]   Identified SB Latch number: 0
[04/01 18:05:12    162s]   Identified MB Latch number: 0
[04/01 18:05:12    162s]   Not identified SBFF number: 6
[04/01 18:05:12    162s]   Not identified MBFF number: 0
[04/01 18:05:12    162s]   Not identified SB Latch number: 0
[04/01 18:05:12    162s]   Not identified MB Latch number: 0
[04/01 18:05:12    162s]   Number of sequential cells which are not FFs: 83
[04/01 18:05:12    162s]  Visiting view : WORST_CASE
[04/01 18:05:12    162s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[04/01 18:05:12    162s]    : PowerDomain = none : Weighted F : unweighted  = 49.00 (1.000) with rcCorner = -1
[04/01 18:05:12    162s]  Visiting view : BEST_CASE
[04/01 18:05:12    162s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 1
[04/01 18:05:12    162s]    : PowerDomain = none : Weighted F : unweighted  = 49.00 (1.000) with rcCorner = -1
[04/01 18:05:12    162s] TLC MultiMap info (StdDelay):
[04/01 18:05:12    162s]   : MIN_DELAY + MAX_TIMING + 1 + no RcCorner := 49ps
[04/01 18:05:12    162s]   : MIN_DELAY + MAX_TIMING + 1 + RC_BEST := 50.6ps
[04/01 18:05:12    162s]   : MAX_DELAY + MAX_TIMING + 1 + no RcCorner := 49ps
[04/01 18:05:12    162s]   : MAX_DELAY + MAX_TIMING + 1 + RC_WORST := 50.6ps
[04/01 18:05:12    162s]  Setting StdDelay to: 50.6ps
[04/01 18:05:12    162s] 
[04/01 18:05:12    162s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/01 18:05:12    162s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/01 18:12:34    212s] <CMD> getIoFlowFlag
[04/01 18:13:23    217s] <CMD> setIoFlowFlag 0
[04/01 18:13:23    217s] <CMD> floorPlan -site CoreSite -d 1240 1240 125 125 125 125
[04/01 18:13:23    217s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 124.880000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/01 18:13:23    217s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 124.880000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/01 18:13:23    217s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 124.880000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/01 18:13:23    217s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 124.880000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/01 18:13:23    217s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/01 18:13:23    217s] Type 'man IMPFP-3961' for more detail.
[04/01 18:13:23    217s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/01 18:13:23    217s] Type 'man IMPFP-3961' for more detail.
[04/01 18:13:23    217s] Horizontal Layer M1 offset = 0 (derived)
[04/01 18:13:23    217s] Vertical Layer M2 offset = 280 (derived)
[04/01 18:13:23    217s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[04/01 18:13:23    217s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/01 18:13:23    217s] <CMD> uiSetTool select
[04/01 18:13:23    217s] <CMD> getIoFlowFlag
[04/01 18:13:23    217s] <CMD> fit
[04/01 18:13:24    217s] <CMD> setIoFlowFlag 0
[04/01 18:13:24    217s] <CMD> floorPlan -site CoreSite -d 1239.84 1239.84 124.88 124.88 124.88 124.88
[04/01 18:13:24    217s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/01 18:13:24    217s] Type 'man IMPFP-3961' for more detail.
[04/01 18:13:24    217s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/01 18:13:24    217s] Type 'man IMPFP-3961' for more detail.
[04/01 18:13:24    217s] Horizontal Layer M1 offset = 0 (derived)
[04/01 18:13:24    217s] Vertical Layer M2 offset = 280 (derived)
[04/01 18:13:24    217s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[04/01 18:13:24    217s] <CMD> uiSetTool select
[04/01 18:13:24    217s] <CMD> getIoFlowFlag
[04/01 18:13:24    217s] <CMD> fit
[04/01 18:14:38    226s] <CMD> clearGlobalNets
[04/01 18:14:38    226s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[04/01 18:14:38    226s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[04/01 18:14:50    227s] <CMD> clearGlobalNets
[04/01 18:14:50    227s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[04/01 18:14:50    227s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[04/01 18:15:00    228s] <CMD> set sprCreateIeRingOffset 1.0
[04/01 18:15:00    228s] <CMD> set sprCreateIeRingThreshold 1.0
[04/01 18:15:00    228s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/01 18:15:00    228s] <CMD> set sprCreateIeRingLayers {}
[04/01 18:15:00    228s] <CMD> set sprCreateIeRingOffset 1.0
[04/01 18:15:00    228s] <CMD> set sprCreateIeRingThreshold 1.0
[04/01 18:15:00    228s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/01 18:15:00    228s] <CMD> set sprCreateIeRingLayers {}
[04/01 18:15:00    228s] <CMD> set sprCreateIeStripeWidth 10.0
[04/01 18:15:00    228s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/01 18:15:00    228s] <CMD> set sprCreateIeStripeWidth 10.0
[04/01 18:15:00    228s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/01 18:15:00    228s] <CMD> set sprCreateIeRingOffset 1.0
[04/01 18:15:00    228s] <CMD> set sprCreateIeRingThreshold 1.0
[04/01 18:15:00    228s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/01 18:15:00    228s] <CMD> set sprCreateIeRingLayers {}
[04/01 18:15:00    228s] <CMD> set sprCreateIeStripeWidth 10.0
[04/01 18:15:00    228s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/01 18:16:10    236s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer TOP_M -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[04/01 18:16:10    236s] The ring targets are set to core/block ring wires.
[04/01 18:16:10    236s] addRing command will consider rows while creating rings.
[04/01 18:16:10    236s] addRing command will disallow rings to go over rows.
[04/01 18:16:10    236s] addRing command will ignore shorts while creating rings.
[04/01 18:16:10    236s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top M3 bottom M3 left TOP_M right TOP_M} -width {top 25 bottom 25 left 25 right 25} -spacing {top 10 bottom 10 left 10 right 10} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[04/01 18:16:10    236s] 
[04/01 18:16:10    236s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1244.9M)
[04/01 18:16:10    236s] Ring generation is complete.
[04/01 18:16:10    236s] vias are now being generated.
[04/01 18:16:10    236s] addRing created 8 wires.
[04/01 18:16:10    236s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[04/01 18:16:10    236s] +--------+----------------+----------------+
[04/01 18:16:10    236s] |  Layer |     Created    |     Deleted    |
[04/01 18:16:10    236s] +--------+----------------+----------------+
[04/01 18:16:10    236s] |   M3   |        4       |       NA       |
[04/01 18:16:10    236s] |  TOP_V |        8       |        0       |
[04/01 18:16:10    236s] |  TOP_M |        4       |       NA       |
[04/01 18:16:10    236s] +--------+----------------+----------------+
[04/01 18:16:58    242s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer TOP_M -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[04/01 18:16:58    242s] The ring targets are set to core/block ring wires.
[04/01 18:16:58    242s] addRing command will consider rows while creating rings.
[04/01 18:16:58    242s] addRing command will disallow rings to go over rows.
[04/01 18:16:58    242s] addRing command will ignore shorts while creating rings.
[04/01 18:16:58    242s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top M3 bottom M3 left TOP_M right TOP_M} -width {top 25 bottom 25 left 25 right 25} -spacing {top 10 bottom 10 left 10 right 10} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[04/01 18:16:58    242s] 
[04/01 18:16:58    242s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1244.9M)
[04/01 18:16:58    242s] Ring generation is complete.
[04/01 18:17:24    245s] <CMD> set sprCreateIeRingOffset 1.0
[04/01 18:17:24    245s] <CMD> set sprCreateIeRingThreshold 1.0
[04/01 18:17:24    245s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/01 18:17:24    245s] <CMD> set sprCreateIeRingLayers {}
[04/01 18:17:24    245s] <CMD> set sprCreateIeRingOffset 1.0
[04/01 18:17:24    245s] <CMD> set sprCreateIeRingThreshold 1.0
[04/01 18:17:24    245s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/01 18:17:24    245s] <CMD> set sprCreateIeRingLayers {}
[04/01 18:17:24    245s] <CMD> set sprCreateIeStripeWidth 10.0
[04/01 18:17:24    245s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/01 18:17:24    245s] <CMD> set sprCreateIeStripeWidth 10.0
[04/01 18:17:24    245s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/01 18:17:24    245s] <CMD> set sprCreateIeRingOffset 1.0
[04/01 18:17:24    245s] <CMD> set sprCreateIeRingThreshold 1.0
[04/01 18:17:24    245s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/01 18:17:24    245s] <CMD> set sprCreateIeRingLayers {}
[04/01 18:17:24    245s] <CMD> set sprCreateIeStripeWidth 10.0
[04/01 18:17:24    245s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/01 18:18:11    251s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer TOP_M -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[04/01 18:18:11    251s] addStripe will allow jog to connect padcore ring and block ring.
[04/01 18:18:11    251s] 
[04/01 18:18:11    251s] Stripes will stop at the boundary of the specified area.
[04/01 18:18:11    251s] When breaking rings, the power planner will consider the existence of blocks.
[04/01 18:18:11    251s] Stripes will not extend to closest target.
[04/01 18:18:11    251s] The power planner will set stripe antenna targets to none (no trimming allowed).
[04/01 18:18:11    251s] Stripes will not be created over regions without power planning wires.
[04/01 18:18:11    251s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[04/01 18:18:11    251s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[04/01 18:18:11    251s] Offset for stripe breaking is set to 0.
[04/01 18:18:11    251s] <CMD> addStripe -nets {VDD VSS} -layer M3 -direction vertical -width 1.8 -spacing 1.8 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TOP_M -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit TOP_M -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[04/01 18:18:11    251s] 
[04/01 18:18:11    251s] Initialize fgc environment(mem: 1255.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:11    251s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:11    251s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:11    251s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:11    251s] Starting stripe generation ...
[04/01 18:18:11    251s] Non-Default Mode Option Settings :
[04/01 18:18:11    251s]   NONE
[04/01 18:18:11    251s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:11    251s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:11    251s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:11    251s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:11    251s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:11    251s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:11    251s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:11    251s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:11    251s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:11    251s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:11    251s] Stripe generation is complete.
[04/01 18:18:11    251s] vias are now being generated.
[04/01 18:18:11    251s] addStripe created 40 wires.
[04/01 18:18:11    251s] ViaGen created 40 vias, deleted 0 via to avoid violation.
[04/01 18:18:11    251s] +--------+----------------+----------------+
[04/01 18:18:11    251s] |  Layer |     Created    |     Deleted    |
[04/01 18:18:11    251s] +--------+----------------+----------------+
[04/01 18:18:11    251s] |   M3   |       20       |       NA       |
[04/01 18:18:11    251s] |  TOP_V |       40       |        0       |
[04/01 18:18:11    251s] |  TOP_M |       20       |       NA       |
[04/01 18:18:11    251s] +--------+----------------+----------------+
[04/01 18:18:15    252s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer TOP_M -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[04/01 18:18:15    252s] addStripe will allow jog to connect padcore ring and block ring.
[04/01 18:18:15    252s] 
[04/01 18:18:15    252s] Stripes will stop at the boundary of the specified area.
[04/01 18:18:15    252s] When breaking rings, the power planner will consider the existence of blocks.
[04/01 18:18:15    252s] Stripes will not extend to closest target.
[04/01 18:18:15    252s] The power planner will set stripe antenna targets to none (no trimming allowed).
[04/01 18:18:15    252s] Stripes will not be created over regions without power planning wires.
[04/01 18:18:15    252s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[04/01 18:18:15    252s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[04/01 18:18:15    252s] Offset for stripe breaking is set to 0.
[04/01 18:18:15    252s] <CMD> addStripe -nets {VDD VSS} -layer M3 -direction vertical -width 1.8 -spacing 1.8 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TOP_M -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit TOP_M -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[04/01 18:18:15    252s] 
[04/01 18:18:15    252s] Initialize fgc environment(mem: 1255.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:15    252s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:15    252s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:15    252s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:15    252s] Starting stripe generation ...
[04/01 18:18:15    252s] Non-Default Mode Option Settings :
[04/01 18:18:15    252s]   NONE
[04/01 18:18:15    252s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:15    252s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:15    252s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:15    252s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:15    252s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:15    252s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:15    252s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:15    252s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:15    252s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:15    252s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:15    252s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (125.779999, 67.440002) (125.779999, 1170.160034) because same wire already exists.
[04/01 18:18:15    252s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (225.779999, 67.440002) (225.779999, 1170.160034) because same wire already exists.
[04/01 18:18:15    252s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (325.779999, 67.440002) (325.779999, 1170.160034) because same wire already exists.
[04/01 18:18:15    252s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (425.779999, 67.440002) (425.779999, 1170.160034) because same wire already exists.
[04/01 18:18:15    252s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (525.780029, 67.440002) (525.780029, 1170.160034) because same wire already exists.
[04/01 18:18:15    252s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (625.780029, 67.440002) (625.780029, 1170.160034) because same wire already exists.
[04/01 18:18:15    252s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (725.780029, 67.440002) (725.780029, 1170.160034) because same wire already exists.
[04/01 18:18:15    252s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (825.780029, 67.440002) (825.780029, 1170.160034) because same wire already exists.
[04/01 18:18:15    252s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (925.780029, 67.440002) (925.780029, 1170.160034) because same wire already exists.
[04/01 18:18:15    252s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1025.780029, 67.440002) (1025.780029, 1170.160034) because same wire already exists.
[04/01 18:18:15    252s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (129.380005, 32.439999) (129.380005, 95.139999) because same wire already exists.
[04/01 18:18:15    252s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (129.380005, 93.339996) (129.380005, 1144.260010) because same wire already exists.
[04/01 18:18:15    252s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (129.380005, 1142.459961) (129.380005, 1205.160034) because same wire already exists.
[04/01 18:18:15    252s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (229.380005, 32.439999) (229.380005, 95.139999) because same wire already exists.
[04/01 18:18:15    252s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (229.380005, 93.339996) (229.380005, 1144.260010) because same wire already exists.
[04/01 18:18:15    252s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (229.380005, 1142.459961) (229.380005, 1205.160034) because same wire already exists.
[04/01 18:18:15    252s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (329.380005, 32.439999) (329.380005, 95.139999) because same wire already exists.
[04/01 18:18:15    252s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (329.380005, 93.339996) (329.380005, 1144.260010) because same wire already exists.
[04/01 18:18:15    252s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (329.380005, 1142.459961) (329.380005, 1205.160034) because same wire already exists.
[04/01 18:18:15    252s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (429.380005, 32.439999) (429.380005, 95.139999) because same wire already exists.
[04/01 18:18:15    252s] **WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
[04/01 18:18:15    252s] To increase the message display limit, refer to the product command reference manual.
[04/01 18:18:15    252s] Stripe generation is complete.
[04/01 18:18:46    255s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer TOP_M -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[04/01 18:18:46    255s] addStripe will allow jog to connect padcore ring and block ring.
[04/01 18:18:46    255s] 
[04/01 18:18:46    255s] Stripes will stop at the boundary of the specified area.
[04/01 18:18:46    255s] When breaking rings, the power planner will consider the existence of blocks.
[04/01 18:18:46    255s] Stripes will not extend to closest target.
[04/01 18:18:46    255s] The power planner will set stripe antenna targets to none (no trimming allowed).
[04/01 18:18:46    255s] Stripes will not be created over regions without power planning wires.
[04/01 18:18:46    255s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[04/01 18:18:46    255s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[04/01 18:18:46    255s] Offset for stripe breaking is set to 0.
[04/01 18:18:46    255s] <CMD> addStripe -nets {VDD VSS} -layer M3 -direction horizontal -width 1.8 -spacing 1.8 -set_to_set_distance 100 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TOP_M -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit TOP_M -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[04/01 18:18:46    255s] 
[04/01 18:18:46    255s] Initialize fgc environment(mem: 1255.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:46    255s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:46    255s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:46    255s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:46    255s] Starting stripe generation ...
[04/01 18:18:46    255s] Non-Default Mode Option Settings :
[04/01 18:18:46    255s]   NONE
[04/01 18:18:46    255s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:46    255s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:46    255s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:46    255s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:46    255s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:46    255s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:46    255s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:46    255s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:46    255s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:46    255s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:46    255s] Stripe generation is complete.
[04/01 18:18:46    255s] vias are now being generated.
[04/01 18:18:46    255s] addStripe created 220 wires.
[04/01 18:18:46    255s] ViaGen created 40 vias, deleted 0 via to avoid violation.
[04/01 18:18:46    255s] +--------+----------------+----------------+
[04/01 18:18:46    255s] |  Layer |     Created    |     Deleted    |
[04/01 18:18:46    255s] +--------+----------------+----------------+
[04/01 18:18:46    255s] |   M3   |       220      |       NA       |
[04/01 18:18:46    255s] |  TOP_V |       40       |        0       |
[04/01 18:18:46    255s] +--------+----------------+----------------+
[04/01 18:18:47    255s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer TOP_M -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[04/01 18:18:47    255s] addStripe will allow jog to connect padcore ring and block ring.
[04/01 18:18:47    255s] 
[04/01 18:18:47    255s] Stripes will stop at the boundary of the specified area.
[04/01 18:18:47    255s] When breaking rings, the power planner will consider the existence of blocks.
[04/01 18:18:47    255s] Stripes will not extend to closest target.
[04/01 18:18:47    255s] The power planner will set stripe antenna targets to none (no trimming allowed).
[04/01 18:18:47    255s] Stripes will not be created over regions without power planning wires.
[04/01 18:18:47    255s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[04/01 18:18:47    255s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[04/01 18:18:47    255s] Offset for stripe breaking is set to 0.
[04/01 18:18:47    255s] <CMD> addStripe -nets {VDD VSS} -layer M3 -direction horizontal -width 1.8 -spacing 1.8 -set_to_set_distance 100 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TOP_M -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit TOP_M -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[04/01 18:18:47    255s] 
[04/01 18:18:47    255s] Initialize fgc environment(mem: 1255.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:47    255s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:47    255s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:47    255s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:47    255s] Starting stripe generation ...
[04/01 18:18:47    255s] Non-Default Mode Option Settings :
[04/01 18:18:47    255s]   NONE
[04/01 18:18:47    255s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:47    255s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:47    255s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:47    255s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:47    255s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:47    255s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:47    255s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:47    255s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:47    255s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:47    255s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1255.1M)
[04/01 18:18:47    255s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (67.440002, 125.779999) (127.580002, 125.779999) because same wire already exists.
[04/01 18:18:47    255s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (131.179993, 125.779999) (227.580002, 125.779999) because same wire already exists.
[04/01 18:18:47    255s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (231.179993, 125.779999) (327.579987, 125.779999) because same wire already exists.
[04/01 18:18:47    255s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (331.179993, 125.779999) (427.579987, 125.779999) because same wire already exists.
[04/01 18:18:47    255s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (431.179993, 125.779999) (527.580017, 125.779999) because same wire already exists.
[04/01 18:18:47    255s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (531.179993, 125.779999) (627.580017, 125.779999) because same wire already exists.
[04/01 18:18:47    255s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (631.179993, 125.779999) (727.580017, 125.779999) because same wire already exists.
[04/01 18:18:47    255s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (731.179993, 125.779999) (827.580017, 125.779999) because same wire already exists.
[04/01 18:18:47    255s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (831.179993, 125.779999) (927.580017, 125.779999) because same wire already exists.
[04/01 18:18:47    255s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (931.179993, 125.779999) (1027.579956, 125.779999) because same wire already exists.
[04/01 18:18:47    255s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1031.180054, 125.779999) (1172.400024, 125.779999) because same wire already exists.
[04/01 18:18:47    255s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (67.440002, 225.779999) (127.580002, 225.779999) because same wire already exists.
[04/01 18:18:47    255s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (131.179993, 225.779999) (227.580002, 225.779999) because same wire already exists.
[04/01 18:18:47    255s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (231.179993, 225.779999) (327.579987, 225.779999) because same wire already exists.
[04/01 18:18:47    255s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (331.179993, 225.779999) (427.579987, 225.779999) because same wire already exists.
[04/01 18:18:47    255s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (431.179993, 225.779999) (527.580017, 225.779999) because same wire already exists.
[04/01 18:18:47    255s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (531.179993, 225.779999) (627.580017, 225.779999) because same wire already exists.
[04/01 18:18:47    255s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (631.179993, 225.779999) (727.580017, 225.779999) because same wire already exists.
[04/01 18:18:47    255s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (731.179993, 225.779999) (827.580017, 225.779999) because same wire already exists.
[04/01 18:18:47    255s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (831.179993, 225.779999) (927.580017, 225.779999) because same wire already exists.
[04/01 18:18:47    255s] **WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
[04/01 18:18:47    255s] To increase the message display limit, refer to the product command reference manual.
[04/01 18:18:47    255s] Stripe generation is complete.
[04/01 18:19:29    260s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[04/01 18:19:29    260s] <CMD> sroute -connect { padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) TOP_M(4) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) TOP_M(4) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { M1(1) TOP_M(4) }
[04/01 18:19:29    260s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[04/01 18:19:29    260s] *** Begin SPECIAL ROUTE on Tue Apr  1 18:19:29 2025 ***
[04/01 18:19:29    260s] SPECIAL ROUTE ran on directory: /home/nitrkl9/Documents/lock_files/PhysicalDesign/PD_GUI
[04/01 18:19:29    260s] SPECIAL ROUTE ran on machine: vlsilab9.nitrkl.ac.in (Linux 3.10.0-1160.el7.x86_64 x86_64 3.47Ghz)
[04/01 18:19:29    260s] 
[04/01 18:19:29    260s] Begin option processing ...
[04/01 18:19:29    260s] srouteConnectPowerBump set to false
[04/01 18:19:29    260s] routeSelectNet set to "VDD VSS"
[04/01 18:19:29    260s] routeSpecial set to true
[04/01 18:19:29    260s] srouteBottomLayerLimit set to 1
[04/01 18:19:29    260s] srouteBottomTargetLayerLimit set to 1
[04/01 18:19:29    260s] srouteConnectBlockPin set to false
[04/01 18:19:29    260s] srouteConnectConverterPin set to false
[04/01 18:19:29    260s] srouteCrossoverViaBottomLayer set to 1
[04/01 18:19:29    260s] srouteCrossoverViaTopLayer set to 4
[04/01 18:19:29    260s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[04/01 18:19:29    260s] srouteFollowCorePinEnd set to 3
[04/01 18:19:29    260s] srouteJogControl set to "preferWithChanges differentLayer"
[04/01 18:19:29    260s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[04/01 18:19:29    260s] sroutePadPinAllPorts set to true
[04/01 18:19:29    260s] sroutePreserveExistingRoutes set to true
[04/01 18:19:29    260s] srouteRoutePowerBarPortOnBothDir set to true
[04/01 18:19:29    260s] srouteStopBlockPin set to "nearestTarget"
[04/01 18:19:29    260s] srouteTopLayerLimit set to 4
[04/01 18:19:29    260s] srouteTopTargetLayerLimit set to 4
[04/01 18:19:29    260s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2389.00 megs.
[04/01 18:19:29    260s] 
[04/01 18:19:29    260s] Reading DB technology information...
[04/01 18:19:29    261s] Finished reading DB technology information.
[04/01 18:19:29    261s] Reading floorplan and netlist information...
[04/01 18:19:29    261s] Finished reading floorplan and netlist information.
[04/01 18:19:29    261s] Read in 8 layers, 4 routing layers, 1 overlap layer
[04/01 18:19:29    261s] Read in 542 macros, 14 used
[04/01 18:19:29    261s] Read in 14 components
[04/01 18:19:29    261s]   14 core components: 14 unplaced, 0 placed, 0 fixed
[04/01 18:19:29    261s] Read in 6 logical pins
[04/01 18:19:29    261s] Read in 6 nets
[04/01 18:19:29    261s] Read in 2 special nets, 2 routed
[04/01 18:19:29    261s] Read in 28 terminals
[04/01 18:19:29    261s] 2 nets selected.
[04/01 18:19:29    261s] 
[04/01 18:19:29    261s] Begin power routing ...
[04/01 18:19:29    261s] #create default rule from bind_ndr_rule rule=0x7f7c6720e7f0 0x7f7c46272018
[04/01 18:19:29    261s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[04/01 18:19:29    261s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[04/01 18:19:29    261s] Type 'man IMPSR-1256' for more detail.
[04/01 18:19:29    261s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/01 18:19:29    261s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[04/01 18:19:29    261s] Type 'man IMPSR-1256' for more detail.
[04/01 18:19:29    261s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/01 18:19:29    261s] CPU time for FollowPin 0 seconds
[04/01 18:19:29    261s] CPU time for FollowPin 0 seconds
[04/01 18:19:30    262s]   Number of IO ports routed: 0
[04/01 18:19:30    262s]   Number of Stripe ports routed: 400
[04/01 18:19:30    262s]   Number of Core ports routed: 354
[04/01 18:19:30    262s]   Number of Pad ports routed: 0
[04/01 18:19:30    262s]   Number of Followpin connections: 177
[04/01 18:19:30    262s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2461.00 megs.
[04/01 18:19:30    262s] 
[04/01 18:19:30    262s] 
[04/01 18:19:30    262s] 
[04/01 18:19:30    262s]  Begin updating DB with routing results ...
[04/01 18:19:30    262s]  Updating DB with 5 via definition ...Extracting standard cell pins and blockage ...... 
[04/01 18:19:30    262s] Pin and blockage extraction finished
[04/01 18:19:30    262s] 
[04/01 18:19:30    262s] 
sroute post-processing starts at Tue Apr  1 18:19:30 2025
The viaGen is rebuilding shadow vias for net VSS.
[04/01 18:19:30    262s] sroute post-processing ends at Tue Apr  1 18:19:30 2025

sroute post-processing starts at Tue Apr  1 18:19:30 2025
The viaGen is rebuilding shadow vias for net VDD.
[04/01 18:19:30    262s] sroute post-processing ends at Tue Apr  1 18:19:30 2025
sroute created 1344 wires.
[04/01 18:19:30    262s] ViaGen created 1482 vias, deleted 8 vias to avoid violation.
[04/01 18:19:30    262s] +--------+----------------+----------------+
[04/01 18:19:30    262s] |  Layer |     Created    |     Deleted    |
[04/01 18:19:30    262s] +--------+----------------+----------------+
[04/01 18:19:30    262s] |   M1   |       547      |       NA       |
[04/01 18:19:30    262s] |   V2   |       354      |        0       |
[04/01 18:19:30    262s] |   M2   |       380      |       NA       |
[04/01 18:19:30    262s] |   V3   |       738      |        0       |
[04/01 18:19:30    262s] |   M3   |       397      |       NA       |
[04/01 18:19:30    262s] |  TOP_V |       390      |        8       |
[04/01 18:19:30    262s] |  TOP_M |       20       |       NA       |
[04/01 18:19:30    262s] +--------+----------------+----------------+
[04/01 18:19:37    262s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[04/01 18:19:37    262s] <CMD> sroute -connect { padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) TOP_M(4) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) TOP_M(4) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { M1(1) TOP_M(4) }
[04/01 18:19:37    262s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[04/01 18:19:37    263s] *** Begin SPECIAL ROUTE on Tue Apr  1 18:19:37 2025 ***
[04/01 18:19:37    263s] SPECIAL ROUTE ran on directory: /home/nitrkl9/Documents/lock_files/PhysicalDesign/PD_GUI
[04/01 18:19:37    263s] SPECIAL ROUTE ran on machine: vlsilab9.nitrkl.ac.in (Linux 3.10.0-1160.el7.x86_64 x86_64 3.40Ghz)
[04/01 18:19:37    263s] 
[04/01 18:19:37    263s] Begin option processing ...
[04/01 18:19:37    263s] srouteConnectPowerBump set to false
[04/01 18:19:37    263s] routeSelectNet set to "VDD VSS"
[04/01 18:19:37    263s] routeSpecial set to true
[04/01 18:19:37    263s] srouteBottomLayerLimit set to 1
[04/01 18:19:37    263s] srouteBottomTargetLayerLimit set to 1
[04/01 18:19:37    263s] srouteConnectBlockPin set to false
[04/01 18:19:37    263s] srouteConnectConverterPin set to false
[04/01 18:19:37    263s] srouteCrossoverViaBottomLayer set to 1
[04/01 18:19:37    263s] srouteCrossoverViaTopLayer set to 4
[04/01 18:19:37    263s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[04/01 18:19:37    263s] srouteFollowCorePinEnd set to 3
[04/01 18:19:37    263s] srouteJogControl set to "preferWithChanges differentLayer"
[04/01 18:19:37    263s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[04/01 18:19:37    263s] sroutePadPinAllPorts set to true
[04/01 18:19:37    263s] sroutePreserveExistingRoutes set to true
[04/01 18:19:37    263s] srouteRoutePowerBarPortOnBothDir set to true
[04/01 18:19:37    263s] srouteStopBlockPin set to "nearestTarget"
[04/01 18:19:37    263s] srouteTopLayerLimit set to 4
[04/01 18:19:37    263s] srouteTopTargetLayerLimit set to 4
[04/01 18:19:37    263s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2461.00 megs.
[04/01 18:19:37    263s] 
[04/01 18:19:37    263s] Reading DB technology information...
[04/01 18:19:37    263s] Finished reading DB technology information.
[04/01 18:19:37    263s] Reading floorplan and netlist information...
[04/01 18:19:37    263s] Finished reading floorplan and netlist information.
[04/01 18:19:38    263s] Read in 8 layers, 4 routing layers, 1 overlap layer
[04/01 18:19:38    263s] Read in 542 macros, 14 used
[04/01 18:19:38    263s] Read in 14 components
[04/01 18:19:38    263s]   14 core components: 14 unplaced, 0 placed, 0 fixed
[04/01 18:19:38    263s] Read in 6 logical pins
[04/01 18:19:38    263s] Read in 6 nets
[04/01 18:19:38    263s] Read in 2 special nets, 2 routed
[04/01 18:19:38    263s] Read in 28 terminals
[04/01 18:19:38    263s] 2 nets selected.
[04/01 18:19:38    263s] 
[04/01 18:19:38    263s] Begin power routing ...
[04/01 18:19:38    263s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[04/01 18:19:38    263s] Type 'man IMPSR-1256' for more detail.
[04/01 18:19:38    263s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/01 18:19:38    263s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[04/01 18:19:38    263s] Type 'man IMPSR-1256' for more detail.
[04/01 18:19:38    263s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/01 18:19:38    263s] CPU time for FollowPin 0 seconds
[04/01 18:19:38    263s] CPU time for FollowPin 0 seconds
[04/01 18:19:38    263s]   Number of IO ports routed: 0
[04/01 18:19:38    263s]   Number of Stripe ports routed: 0
[04/01 18:19:38    263s]   Number of Core ports routed: 0
[04/01 18:19:38    263s]   Number of Pad ports routed: 0
[04/01 18:19:38    263s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2461.00 megs.
[04/01 18:19:38    263s] 
[04/01 18:19:38    263s] 
[04/01 18:19:38    263s] 
[04/01 18:19:38    263s]  Begin updating DB with routing results ...
[04/01 18:19:38    263s]  Updating DB with 0 via definition ...
[04/01 18:19:38    263s] sroute created 0 wire.
[04/01 18:19:38    263s] ViaGen created 0 via, deleted 0 via to avoid violation.
[04/01 18:20:51    271s] <CMD> setMultiCpuUsage -localCpu 4 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[04/01 18:20:51    271s] Setting releaseMultiCpuLicenseMode to false.
[04/01 18:20:51    271s] <CMD> setDistributeHost -local
[04/01 18:20:51    271s] The timeout for a remote job to respond is 3600 seconds.
[04/01 18:20:51    271s] Submit command for task runs will be: local
[04/01 18:20:54    272s] <CMD> setMultiCpuUsage -localCpu 4 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[04/01 18:20:54    272s] Setting releaseMultiCpuLicenseMode to false.
[04/01 18:20:54    272s] <CMD> setDistributeHost -local
[04/01 18:20:54    272s] The timeout for a remote job to respond is 3600 seconds.
[04/01 18:20:54    272s] Submit command for task runs will be: local
[04/01 18:20:58    272s] <CMD> setPlaceMode -fp false
[04/01 18:20:58    272s] <CMD> place_design
[04/01 18:20:58    272s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/01 18:20:58    272s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 3, percentage of missing scan cell = 0.00% (0 / 3)
[04/01 18:20:58    272s] ### Time Record (colorize_geometry) is installed.
[04/01 18:20:58    272s] #Start colorize_geometry on Tue Apr  1 18:20:58 2025
[04/01 18:20:58    272s] #
[04/01 18:20:58    272s] ### Time Record (Pre Callback) is installed.
[04/01 18:20:58    272s] ### Time Record (Pre Callback) is uninstalled.
[04/01 18:20:58    272s] ### Time Record (DB Import) is installed.
[04/01 18:20:58    272s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[04/01 18:20:58    272s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=339471385 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[04/01 18:20:58    272s] ### Time Record (DB Import) is uninstalled.
[04/01 18:20:58    272s] ### Time Record (DB Export) is installed.
[04/01 18:20:58    272s] Extracting standard cell pins and blockage ...... 
[04/01 18:20:59    272s] Pin and blockage extraction finished
[04/01 18:20:59    272s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=339471385 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[04/01 18:20:59    272s] ### Time Record (DB Export) is uninstalled.
[04/01 18:20:59    272s] ### Time Record (Post Callback) is installed.
[04/01 18:20:59    272s] ### Time Record (Post Callback) is uninstalled.
[04/01 18:20:59    272s] #
[04/01 18:20:59    272s] #colorize_geometry statistics:
[04/01 18:20:59    272s] #Cpu time = 00:00:00
[04/01 18:20:59    272s] #Elapsed time = 00:00:00
[04/01 18:20:59    272s] #Increased memory = -14.02 (MB)
[04/01 18:20:59    272s] #Total memory = 1156.79 (MB)
[04/01 18:20:59    272s] #Peak memory = 1173.25 (MB)
[04/01 18:20:59    272s] #Number of warnings = 1
[04/01 18:20:59    272s] #Total number of warnings = 1
[04/01 18:20:59    272s] #Number of fails = 0
[04/01 18:20:59    272s] #Total number of fails = 0
[04/01 18:20:59    272s] #Complete colorize_geometry on Tue Apr  1 18:20:59 2025
[04/01 18:20:59    272s] #
[04/01 18:20:59    272s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[04/01 18:20:59    272s] ### Time Record (colorize_geometry) is uninstalled.
[04/01 18:20:59    272s] ### 
[04/01 18:20:59    272s] ###   Scalability Statistics
[04/01 18:20:59    272s] ### 
[04/01 18:20:59    272s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:20:59    272s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/01 18:20:59    272s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:20:59    272s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/01 18:20:59    272s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/01 18:20:59    272s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/01 18:20:59    272s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/01 18:20:59    272s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[04/01 18:20:59    272s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:20:59    272s] ### 
[04/01 18:20:59    272s] *** Starting placeDesign default flow ***
[04/01 18:20:59    272s] **Info: Trial Route has Max Route Layer 15/4.
[04/01 18:20:59    272s] ### Creating LA Mngr. totSessionCpu=0:04:33 mem=1332.5M
[04/01 18:20:59    272s] ### Creating LA Mngr, finished. totSessionCpu=0:04:33 mem=1332.5M
[04/01 18:20:59    272s] *** Start deleteBufferTree ***
[04/01 18:20:59    273s] Multithreaded Timing Analysis is initialized with 4 threads
[04/01 18:20:59    273s] 
[04/01 18:20:59    273s] Info: Detect buffers to remove automatically.
[04/01 18:20:59    273s] Analyzing netlist ...
[04/01 18:20:59    273s] Updating netlist
[04/01 18:20:59    273s] AAE DB initialization (MEM=1356.86 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/01 18:20:59    273s] Start AAE Lib Loading. (MEM=1356.86)
[04/01 18:20:59    273s] End AAE Lib Loading. (MEM=1375.94 CPU=0:00:00.0 Real=0:00:00.0)
[04/01 18:20:59    273s] 
[04/01 18:20:59    273s] *summary: 3 instances (buffers/inverters) removed
[04/01 18:20:59    273s] *** Finish deleteBufferTree (0:00:00.4) ***
[04/01 18:20:59    273s] 
[04/01 18:20:59    273s] TimeStamp Deleting Cell Server Begin ...
[04/01 18:20:59    273s] 
[04/01 18:20:59    273s] TimeStamp Deleting Cell Server End ...
[04/01 18:20:59    273s] **INFO: Enable pre-place timing setting for timing analysis
[04/01 18:20:59    273s] Set Using Default Delay Limit as 101.
[04/01 18:20:59    273s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/01 18:20:59    273s] Set Default Net Delay as 0 ps.
[04/01 18:20:59    273s] Set Default Net Load as 0 pF. 
[04/01 18:20:59    273s] **INFO: Analyzing IO path groups for slack adjustment
[04/01 18:20:59    273s] Effort level <high> specified for reg2reg_tmp.7513 path_group
[04/01 18:20:59    273s] #################################################################################
[04/01 18:20:59    273s] # Design Stage: PreRoute
[04/01 18:20:59    273s] # Design Name: lock
[04/01 18:20:59    273s] # Design Mode: 90nm
[04/01 18:20:59    273s] # Analysis Mode: MMMC Non-OCV 
[04/01 18:20:59    273s] # Parasitics Mode: No SPEF/RCDB 
[04/01 18:20:59    273s] # Signoff Settings: SI Off 
[04/01 18:20:59    273s] #################################################################################
[04/01 18:20:59    273s] Topological Sorting (REAL = 0:00:00.0, MEM = 1388.7M, InitMEM = 1387.7M)
[04/01 18:20:59    273s] Calculate delays in BcWc mode...
[04/01 18:20:59    273s] Start delay calculation (fullDC) (4 T). (MEM=1388.72)
[04/01 18:20:59    273s] End AAE Lib Interpolated Model. (MEM=1400.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:20:59    273s] First Iteration Infinite Tw... 
[04/01 18:20:59    273s] Total number of fetched objects 28
[04/01 18:20:59    273s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:20:59    273s] End delay calculation. (MEM=1654.18 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:20:59    273s] End delay calculation (fullDC). (MEM=1574.48 CPU=0:00:00.1 REAL=0:00:00.0)
[04/01 18:20:59    273s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1574.5M) ***
[04/01 18:20:59    273s] **INFO: Disable pre-place timing setting for timing analysis
[04/01 18:20:59    273s] Set Using Default Delay Limit as 1000.
[04/01 18:20:59    273s] Set Default Net Delay as 1000 ps.
[04/01 18:20:59    273s] Set Default Net Load as 0.5 pF. 
[04/01 18:20:59    273s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/01 18:20:59    273s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/01 18:20:59    273s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/01 18:20:59    273s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1565.0M
[04/01 18:20:59    273s] Deleted 0 physical inst  (cell - / prefix -).
[04/01 18:20:59    273s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1565.0M
[04/01 18:20:59    273s] INFO: #ExclusiveGroups=0
[04/01 18:20:59    273s] INFO: There are no Exclusive Groups.
[04/01 18:20:59    273s] *** Starting "NanoPlace(TM) placement v#9 (mem=1565.0M)" ...
[04/01 18:20:59    273s] No user-set net weight.
[04/01 18:20:59    273s] Net fanout histogram:
[04/01 18:20:59    273s] 2		: 12 (42.9%) nets
[04/01 18:20:59    273s] 3		: 4 (14.3%) nets
[04/01 18:20:59    273s] 4     -	14	: 12 (42.9%) nets
[04/01 18:20:59    273s] 15    -	39	: 0 (0.0%) nets
[04/01 18:20:59    273s] 40    -	79	: 0 (0.0%) nets
[04/01 18:20:59    273s] 80    -	159	: 0 (0.0%) nets
[04/01 18:20:59    273s] 160   -	319	: 0 (0.0%) nets
[04/01 18:20:59    273s] 320   -	639	: 0 (0.0%) nets
[04/01 18:20:59    273s] 640   -	1279	: 0 (0.0%) nets
[04/01 18:20:59    273s] 1280  -	2559	: 0 (0.0%) nets
[04/01 18:20:59    273s] 2560  -	5119	: 0 (0.0%) nets
[04/01 18:20:59    273s] 5120+		: 0 (0.0%) nets
[04/01 18:20:59    273s] no activity file in design. spp won't run.
[04/01 18:20:59    273s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[04/01 18:20:59    273s] z: 2, totalTracks: 1
[04/01 18:20:59    273s] z: 4, totalTracks: 1
[04/01 18:20:59    273s] # Building lock llgBox search-tree.
[04/01 18:20:59    273s] #std cell=22 (0 fixed + 22 movable) #buf cell=0 #inv cell=3 #block=0 (0 floating + 0 preplaced)
[04/01 18:20:59    273s] #ioInst=0 #net=28 #term=91 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=6
[04/01 18:20:59    273s] stdCell: 22 single + 0 double + 0 multi
[04/01 18:20:59    273s] Total standard cell length = 0.0896 (mm), area = 0.0005 (mm^2)
[04/01 18:20:59    273s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1565.0M
[04/01 18:20:59    273s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1565.0M
[04/01 18:20:59    273s] Core basic site is CoreSite
[04/01 18:20:59    273s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1565.0M
[04/01 18:20:59    273s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:1597.0M
[04/01 18:20:59    273s] Use non-trimmed site array because memory saving is not enough.
[04/01 18:20:59    273s] SiteArray: non-trimmed site array dimensions = 176 x 1768
[04/01 18:20:59    273s] SiteArray: use 1,261,568 bytes
[04/01 18:20:59    273s] SiteArray: current memory after site array memory allocation 1598.2M
[04/01 18:20:59    273s] SiteArray: FP blocked sites are writable
[04/01 18:20:59    273s] Estimated cell power/ground rail width = 0.700 um
[04/01 18:20:59    273s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:20:59    273s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1598.2M
[04/01 18:20:59    273s] Process 1599 wires and vias for routing blockage analysis
[04/01 18:20:59    273s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.004, MEM:1598.2M
[04/01 18:20:59    273s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1598.2M
[04/01 18:20:59    273s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.057, MEM:1598.2M
[04/01 18:20:59    273s] OPERPROF: Starting pre-place ADS at level 1, MEM:1598.2M
[04/01 18:20:59    273s] Skip ADS for small design.
[04/01 18:20:59    273s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.007, MEM:1598.2M
[04/01 18:20:59    273s] Average module density = 0.001.
[04/01 18:20:59    273s] Density for the design = 0.001.
[04/01 18:20:59    273s]        = stdcell_area 160 sites (502 um^2) / alloc_area 311168 sites (975823 um^2).
[04/01 18:20:59    273s] Pin Density = 0.0002924.
[04/01 18:20:59    273s]             = total # of pins 91 / total area 311168.
[04/01 18:20:59    273s] OPERPROF: Starting spMPad at level 1, MEM:1436.2M
[04/01 18:20:59    273s] OPERPROF:   Starting spContextMPad at level 2, MEM:1436.2M
[04/01 18:20:59    273s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1436.2M
[04/01 18:20:59    273s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1436.2M
[04/01 18:20:59    273s] Initial padding reaches pin density 0.466 for top
[04/01 18:20:59    273s] InitPadU 0.001 -> 0.001 for top
[04/01 18:20:59    273s] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[04/01 18:20:59    273s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1436.2M
[04/01 18:20:59    273s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.003, MEM:1436.2M
[04/01 18:20:59    273s] === lastAutoLevel = 9 
[04/01 18:20:59    273s] OPERPROF: Starting spInitNetWt at level 1, MEM:1436.2M
[04/01 18:20:59    273s] no activity file in design. spp won't run.
[04/01 18:20:59    273s] [spp] 0
[04/01 18:20:59    273s] [adp] 0:1:1:3
[04/01 18:20:59    273s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.001, MEM:1436.2M
[04/01 18:20:59    273s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/01 18:20:59    273s] OPERPROF: Starting npMain at level 1, MEM:1436.2M
[04/01 18:21:00    273s] OPERPROF:   Starting npPlace at level 2, MEM:1452.2M
[04/01 18:21:00    273s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:21:00    273s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:21:00    273s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1490.2M
[04/01 18:21:00    273s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:21:00    273s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:21:00    273s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1490.2M
[04/01 18:21:00    273s] exp_mt_sequential is set from setPlaceMode option to 1
[04/01 18:21:00    273s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[04/01 18:21:00    273s] place_exp_mt_interval set to default 32
[04/01 18:21:00    273s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/01 18:21:00    273s] Iteration  3: Total net bbox = 6.458e-02 (2.68e-02 3.78e-02)
[04/01 18:21:00    273s]               Est.  stn bbox = 6.748e-02 (2.78e-02 3.97e-02)
[04/01 18:21:00    273s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1491.6M
[04/01 18:21:00    273s] Iteration  4: Total net bbox = 1.518e-02 (7.47e-03 7.71e-03)
[04/01 18:21:00    273s]               Est.  stn bbox = 1.592e-02 (7.85e-03 8.08e-03)
[04/01 18:21:00    273s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1491.6M
[04/01 18:21:00    273s] Iteration  5: Total net bbox = 3.814e-03 (1.80e-03 2.01e-03)
[04/01 18:21:00    273s]               Est.  stn bbox = 3.987e-03 (1.88e-03 2.11e-03)
[04/01 18:21:00    273s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1491.6M
[04/01 18:21:00    273s] OPERPROF:   Finished npPlace at level 2, CPU:0.050, REAL:0.051, MEM:1491.6M
[04/01 18:21:00    273s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:1.056, MEM:1491.6M
[04/01 18:21:00    273s] OPERPROF: Starting npMain at level 1, MEM:1491.6M
[04/01 18:21:00    273s] OPERPROF:   Starting npPlace at level 2, MEM:1523.6M
[04/01 18:21:00    273s] Iteration  6: Total net bbox = 2.059e-01 (1.30e-01 7.59e-02)
[04/01 18:21:00    273s]               Est.  stn bbox = 2.167e-01 (1.38e-01 7.91e-02)
[04/01 18:21:00    273s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1523.6M
[04/01 18:21:00    273s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.038, MEM:1523.6M
[04/01 18:21:00    273s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.041, MEM:1523.6M
[04/01 18:21:00    273s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1523.6M
[04/01 18:21:00    273s] Starting Early Global Route rough congestion estimation: mem = 1523.6M
[04/01 18:21:00    273s] (I)       Started Import and model ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Started Create place DB ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Started Import place data ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Started Read instances and placement ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Started Read nets ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Started Create route DB ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       == Non-default Options ==
[04/01 18:21:00    273s] (I)       Print mode                                         : 2
[04/01 18:21:00    273s] (I)       Stop if highly congested                           : false
[04/01 18:21:00    273s] (I)       Maximum routing layer                              : 4
[04/01 18:21:00    273s] (I)       Assign partition pins                              : false
[04/01 18:21:00    273s] (I)       Support large GCell                                : true
[04/01 18:21:00    273s] (I)       Number of threads                                  : 4
[04/01 18:21:00    273s] (I)       Number of rows per GCell                           : 12
[04/01 18:21:00    273s] (I)       Max num rows per GCell                             : 32
[04/01 18:21:00    273s] (I)       Method to set GCell size                           : row
[04/01 18:21:00    273s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:21:00    273s] (I)       Started Import route data (4T) ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Use row-based GCell size
[04/01 18:21:00    273s] (I)       Use row-based GCell align
[04/01 18:21:00    273s] (I)       GCell unit size   : 5600
[04/01 18:21:00    273s] (I)       GCell multiplier  : 12
[04/01 18:21:00    273s] (I)       GCell row height  : 5600
[04/01 18:21:00    273s] (I)       Actual row height : 5600
[04/01 18:21:00    273s] (I)       GCell align ref   : 124880 124880
[04/01 18:21:00    273s] [NR-eGR] Track table information for default rule: 
[04/01 18:21:00    273s] [NR-eGR] M1 has no routable track
[04/01 18:21:00    273s] [NR-eGR] M2 has single uniform track structure
[04/01 18:21:00    273s] [NR-eGR] M3 has single uniform track structure
[04/01 18:21:00    273s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:21:00    273s] (I)       ============== Default via ===============
[04/01 18:21:00    273s] (I)       +---+------------------+-----------------+
[04/01 18:21:00    273s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:21:00    273s] (I)       +---+------------------+-----------------+
[04/01 18:21:00    273s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:21:00    273s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:21:00    273s] (I)       | 3 |    3  VL         |    8  VL_TOS_E  |
[04/01 18:21:00    273s] (I)       +---+------------------+-----------------+
[04/01 18:21:00    273s] (I)       Started Read blockages ( Layer 2-4 ) ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Started Read routing blockages ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Started Read instance blockages ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Started Read PG blockages ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] [NR-eGR] Read 3481 PG shapes
[04/01 18:21:00    273s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Started Read boundary cut boxes ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:21:00    273s] [NR-eGR] #Instance Blockages : 0
[04/01 18:21:00    273s] [NR-eGR] #PG Blockages       : 3481
[04/01 18:21:00    273s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:21:00    273s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:21:00    273s] (I)       Finished Read blockages ( Layer 2-4 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Started Read blackboxes ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:21:00    273s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Started Read prerouted ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:21:00    273s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Started Read unlegalized nets ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Started Read nets ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:21:00    273s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Started Set up via pillars ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       early_global_route_priority property id does not exist.
[04/01 18:21:00    273s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Model blockages into capacity
[04/01 18:21:00    273s] (I)       Read Num Blocks=3481  Num Prerouted Wires=0  Num CS=0
[04/01 18:21:00    273s] (I)       Started Initialize 3D capacity ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:21:00    273s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:21:00    273s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:21:00    273s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       -- layer congestion ratio --
[04/01 18:21:00    273s] (I)       Layer 1 : 0.100000
[04/01 18:21:00    273s] (I)       Layer 2 : 0.700000
[04/01 18:21:00    273s] (I)       Layer 3 : 0.700000
[04/01 18:21:00    273s] (I)       Layer 4 : 0.700000
[04/01 18:21:00    273s] (I)       ----------------------------
[04/01 18:21:00    273s] (I)       Number of ignored nets                =      0
[04/01 18:21:00    273s] (I)       Number of connected nets              =      0
[04/01 18:21:00    273s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:21:00    273s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:21:00    273s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:21:00    273s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:21:00    273s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:21:00    273s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:21:00    273s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:21:00    273s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:21:00    273s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:21:00    273s] (I)       Finished Import route data (4T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Started Read aux data ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Started Others data preparation ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:21:00    273s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Started Create route kernel ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Ndr track 0 does not exist
[04/01 18:21:00    273s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:21:00    273s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:21:00    273s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:21:00    273s] (I)       Site width          :   560  (dbu)
[04/01 18:21:00    273s] (I)       Row height          :  5600  (dbu)
[04/01 18:21:00    273s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:21:00    273s] (I)       GCell width         : 67200  (dbu)
[04/01 18:21:00    273s] (I)       GCell height        : 67200  (dbu)
[04/01 18:21:00    273s] (I)       Grid                :    19    19     4
[04/01 18:21:00    273s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:21:00    273s] (I)       Vertical capacity   :     0 67200     0 67200
[04/01 18:21:00    273s] (I)       Horizontal capacity :     0     0 67200     0
[04/01 18:21:00    273s] (I)       Default wire width  :   230   280   280   440
[04/01 18:21:00    273s] (I)       Default wire space  :   230   280   280   460
[04/01 18:21:00    273s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:21:00    273s] (I)       Default pitch size  :   460   560   560  1120
[04/01 18:21:00    273s] (I)       First track coord   :     0   280   560  1400
[04/01 18:21:00    273s] (I)       Num tracks per GCell: 146.09 120.00 120.00 60.00
[04/01 18:21:00    273s] (I)       Total num of tracks :     0  2214  2213  1106
[04/01 18:21:00    273s] (I)       Num of masks        :     1     1     1     1
[04/01 18:21:00    273s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:21:00    273s] (I)       --------------------------------------------------------
[04/01 18:21:00    273s] 
[04/01 18:21:00    273s] [NR-eGR] ============ Routing rule table ============
[04/01 18:21:00    273s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:21:00    273s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:21:00    273s] (I)       Pitch:  L1=460  L2=560  L3=560  L4=1120
[04/01 18:21:00    273s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:21:00    273s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:21:00    273s] [NR-eGR] ========================================
[04/01 18:21:00    273s] [NR-eGR] 
[04/01 18:21:00    273s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/01 18:21:00    273s] (I)       blocked tracks on layer2 : = 19221 / 42066 (45.69%)
[04/01 18:21:00    273s] (I)       blocked tracks on layer3 : = 24530 / 42047 (58.34%)
[04/01 18:21:00    273s] (I)       blocked tracks on layer4 : = 1884 / 21014 (8.97%)
[04/01 18:21:00    273s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Reset routing kernel
[04/01 18:21:00    273s] (I)       Started Initialization ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       numLocalWires=97  numGlobalNetBranches=0  numLocalNetBranches=57
[04/01 18:21:00    273s] (I)       totalPins=81  totalGlobalPin=0 (0.00%)
[04/01 18:21:00    273s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Started Generate topology (4T) ( Curr Mem: 1523.61 MB )
[04/01 18:21:00    273s] (I)       Finished Generate topology (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1555.63 MB )
[04/01 18:21:00    273s] (I)       total 2D Cap : 84143 = (34555 H, 49588 V)
[04/01 18:21:00    273s] (I)       Started Export 2D cong map ( Curr Mem: 1555.63 MB )
[04/01 18:21:00    273s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:21:00    273s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1555.63 MB )
[04/01 18:21:00    273s] Finished Early Global Route rough congestion estimation: mem = 1555.6M
[04/01 18:21:00    273s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.027, MEM:1555.6M
[04/01 18:21:00    273s] earlyGlobalRoute rough estimation gcell size 12 row height
[04/01 18:21:00    273s] OPERPROF: Starting CDPad at level 1, MEM:1555.6M
[04/01 18:21:00    273s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=67.200
[04/01 18:21:00    273s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.009, MEM:1555.6M
[04/01 18:21:00    273s] OPERPROF: Starting npMain at level 1, MEM:1555.6M
[04/01 18:21:00    273s] OPERPROF:   Starting npPlace at level 2, MEM:1587.6M
[04/01 18:21:01    273s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.031, MEM:1587.6M
[04/01 18:21:01    273s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.034, MEM:1555.6M
[04/01 18:21:01    273s] Global placement CDP skipped at cutLevel 7.
[04/01 18:21:01    273s] Iteration  7: Total net bbox = 7.486e+03 (3.78e+03 3.71e+03)
[04/01 18:21:01    273s]               Est.  stn bbox = 7.737e+03 (3.91e+03 3.83e+03)
[04/01 18:21:01    273s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1555.6M
[04/01 18:21:01    273s] Iteration  8: Total net bbox = 7.486e+03 (3.78e+03 3.71e+03)
[04/01 18:21:01    273s]               Est.  stn bbox = 7.737e+03 (3.91e+03 3.83e+03)
[04/01 18:21:01    273s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1555.6M
[04/01 18:21:01    273s] OPERPROF: Starting npMain at level 1, MEM:1555.6M
[04/01 18:21:01    273s] OPERPROF:   Starting npPlace at level 2, MEM:1587.6M
[04/01 18:21:01    273s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.038, MEM:1588.6M
[04/01 18:21:01    273s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:0.041, MEM:1556.6M
[04/01 18:21:01    273s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1556.6M
[04/01 18:21:01    273s] Starting Early Global Route rough congestion estimation: mem = 1556.6M
[04/01 18:21:01    273s] (I)       Started Import and model ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Started Create place DB ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Started Import place data ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Started Read instances and placement ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Started Read nets ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Started Create route DB ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       == Non-default Options ==
[04/01 18:21:01    273s] (I)       Print mode                                         : 2
[04/01 18:21:01    273s] (I)       Stop if highly congested                           : false
[04/01 18:21:01    273s] (I)       Maximum routing layer                              : 4
[04/01 18:21:01    273s] (I)       Assign partition pins                              : false
[04/01 18:21:01    273s] (I)       Support large GCell                                : true
[04/01 18:21:01    273s] (I)       Number of threads                                  : 4
[04/01 18:21:01    273s] (I)       Number of rows per GCell                           : 6
[04/01 18:21:01    273s] (I)       Max num rows per GCell                             : 32
[04/01 18:21:01    273s] (I)       Method to set GCell size                           : row
[04/01 18:21:01    273s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:21:01    273s] (I)       Started Import route data (4T) ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Use row-based GCell size
[04/01 18:21:01    273s] (I)       Use row-based GCell align
[04/01 18:21:01    273s] (I)       GCell unit size   : 5600
[04/01 18:21:01    273s] (I)       GCell multiplier  : 6
[04/01 18:21:01    273s] (I)       GCell row height  : 5600
[04/01 18:21:01    273s] (I)       Actual row height : 5600
[04/01 18:21:01    273s] (I)       GCell align ref   : 124880 124880
[04/01 18:21:01    273s] [NR-eGR] Track table information for default rule: 
[04/01 18:21:01    273s] [NR-eGR] M1 has no routable track
[04/01 18:21:01    273s] [NR-eGR] M2 has single uniform track structure
[04/01 18:21:01    273s] [NR-eGR] M3 has single uniform track structure
[04/01 18:21:01    273s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:21:01    273s] (I)       ============== Default via ===============
[04/01 18:21:01    273s] (I)       +---+------------------+-----------------+
[04/01 18:21:01    273s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:21:01    273s] (I)       +---+------------------+-----------------+
[04/01 18:21:01    273s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:21:01    273s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:21:01    273s] (I)       | 3 |    3  VL         |    8  VL_TOS_E  |
[04/01 18:21:01    273s] (I)       +---+------------------+-----------------+
[04/01 18:21:01    273s] (I)       Started Read blockages ( Layer 2-4 ) ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Started Read routing blockages ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Started Read instance blockages ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Started Read PG blockages ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] [NR-eGR] Read 3481 PG shapes
[04/01 18:21:01    273s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Started Read boundary cut boxes ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:21:01    273s] [NR-eGR] #Instance Blockages : 0
[04/01 18:21:01    273s] [NR-eGR] #PG Blockages       : 3481
[04/01 18:21:01    273s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:21:01    273s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:21:01    273s] (I)       Finished Read blockages ( Layer 2-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Started Read blackboxes ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:21:01    273s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Started Read prerouted ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:21:01    273s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Started Read unlegalized nets ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Started Read nets ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:21:01    273s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Started Set up via pillars ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       early_global_route_priority property id does not exist.
[04/01 18:21:01    273s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Model blockages into capacity
[04/01 18:21:01    273s] (I)       Read Num Blocks=3481  Num Prerouted Wires=0  Num CS=0
[04/01 18:21:01    273s] (I)       Started Initialize 3D capacity ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:21:01    273s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:21:01    273s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:21:01    273s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       -- layer congestion ratio --
[04/01 18:21:01    273s] (I)       Layer 1 : 0.100000
[04/01 18:21:01    273s] (I)       Layer 2 : 0.700000
[04/01 18:21:01    273s] (I)       Layer 3 : 0.700000
[04/01 18:21:01    273s] (I)       Layer 4 : 0.700000
[04/01 18:21:01    273s] (I)       ----------------------------
[04/01 18:21:01    273s] (I)       Number of ignored nets                =      0
[04/01 18:21:01    273s] (I)       Number of connected nets              =      0
[04/01 18:21:01    273s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:21:01    273s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:21:01    273s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:21:01    273s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:21:01    273s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:21:01    273s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:21:01    273s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:21:01    273s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:21:01    273s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:21:01    273s] (I)       Finished Import route data (4T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Started Read aux data ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Started Others data preparation ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:21:01    273s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Started Create route kernel ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Ndr track 0 does not exist
[04/01 18:21:01    273s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:21:01    273s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:21:01    273s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:21:01    273s] (I)       Site width          :   560  (dbu)
[04/01 18:21:01    273s] (I)       Row height          :  5600  (dbu)
[04/01 18:21:01    273s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:21:01    273s] (I)       GCell width         : 33600  (dbu)
[04/01 18:21:01    273s] (I)       GCell height        : 33600  (dbu)
[04/01 18:21:01    273s] (I)       Grid                :    37    37     4
[04/01 18:21:01    273s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:21:01    273s] (I)       Vertical capacity   :     0 33600     0 33600
[04/01 18:21:01    273s] (I)       Horizontal capacity :     0     0 33600     0
[04/01 18:21:01    273s] (I)       Default wire width  :   230   280   280   440
[04/01 18:21:01    273s] (I)       Default wire space  :   230   280   280   460
[04/01 18:21:01    273s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:21:01    273s] (I)       Default pitch size  :   460   560   560  1120
[04/01 18:21:01    273s] (I)       First track coord   :     0   280   560  1400
[04/01 18:21:01    273s] (I)       Num tracks per GCell: 73.04 60.00 60.00 30.00
[04/01 18:21:01    273s] (I)       Total num of tracks :     0  2214  2213  1106
[04/01 18:21:01    273s] (I)       Num of masks        :     1     1     1     1
[04/01 18:21:01    273s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:21:01    273s] (I)       --------------------------------------------------------
[04/01 18:21:01    273s] 
[04/01 18:21:01    273s] [NR-eGR] ============ Routing rule table ============
[04/01 18:21:01    273s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:21:01    273s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:21:01    273s] (I)       Pitch:  L1=460  L2=560  L3=560  L4=1120
[04/01 18:21:01    273s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:21:01    273s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:21:01    273s] [NR-eGR] ========================================
[04/01 18:21:01    273s] [NR-eGR] 
[04/01 18:21:01    273s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/01 18:21:01    273s] (I)       blocked tracks on layer2 : = 21889 / 81918 (26.72%)
[04/01 18:21:01    273s] (I)       blocked tracks on layer3 : = 30122 / 81881 (36.79%)
[04/01 18:21:01    273s] (I)       blocked tracks on layer4 : = 3601 / 40922 (8.80%)
[04/01 18:21:01    273s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Reset routing kernel
[04/01 18:21:01    273s] (I)       Started Initialization ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       numLocalWires=95  numGlobalNetBranches=0  numLocalNetBranches=57
[04/01 18:21:01    273s] (I)       totalPins=81  totalGlobalPin=0 (0.00%)
[04/01 18:21:01    273s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Started Generate topology (4T) ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       Finished Generate topology (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] (I)       total 2D Cap : 169848 = (67783 H, 102065 V)
[04/01 18:21:01    273s] (I)       Started Export 2D cong map ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:21:01    273s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    273s] Finished Early Global Route rough congestion estimation: mem = 1556.6M
[04/01 18:21:01    273s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.012, MEM:1556.6M
[04/01 18:21:01    273s] earlyGlobalRoute rough estimation gcell size 6 row height
[04/01 18:21:01    273s] OPERPROF: Starting CDPad at level 1, MEM:1556.6M
[04/01 18:21:01    273s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=33.600
[04/01 18:21:01    273s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.008, MEM:1556.6M
[04/01 18:21:01    273s] OPERPROF: Starting npMain at level 1, MEM:1556.6M
[04/01 18:21:01    273s] OPERPROF:   Starting npPlace at level 2, MEM:1588.6M
[04/01 18:21:01    274s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.031, MEM:1588.6M
[04/01 18:21:01    274s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.034, MEM:1556.6M
[04/01 18:21:01    274s] Global placement CDP skipped at cutLevel 9.
[04/01 18:21:01    274s] Iteration  9: Total net bbox = 7.487e+03 (3.78e+03 3.71e+03)
[04/01 18:21:01    274s]               Est.  stn bbox = 7.738e+03 (3.91e+03 3.83e+03)
[04/01 18:21:01    274s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1556.6M
[04/01 18:21:01    274s] Iteration 10: Total net bbox = 7.487e+03 (3.78e+03 3.71e+03)
[04/01 18:21:01    274s]               Est.  stn bbox = 7.738e+03 (3.91e+03 3.83e+03)
[04/01 18:21:01    274s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1556.6M
[04/01 18:21:01    274s] OPERPROF: Starting npMain at level 1, MEM:1556.6M
[04/01 18:21:01    274s] OPERPROF:   Starting npPlace at level 2, MEM:1588.6M
[04/01 18:21:01    274s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.037, MEM:1588.6M
[04/01 18:21:01    274s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.040, MEM:1556.6M
[04/01 18:21:01    274s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1556.6M
[04/01 18:21:01    274s] Starting Early Global Route rough congestion estimation: mem = 1556.6M
[04/01 18:21:01    274s] (I)       Started Import and model ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Create place DB ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Import place data ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Read instances and placement ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Read nets ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Create route DB ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       == Non-default Options ==
[04/01 18:21:01    274s] (I)       Print mode                                         : 2
[04/01 18:21:01    274s] (I)       Stop if highly congested                           : false
[04/01 18:21:01    274s] (I)       Maximum routing layer                              : 4
[04/01 18:21:01    274s] (I)       Assign partition pins                              : false
[04/01 18:21:01    274s] (I)       Support large GCell                                : true
[04/01 18:21:01    274s] (I)       Number of threads                                  : 4
[04/01 18:21:01    274s] (I)       Number of rows per GCell                           : 3
[04/01 18:21:01    274s] (I)       Max num rows per GCell                             : 32
[04/01 18:21:01    274s] (I)       Method to set GCell size                           : row
[04/01 18:21:01    274s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:21:01    274s] (I)       Started Import route data (4T) ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Use row-based GCell size
[04/01 18:21:01    274s] (I)       Use row-based GCell align
[04/01 18:21:01    274s] (I)       GCell unit size   : 5600
[04/01 18:21:01    274s] (I)       GCell multiplier  : 3
[04/01 18:21:01    274s] (I)       GCell row height  : 5600
[04/01 18:21:01    274s] (I)       Actual row height : 5600
[04/01 18:21:01    274s] (I)       GCell align ref   : 124880 124880
[04/01 18:21:01    274s] [NR-eGR] Track table information for default rule: 
[04/01 18:21:01    274s] [NR-eGR] M1 has no routable track
[04/01 18:21:01    274s] [NR-eGR] M2 has single uniform track structure
[04/01 18:21:01    274s] [NR-eGR] M3 has single uniform track structure
[04/01 18:21:01    274s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:21:01    274s] (I)       ============== Default via ===============
[04/01 18:21:01    274s] (I)       +---+------------------+-----------------+
[04/01 18:21:01    274s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:21:01    274s] (I)       +---+------------------+-----------------+
[04/01 18:21:01    274s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:21:01    274s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:21:01    274s] (I)       | 3 |    3  VL         |    8  VL_TOS_E  |
[04/01 18:21:01    274s] (I)       +---+------------------+-----------------+
[04/01 18:21:01    274s] (I)       Started Read blockages ( Layer 2-4 ) ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Read routing blockages ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Read instance blockages ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Read PG blockages ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] [NR-eGR] Read 3481 PG shapes
[04/01 18:21:01    274s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Read boundary cut boxes ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:21:01    274s] [NR-eGR] #Instance Blockages : 0
[04/01 18:21:01    274s] [NR-eGR] #PG Blockages       : 3481
[04/01 18:21:01    274s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:21:01    274s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:21:01    274s] (I)       Finished Read blockages ( Layer 2-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Read blackboxes ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:21:01    274s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Read prerouted ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:21:01    274s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Read unlegalized nets ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Read nets ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:21:01    274s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Set up via pillars ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       early_global_route_priority property id does not exist.
[04/01 18:21:01    274s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Model blockages into capacity
[04/01 18:21:01    274s] (I)       Read Num Blocks=3481  Num Prerouted Wires=0  Num CS=0
[04/01 18:21:01    274s] (I)       Started Initialize 3D capacity ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:21:01    274s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:21:01    274s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:21:01    274s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       -- layer congestion ratio --
[04/01 18:21:01    274s] (I)       Layer 1 : 0.100000
[04/01 18:21:01    274s] (I)       Layer 2 : 0.700000
[04/01 18:21:01    274s] (I)       Layer 3 : 0.700000
[04/01 18:21:01    274s] (I)       Layer 4 : 0.700000
[04/01 18:21:01    274s] (I)       ----------------------------
[04/01 18:21:01    274s] (I)       Number of ignored nets                =      0
[04/01 18:21:01    274s] (I)       Number of connected nets              =      0
[04/01 18:21:01    274s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:21:01    274s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:21:01    274s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:21:01    274s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:21:01    274s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:21:01    274s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:21:01    274s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:21:01    274s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:21:01    274s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:21:01    274s] (I)       Finished Import route data (4T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Read aux data ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Others data preparation ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:21:01    274s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Create route kernel ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Ndr track 0 does not exist
[04/01 18:21:01    274s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:21:01    274s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:21:01    274s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:21:01    274s] (I)       Site width          :   560  (dbu)
[04/01 18:21:01    274s] (I)       Row height          :  5600  (dbu)
[04/01 18:21:01    274s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:21:01    274s] (I)       GCell width         : 16800  (dbu)
[04/01 18:21:01    274s] (I)       GCell height        : 16800  (dbu)
[04/01 18:21:01    274s] (I)       Grid                :    74    74     4
[04/01 18:21:01    274s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:21:01    274s] (I)       Vertical capacity   :     0 16800     0 16800
[04/01 18:21:01    274s] (I)       Horizontal capacity :     0     0 16800     0
[04/01 18:21:01    274s] (I)       Default wire width  :   230   280   280   440
[04/01 18:21:01    274s] (I)       Default wire space  :   230   280   280   460
[04/01 18:21:01    274s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:21:01    274s] (I)       Default pitch size  :   460   560   560  1120
[04/01 18:21:01    274s] (I)       First track coord   :     0   280   560  1400
[04/01 18:21:01    274s] (I)       Num tracks per GCell: 36.52 30.00 30.00 15.00
[04/01 18:21:01    274s] (I)       Total num of tracks :     0  2214  2213  1106
[04/01 18:21:01    274s] (I)       Num of masks        :     1     1     1     1
[04/01 18:21:01    274s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:21:01    274s] (I)       --------------------------------------------------------
[04/01 18:21:01    274s] 
[04/01 18:21:01    274s] [NR-eGR] ============ Routing rule table ============
[04/01 18:21:01    274s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:21:01    274s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:21:01    274s] (I)       Pitch:  L1=460  L2=560  L3=560  L4=1120
[04/01 18:21:01    274s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:21:01    274s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:21:01    274s] [NR-eGR] ========================================
[04/01 18:21:01    274s] [NR-eGR] 
[04/01 18:21:01    274s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/01 18:21:01    274s] (I)       blocked tracks on layer2 : = 32088 / 163836 (19.59%)
[04/01 18:21:01    274s] (I)       blocked tracks on layer3 : = 46633 / 163762 (28.48%)
[04/01 18:21:01    274s] (I)       blocked tracks on layer4 : = 7012 / 81844 (8.57%)
[04/01 18:21:01    274s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Reset routing kernel
[04/01 18:21:01    274s] (I)       Started Initialization ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       numLocalWires=73  numGlobalNetBranches=5  numLocalNetBranches=49
[04/01 18:21:01    274s] (I)       totalPins=81  totalGlobalPin=6 (7.41%)
[04/01 18:21:01    274s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Generate topology (4T) ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Finished Generate topology (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       total 2D Cap : 351201 = (135507 H, 215694 V)
[04/01 18:21:01    274s] (I)       
[04/01 18:21:01    274s] (I)       ============  Phase 1a Route ============
[04/01 18:21:01    274s] (I)       Started Phase 1a ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Pattern routing (4T) ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Finished Pattern routing (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/01 18:21:01    274s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Usage: 3 = (3 H, 0 V) = (0.00% H, 0.00% V) = (5.040e+01um H, 0.000e+00um V)
[04/01 18:21:01    274s] (I)       Started Add via demand to 2D ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       
[04/01 18:21:01    274s] (I)       ============  Phase 1b Route ============
[04/01 18:21:01    274s] (I)       Started Phase 1b ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Usage: 3 = (3 H, 0 V) = (0.00% H, 0.00% V) = (5.040e+01um H, 0.000e+00um V)
[04/01 18:21:01    274s] (I)       eGR overflow: 0.00% H + 0.00% V
[04/01 18:21:01    274s] 
[04/01 18:21:01    274s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] (I)       Started Export 2D cong map ( Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:21:01    274s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1556.62 MB )
[04/01 18:21:01    274s] Finished Early Global Route rough congestion estimation: mem = 1556.6M
[04/01 18:21:01    274s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.014, MEM:1556.6M
[04/01 18:21:01    274s] earlyGlobalRoute rough estimation gcell size 3 row height
[04/01 18:21:01    274s] OPERPROF: Starting CDPad at level 1, MEM:1556.6M
[04/01 18:21:01    274s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=16.800
[04/01 18:21:01    274s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.012, MEM:1556.6M
[04/01 18:21:01    274s] OPERPROF: Starting npMain at level 1, MEM:1556.6M
[04/01 18:21:01    274s] OPERPROF:   Starting npPlace at level 2, MEM:1588.6M
[04/01 18:21:01    274s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.031, MEM:1590.0M
[04/01 18:21:01    274s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.034, MEM:1558.0M
[04/01 18:21:01    274s] Global placement CDP skipped at cutLevel 11.
[04/01 18:21:01    274s] Iteration 11: Total net bbox = 7.492e+03 (3.78e+03 3.71e+03)
[04/01 18:21:01    274s]               Est.  stn bbox = 7.743e+03 (3.91e+03 3.83e+03)
[04/01 18:21:01    274s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1558.0M
[04/01 18:21:01    274s] Iteration 12: Total net bbox = 7.492e+03 (3.78e+03 3.71e+03)
[04/01 18:21:01    274s]               Est.  stn bbox = 7.743e+03 (3.91e+03 3.83e+03)
[04/01 18:21:01    274s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1558.0M
[04/01 18:21:01    274s] OPERPROF: Starting npMain at level 1, MEM:1558.0M
[04/01 18:21:01    274s] OPERPROF:   Starting npPlace at level 2, MEM:1590.0M
[04/01 18:21:01    274s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1592.5M
[04/01 18:21:01    274s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1595.5M
[04/01 18:21:01    274s] OPERPROF:   Finished npPlace at level 2, CPU:0.300, REAL:0.298, MEM:1595.5M
[04/01 18:21:01    274s] OPERPROF: Finished npMain at level 1, CPU:0.300, REAL:0.301, MEM:1563.4M
[04/01 18:21:01    274s] Iteration 13: Total net bbox = 7.925e+03 (3.97e+03 3.96e+03)
[04/01 18:21:01    274s]               Est.  stn bbox = 8.202e+03 (4.10e+03 4.10e+03)
[04/01 18:21:01    274s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1563.4M
[04/01 18:21:01    274s] [adp] clock
[04/01 18:21:01    274s] [adp] weight, nr nets, wire length
[04/01 18:21:01    274s] [adp]      0        1  1204.268000
[04/01 18:21:01    274s] [adp] data
[04/01 18:21:01    274s] [adp] weight, nr nets, wire length
[04/01 18:21:01    274s] [adp]      0       27  6720.743000
[04/01 18:21:01    274s] [adp] 0.000000|0.000000|0.000000
[04/01 18:21:01    274s] Iteration 14: Total net bbox = 7.925e+03 (3.97e+03 3.96e+03)
[04/01 18:21:01    274s]               Est.  stn bbox = 8.202e+03 (4.10e+03 4.10e+03)
[04/01 18:21:01    274s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1563.4M
[04/01 18:21:01    274s] *** cost = 7.925e+03 (3.97e+03 3.96e+03) (cpu for global=0:00:00.7) real=0:00:02.0***
[04/01 18:21:01    274s] Placement multithread real runtime: 0:00:02.0 with 4 threads.
[04/01 18:21:01    274s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1563.4M
[04/01 18:21:01    274s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1563.4M
[04/01 18:21:01    274s] Solver runtime cpu: 0:00:00.2 real: 0:00:00.2
[04/01 18:21:01    274s] Core Placement runtime cpu: 0:00:00.6 real: 0:00:02.0
[04/01 18:21:01    274s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/01 18:21:01    274s] Type 'man IMPSP-9025' for more detail.
[04/01 18:21:01    274s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1563.4M
[04/01 18:21:01    274s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1563.4M
[04/01 18:21:01    274s] z: 2, totalTracks: 1
[04/01 18:21:01    274s] z: 4, totalTracks: 1
[04/01 18:21:01    274s] #spOpts: mergeVia=F 
[04/01 18:21:01    274s] All LLGs are deleted
[04/01 18:21:01    274s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1563.4M
[04/01 18:21:01    274s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1563.4M
[04/01 18:21:01    274s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1563.4M
[04/01 18:21:01    274s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1563.4M
[04/01 18:21:01    274s] Core basic site is CoreSite
[04/01 18:21:01    274s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1563.4M
[04/01 18:21:01    274s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.002, MEM:1563.4M
[04/01 18:21:01    274s] Fast DP-INIT is on for default
[04/01 18:21:01    274s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:21:01    274s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.016, MEM:1563.4M
[04/01 18:21:01    274s] OPERPROF:       Starting CMU at level 4, MEM:1563.4M
[04/01 18:21:01    274s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:1563.4M
[04/01 18:21:01    274s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.022, MEM:1563.4M
[04/01 18:21:01    274s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1563.4MB).
[04/01 18:21:01    274s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.028, MEM:1563.4M
[04/01 18:21:01    274s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.028, MEM:1563.4M
[04/01 18:21:01    274s] TDRefine: refinePlace mode is spiral
[04/01 18:21:01    274s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7513.1
[04/01 18:21:01    274s] OPERPROF: Starting RefinePlace at level 1, MEM:1563.4M
[04/01 18:21:01    274s] *** Starting refinePlace (0:04:35 mem=1563.4M) ***
[04/01 18:21:01    274s] Total net bbox length = 7.925e+03 (3.966e+03 3.959e+03) (ext = 7.318e+03)
[04/01 18:21:01    274s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:21:01    274s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1563.4M
[04/01 18:21:01    274s] Starting refinePlace ...
[04/01 18:21:01    274s]   Spread Effort: high, standalone mode, useDDP on.
[04/01 18:21:01    274s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1563.4MB) @(0:04:35 - 0:04:35).
[04/01 18:21:01    274s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:21:01    274s] wireLenOptFixPriorityInst 0 inst fixed
[04/01 18:21:01    274s] tweakage running in 4 threads.
[04/01 18:21:01    274s] Placement tweakage begins.
[04/01 18:21:01    274s] wire length = 7.045e+02
[04/01 18:21:01    274s] wire length = 6.820e+02
[04/01 18:21:01    274s] Placement tweakage ends.
[04/01 18:21:01    274s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:21:01    274s] 
[04/01 18:21:01    274s] Running Spiral MT with 4 threads  fetchWidth=64 
[04/01 18:21:01    274s] Move report: legalization moves 22 insts, mean move: 3.24 um, max move: 9.70 um spiral
[04/01 18:21:01    274s] 	Max move on inst (g2): (611.20, 627.14) --> (610.96, 617.68)
[04/01 18:21:01    274s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1563.4MB) @(0:04:35 - 0:04:35).
[04/01 18:21:01    274s] Move report: Detail placement moves 22 insts, mean move: 3.24 um, max move: 9.70 um 
[04/01 18:21:01    274s] 	Max move on inst (g2): (611.20, 627.14) --> (610.96, 617.68)
[04/01 18:21:01    274s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1563.4MB
[04/01 18:21:01    274s] Statistics of distance of Instance movement in refine placement:
[04/01 18:21:01    274s]   maximum (X+Y) =         9.70 um
[04/01 18:21:01    274s]   inst (g2) with max move: (611.2, 627.136) -> (610.96, 617.68)
[04/01 18:21:01    274s]   mean    (X+Y) =         3.24 um
[04/01 18:21:01    274s] Summary Report:
[04/01 18:21:01    274s] Instances move: 22 (out of 22 movable)
[04/01 18:21:01    274s] Instances flipped: 0
[04/01 18:21:01    274s] Mean displacement: 3.24 um
[04/01 18:21:01    274s] Max displacement: 9.70 um (Instance: g2) (611.2, 627.136) -> (610.96, 617.68)
[04/01 18:21:01    274s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: aor31d1
[04/01 18:21:01    274s] Total instances moved : 22
[04/01 18:21:01    274s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.024, MEM:1563.4M
[04/01 18:21:01    274s] Total net bbox length = 7.879e+03 (3.946e+03 3.933e+03) (ext = 7.287e+03)
[04/01 18:21:01    274s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1563.4MB
[04/01 18:21:01    274s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1563.4MB) @(0:04:35 - 0:04:35).
[04/01 18:21:01    274s] *** Finished refinePlace (0:04:35 mem=1563.4M) ***
[04/01 18:21:01    274s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7513.1
[04/01 18:21:01    274s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.027, MEM:1563.4M
[04/01 18:21:01    274s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1563.4M
[04/01 18:21:01    274s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1563.4M
[04/01 18:21:01    274s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1563.4M
[04/01 18:21:01    274s] All LLGs are deleted
[04/01 18:21:01    274s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1563.4M
[04/01 18:21:01    274s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1563.4M
[04/01 18:21:01    274s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1555.4M
[04/01 18:21:01    274s] *** End of Placement (cpu=0:00:00.9, real=0:00:02.0, mem=1555.4M) ***
[04/01 18:21:01    274s] z: 2, totalTracks: 1
[04/01 18:21:01    274s] z: 4, totalTracks: 1
[04/01 18:21:01    274s] #spOpts: mergeVia=F 
[04/01 18:21:01    274s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1555.4M
[04/01 18:21:01    274s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1555.4M
[04/01 18:21:01    274s] Core basic site is CoreSite
[04/01 18:21:01    274s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1555.4M
[04/01 18:21:01    274s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1555.4M
[04/01 18:21:01    274s] Fast DP-INIT is on for default
[04/01 18:21:01    274s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:21:01    274s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1555.4M
[04/01 18:21:01    274s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:1555.4M
[04/01 18:21:01    274s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1555.4M
[04/01 18:21:01    274s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.002, MEM:1555.4M
[04/01 18:21:01    274s] default core: bins with density > 0.750 =  0.00 % ( 0 / 324 )
[04/01 18:21:01    274s] Density distribution unevenness ratio = 99.036%
[04/01 18:21:01    274s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1555.4M
[04/01 18:21:01    274s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1555.4M
[04/01 18:21:01    274s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1555.4M
[04/01 18:21:01    274s] All LLGs are deleted
[04/01 18:21:01    274s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1555.4M
[04/01 18:21:01    274s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1555.4M
[04/01 18:21:01    274s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1555.4M
[04/01 18:21:01    274s] **INFO: Enable pre-place timing setting for timing analysis
[04/01 18:21:01    274s] Set Using Default Delay Limit as 101.
[04/01 18:21:01    274s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/01 18:21:01    274s] Set Default Net Delay as 0 ps.
[04/01 18:21:01    274s] Set Default Net Load as 0 pF. 
[04/01 18:21:01    274s] **INFO: Analyzing IO path groups for slack adjustment
[04/01 18:21:01    274s] Effort level <high> specified for reg2reg_tmp.7513 path_group
[04/01 18:21:01    274s] #################################################################################
[04/01 18:21:01    274s] # Design Stage: PreRoute
[04/01 18:21:01    274s] # Design Name: lock
[04/01 18:21:01    274s] # Design Mode: 90nm
[04/01 18:21:01    274s] # Analysis Mode: MMMC Non-OCV 
[04/01 18:21:01    274s] # Parasitics Mode: No SPEF/RCDB 
[04/01 18:21:01    274s] # Signoff Settings: SI Off 
[04/01 18:21:01    274s] #################################################################################
[04/01 18:21:01    274s] Topological Sorting (REAL = 0:00:00.0, MEM = 1569.8M, InitMEM = 1569.8M)
[04/01 18:21:01    274s] Calculate delays in BcWc mode...
[04/01 18:21:01    274s] Start delay calculation (fullDC) (4 T). (MEM=1569.78)
[04/01 18:21:01    274s] End AAE Lib Interpolated Model. (MEM=1581.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:21:01    274s] Total number of fetched objects 28
[04/01 18:21:01    274s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:21:01    274s] End delay calculation. (MEM=1715.99 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:21:01    274s] End delay calculation (fullDC). (MEM=1715.99 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:21:01    274s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1716.0M) ***
[04/01 18:21:01    274s] **INFO: Disable pre-place timing setting for timing analysis
[04/01 18:21:01    274s] Set Using Default Delay Limit as 1000.
[04/01 18:21:01    274s] Set Default Net Delay as 1000 ps.
[04/01 18:21:01    274s] Set Default Net Load as 0.5 pF. 
[04/01 18:21:01    274s] Info: Disable timing driven in postCTS congRepair.
[04/01 18:21:01    274s] 
[04/01 18:21:01    274s] Starting congRepair ...
[04/01 18:21:01    274s] User Input Parameters:
[04/01 18:21:01    274s] - Congestion Driven    : On
[04/01 18:21:01    274s] - Timing Driven        : Off
[04/01 18:21:01    274s] - Area-Violation Based : On
[04/01 18:21:01    274s] - Start Rollback Level : -5
[04/01 18:21:01    274s] - Legalized            : On
[04/01 18:21:01    274s] - Window Based         : Off
[04/01 18:21:01    274s] - eDen incr mode       : Off
[04/01 18:21:01    274s] - Small incr mode      : Off
[04/01 18:21:01    274s] 
[04/01 18:21:01    274s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/01 18:21:01    274s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/01 18:21:01    274s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1706.5M
[04/01 18:21:01    274s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.010, MEM:1706.5M
[04/01 18:21:01    274s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1706.5M
[04/01 18:21:01    274s] Starting Early Global Route congestion estimation: mem = 1706.5M
[04/01 18:21:01    274s] (I)       Started Import and model ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Started Create place DB ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Started Import place data ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Started Read instances and placement ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Started Read nets ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Started Create route DB ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       == Non-default Options ==
[04/01 18:21:01    274s] (I)       Maximum routing layer                              : 4
[04/01 18:21:01    274s] (I)       Number of threads                                  : 4
[04/01 18:21:01    274s] (I)       Use non-blocking free Dbs wires                    : false
[04/01 18:21:01    274s] (I)       Method to set GCell size                           : row
[04/01 18:21:01    274s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:21:01    274s] (I)       Started Import route data (4T) ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Use row-based GCell size
[04/01 18:21:01    274s] (I)       Use row-based GCell align
[04/01 18:21:01    274s] (I)       GCell unit size   : 5600
[04/01 18:21:01    274s] (I)       GCell multiplier  : 1
[04/01 18:21:01    274s] (I)       GCell row height  : 5600
[04/01 18:21:01    274s] (I)       Actual row height : 5600
[04/01 18:21:01    274s] (I)       GCell align ref   : 124880 124880
[04/01 18:21:01    274s] [NR-eGR] Track table information for default rule: 
[04/01 18:21:01    274s] [NR-eGR] M1 has no routable track
[04/01 18:21:01    274s] [NR-eGR] M2 has single uniform track structure
[04/01 18:21:01    274s] [NR-eGR] M3 has single uniform track structure
[04/01 18:21:01    274s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:21:01    274s] (I)       ============== Default via ===============
[04/01 18:21:01    274s] (I)       +---+------------------+-----------------+
[04/01 18:21:01    274s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:21:01    274s] (I)       +---+------------------+-----------------+
[04/01 18:21:01    274s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:21:01    274s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:21:01    274s] (I)       | 3 |    3  VL         |    8  VL_TOS_E  |
[04/01 18:21:01    274s] (I)       +---+------------------+-----------------+
[04/01 18:21:01    274s] (I)       Started Read blockages ( Layer 2-4 ) ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Started Read routing blockages ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Started Read instance blockages ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Started Read PG blockages ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] [NR-eGR] Read 3481 PG shapes
[04/01 18:21:01    274s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Started Read boundary cut boxes ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:21:01    274s] [NR-eGR] #Instance Blockages : 0
[04/01 18:21:01    274s] [NR-eGR] #PG Blockages       : 3481
[04/01 18:21:01    274s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:21:01    274s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:21:01    274s] (I)       Finished Read blockages ( Layer 2-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Started Read blackboxes ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:21:01    274s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Started Read prerouted ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:21:01    274s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Started Read unlegalized nets ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Started Read nets ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:21:01    274s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Started Set up via pillars ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       early_global_route_priority property id does not exist.
[04/01 18:21:01    274s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Model blockages into capacity
[04/01 18:21:01    274s] (I)       Read Num Blocks=3481  Num Prerouted Wires=0  Num CS=0
[04/01 18:21:01    274s] (I)       Started Initialize 3D capacity ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:21:01    274s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:21:01    274s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:21:01    274s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       -- layer congestion ratio --
[04/01 18:21:01    274s] (I)       Layer 1 : 0.100000
[04/01 18:21:01    274s] (I)       Layer 2 : 0.700000
[04/01 18:21:01    274s] (I)       Layer 3 : 0.700000
[04/01 18:21:01    274s] (I)       Layer 4 : 0.700000
[04/01 18:21:01    274s] (I)       ----------------------------
[04/01 18:21:01    274s] (I)       Number of ignored nets                =      0
[04/01 18:21:01    274s] (I)       Number of connected nets              =      0
[04/01 18:21:01    274s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:21:01    274s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:21:01    274s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:21:01    274s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:21:01    274s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:21:01    274s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:21:01    274s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:21:01    274s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:21:01    274s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:21:01    274s] (I)       Finished Import route data (4T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Started Read aux data ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Started Others data preparation ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:21:01    274s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Started Create route kernel ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Ndr track 0 does not exist
[04/01 18:21:01    274s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:21:01    274s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:21:01    274s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:21:01    274s] (I)       Site width          :   560  (dbu)
[04/01 18:21:01    274s] (I)       Row height          :  5600  (dbu)
[04/01 18:21:01    274s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:21:01    274s] (I)       GCell width         :  5600  (dbu)
[04/01 18:21:01    274s] (I)       GCell height        :  5600  (dbu)
[04/01 18:21:01    274s] (I)       Grid                :   222   222     4
[04/01 18:21:01    274s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:21:01    274s] (I)       Vertical capacity   :     0  5600     0  5600
[04/01 18:21:01    274s] (I)       Horizontal capacity :     0     0  5600     0
[04/01 18:21:01    274s] (I)       Default wire width  :   230   280   280   440
[04/01 18:21:01    274s] (I)       Default wire space  :   230   280   280   460
[04/01 18:21:01    274s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:21:01    274s] (I)       Default pitch size  :   460   560   560  1120
[04/01 18:21:01    274s] (I)       First track coord   :     0   280   560  1400
[04/01 18:21:01    274s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[04/01 18:21:01    274s] (I)       Total num of tracks :     0  2214  2213  1106
[04/01 18:21:01    274s] (I)       Num of masks        :     1     1     1     1
[04/01 18:21:01    274s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:21:01    274s] (I)       --------------------------------------------------------
[04/01 18:21:01    274s] 
[04/01 18:21:01    274s] [NR-eGR] ============ Routing rule table ============
[04/01 18:21:01    274s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:21:01    274s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:21:01    274s] (I)       Pitch:  L1=460  L2=560  L3=560  L4=1120
[04/01 18:21:01    274s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:21:01    274s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:21:01    274s] [NR-eGR] ========================================
[04/01 18:21:01    274s] [NR-eGR] 
[04/01 18:21:01    274s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/01 18:21:01    274s] (I)       blocked tracks on layer2 : = 67216 / 491508 (13.68%)
[04/01 18:21:01    274s] (I)       blocked tracks on layer3 : = 106484 / 491286 (21.67%)
[04/01 18:21:01    274s] (I)       blocked tracks on layer4 : = 20484 / 245532 (8.34%)
[04/01 18:21:01    274s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Reset routing kernel
[04/01 18:21:01    274s] (I)       Started Global Routing ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Started Initialization ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       totalPins=81  totalGlobalPin=80 (98.77%)
[04/01 18:21:01    274s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Started Net group 1 ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Started Generate topology (4T) ( Curr Mem: 1706.47 MB )
[04/01 18:21:01    274s] (I)       Finished Generate topology (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       total 2D Cap : 1077446 = (405762 H, 671684 V)
[04/01 18:21:01    274s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [2, 4]
[04/01 18:21:01    274s] (I)       
[04/01 18:21:01    274s] (I)       ============  Phase 1a Route ============
[04/01 18:21:01    274s] (I)       Started Phase 1a ( Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Started Pattern routing (4T) ( Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Finished Pattern routing (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Usage: 119 = (56 H, 63 V) = (0.01% H, 0.01% V) = (3.136e+02um H, 3.528e+02um V)
[04/01 18:21:01    274s] (I)       Started Add via demand to 2D ( Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       
[04/01 18:21:01    274s] (I)       ============  Phase 1b Route ============
[04/01 18:21:01    274s] (I)       Started Phase 1b ( Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Usage: 119 = (56 H, 63 V) = (0.01% H, 0.01% V) = (3.136e+02um H, 3.528e+02um V)
[04/01 18:21:01    274s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.664000e+02um
[04/01 18:21:01    274s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/01 18:21:01    274s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/01 18:21:01    274s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       
[04/01 18:21:01    274s] (I)       ============  Phase 1c Route ============
[04/01 18:21:01    274s] (I)       Started Phase 1c ( Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Usage: 119 = (56 H, 63 V) = (0.01% H, 0.01% V) = (3.136e+02um H, 3.528e+02um V)
[04/01 18:21:01    274s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       
[04/01 18:21:01    274s] (I)       ============  Phase 1d Route ============
[04/01 18:21:01    274s] (I)       Started Phase 1d ( Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Usage: 119 = (56 H, 63 V) = (0.01% H, 0.01% V) = (3.136e+02um H, 3.528e+02um V)
[04/01 18:21:01    274s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       
[04/01 18:21:01    274s] (I)       ============  Phase 1e Route ============
[04/01 18:21:01    274s] (I)       Started Phase 1e ( Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Started Route legalization ( Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Usage: 119 = (56 H, 63 V) = (0.01% H, 0.01% V) = (3.136e+02um H, 3.528e+02um V)
[04/01 18:21:01    274s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.664000e+02um
[04/01 18:21:01    274s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       
[04/01 18:21:01    274s] (I)       ============  Phase 1l Route ============
[04/01 18:21:01    274s] (I)       Started Phase 1l ( Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Started Layer assignment (4T) ( Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Current Layer assignment (4T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Finished Layer assignment (4T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Started Clean cong LA ( Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/01 18:21:01    274s] (I)       Layer  2:     445996        84         0       29040      461580    ( 5.92%) 
[04/01 18:21:01    274s] (I)       Layer  3:     405636        65         0       30630      459990    ( 6.24%) 
[04/01 18:21:01    274s] (I)       Layer  4:     223997         4         0       17485      227825    ( 7.13%) 
[04/01 18:21:01    274s] (I)       Total:       1075629       153         0       77155     1149395    ( 6.29%) 
[04/01 18:21:01    274s] (I)       
[04/01 18:21:01    274s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/01 18:21:01    274s] [NR-eGR]                        OverCon            
[04/01 18:21:01    274s] [NR-eGR]                         #Gcell     %Gcell
[04/01 18:21:01    274s] [NR-eGR]       Layer                (2)    OverCon 
[04/01 18:21:01    274s] [NR-eGR] ----------------------------------------------
[04/01 18:21:01    274s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[04/01 18:21:01    274s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[04/01 18:21:01    274s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[04/01 18:21:01    274s] [NR-eGR]   TOP_M  (4)         0( 0.00%)   ( 0.00%) 
[04/01 18:21:01    274s] [NR-eGR] ----------------------------------------------
[04/01 18:21:01    274s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/01 18:21:01    274s] [NR-eGR] 
[04/01 18:21:01    274s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Started Export 3D cong map ( Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       total 2D Cap : 1080969 = (408315 H, 672654 V)
[04/01 18:21:01    274s] (I)       Started Export 2D cong map ( Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:21:01    274s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/01 18:21:01    274s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.49 MB )
[04/01 18:21:01    274s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1738.5M
[04/01 18:21:01    274s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.043, MEM:1738.5M
[04/01 18:21:01    274s] OPERPROF: Starting HotSpotCal at level 1, MEM:1738.5M
[04/01 18:21:01    274s] [hotspot] +------------+---------------+---------------+
[04/01 18:21:01    274s] [hotspot] |            |   max hotspot | total hotspot |
[04/01 18:21:01    274s] [hotspot] +------------+---------------+---------------+
[04/01 18:21:01    274s] [hotspot] | normalized |          0.00 |          0.00 |
[04/01 18:21:01    274s] [hotspot] +------------+---------------+---------------+
[04/01 18:21:01    274s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/01 18:21:01    274s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/01 18:21:01    274s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:1738.5M
[04/01 18:21:01    274s] Skipped repairing congestion.
[04/01 18:21:01    274s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1738.5M
[04/01 18:21:01    274s] Starting Early Global Route wiring: mem = 1738.5M
[04/01 18:21:01    274s] (I)       Started Free existing wires ( Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] (I)       ============= Track Assignment ============
[04/01 18:21:01    274s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] (I)       Started Track Assignment (4T) ( Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] (I)       Initialize Track Assignment ( max pin layer : 5 )
[04/01 18:21:01    274s] (I)       Current Track Assignment (4T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] (I)       Run Multi-thread track assignment
[04/01 18:21:01    274s] (I)       Finished Track Assignment (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] (I)       Started Export ( Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] [NR-eGR] Started Export DB wires ( Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] [NR-eGR] Started Export all nets (4T) ( Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] [NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] [NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] [NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:21:01    274s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 81
[04/01 18:21:01    274s] [NR-eGR]     M2  (2V) length: 3.416000e+02um, number of vias: 110
[04/01 18:21:01    274s] [NR-eGR]     M3  (3H) length: 3.152800e+02um, number of vias: 7
[04/01 18:21:01    274s] [NR-eGR]  TOP_M  (4V) length: 2.408000e+01um, number of vias: 0
[04/01 18:21:01    274s] [NR-eGR] Total length: 6.809600e+02um, number of vias: 198
[04/01 18:21:01    274s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:21:01    274s] [NR-eGR] Total eGR-routed clock nets wire length: 1.960000e+01um 
[04/01 18:21:01    274s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:21:01    274s] (I)       Started Update net boxes ( Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] (I)       Started Update timing ( Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] (I)       Started Postprocess design ( Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1738.48 MB )
[04/01 18:21:01    274s] Early Global Route wiring runtime: 0.01 seconds, mem = 1738.5M
[04/01 18:21:01    274s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.009, MEM:1738.5M
[04/01 18:21:01    274s] Tdgp not successfully inited but do clear! skip clearing
[04/01 18:21:01    274s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[04/01 18:21:01    274s] *** Finishing placeDesign default flow ***
[04/01 18:21:01    274s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1566.5M **
[04/01 18:21:01    274s] Tdgp not successfully inited but do clear! skip clearing
[04/01 18:21:01    274s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/01 18:21:05    275s] <CMD> setPlaceMode -fp false
[04/01 18:21:05    275s] <CMD> place_design
[04/01 18:21:05    275s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/01 18:21:05    275s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 3, percentage of missing scan cell = 0.00% (0 / 3)
[04/01 18:21:05    275s] ### Time Record (colorize_geometry) is installed.
[04/01 18:21:05    275s] #Start colorize_geometry on Tue Apr  1 18:21:05 2025
[04/01 18:21:05    275s] #
[04/01 18:21:05    275s] ### Time Record (Pre Callback) is installed.
[04/01 18:21:05    275s] ### Time Record (Pre Callback) is uninstalled.
[04/01 18:21:05    275s] ### Time Record (DB Import) is installed.
[04/01 18:21:05    275s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[04/01 18:21:05    275s] ### import design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=846678564 placement=159091467 pin_access=1 inst_pattern=1 halo=0
[04/01 18:21:05    275s] ### Time Record (DB Import) is uninstalled.
[04/01 18:21:05    275s] ### Time Record (DB Export) is installed.
[04/01 18:21:05    275s] ### export design design signature (6): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=846678564 placement=159091467 pin_access=1 inst_pattern=1 halo=0
[04/01 18:21:05    275s] ### Time Record (DB Export) is uninstalled.
[04/01 18:21:05    275s] ### Time Record (Post Callback) is installed.
[04/01 18:21:05    275s] ### Time Record (Post Callback) is uninstalled.
[04/01 18:21:05    275s] #
[04/01 18:21:05    275s] #colorize_geometry statistics:
[04/01 18:21:05    275s] #Cpu time = 00:00:00
[04/01 18:21:05    275s] #Elapsed time = 00:00:00
[04/01 18:21:05    275s] #Increased memory = -9.95 (MB)
[04/01 18:21:05    275s] #Total memory = 1238.73 (MB)
[04/01 18:21:05    275s] #Peak memory = 1269.20 (MB)
[04/01 18:21:05    275s] #Number of warnings = 1
[04/01 18:21:05    275s] #Total number of warnings = 2
[04/01 18:21:05    275s] #Number of fails = 0
[04/01 18:21:05    275s] #Total number of fails = 0
[04/01 18:21:05    275s] #Complete colorize_geometry on Tue Apr  1 18:21:05 2025
[04/01 18:21:05    275s] #
[04/01 18:21:05    275s] ### import design signature (7): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[04/01 18:21:05    275s] ### Time Record (colorize_geometry) is uninstalled.
[04/01 18:21:05    275s] ### 
[04/01 18:21:05    275s] ###   Scalability Statistics
[04/01 18:21:05    275s] ### 
[04/01 18:21:05    275s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:21:05    275s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/01 18:21:05    275s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:21:05    275s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/01 18:21:05    275s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/01 18:21:05    275s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/01 18:21:05    275s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/01 18:21:05    275s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[04/01 18:21:05    275s] ### ------------------------+----------------+----------------+----------------+
[04/01 18:21:05    275s] ### 
[04/01 18:21:05    275s] *** Starting placeDesign default flow ***
[04/01 18:21:05    275s] ### Creating LA Mngr. totSessionCpu=0:04:35 mem=1566.7M
[04/01 18:21:05    275s] ### Creating LA Mngr, finished. totSessionCpu=0:04:35 mem=1566.7M
[04/01 18:21:05    275s] *** Start deleteBufferTree ***
[04/01 18:21:05    275s] Info: Detect buffers to remove automatically.
[04/01 18:21:05    275s] Analyzing netlist ...
[04/01 18:21:05    275s] Updating netlist
[04/01 18:21:05    275s] 
[04/01 18:21:05    275s] *summary: 0 instances (buffers/inverters) removed
[04/01 18:21:05    275s] *** Finish deleteBufferTree (0:00:00.0) ***
[04/01 18:21:05    275s] **INFO: Enable pre-place timing setting for timing analysis
[04/01 18:21:05    275s] Set Using Default Delay Limit as 101.
[04/01 18:21:05    275s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/01 18:21:05    275s] Set Default Net Delay as 0 ps.
[04/01 18:21:05    275s] Set Default Net Load as 0 pF. 
[04/01 18:21:05    275s] **INFO: Analyzing IO path groups for slack adjustment
[04/01 18:21:05    275s] Effort level <high> specified for reg2reg_tmp.7513 path_group
[04/01 18:21:05    275s] #################################################################################
[04/01 18:21:05    275s] # Design Stage: PreRoute
[04/01 18:21:05    275s] # Design Name: lock
[04/01 18:21:05    275s] # Design Mode: 90nm
[04/01 18:21:05    275s] # Analysis Mode: MMMC Non-OCV 
[04/01 18:21:05    275s] # Parasitics Mode: No SPEF/RCDB 
[04/01 18:21:05    275s] # Signoff Settings: SI Off 
[04/01 18:21:05    275s] #################################################################################
[04/01 18:21:05    275s] Topological Sorting (REAL = 0:00:00.0, MEM = 1582.3M, InitMEM = 1582.3M)
[04/01 18:21:05    275s] Calculate delays in BcWc mode...
[04/01 18:21:05    275s] Start delay calculation (fullDC) (4 T). (MEM=1582.28)
[04/01 18:21:05    275s] LayerId::1 widthSet size::4
[04/01 18:21:05    275s] LayerId::2 widthSet size::4
[04/01 18:21:05    275s] LayerId::3 widthSet size::4
[04/01 18:21:05    275s] LayerId::4 widthSet size::3
[04/01 18:21:05    275s] Updating RC grid for preRoute extraction ...
[04/01 18:21:05    275s] eee: pegSigSF::1.070000
[04/01 18:21:05    275s] Initializing multi-corner resistance tables ...
[04/01 18:21:05    275s] eee: l::1 avDens::0.090982 usedTrk::3602.885721 availTrk::39600.000000 sigTrk::3602.885721
[04/01 18:21:05    275s] eee: l::2 avDens::0.005789 usedTrk::108.257140 availTrk::18700.000000 sigTrk::108.257140
[04/01 18:21:05    275s] eee: l::3 avDens::0.014739 usedTrk::593.974998 availTrk::40300.000000 sigTrk::593.974998
[04/01 18:21:05    275s] eee: l::4 avDens::0.021559 usedTrk::151.991786 availTrk::7050.000000 sigTrk::151.991786
[04/01 18:21:05    275s] Preroute length aware model : n: 40 ; LLS: 2-2 ; HLS: 4-4 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[04/01 18:21:05    275s] End AAE Lib Interpolated Model. (MEM=1593.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:21:05    275s] Total number of fetched objects 28
[04/01 18:21:05    275s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:21:05    275s] End delay calculation. (MEM=1733.49 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:21:05    275s] End delay calculation (fullDC). (MEM=1733.49 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:21:05    275s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1733.5M) ***
[04/01 18:21:05    275s] **INFO: Disable pre-place timing setting for timing analysis
[04/01 18:21:05    275s] Set Using Default Delay Limit as 1000.
[04/01 18:21:05    275s] Set Default Net Delay as 1000 ps.
[04/01 18:21:05    275s] Set Default Net Load as 0.5 pF. 
[04/01 18:21:05    275s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/01 18:21:05    275s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/01 18:21:05    275s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/01 18:21:05    275s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1724.0M
[04/01 18:21:05    275s] Deleted 0 physical inst  (cell - / prefix -).
[04/01 18:21:05    275s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1724.0M
[04/01 18:21:05    275s] INFO: #ExclusiveGroups=0
[04/01 18:21:05    275s] INFO: There are no Exclusive Groups.
[04/01 18:21:05    275s] *** Starting "NanoPlace(TM) placement v#9 (mem=1724.0M)" ...
[04/01 18:21:05    275s] No user-set net weight.
[04/01 18:21:05    275s] Net fanout histogram:
[04/01 18:21:05    275s] 2		: 12 (42.9%) nets
[04/01 18:21:05    275s] 3		: 4 (14.3%) nets
[04/01 18:21:05    275s] 4     -	14	: 12 (42.9%) nets
[04/01 18:21:05    275s] 15    -	39	: 0 (0.0%) nets
[04/01 18:21:05    275s] 40    -	79	: 0 (0.0%) nets
[04/01 18:21:05    275s] 80    -	159	: 0 (0.0%) nets
[04/01 18:21:05    275s] 160   -	319	: 0 (0.0%) nets
[04/01 18:21:05    275s] 320   -	639	: 0 (0.0%) nets
[04/01 18:21:05    275s] 640   -	1279	: 0 (0.0%) nets
[04/01 18:21:05    275s] 1280  -	2559	: 0 (0.0%) nets
[04/01 18:21:05    275s] 2560  -	5119	: 0 (0.0%) nets
[04/01 18:21:05    275s] 5120+		: 0 (0.0%) nets
[04/01 18:21:05    275s] no activity file in design. spp won't run.
[04/01 18:21:05    275s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[04/01 18:21:05    275s] z: 2, totalTracks: 1
[04/01 18:21:05    275s] z: 4, totalTracks: 1
[04/01 18:21:05    275s] #std cell=22 (0 fixed + 22 movable) #buf cell=0 #inv cell=3 #block=0 (0 floating + 0 preplaced)
[04/01 18:21:05    275s] #ioInst=0 #net=28 #term=91 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=6
[04/01 18:21:05    275s] stdCell: 22 single + 0 double + 0 multi
[04/01 18:21:05    275s] Total standard cell length = 0.0896 (mm), area = 0.0005 (mm^2)
[04/01 18:21:05    275s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1724.0M
[04/01 18:21:05    275s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1724.0M
[04/01 18:21:05    275s] Core basic site is CoreSite
[04/01 18:21:05    275s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1724.0M
[04/01 18:21:05    275s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1756.0M
[04/01 18:21:05    275s] SiteArray: non-trimmed site array dimensions = 176 x 1768
[04/01 18:21:05    275s] SiteArray: use 1,261,568 bytes
[04/01 18:21:05    275s] SiteArray: current memory after site array memory allocation 1756.0M
[04/01 18:21:05    275s] SiteArray: FP blocked sites are writable
[04/01 18:21:05    275s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:21:05    275s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1756.0M
[04/01 18:21:05    275s] Process 1599 wires and vias for routing blockage analysis
[04/01 18:21:05    275s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.003, MEM:1756.0M
[04/01 18:21:05    275s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.019, MEM:1756.0M
[04/01 18:21:05    275s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.044, MEM:1756.0M
[04/01 18:21:05    275s] OPERPROF: Starting pre-place ADS at level 1, MEM:1756.0M
[04/01 18:21:05    275s] Skip ADS for small design.
[04/01 18:21:05    275s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.005, MEM:1756.0M
[04/01 18:21:05    275s] Average module density = 0.001.
[04/01 18:21:05    275s] Density for the design = 0.001.
[04/01 18:21:05    275s]        = stdcell_area 160 sites (502 um^2) / alloc_area 311168 sites (975823 um^2).
[04/01 18:21:05    275s] Pin Density = 0.0002924.
[04/01 18:21:05    275s]             = total # of pins 91 / total area 311168.
[04/01 18:21:05    275s] OPERPROF: Starting spMPad at level 1, MEM:1576.0M
[04/01 18:21:05    275s] OPERPROF:   Starting spContextMPad at level 2, MEM:1576.0M
[04/01 18:21:05    275s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1576.0M
[04/01 18:21:05    275s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1576.0M
[04/01 18:21:05    275s] Initial padding reaches pin density 0.466 for top
[04/01 18:21:05    275s] InitPadU 0.001 -> 0.001 for top
[04/01 18:21:05    275s] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[04/01 18:21:05    275s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1576.0M
[04/01 18:21:05    275s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:1576.0M
[04/01 18:21:05    275s] === lastAutoLevel = 9 
[04/01 18:21:05    275s] OPERPROF: Starting spInitNetWt at level 1, MEM:1576.0M
[04/01 18:21:05    275s] no activity file in design. spp won't run.
[04/01 18:21:05    275s] [spp] 0
[04/01 18:21:05    275s] [adp] 0:1:1:3
[04/01 18:21:05    275s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1576.0M
[04/01 18:21:05    275s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[04/01 18:21:05    275s] OPERPROF: Starting npMain at level 1, MEM:1576.0M
[04/01 18:21:05    275s] OPERPROF:   Starting npPlace at level 2, MEM:1576.0M
[04/01 18:21:05    275s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:21:05    275s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:21:05    275s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1581.0M
[04/01 18:21:05    275s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:21:05    275s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[04/01 18:21:05    275s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1581.0M
[04/01 18:21:05    275s] Iteration  3: Total net bbox = 6.458e-02 (2.68e-02 3.78e-02)
[04/01 18:21:05    275s]               Est.  stn bbox = 6.748e-02 (2.78e-02 3.97e-02)
[04/01 18:21:05    275s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1582.4M
[04/01 18:21:05    275s] Iteration  4: Total net bbox = 1.518e-02 (7.47e-03 7.71e-03)
[04/01 18:21:05    275s]               Est.  stn bbox = 1.592e-02 (7.85e-03 8.08e-03)
[04/01 18:21:05    275s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1582.4M
[04/01 18:21:05    275s] Iteration  5: Total net bbox = 3.814e-03 (1.80e-03 2.01e-03)
[04/01 18:21:05    275s]               Est.  stn bbox = 3.987e-03 (1.88e-03 2.11e-03)
[04/01 18:21:05    275s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1582.4M
[04/01 18:21:05    275s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.045, MEM:1582.4M
[04/01 18:21:05    275s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.046, MEM:1582.4M
[04/01 18:21:05    275s] OPERPROF: Starting npMain at level 1, MEM:1582.4M
[04/01 18:21:05    275s] OPERPROF:   Starting npPlace at level 2, MEM:1614.4M
[04/01 18:21:05    275s] Iteration  6: Total net bbox = 2.059e-01 (1.30e-01 7.59e-02)
[04/01 18:21:05    275s]               Est.  stn bbox = 2.167e-01 (1.38e-01 7.91e-02)
[04/01 18:21:05    275s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1614.4M
[04/01 18:21:05    275s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.037, MEM:1614.4M
[04/01 18:21:05    275s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.039, MEM:1614.4M
[04/01 18:21:05    275s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1614.4M
[04/01 18:21:05    275s] Starting Early Global Route rough congestion estimation: mem = 1614.4M
[04/01 18:21:05    275s] (I)       Started Import and model ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Started Create place DB ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Started Import place data ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Started Read instances and placement ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Started Read nets ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Started Create route DB ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       == Non-default Options ==
[04/01 18:21:05    275s] (I)       Print mode                                         : 2
[04/01 18:21:05    275s] (I)       Stop if highly congested                           : false
[04/01 18:21:05    275s] (I)       Maximum routing layer                              : 4
[04/01 18:21:05    275s] (I)       Assign partition pins                              : false
[04/01 18:21:05    275s] (I)       Support large GCell                                : true
[04/01 18:21:05    275s] (I)       Number of threads                                  : 4
[04/01 18:21:05    275s] (I)       Number of rows per GCell                           : 12
[04/01 18:21:05    275s] (I)       Max num rows per GCell                             : 32
[04/01 18:21:05    275s] (I)       Method to set GCell size                           : row
[04/01 18:21:05    275s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:21:05    275s] (I)       Started Import route data (4T) ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Use row-based GCell size
[04/01 18:21:05    275s] (I)       Use row-based GCell align
[04/01 18:21:05    275s] (I)       GCell unit size   : 5600
[04/01 18:21:05    275s] (I)       GCell multiplier  : 12
[04/01 18:21:05    275s] (I)       GCell row height  : 5600
[04/01 18:21:05    275s] (I)       Actual row height : 5600
[04/01 18:21:05    275s] (I)       GCell align ref   : 124880 124880
[04/01 18:21:05    275s] [NR-eGR] Track table information for default rule: 
[04/01 18:21:05    275s] [NR-eGR] M1 has no routable track
[04/01 18:21:05    275s] [NR-eGR] M2 has single uniform track structure
[04/01 18:21:05    275s] [NR-eGR] M3 has single uniform track structure
[04/01 18:21:05    275s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:21:05    275s] (I)       ============== Default via ===============
[04/01 18:21:05    275s] (I)       +---+------------------+-----------------+
[04/01 18:21:05    275s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:21:05    275s] (I)       +---+------------------+-----------------+
[04/01 18:21:05    275s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:21:05    275s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:21:05    275s] (I)       | 3 |    3  VL         |    8  VL_TOS_E  |
[04/01 18:21:05    275s] (I)       +---+------------------+-----------------+
[04/01 18:21:05    275s] (I)       Started Read blockages ( Layer 2-4 ) ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Started Read routing blockages ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Started Read instance blockages ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Started Read PG blockages ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] [NR-eGR] Read 3481 PG shapes
[04/01 18:21:05    275s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Started Read boundary cut boxes ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:21:05    275s] [NR-eGR] #Instance Blockages : 0
[04/01 18:21:05    275s] [NR-eGR] #PG Blockages       : 3481
[04/01 18:21:05    275s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:21:05    275s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:21:05    275s] (I)       Finished Read blockages ( Layer 2-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Started Read blackboxes ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:21:05    275s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Started Read prerouted ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:21:05    275s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Started Read unlegalized nets ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Started Read nets ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:21:05    275s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Started Set up via pillars ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       early_global_route_priority property id does not exist.
[04/01 18:21:05    275s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Model blockages into capacity
[04/01 18:21:05    275s] (I)       Read Num Blocks=3481  Num Prerouted Wires=0  Num CS=0
[04/01 18:21:05    275s] (I)       Started Initialize 3D capacity ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:21:05    275s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:21:05    275s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:21:05    275s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       -- layer congestion ratio --
[04/01 18:21:05    275s] (I)       Layer 1 : 0.100000
[04/01 18:21:05    275s] (I)       Layer 2 : 0.700000
[04/01 18:21:05    275s] (I)       Layer 3 : 0.700000
[04/01 18:21:05    275s] (I)       Layer 4 : 0.700000
[04/01 18:21:05    275s] (I)       ----------------------------
[04/01 18:21:05    275s] (I)       Number of ignored nets                =      0
[04/01 18:21:05    275s] (I)       Number of connected nets              =      0
[04/01 18:21:05    275s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:21:05    275s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:21:05    275s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:21:05    275s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:21:05    275s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:21:05    275s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:21:05    275s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:21:05    275s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:21:05    275s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:21:05    275s] (I)       Finished Import route data (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Started Read aux data ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Started Others data preparation ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:21:05    275s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Started Create route kernel ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Ndr track 0 does not exist
[04/01 18:21:05    275s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:21:05    275s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:21:05    275s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:21:05    275s] (I)       Site width          :   560  (dbu)
[04/01 18:21:05    275s] (I)       Row height          :  5600  (dbu)
[04/01 18:21:05    275s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:21:05    275s] (I)       GCell width         : 67200  (dbu)
[04/01 18:21:05    275s] (I)       GCell height        : 67200  (dbu)
[04/01 18:21:05    275s] (I)       Grid                :    19    19     4
[04/01 18:21:05    275s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:21:05    275s] (I)       Vertical capacity   :     0 67200     0 67200
[04/01 18:21:05    275s] (I)       Horizontal capacity :     0     0 67200     0
[04/01 18:21:05    275s] (I)       Default wire width  :   230   280   280   440
[04/01 18:21:05    275s] (I)       Default wire space  :   230   280   280   460
[04/01 18:21:05    275s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:21:05    275s] (I)       Default pitch size  :   460   560   560  1120
[04/01 18:21:05    275s] (I)       First track coord   :     0   280   560  1400
[04/01 18:21:05    275s] (I)       Num tracks per GCell: 146.09 120.00 120.00 60.00
[04/01 18:21:05    275s] (I)       Total num of tracks :     0  2214  2213  1106
[04/01 18:21:05    275s] (I)       Num of masks        :     1     1     1     1
[04/01 18:21:05    275s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:21:05    275s] (I)       --------------------------------------------------------
[04/01 18:21:05    275s] 
[04/01 18:21:05    275s] [NR-eGR] ============ Routing rule table ============
[04/01 18:21:05    275s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:21:05    275s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:21:05    275s] (I)       Pitch:  L1=460  L2=560  L3=560  L4=1120
[04/01 18:21:05    275s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:21:05    275s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:21:05    275s] [NR-eGR] ========================================
[04/01 18:21:05    275s] [NR-eGR] 
[04/01 18:21:05    275s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/01 18:21:05    275s] (I)       blocked tracks on layer2 : = 19221 / 42066 (45.69%)
[04/01 18:21:05    275s] (I)       blocked tracks on layer3 : = 24530 / 42047 (58.34%)
[04/01 18:21:05    275s] (I)       blocked tracks on layer4 : = 1884 / 21014 (8.97%)
[04/01 18:21:05    275s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Reset routing kernel
[04/01 18:21:05    275s] (I)       Started Initialization ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       numLocalWires=97  numGlobalNetBranches=0  numLocalNetBranches=57
[04/01 18:21:05    275s] (I)       totalPins=81  totalGlobalPin=0 (0.00%)
[04/01 18:21:05    275s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Started Generate topology (4T) ( Curr Mem: 1614.40 MB )
[04/01 18:21:05    275s] (I)       Finished Generate topology (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1646.42 MB )
[04/01 18:21:05    275s] (I)       total 2D Cap : 84143 = (34555 H, 49588 V)
[04/01 18:21:05    275s] (I)       Started Export 2D cong map ( Curr Mem: 1646.42 MB )
[04/01 18:21:05    275s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:21:05    275s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.42 MB )
[04/01 18:21:05    275s] Finished Early Global Route rough congestion estimation: mem = 1646.4M
[04/01 18:21:05    275s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.010, MEM:1646.4M
[04/01 18:21:05    275s] earlyGlobalRoute rough estimation gcell size 12 row height
[04/01 18:21:05    275s] OPERPROF: Starting CDPad at level 1, MEM:1646.4M
[04/01 18:21:05    275s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=67.200
[04/01 18:21:05    275s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.007, MEM:1646.4M
[04/01 18:21:05    275s] OPERPROF: Starting npMain at level 1, MEM:1646.4M
[04/01 18:21:05    275s] OPERPROF:   Starting npPlace at level 2, MEM:1678.4M
[04/01 18:21:05    275s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.030, MEM:1678.4M
[04/01 18:21:05    275s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.033, MEM:1646.4M
[04/01 18:21:05    275s] Global placement CDP skipped at cutLevel 7.
[04/01 18:21:05    275s] Iteration  7: Total net bbox = 7.486e+03 (3.78e+03 3.71e+03)
[04/01 18:21:05    275s]               Est.  stn bbox = 7.737e+03 (3.91e+03 3.83e+03)
[04/01 18:21:05    275s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1646.4M
[04/01 18:21:05    275s] Iteration  8: Total net bbox = 7.486e+03 (3.78e+03 3.71e+03)
[04/01 18:21:05    275s]               Est.  stn bbox = 7.737e+03 (3.91e+03 3.83e+03)
[04/01 18:21:05    275s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1646.4M
[04/01 18:21:05    275s] OPERPROF: Starting npMain at level 1, MEM:1646.4M
[04/01 18:21:05    275s] OPERPROF:   Starting npPlace at level 2, MEM:1678.4M
[04/01 18:21:05    275s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.037, MEM:1678.4M
[04/01 18:21:05    275s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.040, MEM:1646.4M
[04/01 18:21:05    275s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1646.4M
[04/01 18:21:05    275s] Starting Early Global Route rough congestion estimation: mem = 1646.4M
[04/01 18:21:05    275s] (I)       Started Import and model ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Create place DB ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Import place data ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Read instances and placement ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Read nets ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Create route DB ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       == Non-default Options ==
[04/01 18:21:05    275s] (I)       Print mode                                         : 2
[04/01 18:21:05    275s] (I)       Stop if highly congested                           : false
[04/01 18:21:05    275s] (I)       Maximum routing layer                              : 4
[04/01 18:21:05    275s] (I)       Assign partition pins                              : false
[04/01 18:21:05    275s] (I)       Support large GCell                                : true
[04/01 18:21:05    275s] (I)       Number of threads                                  : 4
[04/01 18:21:05    275s] (I)       Number of rows per GCell                           : 6
[04/01 18:21:05    275s] (I)       Max num rows per GCell                             : 32
[04/01 18:21:05    275s] (I)       Method to set GCell size                           : row
[04/01 18:21:05    275s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:21:05    275s] (I)       Started Import route data (4T) ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Use row-based GCell size
[04/01 18:21:05    275s] (I)       Use row-based GCell align
[04/01 18:21:05    275s] (I)       GCell unit size   : 5600
[04/01 18:21:05    275s] (I)       GCell multiplier  : 6
[04/01 18:21:05    275s] (I)       GCell row height  : 5600
[04/01 18:21:05    275s] (I)       Actual row height : 5600
[04/01 18:21:05    275s] (I)       GCell align ref   : 124880 124880
[04/01 18:21:05    275s] [NR-eGR] Track table information for default rule: 
[04/01 18:21:05    275s] [NR-eGR] M1 has no routable track
[04/01 18:21:05    275s] [NR-eGR] M2 has single uniform track structure
[04/01 18:21:05    275s] [NR-eGR] M3 has single uniform track structure
[04/01 18:21:05    275s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:21:05    275s] (I)       ============== Default via ===============
[04/01 18:21:05    275s] (I)       +---+------------------+-----------------+
[04/01 18:21:05    275s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:21:05    275s] (I)       +---+------------------+-----------------+
[04/01 18:21:05    275s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:21:05    275s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:21:05    275s] (I)       | 3 |    3  VL         |    8  VL_TOS_E  |
[04/01 18:21:05    275s] (I)       +---+------------------+-----------------+
[04/01 18:21:05    275s] (I)       Started Read blockages ( Layer 2-4 ) ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Read routing blockages ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Read instance blockages ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Read PG blockages ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] [NR-eGR] Read 3481 PG shapes
[04/01 18:21:05    275s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Read boundary cut boxes ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:21:05    275s] [NR-eGR] #Instance Blockages : 0
[04/01 18:21:05    275s] [NR-eGR] #PG Blockages       : 3481
[04/01 18:21:05    275s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:21:05    275s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:21:05    275s] (I)       Finished Read blockages ( Layer 2-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Read blackboxes ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:21:05    275s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Read prerouted ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:21:05    275s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Read unlegalized nets ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Read nets ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:21:05    275s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Set up via pillars ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       early_global_route_priority property id does not exist.
[04/01 18:21:05    275s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Model blockages into capacity
[04/01 18:21:05    275s] (I)       Read Num Blocks=3481  Num Prerouted Wires=0  Num CS=0
[04/01 18:21:05    275s] (I)       Started Initialize 3D capacity ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:21:05    275s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:21:05    275s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:21:05    275s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       -- layer congestion ratio --
[04/01 18:21:05    275s] (I)       Layer 1 : 0.100000
[04/01 18:21:05    275s] (I)       Layer 2 : 0.700000
[04/01 18:21:05    275s] (I)       Layer 3 : 0.700000
[04/01 18:21:05    275s] (I)       Layer 4 : 0.700000
[04/01 18:21:05    275s] (I)       ----------------------------
[04/01 18:21:05    275s] (I)       Number of ignored nets                =      0
[04/01 18:21:05    275s] (I)       Number of connected nets              =      0
[04/01 18:21:05    275s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:21:05    275s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:21:05    275s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:21:05    275s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:21:05    275s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:21:05    275s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:21:05    275s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:21:05    275s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:21:05    275s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:21:05    275s] (I)       Finished Import route data (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Read aux data ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Others data preparation ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:21:05    275s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Create route kernel ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Ndr track 0 does not exist
[04/01 18:21:05    275s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:21:05    275s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:21:05    275s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:21:05    275s] (I)       Site width          :   560  (dbu)
[04/01 18:21:05    275s] (I)       Row height          :  5600  (dbu)
[04/01 18:21:05    275s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:21:05    275s] (I)       GCell width         : 33600  (dbu)
[04/01 18:21:05    275s] (I)       GCell height        : 33600  (dbu)
[04/01 18:21:05    275s] (I)       Grid                :    37    37     4
[04/01 18:21:05    275s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:21:05    275s] (I)       Vertical capacity   :     0 33600     0 33600
[04/01 18:21:05    275s] (I)       Horizontal capacity :     0     0 33600     0
[04/01 18:21:05    275s] (I)       Default wire width  :   230   280   280   440
[04/01 18:21:05    275s] (I)       Default wire space  :   230   280   280   460
[04/01 18:21:05    275s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:21:05    275s] (I)       Default pitch size  :   460   560   560  1120
[04/01 18:21:05    275s] (I)       First track coord   :     0   280   560  1400
[04/01 18:21:05    275s] (I)       Num tracks per GCell: 73.04 60.00 60.00 30.00
[04/01 18:21:05    275s] (I)       Total num of tracks :     0  2214  2213  1106
[04/01 18:21:05    275s] (I)       Num of masks        :     1     1     1     1
[04/01 18:21:05    275s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:21:05    275s] (I)       --------------------------------------------------------
[04/01 18:21:05    275s] 
[04/01 18:21:05    275s] [NR-eGR] ============ Routing rule table ============
[04/01 18:21:05    275s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:21:05    275s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:21:05    275s] (I)       Pitch:  L1=460  L2=560  L3=560  L4=1120
[04/01 18:21:05    275s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:21:05    275s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:21:05    275s] [NR-eGR] ========================================
[04/01 18:21:05    275s] [NR-eGR] 
[04/01 18:21:05    275s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/01 18:21:05    275s] (I)       blocked tracks on layer2 : = 21889 / 81918 (26.72%)
[04/01 18:21:05    275s] (I)       blocked tracks on layer3 : = 30122 / 81881 (36.79%)
[04/01 18:21:05    275s] (I)       blocked tracks on layer4 : = 3601 / 40922 (8.80%)
[04/01 18:21:05    275s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Reset routing kernel
[04/01 18:21:05    275s] (I)       Started Initialization ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       numLocalWires=95  numGlobalNetBranches=0  numLocalNetBranches=57
[04/01 18:21:05    275s] (I)       totalPins=81  totalGlobalPin=0 (0.00%)
[04/01 18:21:05    275s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Generate topology (4T) ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Finished Generate topology (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       total 2D Cap : 169848 = (67783 H, 102065 V)
[04/01 18:21:05    275s] (I)       Started Export 2D cong map ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:21:05    275s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] Finished Early Global Route rough congestion estimation: mem = 1646.4M
[04/01 18:21:05    275s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.010, MEM:1646.4M
[04/01 18:21:05    275s] earlyGlobalRoute rough estimation gcell size 6 row height
[04/01 18:21:05    275s] OPERPROF: Starting CDPad at level 1, MEM:1646.4M
[04/01 18:21:05    275s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=33.600
[04/01 18:21:05    275s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.007, MEM:1646.4M
[04/01 18:21:05    275s] OPERPROF: Starting npMain at level 1, MEM:1646.4M
[04/01 18:21:05    275s] OPERPROF:   Starting npPlace at level 2, MEM:1678.4M
[04/01 18:21:05    275s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.031, MEM:1678.4M
[04/01 18:21:05    275s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.033, MEM:1646.4M
[04/01 18:21:05    275s] Global placement CDP skipped at cutLevel 9.
[04/01 18:21:05    275s] Iteration  9: Total net bbox = 7.487e+03 (3.78e+03 3.71e+03)
[04/01 18:21:05    275s]               Est.  stn bbox = 7.738e+03 (3.91e+03 3.83e+03)
[04/01 18:21:05    275s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1646.4M
[04/01 18:21:05    275s] Iteration 10: Total net bbox = 7.487e+03 (3.78e+03 3.71e+03)
[04/01 18:21:05    275s]               Est.  stn bbox = 7.738e+03 (3.91e+03 3.83e+03)
[04/01 18:21:05    275s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1646.4M
[04/01 18:21:05    275s] OPERPROF: Starting npMain at level 1, MEM:1646.4M
[04/01 18:21:05    275s] OPERPROF:   Starting npPlace at level 2, MEM:1678.4M
[04/01 18:21:05    275s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.037, MEM:1678.4M
[04/01 18:21:05    275s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.040, MEM:1646.4M
[04/01 18:21:05    275s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1646.4M
[04/01 18:21:05    275s] Starting Early Global Route rough congestion estimation: mem = 1646.4M
[04/01 18:21:05    275s] (I)       Started Import and model ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Create place DB ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Import place data ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Read instances and placement ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Read nets ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Started Create route DB ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       == Non-default Options ==
[04/01 18:21:05    275s] (I)       Print mode                                         : 2
[04/01 18:21:05    275s] (I)       Stop if highly congested                           : false
[04/01 18:21:05    275s] (I)       Maximum routing layer                              : 4
[04/01 18:21:05    275s] (I)       Assign partition pins                              : false
[04/01 18:21:05    275s] (I)       Support large GCell                                : true
[04/01 18:21:05    275s] (I)       Number of threads                                  : 4
[04/01 18:21:05    275s] (I)       Number of rows per GCell                           : 3
[04/01 18:21:05    275s] (I)       Max num rows per GCell                             : 32
[04/01 18:21:05    275s] (I)       Method to set GCell size                           : row
[04/01 18:21:05    275s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:21:05    275s] (I)       Started Import route data (4T) ( Curr Mem: 1646.41 MB )
[04/01 18:21:05    275s] (I)       Use row-based GCell size
[04/01 18:21:05    275s] (I)       Use row-based GCell align
[04/01 18:21:05    275s] (I)       GCell unit size   : 5600
[04/01 18:21:05    275s] (I)       GCell multiplier  : 3
[04/01 18:21:05    275s] (I)       GCell row height  : 5600
[04/01 18:21:05    275s] (I)       Actual row height : 5600
[04/01 18:21:05    275s] (I)       GCell align ref   : 124880 124880
[04/01 18:21:05    275s] [NR-eGR] Track table information for default rule: 
[04/01 18:21:05    275s] [NR-eGR] M1 has no routable track
[04/01 18:21:05    275s] [NR-eGR] M2 has single uniform track structure
[04/01 18:21:05    275s] [NR-eGR] M3 has single uniform track structure
[04/01 18:21:05    275s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:21:05    275s] (I)       ============== Default via ===============
[04/01 18:21:05    275s] (I)       +---+------------------+-----------------+
[04/01 18:21:06    275s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:21:06    275s] (I)       +---+------------------+-----------------+
[04/01 18:21:06    275s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:21:06    275s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:21:06    275s] (I)       | 3 |    3  VL         |    8  VL_TOS_E  |
[04/01 18:21:06    275s] (I)       +---+------------------+-----------------+
[04/01 18:21:06    275s] (I)       Started Read blockages ( Layer 2-4 ) ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Started Read routing blockages ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Started Read instance blockages ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Started Read PG blockages ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] [NR-eGR] Read 3481 PG shapes
[04/01 18:21:06    275s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Started Read boundary cut boxes ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:21:06    275s] [NR-eGR] #Instance Blockages : 0
[04/01 18:21:06    275s] [NR-eGR] #PG Blockages       : 3481
[04/01 18:21:06    275s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:21:06    275s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:21:06    275s] (I)       Finished Read blockages ( Layer 2-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Started Read blackboxes ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:21:06    275s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Started Read prerouted ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:21:06    275s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Started Read unlegalized nets ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Started Read nets ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:21:06    275s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Started Set up via pillars ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       early_global_route_priority property id does not exist.
[04/01 18:21:06    275s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Model blockages into capacity
[04/01 18:21:06    275s] (I)       Read Num Blocks=3481  Num Prerouted Wires=0  Num CS=0
[04/01 18:21:06    275s] (I)       Started Initialize 3D capacity ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:21:06    275s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:21:06    275s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:21:06    275s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       -- layer congestion ratio --
[04/01 18:21:06    275s] (I)       Layer 1 : 0.100000
[04/01 18:21:06    275s] (I)       Layer 2 : 0.700000
[04/01 18:21:06    275s] (I)       Layer 3 : 0.700000
[04/01 18:21:06    275s] (I)       Layer 4 : 0.700000
[04/01 18:21:06    275s] (I)       ----------------------------
[04/01 18:21:06    275s] (I)       Number of ignored nets                =      0
[04/01 18:21:06    275s] (I)       Number of connected nets              =      0
[04/01 18:21:06    275s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:21:06    275s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:21:06    275s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:21:06    275s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:21:06    275s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:21:06    275s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:21:06    275s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:21:06    275s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:21:06    275s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:21:06    275s] (I)       Finished Import route data (4T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Started Read aux data ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Started Others data preparation ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:21:06    275s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Started Create route kernel ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Ndr track 0 does not exist
[04/01 18:21:06    275s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:21:06    275s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:21:06    275s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:21:06    275s] (I)       Site width          :   560  (dbu)
[04/01 18:21:06    275s] (I)       Row height          :  5600  (dbu)
[04/01 18:21:06    275s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:21:06    275s] (I)       GCell width         : 16800  (dbu)
[04/01 18:21:06    275s] (I)       GCell height        : 16800  (dbu)
[04/01 18:21:06    275s] (I)       Grid                :    74    74     4
[04/01 18:21:06    275s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:21:06    275s] (I)       Vertical capacity   :     0 16800     0 16800
[04/01 18:21:06    275s] (I)       Horizontal capacity :     0     0 16800     0
[04/01 18:21:06    275s] (I)       Default wire width  :   230   280   280   440
[04/01 18:21:06    275s] (I)       Default wire space  :   230   280   280   460
[04/01 18:21:06    275s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:21:06    275s] (I)       Default pitch size  :   460   560   560  1120
[04/01 18:21:06    275s] (I)       First track coord   :     0   280   560  1400
[04/01 18:21:06    275s] (I)       Num tracks per GCell: 36.52 30.00 30.00 15.00
[04/01 18:21:06    275s] (I)       Total num of tracks :     0  2214  2213  1106
[04/01 18:21:06    275s] (I)       Num of masks        :     1     1     1     1
[04/01 18:21:06    275s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:21:06    275s] (I)       --------------------------------------------------------
[04/01 18:21:06    275s] 
[04/01 18:21:06    275s] [NR-eGR] ============ Routing rule table ============
[04/01 18:21:06    275s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:21:06    275s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:21:06    275s] (I)       Pitch:  L1=460  L2=560  L3=560  L4=1120
[04/01 18:21:06    275s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:21:06    275s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:21:06    275s] [NR-eGR] ========================================
[04/01 18:21:06    275s] [NR-eGR] 
[04/01 18:21:06    275s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/01 18:21:06    275s] (I)       blocked tracks on layer2 : = 32088 / 163836 (19.59%)
[04/01 18:21:06    275s] (I)       blocked tracks on layer3 : = 46633 / 163762 (28.48%)
[04/01 18:21:06    275s] (I)       blocked tracks on layer4 : = 7012 / 81844 (8.57%)
[04/01 18:21:06    275s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Reset routing kernel
[04/01 18:21:06    275s] (I)       Started Initialization ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       numLocalWires=73  numGlobalNetBranches=5  numLocalNetBranches=49
[04/01 18:21:06    275s] (I)       totalPins=81  totalGlobalPin=6 (7.41%)
[04/01 18:21:06    275s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Started Generate topology (4T) ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Finished Generate topology (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       total 2D Cap : 351201 = (135507 H, 215694 V)
[04/01 18:21:06    275s] (I)       
[04/01 18:21:06    275s] (I)       ============  Phase 1a Route ============
[04/01 18:21:06    275s] (I)       Started Phase 1a ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Started Pattern routing (4T) ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Finished Pattern routing (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/01 18:21:06    275s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Usage: 3 = (3 H, 0 V) = (0.00% H, 0.00% V) = (5.040e+01um H, 0.000e+00um V)
[04/01 18:21:06    275s] (I)       Started Add via demand to 2D ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       
[04/01 18:21:06    275s] (I)       ============  Phase 1b Route ============
[04/01 18:21:06    275s] (I)       Started Phase 1b ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Usage: 3 = (3 H, 0 V) = (0.00% H, 0.00% V) = (5.040e+01um H, 0.000e+00um V)
[04/01 18:21:06    275s] (I)       eGR overflow: 0.00% H + 0.00% V
[04/01 18:21:06    275s] 
[04/01 18:21:06    275s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] (I)       Started Export 2D cong map ( Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:21:06    275s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.41 MB )
[04/01 18:21:06    275s] Finished Early Global Route rough congestion estimation: mem = 1646.4M
[04/01 18:21:06    275s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.020, REAL:0.014, MEM:1646.4M
[04/01 18:21:06    275s] earlyGlobalRoute rough estimation gcell size 3 row height
[04/01 18:21:06    275s] OPERPROF: Starting CDPad at level 1, MEM:1646.4M
[04/01 18:21:06    275s] CDPadU 0.001 -> 0.001. R=0.001, N=22, GS=16.800
[04/01 18:21:06    275s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.010, MEM:1646.4M
[04/01 18:21:06    275s] OPERPROF: Starting npMain at level 1, MEM:1646.4M
[04/01 18:21:06    275s] OPERPROF:   Starting npPlace at level 2, MEM:1678.4M
[04/01 18:21:06    275s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.032, MEM:1679.8M
[04/01 18:21:06    275s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.034, MEM:1647.8M
[04/01 18:21:06    275s] Global placement CDP skipped at cutLevel 11.
[04/01 18:21:06    275s] Iteration 11: Total net bbox = 7.492e+03 (3.78e+03 3.71e+03)
[04/01 18:21:06    275s]               Est.  stn bbox = 7.743e+03 (3.91e+03 3.83e+03)
[04/01 18:21:06    275s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1647.8M
[04/01 18:21:06    275s] Iteration 12: Total net bbox = 7.492e+03 (3.78e+03 3.71e+03)
[04/01 18:21:06    275s]               Est.  stn bbox = 7.743e+03 (3.91e+03 3.83e+03)
[04/01 18:21:06    275s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1647.8M
[04/01 18:21:06    275s] OPERPROF: Starting npMain at level 1, MEM:1647.8M
[04/01 18:21:06    275s] OPERPROF:   Starting npPlace at level 2, MEM:1679.8M
[04/01 18:21:06    276s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1682.2M
[04/01 18:21:06    276s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1685.2M
[04/01 18:21:06    276s] OPERPROF:   Finished npPlace at level 2, CPU:0.300, REAL:0.301, MEM:1685.2M
[04/01 18:21:06    276s] OPERPROF: Finished npMain at level 1, CPU:0.300, REAL:0.304, MEM:1653.2M
[04/01 18:21:06    276s] Iteration 13: Total net bbox = 7.925e+03 (3.97e+03 3.96e+03)
[04/01 18:21:06    276s]               Est.  stn bbox = 8.202e+03 (4.10e+03 4.10e+03)
[04/01 18:21:06    276s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1653.2M
[04/01 18:21:06    276s] [adp] clock
[04/01 18:21:06    276s] [adp] weight, nr nets, wire length
[04/01 18:21:06    276s] [adp]      0        1  1204.268000
[04/01 18:21:06    276s] [adp] data
[04/01 18:21:06    276s] [adp] weight, nr nets, wire length
[04/01 18:21:06    276s] [adp]      0       27  6720.743000
[04/01 18:21:06    276s] [adp] 0.000000|0.000000|0.000000
[04/01 18:21:06    276s] Iteration 14: Total net bbox = 7.925e+03 (3.97e+03 3.96e+03)
[04/01 18:21:06    276s]               Est.  stn bbox = 8.202e+03 (4.10e+03 4.10e+03)
[04/01 18:21:06    276s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1653.2M
[04/01 18:21:06    276s] *** cost = 7.925e+03 (3.97e+03 3.96e+03) (cpu for global=0:00:00.7) real=0:00:01.0***
[04/01 18:21:06    276s] Placement multithread real runtime: 0:00:01.0 with 4 threads.
[04/01 18:21:06    276s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1653.2M
[04/01 18:21:06    276s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1653.2M
[04/01 18:21:06    276s] Solver runtime cpu: 0:00:00.2 real: 0:00:00.2
[04/01 18:21:06    276s] Core Placement runtime cpu: 0:00:00.6 real: 0:00:00.0
[04/01 18:21:06    276s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/01 18:21:06    276s] Type 'man IMPSP-9025' for more detail.
[04/01 18:21:06    276s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1653.2M
[04/01 18:21:06    276s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1653.2M
[04/01 18:21:06    276s] z: 2, totalTracks: 1
[04/01 18:21:06    276s] z: 4, totalTracks: 1
[04/01 18:21:06    276s] #spOpts: mergeVia=F 
[04/01 18:21:06    276s] All LLGs are deleted
[04/01 18:21:06    276s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1653.2M
[04/01 18:21:06    276s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1653.2M
[04/01 18:21:06    276s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1653.2M
[04/01 18:21:06    276s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1653.2M
[04/01 18:21:06    276s] Core basic site is CoreSite
[04/01 18:21:06    276s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1653.2M
[04/01 18:21:06    276s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:1653.2M
[04/01 18:21:06    276s] Fast DP-INIT is on for default
[04/01 18:21:06    276s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:21:06    276s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.015, MEM:1653.2M
[04/01 18:21:06    276s] OPERPROF:       Starting CMU at level 4, MEM:1653.2M
[04/01 18:21:06    276s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1653.2M
[04/01 18:21:06    276s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1653.2M
[04/01 18:21:06    276s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1653.2MB).
[04/01 18:21:06    276s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.024, MEM:1653.2M
[04/01 18:21:06    276s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.024, MEM:1653.2M
[04/01 18:21:06    276s] TDRefine: refinePlace mode is spiral
[04/01 18:21:06    276s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.7513.2
[04/01 18:21:06    276s] OPERPROF: Starting RefinePlace at level 1, MEM:1653.2M
[04/01 18:21:06    276s] *** Starting refinePlace (0:04:36 mem=1653.2M) ***
[04/01 18:21:06    276s] Total net bbox length = 7.925e+03 (3.966e+03 3.959e+03) (ext = 7.318e+03)
[04/01 18:21:06    276s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:21:06    276s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1653.2M
[04/01 18:21:06    276s] Starting refinePlace ...
[04/01 18:21:06    276s]   Spread Effort: high, standalone mode, useDDP on.
[04/01 18:21:06    276s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1653.2MB) @(0:04:36 - 0:04:36).
[04/01 18:21:06    276s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:21:06    276s] wireLenOptFixPriorityInst 0 inst fixed
[04/01 18:21:06    276s] tweakage running in 4 threads.
[04/01 18:21:06    276s] Placement tweakage begins.
[04/01 18:21:06    276s] wire length = 7.045e+02
[04/01 18:21:06    276s] wire length = 6.820e+02
[04/01 18:21:06    276s] Placement tweakage ends.
[04/01 18:21:06    276s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/01 18:21:06    276s] 
[04/01 18:21:06    276s] Running Spiral MT with 4 threads  fetchWidth=64 
[04/01 18:21:06    276s] Move report: legalization moves 22 insts, mean move: 3.24 um, max move: 9.70 um spiral
[04/01 18:21:06    276s] 	Max move on inst (g2): (611.20, 627.14) --> (610.96, 617.68)
[04/01 18:21:06    276s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1653.2MB) @(0:04:36 - 0:04:36).
[04/01 18:21:06    276s] Move report: Detail placement moves 22 insts, mean move: 3.24 um, max move: 9.70 um 
[04/01 18:21:06    276s] 	Max move on inst (g2): (611.20, 627.14) --> (610.96, 617.68)
[04/01 18:21:06    276s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1653.2MB
[04/01 18:21:06    276s] Statistics of distance of Instance movement in refine placement:
[04/01 18:21:06    276s]   maximum (X+Y) =         9.70 um
[04/01 18:21:06    276s]   inst (g2) with max move: (611.2, 627.136) -> (610.96, 617.68)
[04/01 18:21:06    276s]   mean    (X+Y) =         3.24 um
[04/01 18:21:06    276s] Summary Report:
[04/01 18:21:06    276s] Instances move: 22 (out of 22 movable)
[04/01 18:21:06    276s] Instances flipped: 0
[04/01 18:21:06    276s] Mean displacement: 3.24 um
[04/01 18:21:06    276s] Max displacement: 9.70 um (Instance: g2) (611.2, 627.136) -> (610.96, 617.68)
[04/01 18:21:06    276s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: aor31d1
[04/01 18:21:06    276s] Total instances moved : 22
[04/01 18:21:06    276s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.012, MEM:1653.2M
[04/01 18:21:06    276s] Total net bbox length = 7.879e+03 (3.946e+03 3.933e+03) (ext = 7.287e+03)
[04/01 18:21:06    276s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1653.2MB
[04/01 18:21:06    276s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1653.2MB) @(0:04:36 - 0:04:36).
[04/01 18:21:06    276s] *** Finished refinePlace (0:04:36 mem=1653.2M) ***
[04/01 18:21:06    276s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.7513.2
[04/01 18:21:06    276s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.015, MEM:1653.2M
[04/01 18:21:06    276s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1653.2M
[04/01 18:21:06    276s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1653.2M
[04/01 18:21:06    276s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1653.2M
[04/01 18:21:06    276s] All LLGs are deleted
[04/01 18:21:06    276s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1653.2M
[04/01 18:21:06    276s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1653.2M
[04/01 18:21:06    276s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1644.2M
[04/01 18:21:06    276s] *** End of Placement (cpu=0:00:00.8, real=0:00:01.0, mem=1644.2M) ***
[04/01 18:21:06    276s] z: 2, totalTracks: 1
[04/01 18:21:06    276s] z: 4, totalTracks: 1
[04/01 18:21:06    276s] #spOpts: mergeVia=F 
[04/01 18:21:06    276s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1644.2M
[04/01 18:21:06    276s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1644.2M
[04/01 18:21:06    276s] Core basic site is CoreSite
[04/01 18:21:06    276s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1644.2M
[04/01 18:21:06    276s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1644.2M
[04/01 18:21:06    276s] Fast DP-INIT is on for default
[04/01 18:21:06    276s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/01 18:21:06    276s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1644.2M
[04/01 18:21:06    276s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:1644.2M
[04/01 18:21:06    276s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1644.2M
[04/01 18:21:06    276s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.001, MEM:1644.2M
[04/01 18:21:06    276s] default core: bins with density > 0.750 =  0.00 % ( 0 / 324 )
[04/01 18:21:06    276s] Density distribution unevenness ratio = 99.036%
[04/01 18:21:06    276s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1644.2M
[04/01 18:21:06    276s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1644.2M
[04/01 18:21:06    276s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1644.2M
[04/01 18:21:06    276s] All LLGs are deleted
[04/01 18:21:06    276s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1644.2M
[04/01 18:21:06    276s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1644.2M
[04/01 18:21:06    276s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1644.2M
[04/01 18:21:06    276s] **INFO: Enable pre-place timing setting for timing analysis
[04/01 18:21:06    276s] Set Using Default Delay Limit as 101.
[04/01 18:21:06    276s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/01 18:21:06    276s] Set Default Net Delay as 0 ps.
[04/01 18:21:06    276s] Set Default Net Load as 0 pF. 
[04/01 18:21:06    276s] **INFO: Analyzing IO path groups for slack adjustment
[04/01 18:21:06    276s] Effort level <high> specified for reg2reg_tmp.7513 path_group
[04/01 18:21:06    276s] #################################################################################
[04/01 18:21:06    276s] # Design Stage: PreRoute
[04/01 18:21:06    276s] # Design Name: lock
[04/01 18:21:06    276s] # Design Mode: 90nm
[04/01 18:21:06    276s] # Analysis Mode: MMMC Non-OCV 
[04/01 18:21:06    276s] # Parasitics Mode: No SPEF/RCDB 
[04/01 18:21:06    276s] # Signoff Settings: SI Off 
[04/01 18:21:06    276s] #################################################################################
[04/01 18:21:06    276s] Topological Sorting (REAL = 0:00:00.0, MEM = 1659.6M, InitMEM = 1659.6M)
[04/01 18:21:06    276s] Calculate delays in BcWc mode...
[04/01 18:21:06    276s] Start delay calculation (fullDC) (4 T). (MEM=1659.57)
[04/01 18:21:06    276s] End AAE Lib Interpolated Model. (MEM=1671.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:21:06    276s] Total number of fetched objects 28
[04/01 18:21:06    276s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:21:06    276s] End delay calculation. (MEM=1810.79 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:21:06    276s] End delay calculation (fullDC). (MEM=1810.79 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:21:06    276s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1810.8M) ***
[04/01 18:21:06    276s] **INFO: Disable pre-place timing setting for timing analysis
[04/01 18:21:06    276s] Set Using Default Delay Limit as 1000.
[04/01 18:21:06    276s] Set Default Net Delay as 1000 ps.
[04/01 18:21:06    276s] Set Default Net Load as 0.5 pF. 
[04/01 18:21:06    276s] Info: Disable timing driven in postCTS congRepair.
[04/01 18:21:06    276s] 
[04/01 18:21:06    276s] Starting congRepair ...
[04/01 18:21:06    276s] User Input Parameters:
[04/01 18:21:06    276s] - Congestion Driven    : On
[04/01 18:21:06    276s] - Timing Driven        : Off
[04/01 18:21:06    276s] - Area-Violation Based : On
[04/01 18:21:06    276s] - Start Rollback Level : -5
[04/01 18:21:06    276s] - Legalized            : On
[04/01 18:21:06    276s] - Window Based         : Off
[04/01 18:21:06    276s] - eDen incr mode       : Off
[04/01 18:21:06    276s] - Small incr mode      : Off
[04/01 18:21:06    276s] 
[04/01 18:21:06    276s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[04/01 18:21:06    276s] ThreeLayerMode is on. Timing-driven placement option disabled.
[04/01 18:21:06    276s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1801.3M
[04/01 18:21:06    276s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1801.3M
[04/01 18:21:06    276s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1801.3M
[04/01 18:21:06    276s] Starting Early Global Route congestion estimation: mem = 1801.3M
[04/01 18:21:06    276s] (I)       Started Import and model ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Started Create place DB ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Started Import place data ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Started Read instances and placement ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Started Read nets ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Started Create route DB ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       == Non-default Options ==
[04/01 18:21:06    276s] (I)       Maximum routing layer                              : 4
[04/01 18:21:06    276s] (I)       Number of threads                                  : 4
[04/01 18:21:06    276s] (I)       Use non-blocking free Dbs wires                    : false
[04/01 18:21:06    276s] (I)       Method to set GCell size                           : row
[04/01 18:21:06    276s] (I)       Counted 2827 PG shapes. We will not process PG shapes layer by layer.
[04/01 18:21:06    276s] (I)       Started Import route data (4T) ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Use row-based GCell size
[04/01 18:21:06    276s] (I)       Use row-based GCell align
[04/01 18:21:06    276s] (I)       GCell unit size   : 5600
[04/01 18:21:06    276s] (I)       GCell multiplier  : 1
[04/01 18:21:06    276s] (I)       GCell row height  : 5600
[04/01 18:21:06    276s] (I)       Actual row height : 5600
[04/01 18:21:06    276s] (I)       GCell align ref   : 124880 124880
[04/01 18:21:06    276s] [NR-eGR] Track table information for default rule: 
[04/01 18:21:06    276s] [NR-eGR] M1 has no routable track
[04/01 18:21:06    276s] [NR-eGR] M2 has single uniform track structure
[04/01 18:21:06    276s] [NR-eGR] M3 has single uniform track structure
[04/01 18:21:06    276s] [NR-eGR] TOP_M has single uniform track structure
[04/01 18:21:06    276s] (I)       ============== Default via ===============
[04/01 18:21:06    276s] (I)       +---+------------------+-----------------+
[04/01 18:21:06    276s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[04/01 18:21:06    276s] (I)       +---+------------------+-----------------+
[04/01 18:21:06    276s] (I)       | 1 |    1  V2         |    4  V2_cross  |
[04/01 18:21:06    276s] (I)       | 2 |    5  V3_cross   |    5  V3_cross  |
[04/01 18:21:06    276s] (I)       | 3 |    3  VL         |    8  VL_TOS_E  |
[04/01 18:21:06    276s] (I)       +---+------------------+-----------------+
[04/01 18:21:06    276s] (I)       Started Read blockages ( Layer 2-4 ) ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Started Read routing blockages ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Started Read instance blockages ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Started Read PG blockages ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] [NR-eGR] Read 3481 PG shapes
[04/01 18:21:06    276s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Started Read boundary cut boxes ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] [NR-eGR] #Routing Blockages  : 0
[04/01 18:21:06    276s] [NR-eGR] #Instance Blockages : 0
[04/01 18:21:06    276s] [NR-eGR] #PG Blockages       : 3481
[04/01 18:21:06    276s] [NR-eGR] #Halo Blockages     : 0
[04/01 18:21:06    276s] [NR-eGR] #Boundary Blockages : 0
[04/01 18:21:06    276s] (I)       Finished Read blockages ( Layer 2-4 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Started Read blackboxes ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/01 18:21:06    276s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Started Read prerouted ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/01 18:21:06    276s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Started Read unlegalized nets ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Started Read nets ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] [NR-eGR] Read numTotalNets=24  numIgnoredNets=0
[04/01 18:21:06    276s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Started Set up via pillars ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       early_global_route_priority property id does not exist.
[04/01 18:21:06    276s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Model blockages into capacity
[04/01 18:21:06    276s] (I)       Read Num Blocks=3481  Num Prerouted Wires=0  Num CS=0
[04/01 18:21:06    276s] (I)       Started Initialize 3D capacity ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Layer 1 (V) : #blockages 1472 : #preroutes 0
[04/01 18:21:06    276s] (I)       Layer 2 (H) : #blockages 1502 : #preroutes 0
[04/01 18:21:06    276s] (I)       Layer 3 (V) : #blockages 507 : #preroutes 0
[04/01 18:21:06    276s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       -- layer congestion ratio --
[04/01 18:21:06    276s] (I)       Layer 1 : 0.100000
[04/01 18:21:06    276s] (I)       Layer 2 : 0.700000
[04/01 18:21:06    276s] (I)       Layer 3 : 0.700000
[04/01 18:21:06    276s] (I)       Layer 4 : 0.700000
[04/01 18:21:06    276s] (I)       ----------------------------
[04/01 18:21:06    276s] (I)       Number of ignored nets                =      0
[04/01 18:21:06    276s] (I)       Number of connected nets              =      0
[04/01 18:21:06    276s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[04/01 18:21:06    276s] (I)       Number of clock nets                  =      1.  Ignored: No
[04/01 18:21:06    276s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[04/01 18:21:06    276s] (I)       Number of special nets                =      0.  Ignored: Yes
[04/01 18:21:06    276s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[04/01 18:21:06    276s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[04/01 18:21:06    276s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[04/01 18:21:06    276s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[04/01 18:21:06    276s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/01 18:21:06    276s] (I)       Finished Import route data (4T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Started Read aux data ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Started Others data preparation ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/01 18:21:06    276s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Started Create route kernel ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Ndr track 0 does not exist
[04/01 18:21:06    276s] (I)       ---------------------Grid Graph Info--------------------
[04/01 18:21:06    276s] (I)       Routing area        : (0, 0) - (1239840, 1239840)
[04/01 18:21:06    276s] (I)       Core area           : (124880, 124880) - (1114960, 1114960)
[04/01 18:21:06    276s] (I)       Site width          :   560  (dbu)
[04/01 18:21:06    276s] (I)       Row height          :  5600  (dbu)
[04/01 18:21:06    276s] (I)       GCell row height    :  5600  (dbu)
[04/01 18:21:06    276s] (I)       GCell width         :  5600  (dbu)
[04/01 18:21:06    276s] (I)       GCell height        :  5600  (dbu)
[04/01 18:21:06    276s] (I)       Grid                :   222   222     4
[04/01 18:21:06    276s] (I)       Layer numbers       :     1     2     3     4
[04/01 18:21:06    276s] (I)       Vertical capacity   :     0  5600     0  5600
[04/01 18:21:06    276s] (I)       Horizontal capacity :     0     0  5600     0
[04/01 18:21:06    276s] (I)       Default wire width  :   230   280   280   440
[04/01 18:21:06    276s] (I)       Default wire space  :   230   280   280   460
[04/01 18:21:06    276s] (I)       Default wire pitch  :   460   560   560   900
[04/01 18:21:06    276s] (I)       Default pitch size  :   460   560   560  1120
[04/01 18:21:06    276s] (I)       First track coord   :     0   280   560  1400
[04/01 18:21:06    276s] (I)       Num tracks per GCell: 12.17 10.00 10.00  5.00
[04/01 18:21:06    276s] (I)       Total num of tracks :     0  2214  2213  1106
[04/01 18:21:06    276s] (I)       Num of masks        :     1     1     1     1
[04/01 18:21:06    276s] (I)       Num of trim masks   :     0     0     0     0
[04/01 18:21:06    276s] (I)       --------------------------------------------------------
[04/01 18:21:06    276s] 
[04/01 18:21:06    276s] [NR-eGR] ============ Routing rule table ============
[04/01 18:21:06    276s] [NR-eGR] Rule id: 0  Nets: 24 
[04/01 18:21:06    276s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/01 18:21:06    276s] (I)       Pitch:  L1=460  L2=560  L3=560  L4=1120
[04/01 18:21:06    276s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:21:06    276s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[04/01 18:21:06    276s] [NR-eGR] ========================================
[04/01 18:21:06    276s] [NR-eGR] 
[04/01 18:21:06    276s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/01 18:21:06    276s] (I)       blocked tracks on layer2 : = 67216 / 491508 (13.68%)
[04/01 18:21:06    276s] (I)       blocked tracks on layer3 : = 106484 / 491286 (21.67%)
[04/01 18:21:06    276s] (I)       blocked tracks on layer4 : = 20484 / 245532 (8.34%)
[04/01 18:21:06    276s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Reset routing kernel
[04/01 18:21:06    276s] (I)       Started Global Routing ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Started Initialization ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       totalPins=81  totalGlobalPin=80 (98.77%)
[04/01 18:21:06    276s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Started Net group 1 ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Started Generate topology (4T) ( Curr Mem: 1801.27 MB )
[04/01 18:21:06    276s] (I)       Finished Generate topology (4T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       total 2D Cap : 1077446 = (405762 H, 671684 V)
[04/01 18:21:06    276s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [2, 4]
[04/01 18:21:06    276s] (I)       
[04/01 18:21:06    276s] (I)       ============  Phase 1a Route ============
[04/01 18:21:06    276s] (I)       Started Phase 1a ( Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Started Pattern routing (4T) ( Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Finished Pattern routing (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Usage: 119 = (56 H, 63 V) = (0.01% H, 0.01% V) = (3.136e+02um H, 3.528e+02um V)
[04/01 18:21:06    276s] (I)       Started Add via demand to 2D ( Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       
[04/01 18:21:06    276s] (I)       ============  Phase 1b Route ============
[04/01 18:21:06    276s] (I)       Started Phase 1b ( Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Usage: 119 = (56 H, 63 V) = (0.01% H, 0.01% V) = (3.136e+02um H, 3.528e+02um V)
[04/01 18:21:06    276s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.664000e+02um
[04/01 18:21:06    276s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/01 18:21:06    276s] (I)       Congestion threshold : each 60.00, sum 90.00
[04/01 18:21:06    276s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       
[04/01 18:21:06    276s] (I)       ============  Phase 1c Route ============
[04/01 18:21:06    276s] (I)       Started Phase 1c ( Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Usage: 119 = (56 H, 63 V) = (0.01% H, 0.01% V) = (3.136e+02um H, 3.528e+02um V)
[04/01 18:21:06    276s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       
[04/01 18:21:06    276s] (I)       ============  Phase 1d Route ============
[04/01 18:21:06    276s] (I)       Started Phase 1d ( Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Usage: 119 = (56 H, 63 V) = (0.01% H, 0.01% V) = (3.136e+02um H, 3.528e+02um V)
[04/01 18:21:06    276s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       
[04/01 18:21:06    276s] (I)       ============  Phase 1e Route ============
[04/01 18:21:06    276s] (I)       Started Phase 1e ( Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Started Route legalization ( Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Usage: 119 = (56 H, 63 V) = (0.01% H, 0.01% V) = (3.136e+02um H, 3.528e+02um V)
[04/01 18:21:06    276s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.664000e+02um
[04/01 18:21:06    276s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       
[04/01 18:21:06    276s] (I)       ============  Phase 1l Route ============
[04/01 18:21:06    276s] (I)       Started Phase 1l ( Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Started Layer assignment (4T) ( Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Current Layer assignment (4T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Finished Layer assignment (4T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Started Clean cong LA ( Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[04/01 18:21:06    276s] (I)       Layer  2:     445996        84         0       29040      461580    ( 5.92%) 
[04/01 18:21:06    276s] (I)       Layer  3:     405636        65         0       30630      459990    ( 6.24%) 
[04/01 18:21:06    276s] (I)       Layer  4:     223997         4         0       17485      227825    ( 7.13%) 
[04/01 18:21:06    276s] (I)       Total:       1075629       153         0       77155     1149395    ( 6.29%) 
[04/01 18:21:06    276s] (I)       
[04/01 18:21:06    276s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/01 18:21:06    276s] [NR-eGR]                        OverCon            
[04/01 18:21:06    276s] [NR-eGR]                         #Gcell     %Gcell
[04/01 18:21:06    276s] [NR-eGR]       Layer                (2)    OverCon 
[04/01 18:21:06    276s] [NR-eGR] ----------------------------------------------
[04/01 18:21:06    276s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[04/01 18:21:06    276s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[04/01 18:21:06    276s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[04/01 18:21:06    276s] [NR-eGR]   TOP_M  (4)         0( 0.00%)   ( 0.00%) 
[04/01 18:21:06    276s] [NR-eGR] ----------------------------------------------
[04/01 18:21:06    276s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/01 18:21:06    276s] [NR-eGR] 
[04/01 18:21:06    276s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Started Export 3D cong map ( Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       total 2D Cap : 1080969 = (408315 H, 672654 V)
[04/01 18:21:06    276s] (I)       Started Export 2D cong map ( Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/01 18:21:06    276s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/01 18:21:06    276s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.29 MB )
[04/01 18:21:06    276s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1833.3M
[04/01 18:21:06    276s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.050, REAL:0.042, MEM:1833.3M
[04/01 18:21:06    276s] OPERPROF: Starting HotSpotCal at level 1, MEM:1833.3M
[04/01 18:21:06    276s] [hotspot] +------------+---------------+---------------+
[04/01 18:21:06    276s] [hotspot] |            |   max hotspot | total hotspot |
[04/01 18:21:06    276s] [hotspot] +------------+---------------+---------------+
[04/01 18:21:06    276s] [hotspot] | normalized |          0.00 |          0.00 |
[04/01 18:21:06    276s] [hotspot] +------------+---------------+---------------+
[04/01 18:21:06    276s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/01 18:21:06    276s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/01 18:21:06    276s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:1833.3M
[04/01 18:21:06    276s] Skipped repairing congestion.
[04/01 18:21:06    276s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1833.3M
[04/01 18:21:06    276s] Starting Early Global Route wiring: mem = 1833.3M
[04/01 18:21:06    276s] (I)       Started Free existing wires ( Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] (I)       ============= Track Assignment ============
[04/01 18:21:06    276s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] (I)       Started Track Assignment (4T) ( Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] (I)       Initialize Track Assignment ( max pin layer : 5 )
[04/01 18:21:06    276s] (I)       Current Track Assignment (4T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] (I)       Run Multi-thread track assignment
[04/01 18:21:06    276s] (I)       Finished Track Assignment (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] (I)       Started Export ( Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] [NR-eGR] Started Export DB wires ( Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] [NR-eGR] Started Export all nets (4T) ( Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] [NR-eGR] Finished Export all nets (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] [NR-eGR] Started Set wire vias (4T) ( Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] [NR-eGR] Finished Set wire vias (4T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:21:06    276s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 81
[04/01 18:21:06    276s] [NR-eGR]     M2  (2V) length: 3.416000e+02um, number of vias: 110
[04/01 18:21:06    276s] [NR-eGR]     M3  (3H) length: 3.152800e+02um, number of vias: 7
[04/01 18:21:06    276s] [NR-eGR]  TOP_M  (4V) length: 2.408000e+01um, number of vias: 0
[04/01 18:21:06    276s] [NR-eGR] Total length: 6.809600e+02um, number of vias: 198
[04/01 18:21:06    276s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:21:06    276s] [NR-eGR] Total eGR-routed clock nets wire length: 1.960000e+01um 
[04/01 18:21:06    276s] [NR-eGR] --------------------------------------------------------------------------
[04/01 18:21:06    276s] (I)       Started Update net boxes ( Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] (I)       Started Update timing ( Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] (I)       Started Postprocess design ( Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.28 MB )
[04/01 18:21:06    276s] Early Global Route wiring runtime: 0.01 seconds, mem = 1833.3M
[04/01 18:21:06    276s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.007, MEM:1833.3M
[04/01 18:21:06    276s] Tdgp not successfully inited but do clear! skip clearing
[04/01 18:21:06    276s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[04/01 18:21:06    276s] *** Finishing placeDesign default flow ***
[04/01 18:21:06    276s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 1656.3M **
[04/01 18:21:06    276s] Tdgp not successfully inited but do clear! skip clearing
[04/01 18:21:06    276s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/01 18:21:17    277s] <CMD> zoomBox -374.90500 104.64300 1663.23000 1090.00700
[04/01 18:21:17    277s] <CMD> zoomBox -226.73400 173.94900 1505.68200 1011.50900
[04/01 18:21:18    277s] <CMD> zoomBox -102.66300 240.04800 1369.89100 951.97400
[04/01 18:21:18    277s] <CMD> zoomBox 3.59500 296.23200 1255.26600 901.36900
[04/01 18:21:18    277s] <CMD> zoomBox 239.42500 418.21300 1008.10800 789.84300
[04/01 18:21:19    277s] <CMD> zoomBox 344.34700 471.70000 899.72300 740.20400
[04/01 18:21:19    277s] <CMD> zoomBox 420.15300 510.34500 821.41400 704.34000
[04/01 18:21:20    277s] <CMD> zoomBox 474.85700 537.79700 764.76900 677.95900
[04/01 18:21:20    277s] <CMD> zoomBox 514.38000 557.63100 723.84200 658.89800
[04/01 18:21:21    278s] <CMD> zoomBox 529.55100 565.41500 707.59400 651.49200
[04/01 18:21:21    278s] <CMD> zoomBox 553.02200 577.80400 681.65700 639.99400
[04/01 18:21:24    278s] <CMD> zoomBox 562.15300 582.72300 671.49300 635.58500
[04/01 18:21:26    278s] <CMD> zoomBox 553.02200 577.80400 681.65700 639.99400
[04/01 18:21:26    278s] <CMD> zoomBox 562.15300 582.72300 671.49300 635.58500
[04/01 18:23:27    291s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[04/01 18:23:27    291s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ADIODE
[04/01 18:23:27    291s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[04/01 18:23:27    291s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[04/01 18:23:27    291s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[04/01 18:23:27    291s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 4
[04/01 18:23:27    291s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[04/01 18:23:27    291s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[04/01 18:23:27    291s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[04/01 18:23:27    291s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[04/01 18:23:27    291s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/01 18:23:27    291s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[04/01 18:23:27    291s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[04/01 18:23:27    291s] Running Native NanoRoute ...
[04/01 18:23:27    291s] <CMD> routeDesign -globalDetail
[04/01 18:23:27    291s] ### Time Record (routeDesign) is installed.
[04/01 18:23:27    291s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[04/01 18:23:27    291s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1262.51 (MB), peak = 1292.52 (MB)
[04/01 18:23:27    291s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/01 18:23:27    291s] **INFO: User settings:
[04/01 18:23:27    291s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/01 18:23:27    291s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[04/01 18:23:27    291s] setNanoRouteMode -routeAntennaCellName                          ADIODE
[04/01 18:23:27    291s] setNanoRouteMode -routeBottomRoutingLayer                       1
[04/01 18:23:27    291s] setNanoRouteMode -routeInsertAntennaDiode                       true
[04/01 18:23:27    291s] setNanoRouteMode -routeTopRoutingLayer                          4
[04/01 18:23:27    291s] setNanoRouteMode -routeWithSiDriven                             true
[04/01 18:23:27    291s] setNanoRouteMode -routeWithTimingDriven                         true
[04/01 18:23:27    291s] setNanoRouteMode -timingEngine                                  {}
[04/01 18:23:27    291s] setExtractRCMode -engine                                        preRoute
[04/01 18:23:27    291s] setDelayCalMode -engine                                         aae
[04/01 18:23:27    291s] setDelayCalMode -ignoreNetLoad                                  false
[04/01 18:23:27    291s] 
[04/01 18:23:27    291s] #RC_WORST has no qx tech file defined
[04/01 18:23:27    291s] #No active RC corner or QRC tech file is missing.
[04/01 18:23:27    291s] #**INFO: setDesignMode -flowEffort standard
[04/01 18:23:27    291s] #**INFO: multi-cut via swapping will not be performed after routing.
[04/01 18:23:27    291s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/01 18:23:27    291s] OPERPROF: Starting checkPlace at level 1, MEM:1656.6M
[04/01 18:23:27    291s] z: 2, totalTracks: 1
[04/01 18:23:27    291s] z: 4, totalTracks: 1
[04/01 18:23:27    291s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1656.6M
[04/01 18:23:27    291s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1656.6M
[04/01 18:23:27    291s] Core basic site is CoreSite
[04/01 18:23:27    291s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1656.6M
[04/01 18:23:27    291s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1656.6M
[04/01 18:23:27    291s] SiteArray: non-trimmed site array dimensions = 176 x 1768
[04/01 18:23:27    291s] SiteArray: use 1,261,568 bytes
[04/01 18:23:27    291s] SiteArray: current memory after site array memory allocation 1656.6M
[04/01 18:23:27    291s] SiteArray: FP blocked sites are writable
[04/01 18:23:27    291s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1656.6M
[04/01 18:23:27    291s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1656.6M
[04/01 18:23:27    291s] Begin checking placement ... (start mem=1656.6M, init mem=1656.6M)
[04/01 18:23:27    291s] 
[04/01 18:23:27    291s] Running CheckPlace using 4 threads!...
[04/01 18:23:27    291s] 
[04/01 18:23:27    291s] ...checkPlace MT is done!
[04/01 18:23:27    291s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1656.6M
[04/01 18:23:27    291s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1656.6M
[04/01 18:23:27    291s] *info: Placed = 22            
[04/01 18:23:27    291s] *info: Unplaced = 0           
[04/01 18:23:27    291s] Placement Density:0.05%(502/975823)
[04/01 18:23:27    291s] Placement Density (including fixed std cells):0.05%(502/975823)
[04/01 18:23:27    291s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1656.6M
[04/01 18:23:27    291s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1656.6M
[04/01 18:23:27    291s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1656.6M)
[04/01 18:23:27    291s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.013, MEM:1656.6M
[04/01 18:23:27    291s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[04/01 18:23:27    291s] 
[04/01 18:23:27    291s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/01 18:23:27    291s] *** Changed status on (0) nets in Clock.
[04/01 18:23:27    291s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1656.6M) ***
[04/01 18:23:27    291s] 
[04/01 18:23:27    291s] globalDetailRoute
[04/01 18:23:27    291s] 
[04/01 18:23:27    291s] ### Time Record (globalDetailRoute) is installed.
[04/01 18:23:27    291s] #Start globalDetailRoute on Tue Apr  1 18:23:27 2025
[04/01 18:23:27    291s] #
[04/01 18:23:27    291s] ### Time Record (Pre Callback) is installed.
[04/01 18:23:27    291s] ### Time Record (Pre Callback) is uninstalled.
[04/01 18:23:27    291s] ### Time Record (DB Import) is installed.
[04/01 18:23:27    291s] ### Time Record (Timing Data Generation) is installed.
[04/01 18:23:27    291s] #Generating timing data, please wait...
[04/01 18:23:27    291s] #28 total nets, 24 already routed, 24 will ignore in trialRoute
[04/01 18:23:27    291s] ### run_trial_route starts on Tue Apr  1 18:23:27 2025 with memory = 1261.45 (MB), peak = 1292.52 (MB)
[04/01 18:23:27    291s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:23:27    291s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:23:27    291s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/01 18:23:27    291s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/01 18:23:27    291s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[04/01 18:23:27    291s] ### dump_timing_file starts on Tue Apr  1 18:23:27 2025 with memory = 1266.80 (MB), peak = 1292.52 (MB)
[04/01 18:23:27    291s] ### extractRC starts on Tue Apr  1 18:23:27 2025 with memory = 1266.80 (MB), peak = 1292.52 (MB)
[04/01 18:23:27    291s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/01 18:23:27    291s] **WARN: (IMPEXT-6166):	Capacitance table file(s) without the EXTENDED section is being used for RC extraction. This is not recommended because it results in lower accuracy for clock nets in preRoute extraction and for all nets in postRoute extraction using -effortLevel low. Regenerate capacitance table file(s) using the generateCapTbl command.
[04/01 18:23:27    291s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[04/01 18:23:27    291s] #Dump tif for version 2.1
[04/01 18:23:27    291s] End AAE Lib Interpolated Model. (MEM=1693.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:23:27    291s] Total number of fetched objects 28
[04/01 18:23:27    291s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/01 18:23:27    291s] End delay calculation. (MEM=1842.88 CPU=0:00:00.0 REAL=0:00:00.0)
[04/01 18:23:27    291s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1298.30 (MB), peak = 1338.93 (MB)
[04/01 18:23:27    291s] ### dump_timing_file cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[04/01 18:23:27    291s] #Done generating timing data.
[04/01 18:23:27    291s] ### Time Record (Timing Data Generation) is uninstalled.
[04/01 18:23:27    291s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[04/01 18:23:27    291s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clock of net clock because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:23:27    291s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:23:27    291s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/x of net x because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:23:27    291s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:23:27    291s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/unlock of net unlock because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:23:27    291s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/error of net error because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:23:27    291s] ### Net info: total nets: 30
[04/01 18:23:27    291s] ### Net info: dirty nets: 0
[04/01 18:23:27    291s] ### Net info: marked as disconnected nets: 0
[04/01 18:23:27    291s] #num needed restored net=0
[04/01 18:23:27    291s] #need_extraction net=0 (total=30)
[04/01 18:23:27    291s] ### Net info: fully routed nets: 0
[04/01 18:23:27    291s] ### Net info: trivial (< 2 pins) nets: 6
[04/01 18:23:27    291s] ### Net info: unrouted nets: 24
[04/01 18:23:27    291s] ### Net info: re-extraction nets: 0
[04/01 18:23:27    291s] ### Net info: ignored nets: 0
[04/01 18:23:27    291s] ### Net info: skip routing nets: 0
[04/01 18:23:27    291s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[04/01 18:23:27    291s] #Start reading timing information from file .timing_file_7513.tif.gz ...
[04/01 18:23:27    291s] #Read in timing information for 6 ports, 22 instances from timing file .timing_file_7513.tif.gz.
[04/01 18:23:27    291s] ### import design signature (8): route=1670722129 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1103506352 dirty_area=1609461026 del_dirty_area=0 cell=846678564 placement=159091467 pin_access=1 inst_pattern=1 halo=0
[04/01 18:23:27    291s] ### Time Record (DB Import) is uninstalled.
[04/01 18:23:27    291s] #NanoRoute Version 20.14-s095_1 NR210411-1939/20_14-UB
[04/01 18:23:27    291s] #RTESIG:78da95d0b14ec330100660669ee2e47608520bbe8bedd423a81d5828aa80b532c44d23a5
[04/01 18:23:27    291s] #       8e643b036f8f25a6a23626f37dfaefbf9bcd3f363b60c4ef512c03d7728ff0b223e40271
[04/01 18:23:27    291s] #       89bad40fc4f769f4fec46e67f3edeb1b55020ea60b168acfbeef16507f3b736abfa0b607
[04/01 18:23:27    291s] #       337411828db175cddd2f17b8020e45eba26dac5fc010acff4334d179e20593fa9410fdf0
[04/01 18:23:27    291s] #       cfad898b495cca695c4fe1a22af3074aa1f248890ad8e3fa79bbde302842f46976454a05
[04/01 18:23:27    291s] #       38fe77540a811ddbe698c9aa04010bd1b8daf83a59eb86d335590273bdb3a34ad3eaec7d
[04/01 18:23:27    291s] #       178dc49c21ce2588f11b8993cce78cf6b9f901f0d4f756
[04/01 18:23:27    291s] #
[04/01 18:23:27    291s] ### Time Record (Data Preparation) is installed.
[04/01 18:23:27    291s] #RTESIG:78da95d0b14ec330100660669ee2e47608520bbe8bedc423a81d5828aa0a6b65889b464a
[04/01 18:23:27    291s] #       1dc97606de9e08a6a23626f37dfaefee9fcddfd75b60c4ef512c03d7728ff0b225e40271
[04/01 18:23:27    291s] #       893ad70fc4f7c3e8ed89ddcee69bd71d15020ea60d16b28fae6b17507d39736a3ea1b207
[04/01 18:23:27    291s] #       d3b711828db171f5dd2f17580287ac71d1d6d62fa00fd6ff219ae83cf18219eec921fafe
[04/01 18:23:27    291s] #       9f5b072e267129a7713d858b224f3f28854a23250a608fabe7cd6acd200bd10fb32b522a
[04/01 18:23:27    291s] #       c0f1de512904766cea6322ab10042c44e32ae3abc15ad79faec91c98eb9c1d572507f6f3
[04/01 18:23:27    291s] #       6b62b1a6f2ace78b4662ca10e712c47819c449a67346efb9f90693920419
[04/01 18:23:27    291s] #
[04/01 18:23:27    291s] ### Time Record (Data Preparation) is uninstalled.
[04/01 18:23:27    291s] ### Time Record (Global Routing) is installed.
[04/01 18:23:27    291s] ### Time Record (Global Routing) is uninstalled.
[04/01 18:23:27    291s] #Total number of trivial nets (e.g. < 2 pins) = 6 (skipped).
[04/01 18:23:27    291s] #Total number of routable nets = 24.
[04/01 18:23:27    291s] #Total number of nets in the design = 30.
[04/01 18:23:27    291s] #24 routable nets do not have any wires.
[04/01 18:23:27    291s] #24 nets will be global routed.
[04/01 18:23:27    291s] #Using multithreading with 4 threads.
[04/01 18:23:27    291s] ### Time Record (Data Preparation) is installed.
[04/01 18:23:27    291s] #Start routing data preparation on Tue Apr  1 18:23:27 2025
[04/01 18:23:27    291s] #
[04/01 18:23:27    291s] #Minimum voltage of a net in the design = 0.000.
[04/01 18:23:27    291s] #Maximum voltage of a net in the design = 1.620.
[04/01 18:23:27    291s] #Voltage range [0.000 - 1.620] has 28 nets.
[04/01 18:23:27    291s] #Voltage range [1.620 - 1.620] has 1 net.
[04/01 18:23:27    291s] #Voltage range [0.000 - 0.000] has 1 net.
[04/01 18:23:27    291s] ### Time Record (Cell Pin Access) is installed.
[04/01 18:23:27    291s] #Rebuild pin access data for design.
[04/01 18:23:27    291s] #Initial pin access analysis.
[04/01 18:23:27    292s] #Detail pin access analysis.
[04/01 18:23:27    292s] ### Time Record (Cell Pin Access) is uninstalled.
[04/01 18:23:27    292s] # M1           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[04/01 18:23:27    292s] # M2           V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[04/01 18:23:27    292s] # M3           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[04/01 18:23:27    292s] # TOP_M        V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[04/01 18:23:27    292s] #Monitoring time of adding inner blkg by smac
[04/01 18:23:27    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1310.46 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] #Regenerating Ggrids automatically.
[04/01 18:23:27    292s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.5600.
[04/01 18:23:27    292s] #Using automatically generated G-grids.
[04/01 18:23:27    292s] #Done routing data preparation.
[04/01 18:23:27    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1312.85 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Finished routing data preparation on Tue Apr  1 18:23:27 2025
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Cpu time = 00:00:00
[04/01 18:23:27    292s] #Elapsed time = 00:00:00
[04/01 18:23:27    292s] #Increased memory = 8.75 (MB)
[04/01 18:23:27    292s] #Total memory = 1312.96 (MB)
[04/01 18:23:27    292s] #Peak memory = 1445.16 (MB)
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] ### Time Record (Data Preparation) is uninstalled.
[04/01 18:23:27    292s] ### Time Record (Global Routing) is installed.
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Start global routing on Tue Apr  1 18:23:27 2025
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Start global routing initialization on Tue Apr  1 18:23:27 2025
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Number of eco nets is 0
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Start global routing data preparation on Tue Apr  1 18:23:27 2025
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] ### build_merged_routing_blockage_rect_list starts on Tue Apr  1 18:23:27 2025 with memory = 1313.05 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.00 [4]--
[04/01 18:23:27    292s] #Start routing resource analysis on Tue Apr  1 18:23:27 2025
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] ### init_is_bin_blocked starts on Tue Apr  1 18:23:27 2025 with memory = 1313.08 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.00 [4]--
[04/01 18:23:27    292s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Apr  1 18:23:27 2025 with memory = 1314.38 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --3.47 [4]--
[04/01 18:23:27    292s] ### adjust_flow_cap starts on Tue Apr  1 18:23:27 2025 with memory = 1316.47 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.56 [4]--
[04/01 18:23:27    292s] ### adjust_partial_route_blockage starts on Tue Apr  1 18:23:27 2025 with memory = 1317.73 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.00 [4]--
[04/01 18:23:27    292s] ### set_via_blocked starts on Tue Apr  1 18:23:27 2025 with memory = 1317.73 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.49 [4]--
[04/01 18:23:27    292s] ### copy_flow starts on Tue Apr  1 18:23:27 2025 with memory = 1317.73 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --2.10 [4]--
[04/01 18:23:27    292s] #Routing resource analysis is done on Tue Apr  1 18:23:27 2025
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] ### report_flow_cap starts on Tue Apr  1 18:23:27 2025 with memory = 1317.64 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] #  Resource Analysis:
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/01 18:23:27    292s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/01 18:23:27    292s] #  --------------------------------------------------------------
[04/01 18:23:27    292s] #  M1             H        2213           0       21904     0.01%
[04/01 18:23:27    292s] #  M2             V        2214           0       21904    11.31%
[04/01 18:23:27    292s] #  M3             H        2037         176       21904    14.79%
[04/01 18:23:27    292s] #  TOP_M          V        1016          90       21904     5.61%
[04/01 18:23:27    292s] #  --------------------------------------------------------------
[04/01 18:23:27    292s] #  Total                   7480       4.01%       87616     7.93%
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.28 [4]--
[04/01 18:23:27    292s] ### analyze_m2_tracks starts on Tue Apr  1 18:23:27 2025 with memory = 1317.74 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.00 [4]--
[04/01 18:23:27    292s] ### report_initial_resource starts on Tue Apr  1 18:23:27 2025 with memory = 1317.75 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.00 [4]--
[04/01 18:23:27    292s] ### mark_pg_pins_accessibility starts on Tue Apr  1 18:23:27 2025 with memory = 1317.75 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.00 [4]--
[04/01 18:23:27    292s] ### set_net_region starts on Tue Apr  1 18:23:27 2025 with memory = 1317.75 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.00 [4]--
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Global routing data preparation is done on Tue Apr  1 18:23:27 2025
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1317.66 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] ### prepare_level starts on Tue Apr  1 18:23:27 2025 with memory = 1317.67 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### init level 1 starts on Tue Apr  1 18:23:27 2025 with memory = 1317.68 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --0.35 [4]--
[04/01 18:23:27    292s] ### Level 1 hgrid = 148 X 148
[04/01 18:23:27    292s] ### prepare_level_flow starts on Tue Apr  1 18:23:27 2025 with memory = 1317.72 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.00 [4]--
[04/01 18:23:27    292s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --0.65 [4]--
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Global routing initialization is done on Tue Apr  1 18:23:27 2025
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1317.72 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #start global routing iteration 1...
[04/01 18:23:27    292s] ### init_flow_edge starts on Tue Apr  1 18:23:27 2025 with memory = 1317.77 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.43 [4]--
[04/01 18:23:27    292s] ### routing at level 1 (topmost level) iter 0
[04/01 18:23:27    292s] ### measure_qor starts on Tue Apr  1 18:23:27 2025 with memory = 1318.70 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### measure_congestion starts on Tue Apr  1 18:23:27 2025 with memory = 1318.71 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.00 [4]--
[04/01 18:23:27    292s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.08 [4]--
[04/01 18:23:27    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1318.62 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #start global routing iteration 2...
[04/01 18:23:27    292s] ### routing at level 1 (topmost level) iter 1
[04/01 18:23:27    292s] ### measure_qor starts on Tue Apr  1 18:23:27 2025 with memory = 1318.72 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### measure_congestion starts on Tue Apr  1 18:23:27 2025 with memory = 1318.72 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.00 [4]--
[04/01 18:23:27    292s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.07 [4]--
[04/01 18:23:27    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1318.72 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #start global routing iteration 3...
[04/01 18:23:27    292s] ### routing at level 1 (topmost level) iter 2
[04/01 18:23:27    292s] ### measure_qor starts on Tue Apr  1 18:23:27 2025 with memory = 1318.72 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### measure_congestion starts on Tue Apr  1 18:23:27 2025 with memory = 1318.72 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.00 [4]--
[04/01 18:23:27    292s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.11 [4]--
[04/01 18:23:27    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1318.72 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] ### route_end starts on Tue Apr  1 18:23:27 2025 with memory = 1318.73 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Total number of trivial nets (e.g. < 2 pins) = 6 (skipped).
[04/01 18:23:27    292s] #Total number of routable nets = 24.
[04/01 18:23:27    292s] #Total number of nets in the design = 30.
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #24 routable nets have routed wires.
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Routed nets constraints summary:
[04/01 18:23:27    292s] #-----------------------------
[04/01 18:23:27    292s] #        Rules   Unconstrained  
[04/01 18:23:27    292s] #-----------------------------
[04/01 18:23:27    292s] #      Default              24  
[04/01 18:23:27    292s] #-----------------------------
[04/01 18:23:27    292s] #        Total              24  
[04/01 18:23:27    292s] #-----------------------------
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Routing constraints summary of the whole design:
[04/01 18:23:27    292s] #-----------------------------
[04/01 18:23:27    292s] #        Rules   Unconstrained  
[04/01 18:23:27    292s] #-----------------------------
[04/01 18:23:27    292s] #      Default              24  
[04/01 18:23:27    292s] #-----------------------------
[04/01 18:23:27    292s] #        Total              24  
[04/01 18:23:27    292s] #-----------------------------
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] ### cal_base_flow starts on Tue Apr  1 18:23:27 2025 with memory = 1318.74 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### init_flow_edge starts on Tue Apr  1 18:23:27 2025 with memory = 1318.74 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.40 [4]--
[04/01 18:23:27    292s] ### cal_flow starts on Tue Apr  1 18:23:27 2025 with memory = 1318.85 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.00 [4]--
[04/01 18:23:27    292s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.30 [4]--
[04/01 18:23:27    292s] ### report_overcon starts on Tue Apr  1 18:23:27 2025 with memory = 1318.87 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #                 OverCon          
[04/01 18:23:27    292s] #                  #Gcell    %Gcell
[04/01 18:23:27    292s] #     Layer           (1)   OverCon  Flow/Cap
[04/01 18:23:27    292s] #  ----------------------------------------------
[04/01 18:23:27    292s] #  M1            0(0.00%)   (0.00%)     0.22  
[04/01 18:23:27    292s] #  M2            0(0.00%)   (0.00%)     0.12  
[04/01 18:23:27    292s] #  M3            0(0.00%)   (0.00%)     0.15  
[04/01 18:23:27    292s] #  TOP_M         0(0.00%)   (0.00%)     0.01  
[04/01 18:23:27    292s] #  ----------------------------------------------
[04/01 18:23:27    292s] #     Total      0(0.00%)   (0.00%)
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/01 18:23:27    292s] #  Overflow after GR: 0.00% H + 0.00% V
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --0.96 [4]--
[04/01 18:23:27    292s] ### cal_base_flow starts on Tue Apr  1 18:23:27 2025 with memory = 1318.88 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### init_flow_edge starts on Tue Apr  1 18:23:27 2025 with memory = 1318.88 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.38 [4]--
[04/01 18:23:27    292s] ### cal_flow starts on Tue Apr  1 18:23:27 2025 with memory = 1318.91 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.00 [4]--
[04/01 18:23:27    292s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.28 [4]--
[04/01 18:23:27    292s] ### export_cong_map starts on Tue Apr  1 18:23:27 2025 with memory = 1318.92 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### PDZT_Export::export_cong_map starts on Tue Apr  1 18:23:27 2025 with memory = 1319.14 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.02 [4]--
[04/01 18:23:27    292s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.69 [4]--
[04/01 18:23:27    292s] ### import_cong_map starts on Tue Apr  1 18:23:27 2025 with memory = 1319.15 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] #Hotspot report including placement blocked areas
[04/01 18:23:27    292s] OPERPROF: Starting HotSpotCal at level 1, MEM:1765.2M
[04/01 18:23:27    292s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/01 18:23:27    292s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[04/01 18:23:27    292s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/01 18:23:27    292s] [hotspot] |       M1(H)    |              0.00 |              0.00 |   (none)                            |
[04/01 18:23:27    292s] [hotspot] |       M2(V)    |              0.89 |              7.56 |    44.80   716.79    89.59   761.60 |
[04/01 18:23:27    292s] [hotspot] |       M3(H)    |              0.00 |              0.00 |   (none)                            |
[04/01 18:23:27    292s] [hotspot] |    TOP_M(V)    |              0.00 |              0.00 |   (none)                            |
[04/01 18:23:27    292s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/01 18:23:27    292s] [hotspot] |      worst     |     (M2)     0.89 |     (M2)     7.56 |                                     |
[04/01 18:23:27    292s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/01 18:23:27    292s] [hotspot] |   all layers   |             21.78 |             30.67 |                                     |
[04/01 18:23:27    292s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/01 18:23:27    292s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 21.78, normalized total congestion hotspot area = 30.67 (area is in unit of 4 std-cell row bins)
[04/01 18:23:27    292s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 21.78/30.67 (area is in unit of 4 std-cell row bins)
[04/01 18:23:27    292s] [hotspot] max/total 21.78/30.67, big hotspot (>10) total 21.78
[04/01 18:23:27    292s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[04/01 18:23:27    292s] [hotspot] +-----+-------------------------------------+---------------+
[04/01 18:23:27    292s] [hotspot] | top |            hotspot bbox             | hotspot score |
[04/01 18:23:27    292s] [hotspot] +-----+-------------------------------------+---------------+
[04/01 18:23:27    292s] [hotspot] |  1  |    67.20    44.80   112.00    89.59 |        0.89   |
[04/01 18:23:27    292s] [hotspot] +-----+-------------------------------------+---------------+
[04/01 18:23:27    292s] [hotspot] |  2  |   112.00    44.80   156.80    89.59 |        0.89   |
[04/01 18:23:27    292s] [hotspot] +-----+-------------------------------------+---------------+
[04/01 18:23:27    292s] [hotspot] |  3  |   156.80    44.80   201.59    89.59 |        0.89   |
[04/01 18:23:27    292s] [hotspot] +-----+-------------------------------------+---------------+
[04/01 18:23:27    292s] [hotspot] |  4  |   201.59    44.80   246.40    89.59 |        0.89   |
[04/01 18:23:27    292s] [hotspot] +-----+-------------------------------------+---------------+
[04/01 18:23:27    292s] [hotspot] |  5  |   246.40    44.80   291.19    89.59 |        0.89   |
[04/01 18:23:27    292s] [hotspot] +-----+-------------------------------------+---------------+
[04/01 18:23:27    292s] Top 5 hotspots total area: 4.44
[04/01 18:23:27    292s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.070, REAL:0.026, MEM:1765.2M
[04/01 18:23:27    292s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --2.49 [4]--
[04/01 18:23:27    292s] ### update starts on Tue Apr  1 18:23:27 2025 with memory = 1318.89 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] #Complete Global Routing.
[04/01 18:23:27    292s] #Total wire length = 916 um.
[04/01 18:23:27    292s] #Total half perimeter of net bounding box = 649 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M1 = 118 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M2 = 605 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M3 = 160 um.
[04/01 18:23:27    292s] #Total wire length on LAYER TOP_M = 34 um.
[04/01 18:23:27    292s] #Total number of vias = 137
[04/01 18:23:27    292s] #Up-Via Summary (total 137):
[04/01 18:23:27    292s] #           
[04/01 18:23:27    292s] #-----------------------
[04/01 18:23:27    292s] # M1                102
[04/01 18:23:27    292s] # M2                 31
[04/01 18:23:27    292s] # M3                  4
[04/01 18:23:27    292s] #-----------------------
[04/01 18:23:27    292s] #                   137 
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] ### update cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --0.97 [4]--
[04/01 18:23:27    292s] ### report_overcon starts on Tue Apr  1 18:23:27 2025 with memory = 1321.02 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.00 [4]--
[04/01 18:23:27    292s] ### report_overcon starts on Tue Apr  1 18:23:27 2025 with memory = 1321.02 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] #Max overcon = 0 track.
[04/01 18:23:27    292s] #Total overcon = 0.00%.
[04/01 18:23:27    292s] #Worst layer Gcell overcon rate = 0.00%.
[04/01 18:23:27    292s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.00 [4]--
[04/01 18:23:27    292s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.92 [4]--
[04/01 18:23:27    292s] ### global_route design signature (11): route=1825722314 net_attr=2032113377
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Global routing statistics:
[04/01 18:23:27    292s] #Cpu time = 00:00:00
[04/01 18:23:27    292s] #Elapsed time = 00:00:00
[04/01 18:23:27    292s] #Increased memory = 5.77 (MB)
[04/01 18:23:27    292s] #Total memory = 1318.73 (MB)
[04/01 18:23:27    292s] #Peak memory = 1445.16 (MB)
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Finished global routing on Tue Apr  1 18:23:27 2025
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] ### Time Record (Global Routing) is uninstalled.
[04/01 18:23:27    292s] ### Time Record (Data Preparation) is installed.
[04/01 18:23:27    292s] ### Time Record (Data Preparation) is uninstalled.
[04/01 18:23:27    292s] ### track-assign external-init starts on Tue Apr  1 18:23:27 2025 with memory = 1317.71 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### Time Record (Track Assignment) is installed.
[04/01 18:23:27    292s] ### Time Record (Track Assignment) is uninstalled.
[04/01 18:23:27    292s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.28 [4]--
[04/01 18:23:27    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1317.71 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### track-assign engine-init starts on Tue Apr  1 18:23:27 2025 with memory = 1317.72 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### Time Record (Track Assignment) is installed.
[04/01 18:23:27    292s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.29 [4]--
[04/01 18:23:27    292s] ### track-assign core-engine starts on Tue Apr  1 18:23:27 2025 with memory = 1317.77 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] #Start Track Assignment.
[04/01 18:23:27    292s] #Done with 29 horizontal wires in 5 hboxes and 56 vertical wires in 5 hboxes.
[04/01 18:23:27    292s] #Done with 5 horizontal wires in 5 hboxes and 15 vertical wires in 5 hboxes.
[04/01 18:23:27    292s] #Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Track assignment summary:
[04/01 18:23:27    292s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/01 18:23:27    292s] #------------------------------------------------------------------------
[04/01 18:23:27    292s] # M1           122.93 	  2.73%  	  0.00% 	  2.73%
[04/01 18:23:27    292s] # M2           585.76 	  0.24%  	  0.00% 	  0.00%
[04/01 18:23:27    292s] # M3           154.84 	  0.00%  	  0.00% 	  0.00%
[04/01 18:23:27    292s] # TOP_M         31.68 	  0.00%  	  0.00% 	  0.00%
[04/01 18:23:27    292s] #------------------------------------------------------------------------
[04/01 18:23:27    292s] # All         895.21  	  0.53% 	  0.00% 	  0.00%
[04/01 18:23:27    292s] #Complete Track Assignment.
[04/01 18:23:27    292s] #Total wire length = 914 um.
[04/01 18:23:27    292s] #Total half perimeter of net bounding box = 649 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M1 = 146 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M2 = 578 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M3 = 160 um.
[04/01 18:23:27    292s] #Total wire length on LAYER TOP_M = 31 um.
[04/01 18:23:27    292s] #Total number of vias = 137
[04/01 18:23:27    292s] #Up-Via Summary (total 137):
[04/01 18:23:27    292s] #           
[04/01 18:23:27    292s] #-----------------------
[04/01 18:23:27    292s] # M1                102
[04/01 18:23:27    292s] # M2                 31
[04/01 18:23:27    292s] # M3                  4
[04/01 18:23:27    292s] #-----------------------
[04/01 18:23:27    292s] #                   137 
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] ### track_assign design signature (14): route=819178643
[04/01 18:23:27    292s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.11 [4]--
[04/01 18:23:27    292s] ### Time Record (Track Assignment) is uninstalled.
[04/01 18:23:27    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1318.10 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/01 18:23:27    292s] #Cpu time = 00:00:00
[04/01 18:23:27    292s] #Elapsed time = 00:00:00
[04/01 18:23:27    292s] #Increased memory = 13.95 (MB)
[04/01 18:23:27    292s] #Total memory = 1318.11 (MB)
[04/01 18:23:27    292s] #Peak memory = 1445.16 (MB)
[04/01 18:23:27    292s] #Using multithreading with 4 threads.
[04/01 18:23:27    292s] ### Time Record (Detail Routing) is installed.
[04/01 18:23:27    292s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Start Detail Routing..
[04/01 18:23:27    292s] #start initial detail routing ...
[04/01 18:23:27    292s] ### Design has 0 dirty nets, has valid drcs
[04/01 18:23:27    292s] #   number of violations = 0
[04/01 18:23:27    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1325.01 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] #Complete Detail Routing.
[04/01 18:23:27    292s] #Total wire length = 764 um.
[04/01 18:23:27    292s] #Total half perimeter of net bounding box = 649 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M1 = 129 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M2 = 399 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M3 = 213 um.
[04/01 18:23:27    292s] #Total wire length on LAYER TOP_M = 23 um.
[04/01 18:23:27    292s] #Total number of vias = 144
[04/01 18:23:27    292s] #Up-Via Summary (total 144):
[04/01 18:23:27    292s] #           
[04/01 18:23:27    292s] #-----------------------
[04/01 18:23:27    292s] # M1                 97
[04/01 18:23:27    292s] # M2                 43
[04/01 18:23:27    292s] # M3                  4
[04/01 18:23:27    292s] #-----------------------
[04/01 18:23:27    292s] #                   144 
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Total number of DRC violations = 0
[04/01 18:23:27    292s] ### Time Record (Detail Routing) is uninstalled.
[04/01 18:23:27    292s] #Cpu time = 00:00:00
[04/01 18:23:27    292s] #Elapsed time = 00:00:00
[04/01 18:23:27    292s] #Increased memory = 5.01 (MB)
[04/01 18:23:27    292s] #Total memory = 1323.12 (MB)
[04/01 18:23:27    292s] #Peak memory = 1445.16 (MB)
[04/01 18:23:27    292s] ### Time Record (Antenna Fixing) is installed.
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #start routing for process antenna violation fix ...
[04/01 18:23:27    292s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[04/01 18:23:27    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1324.57 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Total wire length = 764 um.
[04/01 18:23:27    292s] #Total half perimeter of net bounding box = 649 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M1 = 129 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M2 = 399 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M3 = 213 um.
[04/01 18:23:27    292s] #Total wire length on LAYER TOP_M = 23 um.
[04/01 18:23:27    292s] #Total number of vias = 144
[04/01 18:23:27    292s] #Up-Via Summary (total 144):
[04/01 18:23:27    292s] #           
[04/01 18:23:27    292s] #-----------------------
[04/01 18:23:27    292s] # M1                 97
[04/01 18:23:27    292s] # M2                 43
[04/01 18:23:27    292s] # M3                  4
[04/01 18:23:27    292s] #-----------------------
[04/01 18:23:27    292s] #                   144 
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Total number of DRC violations = 0
[04/01 18:23:27    292s] #Total number of process antenna violations = 0
[04/01 18:23:27    292s] #Total number of net violated process antenna rule = 0 ant fix stage
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[04/01 18:23:27    292s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Total wire length = 764 um.
[04/01 18:23:27    292s] #Total half perimeter of net bounding box = 649 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M1 = 129 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M2 = 399 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M3 = 213 um.
[04/01 18:23:27    292s] #Total wire length on LAYER TOP_M = 23 um.
[04/01 18:23:27    292s] #Total number of vias = 144
[04/01 18:23:27    292s] #Up-Via Summary (total 144):
[04/01 18:23:27    292s] #           
[04/01 18:23:27    292s] #-----------------------
[04/01 18:23:27    292s] # M1                 97
[04/01 18:23:27    292s] # M2                 43
[04/01 18:23:27    292s] # M3                  4
[04/01 18:23:27    292s] #-----------------------
[04/01 18:23:27    292s] #                   144 
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Total number of DRC violations = 0
[04/01 18:23:27    292s] #Total number of process antenna violations = 0
[04/01 18:23:27    292s] #Total number of net violated process antenna rule = 0 ant fix stage
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] ### Time Record (Antenna Fixing) is uninstalled.
[04/01 18:23:27    292s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[04/01 18:23:27    292s] ### Time Record (Post Route Wire Spreading) is installed.
[04/01 18:23:27    292s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Start Post Route wire spreading..
[04/01 18:23:27    292s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Start DRC checking..
[04/01 18:23:27    292s] #   number of violations = 0
[04/01 18:23:27    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1324.46 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] #CELL_VIEW lock,init has no DRC violation.
[04/01 18:23:27    292s] #Total number of DRC violations = 0
[04/01 18:23:27    292s] #Total number of process antenna violations = 0
[04/01 18:23:27    292s] #Total number of net violated process antenna rule = 0 ant fix stage
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Start data preparation for wire spreading...
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Data preparation is done on Tue Apr  1 18:23:27 2025
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[04/01 18:23:27    292s] ### track-assign engine-init starts on Tue Apr  1 18:23:27 2025 with memory = 1324.46 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.07 [4]--
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Start Post Route Wire Spread.
[04/01 18:23:27    292s] #Done with 6 horizontal wires in 9 hboxes and 5 vertical wires in 9 hboxes.
[04/01 18:23:27    292s] #Complete Post Route Wire Spread.
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Total wire length = 774 um.
[04/01 18:23:27    292s] #Total half perimeter of net bounding box = 649 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M1 = 130 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M2 = 403 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M3 = 218 um.
[04/01 18:23:27    292s] #Total wire length on LAYER TOP_M = 23 um.
[04/01 18:23:27    292s] #Total number of vias = 144
[04/01 18:23:27    292s] #Up-Via Summary (total 144):
[04/01 18:23:27    292s] #           
[04/01 18:23:27    292s] #-----------------------
[04/01 18:23:27    292s] # M1                 97
[04/01 18:23:27    292s] # M2                 43
[04/01 18:23:27    292s] # M3                  4
[04/01 18:23:27    292s] #-----------------------
[04/01 18:23:27    292s] #                   144 
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #Start DRC checking..
[04/01 18:23:27    292s] #   number of violations = 0
[04/01 18:23:27    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1325.77 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] #CELL_VIEW lock,init has no DRC violation.
[04/01 18:23:27    292s] #Total number of DRC violations = 0
[04/01 18:23:27    292s] #Total number of process antenna violations = 0
[04/01 18:23:27    292s] #Total number of net violated process antenna rule = 0 ant fix stage
[04/01 18:23:27    292s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[04/01 18:23:27    292s] #   number of violations = 0
[04/01 18:23:27    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1325.77 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] #CELL_VIEW lock,init has no DRC violation.
[04/01 18:23:27    292s] #Total number of DRC violations = 0
[04/01 18:23:27    292s] #Total number of process antenna violations = 0
[04/01 18:23:27    292s] #Total number of net violated process antenna rule = 0 ant fix stage
[04/01 18:23:27    292s] #Post Route wire spread is done.
[04/01 18:23:27    292s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/01 18:23:27    292s] #Total wire length = 774 um.
[04/01 18:23:27    292s] #Total half perimeter of net bounding box = 649 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M1 = 130 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M2 = 403 um.
[04/01 18:23:27    292s] #Total wire length on LAYER M3 = 218 um.
[04/01 18:23:27    292s] #Total wire length on LAYER TOP_M = 23 um.
[04/01 18:23:27    292s] #Total number of vias = 144
[04/01 18:23:27    292s] #Up-Via Summary (total 144):
[04/01 18:23:27    292s] #           
[04/01 18:23:27    292s] #-----------------------
[04/01 18:23:27    292s] # M1                 97
[04/01 18:23:27    292s] # M2                 43
[04/01 18:23:27    292s] # M3                  4
[04/01 18:23:27    292s] #-----------------------
[04/01 18:23:27    292s] #                   144 
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #detailRoute Statistics:
[04/01 18:23:27    292s] #Cpu time = 00:00:00
[04/01 18:23:27    292s] #Elapsed time = 00:00:00
[04/01 18:23:27    292s] #Increased memory = 5.76 (MB)
[04/01 18:23:27    292s] #Total memory = 1323.87 (MB)
[04/01 18:23:27    292s] #Peak memory = 1445.16 (MB)
[04/01 18:23:27    292s] ### global_detail_route design signature (35): route=1273003082 flt_obj=0 vio=1905142130 shield_wire=1
[04/01 18:23:27    292s] ### Time Record (DB Export) is installed.
[04/01 18:23:27    292s] ### export design design signature (36): route=1273003082 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1437146496 dirty_area=0 del_dirty_area=0 cell=846678564 placement=159091467 pin_access=2126646586 inst_pattern=1 halo=1443575073
[04/01 18:23:27    292s] ### Time Record (DB Export) is uninstalled.
[04/01 18:23:27    292s] ### Time Record (Post Callback) is installed.
[04/01 18:23:27    292s] ### Time Record (Post Callback) is uninstalled.
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] #globalDetailRoute statistics:
[04/01 18:23:27    292s] #Cpu time = 00:00:01
[04/01 18:23:27    292s] #Elapsed time = 00:00:01
[04/01 18:23:27    292s] #Increased memory = 69.53 (MB)
[04/01 18:23:27    292s] #Total memory = 1333.26 (MB)
[04/01 18:23:27    292s] #Peak memory = 1445.16 (MB)
[04/01 18:23:27    292s] #Number of warnings = 13
[04/01 18:23:27    292s] #Total number of warnings = 19
[04/01 18:23:27    292s] #Number of fails = 0
[04/01 18:23:27    292s] #Total number of fails = 0
[04/01 18:23:27    292s] #Complete globalDetailRoute on Tue Apr  1 18:23:27 2025
[04/01 18:23:27    292s] #
[04/01 18:23:27    292s] ### import design signature (37): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2126646586 inst_pattern=1 halo=0
[04/01 18:23:27    292s] ### Time Record (globalDetailRoute) is uninstalled.
[04/01 18:23:27    292s] #Default setup view is reset to WORST_CASE.
[04/01 18:23:27    292s] #Default setup view is reset to WORST_CASE.
[04/01 18:23:27    292s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1311.39 (MB), peak = 1445.16 (MB)
[04/01 18:23:27    292s] 
[04/01 18:23:27    292s] *** Summary of all messages that are not suppressed in this session:
[04/01 18:23:27    292s] Severity  ID               Count  Summary                                  
[04/01 18:23:27    292s] WARNING   IMPEXT-6166          1  Capacitance table file(s) without the EX...
[04/01 18:23:27    292s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[04/01 18:23:27    292s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[04/01 18:23:27    292s] *** Message Summary: 6 warning(s), 0 error(s)
[04/01 18:23:27    292s] 
[04/01 18:23:27    292s] ### Time Record (routeDesign) is uninstalled.
[04/01 18:23:27    292s] ### 
[04/01 18:23:27    292s] ###   Scalability Statistics
[04/01 18:23:27    292s] ### 
[04/01 18:23:27    292s] ### --------------------------------+----------------+----------------+----------------+
[04/01 18:23:27    292s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/01 18:23:27    292s] ### --------------------------------+----------------+----------------+----------------+
[04/01 18:23:27    292s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:27    292s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:27    292s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:27    292s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:27    292s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:27    292s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:27    292s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:27    292s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:27    292s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:27    292s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:27    292s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:27    292s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:27    292s] ###   Entire Command                |        00:00:01|        00:00:01|             1.2|
[04/01 18:23:27    292s] ### --------------------------------+----------------+----------------+----------------+
[04/01 18:23:27    292s] ### 
[04/01 18:23:29    292s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[04/01 18:23:29    292s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[04/01 18:23:29    292s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[04/01 18:23:29    292s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[04/01 18:23:29    292s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/01 18:23:29    292s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[04/01 18:23:29    292s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[04/01 18:23:29    292s] Running Native NanoRoute ...
[04/01 18:23:29    292s] <CMD> routeDesign -globalDetail
[04/01 18:23:29    292s] ### Time Record (routeDesign) is installed.
[04/01 18:23:29    292s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.36 (MB), peak = 1445.16 (MB)
[04/01 18:23:29    292s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/01 18:23:29    292s] **INFO: User settings:
[04/01 18:23:29    292s] setNanoRouteMode -extractThirdPartyCompatible                   false
[04/01 18:23:29    292s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[04/01 18:23:29    292s] setNanoRouteMode -routeAntennaCellName                          ADIODE
[04/01 18:23:29    292s] setNanoRouteMode -routeBottomRoutingLayer                       1
[04/01 18:23:29    292s] setNanoRouteMode -routeInsertAntennaDiode                       true
[04/01 18:23:29    292s] setNanoRouteMode -routeTopRoutingLayer                          4
[04/01 18:23:29    292s] setNanoRouteMode -routeWithSiDriven                             true
[04/01 18:23:29    292s] setNanoRouteMode -routeWithTimingDriven                         true
[04/01 18:23:29    292s] setNanoRouteMode -timingEngine                                  {}
[04/01 18:23:29    292s] setExtractRCMode -engine                                        preRoute
[04/01 18:23:29    292s] setDelayCalMode -engine                                         aae
[04/01 18:23:29    292s] setDelayCalMode -ignoreNetLoad                                  false
[04/01 18:23:29    292s] 
[04/01 18:23:29    292s] #RC_WORST has no qx tech file defined
[04/01 18:23:29    292s] #No active RC corner or QRC tech file is missing.
[04/01 18:23:29    292s] #**INFO: setDesignMode -flowEffort standard
[04/01 18:23:29    292s] #**INFO: multi-cut via swapping will not be performed after routing.
[04/01 18:23:29    292s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/01 18:23:29    292s] OPERPROF: Starting checkPlace at level 1, MEM:1698.0M
[04/01 18:23:29    292s] z: 2, totalTracks: 1
[04/01 18:23:29    292s] z: 4, totalTracks: 1
[04/01 18:23:29    292s] All LLGs are deleted
[04/01 18:23:29    292s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1698.0M
[04/01 18:23:29    292s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1698.0M
[04/01 18:23:29    292s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1698.0M
[04/01 18:23:29    292s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1698.0M
[04/01 18:23:29    292s] Core basic site is CoreSite
[04/01 18:23:29    292s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1698.0M
[04/01 18:23:29    292s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1698.0M
[04/01 18:23:29    292s] SiteArray: non-trimmed site array dimensions = 176 x 1768
[04/01 18:23:29    292s] SiteArray: use 1,261,568 bytes
[04/01 18:23:29    292s] SiteArray: current memory after site array memory allocation 1698.0M
[04/01 18:23:29    292s] SiteArray: FP blocked sites are writable
[04/01 18:23:29    292s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.005, MEM:1698.0M
[04/01 18:23:29    292s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:1698.0M
[04/01 18:23:29    292s] Begin checking placement ... (start mem=1698.0M, init mem=1698.0M)
[04/01 18:23:29    292s] 
[04/01 18:23:29    292s] Running CheckPlace using 4 threads!...
[04/01 18:23:29    292s] 
[04/01 18:23:29    292s] ...checkPlace MT is done!
[04/01 18:23:29    292s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1698.0M
[04/01 18:23:29    292s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1698.0M
[04/01 18:23:29    292s] *info: Placed = 22            
[04/01 18:23:29    292s] *info: Unplaced = 0           
[04/01 18:23:29    292s] Placement Density:0.05%(502/975823)
[04/01 18:23:29    292s] Placement Density (including fixed std cells):0.05%(502/975823)
[04/01 18:23:29    292s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1698.0M
[04/01 18:23:29    292s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:1698.0M
[04/01 18:23:29    292s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1698.0M)
[04/01 18:23:29    292s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.015, MEM:1698.0M
[04/01 18:23:29    292s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[04/01 18:23:29    292s] 
[04/01 18:23:29    292s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/01 18:23:29    292s] *** Changed status on (0) nets in Clock.
[04/01 18:23:29    292s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1698.0M) ***
[04/01 18:23:29    292s] 
[04/01 18:23:29    292s] globalDetailRoute
[04/01 18:23:29    292s] 
[04/01 18:23:29    292s] ### Time Record (globalDetailRoute) is installed.
[04/01 18:23:29    292s] #Start globalDetailRoute on Tue Apr  1 18:23:29 2025
[04/01 18:23:29    292s] #
[04/01 18:23:29    292s] ### Time Record (Pre Callback) is installed.
[04/01 18:23:29    292s] ### Time Record (Pre Callback) is uninstalled.
[04/01 18:23:29    292s] ### Time Record (DB Import) is installed.
[04/01 18:23:29    292s] ### Time Record (Timing Data Generation) is installed.
[04/01 18:23:29    292s] #Warning: design is detail-routed. Trial route is skipped!
[04/01 18:23:29    292s] ### Time Record (Timing Data Generation) is uninstalled.
[04/01 18:23:29    292s] LayerId::1 widthSet size::4
[04/01 18:23:29    292s] LayerId::2 widthSet size::4
[04/01 18:23:29    292s] LayerId::3 widthSet size::4
[04/01 18:23:29    292s] LayerId::4 widthSet size::3
[04/01 18:23:29    292s] Updating RC grid for preRoute extraction ...
[04/01 18:23:29    292s] eee: pegSigSF::1.070000
[04/01 18:23:29    292s] Initializing multi-corner resistance tables ...
[04/01 18:23:29    292s] eee: l::1 avDens::0.091041 usedTrk::3605.215721 availTrk::39600.000000 sigTrk::3605.215721
[04/01 18:23:29    292s] eee: l::2 avDens::0.006108 usedTrk::115.447140 availTrk::18900.000000 sigTrk::115.447140
[04/01 18:23:29    292s] eee: l::3 avDens::0.014799 usedTrk::597.874998 availTrk::40400.000000 sigTrk::597.874998
[04/01 18:23:29    292s] eee: l::4 avDens::0.021315 usedTrk::152.401786 availTrk::7150.000000 sigTrk::152.401786
[04/01 18:23:29    292s] Preroute length aware model : n: 40 ; LLS: 2-2 ; HLS: 4-4 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.308531 ; aWlH: 0.000000 ; Pmax: 0.847000 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[04/01 18:23:29    292s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clock of net clock because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:23:29    292s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/reset of net reset because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:23:29    292s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/x of net x because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:23:29    292s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/ready of net ready because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:23:29    292s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/unlock of net unlock because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:23:29    292s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/error of net error because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/01 18:23:29    292s] ### Net info: total nets: 30
[04/01 18:23:29    292s] ### Net info: dirty nets: 0
[04/01 18:23:29    292s] ### Net info: marked as disconnected nets: 0
[04/01 18:23:29    292s] #num needed restored net=0
[04/01 18:23:29    292s] #need_extraction net=0 (total=30)
[04/01 18:23:29    292s] ### Net info: fully routed nets: 24
[04/01 18:23:29    292s] ### Net info: trivial (< 2 pins) nets: 6
[04/01 18:23:29    292s] ### Net info: unrouted nets: 0
[04/01 18:23:29    292s] ### Net info: re-extraction nets: 0
[04/01 18:23:29    292s] ### Net info: ignored nets: 0
[04/01 18:23:29    292s] ### Net info: skip routing nets: 0
[04/01 18:23:29    292s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 0.8400 for LAYER M3. This will cause routability problems for NanoRoute.
[04/01 18:23:29    292s] #Start reading timing information from file .timing_file_7513.tif.gz ...
[04/01 18:23:29    292s] #Read in timing information for 6 ports, 22 instances from timing file .timing_file_7513.tif.gz.
[04/01 18:23:29    292s] ### import design signature (38): route=641180724 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1494262442 dirty_area=0 del_dirty_area=0 cell=846678564 placement=159091467 pin_access=2126646586 inst_pattern=1 halo=0
[04/01 18:23:29    292s] ### Time Record (DB Import) is uninstalled.
[04/01 18:23:29    292s] #NanoRoute Version 20.14-s095_1 NR210411-1939/20_14-UB
[04/01 18:23:29    292s] #RTESIG:78da95d0b14ec330100660669ee2e47608520bbe8bedd423a81d5828aa80b532c44d23a5
[04/01 18:23:29    292s] #       8e643b036f8f25a6a23626f37dbafbef9fcd3f363b60c4ef512c03d7728ff0b223e40271
[04/01 18:23:29    292s] #       89bad40fc4f769f4fec46e67f3edeb1b55020ea60b168acfbeef16507f3b736abfa0b607
[04/01 18:23:29    292s] #       337411828db175cddd2f17b8020e45eba26dac5fc010acff4334d1f9c60b26e52921fae1
[04/01 18:23:29    292s] #       9f57131793b894d3b89ec245759efdd27f52a87c094a54c01ed7cfdbf5864111a24fb32b
[04/01 18:23:29    292s] #       522ac0f1da512904766c9b63665725085888c6d5c6d7c95a379caec91298eb9d1d559a56
[04/01 18:23:29    292s] #       d93ab4c49c21ce2588f11f8993ccef19cd73f303004bf70b
[04/01 18:23:29    292s] #
[04/01 18:23:29    292s] ### Time Record (Data Preparation) is installed.
[04/01 18:23:29    292s] #RTESIG:78da95d0b14ec330100660669ee2e47608520bbe8bedc423a81d5828aa0a6b65889b464a
[04/01 18:23:29    292s] #       1dc97606de9e08a6a23626f37dbafbef9fcddfd75b60c4ef512c03d7728ff0b225e40271
[04/01 18:23:29    292s] #       893ad70fc4f7c3e8ed89ddcee69bd71d15020ea60d16b28fae6b17507d39736a3ea1b207
[04/01 18:23:29    292s] #       d3b711828db171f5dd2f17580287ac71d1d6d62fa00fd6ff219ae87ce30533e4c921fafe
[04/01 18:23:29    292s] #       9f57072e267129a7713d858be23cfba5ffa450e9129428803dae9e37ab35832c443fccae
[04/01 18:23:29    292s] #       48a900c76b47a510d8b1a98f895d852060211a57195f0dd6bafe744de6c05ce7ecb82a39
[04/01 18:23:29    292s] #       b09f5f13873595c9deb4c49421ce2588f13288934cef19cd73f30d96f703ce
[04/01 18:23:29    292s] #
[04/01 18:23:29    292s] ### Time Record (Data Preparation) is uninstalled.
[04/01 18:23:29    292s] ### Time Record (Global Routing) is installed.
[04/01 18:23:29    292s] ### Time Record (Global Routing) is uninstalled.
[04/01 18:23:29    292s] #Total number of trivial nets (e.g. < 2 pins) = 6 (skipped).
[04/01 18:23:29    292s] #Total number of routable nets = 24.
[04/01 18:23:29    292s] #Total number of nets in the design = 30.
[04/01 18:23:29    292s] #24 routable nets have routed wires.
[04/01 18:23:29    292s] #No nets have been global routed.
[04/01 18:23:29    292s] #Using multithreading with 4 threads.
[04/01 18:23:29    292s] ### Time Record (Data Preparation) is installed.
[04/01 18:23:29    292s] #Start routing data preparation on Tue Apr  1 18:23:29 2025
[04/01 18:23:29    292s] #
[04/01 18:23:29    292s] #Minimum voltage of a net in the design = 0.000.
[04/01 18:23:29    292s] #Maximum voltage of a net in the design = 1.620.
[04/01 18:23:29    292s] #Voltage range [0.000 - 1.620] has 28 nets.
[04/01 18:23:29    292s] #Voltage range [1.620 - 1.620] has 1 net.
[04/01 18:23:29    292s] #Voltage range [0.000 - 0.000] has 1 net.
[04/01 18:23:29    292s] ### Time Record (Cell Pin Access) is installed.
[04/01 18:23:29    292s] #Rebuild pin access data for design.
[04/01 18:23:29    292s] #Initial pin access analysis.
[04/01 18:23:29    292s] #Detail pin access analysis.
[04/01 18:23:29    292s] ### Time Record (Cell Pin Access) is uninstalled.
[04/01 18:23:29    292s] # M1           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[04/01 18:23:29    292s] # M2           V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[04/01 18:23:29    292s] # M3           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[04/01 18:23:29    292s] # TOP_M        V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[04/01 18:23:29    292s] #Monitoring time of adding inner blkg by smac
[04/01 18:23:29    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1319.23 (MB), peak = 1453.94 (MB)
[04/01 18:23:29    292s] #Regenerating Ggrids automatically.
[04/01 18:23:29    292s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.5600.
[04/01 18:23:29    292s] #Using automatically generated G-grids.
[04/01 18:23:29    292s] #Done routing data preparation.
[04/01 18:23:29    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1321.18 (MB), peak = 1453.94 (MB)
[04/01 18:23:29    292s] #
[04/01 18:23:29    292s] #Finished routing data preparation on Tue Apr  1 18:23:29 2025
[04/01 18:23:29    292s] #
[04/01 18:23:29    292s] #Cpu time = 00:00:00
[04/01 18:23:29    292s] #Elapsed time = 00:00:00
[04/01 18:23:29    292s] #Increased memory = 8.76 (MB)
[04/01 18:23:29    292s] #Total memory = 1321.18 (MB)
[04/01 18:23:29    292s] #Peak memory = 1453.94 (MB)
[04/01 18:23:29    292s] #
[04/01 18:23:29    292s] ### Time Record (Data Preparation) is uninstalled.
[04/01 18:23:29    292s] ### Time Record (Global Routing) is installed.
[04/01 18:23:29    292s] #
[04/01 18:23:29    292s] #Start global routing on Tue Apr  1 18:23:29 2025
[04/01 18:23:29    292s] #
[04/01 18:23:29    292s] #
[04/01 18:23:29    292s] #Start global routing initialization on Tue Apr  1 18:23:29 2025
[04/01 18:23:29    292s] #
[04/01 18:23:29    292s] #WARNING (NRGR-22) Design is already detail routed.
[04/01 18:23:29    292s] ### Time Record (Global Routing) is uninstalled.
[04/01 18:23:29    292s] ### Time Record (Data Preparation) is installed.
[04/01 18:23:29    292s] ### Time Record (Data Preparation) is uninstalled.
[04/01 18:23:29    292s] ### track-assign external-init starts on Tue Apr  1 18:23:29 2025 with memory = 1321.18 (MB), peak = 1453.94 (MB)
[04/01 18:23:29    292s] ### Time Record (Track Assignment) is installed.
[04/01 18:23:29    292s] ### Time Record (Track Assignment) is uninstalled.
[04/01 18:23:29    292s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.33 [4]--
[04/01 18:23:29    292s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/01 18:23:29    292s] #Cpu time = 00:00:00
[04/01 18:23:29    292s] #Elapsed time = 00:00:00
[04/01 18:23:29    292s] #Increased memory = 8.76 (MB)
[04/01 18:23:29    292s] #Total memory = 1321.18 (MB)
[04/01 18:23:29    292s] #Peak memory = 1453.94 (MB)
[04/01 18:23:29    292s] #Using multithreading with 4 threads.
[04/01 18:23:29    292s] ### Time Record (Detail Routing) is installed.
[04/01 18:23:29    292s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[04/01 18:23:29    292s] #
[04/01 18:23:29    292s] #Start Detail Routing..
[04/01 18:23:29    292s] #start 1st optimization iteration ...
[04/01 18:23:29    292s] #   number of violations = 0
[04/01 18:23:29    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1323.38 (MB), peak = 1453.94 (MB)
[04/01 18:23:29    292s] #Complete Detail Routing.
[04/01 18:23:29    292s] #Total wire length = 774 um.
[04/01 18:23:29    292s] #Total half perimeter of net bounding box = 649 um.
[04/01 18:23:29    292s] #Total wire length on LAYER M1 = 130 um.
[04/01 18:23:29    292s] #Total wire length on LAYER M2 = 403 um.
[04/01 18:23:29    292s] #Total wire length on LAYER M3 = 218 um.
[04/01 18:23:29    292s] #Total wire length on LAYER TOP_M = 23 um.
[04/01 18:23:29    292s] #Total number of vias = 144
[04/01 18:23:29    292s] #Up-Via Summary (total 144):
[04/01 18:23:29    292s] #           
[04/01 18:23:29    292s] #-----------------------
[04/01 18:23:29    292s] # M1                 97
[04/01 18:23:29    292s] # M2                 43
[04/01 18:23:29    292s] # M3                  4
[04/01 18:23:29    292s] #-----------------------
[04/01 18:23:29    292s] #                   144 
[04/01 18:23:29    292s] #
[04/01 18:23:29    292s] #Total number of DRC violations = 0
[04/01 18:23:29    292s] ### Time Record (Detail Routing) is uninstalled.
[04/01 18:23:29    292s] #Cpu time = 00:00:00
[04/01 18:23:29    292s] #Elapsed time = 00:00:00
[04/01 18:23:29    292s] #Increased memory = 0.30 (MB)
[04/01 18:23:29    292s] #Total memory = 1321.48 (MB)
[04/01 18:23:29    292s] #Peak memory = 1453.94 (MB)
[04/01 18:23:29    292s] ### Time Record (Antenna Fixing) is installed.
[04/01 18:23:29    292s] #
[04/01 18:23:29    292s] #start routing for process antenna violation fix ...
[04/01 18:23:29    292s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[04/01 18:23:29    292s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1323.40 (MB), peak = 1453.94 (MB)
[04/01 18:23:29    292s] #
[04/01 18:23:29    292s] #Total wire length = 774 um.
[04/01 18:23:29    292s] #Total half perimeter of net bounding box = 649 um.
[04/01 18:23:29    292s] #Total wire length on LAYER M1 = 130 um.
[04/01 18:23:29    292s] #Total wire length on LAYER M2 = 403 um.
[04/01 18:23:29    292s] #Total wire length on LAYER M3 = 218 um.
[04/01 18:23:29    292s] #Total wire length on LAYER TOP_M = 23 um.
[04/01 18:23:29    292s] #Total number of vias = 144
[04/01 18:23:29    292s] #Up-Via Summary (total 144):
[04/01 18:23:29    292s] #           
[04/01 18:23:29    292s] #-----------------------
[04/01 18:23:29    292s] # M1                 97
[04/01 18:23:29    292s] # M2                 43
[04/01 18:23:29    292s] # M3                  4
[04/01 18:23:29    292s] #-----------------------
[04/01 18:23:29    292s] #                   144 
[04/01 18:23:29    292s] #
[04/01 18:23:29    292s] #Total number of DRC violations = 0
[04/01 18:23:29    292s] #Total number of process antenna violations = 0
[04/01 18:23:29    292s] #Total number of net violated process antenna rule = 0 ant fix stage
[04/01 18:23:29    292s] #
[04/01 18:23:29    292s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[04/01 18:23:29    292s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[04/01 18:23:29    292s] #
[04/01 18:23:29    292s] #Total wire length = 774 um.
[04/01 18:23:29    292s] #Total half perimeter of net bounding box = 649 um.
[04/01 18:23:29    292s] #Total wire length on LAYER M1 = 130 um.
[04/01 18:23:29    292s] #Total wire length on LAYER M2 = 403 um.
[04/01 18:23:29    292s] #Total wire length on LAYER M3 = 218 um.
[04/01 18:23:29    292s] #Total wire length on LAYER TOP_M = 23 um.
[04/01 18:23:29    292s] #Total number of vias = 144
[04/01 18:23:29    292s] #Up-Via Summary (total 144):
[04/01 18:23:29    292s] #           
[04/01 18:23:29    292s] #-----------------------
[04/01 18:23:29    292s] # M1                 97
[04/01 18:23:29    292s] # M2                 43
[04/01 18:23:29    292s] # M3                  4
[04/01 18:23:29    292s] #-----------------------
[04/01 18:23:29    292s] #                   144 
[04/01 18:23:29    292s] #
[04/01 18:23:29    292s] #Total number of DRC violations = 0
[04/01 18:23:29    292s] #Total number of process antenna violations = 0
[04/01 18:23:29    292s] #Total number of net violated process antenna rule = 0 ant fix stage
[04/01 18:23:29    292s] #
[04/01 18:23:29    292s] ### Time Record (Antenna Fixing) is uninstalled.
[04/01 18:23:29    292s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[04/01 18:23:29    292s] ### Time Record (Post Route Wire Spreading) is installed.
[04/01 18:23:29    292s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[04/01 18:23:29    293s] #
[04/01 18:23:29    293s] #Start Post Route wire spreading..
[04/01 18:23:29    293s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[04/01 18:23:29    293s] #
[04/01 18:23:29    293s] #Start DRC checking..
[04/01 18:23:29    293s] #   number of violations = 0
[04/01 18:23:29    293s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1323.85 (MB), peak = 1453.94 (MB)
[04/01 18:23:29    293s] #CELL_VIEW lock,init has no DRC violation.
[04/01 18:23:29    293s] #Total number of DRC violations = 0
[04/01 18:23:29    293s] #Total number of process antenna violations = 0
[04/01 18:23:29    293s] #Total number of net violated process antenna rule = 0 ant fix stage
[04/01 18:23:29    293s] #
[04/01 18:23:29    293s] #Start data preparation for wire spreading...
[04/01 18:23:29    293s] #
[04/01 18:23:29    293s] #Data preparation is done on Tue Apr  1 18:23:29 2025
[04/01 18:23:29    293s] #
[04/01 18:23:29    293s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[04/01 18:23:29    293s] ### track-assign engine-init starts on Tue Apr  1 18:23:29 2025 with memory = 1323.85 (MB), peak = 1453.94 (MB)
[04/01 18:23:29    293s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB --1.05 [4]--
[04/01 18:23:29    293s] #
[04/01 18:23:29    293s] #Start Post Route Wire Spread.
[04/01 18:23:29    293s] #Done with 1 horizontal wires in 9 hboxes and 1 vertical wires in 9 hboxes.
[04/01 18:23:29    293s] #Complete Post Route Wire Spread.
[04/01 18:23:29    293s] #
[04/01 18:23:29    293s] #Total wire length = 776 um.
[04/01 18:23:29    293s] #Total half perimeter of net bounding box = 649 um.
[04/01 18:23:29    293s] #Total wire length on LAYER M1 = 132 um.
[04/01 18:23:29    293s] #Total wire length on LAYER M2 = 403 um.
[04/01 18:23:29    293s] #Total wire length on LAYER M3 = 218 um.
[04/01 18:23:29    293s] #Total wire length on LAYER TOP_M = 23 um.
[04/01 18:23:29    293s] #Total number of vias = 144
[04/01 18:23:29    293s] #Up-Via Summary (total 144):
[04/01 18:23:29    293s] #           
[04/01 18:23:29    293s] #-----------------------
[04/01 18:23:29    293s] # M1                 97
[04/01 18:23:29    293s] # M2                 43
[04/01 18:23:29    293s] # M3                  4
[04/01 18:23:29    293s] #-----------------------
[04/01 18:23:29    293s] #                   144 
[04/01 18:23:29    293s] #
[04/01 18:23:29    293s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[04/01 18:23:29    293s] #
[04/01 18:23:29    293s] #Start DRC checking..
[04/01 18:23:30    293s] #   number of violations = 0
[04/01 18:23:30    293s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1325.31 (MB), peak = 1453.94 (MB)
[04/01 18:23:30    293s] #CELL_VIEW lock,init has no DRC violation.
[04/01 18:23:30    293s] #Total number of DRC violations = 0
[04/01 18:23:30    293s] #Total number of process antenna violations = 0
[04/01 18:23:30    293s] #Total number of net violated process antenna rule = 0 ant fix stage
[04/01 18:23:30    293s] #WARNING (NRDB-104) Cannot find antenna cell. Please set option 'route_antenna_cell_name', or change your LEF file.
[04/01 18:23:30    293s] #   number of violations = 0
[04/01 18:23:30    293s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1325.31 (MB), peak = 1453.94 (MB)
[04/01 18:23:30    293s] #CELL_VIEW lock,init has no DRC violation.
[04/01 18:23:30    293s] #Total number of DRC violations = 0
[04/01 18:23:30    293s] #Total number of process antenna violations = 0
[04/01 18:23:30    293s] #Total number of net violated process antenna rule = 0 ant fix stage
[04/01 18:23:30    293s] #Post Route wire spread is done.
[04/01 18:23:30    293s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/01 18:23:30    293s] #Total wire length = 776 um.
[04/01 18:23:30    293s] #Total half perimeter of net bounding box = 649 um.
[04/01 18:23:30    293s] #Total wire length on LAYER M1 = 132 um.
[04/01 18:23:30    293s] #Total wire length on LAYER M2 = 403 um.
[04/01 18:23:30    293s] #Total wire length on LAYER M3 = 218 um.
[04/01 18:23:30    293s] #Total wire length on LAYER TOP_M = 23 um.
[04/01 18:23:30    293s] #Total number of vias = 144
[04/01 18:23:30    293s] #Up-Via Summary (total 144):
[04/01 18:23:30    293s] #           
[04/01 18:23:30    293s] #-----------------------
[04/01 18:23:30    293s] # M1                 97
[04/01 18:23:30    293s] # M2                 43
[04/01 18:23:30    293s] # M3                  4
[04/01 18:23:30    293s] #-----------------------
[04/01 18:23:30    293s] #                   144 
[04/01 18:23:30    293s] #
[04/01 18:23:30    293s] #detailRoute Statistics:
[04/01 18:23:30    293s] #Cpu time = 00:00:00
[04/01 18:23:30    293s] #Elapsed time = 00:00:00
[04/01 18:23:30    293s] #Increased memory = 2.23 (MB)
[04/01 18:23:30    293s] #Total memory = 1323.41 (MB)
[04/01 18:23:30    293s] #Peak memory = 1453.94 (MB)
[04/01 18:23:30    293s] ### global_detail_route design signature (60): route=1050815937 flt_obj=0 vio=1905142130 shield_wire=1
[04/01 18:23:30    293s] ### Time Record (DB Export) is installed.
[04/01 18:23:30    293s] ### export design design signature (61): route=1050815937 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1837017767 dirty_area=0 del_dirty_area=0 cell=846678564 placement=159091467 pin_access=2126646586 inst_pattern=1 halo=1443575073
[04/01 18:23:30    293s] ### Time Record (DB Export) is uninstalled.
[04/01 18:23:30    293s] ### Time Record (Post Callback) is installed.
[04/01 18:23:30    293s] ### Time Record (Post Callback) is uninstalled.
[04/01 18:23:30    293s] #
[04/01 18:23:30    293s] #globalDetailRoute statistics:
[04/01 18:23:30    293s] #Cpu time = 00:00:00
[04/01 18:23:30    293s] #Elapsed time = 00:00:00
[04/01 18:23:30    293s] #Increased memory = 9.64 (MB)
[04/01 18:23:30    293s] #Total memory = 1321.01 (MB)
[04/01 18:23:30    293s] #Peak memory = 1453.94 (MB)
[04/01 18:23:30    293s] #Number of warnings = 13
[04/01 18:23:30    293s] #Total number of warnings = 34
[04/01 18:23:30    293s] #Number of fails = 0
[04/01 18:23:30    293s] #Total number of fails = 0
[04/01 18:23:30    293s] #Complete globalDetailRoute on Tue Apr  1 18:23:30 2025
[04/01 18:23:30    293s] #
[04/01 18:23:30    293s] ### import design signature (62): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2126646586 inst_pattern=1 halo=0
[04/01 18:23:30    293s] ### Time Record (globalDetailRoute) is uninstalled.
[04/01 18:23:30    293s] #Default setup view is reset to WORST_CASE.
[04/01 18:23:30    293s] #Default setup view is reset to WORST_CASE.
[04/01 18:23:30    293s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1316.02 (MB), peak = 1453.94 (MB)
[04/01 18:23:30    293s] *** Message Summary: 0 warning(s), 0 error(s)
[04/01 18:23:30    293s] 
[04/01 18:23:30    293s] ### Time Record (routeDesign) is uninstalled.
[04/01 18:23:30    293s] ### 
[04/01 18:23:30    293s] ###   Scalability Statistics
[04/01 18:23:30    293s] ### 
[04/01 18:23:30    293s] ### --------------------------------+----------------+----------------+----------------+
[04/01 18:23:30    293s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/01 18:23:30    293s] ### --------------------------------+----------------+----------------+----------------+
[04/01 18:23:30    293s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:30    293s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:30    293s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:30    293s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:30    293s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:30    293s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:30    293s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:30    293s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:30    293s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:30    293s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:30    293s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:30    293s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[04/01 18:23:30    293s] ###   Entire Command                |        00:00:00|        00:00:00|             1.4|
[04/01 18:23:30    293s] ### --------------------------------+----------------+----------------+----------------+
[04/01 18:23:30    293s] ### 
[04/01 18:23:57    296s] <CMD> ui_view_box
[04/01 18:23:57    296s] <CMD> ui_view_box
[04/01 18:23:57    296s] <CMD> dbquery -area {562.153 582.723 671.493 635.585} -objType inst
[04/01 18:23:57    296s] <CMD> dbquery -area {562.153 582.723 671.493 635.585} -objType regular
[04/01 18:23:57    296s] <CMD> dbquery -area {562.153 582.723 671.493 635.585} -objType special
[04/01 18:27:24    367s] <CMD> saveDesign lock.enc
[04/01 18:27:24    367s] % Begin save design ... (date=04/01 18:27:24, mem=1328.2M)
[04/01 18:27:24    367s] % Begin Save ccopt configuration ... (date=04/01 18:27:24, mem=1330.2M)
[04/01 18:27:24    367s] % End Save ccopt configuration ... (date=04/01 18:27:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1331.0M, current mem=1331.0M)
[04/01 18:27:24    367s] % Begin Save netlist data ... (date=04/01 18:27:24, mem=1331.0M)
[04/01 18:27:24    367s] Writing Binary DB to lock.enc.dat/vbin/lock.v.bin in multi-threaded mode...
[04/01 18:27:24    367s] % End Save netlist data ... (date=04/01 18:27:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1331.4M, current mem=1331.4M)
[04/01 18:27:24    367s] Saving symbol-table file in separate thread ...
[04/01 18:27:24    367s] Saving congestion map file in separate thread ...
[04/01 18:27:24    367s] Saving congestion map file lock.enc.dat/lock.route.congmap.gz ...
[04/01 18:27:24    367s] % Begin Save AAE data ... (date=04/01 18:27:24, mem=1332.5M)
[04/01 18:27:24    367s] Saving AAE Data ...
[04/01 18:27:24    367s] AAE DB initialization (MEM=1762.53 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/01 18:27:24    367s] % End Save AAE data ... (date=04/01 18:27:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1335.2M, current mem=1335.2M)
[04/01 18:27:24    367s] Saving preference file lock.enc.dat/gui.pref.tcl ...
[04/01 18:27:24    367s] Saving mode setting ...
[04/01 18:27:24    367s] Saving global file ...
[04/01 18:27:24    367s] Saving Drc markers ...
[04/01 18:27:24    367s] ... No Drc file written since there is no markers found.
[04/01 18:27:24    367s] % Begin Save routing data ... (date=04/01 18:27:24, mem=1336.1M)
[04/01 18:27:24    367s] Saving route file ...
[04/01 18:27:24    367s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1763.1M) ***
[04/01 18:27:24    367s] % End Save routing data ... (date=04/01 18:27:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1336.3M, current mem=1336.3M)
[04/01 18:27:24    367s] Saving special route data file in separate thread ...
[04/01 18:27:24    367s] Saving PG file in separate thread ...
[04/01 18:27:24    367s] Saving placement file in separate thread ...
[04/01 18:27:24    367s] Saving PG file lock.enc.dat/lock.pg.gz, version#2, (Created by Innovus v20.14-s095_1 on Tue Apr  1 18:27:24 2025)
[04/01 18:27:24    367s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/01 18:27:24    367s] Save Adaptive View Pruning View Names to Binary file
[04/01 18:27:24    367s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1801.1M) ***
[04/01 18:27:24    367s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[04/01 18:27:24    367s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1801.1M) ***
[04/01 18:27:24    367s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[04/01 18:27:24    367s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[04/01 18:27:24    367s] Saving property file lock.enc.dat/lock.prop
[04/01 18:27:24    367s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1785.1M) ***
[04/01 18:27:24    367s] #Saving pin access data to file lock.enc.dat/lock.apa ...
[04/01 18:27:24    367s] #
[04/01 18:27:24    367s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[04/01 18:27:24    367s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[04/01 18:27:24    367s] % Begin Save power constraints data ... (date=04/01 18:27:24, mem=1338.2M)
[04/01 18:27:24    367s] % End Save power constraints data ... (date=04/01 18:27:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1338.3M, current mem=1338.3M)
[04/01 18:27:25    367s] Generated self-contained design lock.enc.dat
[04/01 18:27:25    367s] % End save design ... (date=04/01 18:27:25, total cpu=0:00:00.5, real=0:00:01.0, peak res=1341.1M, current mem=1341.1M)
[04/01 18:27:25    367s] *** Message Summary: 0 warning(s), 0 error(s)
[04/01 18:27:25    367s] 
[04/01 18:27:25    367s] <CMD> saveDesign lock.enc
[04/01 18:27:25    367s] % Begin save design ... (date=04/01 18:27:25, mem=1341.1M)
[04/01 18:27:25    367s] % Begin Save ccopt configuration ... (date=04/01 18:27:25, mem=1341.1M)
[04/01 18:27:25    367s] % End Save ccopt configuration ... (date=04/01 18:27:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1341.1M, current mem=1341.1M)
[04/01 18:27:25    367s] % Begin Save netlist data ... (date=04/01 18:27:25, mem=1341.1M)
[04/01 18:27:25    367s] Writing Binary DB to lock.enc.dat.tmp/vbin/lock.v.bin in multi-threaded mode...
[04/01 18:27:25    367s] % End Save netlist data ... (date=04/01 18:27:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1341.1M, current mem=1341.1M)
[04/01 18:27:25    367s] Saving symbol-table file in separate thread ...
[04/01 18:27:25    367s] Saving congestion map file in separate thread ...
[04/01 18:27:25    367s] Saving congestion map file lock.enc.dat.tmp/lock.route.congmap.gz ...
[04/01 18:27:25    367s] % Begin Save AAE data ... (date=04/01 18:27:25, mem=1341.6M)
[04/01 18:27:25    367s] Saving AAE Data ...
[04/01 18:27:25    367s] % End Save AAE data ... (date=04/01 18:27:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1341.6M, current mem=1341.6M)
[04/01 18:27:25    367s] Saving preference file lock.enc.dat.tmp/gui.pref.tcl ...
[04/01 18:27:25    367s] Saving mode setting ...
[04/01 18:27:25    367s] Saving global file ...
[04/01 18:27:25    367s] Saving Drc markers ...
[04/01 18:27:25    367s] ... No Drc file written since there is no markers found.
[04/01 18:27:25    367s] % Begin Save routing data ... (date=04/01 18:27:25, mem=1341.8M)
[04/01 18:27:25    367s] Saving route file ...
[04/01 18:27:25    367s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1809.0M) ***
[04/01 18:27:25    367s] % End Save routing data ... (date=04/01 18:27:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1341.9M, current mem=1341.9M)
[04/01 18:27:25    367s] Saving special route data file in separate thread ...
[04/01 18:27:25    367s] Saving PG file in separate thread ...
[04/01 18:27:25    367s] Saving placement file in separate thread ...
[04/01 18:27:25    367s] Saving PG file lock.enc.dat.tmp/lock.pg.gz, version#2, (Created by Innovus v20.14-s095_1 on Tue Apr  1 18:27:25 2025)
[04/01 18:27:25    367s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/01 18:27:25    367s] Save Adaptive View Pruning View Names to Binary file
[04/01 18:27:25    367s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1839.0M) ***
[04/01 18:27:25    367s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[04/01 18:27:25    367s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1839.0M) ***
[04/01 18:27:25    367s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[04/01 18:27:25    367s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[04/01 18:27:25    367s] Saving property file lock.enc.dat.tmp/lock.prop
[04/01 18:27:25    367s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1831.0M) ***
[04/01 18:27:25    367s] #Saving pin access data to file lock.enc.dat.tmp/lock.apa ...
[04/01 18:27:25    367s] #
[04/01 18:27:25    367s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[04/01 18:27:25    367s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[04/01 18:27:25    367s] % Begin Save power constraints data ... (date=04/01 18:27:25, mem=1342.4M)
[04/01 18:27:25    367s] % End Save power constraints data ... (date=04/01 18:27:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1342.4M, current mem=1342.4M)
[04/01 18:27:26    368s] Generated self-contained design lock.enc.dat.tmp
[04/01 18:27:26    368s] % End save design ... (date=04/01 18:27:26, total cpu=0:00:00.4, real=0:00:01.0, peak res=1342.7M, current mem=1342.7M)
[04/01 18:27:26    368s] *** Message Summary: 0 warning(s), 0 error(s)
[04/01 18:27:26    368s] 
[04/01 18:29:15    380s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Apr  1 18:29:15 2025
  Total CPU time:     0:06:23
  Total real time:    0:39:08
  Peak memory (main): 1372.61MB

[04/01 18:29:15    380s] 
[04/01 18:29:15    380s] *** Memory Usage v#1 (Current mem = 1830.266M, initial mem = 284.301M) ***
[04/01 18:29:15    380s] 
[04/01 18:29:15    380s] *** Summary of all messages that are not suppressed in this session:
[04/01 18:29:15    380s] Severity  ID               Count  Summary                                  
[04/01 18:29:15    380s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[04/01 18:29:15    380s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/01 18:29:15    380s] WARNING   IMPFP-3961           6  The techSite '%s' has no related standar...
[04/01 18:29:15    380s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[04/01 18:29:15    380s] WARNING   IMPTS-282           92  Cell '%s' is not a level shifter cell bu...
[04/01 18:29:15    380s] WARNING   IMPEXT-6166          1  Capacitance table file(s) without the EX...
[04/01 18:29:15    380s] WARNING   IMPEXT-2662          2  Cap table %s does not have the EXTENDED ...
[04/01 18:29:15    380s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[04/01 18:29:15    380s] ERROR     IMPSYT-16089         2  Specify the name of Constraint Mode.     
[04/01 18:29:15    380s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[04/01 18:29:15    380s] WARNING   IMPDC-1629           4  The default delay limit was set to %d. T...
[04/01 18:29:15    380s] WARNING   IMPPP-170          260  The power planner failed to create a wir...
[04/01 18:29:15    380s] WARNING   IMPSR-4058           2  Sroute option: %s should be used in conj...
[04/01 18:29:15    380s] WARNING   IMPSR-1256           4  Unable to find any CORE class pad pin of...
[04/01 18:29:15    380s] WARNING   IMPSP-9531           2  Turning off clkGateAware when timingDriv...
[04/01 18:29:15    380s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[04/01 18:29:15    380s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[04/01 18:29:15    380s] ERROR     IMPTCM-46            1  Argument "%s" is required for command "%...
[04/01 18:29:15    380s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[04/01 18:29:15    380s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[04/01 18:29:15    380s] *** Message Summary: 1873 warning(s), 3 error(s)
[04/01 18:29:15    380s] 
[04/01 18:29:15    380s] --- Ending "Innovus" (totcpu=0:06:21, real=0:39:07, mem=1830.3M) ---
