0.7
2020.2
May 22 2024
18:54:44
/home/sebastian/Documentos/TP3_ARQUI/TP3.sim/sim_1/behav/xsim/glbl.v,1721696284,verilog,,,,glbl,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sim_1/new/Top_tb.v,1721696284,verilog,,,,Top_tb,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/ALU.v,1721696284,verilog,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Basys3_7SegmentMultiplexing.v,,ALU,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Basys3_7SegmentMultiplexing.v,1721696284,verilog,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Baud_gen.v,,Basys3_7SegmentMultiplexing,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Baud_gen.v,1721696284,verilog,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Data_hazard_detection_unit.v,,Baud_gen,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Data_hazard_detection_unit.v,1721696284,verilog,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Etapa_IF.v,,Data_hazard_detection_unit,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Etapa_IF.v,1721696284,verilog,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Etapa_MEM.v,,Instruction_fetch,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Etapa_MEM.v,1721696284,verilog,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Forwarding_unit.v,,Etapa_MEM,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Forwarding_unit.v,1721696284,verilog,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/IF_ID.v,,Forwarding_unit,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/IF_ID.v,1721696284,verilog,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Instruction_decode.v,,IF_ID,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Instruction_decode.v,1722294825,verilog,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/RAM.v,,Instruction_decode,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/RAM.v,1721696284,verilog,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/ROM.v,,RAM,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/ROM.v,1721696284,verilog,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/RX.v,,ROM,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/RX.v,1722291217,verilog,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Registros.v,,RX,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Registros.v,1721696284,verilog,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/TX.v,,Registros,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/TX.v,1722297642,verilog,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Top.v,,TX,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/Top.v,1722300058,verilog,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/etapa_ex.v,,Top,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/etapa_ex.v,1721696284,verilog,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/etapa_wb.v,,etapa_ex,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/etapa_wb.v,1721696284,verilog,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/latch_exmem.v,,etapa_wb,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/latch_exmem.v,1721696284,verilog,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/latch_idex.v,,latch_exmem,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/latch_idex.v,1721696284,verilog,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/latch_memwb.v,,latch_idex,,,,,,,,
/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/latch_memwb.v,1721696284,verilog,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sources_1/new/pulse_generator.v,,latch_memwb,,,,,,,,
,,,,/home/sebastian/Documentos/TP3_ARQUI/TP3.srcs/sim_1/new/Top_tb.v,,pulse_generator,,,,,,,,
