---  
tags:  
  - verilog  
  - structural  
share: "true"  
github_title: 2024-10-21-structural-modeling  
title: 6. Structural Modeling  
date: 2024-10-21  
categories:  
  - Lecture Notes  
  - Digital System Design  
---  
ëª¨ë“ˆì„ ê°„ë‹¨í•œ primitive moduleë¡œ ë‚˜íƒ€ë‚´ê³ , ê·¸ê²ƒì˜ ì—°ê²°ì„ ë°”íƒ•ìœ¼ë¡œ ëª¨ë“ˆì„ ê¸°ìˆ í•˜ì.  
  
## Gate primitives  
  
- and, or, xor  
- buf, not  
- bufif / notif gates  
    - three state (0,1,z) ê²Œì´íŠ¸ì´ë‹¤.  
    - signalì´ 1ì´ë©´ ê²Œì´íŠ¸ê°€ ëŠê²¨ì„œ zê°€ ë¨ (active low)  
    - buffer if 1, not if 0 ë“±ìœ¼ë¡œ ì´í•´í•˜ë©´ ì¢‹ë‹¤.  
  
---  
  
### Gates  
  
and, orëŠ” cì—ì„œ ì²´í¬í•˜ëŠ”ê±°ì™€ ë™ì¼í•˜ê²Œ ê°.  
  
- í•˜ë‚˜ê°€ 0ì´ë©´ ë¬´ì¡°ê±´ and 0, 1ì´ë©´ ë¬´ì¡°ê±´ orëŠ” 1.  
  
---  
  
### Tri-state buffer  
  
```verilog  
module two_to_one_mux_tristate(input x, input y, input s, output f);  
tri f; // tri-state ì„ì„ ì§€ì •  
  
	bufif0(f, x, s);  
	bufif1(f, y, s);  
	  
endmodule  
```  
  
---  
  
## Array of instance  
  
```verilog  
wire [3:0] a, b, c;  
nand nand1 [3:0] (out, a, b, c);  
```  
  
ì´ê²ƒì€ vectorê°€ ì•„ë‹ˆë¼ ë‹¨ìˆœ bitwiseë¡œ ê³„ì‚°í•˜ëŠ” ê²ƒì´ë‹¤.  
  
---  
  
### 9-bit parity generator  
  
even parity = 1ì˜ ê°œìˆ˜ê°€ ì§ìˆ˜ê°€ ë˜ë„ë¡ ë§Œë“¤ì–´ì£¼ëŠ” parity  
  
odd parity = 1ì˜ ê°œìˆ˜ê°€ í™€ìˆ˜ê°€ ë˜ë„ë¡ ë§Œë“¤ì–´ì£¼ëŠ” parity  
  
ep = x[0] ^ x[1] ^ â€¦ ^ x[8]; ì¦‰ ep = ^x;  
  
â†’ ì´ ê²½ìš°ì—ëŠ” right to leftë¡œ serialí•˜ê²Œ ì§„í–‰ë˜ê¸° ë•Œë¬¸ì— ì‹œê°„ì´ ì˜¤ë˜ê±¸ë¦°ë‹¤.  
  
---  
  
## Net types  
  
### wire and tri  
  
multiple driverì¸ ê²½ìš°ì—ëŠ” 0, 1ì¼ ë•Œ x  
  
z, 0ì¼ ë•Œ 0ì„ì„ ì˜ í™•ì¸í•˜ë©´ ì¢‹ë‹¤.  
  
z, 1ì€ 1ì´ë‹¤.  
  
### Wired nets  
  
gate ìˆ˜ ì¤„ì´ê¸° ìœ„í•œ ê²ƒ.  
  
  
  
ìœ„ì™€ ê°™ì´ í•˜ì—¬ (b)ì—ì„œ í•„ìš”í•œ 8ê°œì˜ CMOSë¥¼â€¦  
  
  
  
ì´ë ‡ê²Œ í•˜ë©´ nmos 4ê°œë¡œ ì¤„ì¼ ìˆ˜ ìˆë‹¤. ê·¼ë° ì´ëŸ¬ë©´ delayì™€ ì—ë„ˆì§€ ì†Œë¹„ëŠ” ëŠ˜ì§€ ì•Šë‚˜? ëª°ë£¨.  
  
ìš”ì¦˜ì€ gate í¬ê¸°ê°€ ì›Œë‚™ ì‘ì•„ì„œ wire ìµœì í™”í•˜ëŠ”ê²Œ ë” ì¤‘ìš”í•˜ë‹¤.  
  
---  
  
```verilog  
module open_drain(input w, x, y, z, output f);  
  
wand f;  
  
nand n1(f, w, x);  
nand n2(f, y, z);  
endmodule  
```  
  
ì´ë ‡ê²Œ wand, worë¥¼ ì“°ë©´ ì–´ë–¤ ì§€ì ì—ì„œ wireì²˜ëŸ¼ ì‘ë™í•˜ì§€ë§Œ, ê°’ì„ ë„£ì–´ì¤„ ë•Œ and, orì˜ ë™ì‘ì„ ë”°ë¥¸ë‹¤ëŠ” ì˜ë¯¸ì´ë‹¤. ì¦‰, 0ê³¼ 1ì´ ì˜¨ ì§€ì ì—ëŠ” tri, wireëŠ” xê°€ ì˜¤ì§€ë§Œ wandëŠ” 0, worëŠ” 1ì´ ì˜¨ë‹¤.  
  
tri1, tri0ì´ë¼ëŠ” ê²ƒë„ ìˆë‹¤. ì´ê²ƒë„ wired netì—ì„œ ì“°ëŠ”ë°,  
  
ê¸°ë³¸ê°’ì„ ì§€ì •í•´ì£¼ëŠ” ê²ƒì´ë¼ê³  ë³´ë©´ ëœë‹¤.  
  
tri1 â‡’ ê¸°ë³¸ì ìœ¼ë¡œ ì•„ë¬´ê²ƒë„ driveê°€ ì•ˆë˜ë©´ ì´ ê°’ì€ 1ì´ë‹¤. ì¦‰, zì™€ zê°€ ì—°ê²°ëœ ê²½ìš°ì—ë§Œ 1ì´ëœë‹¤.  
  
tri0 â‡’ ìœ„ì™€ ê°™ì§€ë§Œ, z , zì¼ ë•Œ triì²˜ëŸ¼ zê°€ ì•„ë‹ˆë¼ 0ìœ¼ë¡œ ëœë‹¤.  
  
---  
  
## Delays  
  
### Inertial delay  
  
ì†Œì ë‚´ì˜ RC delayë¡œ ì¸í•´ í•´ë‹¹ delayë³´ë‹¤ ì§§ì€ ì‹ í˜¸ëŠ” outputìœ¼ë¡œ propagateë˜ì§€ ì•ŠìŒ.  
  
```verilog  
wire a;  
and #4 (b, x, y); // inertial delay 4ns  
```  
  
### Transport delay  
  
ëª¨ë“  signal eventê°€ outputìœ¼ë¡œ ì „ë‹¬ë¨.  
  
```verilog  
wire #5 a;  
and #4 (a, x, y);  
```  
  
ìœ„ì˜ ê²½ìš°ì—ì„œ aì˜ ì‹ í˜¸ëŠ” inertial 4ì´ˆ + transport 5ì´ˆ = 9ì´ˆë¶€í„° ì ìš©ë˜ê¸° ì‹œì‘í•œë‹¤.  
  
### Delay Speicifcation  
  
(1) rise delay: 1 from 0, x, z  
  
(2) fall delay : 0 from 1, x, z  
  
(3) turn-off delay: z from 0, 1, x  
  
- gate delay only : and1 #3 and(a, x, y); â†’ ëª¨ë“  delayì— 3ì´ ì ìš©  
- rise and fall: and1 #(10: 15) â†’ rising 10, falling 15, turn-off = min(10, 15) = 10  
- rise and fall and turn-off: and1 #(10:12:15) and(a, x, y) â†’ rising 10, falling 12, turn off 15  
  
[Verilog Gate Delay](https://www.chipverify.com/verilog/verilog-gate-delay)  
  
---  
  
## Hazard  
  
outputì„ ê²°ì •í•˜ëŠ” 2ê°œ ì´ìƒì˜ pathê°€ ë‹¤ë¥¸ delayë¥¼ ê°€ì§„ë‹¤ë©´ ê°’ì´ stableë˜ê¸° ì „ì— íŠˆ ìˆ˜ ìˆìŒ  
  
- Glitch: unwanted short pulse  
- transient time: í•´ë‹¹ glitchì˜ ì§€ì†ì‹œê°„  
  
static hazardì™€ dynamic hazardë¡œ ë‚˜ë‰œë‹¤.  
  
### Static hazard  
  
ì›ë˜ëŠ” 0ì´ë‚˜ 1ë¡œ ì§€ì†ë˜ì–´ì•¼í•˜ëŠ”ë°, ì ê¹ë™ì•ˆ íŠ€ëŠ” ê²½ìš°.  
  
ì¦‰, 1 - 0 - 1 (static - 1 - hazard)  
  
  
â†’ K-mapì—ì„œ ì¸ì ‘í•œ 1ë“¤ì´ í•˜ë‚˜ì˜ termìœ¼ë¡œ ë¬¶ì´ì§€ ì•Šì€ê²½ìš° hazardê°€ ë°œìƒí•¨.  
  
Pì™€ Qê°€ (1,1)ì¸ ìƒíƒœì—ì„œ Rì´ ë°”ë€Œë©´ ë‹¤ë¥¸ termìœ¼ë¡œ ë°”ë¡œ ë„˜ì–´ê°ˆ ë•Œ, orì´ 01ì—ì„œ 10ìœ¼ë¡œ ë°”ë€Œë©° ê°’ì´ ìœ ì§€ë˜ì–´ì•¼í•˜ëŠ”ë°, í•˜ë‚˜ê°€ ëŠ¦ê²Œì˜¤ë©´ ê°’ì´ ìœ ì§€ë˜ì§€ ì•Šì„ ìˆ˜ ìˆìŒ.  
  
ê·¸ë ‡ë‹¤ë©´, 11ì¼ ë•ŒëŠ” ë¬´ì¡°ê±´ ì¼œì£¼ê²Œ í•˜ë©´ (ì¦‰, ì¸ì ‘í•œ 1ì„ ìƒˆë¡œìš´ termìœ¼ë¡œ ë¬¶ì–´ì£¼ë©´)  
  
static hazardë¥¼ ë°©ì§€í•  ìˆ˜ ìˆë‹¤.  
  
### Dynamic Hazard  
  
outputì´ 3ë²ˆ ì´ìƒ ë°”ë€ŒëŠ” ê²½ìš°.  
  
ì¦‰, outputì„ ê²°ì •í•˜ëŠ” pathê°€ 3ê°œ ì´ìƒì¸ ê²½ìš°.  
  
<aside> ğŸ“–  
  
ì´ê±° signal pptê±¸ë¡œ í•œë²ˆ ì—°ìŠµí•´ë³´ì.  
  
</aside>