// Seed: 1706960007
module module_0 (
    input uwire id_0,
    input wor   id_1,
    input wire  id_2,
    input wand  id_3
);
  assign id_5#(.id_1("")) = 1 ? id_1 : id_3 ? 1 : 1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output supply0 id_2,
    input tri id_3,
    output tri id_4,
    output logic id_5
);
  wire id_7, id_8;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_3,
      id_0
  );
  initial id_5 = #1 id_0 == 1;
endmodule
