// Seed: 447996989
module module_0 ();
  reg id_1 = id_1;
  assign id_1 = 1;
  always
    if (1 ** ~1'd0) @(posedge 1) wait (id_1) $display(1);
    else
      id_1#(
          .id_1(""),
          .id_1(1)
      ) <= ~1;
  assign id_1 = id_1;
  wor id_2, id_3, id_4;
  reg id_5, id_6, id_7;
  reg id_8;
  always
    if (id_4) $display(id_8, 1, id_6);
    else id_7 <= id_6;
  assign id_6 = 1;
  assign id_1 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign id_1 = id_2 + id_1;
  module_0();
endmodule
