-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (63 downto 0);
    output_conv2 : OUT STD_LOGIC_VECTOR (63 downto 0);
    output_conv2_ap_vld : OUT STD_LOGIC;
    padding : IN STD_LOGIC_VECTOR (30 downto 0) );
end;


architecture behav of CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv12_800 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv9_80 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";
    constant ap_const_lv11_4 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_const_lv11_5 : STD_LOGIC_VECTOR (10 downto 0) := "00000000101";
    constant ap_const_lv11_6 : STD_LOGIC_VECTOR (10 downto 0) := "00000000110";
    constant ap_const_lv11_7 : STD_LOGIC_VECTOR (10 downto 0) := "00000000111";
    constant ap_const_lv11_8 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_const_lv64_BFC7FA6638184A4F : STD_LOGIC_VECTOR (63 downto 0) := "1011111111000111111110100110011000111000000110000100101001001111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal bias_conv2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal bias_conv2_ce0 : STD_LOGIC;
    signal bias_conv2_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal line_buffer_1_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal line_buffer_1_4_ce0 : STD_LOGIC;
    signal line_buffer_1_4_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal line_buffer_1_4_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal line_buffer_1_4_ce1 : STD_LOGIC;
    signal line_buffer_1_4_we1 : STD_LOGIC;
    signal line_buffer_1_4_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal line_buffer_0_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal line_buffer_0_4_ce0 : STD_LOGIC;
    signal line_buffer_0_4_we0 : STD_LOGIC;
    signal line_buffer_0_4_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal line_buffer_0_4_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal line_buffer_0_4_ce1 : STD_LOGIC;
    signal line_buffer_0_4_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal line_buffer_2_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal line_buffer_2_4_ce0 : STD_LOGIC;
    signal line_buffer_2_4_we0 : STD_LOGIC;
    signal line_buffer_2_4_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal line_buffer_2_4_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal line_buffer_2_4_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal line_buffer_2_4_ce1 : STD_LOGIC;
    signal line_buffer_2_4_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_conv2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal kernel_conv2_ce0 : STD_LOGIC;
    signal kernel_conv2_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_conv2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal kernel_conv2_ce1 : STD_LOGIC;
    signal kernel_conv2_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_conv2_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal kernel_conv2_ce2 : STD_LOGIC;
    signal kernel_conv2_q2 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_conv2_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal kernel_conv2_ce3 : STD_LOGIC;
    signal kernel_conv2_q3 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_conv2_address4 : STD_LOGIC_VECTOR (10 downto 0);
    signal kernel_conv2_ce4 : STD_LOGIC;
    signal kernel_conv2_q4 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_conv2_address5 : STD_LOGIC_VECTOR (10 downto 0);
    signal kernel_conv2_ce5 : STD_LOGIC;
    signal kernel_conv2_q5 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_conv2_address6 : STD_LOGIC_VECTOR (10 downto 0);
    signal kernel_conv2_ce6 : STD_LOGIC;
    signal kernel_conv2_q6 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_conv2_address7 : STD_LOGIC_VECTOR (10 downto 0);
    signal kernel_conv2_ce7 : STD_LOGIC;
    signal kernel_conv2_q7 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_conv2_address8 : STD_LOGIC_VECTOR (10 downto 0);
    signal kernel_conv2_ce8 : STD_LOGIC;
    signal kernel_conv2_q8 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_reg_436 : STD_LOGIC_VECTOR (3 downto 0);
    signal b_reg_447 : STD_LOGIC_VECTOR (30 downto 0);
    signal window_buffer_load_13_0_reg_458 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state9_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state10_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state11_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state12_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_state13_pp1_stage0_iter4 : BOOLEAN;
    signal ap_block_state14_pp1_stage0_iter5 : BOOLEAN;
    signal ap_block_state15_pp1_stage0_iter6 : BOOLEAN;
    signal ap_block_state16_pp1_stage0_iter7 : BOOLEAN;
    signal ap_block_state17_pp1_stage0_iter8 : BOOLEAN;
    signal ap_block_state18_pp1_stage0_iter9 : BOOLEAN;
    signal ap_block_state19_pp1_stage0_iter10 : BOOLEAN;
    signal ap_block_state20_pp1_stage0_iter11 : BOOLEAN;
    signal ap_block_state21_pp1_stage0_iter12 : BOOLEAN;
    signal ap_block_state22_pp1_stage0_iter13 : BOOLEAN;
    signal ap_block_state23_pp1_stage0_iter14 : BOOLEAN;
    signal ap_block_state24_pp1_stage0_iter15 : BOOLEAN;
    signal ap_block_state25_pp1_stage0_iter16 : BOOLEAN;
    signal ap_block_state26_pp1_stage0_iter17 : BOOLEAN;
    signal ap_block_state27_pp1_stage0_iter18 : BOOLEAN;
    signal ap_block_state28_pp1_stage0_iter19 : BOOLEAN;
    signal ap_block_state29_pp1_stage0_iter20 : BOOLEAN;
    signal ap_block_state30_pp1_stage0_iter21 : BOOLEAN;
    signal ap_block_state31_pp1_stage0_iter22 : BOOLEAN;
    signal ap_block_state32_pp1_stage0_iter23 : BOOLEAN;
    signal ap_block_state33_pp1_stage0_iter24 : BOOLEAN;
    signal ap_block_state34_pp1_stage0_iter25 : BOOLEAN;
    signal ap_block_state35_pp1_stage0_iter26 : BOOLEAN;
    signal ap_block_state36_pp1_stage0_iter27 : BOOLEAN;
    signal ap_block_state37_pp1_stage0_iter28 : BOOLEAN;
    signal ap_block_state38_pp1_stage0_iter29 : BOOLEAN;
    signal ap_block_state39_pp1_stage0_iter30 : BOOLEAN;
    signal ap_block_state40_pp1_stage0_iter31 : BOOLEAN;
    signal ap_block_state41_pp1_stage0_iter32 : BOOLEAN;
    signal ap_block_state42_pp1_stage0_iter33 : BOOLEAN;
    signal ap_block_state43_pp1_stage0_iter34 : BOOLEAN;
    signal ap_block_state44_pp1_stage0_iter35 : BOOLEAN;
    signal ap_block_state45_pp1_stage0_iter36 : BOOLEAN;
    signal ap_block_state46_pp1_stage0_iter37 : BOOLEAN;
    signal ap_block_state47_pp1_stage0_iter38 : BOOLEAN;
    signal ap_block_state48_pp1_stage0_iter39 : BOOLEAN;
    signal ap_block_state49_pp1_stage0_iter40 : BOOLEAN;
    signal ap_block_state50_pp1_stage0_iter41 : BOOLEAN;
    signal ap_block_state51_pp1_stage0_iter42 : BOOLEAN;
    signal ap_block_state52_pp1_stage0_iter43 : BOOLEAN;
    signal ap_block_state53_pp1_stage0_iter44 : BOOLEAN;
    signal ap_block_state54_pp1_stage0_iter45 : BOOLEAN;
    signal ap_block_state55_pp1_stage0_iter46 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal window_buffer_load_0_reg_468 : STD_LOGIC_VECTOR (63 downto 0);
    signal window_buffer_load_13_1_reg_479 : STD_LOGIC_VECTOR (63 downto 0);
    signal window_buffer_load_1_reg_489 : STD_LOGIC_VECTOR (63 downto 0);
    signal window_buffer_load_13_2_reg_500 : STD_LOGIC_VECTOR (63 downto 0);
    signal window_buffer_load_2_reg_510 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln31_fu_617_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln31_reg_1171 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln42_fu_623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_reg_1176 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub13_fu_629_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub13_reg_1180 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub47_fu_635_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub47_reg_1185 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmp4827_fu_641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp4827_reg_1190 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln49_fu_647_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln49_reg_1194 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_61_fu_656_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_61_reg_1199 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal bias_conv2_load_reg_1210 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln39_fu_714_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln39_reg_1218 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln40_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_reg_1223 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln39_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln39_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln39_reg_1230 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln39_22_fu_808_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln39_22_reg_1236 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln40_21_fu_952_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln40_21_reg_1291 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln40_fu_970_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln40_reg_1296 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal select_ln40_19_fu_978_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln40_19_reg_1302 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_conv2_load_reg_1307 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_conv2_load_1_reg_1312 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_conv2_load_2_reg_1317 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_conv2_load_3_reg_1322 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_conv2_load_4_reg_1327 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_conv2_load_5_reg_1332 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_conv2_load_6_reg_1337 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_conv2_load_7_reg_1342 : STD_LOGIC_VECTOR (63 downto 0);
    signal kernel_conv2_load_8_reg_1347 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln45_fu_1001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln45_reg_1352 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_7_fu_1011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_7_reg_1357 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state5_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln42_fu_1016_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal j_cast5_fu_1022_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_cast5_reg_1366 : STD_LOGIC_VECTOR (63 downto 0);
    signal line_buffer_1_4_addr_reg_1371 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln52_fu_1067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal icmp_ln64_fu_1077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal icmp_ln64_reg_1416_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1416_pp1_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln64_fu_1082_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal p_cast_fu_1098_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter11_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter12_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter13_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter14_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter15_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter16_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter17_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter18_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter19_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter20_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter21_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter22_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_reg_1425_pp1_iter23_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal line_buffer_0_4_load_2_reg_1436 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal line_buffer_0_4_load_2_reg_1436_pp1_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_562_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_reg_1442 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_567_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_0_1_reg_1447 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_0_1_reg_1447_pp1_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_0_1_reg_1447_pp1_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_0_1_reg_1447_pp1_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_572_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_0_2_reg_1452 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_0_2_reg_1452_pp1_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_0_2_reg_1452_pp1_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_0_2_reg_1452_pp1_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_0_2_reg_1452_pp1_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_0_2_reg_1452_pp1_iter11_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_0_2_reg_1452_pp1_iter12_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_521_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_s_reg_1457 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_526_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_26_0_1_reg_1467 : STD_LOGIC_VECTOR (63 downto 0);
    signal line_buffer_1_4_load_3_reg_1472 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp1_iter13 : STD_LOGIC := '0';
    signal line_buffer_1_4_load_3_reg_1472_pp1_iter14_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_530_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_26_0_2_reg_1478 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_576_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_1_reg_1483 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_581_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_1_1_reg_1488 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_1_1_reg_1488_pp1_iter18_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_1_1_reg_1488_pp1_iter19_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_1_1_reg_1488_pp1_iter20_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_586_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_1_2_reg_1493 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_1_2_reg_1493_pp1_iter19_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_1_2_reg_1493_pp1_iter20_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_1_2_reg_1493_pp1_iter21_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_1_2_reg_1493_pp1_iter22_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_1_2_reg_1493_pp1_iter23_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_1_2_reg_1493_pp1_iter24_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_534_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_26_1_reg_1498 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_538_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_26_1_1_reg_1508 : STD_LOGIC_VECTOR (63 downto 0);
    signal line_buffer_2_4_load_3_reg_1513 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp1_iter25 : STD_LOGIC := '0';
    signal line_buffer_2_4_load_3_reg_1513_pp1_iter26_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_542_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_26_1_2_reg_1519 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_590_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_2_reg_1524 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_595_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_2_1_reg_1529 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_2_1_reg_1529_pp1_iter30_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_2_1_reg_1529_pp1_iter31_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_2_1_reg_1529_pp1_iter32_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_600_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_2_2_reg_1534 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_2_2_reg_1534_pp1_iter31_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_2_2_reg_1534_pp1_iter32_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_2_2_reg_1534_pp1_iter33_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_2_2_reg_1534_pp1_iter34_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_2_2_reg_1534_pp1_iter35_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_2_2_reg_1534_pp1_iter36_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_546_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_26_2_reg_1539 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_550_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_26_2_1_reg_1544 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_554_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_26_2_2_reg_1549 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_558_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_reg_1554 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_reg_1554_pp1_iter45_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_fu_1153_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal select_ln40_22_fu_1164_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state5 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_flush_enable : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter26 : STD_LOGIC := '0';
    signal ap_condition_pp1_exit_iter25_state34 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter41 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter42 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter43 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter44 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter45 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter46 : STD_LOGIC := '0';
    signal num_ker_reg_378 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten109_reg_390 : STD_LOGIC_VECTOR (11 downto 0);
    signal num_channel_reg_401 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten_reg_412 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_reg_424 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_phi_mux_window_buffer_load_0_phi_fu_471_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_window_buffer_load_1_phi_fu_492_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_window_buffer_load_2_phi_fu_513_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_8_fu_651_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_48_fu_822_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln83_18_fu_859_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_49_fu_870_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_50_fu_881_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_51_fu_892_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_52_fu_903_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_53_fu_914_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_54_fu_925_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_55_fu_936_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_56_fu_947_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal shl_ln_fu_609_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_fu_664_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl_fu_668_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln83_15_fu_680_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln83_15_fu_680_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln83_15_fu_680_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_690_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln83_fu_702_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln83_fu_702_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln39_14_fu_734_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_68_fu_744_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl_mid1_fu_748_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln83_16_fu_760_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln83_16_fu_760_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln83_16_fu_760_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln39_19_fu_770_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln83_16_fu_766_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln83_fu_702_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln41_fu_796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln39_fu_790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln39_fu_726_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln40_fu_816_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_69_fu_827_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_mid1_fu_831_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln83_17_fu_845_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln83_17_fu_845_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln83_17_fu_845_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln39_21_fu_782_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln40_20_fu_851_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln40_46_fu_864_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln40_47_fu_875_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln40_48_fu_886_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln40_49_fu_897_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln40_50_fu_908_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln40_51_fu_919_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln40_52_fu_930_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln40_53_fu_941_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln40_fu_966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln39_20_fu_960_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_62_fu_985_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln45_14_fu_989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_15_fu_995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_cast_fu_1007_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln45_7_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_fu_1028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln45_13_fu_1039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln45_14_fu_1045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_1058_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal b_cast_fu_1073_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_66_fu_1092_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_66_fu_1092_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal bitcast_ln11_fu_1103_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_1106_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln11_fu_1116_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln11_7_fu_1126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln11_fu_1120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln11_fu_1132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln11_fu_1138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln40_54_fu_1158_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp1_stage0_00001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;

    component CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component CNN_CNN_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component CNN_CNN_add_32ns_32ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component CNN_CNN_add_8ns_8ns_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component CNN_CNN_add_11ns_11ns_11_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component CNN_CNN_add_12ns_12ns_12_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component CNN_CNN_add_5ns_5ns_5_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component CNN_CNN_add_4ns_4ns_4_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component CNN_CNN_add_31ns_31ns_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (30 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component CNN_CNN_add_9ns_9ns_9_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_bias_conv2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffeeOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffefYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_kernel_conv2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address3 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address4 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address5 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address6 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address7 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address8 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    bias_conv2_U : component CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_bias_conv2
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bias_conv2_address0,
        ce0 => bias_conv2_ce0,
        q0 => bias_conv2_q0);

    line_buffer_1_4_U : component CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffeeOg
    generic map (
        DataWidth => 64,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buffer_1_4_address0,
        ce0 => line_buffer_1_4_ce0,
        q0 => line_buffer_1_4_q0,
        address1 => line_buffer_1_4_address1,
        ce1 => line_buffer_1_4_ce1,
        we1 => line_buffer_1_4_we1,
        d1 => line_buffer_2_4_q0,
        q1 => line_buffer_1_4_q1);

    line_buffer_0_4_U : component CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffefYi
    generic map (
        DataWidth => 64,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buffer_0_4_address0,
        ce0 => line_buffer_0_4_ce0,
        we0 => line_buffer_0_4_we0,
        d0 => line_buffer_1_4_q0,
        q0 => line_buffer_0_4_q0,
        address1 => line_buffer_0_4_address1,
        ce1 => line_buffer_0_4_ce1,
        q1 => line_buffer_0_4_q1);

    line_buffer_2_4_U : component CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_line_buffefYi
    generic map (
        DataWidth => 64,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buffer_2_4_address0,
        ce0 => line_buffer_2_4_ce0,
        we0 => line_buffer_2_4_we0,
        d0 => line_buffer_2_4_d0,
        q0 => line_buffer_2_4_q0,
        address1 => line_buffer_2_4_address1,
        ce1 => line_buffer_2_4_ce1,
        q1 => line_buffer_2_4_q1);

    kernel_conv2_U : component CNN_convolution_double_double_double_double_14_14_16_8_14_14_3_3_1_1_s_kernel_conv2
    generic map (
        DataWidth => 64,
        AddressRange => 1152,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => kernel_conv2_address0,
        ce0 => kernel_conv2_ce0,
        q0 => kernel_conv2_q0,
        address1 => kernel_conv2_address1,
        ce1 => kernel_conv2_ce1,
        q1 => kernel_conv2_q1,
        address2 => kernel_conv2_address2,
        ce2 => kernel_conv2_ce2,
        q2 => kernel_conv2_q2,
        address3 => kernel_conv2_address3,
        ce3 => kernel_conv2_ce3,
        q3 => kernel_conv2_q3,
        address4 => kernel_conv2_address4,
        ce4 => kernel_conv2_ce4,
        q4 => kernel_conv2_q4,
        address5 => kernel_conv2_address5,
        ce5 => kernel_conv2_ce5,
        q5 => kernel_conv2_q5,
        address6 => kernel_conv2_address6,
        ce6 => kernel_conv2_ce6,
        q6 => kernel_conv2_q6,
        address7 => kernel_conv2_address7,
        ce7 => kernel_conv2_ce7,
        q7 => kernel_conv2_q7,
        address8 => kernel_conv2_address8,
        ce8 => kernel_conv2_ce8,
        q8 => kernel_conv2_q8);

    CNN_dadd_64ns_64ns_64_4_full_dsp_1_U55 : component CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_reg_1442,
        din1 => ap_const_lv64_0,
        ce => ap_const_logic_1,
        dout => grp_fu_521_p2);

    CNN_dadd_64ns_64ns_64_4_full_dsp_1_U56 : component CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_s_reg_1457,
        din1 => mul_0_1_reg_1447_pp1_iter8_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_526_p2);

    CNN_dadd_64ns_64ns_64_4_full_dsp_1_U57 : component CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_26_0_1_reg_1467,
        din1 => mul_0_2_reg_1452_pp1_iter12_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_530_p2);

    CNN_dadd_64ns_64ns_64_4_full_dsp_1_U58 : component CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_26_0_2_reg_1478,
        din1 => mul_1_reg_1483,
        ce => ap_const_logic_1,
        dout => grp_fu_534_p2);

    CNN_dadd_64ns_64ns_64_4_full_dsp_1_U59 : component CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_26_1_reg_1498,
        din1 => mul_1_1_reg_1488_pp1_iter20_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_538_p2);

    CNN_dadd_64ns_64ns_64_4_full_dsp_1_U60 : component CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_26_1_1_reg_1508,
        din1 => mul_1_2_reg_1493_pp1_iter24_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_542_p2);

    CNN_dadd_64ns_64ns_64_4_full_dsp_1_U61 : component CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_26_1_2_reg_1519,
        din1 => mul_2_reg_1524,
        ce => ap_const_logic_1,
        dout => grp_fu_546_p2);

    CNN_dadd_64ns_64ns_64_4_full_dsp_1_U62 : component CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_26_2_reg_1539,
        din1 => mul_2_1_reg_1529_pp1_iter32_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_550_p2);

    CNN_dadd_64ns_64ns_64_4_full_dsp_1_U63 : component CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_26_2_1_reg_1544,
        din1 => mul_2_2_reg_1534_pp1_iter36_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_554_p2);

    CNN_dadd_64ns_64ns_64_4_full_dsp_1_U64 : component CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_26_2_2_reg_1549,
        din1 => select_ln40_19_reg_1302,
        ce => ap_const_logic_1,
        dout => grp_fu_558_p2);

    CNN_dmul_64ns_64ns_64_4_max_dsp_1_U65 : component CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_phi_mux_window_buffer_load_0_phi_fu_471_p4,
        din1 => kernel_conv2_load_reg_1307,
        ce => ap_const_logic_1,
        dout => grp_fu_562_p2);

    CNN_dmul_64ns_64ns_64_4_max_dsp_1_U66 : component CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => window_buffer_load_13_0_reg_458,
        din1 => kernel_conv2_load_1_reg_1312,
        ce => ap_const_logic_1,
        dout => grp_fu_567_p2);

    CNN_dmul_64ns_64ns_64_4_max_dsp_1_U67 : component CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => line_buffer_0_4_load_2_reg_1436_pp1_iter2_reg,
        din1 => kernel_conv2_load_2_reg_1317,
        ce => ap_const_logic_1,
        dout => grp_fu_572_p2);

    CNN_dmul_64ns_64ns_64_4_max_dsp_1_U68 : component CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_phi_mux_window_buffer_load_1_phi_fu_492_p4,
        din1 => kernel_conv2_load_3_reg_1322,
        ce => ap_const_logic_1,
        dout => grp_fu_576_p2);

    CNN_dmul_64ns_64ns_64_4_max_dsp_1_U69 : component CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => window_buffer_load_13_1_reg_479,
        din1 => kernel_conv2_load_4_reg_1327,
        ce => ap_const_logic_1,
        dout => grp_fu_581_p2);

    CNN_dmul_64ns_64ns_64_4_max_dsp_1_U70 : component CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => line_buffer_1_4_load_3_reg_1472_pp1_iter14_reg,
        din1 => kernel_conv2_load_5_reg_1332,
        ce => ap_const_logic_1,
        dout => grp_fu_586_p2);

    CNN_dmul_64ns_64ns_64_4_max_dsp_1_U71 : component CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_phi_mux_window_buffer_load_2_phi_fu_513_p4,
        din1 => kernel_conv2_load_6_reg_1337,
        ce => ap_const_logic_1,
        dout => grp_fu_590_p2);

    CNN_dmul_64ns_64ns_64_4_max_dsp_1_U72 : component CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => window_buffer_load_13_2_reg_500,
        din1 => kernel_conv2_load_7_reg_1342,
        ce => ap_const_logic_1,
        dout => grp_fu_595_p2);

    CNN_dmul_64ns_64ns_64_4_max_dsp_1_U73 : component CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => line_buffer_2_4_load_3_reg_1513_pp1_iter26_reg,
        din1 => kernel_conv2_load_8_reg_1347,
        ce => ap_const_logic_1,
        dout => grp_fu_600_p2);

    CNN_dcmp_64ns_64ns_1_2_no_dsp_1_U74 : component CNN_CNN_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_reg_1554,
        din1 => ap_const_lv64_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_604_p2);

    CNN_add_32ns_32ns_32_1_1_U75 : component CNN_CNN_add_32ns_32ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => shl_ln_fu_609_p3,
        din1 => ap_const_lv32_E,
        dout => add_ln31_fu_617_p2);

    CNN_add_32ns_32ns_32_1_1_U76 : component CNN_CNN_add_32ns_32ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => shl_ln_fu_609_p3,
        din1 => ap_const_lv32_D,
        dout => sub13_fu_629_p2);

    CNN_add_32ns_32ns_32_1_1_U77 : component CNN_CNN_add_32ns_32ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => shl_ln_fu_609_p3,
        din1 => ap_const_lv32_C,
        dout => sub47_fu_635_p2);

    CNN_add_8ns_8ns_8_1_1_U78 : component CNN_CNN_add_8ns_8ns_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => add_ln83_15_fu_680_p0,
        din1 => add_ln83_15_fu_680_p1,
        dout => add_ln83_15_fu_680_p2);

    CNN_add_11ns_11ns_11_1_1_U79 : component CNN_CNN_add_11ns_11ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        din0 => add_ln83_fu_702_p0,
        din1 => add_ln83_fu_702_p1,
        dout => add_ln83_fu_702_p2);

    CNN_add_12ns_12ns_12_1_1_U80 : component CNN_CNN_add_12ns_12ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 12)
    port map (
        din0 => ap_const_lv12_1,
        din1 => indvar_flatten109_reg_390,
        dout => add_ln39_fu_714_p2);

    CNN_add_5ns_5ns_5_1_1_U81 : component CNN_CNN_add_5ns_5ns_5_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => ap_const_lv5_1,
        din1 => num_channel_reg_401,
        dout => add_ln39_14_fu_734_p2);

    CNN_add_8ns_8ns_8_1_1_U82 : component CNN_CNN_add_8ns_8ns_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => add_ln83_16_fu_760_p0,
        din1 => add_ln83_16_fu_760_p1,
        dout => add_ln83_16_fu_760_p2);

    CNN_add_4ns_4ns_4_1_1_U83 : component CNN_CNN_add_4ns_4ns_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => ap_const_lv4_1,
        din1 => select_ln39_fu_726_p3,
        dout => add_ln40_fu_816_p2);

    CNN_add_11ns_11ns_11_1_1_U84 : component CNN_CNN_add_11ns_11ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        din0 => add_ln83_17_fu_845_p0,
        din1 => add_ln83_17_fu_845_p1,
        dout => add_ln83_17_fu_845_p2);

    CNN_add_11ns_11ns_11_1_1_U85 : component CNN_CNN_add_11ns_11ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        din0 => ap_const_lv11_1,
        din1 => select_ln40_20_fu_851_p3,
        dout => add_ln40_46_fu_864_p2);

    CNN_add_11ns_11ns_11_1_1_U86 : component CNN_CNN_add_11ns_11ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        din0 => ap_const_lv11_2,
        din1 => select_ln40_20_fu_851_p3,
        dout => add_ln40_47_fu_875_p2);

    CNN_add_11ns_11ns_11_1_1_U87 : component CNN_CNN_add_11ns_11ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        din0 => ap_const_lv11_3,
        din1 => select_ln40_20_fu_851_p3,
        dout => add_ln40_48_fu_886_p2);

    CNN_add_11ns_11ns_11_1_1_U88 : component CNN_CNN_add_11ns_11ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        din0 => ap_const_lv11_4,
        din1 => select_ln40_20_fu_851_p3,
        dout => add_ln40_49_fu_897_p2);

    CNN_add_11ns_11ns_11_1_1_U89 : component CNN_CNN_add_11ns_11ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        din0 => ap_const_lv11_5,
        din1 => select_ln40_20_fu_851_p3,
        dout => add_ln40_50_fu_908_p2);

    CNN_add_11ns_11ns_11_1_1_U90 : component CNN_CNN_add_11ns_11ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        din0 => ap_const_lv11_6,
        din1 => select_ln40_20_fu_851_p3,
        dout => add_ln40_51_fu_919_p2);

    CNN_add_11ns_11ns_11_1_1_U91 : component CNN_CNN_add_11ns_11ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        din0 => ap_const_lv11_7,
        din1 => select_ln40_20_fu_851_p3,
        dout => add_ln40_52_fu_930_p2);

    CNN_add_11ns_11ns_11_1_1_U92 : component CNN_CNN_add_11ns_11ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        din0 => ap_const_lv11_8,
        din1 => select_ln40_20_fu_851_p3,
        dout => add_ln40_53_fu_941_p2);

    CNN_add_4ns_4ns_4_1_1_U93 : component CNN_CNN_add_4ns_4ns_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => j_reg_436,
        din1 => ap_const_lv4_1,
        dout => add_ln42_fu_1016_p2);

    CNN_add_31ns_31ns_31_1_1_U94 : component CNN_CNN_add_31ns_31ns_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 31,
        dout_WIDTH => 31)
    port map (
        din0 => b_reg_447,
        din1 => ap_const_lv31_1,
        dout => add_ln64_fu_1082_p2);

    CNN_add_4ns_4ns_4_1_1_U95 : component CNN_CNN_add_4ns_4ns_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => ap_const_lv4_2,
        din1 => empty_66_fu_1092_p1,
        dout => empty_66_fu_1092_p2);

    CNN_add_5ns_5ns_5_1_1_U96 : component CNN_CNN_add_5ns_5ns_5_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        dout_WIDTH => 5)
    port map (
        din0 => select_ln40_reg_1296,
        din1 => ap_const_lv5_1,
        dout => add_ln41_fu_1153_p2);

    CNN_add_9ns_9ns_9_1_1_U97 : component CNN_CNN_add_9ns_9ns_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        dout_WIDTH => 9)
    port map (
        din0 => indvar_flatten_reg_412,
        din1 => ap_const_lv9_1,
        dout => add_ln40_54_fu_1158_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln42_reg_1176 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state5))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state5);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((icmp_ln42_reg_1176 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp1_flush_enable)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((cmp4827_reg_1190 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter16 <= ap_enable_reg_pp1_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter17 <= ap_enable_reg_pp1_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter18 <= ap_enable_reg_pp1_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter19 <= ap_enable_reg_pp1_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter20 <= ap_enable_reg_pp1_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter21 <= ap_enable_reg_pp1_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter22 <= ap_enable_reg_pp1_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter23 <= ap_enable_reg_pp1_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter24 <= ap_enable_reg_pp1_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter25 <= ap_enable_reg_pp1_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter25_state34)) then 
                        ap_enable_reg_pp1_iter26 <= ap_enable_reg_pp1_iter24;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter26 <= ap_enable_reg_pp1_iter25;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter27 <= ap_enable_reg_pp1_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter28 <= ap_enable_reg_pp1_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter29 <= ap_enable_reg_pp1_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter30 <= ap_enable_reg_pp1_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter31 <= ap_enable_reg_pp1_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter32 <= ap_enable_reg_pp1_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter33 <= ap_enable_reg_pp1_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter34 <= ap_enable_reg_pp1_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter35 <= ap_enable_reg_pp1_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter36 <= ap_enable_reg_pp1_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter37 <= ap_enable_reg_pp1_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter38 <= ap_enable_reg_pp1_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter39 <= ap_enable_reg_pp1_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter40 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter40 <= ap_enable_reg_pp1_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter41 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter41 <= ap_enable_reg_pp1_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter42 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter42 <= ap_enable_reg_pp1_iter41;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter43 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter43 <= ap_enable_reg_pp1_iter42;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter44 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter44 <= ap_enable_reg_pp1_iter43;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter45 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter45 <= ap_enable_reg_pp1_iter44;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter46 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter46 <= ap_enable_reg_pp1_iter45;
                elsif (((cmp4827_reg_1190 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    ap_enable_reg_pp1_iter46 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
                end if; 
            end if;
        end if;
    end process;


    b_reg_447_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp4827_reg_1190 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                b_reg_447 <= ap_const_lv31_0;
            elsif (((icmp_ln64_fu_1077_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                b_reg_447 <= add_ln64_fu_1082_p2;
            end if; 
        end if;
    end process;

    i_reg_424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                i_reg_424 <= add_ln41_fu_1153_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_reg_424 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    indvar_flatten109_reg_390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                indvar_flatten109_reg_390 <= add_ln39_reg_1218;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten109_reg_390 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_412_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                indvar_flatten_reg_412 <= select_ln40_22_fu_1164_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_reg_412 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    j_reg_436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln42_7_fu_1011_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j_reg_436 <= add_ln42_fu_1016_p2;
            elsif (((icmp_ln42_reg_1176 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                j_reg_436 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    num_channel_reg_401_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                num_channel_reg_401 <= select_ln39_22_reg_1236;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                num_channel_reg_401 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    num_ker_reg_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                num_ker_reg_378 <= select_ln40_21_reg_1291;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                num_ker_reg_378 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    window_buffer_load_0_reg_468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp4827_reg_1190 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                window_buffer_load_0_reg_468 <= line_buffer_0_4_q0;
            elsif (((icmp_ln64_reg_1416_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                window_buffer_load_0_reg_468 <= window_buffer_load_13_0_reg_458;
            end if; 
        end if;
    end process;

    window_buffer_load_13_0_reg_458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp4827_reg_1190 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                window_buffer_load_13_0_reg_458 <= line_buffer_0_4_q1;
            elsif (((icmp_ln64_reg_1416_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                window_buffer_load_13_0_reg_458 <= line_buffer_0_4_load_2_reg_1436;
            end if; 
        end if;
    end process;

    window_buffer_load_13_1_reg_479_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp4827_reg_1190 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                window_buffer_load_13_1_reg_479 <= line_buffer_1_4_q1;
            elsif (((icmp_ln64_reg_1416_pp1_iter13_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                window_buffer_load_13_1_reg_479 <= line_buffer_1_4_load_3_reg_1472;
            end if; 
        end if;
    end process;

    window_buffer_load_13_2_reg_500_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp4827_reg_1190 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                window_buffer_load_13_2_reg_500 <= line_buffer_2_4_q1;
            elsif (((icmp_ln64_reg_1416_pp1_iter25_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                window_buffer_load_13_2_reg_500 <= line_buffer_2_4_load_3_reg_1513;
            end if; 
        end if;
    end process;

    window_buffer_load_1_reg_489_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp4827_reg_1190 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                window_buffer_load_1_reg_489 <= line_buffer_1_4_q0;
            elsif (((icmp_ln64_reg_1416_pp1_iter13_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                window_buffer_load_1_reg_489 <= window_buffer_load_13_1_reg_479;
            end if; 
        end if;
    end process;

    window_buffer_load_2_reg_510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp4827_reg_1190 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                window_buffer_load_2_reg_510 <= line_buffer_2_4_q0;
            elsif (((icmp_ln64_reg_1416_pp1_iter25_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                window_buffer_load_2_reg_510 <= window_buffer_load_13_2_reg_500;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                add_ln31_reg_1171 <= add_ln31_fu_617_p2;
                bitcast_ln49_reg_1194 <= bitcast_ln49_fu_647_p1;
                cmp4827_reg_1190 <= cmp4827_fu_641_p2;
                icmp_ln42_reg_1176 <= icmp_ln42_fu_623_p2;
                sub13_reg_1180 <= sub13_fu_629_p2;
                sub47_reg_1185 <= sub47_fu_635_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln39_reg_1218 <= add_ln39_fu_714_p2;
                bias_conv2_load_reg_1210 <= bias_conv2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln39_fu_708_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                and_ln39_reg_1230 <= and_ln39_fu_802_p2;
                icmp_ln40_reg_1223 <= icmp_ln40_fu_720_p2;
                select_ln39_22_reg_1236 <= select_ln39_22_fu_808_p3;
                select_ln40_21_reg_1291 <= select_ln40_21_fu_952_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                empty_61_reg_1199 <= empty_61_fu_656_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln42_7_reg_1357 <= icmp_ln42_7_fu_1011_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                icmp_ln64_reg_1416 <= icmp_ln64_fu_1077_p2;
                icmp_ln64_reg_1416_pp1_iter1_reg <= icmp_ln64_reg_1416;
                    p_cast_reg_1425_pp1_iter1_reg(3 downto 0) <= p_cast_reg_1425(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp1_stage0_11001)) then
                icmp_ln64_reg_1416_pp1_iter10_reg <= icmp_ln64_reg_1416_pp1_iter9_reg;
                icmp_ln64_reg_1416_pp1_iter11_reg <= icmp_ln64_reg_1416_pp1_iter10_reg;
                icmp_ln64_reg_1416_pp1_iter12_reg <= icmp_ln64_reg_1416_pp1_iter11_reg;
                icmp_ln64_reg_1416_pp1_iter13_reg <= icmp_ln64_reg_1416_pp1_iter12_reg;
                icmp_ln64_reg_1416_pp1_iter14_reg <= icmp_ln64_reg_1416_pp1_iter13_reg;
                icmp_ln64_reg_1416_pp1_iter15_reg <= icmp_ln64_reg_1416_pp1_iter14_reg;
                icmp_ln64_reg_1416_pp1_iter16_reg <= icmp_ln64_reg_1416_pp1_iter15_reg;
                icmp_ln64_reg_1416_pp1_iter17_reg <= icmp_ln64_reg_1416_pp1_iter16_reg;
                icmp_ln64_reg_1416_pp1_iter18_reg <= icmp_ln64_reg_1416_pp1_iter17_reg;
                icmp_ln64_reg_1416_pp1_iter19_reg <= icmp_ln64_reg_1416_pp1_iter18_reg;
                icmp_ln64_reg_1416_pp1_iter20_reg <= icmp_ln64_reg_1416_pp1_iter19_reg;
                icmp_ln64_reg_1416_pp1_iter21_reg <= icmp_ln64_reg_1416_pp1_iter20_reg;
                icmp_ln64_reg_1416_pp1_iter22_reg <= icmp_ln64_reg_1416_pp1_iter21_reg;
                icmp_ln64_reg_1416_pp1_iter23_reg <= icmp_ln64_reg_1416_pp1_iter22_reg;
                icmp_ln64_reg_1416_pp1_iter24_reg <= icmp_ln64_reg_1416_pp1_iter23_reg;
                icmp_ln64_reg_1416_pp1_iter25_reg <= icmp_ln64_reg_1416_pp1_iter24_reg;
                icmp_ln64_reg_1416_pp1_iter26_reg <= icmp_ln64_reg_1416_pp1_iter25_reg;
                icmp_ln64_reg_1416_pp1_iter27_reg <= icmp_ln64_reg_1416_pp1_iter26_reg;
                icmp_ln64_reg_1416_pp1_iter28_reg <= icmp_ln64_reg_1416_pp1_iter27_reg;
                icmp_ln64_reg_1416_pp1_iter29_reg <= icmp_ln64_reg_1416_pp1_iter28_reg;
                icmp_ln64_reg_1416_pp1_iter2_reg <= icmp_ln64_reg_1416_pp1_iter1_reg;
                icmp_ln64_reg_1416_pp1_iter30_reg <= icmp_ln64_reg_1416_pp1_iter29_reg;
                icmp_ln64_reg_1416_pp1_iter31_reg <= icmp_ln64_reg_1416_pp1_iter30_reg;
                icmp_ln64_reg_1416_pp1_iter32_reg <= icmp_ln64_reg_1416_pp1_iter31_reg;
                icmp_ln64_reg_1416_pp1_iter33_reg <= icmp_ln64_reg_1416_pp1_iter32_reg;
                icmp_ln64_reg_1416_pp1_iter34_reg <= icmp_ln64_reg_1416_pp1_iter33_reg;
                icmp_ln64_reg_1416_pp1_iter35_reg <= icmp_ln64_reg_1416_pp1_iter34_reg;
                icmp_ln64_reg_1416_pp1_iter36_reg <= icmp_ln64_reg_1416_pp1_iter35_reg;
                icmp_ln64_reg_1416_pp1_iter37_reg <= icmp_ln64_reg_1416_pp1_iter36_reg;
                icmp_ln64_reg_1416_pp1_iter38_reg <= icmp_ln64_reg_1416_pp1_iter37_reg;
                icmp_ln64_reg_1416_pp1_iter39_reg <= icmp_ln64_reg_1416_pp1_iter38_reg;
                icmp_ln64_reg_1416_pp1_iter3_reg <= icmp_ln64_reg_1416_pp1_iter2_reg;
                icmp_ln64_reg_1416_pp1_iter40_reg <= icmp_ln64_reg_1416_pp1_iter39_reg;
                icmp_ln64_reg_1416_pp1_iter41_reg <= icmp_ln64_reg_1416_pp1_iter40_reg;
                icmp_ln64_reg_1416_pp1_iter42_reg <= icmp_ln64_reg_1416_pp1_iter41_reg;
                icmp_ln64_reg_1416_pp1_iter43_reg <= icmp_ln64_reg_1416_pp1_iter42_reg;
                icmp_ln64_reg_1416_pp1_iter44_reg <= icmp_ln64_reg_1416_pp1_iter43_reg;
                icmp_ln64_reg_1416_pp1_iter45_reg <= icmp_ln64_reg_1416_pp1_iter44_reg;
                icmp_ln64_reg_1416_pp1_iter4_reg <= icmp_ln64_reg_1416_pp1_iter3_reg;
                icmp_ln64_reg_1416_pp1_iter5_reg <= icmp_ln64_reg_1416_pp1_iter4_reg;
                icmp_ln64_reg_1416_pp1_iter6_reg <= icmp_ln64_reg_1416_pp1_iter5_reg;
                icmp_ln64_reg_1416_pp1_iter7_reg <= icmp_ln64_reg_1416_pp1_iter6_reg;
                icmp_ln64_reg_1416_pp1_iter8_reg <= icmp_ln64_reg_1416_pp1_iter7_reg;
                icmp_ln64_reg_1416_pp1_iter9_reg <= icmp_ln64_reg_1416_pp1_iter8_reg;
                line_buffer_0_4_load_2_reg_1436_pp1_iter2_reg <= line_buffer_0_4_load_2_reg_1436;
                line_buffer_1_4_load_3_reg_1472_pp1_iter14_reg <= line_buffer_1_4_load_3_reg_1472;
                line_buffer_2_4_load_3_reg_1513_pp1_iter26_reg <= line_buffer_2_4_load_3_reg_1513;
                mul_0_1_reg_1447_pp1_iter6_reg <= mul_0_1_reg_1447;
                mul_0_1_reg_1447_pp1_iter7_reg <= mul_0_1_reg_1447_pp1_iter6_reg;
                mul_0_1_reg_1447_pp1_iter8_reg <= mul_0_1_reg_1447_pp1_iter7_reg;
                mul_0_2_reg_1452_pp1_iter10_reg <= mul_0_2_reg_1452_pp1_iter9_reg;
                mul_0_2_reg_1452_pp1_iter11_reg <= mul_0_2_reg_1452_pp1_iter10_reg;
                mul_0_2_reg_1452_pp1_iter12_reg <= mul_0_2_reg_1452_pp1_iter11_reg;
                mul_0_2_reg_1452_pp1_iter7_reg <= mul_0_2_reg_1452;
                mul_0_2_reg_1452_pp1_iter8_reg <= mul_0_2_reg_1452_pp1_iter7_reg;
                mul_0_2_reg_1452_pp1_iter9_reg <= mul_0_2_reg_1452_pp1_iter8_reg;
                mul_1_1_reg_1488_pp1_iter18_reg <= mul_1_1_reg_1488;
                mul_1_1_reg_1488_pp1_iter19_reg <= mul_1_1_reg_1488_pp1_iter18_reg;
                mul_1_1_reg_1488_pp1_iter20_reg <= mul_1_1_reg_1488_pp1_iter19_reg;
                mul_1_2_reg_1493_pp1_iter19_reg <= mul_1_2_reg_1493;
                mul_1_2_reg_1493_pp1_iter20_reg <= mul_1_2_reg_1493_pp1_iter19_reg;
                mul_1_2_reg_1493_pp1_iter21_reg <= mul_1_2_reg_1493_pp1_iter20_reg;
                mul_1_2_reg_1493_pp1_iter22_reg <= mul_1_2_reg_1493_pp1_iter21_reg;
                mul_1_2_reg_1493_pp1_iter23_reg <= mul_1_2_reg_1493_pp1_iter22_reg;
                mul_1_2_reg_1493_pp1_iter24_reg <= mul_1_2_reg_1493_pp1_iter23_reg;
                mul_2_1_reg_1529_pp1_iter30_reg <= mul_2_1_reg_1529;
                mul_2_1_reg_1529_pp1_iter31_reg <= mul_2_1_reg_1529_pp1_iter30_reg;
                mul_2_1_reg_1529_pp1_iter32_reg <= mul_2_1_reg_1529_pp1_iter31_reg;
                mul_2_2_reg_1534_pp1_iter31_reg <= mul_2_2_reg_1534;
                mul_2_2_reg_1534_pp1_iter32_reg <= mul_2_2_reg_1534_pp1_iter31_reg;
                mul_2_2_reg_1534_pp1_iter33_reg <= mul_2_2_reg_1534_pp1_iter32_reg;
                mul_2_2_reg_1534_pp1_iter34_reg <= mul_2_2_reg_1534_pp1_iter33_reg;
                mul_2_2_reg_1534_pp1_iter35_reg <= mul_2_2_reg_1534_pp1_iter34_reg;
                mul_2_2_reg_1534_pp1_iter36_reg <= mul_2_2_reg_1534_pp1_iter35_reg;
                    p_cast_reg_1425_pp1_iter10_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter9_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter11_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter10_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter12_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter11_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter13_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter12_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter14_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter13_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter15_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter14_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter16_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter15_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter17_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter16_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter18_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter17_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter19_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter18_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter20_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter19_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter21_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter20_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter22_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter21_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter23_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter22_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter2_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter1_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter3_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter2_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter4_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter3_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter5_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter4_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter6_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter5_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter7_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter6_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter8_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter7_reg(3 downto 0);
                    p_cast_reg_1425_pp1_iter9_reg(3 downto 0) <= p_cast_reg_1425_pp1_iter8_reg(3 downto 0);
                sum_reg_1554_pp1_iter45_reg <= sum_reg_1554;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln42_7_fu_1011_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    j_cast5_reg_1366(3 downto 0) <= j_cast5_fu_1022_p1(3 downto 0);
                line_buffer_1_4_addr_reg_1371 <= j_cast5_fu_1022_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                kernel_conv2_load_1_reg_1312 <= kernel_conv2_q1;
                kernel_conv2_load_2_reg_1317 <= kernel_conv2_q2;
                kernel_conv2_load_3_reg_1322 <= kernel_conv2_q3;
                kernel_conv2_load_4_reg_1327 <= kernel_conv2_q4;
                kernel_conv2_load_5_reg_1332 <= kernel_conv2_q5;
                kernel_conv2_load_6_reg_1337 <= kernel_conv2_q6;
                kernel_conv2_load_7_reg_1342 <= kernel_conv2_q7;
                kernel_conv2_load_8_reg_1347 <= kernel_conv2_q8;
                kernel_conv2_load_reg_1307 <= kernel_conv2_q0;
                select_ln40_19_reg_1302 <= select_ln40_19_fu_978_p3;
                select_ln40_reg_1296 <= select_ln40_fu_970_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_1416 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                line_buffer_0_4_load_2_reg_1436 <= line_buffer_0_4_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_1416_pp1_iter12_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                line_buffer_1_4_load_3_reg_1472 <= line_buffer_1_4_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_1416_pp1_iter24_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                line_buffer_2_4_load_3_reg_1513 <= line_buffer_2_4_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_1416_pp1_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                mul_0_1_reg_1447 <= grp_fu_567_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_1416_pp1_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                mul_0_2_reg_1452 <= grp_fu_572_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_1416_pp1_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                mul_1_1_reg_1488 <= grp_fu_581_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_1416_pp1_iter17_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                mul_1_2_reg_1493 <= grp_fu_586_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_1416_pp1_iter15_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                mul_1_reg_1483 <= grp_fu_576_p2;
                sum_26_0_2_reg_1478 <= grp_fu_530_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_1416_pp1_iter28_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                mul_2_1_reg_1529 <= grp_fu_595_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_1416_pp1_iter29_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                mul_2_2_reg_1534 <= grp_fu_600_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_1416_pp1_iter27_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                mul_2_reg_1524 <= grp_fu_590_p2;
                sum_26_1_2_reg_1519 <= grp_fu_542_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_1416_pp1_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                mul_reg_1442 <= grp_fu_562_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln42_reg_1176 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                or_ln45_reg_1352 <= or_ln45_fu_1001_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_fu_1077_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                    p_cast_reg_1425(3 downto 0) <= p_cast_fu_1098_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_1416_pp1_iter11_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                sum_26_0_1_reg_1467 <= grp_fu_526_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_1416_pp1_iter23_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                sum_26_1_1_reg_1508 <= grp_fu_538_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_1416_pp1_iter19_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                sum_26_1_reg_1498 <= grp_fu_534_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_1416_pp1_iter35_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                sum_26_2_1_reg_1544 <= grp_fu_550_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_1416_pp1_iter39_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                sum_26_2_2_reg_1549 <= grp_fu_554_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_1416_pp1_iter31_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                sum_26_2_reg_1539 <= grp_fu_546_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_1416_pp1_iter43_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                sum_reg_1554 <= grp_fu_558_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln64_reg_1416_pp1_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                sum_s_reg_1457 <= grp_fu_521_p2;
            end if;
        end if;
    end process;
    j_cast5_reg_1366(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter1_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter2_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter3_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter4_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter5_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter6_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter7_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter8_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter9_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter10_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter11_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter12_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter13_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter14_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter15_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter16_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter17_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter18_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter19_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter20_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter21_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter22_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    p_cast_reg_1425_pp1_iter23_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln42_reg_1176, cmp4827_reg_1190, ap_CS_fsm_state3, icmp_ln39_fu_708_p2, ap_CS_fsm_state4, icmp_ln42_7_fu_1011_p2, ap_enable_reg_pp0_iter0, icmp_ln52_fu_1067_p2, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_enable_reg_pp1_iter25, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter24, ap_enable_reg_pp1_iter26, ap_enable_reg_pp1_iter45, ap_enable_reg_pp1_iter46)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln39_fu_708_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln42_reg_1176 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln42_7_fu_1011_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln42_7_fu_1011_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln52_fu_1067_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((cmp4827_reg_1190 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state56;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_enable_reg_pp1_iter26 = ap_const_logic_0) and (ap_enable_reg_pp1_iter24 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter25 = ap_const_logic_1))) and not(((ap_enable_reg_pp1_iter45 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter46 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_enable_reg_pp1_iter45 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter46 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter26 = ap_const_logic_0) and (ap_enable_reg_pp1_iter24 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter25 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    add_ln83_15_fu_680_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(num_channel_reg_401),8));
    add_ln83_15_fu_680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_668_p3),8));
    add_ln83_16_fu_760_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln39_14_fu_734_p2),8));
    add_ln83_16_fu_760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_mid1_fu_748_p3),8));
    add_ln83_17_fu_845_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln39_19_fu_770_p3),11));
    add_ln83_17_fu_845_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_mid1_fu_831_p4),11));
    add_ln83_fu_702_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln83_15_fu_680_p2),11));
    add_ln83_fu_702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_690_p4),11));
    and_ln11_fu_1138_p2 <= (or_ln11_fu_1132_p2 and grp_fu_604_p2);
    and_ln39_fu_802_p2 <= (xor_ln39_fu_790_p2 and icmp_ln41_fu_796_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state56 <= ap_CS_fsm(8);
    ap_CS_fsm_state7 <= ap_CS_fsm(5);
    ap_CS_fsm_state8 <= ap_CS_fsm(6);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp1_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp1_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp1_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp1_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp1_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp1_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp1_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp1_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp1_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp1_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp1_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp1_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp1_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp1_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp1_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp1_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp1_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp1_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp1_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp1_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp1_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp1_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp1_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp1_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp1_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp1_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp1_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp1_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp1_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp1_stage0_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp1_stage0_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp1_stage0_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp1_stage0_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp1_stage0_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp1_stage0_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp1_stage0_iter39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp1_stage0_iter40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp1_stage0_iter41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp1_stage0_iter42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp1_stage0_iter43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp1_stage0_iter44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp1_stage0_iter45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp1_stage0_iter46 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state5_assign_proc : process(icmp_ln42_7_fu_1011_p2)
    begin
        if ((icmp_ln42_7_fu_1011_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter25_state34_assign_proc : process(ap_enable_reg_pp1_iter25, ap_enable_reg_pp1_iter24)
    begin
        if (((ap_enable_reg_pp1_iter24 = ap_const_logic_0) and (ap_enable_reg_pp1_iter25 = ap_const_logic_1))) then 
            ap_condition_pp1_exit_iter25_state34 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter25_state34 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_flush_enable_assign_proc : process(icmp_ln64_fu_1077_p2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln64_fu_1077_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_condition_pp1_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp1_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln39_fu_708_p2)
    begin
        if ((((icmp_ln39_fu_708_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter13, ap_enable_reg_pp1_iter25, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter5, ap_enable_reg_pp1_iter6, ap_enable_reg_pp1_iter7, ap_enable_reg_pp1_iter8, ap_enable_reg_pp1_iter9, ap_enable_reg_pp1_iter10, ap_enable_reg_pp1_iter11, ap_enable_reg_pp1_iter12, ap_enable_reg_pp1_iter14, ap_enable_reg_pp1_iter15, ap_enable_reg_pp1_iter16, ap_enable_reg_pp1_iter17, ap_enable_reg_pp1_iter18, ap_enable_reg_pp1_iter19, ap_enable_reg_pp1_iter20, ap_enable_reg_pp1_iter21, ap_enable_reg_pp1_iter22, ap_enable_reg_pp1_iter23, ap_enable_reg_pp1_iter24, ap_enable_reg_pp1_iter26, ap_enable_reg_pp1_iter27, ap_enable_reg_pp1_iter28, ap_enable_reg_pp1_iter29, ap_enable_reg_pp1_iter30, ap_enable_reg_pp1_iter31, ap_enable_reg_pp1_iter32, ap_enable_reg_pp1_iter33, ap_enable_reg_pp1_iter34, ap_enable_reg_pp1_iter35, ap_enable_reg_pp1_iter36, ap_enable_reg_pp1_iter37, ap_enable_reg_pp1_iter38, ap_enable_reg_pp1_iter39, ap_enable_reg_pp1_iter40, ap_enable_reg_pp1_iter41, ap_enable_reg_pp1_iter42, ap_enable_reg_pp1_iter43, ap_enable_reg_pp1_iter44, ap_enable_reg_pp1_iter45, ap_enable_reg_pp1_iter46)
    begin
        if (((ap_enable_reg_pp1_iter46 = ap_const_logic_0) and (ap_enable_reg_pp1_iter45 = ap_const_logic_0) and (ap_enable_reg_pp1_iter44 = ap_const_logic_0) and (ap_enable_reg_pp1_iter43 = ap_const_logic_0) and (ap_enable_reg_pp1_iter42 = ap_const_logic_0) and (ap_enable_reg_pp1_iter41 = ap_const_logic_0) and (ap_enable_reg_pp1_iter40 = ap_const_logic_0) and (ap_enable_reg_pp1_iter39 = ap_const_logic_0) and (ap_enable_reg_pp1_iter38 = ap_const_logic_0) and (ap_enable_reg_pp1_iter37 = ap_const_logic_0) and (ap_enable_reg_pp1_iter36 = ap_const_logic_0) and (ap_enable_reg_pp1_iter35 = ap_const_logic_0) and (ap_enable_reg_pp1_iter34 = ap_const_logic_0) and (ap_enable_reg_pp1_iter33 = ap_const_logic_0) and (ap_enable_reg_pp1_iter32 = ap_const_logic_0) and (ap_enable_reg_pp1_iter31 = ap_const_logic_0) and (ap_enable_reg_pp1_iter30 = ap_const_logic_0) and (ap_enable_reg_pp1_iter29 = ap_const_logic_0) and (ap_enable_reg_pp1_iter28 = ap_const_logic_0) and (ap_enable_reg_pp1_iter27 = ap_const_logic_0) and (ap_enable_reg_pp1_iter26 = ap_const_logic_0) and (ap_enable_reg_pp1_iter24 = ap_const_logic_0) and (ap_enable_reg_pp1_iter23 = ap_const_logic_0) and (ap_enable_reg_pp1_iter22 = ap_const_logic_0) and (ap_enable_reg_pp1_iter21 = ap_const_logic_0) and (ap_enable_reg_pp1_iter20 = ap_const_logic_0) and (ap_enable_reg_pp1_iter19 = ap_const_logic_0) and (ap_enable_reg_pp1_iter18 = ap_const_logic_0) and (ap_enable_reg_pp1_iter17 = ap_const_logic_0) and (ap_enable_reg_pp1_iter16 = ap_const_logic_0) and (ap_enable_reg_pp1_iter15 = ap_const_logic_0) and (ap_enable_reg_pp1_iter14 = ap_const_logic_0) and (ap_enable_reg_pp1_iter12 = ap_const_logic_0) and (ap_enable_reg_pp1_iter11 = ap_const_logic_0) and (ap_enable_reg_pp1_iter10 = ap_const_logic_0) and (ap_enable_reg_pp1_iter9 = ap_const_logic_0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_0) and (ap_enable_reg_pp1_iter7 = ap_const_logic_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter25 = ap_const_logic_0) and (ap_enable_reg_pp1_iter13 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_window_buffer_load_0_phi_fu_471_p4_assign_proc : process(window_buffer_load_13_0_reg_458, window_buffer_load_0_reg_468, icmp_ln64_reg_1416_pp1_iter1_reg, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln64_reg_1416_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_window_buffer_load_0_phi_fu_471_p4 <= window_buffer_load_13_0_reg_458;
        else 
            ap_phi_mux_window_buffer_load_0_phi_fu_471_p4 <= window_buffer_load_0_reg_468;
        end if; 
    end process;


    ap_phi_mux_window_buffer_load_1_phi_fu_492_p4_assign_proc : process(window_buffer_load_13_1_reg_479, window_buffer_load_1_reg_489, icmp_ln64_reg_1416_pp1_iter13_reg, ap_enable_reg_pp1_iter14, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln64_reg_1416_pp1_iter13_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter14 = ap_const_logic_1))) then 
            ap_phi_mux_window_buffer_load_1_phi_fu_492_p4 <= window_buffer_load_13_1_reg_479;
        else 
            ap_phi_mux_window_buffer_load_1_phi_fu_492_p4 <= window_buffer_load_1_reg_489;
        end if; 
    end process;


    ap_phi_mux_window_buffer_load_2_phi_fu_513_p4_assign_proc : process(window_buffer_load_13_2_reg_500, window_buffer_load_2_reg_510, icmp_ln64_reg_1416_pp1_iter25_reg, ap_enable_reg_pp1_iter26, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln64_reg_1416_pp1_iter25_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter26 = ap_const_logic_1))) then 
            ap_phi_mux_window_buffer_load_2_phi_fu_513_p4 <= window_buffer_load_13_2_reg_500;
        else 
            ap_phi_mux_window_buffer_load_2_phi_fu_513_p4 <= window_buffer_load_2_reg_510;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, icmp_ln39_fu_708_p2)
    begin
        if (((icmp_ln39_fu_708_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    b_cast_fu_1073_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_reg_447),32));

    bias_conv2_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, zext_ln40_8_fu_651_p1, zext_ln40_48_fu_822_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bias_conv2_address0 <= zext_ln40_48_fu_822_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bias_conv2_address0 <= zext_ln40_8_fu_651_p1(3 - 1 downto 0);
        else 
            bias_conv2_address0 <= "XXX";
        end if; 
    end process;


    bias_conv2_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            bias_conv2_ce0 <= ap_const_logic_1;
        else 
            bias_conv2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln11_fu_1103_p1 <= sum_reg_1554_pp1_iter45_reg;
    bitcast_ln49_fu_647_p1 <= p_read;
    cmp4827_fu_641_p2 <= "1" when (signed(sub47_fu_635_p2) > signed(ap_const_lv32_0)) else "0";
    empty_61_fu_656_p1 <= num_ker_reg_378(3 - 1 downto 0);
    empty_62_fu_985_p1 <= select_ln40_fu_970_p3(4 - 1 downto 0);
    empty_66_fu_1092_p1 <= b_reg_447(4 - 1 downto 0);
    empty_68_fu_744_p1 <= add_ln39_14_fu_734_p2(4 - 1 downto 0);
    empty_69_fu_827_p1 <= add_ln40_fu_816_p2(3 - 1 downto 0);
    empty_fu_664_p1 <= num_channel_reg_401(4 - 1 downto 0);
    icmp_ln11_7_fu_1126_p2 <= "1" when (trunc_ln11_fu_1116_p1 = ap_const_lv52_0) else "0";
    icmp_ln11_fu_1120_p2 <= "0" when (tmp_1_fu_1106_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln39_fu_708_p2 <= "1" when (indvar_flatten109_reg_390 = ap_const_lv12_800) else "0";
    icmp_ln40_fu_720_p2 <= "1" when (indvar_flatten_reg_412 = ap_const_lv9_80) else "0";
    icmp_ln41_fu_796_p2 <= "1" when (i_reg_424 = ap_const_lv5_10) else "0";
    icmp_ln42_7_fu_1011_p2 <= "1" when (j_cast_fu_1007_p1 = add_ln31_reg_1171) else "0";
    icmp_ln42_fu_623_p2 <= "1" when (signed(add_ln31_fu_617_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln45_14_fu_989_p2 <= "1" when (empty_62_fu_985_p1 = ap_const_lv4_0) else "0";
    icmp_ln45_15_fu_995_p2 <= "1" when (empty_62_fu_985_p1 = ap_const_lv4_F) else "0";
    icmp_ln45_7_fu_1034_p2 <= "1" when (j_cast_fu_1007_p1 = sub13_reg_1180) else "0";
    icmp_ln45_fu_1028_p2 <= "1" when (j_reg_436 = ap_const_lv4_0) else "0";
    icmp_ln52_fu_1067_p2 <= "1" when (tmp_6_fu_1058_p4 = ap_const_lv4_0) else "0";
    icmp_ln64_fu_1077_p2 <= "1" when (b_cast_fu_1073_p1 = sub47_reg_1185) else "0";
    j_cast5_fu_1022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_436),64));
    j_cast_fu_1007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_436),32));
    kernel_conv2_address0 <= zext_ln83_18_fu_859_p1(11 - 1 downto 0);
    kernel_conv2_address1 <= zext_ln40_49_fu_870_p1(11 - 1 downto 0);
    kernel_conv2_address2 <= zext_ln40_50_fu_881_p1(11 - 1 downto 0);
    kernel_conv2_address3 <= zext_ln40_51_fu_892_p1(11 - 1 downto 0);
    kernel_conv2_address4 <= zext_ln40_52_fu_903_p1(11 - 1 downto 0);
    kernel_conv2_address5 <= zext_ln40_53_fu_914_p1(11 - 1 downto 0);
    kernel_conv2_address6 <= zext_ln40_54_fu_925_p1(11 - 1 downto 0);
    kernel_conv2_address7 <= zext_ln40_55_fu_936_p1(11 - 1 downto 0);
    kernel_conv2_address8 <= zext_ln40_56_fu_947_p1(11 - 1 downto 0);

    kernel_conv2_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            kernel_conv2_ce0 <= ap_const_logic_1;
        else 
            kernel_conv2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    kernel_conv2_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            kernel_conv2_ce1 <= ap_const_logic_1;
        else 
            kernel_conv2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    kernel_conv2_ce2_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            kernel_conv2_ce2 <= ap_const_logic_1;
        else 
            kernel_conv2_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    kernel_conv2_ce3_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            kernel_conv2_ce3 <= ap_const_logic_1;
        else 
            kernel_conv2_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    kernel_conv2_ce4_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            kernel_conv2_ce4 <= ap_const_logic_1;
        else 
            kernel_conv2_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    kernel_conv2_ce5_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            kernel_conv2_ce5 <= ap_const_logic_1;
        else 
            kernel_conv2_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    kernel_conv2_ce6_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            kernel_conv2_ce6 <= ap_const_logic_1;
        else 
            kernel_conv2_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    kernel_conv2_ce7_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            kernel_conv2_ce7 <= ap_const_logic_1;
        else 
            kernel_conv2_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    kernel_conv2_ce8_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            kernel_conv2_ce8 <= ap_const_logic_1;
        else 
            kernel_conv2_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_0_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, j_cast5_reg_1366, ap_CS_fsm_state7, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            line_buffer_0_4_address0 <= ap_const_lv4_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_0_4_address0 <= j_cast5_reg_1366(4 - 1 downto 0);
        else 
            line_buffer_0_4_address0 <= "XXXX";
        end if; 
    end process;


    line_buffer_0_4_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, p_cast_fu_1098_p1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            line_buffer_0_4_address1 <= p_cast_fu_1098_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            line_buffer_0_4_address1 <= ap_const_lv4_1;
        else 
            line_buffer_0_4_address1 <= "XXXX";
        end if; 
    end process;


    line_buffer_0_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_state7, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            line_buffer_0_4_ce0 <= ap_const_logic_1;
        else 
            line_buffer_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_0_4_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_CS_fsm_state7, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            line_buffer_0_4_ce1 <= ap_const_logic_1;
        else 
            line_buffer_0_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_0_4_we0_assign_proc : process(icmp_ln42_7_reg_1357, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln42_7_reg_1357 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_0_4_we0 <= ap_const_logic_1;
        else 
            line_buffer_0_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_1_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, j_cast5_fu_1022_p1, ap_CS_fsm_state7, p_cast_reg_1425_pp1_iter11_reg, ap_enable_reg_pp1_iter12, ap_block_pp1_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter12 = ap_const_logic_1))) then 
            line_buffer_1_4_address0 <= p_cast_reg_1425_pp1_iter11_reg(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            line_buffer_1_4_address0 <= ap_const_lv4_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_1_4_address0 <= j_cast5_fu_1022_p1(4 - 1 downto 0);
        else 
            line_buffer_1_4_address0 <= "XXXX";
        end if; 
    end process;


    line_buffer_1_4_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, line_buffer_1_4_addr_reg_1371, ap_CS_fsm_state7, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            line_buffer_1_4_address1 <= ap_const_lv4_1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_1_4_address1 <= line_buffer_1_4_addr_reg_1371;
        else 
            line_buffer_1_4_address1 <= "XXXX";
        end if; 
    end process;


    line_buffer_1_4_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state7, ap_enable_reg_pp1_iter12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp1_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            line_buffer_1_4_ce0 <= ap_const_logic_1;
        else 
            line_buffer_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_1_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_state7, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            line_buffer_1_4_ce1 <= ap_const_logic_1;
        else 
            line_buffer_1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_1_4_we1_assign_proc : process(icmp_ln42_7_reg_1357, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln42_7_reg_1357 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_1_4_we1 <= ap_const_logic_1;
        else 
            line_buffer_1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_2_4_address0_assign_proc : process(icmp_ln42_7_fu_1011_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, j_cast5_fu_1022_p1, ap_CS_fsm_state7, ap_block_pp0_stage0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            line_buffer_2_4_address0 <= ap_const_lv4_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln42_7_fu_1011_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_2_4_address0 <= j_cast5_fu_1022_p1(4 - 1 downto 0);
        else 
            line_buffer_2_4_address0 <= "XXXX";
        end if; 
    end process;


    line_buffer_2_4_address1_assign_proc : process(ap_CS_fsm_state7, p_cast_reg_1425_pp1_iter23_reg, ap_enable_reg_pp1_iter24, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter24 = ap_const_logic_1))) then 
            line_buffer_2_4_address1 <= p_cast_reg_1425_pp1_iter23_reg(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            line_buffer_2_4_address1 <= ap_const_lv4_1;
        else 
            line_buffer_2_4_address1 <= "XXXX";
        end if; 
    end process;


    line_buffer_2_4_ce0_assign_proc : process(icmp_ln42_7_fu_1011_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln42_7_fu_1011_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            line_buffer_2_4_ce0 <= ap_const_logic_1;
        else 
            line_buffer_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_2_4_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_CS_fsm_state7, ap_enable_reg_pp1_iter24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_enable_reg_pp1_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            line_buffer_2_4_ce1 <= ap_const_logic_1;
        else 
            line_buffer_2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    line_buffer_2_4_d0 <= 
        ap_const_lv64_0 when (or_ln45_14_fu_1045_p2(0) = '1') else 
        bitcast_ln49_reg_1194;

    line_buffer_2_4_we0_assign_proc : process(icmp_ln42_7_fu_1011_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln42_7_fu_1011_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            line_buffer_2_4_we0 <= ap_const_logic_1;
        else 
            line_buffer_2_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln11_fu_1132_p2 <= (icmp_ln11_fu_1120_p2 or icmp_ln11_7_fu_1126_p2);
    or_ln40_fu_966_p2 <= (icmp_ln40_reg_1223 or and_ln39_reg_1230);
    or_ln45_13_fu_1039_p2 <= (icmp_ln45_fu_1028_p2 or icmp_ln45_7_fu_1034_p2);
    or_ln45_14_fu_1045_p2 <= (or_ln45_reg_1352 or or_ln45_13_fu_1039_p2);
    or_ln45_fu_1001_p2 <= (icmp_ln45_15_fu_995_p2 or icmp_ln45_14_fu_989_p2);
    output_conv2 <= 
        bitcast_ln11_fu_1103_p1 when (and_ln11_fu_1138_p2(0) = '1') else 
        ap_const_lv64_0;

    output_conv2_ap_vld_assign_proc : process(ap_block_pp1_stage0_11001, icmp_ln64_reg_1416_pp1_iter45_reg, ap_enable_reg_pp1_iter46)
    begin
        if (((icmp_ln64_reg_1416_pp1_iter45_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter46 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            output_conv2_ap_vld <= ap_const_logic_1;
        else 
            output_conv2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_cast_fu_1098_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_66_fu_1092_p2),64));
    p_shl_fu_668_p3 <= (empty_fu_664_p1 & ap_const_lv3_0);
    p_shl_mid1_fu_748_p3 <= (empty_68_fu_744_p1 & ap_const_lv3_0);
    select_ln39_19_fu_770_p3 <= 
        add_ln83_16_fu_760_p2 when (icmp_ln40_fu_720_p2(0) = '1') else 
        add_ln83_15_fu_680_p2;
    select_ln39_20_fu_960_p3 <= 
        ap_const_lv64_BFC7FA6638184A4F when (icmp_ln40_reg_1223(0) = '1') else 
        bias_conv2_load_reg_1210;
    select_ln39_21_fu_782_p3 <= 
        zext_ln83_16_fu_766_p1 when (icmp_ln40_fu_720_p2(0) = '1') else 
        add_ln83_fu_702_p2;
    select_ln39_22_fu_808_p3 <= 
        add_ln39_14_fu_734_p2 when (icmp_ln40_fu_720_p2(0) = '1') else 
        num_channel_reg_401;
    select_ln39_fu_726_p3 <= 
        ap_const_lv4_0 when (icmp_ln40_fu_720_p2(0) = '1') else 
        num_ker_reg_378;
    select_ln40_19_fu_978_p3 <= 
        bias_conv2_q0 when (and_ln39_reg_1230(0) = '1') else 
        select_ln39_20_fu_960_p3;
    select_ln40_20_fu_851_p3 <= 
        add_ln83_17_fu_845_p2 when (and_ln39_fu_802_p2(0) = '1') else 
        select_ln39_21_fu_782_p3;
    select_ln40_21_fu_952_p3 <= 
        add_ln40_fu_816_p2 when (and_ln39_fu_802_p2(0) = '1') else 
        select_ln39_fu_726_p3;
    select_ln40_22_fu_1164_p3 <= 
        ap_const_lv9_1 when (icmp_ln40_reg_1223(0) = '1') else 
        add_ln40_54_fu_1158_p2;
    select_ln40_fu_970_p3 <= 
        ap_const_lv5_0 when (or_ln40_fu_966_p2(0) = '1') else 
        i_reg_424;
    shl_ln_fu_609_p3 <= (padding & ap_const_lv1_0);
    tmp_1_fu_1106_p4 <= bitcast_ln11_fu_1103_p1(62 downto 52);
    tmp_6_fu_1058_p4 <= select_ln40_reg_1296(4 downto 1);
    tmp_fu_690_p4 <= ((empty_61_reg_1199 & empty_61_reg_1199) & ap_const_lv4_0);
    tmp_mid1_fu_831_p4 <= ((empty_69_fu_827_p1 & empty_69_fu_827_p1) & ap_const_lv4_0);
    trunc_ln11_fu_1116_p1 <= bitcast_ln11_fu_1103_p1(52 - 1 downto 0);
    xor_ln39_fu_790_p2 <= (icmp_ln40_fu_720_p2 xor ap_const_lv1_1);
    zext_ln40_48_fu_822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln40_fu_816_p2),64));
    zext_ln40_49_fu_870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln40_46_fu_864_p2),64));
    zext_ln40_50_fu_881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln40_47_fu_875_p2),64));
    zext_ln40_51_fu_892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln40_48_fu_886_p2),64));
    zext_ln40_52_fu_903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln40_49_fu_897_p2),64));
    zext_ln40_53_fu_914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln40_50_fu_908_p2),64));
    zext_ln40_54_fu_925_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln40_51_fu_919_p2),64));
    zext_ln40_55_fu_936_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln40_52_fu_930_p2),64));
    zext_ln40_56_fu_947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln40_53_fu_941_p2),64));
    zext_ln40_8_fu_651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(num_ker_reg_378),64));
    zext_ln83_16_fu_766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln83_16_fu_760_p2),11));
    zext_ln83_18_fu_859_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln40_20_fu_851_p3),64));
end behav;
