 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Wed Mar 30 14:41:55 2022
****************************************

Operating Conditions: NCCOM   Library: tcbn45gsbwptc
Wire Load Model Mode: segmented

  Startpoint: task1/stg_2_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node1_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  task1/stg_2_rdy_reg/CP (DFQD1BWP)        0.00       0.00 r
  task1/stg_2_rdy_reg/Q (DFQD1BWP)         0.06       0.06 f
  U9718/Z (CKBD0BWP)                       0.05       0.11 f
  U9719/ZN (INVD1BWP)                      0.02       0.13 r
  U9720/ZN (INVD1BWP)                      0.03       0.16 f
  out0_node1_reg[10]/CN (DFKCNQD1BWP)      0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  out0_node1_reg[10]/CP (DFKCNQD1BWP)      0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: task2/stg_2_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node2_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  task2/stg_2_rdy_reg/CP (DFQD1BWP)        0.00       0.00 r
  task2/stg_2_rdy_reg/Q (DFQD1BWP)         0.06       0.06 f
  U9722/Z (CKBD0BWP)                       0.05       0.11 f
  U9723/ZN (INVD1BWP)                      0.02       0.13 r
  U9724/ZN (INVD1BWP)                      0.03       0.16 f
  out0_node2_reg[10]/CN (DFKCNQD1BWP)      0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  out0_node2_reg[10]/CP (DFKCNQD1BWP)      0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: task3/stg_2_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node3_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  task3/stg_2_rdy_reg/CP (DFQD1BWP)        0.00       0.00 r
  task3/stg_2_rdy_reg/Q (DFQD1BWP)         0.06       0.06 f
  U9726/Z (CKBD0BWP)                       0.05       0.11 f
  U9727/ZN (INVD1BWP)                      0.02       0.13 r
  U9728/ZN (INVD1BWP)                      0.03       0.16 f
  out0_node3_reg[10]/CN (DFKCNQD1BWP)      0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  out0_node3_reg[10]/CP (DFKCNQD1BWP)      0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: task1/stg_2_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node1_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  task1/stg_2_rdy_reg/CP (DFQD1BWP)        0.00       0.00 r
  task1/stg_2_rdy_reg/Q (DFQD1BWP)         0.06       0.06 f
  U9718/Z (CKBD0BWP)                       0.05       0.11 f
  U9719/ZN (INVD1BWP)                      0.02       0.13 r
  U9720/ZN (INVD1BWP)                      0.03       0.16 f
  out0_node1_reg[2]/CN (DFKCNQD1BWP)       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  out0_node1_reg[2]/CP (DFKCNQD1BWP)       0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: task2/stg_2_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node2_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  task2/stg_2_rdy_reg/CP (DFQD1BWP)        0.00       0.00 r
  task2/stg_2_rdy_reg/Q (DFQD1BWP)         0.06       0.06 f
  U9722/Z (CKBD0BWP)                       0.05       0.11 f
  U9723/ZN (INVD1BWP)                      0.02       0.13 r
  U9724/ZN (INVD1BWP)                      0.03       0.16 f
  out0_node2_reg[2]/CN (DFKCNQD1BWP)       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  out0_node2_reg[2]/CP (DFKCNQD1BWP)       0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: task3/stg_2_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node3_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  task3/stg_2_rdy_reg/CP (DFQD1BWP)        0.00       0.00 r
  task3/stg_2_rdy_reg/Q (DFQD1BWP)         0.06       0.06 f
  U9726/Z (CKBD0BWP)                       0.05       0.11 f
  U9727/ZN (INVD1BWP)                      0.02       0.13 r
  U9728/ZN (INVD1BWP)                      0.03       0.16 f
  out0_node3_reg[2]/CN (DFKCNQD1BWP)       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  out0_node3_reg[2]/CP (DFKCNQD1BWP)       0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: task1/stg_2_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1_node1_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  task1/stg_2_rdy_reg/CP (DFQD1BWP)        0.00       0.00 r
  task1/stg_2_rdy_reg/Q (DFQD1BWP)         0.06       0.06 f
  U9718/Z (CKBD0BWP)                       0.05       0.11 f
  U9719/ZN (INVD1BWP)                      0.02       0.13 r
  U9720/ZN (INVD1BWP)                      0.03       0.16 f
  out1_node1_reg[4]/CN (DFKCNQD1BWP)       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  out1_node1_reg[4]/CP (DFKCNQD1BWP)       0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: task2/stg_2_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1_node2_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  task2/stg_2_rdy_reg/CP (DFQD1BWP)        0.00       0.00 r
  task2/stg_2_rdy_reg/Q (DFQD1BWP)         0.06       0.06 f
  U9722/Z (CKBD0BWP)                       0.05       0.11 f
  U9723/ZN (INVD1BWP)                      0.02       0.13 r
  U9724/ZN (INVD1BWP)                      0.03       0.16 f
  out1_node2_reg[4]/CN (DFKCNQD1BWP)       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  out1_node2_reg[4]/CP (DFKCNQD1BWP)       0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: task3/stg_2_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1_node3_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  task3/stg_2_rdy_reg/CP (DFQD1BWP)        0.00       0.00 r
  task3/stg_2_rdy_reg/Q (DFQD1BWP)         0.06       0.06 f
  U9726/Z (CKBD0BWP)                       0.05       0.11 f
  U9727/ZN (INVD1BWP)                      0.02       0.13 r
  U9728/ZN (INVD1BWP)                      0.03       0.16 f
  out1_node3_reg[4]/CN (DFKCNQD1BWP)       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  out1_node3_reg[4]/CP (DFKCNQD1BWP)       0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: task1/stg_2_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node1_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  task1/stg_2_rdy_reg/CP (DFQD1BWP)        0.00       0.00 r
  task1/stg_2_rdy_reg/Q (DFQD1BWP)         0.06       0.06 f
  U9718/Z (CKBD0BWP)                       0.05       0.11 f
  U9719/ZN (INVD1BWP)                      0.02       0.13 r
  U9720/ZN (INVD1BWP)                      0.03       0.16 f
  out0_node1_reg[9]/CN (DFKCNQD1BWP)       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  out0_node1_reg[9]/CP (DFKCNQD1BWP)       0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: task2/stg_2_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node2_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  task2/stg_2_rdy_reg/CP (DFQD1BWP)        0.00       0.00 r
  task2/stg_2_rdy_reg/Q (DFQD1BWP)         0.06       0.06 f
  U9722/Z (CKBD0BWP)                       0.05       0.11 f
  U9723/ZN (INVD1BWP)                      0.02       0.13 r
  U9724/ZN (INVD1BWP)                      0.03       0.16 f
  out0_node2_reg[9]/CN (DFKCNQD1BWP)       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  out0_node2_reg[9]/CP (DFKCNQD1BWP)       0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: task3/stg_2_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node3_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  task3/stg_2_rdy_reg/CP (DFQD1BWP)        0.00       0.00 r
  task3/stg_2_rdy_reg/Q (DFQD1BWP)         0.06       0.06 f
  U9726/Z (CKBD0BWP)                       0.05       0.11 f
  U9727/ZN (INVD1BWP)                      0.02       0.13 r
  U9728/ZN (INVD1BWP)                      0.03       0.16 f
  out0_node3_reg[9]/CN (DFKCNQD1BWP)       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  out0_node3_reg[9]/CP (DFKCNQD1BWP)       0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: task1/stg_2_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node1_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  task1/stg_2_rdy_reg/CP (DFQD1BWP)        0.00       0.00 r
  task1/stg_2_rdy_reg/Q (DFQD1BWP)         0.06       0.06 f
  U9718/Z (CKBD0BWP)                       0.05       0.11 f
  U9719/ZN (INVD1BWP)                      0.02       0.13 r
  U9720/ZN (INVD1BWP)                      0.03       0.16 f
  out0_node1_reg[1]/CN (DFKCNQD1BWP)       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  out0_node1_reg[1]/CP (DFKCNQD1BWP)       0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: task2/stg_2_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node2_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  task2/stg_2_rdy_reg/CP (DFQD1BWP)        0.00       0.00 r
  task2/stg_2_rdy_reg/Q (DFQD1BWP)         0.06       0.06 f
  U9722/Z (CKBD0BWP)                       0.05       0.11 f
  U9723/ZN (INVD1BWP)                      0.02       0.13 r
  U9724/ZN (INVD1BWP)                      0.03       0.16 f
  out0_node2_reg[1]/CN (DFKCNQD1BWP)       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  out0_node2_reg[1]/CP (DFKCNQD1BWP)       0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: task3/stg_2_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node3_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  task3/stg_2_rdy_reg/CP (DFQD1BWP)        0.00       0.00 r
  task3/stg_2_rdy_reg/Q (DFQD1BWP)         0.06       0.06 f
  U9726/Z (CKBD0BWP)                       0.05       0.11 f
  U9727/ZN (INVD1BWP)                      0.02       0.13 r
  U9728/ZN (INVD1BWP)                      0.03       0.16 f
  out0_node3_reg[1]/CN (DFKCNQD1BWP)       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  out0_node3_reg[1]/CP (DFKCNQD1BWP)       0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: task1/stg_2_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  task1/stg_2_rdy_reg/CP (DFQD1BWP)        0.00       0.00 r
  task1/stg_2_rdy_reg/Q (DFQD1BWP)         0.06       0.06 f
  U9718/Z (CKBD0BWP)                       0.05       0.11 f
  U9719/ZN (INVD1BWP)                      0.02       0.13 r
  U9720/ZN (INVD1BWP)                      0.03       0.16 f
  out0_node1_reg[0]/CN (DFKCNQD1BWP)       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  out0_node1_reg[0]/CP (DFKCNQD1BWP)       0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: task2/stg_2_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node2_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  task2/stg_2_rdy_reg/CP (DFQD1BWP)        0.00       0.00 r
  task2/stg_2_rdy_reg/Q (DFQD1BWP)         0.06       0.06 f
  U9722/Z (CKBD0BWP)                       0.05       0.11 f
  U9723/ZN (INVD1BWP)                      0.02       0.13 r
  U9724/ZN (INVD1BWP)                      0.03       0.16 f
  out0_node2_reg[0]/CN (DFKCNQD1BWP)       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  out0_node2_reg[0]/CP (DFKCNQD1BWP)       0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: task3/stg_2_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out0_node3_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  task3/stg_2_rdy_reg/CP (DFQD1BWP)        0.00       0.00 r
  task3/stg_2_rdy_reg/Q (DFQD1BWP)         0.06       0.06 f
  U9726/Z (CKBD0BWP)                       0.05       0.11 f
  U9727/ZN (INVD1BWP)                      0.02       0.13 r
  U9728/ZN (INVD1BWP)                      0.03       0.16 f
  out0_node3_reg[0]/CN (DFKCNQD1BWP)       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  out0_node3_reg[0]/CP (DFKCNQD1BWP)       0.00       0.15 r
  library hold time                        0.00       0.15
  data required time                                  0.15
  -----------------------------------------------------------
  data required time                                  0.15
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: task0/stg_2_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out10_ready_node0_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  task0/stg_2_rdy_reg/CP (DFQD1BWP)        0.00       0.00 r
  task0/stg_2_rdy_reg/Q (DFQD1BWP)         0.06       0.06 f
  U9729/Z (DEL075D1BWP)                    0.06       0.12 f
  U18623/Z (CKBD1BWP)                      0.05       0.17 f
  out10_ready_node0_reg/D (DFQD1BWP)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  out10_ready_node0_reg/CP (DFQD1BWP)      0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: task0/stg_2_rdy_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out11_ready_node0_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                TSMC32K_Lowk_Conservative
                                           tcbn45gsbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  task0/stg_2_rdy_reg/CP (DFQD1BWP)        0.00       0.00 r
  task0/stg_2_rdy_reg/Q (DFQD1BWP)         0.06       0.06 f
  U9729/Z (DEL075D1BWP)                    0.06       0.12 f
  U18623/Z (CKBD1BWP)                      0.05       0.17 f
  out11_ready_node0_reg/D (DFQD1BWP)       0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  out11_ready_node0_reg/CP (DFQD1BWP)      0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
