|V1
WR <= RP2C02:inst.WR
MCLK => Pll_5:inst1.refclk
MODE => RP2C02:inst.MODE
nRES => RP2C02:inst.nRES
R_W => RP2C02:inst.RnW
N_DBE => RP2C02:inst.nDBE
A[0] => RP2C02:inst.A[0]
A[1] => RP2C02:inst.A[1]
A[2] => RP2C02:inst.A[2]
DB[0] <> RP2C02:inst.DB[0]
DB[1] <> RP2C02:inst.DB[1]
DB[2] <> RP2C02:inst.DB[2]
DB[3] <> RP2C02:inst.DB[3]
DB[4] <> RP2C02:inst.DB[4]
DB[5] <> RP2C02:inst.DB[5]
DB[6] <> RP2C02:inst.DB[6]
DB[7] <> RP2C02:inst.DB[7]
VRAMCS => inst52.IN0
VRAMCS => inst21.IN1
VRAMCS => inst50[7].IN1
VRAMCS => inst50[6].IN1
VRAMCS => inst50[5].IN1
VRAMCS => inst50[4].IN1
VRAMCS => inst50[3].IN1
VRAMCS => inst50[2].IN1
VRAMCS => inst50[1].IN1
VRAMCS => inst50[0].IN1
VRAMA10 => VRAM:inst17.address[10]
PA[0] <= inst23[0].DB_MAX_OUTPUT_PORT_TYPE
PA[1] <= inst23[1].DB_MAX_OUTPUT_PORT_TYPE
PA[2] <= inst23[2].DB_MAX_OUTPUT_PORT_TYPE
PA[3] <= inst23[3].DB_MAX_OUTPUT_PORT_TYPE
PA[4] <= inst23[4].DB_MAX_OUTPUT_PORT_TYPE
PA[5] <= inst23[5].DB_MAX_OUTPUT_PORT_TYPE
PA[6] <= inst23[6].DB_MAX_OUTPUT_PORT_TYPE
PA[7] <= inst23[7].DB_MAX_OUTPUT_PORT_TYPE
PA[8] <= inst23[8].DB_MAX_OUTPUT_PORT_TYPE
PA[9] <= inst23[9].DB_MAX_OUTPUT_PORT_TYPE
PA[10] <= inst23[10].DB_MAX_OUTPUT_PORT_TYPE
PA[11] <= inst23[11].DB_MAX_OUTPUT_PORT_TYPE
PA[12] <= inst23[12].DB_MAX_OUTPUT_PORT_TYPE
PA[13] <= inst23[13].DB_MAX_OUTPUT_PORT_TYPE
ALE <= RP2C02:inst.ALE
PD_BUS[0] <> inst11[0]
PD_BUS[1] <> inst11[1]
PD_BUS[2] <> inst11[2]
PD_BUS[3] <> inst11[3]
PD_BUS[4] <> inst11[4]
PD_BUS[5] <> inst11[5]
PD_BUS[6] <> inst11[6]
PD_BUS[7] <> inst11[7]
RD <= RP2C02:inst.RD
DACLK <= RP2C02:inst.PCLK
NMI <= RP2C02:inst.INT
SYNC <= RP2C02:inst.SYNC
PLL5_CLK <= Clk.DB_MAX_OUTPUT_PORT_TYPE
RGB[0] <= RP2C02:inst.RGB[0]
RGB[1] <= RP2C02:inst.RGB[1]
RGB[2] <= RP2C02:inst.RGB[2]
RGB[3] <= RP2C02:inst.RGB[3]
RGB[4] <= RP2C02:inst.RGB[4]
RGB[5] <= RP2C02:inst.RGB[5]
RGB[6] <= RP2C02:inst.RGB[6]
RGB[7] <= RP2C02:inst.RGB[7]
RGB[8] <= RP2C02:inst.RGB[8]
RGB[9] <= RP2C02:inst.RGB[9]
RGB[10] <= RP2C02:inst.RGB[10]
RGB[11] <= RP2C02:inst.RGB[11]
RGB[12] <= RP2C02:inst.RGB[12]
RGB[13] <= RP2C02:inst.RGB[13]
RGB[14] <= RP2C02:inst.RGB[14]
RGB[15] <= RP2C02:inst.RGB[15]
RGB[16] <= RP2C02:inst.RGB[16]
RGB[17] <= RP2C02:inst.RGB[17]
RGB[18] <= RP2C02:inst.RGB[18]
RGB[19] <= RP2C02:inst.RGB[19]
RGB[20] <= RP2C02:inst.RGB[20]
RGB[21] <= RP2C02:inst.RGB[21]
RGB[22] <= RP2C02:inst.RGB[22]
RGB[23] <= RP2C02:inst.RGB[23]


|V1|RP2C02:inst
Clk => Clk.IN12
Clk2 => PCLK_P4.CLK
Clk2 => PCLK_P3.CLK
Clk2 => PCLK_P2.CLK
Clk2 => PCLK_P1.CLK
Clk2 => PCLK_N2.CLK
Clk2 => PCLK_N1.CLK
MODE => MODE.IN1
nRES => nRES.IN1
RnW => RnW.IN1
nDBE => nDBE.IN1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
PD[0] => PD[0].IN4
PD[1] => PD[1].IN4
PD[2] => PD[2].IN4
PD[3] => PD[3].IN4
PD[4] => PD[4].IN4
PD[5] => PD[5].IN4
PD[6] => PD[6].IN4
PD[7] => PD[7].IN4
DB[0] <> REGISTER_SELECT:MOD_REGISTER_SELECT.port1
DB[0] <> READBUSMUX:MOD_READBUSMUX.port14
DB[1] <> REGISTER_SELECT:MOD_REGISTER_SELECT.port1
DB[1] <> READBUSMUX:MOD_READBUSMUX.port14
DB[2] <> REGISTER_SELECT:MOD_REGISTER_SELECT.port1
DB[2] <> READBUSMUX:MOD_READBUSMUX.port14
DB[3] <> REGISTER_SELECT:MOD_REGISTER_SELECT.port1
DB[3] <> READBUSMUX:MOD_READBUSMUX.port14
DB[4] <> REGISTER_SELECT:MOD_REGISTER_SELECT.port1
DB[4] <> READBUSMUX:MOD_READBUSMUX.port14
DB[5] <> REGISTER_SELECT:MOD_REGISTER_SELECT.port1
DB[5] <> READBUSMUX:MOD_READBUSMUX.port14
DB[6] <> REGISTER_SELECT:MOD_REGISTER_SELECT.port1
DB[6] <> READBUSMUX:MOD_READBUSMUX.port14
DB[7] <> REGISTER_SELECT:MOD_REGISTER_SELECT.port1
DB[7] <> READBUSMUX:MOD_READBUSMUX.port14
PCLK <= PCLK.DB_MAX_OUTPUT_PORT_TYPE
RGB[0] <= PALETTE:MOD_PALETTE.port12
RGB[1] <= PALETTE:MOD_PALETTE.port12
RGB[2] <= PALETTE:MOD_PALETTE.port12
RGB[3] <= PALETTE:MOD_PALETTE.port12
RGB[4] <= PALETTE:MOD_PALETTE.port12
RGB[5] <= PALETTE:MOD_PALETTE.port12
RGB[6] <= PALETTE:MOD_PALETTE.port12
RGB[7] <= PALETTE:MOD_PALETTE.port12
RGB[8] <= PALETTE:MOD_PALETTE.port12
RGB[9] <= PALETTE:MOD_PALETTE.port12
RGB[10] <= PALETTE:MOD_PALETTE.port12
RGB[11] <= PALETTE:MOD_PALETTE.port12
RGB[12] <= PALETTE:MOD_PALETTE.port12
RGB[13] <= PALETTE:MOD_PALETTE.port12
RGB[14] <= PALETTE:MOD_PALETTE.port12
RGB[15] <= PALETTE:MOD_PALETTE.port12
RGB[16] <= PALETTE:MOD_PALETTE.port12
RGB[17] <= PALETTE:MOD_PALETTE.port12
RGB[18] <= PALETTE:MOD_PALETTE.port12
RGB[19] <= PALETTE:MOD_PALETTE.port12
RGB[20] <= PALETTE:MOD_PALETTE.port12
RGB[21] <= PALETTE:MOD_PALETTE.port12
RGB[22] <= PALETTE:MOD_PALETTE.port12
RGB[23] <= PALETTE:MOD_PALETTE.port12
PAD[0] <= PAR_GEN:MOD_PAR_GEN.port31
PAD[1] <= PAR_GEN:MOD_PAR_GEN.port31
PAD[2] <= PAR_GEN:MOD_PAR_GEN.port31
PAD[3] <= PAR_GEN:MOD_PAR_GEN.port31
PAD[4] <= PAR_GEN:MOD_PAR_GEN.port31
PAD[5] <= PAR_GEN:MOD_PAR_GEN.port31
PAD[6] <= PAR_GEN:MOD_PAR_GEN.port31
PAD[7] <= PAR_GEN:MOD_PAR_GEN.port31
PAD[8] <= PAD[8].DB_MAX_OUTPUT_PORT_TYPE
PAD[9] <= PAD[9].DB_MAX_OUTPUT_PORT_TYPE
PAD[10] <= PAD[10].DB_MAX_OUTPUT_PORT_TYPE
PAD[11] <= PAD[11].DB_MAX_OUTPUT_PORT_TYPE
PAD[12] <= PAD[12].DB_MAX_OUTPUT_PORT_TYPE
PAD[13] <= PAD[13].DB_MAX_OUTPUT_PORT_TYPE
INT <= TIMING_COUNTER:MOD_TIMING_COUNTER.port35
ALE <= ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL.port12
WR <= ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL.port13
RD <= ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL.port14
SYNC <= TIMING_COUNTER:MOD_TIMING_COUNTER.port30
DBIN[0] <= DBIN[0].DB_MAX_OUTPUT_PORT_TYPE
DBIN[1] <= DBIN[1].DB_MAX_OUTPUT_PORT_TYPE
DBIN[2] <= DBIN[2].DB_MAX_OUTPUT_PORT_TYPE
DBIN[3] <= DBIN[3].DB_MAX_OUTPUT_PORT_TYPE
DBIN[4] <= DBIN[4].DB_MAX_OUTPUT_PORT_TYPE
DBIN[5] <= DBIN[5].DB_MAX_OUTPUT_PORT_TYPE
DBIN[6] <= DBIN[6].DB_MAX_OUTPUT_PORT_TYPE
DBIN[7] <= DBIN[7].DB_MAX_OUTPUT_PORT_TYPE
DB_PAR <= DB_PAR.DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|REGISTER_SELECT:MOD_REGISTER_SELECT
Clk => DBIN[0]~reg0.CLK
Clk => DBIN[1]~reg0.CLK
Clk => DBIN[2]~reg0.CLK
Clk => DBIN[3]~reg0.CLK
Clk => DBIN[4]~reg0.CLK
Clk => DBIN[5]~reg0.CLK
Clk => DBIN[6]~reg0.CLK
Clk => DBIN[7]~reg0.CLK
Clk => FlipR.CLK
Clk => Sel.CLK
Clk => W7~reg0.CLK
Clk => R7~reg0.CLK
Clk => W6_2~reg0.CLK
Clk => W6_1~reg0.CLK
Clk => W5_2~reg0.CLK
Clk => W5_1~reg0.CLK
Clk => W4~reg0.CLK
Clk => R4~reg0.CLK
Clk => W3~reg0.CLK
Clk => R2~reg0.CLK
Clk => W1~reg0.CLK
Clk => W0~reg0.CLK
Clk => nDBER.CLK
Clk => RnWR.CLK
Clk => ADR[0].CLK
Clk => ADR[1].CLK
Clk => ADR[2].CLK
DB[0] => DBIN[0]~reg0.DATAIN
DB[1] => DBIN[1]~reg0.DATAIN
DB[2] => DBIN[2]~reg0.DATAIN
DB[3] => DBIN[3]~reg0.DATAIN
DB[4] => DBIN[4]~reg0.DATAIN
DB[5] => DBIN[5]~reg0.DATAIN
DB[6] => DBIN[6]~reg0.DATAIN
DB[7] => DBIN[7]~reg0.DATAIN
nDBE => nDBER.DATAIN
nDBE => always0.IN0
RnW => RnWR.DATAIN
RnW => always0.IN1
A[0] => ADR[0].DATAIN
A[1] => ADR[1].DATAIN
A[2] => ADR[2].DATAIN
DBIN[0] <= DBIN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBIN[1] <= DBIN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBIN[2] <= DBIN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBIN[3] <= DBIN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBIN[4] <= DBIN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBIN[5] <= DBIN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBIN[6] <= DBIN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBIN[7] <= DBIN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_EN <= R_EN.DB_MAX_OUTPUT_PORT_TYPE
W0 <= W0~reg0.DB_MAX_OUTPUT_PORT_TYPE
W1 <= W1~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2 <= R2~reg0.DB_MAX_OUTPUT_PORT_TYPE
W3 <= W3~reg0.DB_MAX_OUTPUT_PORT_TYPE
W4 <= W4~reg0.DB_MAX_OUTPUT_PORT_TYPE
R4 <= R4~reg0.DB_MAX_OUTPUT_PORT_TYPE
W5_1 <= W5_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
W5_2 <= W5_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
W6_1 <= W6_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
W6_2 <= W6_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
W7 <= W7~reg0.DB_MAX_OUTPUT_PORT_TYPE
R7 <= R7~reg0.DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|REG2000_2001:MOD_REG2000_2001
Clk => CLIPOR.CLK
Clk => CLIPBR.CLK
Clk => nVISR.CLK
Clk => EMP_G.CLK
Clk => EMP_R.CLK
Clk => OBE.CLK
Clk => BGE.CLK
Clk => OBCLIP~reg0.CLK
Clk => BGCLIP~reg0.CLK
Clk => O8_16~reg0.CLK
Clk => BGSEL~reg0.CLK
Clk => OBSEL~reg0.CLK
Clk => I1_32~reg0.CLK
Clk => W1R[0].CLK
Clk => W1R[1].CLK
Clk => W1R[2].CLK
Clk => W1R[3].CLK
Clk => W1R[4].CLK
Clk => W1R[5].CLK
Clk => W1R[6].CLK
Clk => W1R[7].CLK
Clk => W0R[0].CLK
Clk => W0R[1].CLK
Clk => W0R[2].CLK
Clk => W0R[3].CLK
Clk => W0R[4].CLK
nPCLK => CLIPOR.ENA
nPCLK => CLIPBR.ENA
nPCLK => nVISR.ENA
W0 => O8_16~reg0.ENA
W0 => BGSEL~reg0.ENA
W0 => OBSEL~reg0.ENA
W0 => I1_32~reg0.ENA
W0 => W0R[0].ENA
W0 => W0R[1].ENA
W0 => W0R[2].ENA
W0 => W0R[3].ENA
W0 => W0R[4].ENA
W1 => EMP_G.ENA
W1 => EMP_R.ENA
W1 => OBE.ENA
W1 => BGE.ENA
W1 => OBCLIP~reg0.ENA
W1 => BGCLIP~reg0.ENA
W1 => W1R[0].ENA
W1 => W1R[1].ENA
W1 => W1R[2].ENA
W1 => W1R[3].ENA
W1 => W1R[4].ENA
W1 => W1R[5].ENA
W1 => W1R[6].ENA
W1 => W1R[7].ENA
RC => W0R.OUTPUTSELECT
RC => W1R.OUTPUTSELECT
RC => W1R.OUTPUTSELECT
RC => W1R.OUTPUTSELECT
RC => W1R.OUTPUTSELECT
RC => W1R.OUTPUTSELECT
RC => W1R.OUTPUTSELECT
RC => W1R.OUTPUTSELECT
DBIN[0] => W1R.DATAA
DBIN[1] => W1R.DATAA
DBIN[2] => W1R.DATAA
DBIN[3] => W1R.DATAA
DBIN[4] => W1R.DATAA
DBIN[5] => W1R.DATAA
DBIN[6] => W1R.DATAA
DBIN[7] => W0R.DATAA
nVIS => nVISR.DATAIN
CLIP_O => CLIPOR.IN1
CLIP_B => CLIPBR.DATAIN
I1_32 <= I1_32~reg0.DB_MAX_OUTPUT_PORT_TYPE
OBSEL <= OBSEL~reg0.DB_MAX_OUTPUT_PORT_TYPE
BGSEL <= BGSEL~reg0.DB_MAX_OUTPUT_PORT_TYPE
O8_16 <= O8_16~reg0.DB_MAX_OUTPUT_PORT_TYPE
VBL_EN <= W0R[4].DB_MAX_OUTPUT_PORT_TYPE
B_W <= W1R[0].DB_MAX_OUTPUT_PORT_TYPE
BGCLIP <= BGCLIP~reg0.DB_MAX_OUTPUT_PORT_TYPE
OBCLIP <= OBCLIP~reg0.DB_MAX_OUTPUT_PORT_TYPE
BLACK <= BLACK.DB_MAX_OUTPUT_PORT_TYPE
nCLPB <= nCLPB.DB_MAX_OUTPUT_PORT_TYPE
CLPO <= CLIPOR.DB_MAX_OUTPUT_PORT_TYPE
N_TR <= EMP_R.DB_MAX_OUTPUT_PORT_TYPE
N_TG <= EMP_G.DB_MAX_OUTPUT_PORT_TYPE
N_TB <= W1R[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|READBUSMUX:MOD_READBUSMUX
Clk => Do[0].CLK
Clk => Do[1].CLK
Clk => Do[2].CLK
Clk => Do[3].CLK
Clk => Do[4].CLK
Clk => Do[5].CLK
Clk => Do[6].CLK
Clk => Do[7].CLK
Clk => PD_R[0].CLK
Clk => PD_R[1].CLK
Clk => PD_R[2].CLK
Clk => PD_R[3].CLK
Clk => PD_R[4].CLK
Clk => PD_R[5].CLK
Clk => PD_R[6].CLK
Clk => PD_R[7].CLK
Clk => OB_R[0].CLK
Clk => OB_R[1].CLK
Clk => OB_R[2].CLK
Clk => OB_R[3].CLK
Clk => OB_R[4].CLK
Clk => OB_R[5].CLK
Clk => OB_R[6].CLK
Clk => OB_R[7].CLK
PCLK => OB_R[0].ENA
PCLK => OB_R[1].ENA
PCLK => OB_R[2].ENA
PCLK => OB_R[3].ENA
PCLK => OB_R[4].ENA
PCLK => OB_R[5].ENA
PCLK => OB_R[6].ENA
PCLK => OB_R[7].ENA
R_EN => DB[0].OE
R_EN => DB[1].OE
R_EN => DB[2].OE
R_EN => DB[3].OE
R_EN => DB[4].OE
R_EN => DB[5].OE
R_EN => DB[6].OE
R_EN => DB[7].OE
R4 => D.IN0
R4 => Do.OUTPUTSELECT
R4 => Do.OUTPUTSELECT
R4 => Do.OUTPUTSELECT
R4 => Do.OUTPUTSELECT
R4 => Do.OUTPUTSELECT
R4 => Do.OUTPUTSELECT
R4 => Do.OUTPUTSELECT
R4 => Do.OUTPUTSELECT
OB[0] => OB_R[0].DATAIN
OB[1] => OB_R[1].DATAIN
OB[2] => OB_R[2].DATAIN
OB[3] => OB_R[3].DATAIN
OB[4] => OB_R[4].DATAIN
OB[5] => OB_R[5].DATAIN
OB[6] => OB_R[6].DATAIN
OB[7] => OB_R[7].DATAIN
RPIX => D.IN1
RPIX => Do.OUTPUTSELECT
RPIX => Do.OUTPUTSELECT
RPIX => Do.OUTPUTSELECT
RPIX => Do.OUTPUTSELECT
RPIX => Do.OUTPUTSELECT
RPIX => Do.OUTPUTSELECT
PIX[0] => Do.DATAB
PIX[1] => Do.DATAB
PIX[2] => Do.DATAB
PIX[3] => Do.DATAB
PIX[4] => Do.DATAB
PIX[5] => Do.DATAB
R2 => D.IN1
R2 => Do.OUTPUTSELECT
R2 => Do.OUTPUTSELECT
R2 => Do.OUTPUTSELECT
R2 => Do.OUTPUTSELECT
R2 => Do.OUTPUTSELECT
R2 => Do.OUTPUTSELECT
R2 => Do.OUTPUTSELECT
R2 => Do.OUTPUTSELECT
R2DB[0] => Do.DATAB
R2DB[1] => Do.DATAB
R2DB[2] => Do.DATAB
XRB => D.IN1
XRB => Do.OUTPUTSELECT
XRB => Do.OUTPUTSELECT
XRB => Do.OUTPUTSELECT
XRB => Do.OUTPUTSELECT
XRB => Do.OUTPUTSELECT
XRB => Do.OUTPUTSELECT
XRB => Do.OUTPUTSELECT
XRB => Do.OUTPUTSELECT
PD_RB => PD_R.OUTPUTSELECT
PD_RB => PD_R.OUTPUTSELECT
PD_RB => PD_R.OUTPUTSELECT
PD_RB => PD_R.OUTPUTSELECT
PD_RB => PD_R.OUTPUTSELECT
PD_RB => PD_R.OUTPUTSELECT
PD_RB => PD_R.OUTPUTSELECT
PD_RB => PD_R.OUTPUTSELECT
RC => PD_R.OUTPUTSELECT
RC => PD_R.OUTPUTSELECT
RC => PD_R.OUTPUTSELECT
RC => PD_R.OUTPUTSELECT
RC => PD_R.OUTPUTSELECT
RC => PD_R.OUTPUTSELECT
RC => PD_R.OUTPUTSELECT
RC => PD_R.OUTPUTSELECT
DBIN[0] => D[0].DATAA
DBIN[1] => D[1].DATAA
DBIN[2] => D[2].DATAA
DBIN[3] => D[3].DATAA
DBIN[4] => D[4].DATAA
DBIN[5] => D[5].DATAA
DBIN[6] => D[6].DATAA
DBIN[7] => D[7].DATAA
PD[0] => PD_R.DATAB
PD[1] => PD_R.DATAB
PD[2] => PD_R.DATAB
PD[3] => PD_R.DATAB
PD[4] => PD_R.DATAB
PD[5] => PD_R.DATAB
PD[6] => PD_R.DATAB
PD[7] => PD_R.DATAB
DB[0] <= DB[0].DB_MAX_OUTPUT_PORT_TYPE
DB[1] <= DB[1].DB_MAX_OUTPUT_PORT_TYPE
DB[2] <= DB[2].DB_MAX_OUTPUT_PORT_TYPE
DB[3] <= DB[3].DB_MAX_OUTPUT_PORT_TYPE
DB[4] <= DB[4].DB_MAX_OUTPUT_PORT_TYPE
DB[5] <= DB[5].DB_MAX_OUTPUT_PORT_TYPE
DB[6] <= DB[6].DB_MAX_OUTPUT_PORT_TYPE
DB[7] <= DB[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|TIMING_COUNTER:MOD_TIMING_COUNTER
Clk => VSET3.CLK
Clk => VSET1.CLK
Clk => RESCL_IN.CLK
Clk => VB_FF.CLK
Clk => BLNK_FF.CLK
Clk => PEN_FF.CLK
Clk => BPORCH_FF.CLK
Clk => N_HB.CLK
Clk => BURST_FF.CLK
Clk => FPORCH_FF.CLK
Clk => FAT_IN.CLK
Clk => NFO2.CLK
Clk => NFO1.CLK
Clk => FTA_IN.CLK
Clk => FTB_IN.CLK
Clk => FNT_IN.CLK
Clk => NVIS_IN.CLK
Clk => PARO_IN.CLK
Clk => IOAM2_IN.CLK
Clk => EEV_IN.CLK
Clk => EVAL_IN.CLK
Clk => HPOS_IN.CLK
Clk => CLIP2.CLK
Clk => CLIP1.CLK
Clk => SEV_IN.CLK
Clk => Hn[0].CLK
Clk => Hn[1].CLK
Clk => Hn[2].CLK
Clk => Hn[3].CLK
Clk => Hn[4].CLK
Clk => Hn[5].CLK
Clk => VC_LATCH.CLK
Clk => HC.CLK
Clk => V_IN[0].CLK
Clk => V_IN[1].CLK
Clk => V_IN[2].CLK
Clk => V_IN[3].CLK
Clk => V_IN[4].CLK
Clk => V_IN[5].CLK
Clk => V_IN[6].CLK
Clk => V_IN[7].CLK
Clk => V_IN[8].CLK
Clk => H_IN[0].CLK
Clk => H_IN[1].CLK
Clk => H_IN[2].CLK
Clk => H_IN[3].CLK
Clk => H_IN[4].CLK
Clk => H_IN[5].CLK
Clk => H_IN[6].CLK
Clk => H_IN[7].CLK
Clk => H_IN[8].CLK
Clk => VSET2.CLK
Clk => RESCL~reg0.CLK
Clk => PICT2.CLK
Clk => PICT1.CLK
Clk => VSYNC.CLK
Clk => CSYNC.CLK
Clk => BURST_OUT.CLK
Clk => NFO_OUT.CLK
Clk => FTA_OUT.CLK
Clk => FTB_OUT.CLK
Clk => nF_NT~reg0.CLK
Clk => nVIS~reg0.CLK
Clk => PAR_O~reg0.CLK
Clk => I_OAM2~reg0.CLK
Clk => E_EV~reg0.CLK
Clk => nEVAL~reg0.CLK
Clk => O_HPOS~reg0.CLK
Clk => CLIP_OUT.CLK
Clk => S_EV~reg0.CLK
Clk => Hnn[0]~reg0.CLK
Clk => Hnn[1]~reg0.CLK
Clk => Hnn[2]~reg0.CLK
Clk => Hnn[3]~reg0.CLK
Clk => Hnn[4]~reg0.CLK
Clk => Hnn[5]~reg0.CLK
Clk => V[0].CLK
Clk => V[1].CLK
Clk => V[2].CLK
Clk => V[3].CLK
Clk => V[4].CLK
Clk => V[5].CLK
Clk => V[6].CLK
Clk => V[7].CLK
Clk => V[8].CLK
Clk => H[0].CLK
Clk => H[1].CLK
Clk => H[2].CLK
Clk => H[3].CLK
Clk => H[4].CLK
Clk => H[5].CLK
Clk => H[6].CLK
Clk => H[7].CLK
Clk => H[8].CLK
Clk => R2BOUT7~reg0.CLK
Clk => R2FEDGE.CLK
Clk => INT_FF.CLK
Clk => RC~reg0.CLK
Clk => VSYNC_FF.CLK
Clk => ODDEVEN.CLK
Clk => V8EDGE.CLK
PCLK => VSET2.ENA
PCLK => RESCL~reg0.ENA
PCLK => PICT2.ENA
PCLK => PICT1.ENA
PCLK => VSYNC.ENA
PCLK => CSYNC.ENA
PCLK => BURST_OUT.ENA
PCLK => NFO_OUT.ENA
PCLK => FTA_OUT.ENA
PCLK => FTB_OUT.ENA
PCLK => nF_NT~reg0.ENA
PCLK => nVIS~reg0.ENA
PCLK => PAR_O~reg0.ENA
PCLK => I_OAM2~reg0.ENA
PCLK => E_EV~reg0.ENA
PCLK => nEVAL~reg0.ENA
PCLK => O_HPOS~reg0.ENA
PCLK => CLIP_OUT.ENA
PCLK => S_EV~reg0.ENA
PCLK => Hnn[0]~reg0.ENA
PCLK => Hnn[1]~reg0.ENA
PCLK => Hnn[2]~reg0.ENA
PCLK => Hnn[3]~reg0.ENA
PCLK => Hnn[4]~reg0.ENA
PCLK => Hnn[5]~reg0.ENA
PCLK => V[0].ENA
PCLK => V[1].ENA
PCLK => V[2].ENA
PCLK => V[3].ENA
PCLK => V[4].ENA
PCLK => V[5].ENA
PCLK => V[6].ENA
PCLK => V[7].ENA
PCLK => V[8].ENA
PCLK => H[0].ENA
PCLK => H[1].ENA
PCLK => H[2].ENA
PCLK => H[3].ENA
PCLK => H[4].ENA
PCLK => H[5].ENA
PCLK => H[6].ENA
PCLK => H[7].ENA
PCLK => H[8].ENA
nPCLK => always0.IN1
nPCLK => VSET3.ENA
nPCLK => VSET1.ENA
nPCLK => RESCL_IN.ENA
nPCLK => VB_FF.ENA
nPCLK => BLNK_FF.ENA
nPCLK => PEN_FF.ENA
nPCLK => BPORCH_FF.ENA
nPCLK => N_HB.ENA
nPCLK => BURST_FF.ENA
nPCLK => FPORCH_FF.ENA
nPCLK => FAT_IN.ENA
nPCLK => NFO2.ENA
nPCLK => NFO1.ENA
nPCLK => FTA_IN.ENA
nPCLK => FTB_IN.ENA
nPCLK => FNT_IN.ENA
nPCLK => NVIS_IN.ENA
nPCLK => PARO_IN.ENA
nPCLK => IOAM2_IN.ENA
nPCLK => EEV_IN.ENA
nPCLK => EVAL_IN.ENA
nPCLK => HPOS_IN.ENA
nPCLK => CLIP2.ENA
nPCLK => CLIP1.ENA
nPCLK => SEV_IN.ENA
nPCLK => Hn[0].ENA
nPCLK => Hn[1].ENA
nPCLK => Hn[2].ENA
nPCLK => Hn[3].ENA
nPCLK => Hn[4].ENA
nPCLK => Hn[5].ENA
nPCLK => VC_LATCH.ENA
nPCLK => HC.ENA
nPCLK => V_IN[0].ENA
nPCLK => V_IN[1].ENA
nPCLK => V_IN[2].ENA
nPCLK => V_IN[3].ENA
nPCLK => V_IN[4].ENA
nPCLK => V_IN[5].ENA
nPCLK => V_IN[6].ENA
nPCLK => V_IN[7].ENA
nPCLK => V_IN[8].ENA
nPCLK => H_IN[0].ENA
nPCLK => H_IN[1].ENA
nPCLK => H_IN[2].ENA
nPCLK => H_IN[3].ENA
nPCLK => H_IN[4].ENA
nPCLK => H_IN[5].ENA
nPCLK => H_IN[6].ENA
nPCLK => H_IN[7].ENA
nPCLK => H_IN[8].ENA
MODE => V_LINE0N.IN1
MODE => V_LINE1N.IN1
MODE => V_LINE2N.IN1
MODE => V_LINE3N.IN1
MODE => VLINE291.IN1
MODE => VLINE311.IN1
MODE => V_LINE2P.IN1
MODE => V_LINE3P.IN1
MODE => HC.IN1
MODE => V_LINE0P.IN1
MODE => V_LINE1P.IN1
OBCLIP => CLIP_O.IN1
BGCLIP => CLIP_B.IN1
BLACK => SC_CNT.IN1
BLACK => BLNK.IN1
VBL_EN => INT.IN1
R2 => always0.IN1
R2 => always0.IN1
R2 => R2FEDGE.DATAIN
nRES => ODDEVEN.OUTPUTSELECT
nRES => RC.OUTPUTSELECT
nRES => V.OUTPUTSELECT
nRES => V.OUTPUTSELECT
nRES => V.OUTPUTSELECT
nRES => V.OUTPUTSELECT
nRES => V.OUTPUTSELECT
nRES => V.OUTPUTSELECT
nRES => V.OUTPUTSELECT
nRES => V.OUTPUTSELECT
nRES => V.OUTPUTSELECT
nRES => H.OUTPUTSELECT
nRES => H.OUTPUTSELECT
nRES => H.OUTPUTSELECT
nRES => H.OUTPUTSELECT
nRES => H.OUTPUTSELECT
nRES => H.OUTPUTSELECT
nRES => H.OUTPUTSELECT
nRES => H.OUTPUTSELECT
nRES => H.OUTPUTSELECT
Hn0 <= Hn[0].DB_MAX_OUTPUT_PORT_TYPE
nHn2 <= Hn[2].DB_MAX_OUTPUT_PORT_TYPE
nHn1 <= Hn[1].DB_MAX_OUTPUT_PORT_TYPE
Hnn[0] <= Hnn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hnn[1] <= Hnn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hnn[2] <= Hnn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hnn[3] <= Hnn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hnn[4] <= Hnn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hnn[5] <= Hnn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S_EV <= S_EV~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLIP_O <= CLIP_O.DB_MAX_OUTPUT_PORT_TYPE
CLIP_B <= CLIP_B.DB_MAX_OUTPUT_PORT_TYPE
O_HPOS <= O_HPOS~reg0.DB_MAX_OUTPUT_PORT_TYPE
nEVAL <= nEVAL~reg0.DB_MAX_OUTPUT_PORT_TYPE
E_EV <= E_EV~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_OAM2 <= I_OAM2~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAR_O <= PAR_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
nVIS <= nVIS~reg0.DB_MAX_OUTPUT_PORT_TYPE
nF_NT <= nF_NT~reg0.DB_MAX_OUTPUT_PORT_TYPE
F_TB <= F_TB.DB_MAX_OUTPUT_PORT_TYPE
F_TA <= F_TA.DB_MAX_OUTPUT_PORT_TYPE
N_FO <= NFO_OUT.DB_MAX_OUTPUT_PORT_TYPE
F_AT <= F_AT.DB_MAX_OUTPUT_PORT_TYPE
BURST <= BURST.DB_MAX_OUTPUT_PORT_TYPE
SC_CNT <= SC_CNT.DB_MAX_OUTPUT_PORT_TYPE
SYNC <= SYNC.DB_MAX_OUTPUT_PORT_TYPE
nPICTURE <= nPICTURE.DB_MAX_OUTPUT_PORT_TYPE
RC <= RC~reg0.DB_MAX_OUTPUT_PORT_TYPE
RESCL <= RESCL~reg0.DB_MAX_OUTPUT_PORT_TYPE
BLNK <= BLNK.DB_MAX_OUTPUT_PORT_TYPE
INT <= INT.DB_MAX_OUTPUT_PORT_TYPE
R2BOUT7 <= R2BOUT7~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vo[0] <= V[0].DB_MAX_OUTPUT_PORT_TYPE
Vo[1] <= V[1].DB_MAX_OUTPUT_PORT_TYPE
Vo[2] <= V[2].DB_MAX_OUTPUT_PORT_TYPE
Vo[3] <= V[3].DB_MAX_OUTPUT_PORT_TYPE
Vo[4] <= V[4].DB_MAX_OUTPUT_PORT_TYPE
Vo[5] <= V[5].DB_MAX_OUTPUT_PORT_TYPE
Vo[6] <= V[6].DB_MAX_OUTPUT_PORT_TYPE
Vo[7] <= V[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL
Clk => W7_Q4.CLK
Clk => R7_Q4.CLK
Clk => W7_Q2.CLK
Clk => R7_Q2.CLK
Clk => W7_Q5.CLK
Clk => R7_Q5.CLK
Clk => W7_Q3.CLK
Clk => R7_Q3.CLK
Clk => W7_Q1.CLK
Clk => R7_Q1.CLK
Clk => TSTEP_LATCH.CLK
Clk => BLNK_LATCH.CLK
Clk => W7_FF.CLK
Clk => R7_FF.CLK
PCLK => W7_Q5.ENA
PCLK => R7_Q5.ENA
PCLK => W7_Q3.ENA
PCLK => R7_Q3.ENA
PCLK => W7_Q1.ENA
PCLK => R7_Q1.ENA
PCLK => TSTEP_LATCH.ENA
PCLK => BLNK_LATCH.ENA
nPCLK => ALE.IN0
nPCLK => W7_Q4.ENA
nPCLK => R7_Q4.ENA
nPCLK => W7_Q2.ENA
nPCLK => R7_Q2.ENA
Hnn0 => RD.IN0
Hn0 => ALE.IN1
R7 => R7_FF.OUTPUTSELECT
R7 => XRB.IN1
R7 => R7_Q1.IN1
W7 => W7_FF.OUTPUTSELECT
W7 => W7_Q1.IN1
BLNK => ALE.IN1
BLNK => RD.IN1
BLNK => BLNK_LATCH.DATAIN
PAD[8] => TH_MUX.IN1
PAD[9] => TH_MUX.IN1
PAD[10] => TH_MUX.IN1
PAD[11] => TH_MUX.IN1
PAD[12] => TH_MUX.IN0
PAD[13] => TH_MUX.IN1
TSTEP <= TSTEP.DB_MAX_OUTPUT_PORT_TYPE
PD_RB <= PD_RB.DB_MAX_OUTPUT_PORT_TYPE
DB_PAR <= DB_PAR.DB_MAX_OUTPUT_PORT_TYPE
ALE <= ALE.DB_MAX_OUTPUT_PORT_TYPE
WR <= WR.DB_MAX_OUTPUT_PORT_TYPE
RD <= RD.DB_MAX_OUTPUT_PORT_TYPE
XRB <= XRB.DB_MAX_OUTPUT_PORT_TYPE
TH_MUX <= TH_MUX.DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|BG_COLOR:MOD_BG_COLOR
Clk => Clk.IN2
PCLK => BGC2[0].ENA
PCLK => BGC2[1].ENA
PCLK => BGC2[2].ENA
PCLK => BGC2[3].ENA
PCLK => THO1R.ENA
PCLK => F_AT_LATCH.ENA
PCLK => CLPB_LATCH.ENA
nPCLK => SRLOAD.IN0
nPCLK => STEP2.IN0
nPCLK => NEXT.IN0
nPCLK => BGC1[0].ENA
nPCLK => BGC1[1].ENA
nPCLK => BGC1[2].ENA
nPCLK => BGC1[3].ENA
Hnn0 => SRLOAD.IN1
Hnn0 => STEP.IN0
nCLPB => CLPB_LATCH.DATAIN
F_TA => PD_SR.IN1
F_AT => F_AT_LATCH.DATAIN
F_TB => SRLOAD.IN1
F_TB => STEP.IN1
N_FO => STEP2.IN1
PD[0] => PD[0].IN1
PD[1] => PD[1].IN1
PD[2] => PD[2].IN1
PD[3] => PD[3].IN1
PD[4] => PD[4].IN1
PD[5] => PD[5].IN1
PD[6] => PD[6].IN1
PD[7] => PD[7].IN1
THO1 => THO1R.DATAIN
TVO1 => ATSEL0.IN1
TVO1 => ATSEL0.IN1
TVO1 => ATSEL1.IN1
TVO1 => ATSEL1.IN1
TVO1 => ATSEL1.IN1
TVO1 => ATSEL1.IN1
TVO1 => ATSEL0.IN1
TVO1 => ATSEL0.IN1
DBIN[0] => FH.DATAB
DBIN[1] => FH.DATAB
DBIN[2] => FH.DATAB
W5_1 => FH.OUTPUTSELECT
W5_1 => FH.OUTPUTSELECT
W5_1 => FH.OUTPUTSELECT
RC => FH.OUTPUTSELECT
RC => FH.OUTPUTSELECT
RC => FH.OUTPUTSELECT
BGC[0] <= BGC.DB_MAX_OUTPUT_PORT_TYPE
BGC[1] <= BGC.DB_MAX_OUTPUT_PORT_TYPE
BGC[2] <= BGC.DB_MAX_OUTPUT_PORT_TYPE
BGC[3] <= BGC.DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|PAR_GEN:MOD_PAR_GEN
Clk => W62_1.CLK
Clk => EEVR1.CLK
Clk => Z_TV2.CLK
Clk => Z_TV1.CLK
Clk => TP[0].CLK
Clk => TP[1].CLK
Clk => TP[2].CLK
Clk => TP[3].CLK
Clk => TP[4].CLK
Clk => TP[5].CLK
Clk => TP[6].CLK
Clk => TP[7].CLK
Clk => TP[8].CLK
Clk => TP[9].CLK
Clk => TP[10].CLK
Clk => TP[11].CLK
Clk => PDIN[0].CLK
Clk => PDIN[1].CLK
Clk => PDIN[2].CLK
Clk => PDIN[3].CLK
Clk => PDIN[4].CLK
Clk => PDIN[5].CLK
Clk => PDIN[6].CLK
Clk => PDIN[7].CLK
Clk => OVR[0].CLK
Clk => OVR[1].CLK
Clk => OVR[2].CLK
Clk => OVR[3].CLK
Clk => TAL_LATCH.CLK
Clk => PAD[0]~reg0.CLK
Clk => PAD[1]~reg0.CLK
Clk => PAD[2]~reg0.CLK
Clk => PAD[3]~reg0.CLK
Clk => PAD[4]~reg0.CLK
Clk => PAD[5]~reg0.CLK
Clk => PAD[6]~reg0.CLK
Clk => PAD[7]~reg0.CLK
Clk => PAD[8]~reg0.CLK
Clk => PAD[9]~reg0.CLK
Clk => PAD[10]~reg0.CLK
Clk => PAD[11]~reg0.CLK
Clk => PAD[12]~reg0.CLK
Clk => PAD[13]~reg0.CLK
Clk => FVOIN[0].CLK
Clk => FVOIN[1].CLK
Clk => FVOIN[2].CLK
Clk => NTVD1.CLK
Clk => NTHD1.CLK
Clk => TVOIN[0].CLK
Clk => TVOIN[1].CLK
Clk => TVOIN[2].CLK
Clk => TVOIN[3].CLK
Clk => TVOIN[4].CLK
Clk => THOIN[0].CLK
Clk => THOIN[1].CLK
Clk => THOIN[2].CLK
Clk => THOIN[3].CLK
Clk => THOIN[4].CLK
Clk => W62_2.CLK
Clk => SCCNTR.CLK
Clk => EEVR2.CLK
Clk => TVZR.CLK
Clk => FVO[0].CLK
Clk => FVO[1].CLK
Clk => FVO[2].CLK
Clk => NTVD0.CLK
Clk => NTHD0.CLK
Clk => TVO[0].CLK
Clk => TVO[1].CLK
Clk => TVO[2].CLK
Clk => TVO[3].CLK
Clk => TVO[4].CLK
Clk => THO[0]~reg0.CLK
Clk => THO[1]~reg0.CLK
Clk => THO[2]~reg0.CLK
Clk => THO[3]~reg0.CLK
Clk => THO[4]~reg0.CLK
Clk => W62_FF.CLK
Clk => PDOUT[0].CLK
Clk => PDOUT[1].CLK
Clk => PDOUT[2].CLK
Clk => PDOUT[3].CLK
Clk => PDOUT[4].CLK
Clk => PDOUT[5].CLK
Clk => PDOUT[6].CLK
Clk => PDOUT[7].CLK
Clk => OBOUT[0].CLK
Clk => OBOUT[1].CLK
Clk => OBOUT[2].CLK
Clk => OBOUT[3].CLK
Clk => OBOUT[4].CLK
Clk => OBOUT[5].CLK
Clk => OBOUT[6].CLK
Clk => OBOUT[7].CLK
Clk => OVOUT[0].CLK
Clk => OVOUT[1].CLK
Clk => OVOUT[2].CLK
Clk => OVOUT[3].CLK
Clk => TV_IN.CLK
Clk => VINV_LATCH.CLK
Clk => FV[0].CLK
Clk => FV[1].CLK
Clk => FV[2].CLK
Clk => NTV.CLK
Clk => NTH.CLK
Clk => TV[0].CLK
Clk => TV[1].CLK
Clk => TV[2].CLK
Clk => TV[3].CLK
Clk => TV[4].CLK
Clk => TH[0].CLK
Clk => TH[1].CLK
Clk => TH[2].CLK
Clk => TH[3].CLK
Clk => TH[4].CLK
PCLK => THLOAD.IN1
PCLK => TVLOAD.IN1
PCLK => THSTEP.IN1
PCLK => TVSTEP.IN1
PCLK => always0.IN0
PCLK => PAD[0]~reg0.ENA
PCLK => PAD[1]~reg0.ENA
PCLK => PAD[2]~reg0.ENA
PCLK => PAD[3]~reg0.ENA
PCLK => PAD[4]~reg0.ENA
PCLK => PAD[5]~reg0.ENA
PCLK => PAD[6]~reg0.ENA
PCLK => PAD[7]~reg0.ENA
PCLK => PAD[8]~reg0.ENA
PCLK => PAD[9]~reg0.ENA
PCLK => PAD[10]~reg0.ENA
PCLK => PAD[11]~reg0.ENA
PCLK => PAD[12]~reg0.ENA
PCLK => PAD[13]~reg0.ENA
PCLK => FVOIN[0].ENA
PCLK => FVOIN[1].ENA
PCLK => FVOIN[2].ENA
PCLK => NTVD1.ENA
PCLK => NTHD1.ENA
PCLK => TVOIN[0].ENA
PCLK => TVOIN[1].ENA
PCLK => TVOIN[2].ENA
PCLK => TVOIN[3].ENA
PCLK => TVOIN[4].ENA
PCLK => THOIN[0].ENA
PCLK => THOIN[1].ENA
PCLK => THOIN[2].ENA
PCLK => THOIN[3].ENA
PCLK => THOIN[4].ENA
PCLK => W62_2.ENA
PCLK => SCCNTR.ENA
PCLK => EEVR2.ENA
PCLK => TVZR.ENA
nPCLK => TAL.IN1
nPCLK => always0.IN1
nPCLK => W62_1.ENA
nPCLK => EEVR1.ENA
nPCLK => Z_TV2.ENA
nPCLK => Z_TV1.ENA
nPCLK => TP[0].ENA
nPCLK => TP[1].ENA
nPCLK => TP[2].ENA
nPCLK => TP[3].ENA
nPCLK => TP[4].ENA
nPCLK => TP[5].ENA
nPCLK => TP[6].ENA
nPCLK => TP[7].ENA
nPCLK => TP[8].ENA
nPCLK => TP[9].ENA
nPCLK => TP[10].ENA
nPCLK => TP[11].ENA
nPCLK => PDIN[0].ENA
nPCLK => PDIN[1].ENA
nPCLK => PDIN[2].ENA
nPCLK => PDIN[3].ENA
nPCLK => PDIN[4].ENA
nPCLK => PDIN[5].ENA
nPCLK => PDIN[6].ENA
nPCLK => PDIN[7].ENA
nPCLK => OVR[0].ENA
nPCLK => OVR[1].ENA
nPCLK => OVR[2].ENA
nPCLK => OVR[3].ENA
nPCLK => TAL_LATCH.ENA
Hnn0 => THSTEP.IN0
Hnn0 => TAL_LATCH.IN0
NHn1 => PAQ.DATAB
NHn2 => PARR.IN0
nF_NT => TAL_LATCH.IN1
RC => always0.IN1
RC => TH.OUTPUTSELECT
RC => TH.OUTPUTSELECT
RC => TH.OUTPUTSELECT
RC => TH.OUTPUTSELECT
RC => TH.OUTPUTSELECT
RC => always0.IN1
RC => TV.OUTPUTSELECT
RC => TV.OUTPUTSELECT
RC => TV.OUTPUTSELECT
RC => TV.OUTPUTSELECT
RC => TV.OUTPUTSELECT
RC => NTH.OUTPUTSELECT
RC => always0.IN1
RC => NTV.OUTPUTSELECT
RC => always0.IN1
RC => FV.OUTPUTSELECT
RC => FV.OUTPUTSELECT
RC => FV.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
SH2 => always0.IN1
OV[0] => OVR[0].DATAIN
OV[1] => OVR[1].DATAIN
OV[2] => OVR[2].DATAIN
OV[3] => OVR[3].DATAIN
OB[0] => OBOUT[0].DATAIN
OB[1] => OBOUT[1].DATAIN
OB[2] => OBOUT[2].DATAIN
OB[3] => OBOUT[3].DATAIN
OB[4] => OBOUT[4].DATAIN
OB[5] => OBOUT[5].DATAIN
OB[6] => OBOUT[6].DATAIN
OB[7] => OBOUT[7].DATAIN
OB[7] => VINV_LATCH.DATAIN
PD[0] => PDIN[0].DATAIN
PD[1] => PDIN[1].DATAIN
PD[2] => PDIN[2].DATAIN
PD[3] => PDIN[3].DATAIN
PD[4] => PDIN[4].DATAIN
PD[5] => PDIN[5].DATAIN
PD[6] => PDIN[6].DATAIN
PD[7] => PDIN[7].DATAIN
DBIN[0] => PAQ[0].DATAB
DBIN[0] => TH.IN0
DBIN[0] => TV.IN0
DBIN[0] => NTH.IN0
DBIN[0] => FV.IN0
DBIN[1] => PAQ[1].DATAB
DBIN[1] => TH.IN0
DBIN[1] => TV.IN0
DBIN[1] => NTV.IN0
DBIN[1] => FV.IN0
DBIN[2] => PAQ[2].DATAB
DBIN[2] => TH.IN0
DBIN[2] => NTH.IN0
DBIN[2] => FV.IN0
DBIN[3] => PAQ[3].DATAB
DBIN[3] => TH.IN0
DBIN[3] => TH.IN0
DBIN[3] => TV.IN0
DBIN[3] => NTV.IN0
DBIN[4] => PAQ[4].DATAB
DBIN[4] => TH.IN0
DBIN[4] => TH.IN0
DBIN[4] => TV.IN0
DBIN[4] => FV.IN0
DBIN[5] => PAQ[5].DATAB
DBIN[5] => TH.IN0
DBIN[5] => TV.IN0
DBIN[5] => TV.IN0
DBIN[5] => FV.IN0
DBIN[6] => PAQ[6].DATAB
DBIN[6] => TH.IN0
DBIN[6] => TV.IN0
DBIN[6] => TV.IN0
DBIN[7] => PAQ[7].DATAB
DBIN[7] => TH.IN0
DBIN[7] => TV.IN0
DBIN[7] => TV.IN0
O8_16 => TP.OUTPUTSELECT
O8_16 => TP.OUTPUTSELECT
OBSEL => TP.DATAA
BGSEL => TP.DATAA
RESCL => TVLOAD.IN1
SC_CNT => SCCNTR.DATAIN
W0 => NTH.IN1
W0 => always0.IN0
W0 => NTV.IN1
W5_1 => always0.IN0
W5_1 => TH.IN1
W5_1 => TH.IN1
W5_1 => TH.IN1
W5_1 => TH.IN1
W5_1 => TH.IN1
W5_2 => always0.IN0
W5_2 => TV.IN1
W5_2 => TV.IN1
W5_2 => TV.IN1
W5_2 => TV.IN1
W5_2 => TV.IN1
W5_2 => always0.IN0
W5_2 => FV.IN1
W5_2 => FV.IN1
W5_2 => FV.IN1
W6_1 => TV.IN1
W6_1 => TV.IN1
W6_1 => NTH.IN1
W6_1 => always0.IN1
W6_1 => NTV.IN1
W6_1 => always0.IN1
W6_1 => FV.IN1
W6_1 => FV.IN1
W6_2 => always0.IN1
W6_2 => TH.IN1
W6_2 => TH.IN1
W6_2 => TH.IN1
W6_2 => TH.IN1
W6_2 => TH.IN1
W6_2 => always0.IN1
W6_2 => TV.IN1
W6_2 => TV.IN1
W6_2 => TV.IN1
W6_2 => W62_FF.OUTPUTSELECT
W6_2 => W62_1.IN1
F_AT => PAQ.OUTPUTSELECT
F_AT => PAQ.OUTPUTSELECT
F_AT => PAQ.OUTPUTSELECT
F_AT => PAQ.OUTPUTSELECT
F_AT => PAQ.OUTPUTSELECT
F_AT => PAQ.OUTPUTSELECT
F_AT => PAQ.OUTPUTSELECT
F_AT => PAQ.OUTPUTSELECT
F_AT => PAQ.OUTPUTSELECT
F_AT => PAQ.OUTPUTSELECT
DB_PAR => PAQ[7].OUTPUTSELECT
DB_PAR => PAQ[6].OUTPUTSELECT
DB_PAR => PAQ[5].OUTPUTSELECT
DB_PAR => PAQ[4].OUTPUTSELECT
DB_PAR => PAQ[3].OUTPUTSELECT
DB_PAR => PAQ[2].OUTPUTSELECT
DB_PAR => PAQ[1].OUTPUTSELECT
DB_PAR => PAQ[0].OUTPUTSELECT
E_EV => TVSTEP.IN0
E_EV => EEVR1.DATAIN
TSTEP => THSTEP.IN1
TSTEP => TVSTEP.IN1
F_TB => THSTEP.IN1
I1_32 => TH_IN.IN0
BLNK => TH_IN.IN1
BLNK => THZB.IN1
BLNK => TVZB.IN1
BLNK => NTHCout.IN1
BLNK => NTVCout.IN1
BLNK => BFVO0.IN1
BLNK => PARR.IN1
BLNK => NBFVO1.IN1
BLNK => THZ.IN1
BLNK => TVZ.IN1
BLNK => FV_IN.IN1
BLNK => FVZ.IN1
PAD[0] <= PAD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[1] <= PAD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[2] <= PAD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[3] <= PAD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[4] <= PAD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[5] <= PAD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[6] <= PAD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[7] <= PAD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[8] <= PAD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[9] <= PAD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[10] <= PAD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[11] <= PAD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[12] <= PAD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[13] <= PAD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
THO[0] <= THO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
THO[1] <= THO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
THO[2] <= THO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
THO[3] <= THO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
THO[4] <= THO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TVO1 <= TVO[1].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_EVAL:MOD_OBJ_EVAL
Clk => LATCH5.CLK
Clk => LATCH3.CLK
Clk => LATCH1.CLK
Clk => SPR0_EV~reg0.CLK
Clk => SPR0_EV1.CLK
Clk => PD_FIFO~reg0.CLK
Clk => PD_FIFO2.CLK
Clk => PD_FIFO1.CLK
Clk => LATCH6.CLK
Clk => LATCH4.CLK
Clk => LATCH2.CLK
Clk => OBLATCH[0].CLK
Clk => OBLATCH[1].CLK
Clk => OBLATCH[2].CLK
Clk => OBLATCH[3].CLK
Clk => OBLATCH[4].CLK
Clk => OBLATCH[5].CLK
Clk => OBLATCH[6].CLK
Clk => OBLATCH[7].CLK
PCLK => LATCH6.ENA
PCLK => LATCH4.ENA
PCLK => LATCH2.ENA
PCLK => OBLATCH[0].ENA
PCLK => OBLATCH[1].ENA
PCLK => OBLATCH[2].ENA
PCLK => OBLATCH[3].ENA
PCLK => OBLATCH[4].ENA
PCLK => OBLATCH[5].ENA
PCLK => OBLATCH[6].ENA
PCLK => OBLATCH[7].ENA
nPCLK => always0.IN1
nPCLK => always0.IN0
nPCLK => always0.IN0
nPCLK => always0.IN0
nPCLK => PD_FIFO2.ENA
nPCLK => PD_FIFO1.ENA
Hnn0 => always0.IN1
Hnn0 => PD_FIFO2.IN0
V[0] => Add0.IN16
V[1] => Add0.IN15
V[2] => Add0.IN14
V[3] => Add0.IN13
V[4] => Add0.IN12
V[5] => Add0.IN11
V[6] => Add0.IN10
V[7] => Add0.IN9
V[7] => OVZ.IN1
OB[0] => OBLATCH[0].DATAIN
OB[1] => OBLATCH[1].DATAIN
OB[2] => OBLATCH[2].DATAIN
OB[3] => OBLATCH[3].DATAIN
OB[4] => OBLATCH[4].DATAIN
OB[5] => OBLATCH[5].DATAIN
OB[6] => OBLATCH[6].DATAIN
OB[7] => OBLATCH[7].DATAIN
O8_16 => OVZ.IN1
I_OAM2 => DO_COPY.IN0
nVIS => DO_COPY.IN1
SPR_OV => DO_COPY.IN1
nF_NT => PD_FIFO2.IN1
S_EV => always0.IN1
PAR_O => always0.IN1
OV[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OV[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OV[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OV[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OMFG <= OMFG.DB_MAX_OUTPUT_PORT_TYPE
PD_FIFO <= PD_FIFO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPR0_EV <= SPR0_EV~reg0.DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OAM:MOD_OAM
Clk => Clk.IN2
PCLK => WE_EN.IN0
PCLK => W4Q5.ENA
PCLK => W4Q3.ENA
PCLK => W4Q1.ENA
nPCLK => OMSTEP.IN1
nPCLK => OMSTEP.IN1
nPCLK => ORES.IN1
nPCLK => OSTEP.IN1
nPCLK => SPR_OVERFLOW.IN0
nPCLK => always0.IN0
nPCLK => OAM2ADR1[0].ENA
nPCLK => OAM2ADR1[1].ENA
nPCLK => OAM2ADR1[2].ENA
nPCLK => OAM2ADR1[3].ENA
nPCLK => OAM2ADR1[4].ENA
nPCLK => TMV_LATCH.ENA
nPCLK => OMV_LATCH.ENA
nPCLK => OMFG_LATCH.ENA
nPCLK => OVF_LATCH.ENA
nPCLK => OSTEP3.ENA
nPCLK => OSTEP2.ENA
nPCLK => OSTEP1.ENA
nPCLK => ORES_LATCH.ENA
nPCLK => OMSTEP2.ENA
nPCLK => OMSTEP1.ENA
nPCLK => OB[0]~reg0.ENA
nPCLK => OB[1]~reg0.ENA
nPCLK => OB[2]~reg0.ENA
nPCLK => OB[3]~reg0.ENA
nPCLK => OB[4]~reg0.ENA
nPCLK => OB[5]~reg0.ENA
nPCLK => OB[6]~reg0.ENA
nPCLK => OB[7]~reg0.ENA
nPCLK => W4Q4.ENA
nPCLK => W4Q2.ENA
Hnn0 => OAP.IN0
Hnn0 => OMSTEP2.IN1
Hnn0 => WE_EN.IN1
Hn0 => OSTEP.IN1
Hn0 => SPR_OVERFLOW.IN1
NHn2 => OSTEP.IN0
BLNK => WE_EN.IN1
BLNK => MODE4.IN0
BLNK => comb.IN0
BLNK => always0.IN1
BLNK => OAP.IN1
nVIS => WE_EN.IN1
nVIS => OAP.IN1
nVIS => OMSTEP2.IN0
W3 => always0.IN0
W3 => OAM1ADR.OUTPUTSELECT
W3 => OAM1ADR.OUTPUTSELECT
W3 => OAM1ADR.OUTPUTSELECT
W3 => OAM1ADR.OUTPUTSELECT
W3 => OAM1ADR.OUTPUTSELECT
W3 => OAM1ADR.OUTPUTSELECT
W3 => OAM1ADR.OUTPUTSELECT
W3 => OAM1ADR.OUTPUTSELECT
W3 => always0.IN1
W4 => W4FF.OUTPUTSELECT
W4 => W4Q1.IN1
I_OAM2 => comb.IN1
I_OAM2 => comb.IN1
I_OAM2 => comb.IN1
I_OAM2 => comb.IN1
I_OAM2 => comb.IN1
I_OAM2 => comb.IN1
I_OAM2 => comb.IN1
I_OAM2 => comb.IN1
I_OAM2 => SPR_OV.OUTPUTSELECT
I_OAM2 => OMSTEP2.IN1
I_OAM2 => OSTEP2.DATAIN
nEVAL => OSTEP1.IN1
nEVAL => ORES_LATCH.DATAIN
PAR_O => OSTEP.IN1
PAR_O => always0.IN1
PAR_O => OAM1ADR.IN1
PAR_O => OAM1ADR.IN1
PAR_O => OAM1ADR.IN1
PAR_O => OAM1ADR.IN1
PAR_O => OAM1ADR.IN1
PAR_O => OAM1ADR.IN1
PAR_O => OAM1ADR.IN1
PAR_O => OAM1ADR.IN1
OMFG => MODE4.IN1
OMFG => OMFG_LATCH.DATAIN
OMFG => OSTEP3.DATAIN
RESCL => R2BOUT5.OUTPUTSELECT
DBIN[0] => DBIN[0].IN1
DBIN[1] => DBIN[1].IN1
DBIN[2] => DBIN[2].IN1
DBIN[3] => DBIN[3].IN1
DBIN[4] => DBIN[4].IN1
DBIN[5] => DBIN[5].IN1
DBIN[6] => DBIN[6].IN1
DBIN[7] => DBIN[7].IN1
OB[0] <= OB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OB[1] <= OB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OB[2] <= OB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OB[3] <= OB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OB[4] <= OB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OB[5] <= OB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OB[6] <= OB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OB[7] <= OB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2BOUT5 <= R2BOUT5~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPR_OV <= SPR_OV~reg0.DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|V1|RP2C02:inst|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_i6h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i6h1:auto_generated.data_a[0]
data_a[1] => altsyncram_i6h1:auto_generated.data_a[1]
data_a[2] => altsyncram_i6h1:auto_generated.data_a[2]
data_a[3] => altsyncram_i6h1:auto_generated.data_a[3]
data_a[4] => altsyncram_i6h1:auto_generated.data_a[4]
data_a[5] => altsyncram_i6h1:auto_generated.data_a[5]
data_a[6] => altsyncram_i6h1:auto_generated.data_a[6]
data_a[7] => altsyncram_i6h1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_i6h1:auto_generated.address_a[0]
address_a[1] => altsyncram_i6h1:auto_generated.address_a[1]
address_a[2] => altsyncram_i6h1:auto_generated.address_a[2]
address_a[3] => altsyncram_i6h1:auto_generated.address_a[3]
address_a[4] => altsyncram_i6h1:auto_generated.address_a[4]
address_a[5] => altsyncram_i6h1:auto_generated.address_a[5]
address_a[6] => altsyncram_i6h1:auto_generated.address_a[6]
address_a[7] => altsyncram_i6h1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i6h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i6h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_i6h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_i6h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_i6h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_i6h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_i6h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_i6h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_i6h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|V1|RP2C02:inst|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|V1|RP2C02:inst|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|V1|RP2C02:inst|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_n4h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_n4h1:auto_generated.data_a[0]
data_a[1] => altsyncram_n4h1:auto_generated.data_a[1]
data_a[2] => altsyncram_n4h1:auto_generated.data_a[2]
data_a[3] => altsyncram_n4h1:auto_generated.data_a[3]
data_a[4] => altsyncram_n4h1:auto_generated.data_a[4]
data_a[5] => altsyncram_n4h1:auto_generated.data_a[5]
data_a[6] => altsyncram_n4h1:auto_generated.data_a[6]
data_a[7] => altsyncram_n4h1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_n4h1:auto_generated.address_a[0]
address_a[1] => altsyncram_n4h1:auto_generated.address_a[1]
address_a[2] => altsyncram_n4h1:auto_generated.address_a[2]
address_a[3] => altsyncram_n4h1:auto_generated.address_a[3]
address_a[4] => altsyncram_n4h1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n4h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_n4h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_n4h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_n4h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_n4h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_n4h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_n4h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_n4h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_n4h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|V1|RP2C02:inst|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO
Clk => Clk.IN24
PCLK => PCLK.IN8
nPCLK => nPCLK.IN24
Hnn[0] => SH7.IN0
Hnn[0] => SH2.IN0
Hnn[1] => SH2.IN1
Hnn[1] => SH7.IN1
Hnn[1] => SH5.IN1
Hnn[2] => SH5.IN1
Hnn[2] => SH7.IN1
Hnn[2] => SH2.IN1
Hnn[2] => SH3.IN1
Hnn[3] => SEL_LATCH.IN0
Hnn[3] => SEL_LATCH.IN0
Hnn[3] => SEL_LATCH.IN0
Hnn[3] => SEL_LATCH.IN0
Hnn[4] => SEL_LATCH.IN1
Hnn[4] => SEL_LATCH.IN1
Hnn[4] => SEL_LATCH.IN1
Hnn[4] => SEL_LATCH.IN1
Hnn[5] => SEL_LATCH.IN1
Hnn[5] => SEL_LATCH.IN1
Hnn[5] => SEL_LATCH.IN1
Hnn[5] => SEL_LATCH.IN1
Hnn[5] => SEL_LATCH.IN1
Hnn[5] => SEL_LATCH.IN1
Hnn[5] => SEL_LATCH.IN1
Hnn[5] => SEL_LATCH.IN1
HPOS_0 => ZPOS[0].DATAIN
PAR_O => SH2.IN1
PAR_O => SH7.IN1
CLPO => SPR.IN1
CLPO => SPR.IN1
CLPO => SPR.IN1
CLPO => SPR.IN1
CLPO => SPR.IN1
CLPO => SPR.IN1
CLPO => SPR.IN1
CLPO => SPR.IN1
nVIS => nVIS.IN8
PD_FIFO => SDATA.IN1
PD_FIFO => SDATA.IN1
PD_FIFO => SDATA.IN1
PD_FIFO => SDATA.IN1
PD_FIFO => SDATA.IN1
PD_FIFO => SDATA.IN1
PD_FIFO => SDATA.IN1
PD_FIFO => SDATA.IN1
PD[0] => MIRR_MUX[7].DATAB
PD[0] => MIRR_MUX[0].DATAA
PD[1] => MIRR_MUX[6].DATAB
PD[1] => MIRR_MUX[1].DATAA
PD[2] => MIRR_MUX[5].DATAB
PD[2] => MIRR_MUX[2].DATAA
PD[3] => MIRR_MUX[4].DATAB
PD[3] => MIRR_MUX[3].DATAA
PD[4] => MIRR_MUX[4].DATAA
PD[4] => MIRR_MUX[3].DATAB
PD[5] => MIRR_MUX[5].DATAA
PD[5] => MIRR_MUX[2].DATAB
PD[6] => MIRR_MUX[6].DATAA
PD[6] => MIRR_MUX[1].DATAB
PD[7] => MIRR_MUX[7].DATAA
PD[7] => MIRR_MUX[0].DATAB
OB[0] => OB[0].IN8
OB[1] => OB[1].IN8
OB[2] => OB[2].IN8
OB[3] => OB[3].IN8
OB[4] => OB[4].IN8
OB[5] => OB[5].IN8
OB[6] => OB[6].IN8
OB[7] => OB[7].IN8
nSPR0HIT <= SPR0HIT_LATCH.DB_MAX_OUTPUT_PORT_TYPE
SH2 <= SH2~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZCOL[0] <= ZCOL.DB_MAX_OUTPUT_PORT_TYPE
ZCOL[1] <= ZCOL.DB_MAX_OUTPUT_PORT_TYPE
ZCOL[2] <= ZCOL.DB_MAX_OUTPUT_PORT_TYPE
ZCOL[3] <= ZCOL.DB_MAX_OUTPUT_PORT_TYPE
ZCOL[4] <= ZCOL.DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0
Clk => EN~reg0.CLK
Clk => CNT1[0].CLK
Clk => CNT1[1].CLK
Clk => CNT1[2].CLK
Clk => CNT1[3].CLK
Clk => CNT1[4].CLK
Clk => CNT1[5].CLK
Clk => CNT1[6].CLK
Clk => CNT1[7].CLK
Clk => CNT[0].CLK
Clk => CNT[1].CLK
Clk => CNT[2].CLK
Clk => CNT[3].CLK
Clk => CNT[4].CLK
Clk => CNT[5].CLK
Clk => CNT[6].CLK
Clk => CNT[7].CLK
Clk => ZH_FF.CLK
PCLK => STEP.IN1
PCLK => always0.IN1
nPCLK => always0.IN0
nPCLK => EN~reg0.ENA
OB[0] => CNT.DATAB
OB[1] => CNT.DATAB
OB[2] => CNT.DATAB
OB[3] => CNT.DATAB
OB[4] => CNT.DATAB
OB[5] => CNT.DATAB
OB[6] => CNT.DATAB
OB[7] => CNT.DATAB
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => always0.IN1
nVIS => EN.IN1
n0_H => always0.IN1
EN <= EN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1
Clk => EN~reg0.CLK
Clk => CNT1[0].CLK
Clk => CNT1[1].CLK
Clk => CNT1[2].CLK
Clk => CNT1[3].CLK
Clk => CNT1[4].CLK
Clk => CNT1[5].CLK
Clk => CNT1[6].CLK
Clk => CNT1[7].CLK
Clk => CNT[0].CLK
Clk => CNT[1].CLK
Clk => CNT[2].CLK
Clk => CNT[3].CLK
Clk => CNT[4].CLK
Clk => CNT[5].CLK
Clk => CNT[6].CLK
Clk => CNT[7].CLK
Clk => ZH_FF.CLK
PCLK => STEP.IN1
PCLK => always0.IN1
nPCLK => always0.IN0
nPCLK => EN~reg0.ENA
OB[0] => CNT.DATAB
OB[1] => CNT.DATAB
OB[2] => CNT.DATAB
OB[3] => CNT.DATAB
OB[4] => CNT.DATAB
OB[5] => CNT.DATAB
OB[6] => CNT.DATAB
OB[7] => CNT.DATAB
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => always0.IN1
nVIS => EN.IN1
n0_H => always0.IN1
EN <= EN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2
Clk => EN~reg0.CLK
Clk => CNT1[0].CLK
Clk => CNT1[1].CLK
Clk => CNT1[2].CLK
Clk => CNT1[3].CLK
Clk => CNT1[4].CLK
Clk => CNT1[5].CLK
Clk => CNT1[6].CLK
Clk => CNT1[7].CLK
Clk => CNT[0].CLK
Clk => CNT[1].CLK
Clk => CNT[2].CLK
Clk => CNT[3].CLK
Clk => CNT[4].CLK
Clk => CNT[5].CLK
Clk => CNT[6].CLK
Clk => CNT[7].CLK
Clk => ZH_FF.CLK
PCLK => STEP.IN1
PCLK => always0.IN1
nPCLK => always0.IN0
nPCLK => EN~reg0.ENA
OB[0] => CNT.DATAB
OB[1] => CNT.DATAB
OB[2] => CNT.DATAB
OB[3] => CNT.DATAB
OB[4] => CNT.DATAB
OB[5] => CNT.DATAB
OB[6] => CNT.DATAB
OB[7] => CNT.DATAB
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => always0.IN1
nVIS => EN.IN1
n0_H => always0.IN1
EN <= EN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3
Clk => EN~reg0.CLK
Clk => CNT1[0].CLK
Clk => CNT1[1].CLK
Clk => CNT1[2].CLK
Clk => CNT1[3].CLK
Clk => CNT1[4].CLK
Clk => CNT1[5].CLK
Clk => CNT1[6].CLK
Clk => CNT1[7].CLK
Clk => CNT[0].CLK
Clk => CNT[1].CLK
Clk => CNT[2].CLK
Clk => CNT[3].CLK
Clk => CNT[4].CLK
Clk => CNT[5].CLK
Clk => CNT[6].CLK
Clk => CNT[7].CLK
Clk => ZH_FF.CLK
PCLK => STEP.IN1
PCLK => always0.IN1
nPCLK => always0.IN0
nPCLK => EN~reg0.ENA
OB[0] => CNT.DATAB
OB[1] => CNT.DATAB
OB[2] => CNT.DATAB
OB[3] => CNT.DATAB
OB[4] => CNT.DATAB
OB[5] => CNT.DATAB
OB[6] => CNT.DATAB
OB[7] => CNT.DATAB
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => always0.IN1
nVIS => EN.IN1
n0_H => always0.IN1
EN <= EN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4
Clk => EN~reg0.CLK
Clk => CNT1[0].CLK
Clk => CNT1[1].CLK
Clk => CNT1[2].CLK
Clk => CNT1[3].CLK
Clk => CNT1[4].CLK
Clk => CNT1[5].CLK
Clk => CNT1[6].CLK
Clk => CNT1[7].CLK
Clk => CNT[0].CLK
Clk => CNT[1].CLK
Clk => CNT[2].CLK
Clk => CNT[3].CLK
Clk => CNT[4].CLK
Clk => CNT[5].CLK
Clk => CNT[6].CLK
Clk => CNT[7].CLK
Clk => ZH_FF.CLK
PCLK => STEP.IN1
PCLK => always0.IN1
nPCLK => always0.IN0
nPCLK => EN~reg0.ENA
OB[0] => CNT.DATAB
OB[1] => CNT.DATAB
OB[2] => CNT.DATAB
OB[3] => CNT.DATAB
OB[4] => CNT.DATAB
OB[5] => CNT.DATAB
OB[6] => CNT.DATAB
OB[7] => CNT.DATAB
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => always0.IN1
nVIS => EN.IN1
n0_H => always0.IN1
EN <= EN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5
Clk => EN~reg0.CLK
Clk => CNT1[0].CLK
Clk => CNT1[1].CLK
Clk => CNT1[2].CLK
Clk => CNT1[3].CLK
Clk => CNT1[4].CLK
Clk => CNT1[5].CLK
Clk => CNT1[6].CLK
Clk => CNT1[7].CLK
Clk => CNT[0].CLK
Clk => CNT[1].CLK
Clk => CNT[2].CLK
Clk => CNT[3].CLK
Clk => CNT[4].CLK
Clk => CNT[5].CLK
Clk => CNT[6].CLK
Clk => CNT[7].CLK
Clk => ZH_FF.CLK
PCLK => STEP.IN1
PCLK => always0.IN1
nPCLK => always0.IN0
nPCLK => EN~reg0.ENA
OB[0] => CNT.DATAB
OB[1] => CNT.DATAB
OB[2] => CNT.DATAB
OB[3] => CNT.DATAB
OB[4] => CNT.DATAB
OB[5] => CNT.DATAB
OB[6] => CNT.DATAB
OB[7] => CNT.DATAB
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => always0.IN1
nVIS => EN.IN1
n0_H => always0.IN1
EN <= EN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6
Clk => EN~reg0.CLK
Clk => CNT1[0].CLK
Clk => CNT1[1].CLK
Clk => CNT1[2].CLK
Clk => CNT1[3].CLK
Clk => CNT1[4].CLK
Clk => CNT1[5].CLK
Clk => CNT1[6].CLK
Clk => CNT1[7].CLK
Clk => CNT[0].CLK
Clk => CNT[1].CLK
Clk => CNT[2].CLK
Clk => CNT[3].CLK
Clk => CNT[4].CLK
Clk => CNT[5].CLK
Clk => CNT[6].CLK
Clk => CNT[7].CLK
Clk => ZH_FF.CLK
PCLK => STEP.IN1
PCLK => always0.IN1
nPCLK => always0.IN0
nPCLK => EN~reg0.ENA
OB[0] => CNT.DATAB
OB[1] => CNT.DATAB
OB[2] => CNT.DATAB
OB[3] => CNT.DATAB
OB[4] => CNT.DATAB
OB[5] => CNT.DATAB
OB[6] => CNT.DATAB
OB[7] => CNT.DATAB
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => always0.IN1
nVIS => EN.IN1
n0_H => always0.IN1
EN <= EN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7
Clk => EN~reg0.CLK
Clk => CNT1[0].CLK
Clk => CNT1[1].CLK
Clk => CNT1[2].CLK
Clk => CNT1[3].CLK
Clk => CNT1[4].CLK
Clk => CNT1[5].CLK
Clk => CNT1[6].CLK
Clk => CNT1[7].CLK
Clk => CNT[0].CLK
Clk => CNT[1].CLK
Clk => CNT[2].CLK
Clk => CNT[3].CLK
Clk => CNT[4].CLK
Clk => CNT[5].CLK
Clk => CNT[6].CLK
Clk => CNT[7].CLK
Clk => ZH_FF.CLK
PCLK => STEP.IN1
PCLK => always0.IN1
nPCLK => always0.IN0
nPCLK => EN~reg0.ENA
OB[0] => CNT.DATAB
OB[1] => CNT.DATAB
OB[2] => CNT.DATAB
OB[3] => CNT.DATAB
OB[4] => CNT.DATAB
OB[5] => CNT.DATAB
OB[6] => CNT.DATAB
OB[7] => CNT.DATAB
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => always0.IN1
nVIS => EN.IN1
n0_H => always0.IN1
EN <= EN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|VID_MUX:MOD_VID_MUX
Clk => OCOLN.CLK
Clk => ZCOL_LATCH.CLK
Clk => BGC_LATCH.CLK
Clk => STEP2[0].CLK
Clk => STEP2[1].CLK
Clk => STEP2[2].CLK
Clk => STEP2[3].CLK
Clk => STEP3[0].CLK
Clk => STEP3[1].CLK
Clk => STEP3[2].CLK
Clk => STEP3[3].CLK
Clk => STEP3[4].CLK
Clk => THO_LATCH[0].CLK
Clk => THO_LATCH[1].CLK
Clk => THO_LATCH[2].CLK
Clk => THO_LATCH[3].CLK
Clk => THO_LATCH[4].CLK
Clk => ZCOLN[0].CLK
Clk => ZCOLN[1].CLK
Clk => ZCOLN[2].CLK
Clk => ZCOLN[3].CLK
Clk => ZCOLN[4].CLK
Clk => R2BOUT6~reg0.CLK
PCLK => always0.IN0
PCLK => STEP3[0].ENA
PCLK => STEP3[1].ENA
PCLK => STEP3[2].ENA
PCLK => STEP3[3].ENA
PCLK => STEP3[4].ENA
PCLK => THO_LATCH[0].ENA
PCLK => THO_LATCH[1].ENA
PCLK => THO_LATCH[2].ENA
PCLK => THO_LATCH[3].ENA
PCLK => THO_LATCH[4].ENA
PCLK => ZCOLN[0].ENA
PCLK => ZCOLN[1].ENA
PCLK => ZCOLN[2].ENA
PCLK => ZCOLN[3].ENA
PCLK => ZCOLN[4].ENA
nPCLK => OCOLN.ENA
nPCLK => ZCOL_LATCH.ENA
nPCLK => BGC_LATCH.ENA
nPCLK => STEP2[0].ENA
nPCLK => STEP2[1].ENA
nPCLK => STEP2[2].ENA
nPCLK => STEP2[3].ENA
BGC[0] => always0.IN0
BGC[0] => STEP2.DATAA
BGC[1] => always0.IN1
BGC[1] => STEP2.DATAA
BGC[2] => STEP2.DATAA
BGC[3] => STEP2.DATAA
ZCOL[0] => ZCOLN[0].DATAIN
ZCOL[1] => ZCOLN[1].DATAIN
ZCOL[2] => ZCOLN[2].DATAIN
ZCOL[3] => ZCOLN[3].DATAIN
ZCOL[4] => ZCOLN[4].DATAIN
THO[0] => THO_LATCH[0].DATAIN
THO[1] => THO_LATCH[1].DATAIN
THO[2] => THO_LATCH[2].DATAIN
THO[3] => THO_LATCH[3].DATAIN
THO[4] => THO_LATCH[4].DATAIN
nVIS => always0.IN1
SPR0_EV => always0.IN1
nSPR0HIT => always0.IN1
RESCL => R2BOUT6.OUTPUTSELECT
TH_MUX => CGA.OUTPUTSELECT
TH_MUX => CGA.OUTPUTSELECT
TH_MUX => CGA.OUTPUTSELECT
TH_MUX => CGA.OUTPUTSELECT
TH_MUX => CGA.OUTPUTSELECT
CGA[0] <= CGA.DB_MAX_OUTPUT_PORT_TYPE
CGA[1] <= CGA.DB_MAX_OUTPUT_PORT_TYPE
CGA[2] <= CGA.DB_MAX_OUTPUT_PORT_TYPE
CGA[3] <= CGA.DB_MAX_OUTPUT_PORT_TYPE
CGA[4] <= CGA.DB_MAX_OUTPUT_PORT_TYPE
R2BOUT6 <= R2BOUT6~reg0.DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|PALETTE:MOD_PALETTE
Clk => Clk.IN2
PCLK => PIX.OUTPUTSELECT
PCLK => PIX.OUTPUTSELECT
PCLK => PIX.OUTPUTSELECT
PCLK => PIX.OUTPUTSELECT
PCLK => PIX.OUTPUTSELECT
PCLK => PIX.OUTPUTSELECT
PCLK => DB_PARR.ENA
nPCLK => PICTURER.ENA
R7 => RPIX.IN0
TH_MUX => RPIX.IN1
TH_MUX => comb.IN1
nPICTURE => nB_W.IN1
nPICTURE => PICTURER.DATAIN
B_W => nB_W.IN1
DB_PAR => DB_PARR.DATAIN
CGA[0] => CGA[0].IN1
CGA[1] => CGA[1].IN1
CGA[2] => CGA[2].IN1
CGA[3] => CGA[3].IN1
CGA[4] => CGAH.IN1
DBIN[0] => DBIN[0].IN1
DBIN[1] => DBIN[1].IN1
DBIN[2] => DBIN[2].IN1
DBIN[3] => DBIN[3].IN1
DBIN[4] => DBIN[4].IN1
DBIN[5] => DBIN[5].IN1
RPIX <= RPIX.DB_MAX_OUTPUT_PORT_TYPE
PIX[0] <= PIX[0].DB_MAX_OUTPUT_PORT_TYPE
PIX[1] <= PIX[1].DB_MAX_OUTPUT_PORT_TYPE
PIX[2] <= PIX[2].DB_MAX_OUTPUT_PORT_TYPE
PIX[3] <= PIX[3].DB_MAX_OUTPUT_PORT_TYPE
PIX[4] <= PIX[4].DB_MAX_OUTPUT_PORT_TYPE
PIX[5] <= PIX[5].DB_MAX_OUTPUT_PORT_TYPE
RGB[0] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[1] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[2] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[3] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[4] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[5] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[6] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[7] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[8] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[9] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[10] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[11] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[12] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[13] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[14] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[15] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[16] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[17] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[18] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[19] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[20] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[21] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[22] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[23] <= RGB.DB_MAX_OUTPUT_PORT_TYPE


|V1|RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|V1|RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_0eg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0eg1:auto_generated.data_a[0]
data_a[1] => altsyncram_0eg1:auto_generated.data_a[1]
data_a[2] => altsyncram_0eg1:auto_generated.data_a[2]
data_a[3] => altsyncram_0eg1:auto_generated.data_a[3]
data_a[4] => altsyncram_0eg1:auto_generated.data_a[4]
data_a[5] => altsyncram_0eg1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0eg1:auto_generated.address_a[0]
address_a[1] => altsyncram_0eg1:auto_generated.address_a[1]
address_a[2] => altsyncram_0eg1:auto_generated.address_a[2]
address_a[3] => altsyncram_0eg1:auto_generated.address_a[3]
address_a[4] => altsyncram_0eg1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0eg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0eg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_0eg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_0eg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_0eg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_0eg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_0eg1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|V1|RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE


|V1|RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|V1|RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o2f1:auto_generated.address_a[0]
address_a[1] => altsyncram_o2f1:auto_generated.address_a[1]
address_a[2] => altsyncram_o2f1:auto_generated.address_a[2]
address_a[3] => altsyncram_o2f1:auto_generated.address_a[3]
address_a[4] => altsyncram_o2f1:auto_generated.address_a[4]
address_a[5] => altsyncram_o2f1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o2f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o2f1:auto_generated.q_a[0]
q_a[1] <= altsyncram_o2f1:auto_generated.q_a[1]
q_a[2] <= altsyncram_o2f1:auto_generated.q_a[2]
q_a[3] <= altsyncram_o2f1:auto_generated.q_a[3]
q_a[4] <= altsyncram_o2f1:auto_generated.q_a[4]
q_a[5] <= altsyncram_o2f1:auto_generated.q_a[5]
q_a[6] <= altsyncram_o2f1:auto_generated.q_a[6]
q_a[7] <= altsyncram_o2f1:auto_generated.q_a[7]
q_a[8] <= altsyncram_o2f1:auto_generated.q_a[8]
q_a[9] <= altsyncram_o2f1:auto_generated.q_a[9]
q_a[10] <= altsyncram_o2f1:auto_generated.q_a[10]
q_a[11] <= altsyncram_o2f1:auto_generated.q_a[11]
q_a[12] <= altsyncram_o2f1:auto_generated.q_a[12]
q_a[13] <= altsyncram_o2f1:auto_generated.q_a[13]
q_a[14] <= altsyncram_o2f1:auto_generated.q_a[14]
q_a[15] <= altsyncram_o2f1:auto_generated.q_a[15]
q_a[16] <= altsyncram_o2f1:auto_generated.q_a[16]
q_a[17] <= altsyncram_o2f1:auto_generated.q_a[17]
q_a[18] <= altsyncram_o2f1:auto_generated.q_a[18]
q_a[19] <= altsyncram_o2f1:auto_generated.q_a[19]
q_a[20] <= altsyncram_o2f1:auto_generated.q_a[20]
q_a[21] <= altsyncram_o2f1:auto_generated.q_a[21]
q_a[22] <= altsyncram_o2f1:auto_generated.q_a[22]
q_a[23] <= altsyncram_o2f1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|V1|RP2C02:inst|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


|V1|Pll_5:inst1
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= Pll_5_0002:pll_5_inst.outclk_0
outclk_1 <= Pll_5_0002:pll_5_inst.outclk_1
locked <= Pll_5_0002:pll_5_inst.locked


|V1|Pll_5:inst1|Pll_5_0002:pll_5_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|V1|Pll_5:inst1|Pll_5_0002:pll_5_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
zdbfbclk <> <GND>


|V1|VRAM:inst17
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|V1|VRAM:inst17|altsyncram:altsyncram_component
wren_a => altsyncram_55j1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_55j1:auto_generated.data_a[0]
data_a[1] => altsyncram_55j1:auto_generated.data_a[1]
data_a[2] => altsyncram_55j1:auto_generated.data_a[2]
data_a[3] => altsyncram_55j1:auto_generated.data_a[3]
data_a[4] => altsyncram_55j1:auto_generated.data_a[4]
data_a[5] => altsyncram_55j1:auto_generated.data_a[5]
data_a[6] => altsyncram_55j1:auto_generated.data_a[6]
data_a[7] => altsyncram_55j1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_55j1:auto_generated.address_a[0]
address_a[1] => altsyncram_55j1:auto_generated.address_a[1]
address_a[2] => altsyncram_55j1:auto_generated.address_a[2]
address_a[3] => altsyncram_55j1:auto_generated.address_a[3]
address_a[4] => altsyncram_55j1:auto_generated.address_a[4]
address_a[5] => altsyncram_55j1:auto_generated.address_a[5]
address_a[6] => altsyncram_55j1:auto_generated.address_a[6]
address_a[7] => altsyncram_55j1:auto_generated.address_a[7]
address_a[8] => altsyncram_55j1:auto_generated.address_a[8]
address_a[9] => altsyncram_55j1:auto_generated.address_a[9]
address_a[10] => altsyncram_55j1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_55j1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_55j1:auto_generated.q_a[0]
q_a[1] <= altsyncram_55j1:auto_generated.q_a[1]
q_a[2] <= altsyncram_55j1:auto_generated.q_a[2]
q_a[3] <= altsyncram_55j1:auto_generated.q_a[3]
q_a[4] <= altsyncram_55j1:auto_generated.q_a[4]
q_a[5] <= altsyncram_55j1:auto_generated.q_a[5]
q_a[6] <= altsyncram_55j1:auto_generated.q_a[6]
q_a[7] <= altsyncram_55j1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|V1|VRAM:inst17|altsyncram:altsyncram_component|altsyncram_55j1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


