#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jan  6 20:38:34 2019
# Process ID: 10888
# Current directory: C:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33300 C:\Users\glenn\Desktop\Assignment_1\IP_Blocks\MATRIX_IP\edit_matrix_v1_0.xpr
# Log file: C:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP/vivado.log
# Journal file: C:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP/edit_matrix_v1_0.xpr
INFO: [Project 1-313] Project file moved from 'c:/fpga/steekt_zybo_in_uw_gat/ip_repo' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glenn/Desktop/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0/src/Leds.vhd', nor could it be found using path 'c:/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0/src/Leds.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glenn/Desktop/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0/hdl/matrix_v1_0_S00_AXI.vhd', nor could it be found using path 'c:/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0/hdl/matrix_v1_0_S00_AXI.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glenn/Desktop/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0/hdl/matrix_v1_0.vhd', nor could it be found using path 'c:/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0/hdl/matrix_v1_0.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glenn/Desktop/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0/component.xml', nor could it be found using path 'c:/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0/component.xml'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/glenn/Desktop/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0/src/ws2812.xdc', nor could it be found using path 'c:/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0/src/ws2812.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/glenn/Desktop/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0', nor could it be found using path 'c:/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0'.
INFO: [Project 1-230] Project 'edit_matrix_v1_0.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/glenn/Desktop/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 812.168 ; gain = 79.984
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
update_files -from_files C:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP/matrix_1.0/src/Leds.vhd -to_files C:/Users/glenn/Desktop/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0/src/Leds.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/glenn/Desktop/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0/src/Leds.vhd' with file 'C:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP/matrix_1.0/src/Leds.vhd'.
update_files -from_files C:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP/matrix_1.0/hdl/matrix_v1_0.vhd -to_files C:/Users/glenn/Desktop/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0/hdl/matrix_v1_0.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/glenn/Desktop/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0/hdl/matrix_v1_0.vhd' with file 'C:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP/matrix_1.0/hdl/matrix_v1_0.vhd'.
update_files -from_files C:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP/matrix_1.0/hdl/matrix_v1_0_S00_AXI.vhd -to_files C:/Users/glenn/Desktop/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0/hdl/matrix_v1_0_S00_AXI.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/glenn/Desktop/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0/hdl/matrix_v1_0_S00_AXI.vhd' with file 'C:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP/matrix_1.0/hdl/matrix_v1_0_S00_AXI.vhd'.
update_files -from_files C:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP/matrix_1.0/component.xml -to_files C:/Users/glenn/Desktop/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0/component.xml -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/glenn/Desktop/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0/component.xml' with file 'C:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP/matrix_1.0/component.xml'.
update_files -from_files C:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP/matrix_1.0/src/ws2812.xdc -to_files C:/Users/glenn/Desktop/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0/src/ws2812.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/glenn/Desktop/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0/src/ws2812.xdc' with file 'C:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP/matrix_1.0/src/ws2812.xdc'.
ipx::open_ipxact_file {C:\Users\glenn\Desktop\Assignment_1\IP_Blocks\MATRIX_IP\matrix_1.0\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP/matrix_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5105] 'Used in' property of 'src/ws2812.xdc' differs between project and component. The property in the source project will override the one in the packaged component on merging or repackaging or opening the packaged IP.
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {c:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP/matrix_1.0 c:/Users/glenn/Desktop/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP/matrix_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/glenn/Desktop/FPGA/Steekt_Zybo_in_uw_gat/ip_repo/matrix_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\glenn\Desktop\Assignment_1\IP_Blocks\MATRIX_IP\matrix_1.0\xilinx.com_user_matrix_1.0.zip} [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP/matrix_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP/matrix_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP/matrix_1.0'
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\glenn\Desktop\Assignment_1\IP_Blocks\MATRIX_IP\matrix_1.0\xilinx.com_user_matrix_1.0.zip} [ipx::current_core]
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Jan  6 20:43:27 2019] Launched synth_1...
Run output will be captured here: C:/Users/glenn/Desktop/Assignment_1/IP_Blocks/MATRIX_IP/edit_matrix_v1_0.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan  6 20:44:58 2019...
