 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Thu Nov 19 02:30:13 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: V105WTP1250   Library: std150e_wst_105_p125
Wire Load Model Mode: enclosed

  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad27/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U284/Y (ao21d1_hd)
                                                          0.19       2.61 r
  khu_sensor_top/ads1292_controller/U273/Y (oa22d1_hd)
                                                          0.14       2.75 f
  khu_sensor_top/ads1292_controller/U272/Y (nr4d1_hd)     0.25       3.00 r
  khu_sensor_top/ads1292_controller/U271/Y (scg15d1_hd)
                                                          0.13       3.13 f
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/D (fd2qd1_hd)
                                                          0.00       3.13 f
  data arrival time                                                  3.13

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.01      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -3.13
  --------------------------------------------------------------------------
  slack (MET)                                                        7.10


  Startpoint: UART_RXD (input port clocked by clk)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  input external delay                                    0.35      11.30 f
  UART_RXD (in)                                           0.00      11.30 f
  pad37/Y (phic)                                          1.31      12.61 f
  khu_sensor_top/UART_RXD (khu_sensor_top)                0.00      12.61 f
  khu_sensor_top/uart_controller/i_UART_RXD (uart_controller)
                                                          0.00      12.61 f
  khu_sensor_top/uart_controller/uart_rx/i_Rx_Serial (uart_rx)
                                                          0.00      12.61 f
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/D (fd3qd1_hd)
                                                          0.00      12.61 f
  data arrival time                                                 12.61

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00      19.72 r
  library setup time                                     -0.01      19.71
  data required time                                                19.71
  --------------------------------------------------------------------------
  data required time                                                19.71
  data arrival time                                                -12.61
  --------------------------------------------------------------------------
  slack (MET)                                                        7.10


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad27/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U270/Y (ivd1_hd)      0.13       2.55 r
  khu_sensor_top/ads1292_controller/U269/Y (nd2d1_hd)     0.10       2.65 f
  khu_sensor_top/ads1292_controller/U239/Y (oa22d1_hd)
                                                          0.14       2.79 r
  khu_sensor_top/ads1292_controller/U238/Y (nr4d1_hd)     0.15       2.94 f
  khu_sensor_top/ads1292_controller/U237/Y (oa211d1_hd)
                                                          0.11       3.06 r
  khu_sensor_top/ads1292_controller/r_pstate_reg[2]/D (fd2qd1_hd)
                                                          0.00       3.06 r
  data arrival time                                                  3.06

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_controller/r_pstate_reg[2]/CK (fd2qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.06      10.18
  data required time                                                10.18
  --------------------------------------------------------------------------
  data required time                                                10.18
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        7.12


  Startpoint: UART_RXD (input port clocked by clk)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  input external delay                                    0.35      11.30 r
  UART_RXD (in)                                           0.00      11.30 r
  pad37/Y (phic)                                          1.23      12.53 r
  khu_sensor_top/UART_RXD (khu_sensor_top)                0.00      12.53 r
  khu_sensor_top/uart_controller/i_UART_RXD (uart_controller)
                                                          0.00      12.53 r
  khu_sensor_top/uart_controller/uart_rx/i_Rx_Serial (uart_rx)
                                                          0.00      12.53 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/D (fd3qd1_hd)
                                                          0.00      12.53 r
  data arrival time                                                 12.53

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00      19.72 r
  library setup time                                     -0.05      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                -12.53
  --------------------------------------------------------------------------
  slack (MET)                                                        7.14


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad27/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U297/Y (ao21d1_hd)
                                                          0.16       2.58 r
  khu_sensor_top/ads1292_controller/U293/Y (nd4d1_hd)     0.13       2.71 f
  khu_sensor_top/ads1292_controller/U272/Y (nr4d1_hd)     0.24       2.95 r
  khu_sensor_top/ads1292_controller/U271/Y (scg15d1_hd)
                                                          0.13       3.07 f
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/D (fd2qd1_hd)
                                                          0.00       3.07 f
  data arrival time                                                  3.07

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.01      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -3.07
  --------------------------------------------------------------------------
  slack (MET)                                                        7.15


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 r
  ADS1292_DRDY (in)                                       0.00       1.10 r
  pad27/Y (phic)                                          1.24       2.34 r
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.34 r
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.34 r
  khu_sensor_top/ads1292_controller/U270/Y (ivd1_hd)      0.09       2.43 f
  khu_sensor_top/ads1292_controller/U269/Y (nd2d1_hd)     0.11       2.55 r
  khu_sensor_top/ads1292_controller/U239/Y (oa22d1_hd)
                                                          0.11       2.66 f
  khu_sensor_top/ads1292_controller/U238/Y (nr4d1_hd)     0.25       2.91 r
  khu_sensor_top/ads1292_controller/U237/Y (oa211d1_hd)
                                                          0.15       3.06 f
  khu_sensor_top/ads1292_controller/r_pstate_reg[2]/D (fd2qd1_hd)
                                                          0.00       3.06 f
  data arrival time                                                  3.06

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_controller/r_pstate_reg[2]/CK (fd2qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.01      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        7.17


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 r
  ADS1292_DRDY (in)                                       0.00       1.10 r
  pad27/Y (phic)                                          1.24       2.34 r
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.34 r
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.34 r
  khu_sensor_top/ads1292_controller/U284/Y (ao21d1_hd)
                                                          0.13       2.47 f
  khu_sensor_top/ads1292_controller/U273/Y (oa22d1_hd)
                                                          0.14       2.61 r
  khu_sensor_top/ads1292_controller/U272/Y (nr4d1_hd)     0.15       2.77 f
  khu_sensor_top/ads1292_controller/U271/Y (scg15d1_hd)
                                                          0.12       2.88 r
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/D (fd2qd1_hd)
                                                          0.00       2.88 r
  data arrival time                                                  2.88

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.04      10.20
  data required time                                                10.20
  --------------------------------------------------------------------------
  data required time                                                10.20
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                        7.31


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad27/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U270/Y (ivd1_hd)      0.13       2.55 r
  khu_sensor_top/ads1292_controller/U269/Y (nd2d1_hd)     0.10       2.65 f
  khu_sensor_top/ads1292_controller/U253/Y (oa211d1_hd)
                                                          0.16       2.81 r
  khu_sensor_top/ads1292_controller/r_pstate_reg[1]/D (fd2qd1_hd)
                                                          0.00       2.81 r
  data arrival time                                                  2.81

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_controller/r_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.05      10.18
  data required time                                                10.18
  --------------------------------------------------------------------------
  data required time                                                10.18
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.37


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 r
  ADS1292_DRDY (in)                                       0.00       1.10 r
  pad27/Y (phic)                                          1.24       2.34 r
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.34 r
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.34 r
  khu_sensor_top/ads1292_controller/U297/Y (ao21d1_hd)
                                                          0.11       2.45 f
  khu_sensor_top/ads1292_controller/U293/Y (nd4d1_hd)     0.12       2.57 r
  khu_sensor_top/ads1292_controller/U272/Y (nr4d1_hd)     0.12       2.69 f
  khu_sensor_top/ads1292_controller/U271/Y (scg15d1_hd)
                                                          0.12       2.81 r
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/D (fd2qd1_hd)
                                                          0.00       2.81 r
  data arrival time                                                  2.81

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.04      10.20
  data required time                                                10.20
  --------------------------------------------------------------------------
  data required time                                                10.20
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        7.39


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 f
  ADS1292_DRDY (in)                                       0.00       1.10 f
  pad27/Y (phic)                                          1.32       2.42 f
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.42 f
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.42 f
  khu_sensor_top/ads1292_controller/U284/Y (ao21d1_hd)
                                                          0.19       2.61 r
  khu_sensor_top/ads1292_controller/U224/Y (oa211d1_hd)
                                                          0.13       2.74 f
  khu_sensor_top/ads1292_controller/r_pstate_reg[4]/D (fd2qd1_hd)
                                                          0.00       2.74 f
  data arrival time                                                  2.74

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_controller/r_pstate_reg[4]/CK (fd2qd1_hd)
                                                          0.00      10.24 r
  library setup time                                     -0.01      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                        7.49


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_MOSI
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg/Q (fd2qd1_hd)
                                                          0.87       1.62 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI (spi_master)
                                                          0.00       1.62 r
  khu_sensor_top/ads1292_controller/o_SPI_MOSI (ads1292_controller)
                                                          0.00       1.62 r
  khu_sensor_top/ADS1292_MOSI (khu_sensor_top)            0.00       1.62 r
  pad24/PAD (phob12)                                      2.58       4.19 r
  ADS1292_MOSI (out)                                      0.00       4.19 r
  data arrival time                                                  4.19

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  output external delay                                  -0.50       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -4.19
  --------------------------------------------------------------------------
  slack (MET)                                                        5.54


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_SCLK
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/Q (fd2qd1_hd)
                                                          0.85       1.60 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk (spi_master)
                                                          0.00       1.60 r
  khu_sensor_top/ads1292_controller/o_SPI_CLK (ads1292_controller)
                                                          0.00       1.60 r
  khu_sensor_top/ADS1292_SCLK (khu_sensor_top)            0.00       1.60 r
  pad16/PAD (phob12)                                      2.57       4.17 r
  ADS1292_SCLK (out)                                      0.00       4.17 r
  data arrival time                                                  4.17

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  output external delay                                  -0.50       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -4.17
  --------------------------------------------------------------------------
  slack (MET)                                                        5.57


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_MOSI
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg/Q (fd2qd1_hd)
                                                          0.65       1.40 f
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI (spi_master)
                                                          0.00       1.40 f
  khu_sensor_top/ads1292_controller/o_SPI_MOSI (ads1292_controller)
                                                          0.00       1.40 f
  khu_sensor_top/ADS1292_MOSI (khu_sensor_top)            0.00       1.40 f
  pad24/PAD (phob12)                                      2.55       3.95 f
  ADS1292_MOSI (out)                                      0.00       3.95 f
  data arrival time                                                  3.95

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  output external delay                                  -0.50       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -3.95
  --------------------------------------------------------------------------
  slack (MET)                                                        5.78


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_SCLK
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/Q (fd2qd1_hd)
                                                          0.65       1.40 f
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk (spi_master)
                                                          0.00       1.40 f
  khu_sensor_top/ads1292_controller/o_SPI_CLK (ads1292_controller)
                                                          0.00       1.40 f
  khu_sensor_top/ADS1292_SCLK (khu_sensor_top)            0.00       1.40 f
  pad16/PAD (phob12)                                      2.54       3.94 f
  ADS1292_SCLK (out)                                      0.00       3.94 f
  data arrival time                                                  3.94

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  output external delay                                  -0.50       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -3.94
  --------------------------------------------------------------------------
  slack (MET)                                                        5.80


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.40       1.15 f
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd1_hd)
                                                          0.15       1.30 r
  khu_sensor_top/ads1292_filter/iir_notch/U41/Y (nid2_hd)
                                                          0.55       1.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd4_hd)
                                                          0.64       2.50 f
  khu_sensor_top/ads1292_filter/iir_notch/U29/Y (nr2d2_hd)
                                                          0.72       3.21 r
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (nd2d1_hd)
                                                          0.15       3.37 f
  khu_sensor_top/ads1292_filter/iir_notch/U32/Y (ivd1_hd)
                                                          0.14       3.51 r
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.30       3.81 f
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg16d1_hd)
                                                          0.21       4.02 r
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.13       4.15 f
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (oa21d1_hd)
                                                          0.19       4.34 r
  khu_sensor_top/ads1292_filter/iir_notch/U3/Y (scg6d1_hd)
                                                          0.30       4.64 r
  khu_sensor_top/ads1292_filter/iir_notch/U26/Y (clknd2d2_hd)
                                                          0.57       5.20 f
  khu_sensor_top/ads1292_filter/iir_notch/U543/Y (ivd1_hd)
                                                          0.65       5.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U567/Y (ao21d1_hd)
                                                          0.19       6.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U565/Y (oa22d1_hd)
                                                          0.14       6.18 r
  khu_sensor_top/ads1292_filter/iir_notch/U564/Y (scg6d1_hd)
                                                          0.21       6.39 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       6.39 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       6.39 r
  data arrival time                                                  6.39

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.05      10.19
  data required time                                                10.19
  --------------------------------------------------------------------------
  data required time                                                10.19
  data arrival time                                                 -6.39
  --------------------------------------------------------------------------
  slack (MET)                                                        3.80


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]/Q (fd2qd1_hd)
                                                          0.73       1.48 r
  khu_sensor_top/ads1292_filter/iir_notch/U38/Y (ad2d2_hd)
                                                          0.81       2.29 r
  khu_sensor_top/ads1292_filter/iir_notch/U9/Y (nid1_hd)
                                                          0.79       3.08 r
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ivd6_hd)
                                                          0.64       3.72 f
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg16d1_hd)
                                                          0.20       3.92 r
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.13       4.05 f
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (oa21d1_hd)
                                                          0.19       4.24 r
  khu_sensor_top/ads1292_filter/iir_notch/U3/Y (scg6d1_hd)
                                                          0.30       4.54 r
  khu_sensor_top/ads1292_filter/iir_notch/U26/Y (clknd2d2_hd)
                                                          0.57       5.10 f
  khu_sensor_top/ads1292_filter/iir_notch/U543/Y (ivd1_hd)
                                                          0.65       5.75 r
  khu_sensor_top/ads1292_filter/iir_notch/U567/Y (ao21d1_hd)
                                                          0.19       5.95 f
  khu_sensor_top/ads1292_filter/iir_notch/U565/Y (oa22d1_hd)
                                                          0.14       6.08 r
  khu_sensor_top/ads1292_filter/iir_notch/U564/Y (scg6d1_hd)
                                                          0.21       6.29 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       6.29 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       6.29 r
  data arrival time                                                  6.29

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.05      10.19
  data required time                                                10.19
  --------------------------------------------------------------------------
  data required time                                                10.19
  data arrival time                                                 -6.29
  --------------------------------------------------------------------------
  slack (MET)                                                        3.90


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.50       1.25 r
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd1_hd)
                                                          0.10       1.35 f
  khu_sensor_top/ads1292_filter/iir_notch/U41/Y (nid2_hd)
                                                          0.41       1.76 f
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd4_hd)
                                                          0.73       2.49 r
  khu_sensor_top/ads1292_filter/iir_notch/U29/Y (nr2d2_hd)
                                                          0.60       3.09 f
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (nd2d1_hd)
                                                          0.17       3.26 r
  khu_sensor_top/ads1292_filter/iir_notch/U32/Y (ivd1_hd)
                                                          0.10       3.36 f
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.44       3.80 r
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg16d1_hd)
                                                          0.20       3.99 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       4.19 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (oa21d1_hd)
                                                          0.19       4.37 f
  khu_sensor_top/ads1292_filter/iir_notch/U3/Y (scg6d1_hd)
                                                          0.37       4.75 f
  khu_sensor_top/ads1292_filter/iir_notch/U26/Y (clknd2d2_hd)
                                                          0.42       5.17 r
  khu_sensor_top/ads1292_filter/iir_notch/U543/Y (ivd1_hd)
                                                          0.47       5.64 f
  khu_sensor_top/ads1292_filter/iir_notch/U567/Y (ao21d1_hd)
                                                          0.22       5.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U565/Y (oa22d1_hd)
                                                          0.12       5.97 f
  khu_sensor_top/ads1292_filter/iir_notch/U564/Y (scg6d1_hd)
                                                          0.29       6.26 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       6.26 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       6.26 f
  data arrival time                                                  6.26

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.01      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -6.26
  --------------------------------------------------------------------------
  slack (MET)                                                        3.96


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[1]/CK (fd2qd2_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[1]/Q (fd2qd2_hd)
                                                          0.47       1.22 f
  khu_sensor_top/ads1292_filter/iir_notch/U1077/Y (ivd1_hd)
                                                          0.15       1.38 r
  khu_sensor_top/ads1292_filter/iir_notch/U38/Y (ad2d2_hd)
                                                          0.74       2.12 r
  khu_sensor_top/ads1292_filter/iir_notch/U9/Y (nid1_hd)
                                                          0.79       2.91 r
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ivd6_hd)
                                                          0.64       3.55 f
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg16d1_hd)
                                                          0.20       3.75 r
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.13       3.88 f
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (oa21d1_hd)
                                                          0.19       4.07 r
  khu_sensor_top/ads1292_filter/iir_notch/U3/Y (scg6d1_hd)
                                                          0.30       4.37 r
  khu_sensor_top/ads1292_filter/iir_notch/U26/Y (clknd2d2_hd)
                                                          0.57       4.93 f
  khu_sensor_top/ads1292_filter/iir_notch/U543/Y (ivd1_hd)
                                                          0.65       5.58 r
  khu_sensor_top/ads1292_filter/iir_notch/U567/Y (ao21d1_hd)
                                                          0.19       5.77 f
  khu_sensor_top/ads1292_filter/iir_notch/U565/Y (oa22d1_hd)
                                                          0.14       5.91 r
  khu_sensor_top/ads1292_filter/iir_notch/U564/Y (scg6d1_hd)
                                                          0.21       6.12 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       6.12 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       6.12 r
  data arrival time                                                  6.12

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.05      10.19
  data required time                                                10.19
  --------------------------------------------------------------------------
  data required time                                                10.19
  data arrival time                                                 -6.12
  --------------------------------------------------------------------------
  slack (MET)                                                        4.07


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.40       1.15 f
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd1_hd)
                                                          0.15       1.30 r
  khu_sensor_top/ads1292_filter/iir_notch/U41/Y (nid2_hd)
                                                          0.55       1.85 r
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd4_hd)
                                                          0.64       2.50 f
  khu_sensor_top/ads1292_filter/iir_notch/U29/Y (nr2d2_hd)
                                                          0.72       3.21 r
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (nd2d1_hd)
                                                          0.15       3.37 f
  khu_sensor_top/ads1292_filter/iir_notch/U32/Y (ivd1_hd)
                                                          0.14       3.51 r
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.30       3.81 f
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg16d1_hd)
                                                          0.21       4.02 r
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.13       4.15 f
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (oa21d1_hd)
                                                          0.19       4.34 r
  khu_sensor_top/ads1292_filter/iir_notch/U3/Y (scg6d1_hd)
                                                          0.30       4.64 r
  khu_sensor_top/ads1292_filter/iir_notch/U26/Y (clknd2d2_hd)
                                                          0.57       5.20 f
  khu_sensor_top/ads1292_filter/iir_notch/U565/Y (oa22d1_hd)
                                                          0.32       5.53 r
  khu_sensor_top/ads1292_filter/iir_notch/U564/Y (scg6d1_hd)
                                                          0.21       5.74 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       5.74 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       5.74 r
  data arrival time                                                  5.74

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.05      10.19
  data required time                                                10.19
  --------------------------------------------------------------------------
  data required time                                                10.19
  data arrival time                                                 -5.74
  --------------------------------------------------------------------------
  slack (MET)                                                        4.45


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[1]/CK (fd2qd2_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[1]/Q (fd2qd2_hd)
                                                          0.61       1.36 r
  khu_sensor_top/ads1292_filter/iir_notch/U1077/Y (ivd1_hd)
                                                          0.14       1.51 f
  khu_sensor_top/ads1292_filter/iir_notch/U38/Y (ad2d2_hd)
                                                          0.55       2.06 f
  khu_sensor_top/ads1292_filter/iir_notch/U9/Y (nid1_hd)
                                                          0.60       2.66 f
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ivd6_hd)
                                                          0.64       3.30 r
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg16d1_hd)
                                                          0.20       3.50 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       3.70 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (oa21d1_hd)
                                                          0.19       3.89 f
  khu_sensor_top/ads1292_filter/iir_notch/U3/Y (scg6d1_hd)
                                                          0.37       4.26 f
  khu_sensor_top/ads1292_filter/iir_notch/U26/Y (clknd2d2_hd)
                                                          0.42       4.68 r
  khu_sensor_top/ads1292_filter/iir_notch/U543/Y (ivd1_hd)
                                                          0.47       5.15 f
  khu_sensor_top/ads1292_filter/iir_notch/U567/Y (ao21d1_hd)
                                                          0.22       5.36 r
  khu_sensor_top/ads1292_filter/iir_notch/U565/Y (oa22d1_hd)
                                                          0.12       5.48 f
  khu_sensor_top/ads1292_filter/iir_notch/U564/Y (scg6d1_hd)
                                                          0.29       5.77 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       5.77 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       5.77 f
  data arrival time                                                  5.77

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.01      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -5.77
  --------------------------------------------------------------------------
  slack (MET)                                                        4.45


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]/Q (fd2qd1_hd)
                                                          0.73       1.48 r
  khu_sensor_top/ads1292_filter/iir_notch/U38/Y (ad2d2_hd)
                                                          0.81       2.29 r
  khu_sensor_top/ads1292_filter/iir_notch/U9/Y (nid1_hd)
                                                          0.79       3.08 r
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ivd6_hd)
                                                          0.64       3.72 f
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg16d1_hd)
                                                          0.20       3.92 r
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.13       4.05 f
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (oa21d1_hd)
                                                          0.19       4.24 r
  khu_sensor_top/ads1292_filter/iir_notch/U3/Y (scg6d1_hd)
                                                          0.30       4.54 r
  khu_sensor_top/ads1292_filter/iir_notch/U26/Y (clknd2d2_hd)
                                                          0.57       5.10 f
  khu_sensor_top/ads1292_filter/iir_notch/U565/Y (oa22d1_hd)
                                                          0.32       5.43 r
  khu_sensor_top/ads1292_filter/iir_notch/U564/Y (scg6d1_hd)
                                                          0.21       5.64 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       5.64 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       5.64 r
  data arrival time                                                  5.64

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.05      10.19
  data required time                                                10.19
  --------------------------------------------------------------------------
  data required time                                                10.19
  data arrival time                                                 -5.64
  --------------------------------------------------------------------------
  slack (MET)                                                        4.55


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.50       1.25 r
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd1_hd)
                                                          0.10       1.35 f
  khu_sensor_top/ads1292_filter/iir_notch/U41/Y (nid2_hd)
                                                          0.41       1.76 f
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd4_hd)
                                                          0.73       2.49 r
  khu_sensor_top/ads1292_filter/iir_notch/U29/Y (nr2d2_hd)
                                                          0.60       3.09 f
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (nd2d1_hd)
                                                          0.17       3.26 r
  khu_sensor_top/ads1292_filter/iir_notch/U32/Y (ivd1_hd)
                                                          0.10       3.36 f
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.44       3.80 r
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg16d1_hd)
                                                          0.20       3.99 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       4.19 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (oa21d1_hd)
                                                          0.19       4.37 f
  khu_sensor_top/ads1292_filter/iir_notch/U3/Y (scg6d1_hd)
                                                          0.37       4.75 f
  khu_sensor_top/ads1292_filter/iir_notch/U26/Y (clknd2d2_hd)
                                                          0.42       5.17 r
  khu_sensor_top/ads1292_filter/iir_notch/U565/Y (oa22d1_hd)
                                                          0.20       5.37 f
  khu_sensor_top/ads1292_filter/iir_notch/U564/Y (scg6d1_hd)
                                                          0.29       5.66 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       5.66 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       5.66 f
  data arrival time                                                  5.66

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.01      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -5.66
  --------------------------------------------------------------------------
  slack (MET)                                                        4.56


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]/Q (fd2qd1_hd)
                                                          0.57       1.32 f
  khu_sensor_top/ads1292_filter/iir_notch/U38/Y (ad2d2_hd)
                                                          0.59       1.91 f
  khu_sensor_top/ads1292_filter/iir_notch/U9/Y (nid1_hd)
                                                          0.60       2.51 f
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (ivd6_hd)
                                                          0.64       3.16 r
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg16d1_hd)
                                                          0.20       3.36 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       3.55 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (oa21d1_hd)
                                                          0.19       3.74 f
  khu_sensor_top/ads1292_filter/iir_notch/U3/Y (scg6d1_hd)
                                                          0.37       4.11 f
  khu_sensor_top/ads1292_filter/iir_notch/U26/Y (clknd2d2_hd)
                                                          0.42       4.53 r
  khu_sensor_top/ads1292_filter/iir_notch/U543/Y (ivd1_hd)
                                                          0.47       5.00 f
  khu_sensor_top/ads1292_filter/iir_notch/U567/Y (ao21d1_hd)
                                                          0.22       5.22 r
  khu_sensor_top/ads1292_filter/iir_notch/U565/Y (oa22d1_hd)
                                                          0.12       5.34 f
  khu_sensor_top/ads1292_filter/iir_notch/U564/Y (scg6d1_hd)
                                                          0.29       5.63 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       5.63 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       5.63 f
  data arrival time                                                  5.63

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.01      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -5.63
  --------------------------------------------------------------------------
  slack (MET)                                                        4.60


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (fd2qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (fd2qd1_hd)
                                                          0.50       1.25 r
  khu_sensor_top/ads1292_filter/iir_notch/U40/Y (ivd1_hd)
                                                          0.10       1.35 f
  khu_sensor_top/ads1292_filter/iir_notch/U41/Y (nid2_hd)
                                                          0.41       1.76 f
  khu_sensor_top/ads1292_filter/iir_notch/U45/Y (ivd4_hd)
                                                          0.73       2.49 r
  khu_sensor_top/ads1292_filter/iir_notch/U29/Y (nr2d2_hd)
                                                          0.60       3.09 f
  khu_sensor_top/ads1292_filter/iir_notch/U34/Y (nd2d1_hd)
                                                          0.17       3.26 r
  khu_sensor_top/ads1292_filter/iir_notch/U32/Y (ivd1_hd)
                                                          0.10       3.36 f
  khu_sensor_top/ads1292_filter/iir_notch/U33/Y (ivd2_hd)
                                                          0.44       3.80 r
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg16d1_hd)
                                                          0.20       3.99 f
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.20       4.19 r
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (oa21d1_hd)
                                                          0.19       4.37 f
  khu_sensor_top/ads1292_filter/iir_notch/U3/Y (scg6d1_hd)
                                                          0.37       4.75 f
  khu_sensor_top/ads1292_filter/iir_notch/U569/Y (ao21d1_hd)
                                                          0.14       4.89 r
  khu_sensor_top/ads1292_filter/iir_notch/U568/Y (nr4d1_hd)
                                                          0.11       5.00 f
  khu_sensor_top/ads1292_filter/iir_notch/U567/Y (ao21d1_hd)
                                                          0.17       5.17 r
  khu_sensor_top/ads1292_filter/iir_notch/U565/Y (oa22d1_hd)
                                                          0.12       5.29 f
  khu_sensor_top/ads1292_filter/iir_notch/U564/Y (scg6d1_hd)
                                                          0.29       5.58 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       5.58 f
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.00       5.58 f
  data arrival time                                                  5.58

  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  clock uncertainty                                      -0.71      10.24
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      10.24 r
  clock gating setup time                                -0.01      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -5.58
  --------------------------------------------------------------------------
  slack (MET)                                                        4.64


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/CK (fd1qd1_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/Q (fd1qd1_hd)
                                                          0.55      11.50 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack (i2c_master)
                                                          0.00      11.50 r
  khu_sensor_top/mpr121_controller/o_MPR121_FAIL (mpr121_controller)
                                                          0.00      11.50 r
  khu_sensor_top/sensor_core/i_MPR121_FAIL (sensor_core)
                                                          0.00      11.50 r
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.09      11.59 f
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.13      11.72 r
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.09      11.81 f
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.12      11.93 r
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.14      12.07 f
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.12      12.19 r
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.14      12.33 f
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.08      12.42 r
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.17      12.58 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/D (fd2qd1_hd)
                                                          0.00      12.58 r
  data arrival time                                                 12.58

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00      19.72 r
  library setup time                                     -0.03      19.69
  data required time                                                19.69
  --------------------------------------------------------------------------
  data required time                                                19.69
  data arrival time                                                -12.58
  --------------------------------------------------------------------------
  slack (MET)                                                        7.11


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd2_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd2_hd)
                                                          0.52      11.47 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      11.47 r
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      11.47 r
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.08      11.55 f
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.13      11.68 r
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.09      11.77 f
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.12      11.89 r
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.14      12.03 f
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.12      12.15 r
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.14      12.29 f
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.08      12.37 r
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.17      12.54 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/D (fd2qd1_hd)
                                                          0.00      12.54 r
  data arrival time                                                 12.54

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00      19.72 r
  library setup time                                     -0.03      19.69
  data required time                                                19.69
  --------------------------------------------------------------------------
  data required time                                                19.69
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        7.15


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/CK (fd1qd1_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/Q (fd1qd1_hd)
                                                          0.44      11.39 f
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack (i2c_master)
                                                          0.00      11.39 f
  khu_sensor_top/mpr121_controller/o_MPR121_FAIL (mpr121_controller)
                                                          0.00      11.39 f
  khu_sensor_top/sensor_core/i_MPR121_FAIL (sensor_core)
                                                          0.00      11.39 f
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.12      11.51 r
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.12      11.63 f
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.10      11.72 r
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.12      11.84 f
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.12      11.97 r
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.14      12.11 f
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.11      12.22 r
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.08      12.30 f
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.22      12.52 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/D (fd2qd1_hd)
                                                          0.00      12.52 f
  data arrival time                                                 12.52

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00      19.72 r
  library setup time                                     -0.01      19.71
  data required time                                                19.71
  --------------------------------------------------------------------------
  data required time                                                19.71
  data arrival time                                                -12.52
  --------------------------------------------------------------------------
  slack (MET)                                                        7.19


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/CK (fd1qd1_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/Q (fd1qd1_hd)
                                                          0.44      11.39 f
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack (i2c_master)
                                                          0.00      11.39 f
  khu_sensor_top/mpr121_controller/o_MPR121_FAIL (mpr121_controller)
                                                          0.00      11.39 f
  khu_sensor_top/sensor_core/i_MPR121_FAIL (sensor_core)
                                                          0.00      11.39 f
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.12      11.51 r
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.12      11.63 f
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.10      11.72 r
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.12      11.84 f
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.12      11.97 r
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.14      12.11 f
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.11      12.22 r
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.08      12.30 f
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.22      12.52 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/D (fd2qd1_hd)
                                                          0.00      12.52 f
  data arrival time                                                 12.52

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00      19.72 r
  library setup time                                     -0.01      19.71
  data required time                                                19.71
  --------------------------------------------------------------------------
  data required time                                                19.71
  data arrival time                                                -12.52
  --------------------------------------------------------------------------
  slack (MET)                                                        7.19


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd2_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd2_hd)
                                                          0.39      11.34 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      11.34 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      11.34 f
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.13      11.47 r
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.12      11.59 f
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.10      11.68 r
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.12      11.80 f
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.12      11.93 r
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.14      12.07 f
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.11      12.18 r
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.08      12.26 f
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.22      12.48 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/D (fd2qd1_hd)
                                                          0.00      12.48 f
  data arrival time                                                 12.48

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00      19.72 r
  library setup time                                     -0.01      19.71
  data required time                                                19.71
  --------------------------------------------------------------------------
  data required time                                                19.71
  data arrival time                                                -12.48
  --------------------------------------------------------------------------
  slack (MET)                                                        7.23


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd2_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd2_hd)
                                                          0.39      11.34 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      11.34 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      11.34 f
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.13      11.47 r
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.12      11.59 f
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.10      11.68 r
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.12      11.80 f
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.12      11.93 r
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.14      12.07 f
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.11      12.18 r
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.08      12.26 f
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.22      12.48 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/D (fd2qd1_hd)
                                                          0.00      12.48 f
  data arrival time                                                 12.48

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/CK (fd2qd1_hd)
                                                          0.00      19.72 r
  library setup time                                     -0.01      19.71
  data required time                                                19.71
  --------------------------------------------------------------------------
  data required time                                                19.71
  data arrival time                                                -12.48
  --------------------------------------------------------------------------
  slack (MET)                                                        7.23


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd2_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd2_hd)
                                                          0.39      11.34 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      11.34 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      11.34 f
  khu_sensor_top/sensor_core/U572/Y (nd2d1_hd)            0.11      11.46 r
  khu_sensor_top/sensor_core/U531/Y (oa211d1_hd)          0.11      11.57 f
  khu_sensor_top/sensor_core/U530/Y (scg20d1_hd)          0.15      11.72 r
  khu_sensor_top/sensor_core/U526/Y (nd3d1_hd)            0.14      11.86 f
  khu_sensor_top/sensor_core/U93/Y (scg18d1_hd)           0.32      12.19 f
  khu_sensor_top/sensor_core/U31/Y (mx2d1_hd)             0.25      12.44 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]/D (fd2qd1_hd)
                                                          0.00      12.44 r
  data arrival time                                                 12.44

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]/CK (fd2qd1_hd)
                                                          0.00      19.72 r
  library setup time                                     -0.03      19.69
  data required time                                                19.69
  --------------------------------------------------------------------------
  data required time                                                19.69
  data arrival time                                                -12.44
  --------------------------------------------------------------------------
  slack (MET)                                                        7.26


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd2_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd2_hd)
                                                          0.39      11.34 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      11.34 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      11.34 f
  khu_sensor_top/sensor_core/U572/Y (nd2d1_hd)            0.11      11.46 r
  khu_sensor_top/sensor_core/U531/Y (oa211d1_hd)          0.11      11.57 f
  khu_sensor_top/sensor_core/U530/Y (scg20d1_hd)          0.15      11.72 r
  khu_sensor_top/sensor_core/U526/Y (nd3d1_hd)            0.14      11.86 f
  khu_sensor_top/sensor_core/U93/Y (scg18d1_hd)           0.32      12.19 f
  khu_sensor_top/sensor_core/U31/Y (mx2d1_hd)             0.26      12.45 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]/D (fd2qd1_hd)
                                                          0.00      12.45 f
  data arrival time                                                 12.45

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]/CK (fd2qd1_hd)
                                                          0.00      19.72 r
  library setup time                                     -0.01      19.71
  data required time                                                19.71
  --------------------------------------------------------------------------
  data required time                                                19.71
  data arrival time                                                -12.45
  --------------------------------------------------------------------------
  slack (MET)                                                        7.26


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd2_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd2_hd)
                                                          0.39      11.34 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      11.34 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      11.34 f
  khu_sensor_top/sensor_core/U572/Y (nd2d1_hd)            0.11      11.46 r
  khu_sensor_top/sensor_core/U531/Y (oa211d1_hd)          0.11      11.57 f
  khu_sensor_top/sensor_core/U530/Y (scg20d1_hd)          0.15      11.72 r
  khu_sensor_top/sensor_core/U526/Y (nd3d1_hd)            0.14      11.86 f
  khu_sensor_top/sensor_core/U93/Y (scg18d1_hd)           0.32      12.19 f
  khu_sensor_top/sensor_core/U31/Y (mx2d1_hd)             0.25      12.44 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]/D (fd2qd1_hd)
                                                          0.00      12.44 f
  data arrival time                                                 12.44

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]/CK (fd2qd1_hd)
                                                          0.00      19.72 r
  library setup time                                     -0.01      19.71
  data required time                                                19.71
  --------------------------------------------------------------------------
  data required time                                                19.71
  data arrival time                                                -12.44
  --------------------------------------------------------------------------
  slack (MET)                                                        7.27


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[4]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  10.20      10.20
  clock network delay (ideal)                             0.75      10.95
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/CK (fd1qd1_hd)
                                                          0.00      10.95 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/Q (fd1qd1_hd)
                                                          0.55      11.50 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack (i2c_master)
                                                          0.00      11.50 r
  khu_sensor_top/mpr121_controller/o_MPR121_FAIL (mpr121_controller)
                                                          0.00      11.50 r
  khu_sensor_top/sensor_core/i_MPR121_FAIL (sensor_core)
                                                          0.00      11.50 r
  khu_sensor_top/sensor_core/U544/Y (nd2d1_hd)            0.12      11.62 f
  khu_sensor_top/sensor_core/U517/Y (ao21d1_hd)           0.15      11.77 r
  khu_sensor_top/sensor_core/U516/Y (oa211d1_hd)          0.11      11.89 f
  khu_sensor_top/sensor_core/U515/Y (scg18d1_hd)          0.30      12.19 f
  khu_sensor_top/sensor_core/U514/Y (scg13d1_hd)          0.23      12.42 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[4]/D (fd3qd1_hd)
                                                          0.00      12.42 f
  data arrival time                                                 12.42

  clock clk_half (rise edge)                             20.40      20.40
  clock network delay (ideal)                             0.75      21.15
  clock uncertainty                                      -1.43      19.72
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[4]/CK (fd3qd1_hd)
                                                          0.00      19.72 r
  library setup time                                     -0.01      19.71
  data required time                                                19.71
  --------------------------------------------------------------------------
  data required time                                                19.71
  data arrival time                                                -12.42
  --------------------------------------------------------------------------
  slack (MET)                                                        7.29


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_BUSY_reg/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_7)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[8]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[8]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[7]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[7]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[6]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[6]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[5]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[5]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[4]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[4]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[3]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[3]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[2]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[2]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[1]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[1]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[0]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[0]/CK (fd3qd1_hd)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
