$date
	Sun Oct 23 04:02:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#634880
b100 !
1"
#634882
b100 &
b100 %
1$
#634883
0"
#634886
b10 &
b10 %
#634890
b1 &
b1 %
1#
#634894
b0 &
0#
b0 %
0$
#1623477
b10111 !
1"
#1623478
b10111 &
b10111 %
1$
#1623479
0"
#1623482
b1000110 &
b1000110 %
#1623486
b100011 &
b100011 %
#1623490
b1101010 &
b1101010 %
#1623494
b110101 &
b110101 %
#1623498
b10100000 &
b10100000 %
#1623502
b1010000 &
b1010000 %
#1623506
b101000 &
b101000 %
#1623510
b10100 &
b10100 %
#1623514
b1010 &
b1010 %
#1623518
b101 &
b101 %
#1623522
b10000 &
b10000 %
#1623526
b1000 &
b1000 %
#1623530
b100 &
b100 %
#1623534
b10 &
b10 %
#1623538
b1 &
b1 %
1#
#1623542
b0 &
0#
b0 %
0$
#2651370
b100 &
b100 %
1$
b100 !
1"
#2651371
0"
#2651374
b10 &
b10 %
#2651378
b1 &
b1 %
1#
#2651382
b0 &
0#
b0 %
0$
#4500012
