Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Sep 18 11:17:43 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file LBOx2_timing_summary_routed.rpt -rpx LBOx2_timing_summary_routed.rpx
| Design       : LBOx2
| Device       : 7k160t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: ADC/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ADC/hzClk/div_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC/spi_data_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ADC/spi_trigger_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: DAC0/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DAC0/spi_data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DAC0/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: DAC0/spi_trigger_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: DAC1/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC1/spi_trigger_reg/Q (HIGH)

 There are 458 register/latch pins with no clock driven by root clock pin: new_param_deser1/deser_clk_origin/div_clk_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: new_param_deser1/on_in_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: startup_reset/rst_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2401 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.288     -344.639                    190                 3152       -0.127       -0.325                      5                 3152       -0.159       -0.159                       1                  1693  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2    {0.000 2.500}        5.000           200.000         
  MMCME2_BASE_inst_n_2_1  {0.000 2.500}        5.000           200.000         
  clk200_int              {0.000 2.500}        5.000           200.000         
  clkDLYi                 {0.625 3.125}        5.000           200.000         
  clkENC_int              {0.000 5.000}        10.000          100.000         
  clkFB                   {0.000 5.000}        10.000          100.000         
  clkFB_1                 {0.000 5.000}        10.000          100.000         
  clkFB_2                 {0.000 5.000}        10.000          100.000         
  clk_div_int             {0.000 5.000}        10.000          100.000         
  clk_int                 {0.000 0.625}        1.250           800.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                            -3.288     -340.889                    176                 2712        0.114        0.000                      0                 2712        3.000        0.000                       0                  1540  
  MMCME2_BASE_inst_n_2          1.803        0.000                      0                   32        0.320        0.000                      0                   32        2.150        0.000                       0                    51  
  MMCME2_BASE_inst_n_2_1        0.337        0.000                      0                   32        0.326        0.000                      0                   32        2.150        0.000                       0                    51  
  clk200_int                                                                                                                                                                0.264        0.000                       0                     4  
  clkDLYi                                                                                                                                                                   3.592        0.000                       0                     3  
  clkENC_int                                                                                                                                                                8.592        0.000                       0                     3  
  clkFB                                                                                                                                                                     8.929        0.000                       0                     2  
  clkFB_1                                                                                                                                                                   8.929        0.000                       0                     2  
  clkFB_2                                                                                                                                                                   8.929        0.000                       0                     2  
  clk_div_int                   5.258        0.000                      0                   13        0.179        0.000                      0                   13        4.600        0.000                       0                    15  
  clk_int                                                                                                                                                                  -0.159       -0.159                       1                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_div_int             clk                           3.727        0.000                      0                  191        1.187        0.000                      0                  191  
clk                     MMCME2_BASE_inst_n_2          0.698        0.000                      0                   32       -0.127       -0.325                      5                   32  
clk                     MMCME2_BASE_inst_n_2_1       -0.413       -3.750                     14                   32        0.028        0.000                      0                   32  
clk                     clk_div_int                   0.167        0.000                      0                   13        0.069        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      6.587        0.000                      0                   98        0.734        0.000                      0                   98  
**async_default**  clk                clkENC_int               0.946        0.000                      0                    1        1.637        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          176  Failing Endpoints,  Worst Slack       -3.288ns,  Total Violation     -340.889ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.288ns  (required time - arrival time)
  Source:                 LP1e2/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.281ns  (logic 4.775ns (35.953%)  route 8.506ns (64.047%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 13.463 - 10.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.275     3.810    LP1e2/clk_in
    SLICE_X14Y116        FDRE                                         r  LP1e2/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_fdre_C_Q)         0.259     4.069 f  LP1e2/signal_out_reg[8]/Q
                         net (fo=2, routed)           7.175    11.245    LP1e2/e2f[8]
    SLICE_X12Y116        LUT1 (Prop_lut1_I0_O)        0.043    11.288 r  LP1e2/b1x00__0_i_12/O
                         net (fo=1, routed)           0.000    11.288    LP1e2/b1x00__0_i_12_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.468 r  LP1e2/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.468    LP1e2/b1x00__0_i_3_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.522 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.522    LP1e2/b1x00__0_i_2_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    11.695 r  LP1e2/b1x00__0_i_1/O[1]
                         net (fo=5, routed)           0.334    12.028    LBO2/PD/e_in[14]
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_B[13]_P[1])
                                                      2.689    14.717 r  LBO2/PD/b0x11__2/P[1]
                         net (fo=2, routed)           0.657    15.375    LBO2/PD/b0x11__2_n_104
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.043    15.418 r  LBO2/PD/b0x11_carry_i_2__1/O
                         net (fo=1, routed)           0.000    15.418    LBO2/PD/b0x11_carry_i_2__1_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    15.613 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.613    LBO2/PD/b0x11_carry_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.666 r  LBO2/PD/b0x11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.666    LBO2/PD/b0x11_carry__0_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.719 r  LBO2/PD/b0x11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.719    LBO2/PD/b0x11_carry__1_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.772 r  LBO2/PD/b0x11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.772    LBO2/PD/b0x11_carry__2_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.938 r  LBO2/PD/b0x11_carry__3/O[1]
                         net (fo=2, routed)           0.333    16.270    LBO2/PD/b0x11__3[33]
    SLICE_X10Y123        LUT2 (Prop_lut2_I0_O)        0.123    16.393 r  LBO2/PD/b0x10_carry__7_i_3__1/O
                         net (fo=1, routed)           0.000    16.393    LBO2/PD/b0x10_carry__7_i_3__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.649 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.649    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.703 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.007    16.711    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.765 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.765    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.819 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    16.819    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.873 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.873    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.927 r  LBO2/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.927    LBO2/PD/b0x10_carry__12_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    17.092 r  LBO2/PD/b0x10_carry__13/O[1]
                         net (fo=1, routed)           0.000    17.092    LBO2/PD/b0x10_carry__13_n_6
    SLICE_X10Y129        FDRE                                         r  LBO2/PD/b0x1_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.142    13.463    LBO2/PD/clk_in
    SLICE_X10Y129        FDRE                                         r  LBO2/PD/b0x1_reg[57]/C
                         clock pessimism              0.300    13.763    
                         clock uncertainty           -0.035    13.728    
    SLICE_X10Y129        FDRE (Setup_fdre_C_D)        0.076    13.804    LBO2/PD/b0x1_reg[57]
  -------------------------------------------------------------------
                         required time                         13.804    
                         arrival time                         -17.092    
  -------------------------------------------------------------------
                         slack                                 -3.288    

Slack (VIOLATED) :        -3.284ns  (required time - arrival time)
  Source:                 LP1e2/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.278ns  (logic 4.772ns (35.938%)  route 8.506ns (64.062%))
  Logic Levels:           20  (CARRY4=16 DSP48E1=1 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.464ns = ( 13.464 - 10.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.275     3.810    LP1e2/clk_in
    SLICE_X14Y116        FDRE                                         r  LP1e2/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_fdre_C_Q)         0.259     4.069 f  LP1e2/signal_out_reg[8]/Q
                         net (fo=2, routed)           7.175    11.245    LP1e2/e2f[8]
    SLICE_X12Y116        LUT1 (Prop_lut1_I0_O)        0.043    11.288 r  LP1e2/b1x00__0_i_12/O
                         net (fo=1, routed)           0.000    11.288    LP1e2/b1x00__0_i_12_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.468 r  LP1e2/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.468    LP1e2/b1x00__0_i_3_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.522 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.522    LP1e2/b1x00__0_i_2_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    11.695 r  LP1e2/b1x00__0_i_1/O[1]
                         net (fo=5, routed)           0.334    12.028    LBO2/PD/e_in[14]
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_B[13]_P[1])
                                                      2.689    14.717 r  LBO2/PD/b0x11__2/P[1]
                         net (fo=2, routed)           0.657    15.375    LBO2/PD/b0x11__2_n_104
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.043    15.418 r  LBO2/PD/b0x11_carry_i_2__1/O
                         net (fo=1, routed)           0.000    15.418    LBO2/PD/b0x11_carry_i_2__1_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    15.613 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.613    LBO2/PD/b0x11_carry_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.666 r  LBO2/PD/b0x11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.666    LBO2/PD/b0x11_carry__0_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.719 r  LBO2/PD/b0x11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.719    LBO2/PD/b0x11_carry__1_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.772 r  LBO2/PD/b0x11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.772    LBO2/PD/b0x11_carry__2_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.938 r  LBO2/PD/b0x11_carry__3/O[1]
                         net (fo=2, routed)           0.333    16.270    LBO2/PD/b0x11__3[33]
    SLICE_X10Y123        LUT2 (Prop_lut2_I0_O)        0.123    16.393 r  LBO2/PD/b0x10_carry__7_i_3__1/O
                         net (fo=1, routed)           0.000    16.393    LBO2/PD/b0x10_carry__7_i_3__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.649 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.649    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.703 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.007    16.711    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.765 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.765    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.819 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    16.819    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.873 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.873    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.927 r  LBO2/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.927    LBO2/PD/b0x10_carry__12_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.981 r  LBO2/PD/b0x10_carry__13/CO[3]
                         net (fo=1, routed)           0.000    16.981    LBO2/PD/b0x10_carry__13_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    17.089 r  LBO2/PD/b0x10_carry__14/O[0]
                         net (fo=1, routed)           0.000    17.089    LBO2/PD/b0x10_carry__14_n_7
    SLICE_X10Y130        FDRE                                         r  LBO2/PD/b0x1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.143    13.464    LBO2/PD/clk_in
    SLICE_X10Y130        FDRE                                         r  LBO2/PD/b0x1_reg[60]/C
                         clock pessimism              0.300    13.764    
                         clock uncertainty           -0.035    13.729    
    SLICE_X10Y130        FDRE (Setup_fdre_C_D)        0.076    13.805    LBO2/PD/b0x1_reg[60]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                         -17.089    
  -------------------------------------------------------------------
                         slack                                 -3.284    

Slack (VIOLATED) :        -3.274ns  (required time - arrival time)
  Source:                 LP1e2/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.267ns  (logic 4.761ns (35.885%)  route 8.506ns (64.115%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 13.463 - 10.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.275     3.810    LP1e2/clk_in
    SLICE_X14Y116        FDRE                                         r  LP1e2/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_fdre_C_Q)         0.259     4.069 f  LP1e2/signal_out_reg[8]/Q
                         net (fo=2, routed)           7.175    11.245    LP1e2/e2f[8]
    SLICE_X12Y116        LUT1 (Prop_lut1_I0_O)        0.043    11.288 r  LP1e2/b1x00__0_i_12/O
                         net (fo=1, routed)           0.000    11.288    LP1e2/b1x00__0_i_12_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.468 r  LP1e2/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.468    LP1e2/b1x00__0_i_3_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.522 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.522    LP1e2/b1x00__0_i_2_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    11.695 r  LP1e2/b1x00__0_i_1/O[1]
                         net (fo=5, routed)           0.334    12.028    LBO2/PD/e_in[14]
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_B[13]_P[1])
                                                      2.689    14.717 r  LBO2/PD/b0x11__2/P[1]
                         net (fo=2, routed)           0.657    15.375    LBO2/PD/b0x11__2_n_104
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.043    15.418 r  LBO2/PD/b0x11_carry_i_2__1/O
                         net (fo=1, routed)           0.000    15.418    LBO2/PD/b0x11_carry_i_2__1_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    15.613 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.613    LBO2/PD/b0x11_carry_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.666 r  LBO2/PD/b0x11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.666    LBO2/PD/b0x11_carry__0_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.719 r  LBO2/PD/b0x11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.719    LBO2/PD/b0x11_carry__1_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.772 r  LBO2/PD/b0x11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.772    LBO2/PD/b0x11_carry__2_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.938 r  LBO2/PD/b0x11_carry__3/O[1]
                         net (fo=2, routed)           0.333    16.270    LBO2/PD/b0x11__3[33]
    SLICE_X10Y123        LUT2 (Prop_lut2_I0_O)        0.123    16.393 r  LBO2/PD/b0x10_carry__7_i_3__1/O
                         net (fo=1, routed)           0.000    16.393    LBO2/PD/b0x10_carry__7_i_3__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.649 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.649    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.703 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.007    16.711    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.765 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.765    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.819 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    16.819    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.873 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.873    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.927 r  LBO2/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.927    LBO2/PD/b0x10_carry__12_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    17.078 r  LBO2/PD/b0x10_carry__13/O[3]
                         net (fo=1, routed)           0.000    17.078    LBO2/PD/b0x10_carry__13_n_4
    SLICE_X10Y129        FDRE                                         r  LBO2/PD/b0x1_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.142    13.463    LBO2/PD/clk_in
    SLICE_X10Y129        FDRE                                         r  LBO2/PD/b0x1_reg[59]/C
                         clock pessimism              0.300    13.763    
                         clock uncertainty           -0.035    13.728    
    SLICE_X10Y129        FDRE (Setup_fdre_C_D)        0.076    13.804    LBO2/PD/b0x1_reg[59]
  -------------------------------------------------------------------
                         required time                         13.804    
                         arrival time                         -17.078    
  -------------------------------------------------------------------
                         slack                                 -3.274    

Slack (VIOLATED) :        -3.236ns  (required time - arrival time)
  Source:                 LP1e2/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.227ns  (logic 4.721ns (35.691%)  route 8.506ns (64.309%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 13.461 - 10.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.275     3.810    LP1e2/clk_in
    SLICE_X14Y116        FDRE                                         r  LP1e2/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_fdre_C_Q)         0.259     4.069 f  LP1e2/signal_out_reg[8]/Q
                         net (fo=2, routed)           7.175    11.245    LP1e2/e2f[8]
    SLICE_X12Y116        LUT1 (Prop_lut1_I0_O)        0.043    11.288 r  LP1e2/b1x00__0_i_12/O
                         net (fo=1, routed)           0.000    11.288    LP1e2/b1x00__0_i_12_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.468 r  LP1e2/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.468    LP1e2/b1x00__0_i_3_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.522 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.522    LP1e2/b1x00__0_i_2_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    11.695 r  LP1e2/b1x00__0_i_1/O[1]
                         net (fo=5, routed)           0.334    12.028    LBO2/PD/e_in[14]
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_B[13]_P[1])
                                                      2.689    14.717 r  LBO2/PD/b0x11__2/P[1]
                         net (fo=2, routed)           0.657    15.375    LBO2/PD/b0x11__2_n_104
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.043    15.418 r  LBO2/PD/b0x11_carry_i_2__1/O
                         net (fo=1, routed)           0.000    15.418    LBO2/PD/b0x11_carry_i_2__1_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    15.613 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.613    LBO2/PD/b0x11_carry_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.666 r  LBO2/PD/b0x11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.666    LBO2/PD/b0x11_carry__0_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.719 r  LBO2/PD/b0x11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.719    LBO2/PD/b0x11_carry__1_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.772 r  LBO2/PD/b0x11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.772    LBO2/PD/b0x11_carry__2_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.938 r  LBO2/PD/b0x11_carry__3/O[1]
                         net (fo=2, routed)           0.333    16.270    LBO2/PD/b0x11__3[33]
    SLICE_X10Y123        LUT2 (Prop_lut2_I0_O)        0.123    16.393 r  LBO2/PD/b0x10_carry__7_i_3__1/O
                         net (fo=1, routed)           0.000    16.393    LBO2/PD/b0x10_carry__7_i_3__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.649 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.649    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.703 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.007    16.711    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.765 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.765    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.819 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    16.819    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.873 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.873    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    17.038 r  LBO2/PD/b0x10_carry__12/O[1]
                         net (fo=1, routed)           0.000    17.038    LBO2/PD/b0x10_carry__12_n_6
    SLICE_X10Y128        FDRE                                         r  LBO2/PD/b0x1_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.140    13.461    LBO2/PD/clk_in
    SLICE_X10Y128        FDRE                                         r  LBO2/PD/b0x1_reg[53]/C
                         clock pessimism              0.300    13.761    
                         clock uncertainty           -0.035    13.726    
    SLICE_X10Y128        FDRE (Setup_fdre_C_D)        0.076    13.802    LBO2/PD/b0x1_reg[53]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -17.038    
  -------------------------------------------------------------------
                         slack                                 -3.236    

Slack (VIOLATED) :        -3.235ns  (required time - arrival time)
  Source:                 LP1e2/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.228ns  (logic 4.722ns (35.696%)  route 8.506ns (64.304%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 13.463 - 10.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.275     3.810    LP1e2/clk_in
    SLICE_X14Y116        FDRE                                         r  LP1e2/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_fdre_C_Q)         0.259     4.069 f  LP1e2/signal_out_reg[8]/Q
                         net (fo=2, routed)           7.175    11.245    LP1e2/e2f[8]
    SLICE_X12Y116        LUT1 (Prop_lut1_I0_O)        0.043    11.288 r  LP1e2/b1x00__0_i_12/O
                         net (fo=1, routed)           0.000    11.288    LP1e2/b1x00__0_i_12_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.468 r  LP1e2/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.468    LP1e2/b1x00__0_i_3_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.522 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.522    LP1e2/b1x00__0_i_2_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    11.695 r  LP1e2/b1x00__0_i_1/O[1]
                         net (fo=5, routed)           0.334    12.028    LBO2/PD/e_in[14]
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_B[13]_P[1])
                                                      2.689    14.717 r  LBO2/PD/b0x11__2/P[1]
                         net (fo=2, routed)           0.657    15.375    LBO2/PD/b0x11__2_n_104
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.043    15.418 r  LBO2/PD/b0x11_carry_i_2__1/O
                         net (fo=1, routed)           0.000    15.418    LBO2/PD/b0x11_carry_i_2__1_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    15.613 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.613    LBO2/PD/b0x11_carry_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.666 r  LBO2/PD/b0x11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.666    LBO2/PD/b0x11_carry__0_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.719 r  LBO2/PD/b0x11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.719    LBO2/PD/b0x11_carry__1_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.772 r  LBO2/PD/b0x11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.772    LBO2/PD/b0x11_carry__2_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.938 r  LBO2/PD/b0x11_carry__3/O[1]
                         net (fo=2, routed)           0.333    16.270    LBO2/PD/b0x11__3[33]
    SLICE_X10Y123        LUT2 (Prop_lut2_I0_O)        0.123    16.393 r  LBO2/PD/b0x10_carry__7_i_3__1/O
                         net (fo=1, routed)           0.000    16.393    LBO2/PD/b0x10_carry__7_i_3__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.649 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.649    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.703 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.007    16.711    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.765 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.765    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.819 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    16.819    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.873 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.873    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.927 r  LBO2/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.927    LBO2/PD/b0x10_carry__12_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    17.039 r  LBO2/PD/b0x10_carry__13/O[2]
                         net (fo=1, routed)           0.000    17.039    LBO2/PD/b0x10_carry__13_n_5
    SLICE_X10Y129        FDRE                                         r  LBO2/PD/b0x1_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.142    13.463    LBO2/PD/clk_in
    SLICE_X10Y129        FDRE                                         r  LBO2/PD/b0x1_reg[58]/C
                         clock pessimism              0.300    13.763    
                         clock uncertainty           -0.035    13.728    
    SLICE_X10Y129        FDRE (Setup_fdre_C_D)        0.076    13.804    LBO2/PD/b0x1_reg[58]
  -------------------------------------------------------------------
                         required time                         13.804    
                         arrival time                         -17.039    
  -------------------------------------------------------------------
                         slack                                 -3.235    

Slack (VIOLATED) :        -3.231ns  (required time - arrival time)
  Source:                 LP1e2/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.224ns  (logic 4.718ns (35.677%)  route 8.506ns (64.323%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 13.463 - 10.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.275     3.810    LP1e2/clk_in
    SLICE_X14Y116        FDRE                                         r  LP1e2/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_fdre_C_Q)         0.259     4.069 f  LP1e2/signal_out_reg[8]/Q
                         net (fo=2, routed)           7.175    11.245    LP1e2/e2f[8]
    SLICE_X12Y116        LUT1 (Prop_lut1_I0_O)        0.043    11.288 r  LP1e2/b1x00__0_i_12/O
                         net (fo=1, routed)           0.000    11.288    LP1e2/b1x00__0_i_12_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.468 r  LP1e2/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.468    LP1e2/b1x00__0_i_3_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.522 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.522    LP1e2/b1x00__0_i_2_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    11.695 r  LP1e2/b1x00__0_i_1/O[1]
                         net (fo=5, routed)           0.334    12.028    LBO2/PD/e_in[14]
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_B[13]_P[1])
                                                      2.689    14.717 r  LBO2/PD/b0x11__2/P[1]
                         net (fo=2, routed)           0.657    15.375    LBO2/PD/b0x11__2_n_104
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.043    15.418 r  LBO2/PD/b0x11_carry_i_2__1/O
                         net (fo=1, routed)           0.000    15.418    LBO2/PD/b0x11_carry_i_2__1_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    15.613 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.613    LBO2/PD/b0x11_carry_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.666 r  LBO2/PD/b0x11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.666    LBO2/PD/b0x11_carry__0_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.719 r  LBO2/PD/b0x11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.719    LBO2/PD/b0x11_carry__1_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.772 r  LBO2/PD/b0x11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.772    LBO2/PD/b0x11_carry__2_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.938 r  LBO2/PD/b0x11_carry__3/O[1]
                         net (fo=2, routed)           0.333    16.270    LBO2/PD/b0x11__3[33]
    SLICE_X10Y123        LUT2 (Prop_lut2_I0_O)        0.123    16.393 r  LBO2/PD/b0x10_carry__7_i_3__1/O
                         net (fo=1, routed)           0.000    16.393    LBO2/PD/b0x10_carry__7_i_3__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.649 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.649    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.703 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.007    16.711    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.765 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.765    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.819 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    16.819    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.873 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.873    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.927 r  LBO2/PD/b0x10_carry__12/CO[3]
                         net (fo=1, routed)           0.000    16.927    LBO2/PD/b0x10_carry__12_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    17.035 r  LBO2/PD/b0x10_carry__13/O[0]
                         net (fo=1, routed)           0.000    17.035    LBO2/PD/b0x10_carry__13_n_7
    SLICE_X10Y129        FDRE                                         r  LBO2/PD/b0x1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.142    13.463    LBO2/PD/clk_in
    SLICE_X10Y129        FDRE                                         r  LBO2/PD/b0x1_reg[56]/C
                         clock pessimism              0.300    13.763    
                         clock uncertainty           -0.035    13.728    
    SLICE_X10Y129        FDRE (Setup_fdre_C_D)        0.076    13.804    LBO2/PD/b0x1_reg[56]
  -------------------------------------------------------------------
                         required time                         13.804    
                         arrival time                         -17.035    
  -------------------------------------------------------------------
                         slack                                 -3.231    

Slack (VIOLATED) :        -3.222ns  (required time - arrival time)
  Source:                 LP1e2/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.213ns  (logic 4.707ns (35.623%)  route 8.506ns (64.377%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 13.461 - 10.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.275     3.810    LP1e2/clk_in
    SLICE_X14Y116        FDRE                                         r  LP1e2/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_fdre_C_Q)         0.259     4.069 f  LP1e2/signal_out_reg[8]/Q
                         net (fo=2, routed)           7.175    11.245    LP1e2/e2f[8]
    SLICE_X12Y116        LUT1 (Prop_lut1_I0_O)        0.043    11.288 r  LP1e2/b1x00__0_i_12/O
                         net (fo=1, routed)           0.000    11.288    LP1e2/b1x00__0_i_12_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.468 r  LP1e2/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.468    LP1e2/b1x00__0_i_3_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.522 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.522    LP1e2/b1x00__0_i_2_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    11.695 r  LP1e2/b1x00__0_i_1/O[1]
                         net (fo=5, routed)           0.334    12.028    LBO2/PD/e_in[14]
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_B[13]_P[1])
                                                      2.689    14.717 r  LBO2/PD/b0x11__2/P[1]
                         net (fo=2, routed)           0.657    15.375    LBO2/PD/b0x11__2_n_104
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.043    15.418 r  LBO2/PD/b0x11_carry_i_2__1/O
                         net (fo=1, routed)           0.000    15.418    LBO2/PD/b0x11_carry_i_2__1_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    15.613 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.613    LBO2/PD/b0x11_carry_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.666 r  LBO2/PD/b0x11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.666    LBO2/PD/b0x11_carry__0_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.719 r  LBO2/PD/b0x11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.719    LBO2/PD/b0x11_carry__1_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.772 r  LBO2/PD/b0x11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.772    LBO2/PD/b0x11_carry__2_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.938 r  LBO2/PD/b0x11_carry__3/O[1]
                         net (fo=2, routed)           0.333    16.270    LBO2/PD/b0x11__3[33]
    SLICE_X10Y123        LUT2 (Prop_lut2_I0_O)        0.123    16.393 r  LBO2/PD/b0x10_carry__7_i_3__1/O
                         net (fo=1, routed)           0.000    16.393    LBO2/PD/b0x10_carry__7_i_3__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.649 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.649    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.703 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.007    16.711    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.765 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.765    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.819 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    16.819    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.873 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.873    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    17.024 r  LBO2/PD/b0x10_carry__12/O[3]
                         net (fo=1, routed)           0.000    17.024    LBO2/PD/b0x10_carry__12_n_4
    SLICE_X10Y128        FDRE                                         r  LBO2/PD/b0x1_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.140    13.461    LBO2/PD/clk_in
    SLICE_X10Y128        FDRE                                         r  LBO2/PD/b0x1_reg[55]/C
                         clock pessimism              0.300    13.761    
                         clock uncertainty           -0.035    13.726    
    SLICE_X10Y128        FDRE (Setup_fdre_C_D)        0.076    13.802    LBO2/PD/b0x1_reg[55]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -17.024    
  -------------------------------------------------------------------
                         slack                                 -3.222    

Slack (VIOLATED) :        -3.183ns  (required time - arrival time)
  Source:                 LP1e2/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.173ns  (logic 4.667ns (35.428%)  route 8.506ns (64.572%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.460ns = ( 13.460 - 10.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.275     3.810    LP1e2/clk_in
    SLICE_X14Y116        FDRE                                         r  LP1e2/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_fdre_C_Q)         0.259     4.069 f  LP1e2/signal_out_reg[8]/Q
                         net (fo=2, routed)           7.175    11.245    LP1e2/e2f[8]
    SLICE_X12Y116        LUT1 (Prop_lut1_I0_O)        0.043    11.288 r  LP1e2/b1x00__0_i_12/O
                         net (fo=1, routed)           0.000    11.288    LP1e2/b1x00__0_i_12_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.468 r  LP1e2/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.468    LP1e2/b1x00__0_i_3_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.522 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.522    LP1e2/b1x00__0_i_2_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    11.695 r  LP1e2/b1x00__0_i_1/O[1]
                         net (fo=5, routed)           0.334    12.028    LBO2/PD/e_in[14]
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_B[13]_P[1])
                                                      2.689    14.717 r  LBO2/PD/b0x11__2/P[1]
                         net (fo=2, routed)           0.657    15.375    LBO2/PD/b0x11__2_n_104
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.043    15.418 r  LBO2/PD/b0x11_carry_i_2__1/O
                         net (fo=1, routed)           0.000    15.418    LBO2/PD/b0x11_carry_i_2__1_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    15.613 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.613    LBO2/PD/b0x11_carry_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.666 r  LBO2/PD/b0x11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.666    LBO2/PD/b0x11_carry__0_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.719 r  LBO2/PD/b0x11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.719    LBO2/PD/b0x11_carry__1_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.772 r  LBO2/PD/b0x11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.772    LBO2/PD/b0x11_carry__2_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.938 r  LBO2/PD/b0x11_carry__3/O[1]
                         net (fo=2, routed)           0.333    16.270    LBO2/PD/b0x11__3[33]
    SLICE_X10Y123        LUT2 (Prop_lut2_I0_O)        0.123    16.393 r  LBO2/PD/b0x10_carry__7_i_3__1/O
                         net (fo=1, routed)           0.000    16.393    LBO2/PD/b0x10_carry__7_i_3__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.649 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.649    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.703 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.007    16.711    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.765 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.765    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.819 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    16.819    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    16.984 r  LBO2/PD/b0x10_carry__11/O[1]
                         net (fo=1, routed)           0.000    16.984    LBO2/PD/b0x10_carry__11_n_6
    SLICE_X10Y127        FDRE                                         r  LBO2/PD/b0x1_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.139    13.460    LBO2/PD/clk_in
    SLICE_X10Y127        FDRE                                         r  LBO2/PD/b0x1_reg[49]/C
                         clock pessimism              0.300    13.760    
                         clock uncertainty           -0.035    13.725    
    SLICE_X10Y127        FDRE (Setup_fdre_C_D)        0.076    13.801    LBO2/PD/b0x1_reg[49]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                         -16.984    
  -------------------------------------------------------------------
                         slack                                 -3.183    

Slack (VIOLATED) :        -3.183ns  (required time - arrival time)
  Source:                 LP1e2/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.174ns  (logic 4.668ns (35.433%)  route 8.506ns (64.567%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 13.461 - 10.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.275     3.810    LP1e2/clk_in
    SLICE_X14Y116        FDRE                                         r  LP1e2/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_fdre_C_Q)         0.259     4.069 f  LP1e2/signal_out_reg[8]/Q
                         net (fo=2, routed)           7.175    11.245    LP1e2/e2f[8]
    SLICE_X12Y116        LUT1 (Prop_lut1_I0_O)        0.043    11.288 r  LP1e2/b1x00__0_i_12/O
                         net (fo=1, routed)           0.000    11.288    LP1e2/b1x00__0_i_12_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.468 r  LP1e2/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.468    LP1e2/b1x00__0_i_3_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.522 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.522    LP1e2/b1x00__0_i_2_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    11.695 r  LP1e2/b1x00__0_i_1/O[1]
                         net (fo=5, routed)           0.334    12.028    LBO2/PD/e_in[14]
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_B[13]_P[1])
                                                      2.689    14.717 r  LBO2/PD/b0x11__2/P[1]
                         net (fo=2, routed)           0.657    15.375    LBO2/PD/b0x11__2_n_104
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.043    15.418 r  LBO2/PD/b0x11_carry_i_2__1/O
                         net (fo=1, routed)           0.000    15.418    LBO2/PD/b0x11_carry_i_2__1_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    15.613 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.613    LBO2/PD/b0x11_carry_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.666 r  LBO2/PD/b0x11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.666    LBO2/PD/b0x11_carry__0_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.719 r  LBO2/PD/b0x11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.719    LBO2/PD/b0x11_carry__1_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.772 r  LBO2/PD/b0x11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.772    LBO2/PD/b0x11_carry__2_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.938 r  LBO2/PD/b0x11_carry__3/O[1]
                         net (fo=2, routed)           0.333    16.270    LBO2/PD/b0x11__3[33]
    SLICE_X10Y123        LUT2 (Prop_lut2_I0_O)        0.123    16.393 r  LBO2/PD/b0x10_carry__7_i_3__1/O
                         net (fo=1, routed)           0.000    16.393    LBO2/PD/b0x10_carry__7_i_3__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.649 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.649    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.703 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.007    16.711    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.765 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.765    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.819 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    16.819    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.873 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.873    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    16.985 r  LBO2/PD/b0x10_carry__12/O[2]
                         net (fo=1, routed)           0.000    16.985    LBO2/PD/b0x10_carry__12_n_5
    SLICE_X10Y128        FDRE                                         r  LBO2/PD/b0x1_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.140    13.461    LBO2/PD/clk_in
    SLICE_X10Y128        FDRE                                         r  LBO2/PD/b0x1_reg[54]/C
                         clock pessimism              0.300    13.761    
                         clock uncertainty           -0.035    13.726    
    SLICE_X10Y128        FDRE (Setup_fdre_C_D)        0.076    13.802    LBO2/PD/b0x1_reg[54]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -16.985    
  -------------------------------------------------------------------
                         slack                                 -3.183    

Slack (VIOLATED) :        -3.179ns  (required time - arrival time)
  Source:                 LP1e2/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PD/b0x1_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.170ns  (logic 4.664ns (35.413%)  route 8.506ns (64.587%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 13.461 - 10.000 ) 
    Source Clock Delay      (SCD):    3.810ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.275     3.810    LP1e2/clk_in
    SLICE_X14Y116        FDRE                                         r  LP1e2/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDRE (Prop_fdre_C_Q)         0.259     4.069 f  LP1e2/signal_out_reg[8]/Q
                         net (fo=2, routed)           7.175    11.245    LP1e2/e2f[8]
    SLICE_X12Y116        LUT1 (Prop_lut1_I0_O)        0.043    11.288 r  LP1e2/b1x00__0_i_12/O
                         net (fo=1, routed)           0.000    11.288    LP1e2/b1x00__0_i_12_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    11.468 r  LP1e2/b1x00__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.468    LP1e2/b1x00__0_i_3_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.522 r  LP1e2/b1x00__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.522    LP1e2/b1x00__0_i_2_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    11.695 r  LP1e2/b1x00__0_i_1/O[1]
                         net (fo=5, routed)           0.334    12.028    LBO2/PD/e_in[14]
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_B[13]_P[1])
                                                      2.689    14.717 r  LBO2/PD/b0x11__2/P[1]
                         net (fo=2, routed)           0.657    15.375    LBO2/PD/b0x11__2_n_104
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.043    15.418 r  LBO2/PD/b0x11_carry_i_2__1/O
                         net (fo=1, routed)           0.000    15.418    LBO2/PD/b0x11_carry_i_2__1_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    15.613 r  LBO2/PD/b0x11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.613    LBO2/PD/b0x11_carry_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.666 r  LBO2/PD/b0x11_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.666    LBO2/PD/b0x11_carry__0_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.719 r  LBO2/PD/b0x11_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.719    LBO2/PD/b0x11_carry__1_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.772 r  LBO2/PD/b0x11_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.772    LBO2/PD/b0x11_carry__2_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.938 r  LBO2/PD/b0x11_carry__3/O[1]
                         net (fo=2, routed)           0.333    16.270    LBO2/PD/b0x11__3[33]
    SLICE_X10Y123        LUT2 (Prop_lut2_I0_O)        0.123    16.393 r  LBO2/PD/b0x10_carry__7_i_3__1/O
                         net (fo=1, routed)           0.000    16.393    LBO2/PD/b0x10_carry__7_i_3__1_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.649 r  LBO2/PD/b0x10_carry__7/CO[3]
                         net (fo=1, routed)           0.000    16.649    LBO2/PD/b0x10_carry__7_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.703 r  LBO2/PD/b0x10_carry__8/CO[3]
                         net (fo=1, routed)           0.007    16.711    LBO2/PD/b0x10_carry__8_n_0
    SLICE_X10Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.765 r  LBO2/PD/b0x10_carry__9/CO[3]
                         net (fo=1, routed)           0.000    16.765    LBO2/PD/b0x10_carry__9_n_0
    SLICE_X10Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.819 r  LBO2/PD/b0x10_carry__10/CO[3]
                         net (fo=1, routed)           0.000    16.819    LBO2/PD/b0x10_carry__10_n_0
    SLICE_X10Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.873 r  LBO2/PD/b0x10_carry__11/CO[3]
                         net (fo=1, routed)           0.000    16.873    LBO2/PD/b0x10_carry__11_n_0
    SLICE_X10Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    16.981 r  LBO2/PD/b0x10_carry__12/O[0]
                         net (fo=1, routed)           0.000    16.981    LBO2/PD/b0x10_carry__12_n_7
    SLICE_X10Y128        FDRE                                         r  LBO2/PD/b0x1_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.140    13.461    LBO2/PD/clk_in
    SLICE_X10Y128        FDRE                                         r  LBO2/PD/b0x1_reg[52]/C
                         clock pessimism              0.300    13.761    
                         clock uncertainty           -0.035    13.726    
    SLICE_X10Y128        FDRE (Setup_fdre_C_D)        0.076    13.802    LBO2/PD/b0x1_reg[52]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -16.981    
  -------------------------------------------------------------------
                         slack                                 -3.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.254ns (67.790%)  route 0.121ns (32.210%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.544     1.643    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X52Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  new_param_deser1/deser_clk_origin/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.863    new_param_deser1/deser_clk_origin/p_0_in[7]
    SLICE_X52Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     1.976 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.977    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.018 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.018    new_param_deser1/deser_clk_origin/data0[21]
    SLICE_X52Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.734     1.980    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X52Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[21]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X52Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    new_param_deser1/deser_clk_origin/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 DAC1/FSM_onehot_state_f_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.918%)  route 0.093ns (42.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.602     1.701    DAC1/clk_in
    SLICE_X3Y127         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDCE (Prop_fdce_C_Q)         0.100     1.801 r  DAC1/FSM_onehot_state_f_reg[7]/Q
                         net (fo=6, routed)           0.093     1.894    DAC1/FSM_onehot_state_f_reg_n_0_[7]
    SLICE_X2Y127         LUT4 (Prop_lut4_I2_O)        0.028     1.922 r  DAC1/FSM_onehot_state_f[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.922    DAC1/FSM_onehot_state_f[8]_i_1__1_n_0
    SLICE_X2Y127         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.800     2.046    DAC1/clk_in
    SLICE_X2Y127         FDCE                                         r  DAC1/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.334     1.712    
    SLICE_X2Y127         FDCE (Hold_fdce_C_D)         0.087     1.799    DAC1/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 LBO2/PI/b1x0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO2/PI/b0x1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.174ns (76.473%)  route 0.054ns (23.527%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.579     1.678    LBO2/PI/clk_in
    SLICE_X17Y138        FDRE                                         r  LBO2/PI/b1x0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y138        FDRE (Prop_fdre_C_Q)         0.100     1.778 r  LBO2/PI/b1x0_reg[11]/Q
                         net (fo=1, routed)           0.054     1.832    LBO2/PI/b1x0_reg_n_0_[11]
    SLICE_X16Y138        LUT2 (Prop_lut2_I1_O)        0.028     1.860 r  LBO2/PI/b0x10_carry__1_i_1__2/O
                         net (fo=1, routed)           0.000     1.860    LBO2/PI/b0x10_carry__1_i_1__2_n_0
    SLICE_X16Y138        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.906 r  LBO2/PI/b0x10_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.906    LBO2/PI/b0x10_carry__1_n_4
    SLICE_X16Y138        FDRE                                         r  LBO2/PI/b0x1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.778     2.024    LBO2/PI/clk_in
    SLICE_X16Y138        FDRE                                         r  LBO2/PI/b0x1_reg[11]/C
                         clock pessimism             -0.335     1.689    
    SLICE_X16Y138        FDRE (Hold_fdre_C_D)         0.092     1.781    LBO2/PI/b0x1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.265ns (68.709%)  route 0.121ns (31.291%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.544     1.643    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X52Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  new_param_deser1/deser_clk_origin/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.863    new_param_deser1/deser_clk_origin/p_0_in[7]
    SLICE_X52Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     1.976 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.977    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.029 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.029    new_param_deser1/deser_clk_origin/data0[23]
    SLICE_X52Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.734     1.980    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X52Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[23]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X52Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    new_param_deser1/deser_clk_origin/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 LBO1/PD/b1x0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LBO1/PD/b0x1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.175ns (76.243%)  route 0.055ns (23.757%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.567     1.666    LBO1/PD/clk_in
    SLICE_X13Y153        FDRE                                         r  LBO1/PD/b1x0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y153        FDRE (Prop_fdre_C_Q)         0.100     1.766 r  LBO1/PD/b1x0_reg[2]/Q
                         net (fo=1, routed)           0.055     1.821    LBO1/PD/b1x0[2]
    SLICE_X12Y153        LUT2 (Prop_lut2_I1_O)        0.028     1.849 r  LBO1/PD/b0x10_carry_i_2/O
                         net (fo=1, routed)           0.000     1.849    LBO1/PD/b0x10_carry_i_2_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     1.896 r  LBO1/PD/b0x10_carry/O[2]
                         net (fo=1, routed)           0.000     1.896    LBO1/PD/b0x10_carry_n_5
    SLICE_X12Y153        FDRE                                         r  LBO1/PD/b0x1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.772     2.018    LBO1/PD/clk_in
    SLICE_X12Y153        FDRE                                         r  LBO1/PD/b0x1_reg[2]/C
                         clock pessimism             -0.341     1.677    
    SLICE_X12Y153        FDRE (Hold_fdre_C_D)         0.092     1.769    LBO1/PD/b0x1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 relockSweep2/next_val_f_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep2/next_val_f_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.253ns (64.417%)  route 0.140ns (35.583%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.582     1.681    relockSweep2/clk_in
    SLICE_X11Y149        FDRE                                         r  relockSweep2/next_val_f_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.100     1.781 r  relockSweep2/next_val_f_reg[15]/Q
                         net (fo=3, routed)           0.139     1.920    relockSweep2/next_val_f[15]
    SLICE_X11Y149        LUT2 (Prop_lut2_I1_O)        0.028     1.948 r  relockSweep2/next_val_f[15]_i_2__0/O
                         net (fo=1, routed)           0.000     1.948    relockSweep2/next_val_f[15]_i_2__0_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     2.032 r  relockSweep2/next_val_f_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.033    relockSweep2/next_val_f_reg[15]_i_1__0_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.074 r  relockSweep2/next_val_f_reg[19]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.074    relockSweep2/next_val_f0_in[16]
    SLICE_X11Y150        FDRE                                         r  relockSweep2/next_val_f_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.773     2.019    relockSweep2/clk_in
    SLICE_X11Y150        FDRE                                         r  relockSweep2/next_val_f_reg[16]/C
                         clock pessimism             -0.147     1.872    
    SLICE_X11Y150        FDRE (Hold_fdre_C_D)         0.071     1.943    relockSweep2/next_val_f_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.273ns (69.345%)  route 0.121ns (30.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.544     1.643    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X52Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  new_param_deser1/deser_clk_origin/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.863    new_param_deser1/deser_clk_origin/p_0_in[7]
    SLICE_X52Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     1.976 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.977    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.037 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.037    new_param_deser1/deser_clk_origin/data0[22]
    SLICE_X52Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.734     1.980    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X52Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[22]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X52Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    new_param_deser1/deser_clk_origin/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 LP1e2/b1x0_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b0x1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.271ns (77.824%)  route 0.077ns (22.176%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.686     1.785    LP1e2/clk_in
    SLICE_X12Y49         FDRE                                         r  LP1e2/b1x0_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.118     1.903 r  LP1e2/b1x0_reg[39]/Q
                         net (fo=1, routed)           0.077     1.980    LP1e2/b1x0[39]
    SLICE_X13Y49         LUT2 (Prop_lut2_I1_O)        0.028     2.008 r  LP1e2/b0x1[39]_i_3__0/O
                         net (fo=1, routed)           0.000     2.008    LP1e2/b0x1[39]_i_3__0_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     2.092 r  LP1e2/b0x1_reg[39]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.092    LP1e2/b0x1_reg[39]_i_1__0_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.133 r  LP1e2/b0x1_reg[43]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.133    LP1e2/b0x1_reg[43]_i_1__0_n_7
    SLICE_X13Y50         FDRE                                         r  LP1e2/b0x1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.854     2.100    LP1e2/clk_in
    SLICE_X13Y50         FDRE                                         r  LP1e2/b0x1_reg[40]/C
                         clock pessimism             -0.175     1.925    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.071     1.996    LP1e2/b0x1_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.278ns (69.729%)  route 0.121ns (30.271%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.544     1.643    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X52Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  new_param_deser1/deser_clk_origin/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.863    new_param_deser1/deser_clk_origin/p_0_in[7]
    SLICE_X52Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     1.976 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.977    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.042 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.042    new_param_deser1/deser_clk_origin/data0[24]
    SLICE_X52Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.734     1.980    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X52Y150        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[24]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X52Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    new_param_deser1/deser_clk_origin/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 new_param_deser1/deser_clk_origin/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_param_deser1/deser_clk_origin/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.279ns (69.805%)  route 0.121ns (30.195%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.544     1.643    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X52Y149        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  new_param_deser1/deser_clk_origin/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.863    new_param_deser1/deser_clk_origin/p_0_in[7]
    SLICE_X52Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     1.976 r  new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.977    new_param_deser1/deser_clk_origin/counter_reg[20]_i_1__1_n_0
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.002 r  new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     2.002    new_param_deser1/deser_clk_origin/counter_reg[24]_i_1__1_n_0
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.043 r  new_param_deser1/deser_clk_origin/counter_reg[26]_i_2__0/O[0]
                         net (fo=1, routed)           0.000     2.043    new_param_deser1/deser_clk_origin/data0[25]
    SLICE_X52Y151        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.734     1.980    new_param_deser1/deser_clk_origin/clk_in
    SLICE_X52Y151        FDRE                                         r  new_param_deser1/deser_clk_origin/counter_reg[25]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X52Y151        FDRE (Hold_fdre_C_D)         0.071     1.904    new_param_deser1/deser_clk_origin/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         10.000      8.592      BUFGCTRL_X0Y8    BUFG_clk100/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X0Y159     ADC/ADC01_out_reg[14]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X0Y159     ADC/ADC01_out_reg[8]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X0Y159     ADC/ADC01_out_reg[9]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X43Y165    LBO1/PI/b1x0_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X43Y167    LBO1/PI/b1x0_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X43Y167    LBO1/PI/b1x0_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X43Y167    LBO1/PI/b1x0_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X43Y167    LBO1/PI/b1x0_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X43Y168    LBO1/PI/b1x0_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X43Y168    LBO1/PI/b1x0_reg[13]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X6Y120     ADC/FSM_onehot_state_f_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X6Y120     ADC/FSM_onehot_state_f_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X6Y120     ADC/FSM_onehot_state_f_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         5.000       4.650      SLICE_X4Y120     ADC/FSM_onehot_state_f_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        1.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.223ns (8.183%)  route 2.502ns (91.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns = ( 11.446 - 5.000 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.325     6.875    DAC0/clkD
    SLICE_X0Y163         FDRE                                         r  DAC0/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.223     7.098 r  DAC0/data_in_reg[33]/Q
                         net (fo=1, routed)           2.502     9.601    DAC0/data_in[33]
    OLOGIC_X0Y246        ODDR                                         r  DAC0/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.385    11.446    DAC0/clkD
    OLOGIC_X0Y246        ODDR                                         r  DAC0/pins[15].ODDR_inst/C
                         clock pessimism              0.502    11.948    
                         clock uncertainty           -0.072    11.877    
    OLOGIC_X0Y246        ODDR (Setup_oddr_C_D2)      -0.473    11.404    DAC0/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.223ns (8.636%)  route 2.359ns (91.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.444ns = ( 11.444 - 5.000 ) 
    Source Clock Delay      (SCD):    6.876ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.326     6.876    DAC0/clkD
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDRE (Prop_fdre_C_Q)         0.223     7.099 r  DAC0/data_in_reg[25]/Q
                         net (fo=1, routed)           2.359     9.459    DAC0/data_in[25]
    OLOGIC_X0Y240        ODDR                                         r  DAC0/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.383    11.444    DAC0/clkD
    OLOGIC_X0Y240        ODDR                                         r  DAC0/pins[7].ODDR_inst/C
                         clock pessimism              0.502    11.946    
                         clock uncertainty           -0.072    11.875    
    OLOGIC_X0Y240        ODDR (Setup_oddr_C_D2)      -0.473    11.402    DAC0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.223ns (9.865%)  route 2.037ns (90.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.444ns = ( 11.444 - 5.000 ) 
    Source Clock Delay      (SCD):    6.860ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.310     6.860    DAC0/clkD
    SLICE_X5Y176         FDRE                                         r  DAC0/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y176         FDRE (Prop_fdre_C_Q)         0.223     7.083 r  DAC0/data_in_reg[7]/Q
                         net (fo=1, routed)           2.037     9.121    DAC0/data_in[7]
    OLOGIC_X0Y240        ODDR                                         r  DAC0/pins[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.383    11.444    DAC0/clkD
    OLOGIC_X0Y240        ODDR                                         r  DAC0/pins[7].ODDR_inst/C
                         clock pessimism              0.502    11.946    
                         clock uncertainty           -0.072    11.875    
    OLOGIC_X0Y240        ODDR (Setup_oddr_C_D1)      -0.500    11.375    DAC0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.375    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.223ns (10.462%)  route 1.909ns (89.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns = ( 11.446 - 5.000 ) 
    Source Clock Delay      (SCD):    6.863ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.313     6.863    DAC0/clkD
    SLICE_X5Y178         FDRE                                         r  DAC0/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDRE (Prop_fdre_C_Q)         0.223     7.086 r  DAC0/data_in_reg[15]/Q
                         net (fo=1, routed)           1.909     8.995    DAC0/data_in[15]
    OLOGIC_X0Y246        ODDR                                         r  DAC0/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.385    11.446    DAC0/clkD
    OLOGIC_X0Y246        ODDR                                         r  DAC0/pins[15].ODDR_inst/C
                         clock pessimism              0.502    11.948    
                         clock uncertainty           -0.072    11.877    
    OLOGIC_X0Y246        ODDR (Setup_oddr_C_D1)      -0.500    11.377    DAC0/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.377    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.479ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.223ns (10.949%)  route 1.814ns (89.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.434ns = ( 11.434 - 5.000 ) 
    Source Clock Delay      (SCD):    6.876ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.326     6.876    DAC0/clkD
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDRE (Prop_fdre_C_Q)         0.223     7.099 r  DAC0/data_in_reg[23]/Q
                         net (fo=1, routed)           1.814     8.913    DAC0/data_in[23]
    OLOGIC_X0Y224        ODDR                                         r  DAC0/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.373    11.434    DAC0/clkD
    OLOGIC_X0Y224        ODDR                                         r  DAC0/pins[5].ODDR_inst/C
                         clock pessimism              0.502    11.936    
                         clock uncertainty           -0.072    11.865    
    OLOGIC_X0Y224        ODDR (Setup_oddr_C_D2)      -0.473    11.392    DAC0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.392    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.223ns (12.086%)  route 1.622ns (87.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.436ns = ( 11.436 - 5.000 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.325     6.875    DAC0/clkD
    SLICE_X0Y163         FDRE                                         r  DAC0/data_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.223     7.098 r  DAC0/data_in_reg[31]/Q
                         net (fo=1, routed)           1.622     8.720    DAC0/data_in[31]
    OLOGIC_X0Y222        ODDR                                         r  DAC0/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.375    11.436    DAC0/clkD
    OLOGIC_X0Y222        ODDR                                         r  DAC0/pins[13].ODDR_inst/C
                         clock pessimism              0.502    11.938    
                         clock uncertainty           -0.072    11.867    
    OLOGIC_X0Y222        ODDR (Setup_oddr_C_D2)      -0.473    11.394    DAC0/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.394    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.223ns (13.268%)  route 1.458ns (86.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.444ns = ( 11.444 - 5.000 ) 
    Source Clock Delay      (SCD):    6.877ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.327     6.877    DAC0/clkD
    SLICE_X0Y160         FDRE                                         r  DAC0/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y160         FDRE (Prop_fdre_C_Q)         0.223     7.100 r  DAC0/data_in_reg[21]/Q
                         net (fo=1, routed)           1.458     8.558    DAC0/data_in[21]
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.383    11.444    DAC0/clkD
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
                         clock pessimism              0.502    11.946    
                         clock uncertainty           -0.072    11.875    
    OLOGIC_X0Y208        ODDR (Setup_oddr_C_D2)      -0.473    11.402    DAC0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.223ns (13.492%)  route 1.430ns (86.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.434ns = ( 11.434 - 5.000 ) 
    Source Clock Delay      (SCD):    6.860ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.310     6.860    DAC0/clkD
    SLICE_X5Y176         FDRE                                         r  DAC0/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y176         FDRE (Prop_fdre_C_Q)         0.223     7.083 r  DAC0/data_in_reg[5]/Q
                         net (fo=1, routed)           1.430     8.513    DAC0/data_in[5]
    OLOGIC_X0Y224        ODDR                                         r  DAC0/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.373    11.434    DAC0/clkD
    OLOGIC_X0Y224        ODDR                                         r  DAC0/pins[5].ODDR_inst/C
                         clock pessimism              0.502    11.936    
                         clock uncertainty           -0.072    11.865    
    OLOGIC_X0Y224        ODDR (Setup_oddr_C_D1)      -0.500    11.365    DAC0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  2.851    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.223ns (13.802%)  route 1.393ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.444ns = ( 11.444 - 5.000 ) 
    Source Clock Delay      (SCD):    6.876ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.326     6.876    DAC0/clkD
    SLICE_X0Y162         FDRE                                         r  DAC0/data_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.223     7.099 r  DAC0/data_in_reg[27]/Q
                         net (fo=1, routed)           1.393     8.492    DAC0/data_in[27]
    OLOGIC_X0Y206        ODDR                                         r  DAC0/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.383    11.444    DAC0/clkD
    OLOGIC_X0Y206        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
                         clock pessimism              0.502    11.946    
                         clock uncertainty           -0.072    11.875    
    OLOGIC_X0Y206        ODDR (Setup_oddr_C_D2)      -0.473    11.402    DAC0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.223ns (13.802%)  route 1.393ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns = ( 11.446 - 5.000 ) 
    Source Clock Delay      (SCD):    6.877ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.327     6.877    DAC0/clkD
    SLICE_X0Y160         FDRE                                         r  DAC0/data_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y160         FDRE (Prop_fdre_C_Q)         0.223     7.100 r  DAC0/data_in_reg[19]/Q
                         net (fo=1, routed)           1.393     8.493    DAC0/data_in[19]
    OLOGIC_X0Y204        ODDR                                         r  DAC0/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.385    11.446    DAC0/clkD
    OLOGIC_X0Y204        ODDR                                         r  DAC0/pins[1].ODDR_inst/C
                         clock pessimism              0.502    11.948    
                         clock uncertainty           -0.072    11.877    
    OLOGIC_X0Y204        ODDR (Setup_oddr_C_D2)      -0.473    11.404    DAC0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  2.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.114%)  route 0.193ns (65.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.582ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.594     1.693    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.595     2.925    DAC0/clkD
    SLICE_X0Y163         FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.100     3.025 r  DAC0/data_in_reg[32]/Q
                         net (fo=1, routed)           0.193     3.218    DAC0/data_in[32]
    OLOGIC_X0Y164        ODDR                                         r  DAC0/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.803     2.049    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.828     3.582    DAC0/clkD
    OLOGIC_X0Y164        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
                         clock pessimism             -0.597     2.985    
    OLOGIC_X0Y164        ODDR (Hold_oddr_C_D2)       -0.087     2.898    DAC0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.730%)  route 0.206ns (67.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.577ns
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.594     1.693    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.586     2.916    DAC0/clkD
    SLICE_X5Y177         FDRE                                         r  DAC0/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_fdre_C_Q)         0.100     3.016 r  DAC0/data_in_reg[10]/Q
                         net (fo=1, routed)           0.206     3.222    DAC0/data_in[10]
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.803     2.049    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.823     3.577    DAC0/clkD
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/C
                         clock pessimism             -0.597     2.980    
    OLOGIC_X0Y178        ODDR (Hold_oddr_C_D1)       -0.087     2.893    DAC0/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.100ns (15.790%)  route 0.533ns (84.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.594     1.693    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.586     2.916    DAC0/clkD
    SLICE_X5Y177         FDRE                                         r  DAC0/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_fdre_C_Q)         0.100     3.016 r  DAC0/data_in_reg[11]/Q
                         net (fo=1, routed)           0.533     3.549    DAC0/data_in[11]
    OLOGIC_X0Y202        ODDR                                         r  DAC0/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.803     2.049    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.934     3.688    DAC0/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism             -0.432     3.256    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D1)       -0.087     3.169    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.169    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.100ns (27.985%)  route 0.257ns (72.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.594     1.693    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.585     2.915    DAC0/clkD
    SLICE_X5Y176         FDRE                                         r  DAC0/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y176         FDRE (Prop_fdre_C_Q)         0.100     3.015 r  DAC0/data_in_reg[4]/Q
                         net (fo=1, routed)           0.257     3.272    DAC0/data_in[4]
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.803     2.049    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.822     3.576    DAC0/clkD
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
                         clock pessimism             -0.597     2.979    
    OLOGIC_X0Y174        ODDR (Hold_oddr_C_D1)       -0.087     2.892    DAC0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.100ns (26.141%)  route 0.283ns (73.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.578ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.594     1.693    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.595     2.925    DAC0/clkD
    SLICE_X0Y163         FDRE                                         r  DAC0/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.100     3.025 r  DAC0/data_in_reg[30]/Q
                         net (fo=1, routed)           0.283     3.308    DAC0/data_in[30]
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.803     2.049    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.824     3.578    DAC0/clkD
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[12].ODDR_inst/C
                         clock pessimism             -0.597     2.981    
    OLOGIC_X0Y170        ODDR (Hold_oddr_C_D2)       -0.087     2.894    DAC0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           3.308    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.100ns (14.701%)  route 0.580ns (85.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.594     1.693    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.596     2.926    DAC0/clkD
    SLICE_X0Y162         FDRE                                         r  DAC0/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.100     3.026 r  DAC0/data_in_reg[29]/Q
                         net (fo=1, routed)           0.580     3.606    DAC0/data_in[29]
    OLOGIC_X0Y202        ODDR                                         r  DAC0/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.803     2.049    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.934     3.688    DAC0/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism             -0.432     3.256    
    OLOGIC_X0Y202        ODDR (Hold_oddr_C_D2)       -0.087     3.169    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.169    
                         arrival time                           3.606    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.100ns (22.980%)  route 0.335ns (77.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.578ns
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.594     1.693    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.587     2.917    DAC0/clkD
    SLICE_X5Y178         FDRE                                         r  DAC0/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDRE (Prop_fdre_C_Q)         0.100     3.017 r  DAC0/data_in_reg[12]/Q
                         net (fo=1, routed)           0.335     3.352    DAC0/data_in[12]
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.803     2.049    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.824     3.578    DAC0/clkD
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[12].ODDR_inst/C
                         clock pessimism             -0.597     2.981    
    OLOGIC_X0Y170        ODDR (Hold_oddr_C_D1)       -0.087     2.894    DAC0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.100ns (13.792%)  route 0.625ns (86.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.594     1.693    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.584     2.914    DAC0/clkD
    SLICE_X5Y175         FDRE                                         r  DAC0/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y175         FDRE (Prop_fdre_C_Q)         0.100     3.014 r  DAC0/data_in_reg[3]/Q
                         net (fo=1, routed)           0.625     3.639    DAC0/data_in[3]
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.803     2.049    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.932     3.686    DAC0/clkD
    OLOGIC_X0Y208        ODDR                                         r  DAC0/pins[3].ODDR_inst/C
                         clock pessimism             -0.432     3.254    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D1)       -0.087     3.167    DAC0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.100ns (21.303%)  route 0.369ns (78.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.594     1.693    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.586     2.916    DAC0/clkD
    SLICE_X5Y177         FDRE                                         r  DAC0/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_fdre_C_Q)         0.100     3.016 r  DAC0/data_in_reg[8]/Q
                         net (fo=1, routed)           0.369     3.385    DAC0/data_in[8]
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.803     2.049    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.831     3.585    DAC0/clkD
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[8].ODDR_inst/C
                         clock pessimism             -0.597     2.988    
    OLOGIC_X0Y190        ODDR (Hold_oddr_C_D1)       -0.087     2.901    DAC0/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           3.385    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.100ns (21.982%)  route 0.355ns (78.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.594     1.693    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.743 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.304    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.330 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.597     2.927    DAC0/clkD
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y161         FDRE (Prop_fdre_C_Q)         0.100     3.027 r  DAC0/data_in_reg[22]/Q
                         net (fo=1, routed)           0.355     3.382    DAC0/data_in[22]
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.803     2.049    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.102 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.724    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.754 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.822     3.576    DAC0/clkD
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[4].ODDR_inst/C
                         clock pessimism             -0.597     2.979    
    OLOGIC_X0Y174        ODDR (Hold_oddr_C_D2)       -0.087     2.892    DAC0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.490    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    DAC0/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y196    DAC0/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y178    DAC0/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y202    DAC0/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y170    DAC0/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y222    DAC0/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y164    DAC0/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y246    DAC0/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y198    DAC0/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X5Y177     DAC0/data_in_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X5Y177     DAC0/data_in_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y160     DAC0/data_in_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y160     DAC0/data_in_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y160     DAC0/data_in_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y160     DAC0/data_in_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X5Y176     DAC0/data_in_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X5Y176     DAC0/data_in_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X5Y176     DAC0/data_in_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X5Y176     DAC0/data_in_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y160     DAC0/data_in_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y160     DAC0/data_in_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y160     DAC0/data_in_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y160     DAC0/data_in_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y161     DAC0/data_in_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y161     DAC0/data_in_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y161     DAC0/data_in_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y161     DAC0/data_in_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X5Y176     DAC0/data_in_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X5Y176     DAC0/data_in_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2_1
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.259ns (6.126%)  route 3.969ns (93.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    7.840ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.274     7.840    DAC1/clkD
    SLICE_X12Y117        FDRE                                         r  DAC1/data_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDRE (Prop_fdre_C_Q)         0.259     8.099 r  DAC1/data_in_reg[27]/Q
                         net (fo=1, routed)           3.969    12.068    DAC1/data_in[27]
    OLOGIC_X0Y244        ODDR                                         r  DAC1/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.383    12.440    DAC1/clkD
    OLOGIC_X0Y244        ODDR                                         r  DAC1/pins[9].ODDR_inst/C
                         clock pessimism              0.509    12.949    
                         clock uncertainty           -0.072    12.878    
    OLOGIC_X0Y244        ODDR (Setup_oddr_C_D2)      -0.473    12.405    DAC1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 0.259ns (6.103%)  route 3.985ns (93.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.666ns = ( 12.666 - 5.000 ) 
    Source Clock Delay      (SCD):    7.839ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.273     7.839    DAC1/clkD
    SLICE_X12Y118        FDRE                                         r  DAC1/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.259     8.098 r  DAC1/data_in_reg[32]/Q
                         net (fo=1, routed)           3.985    12.083    DAC1/data_in[32]
    OLOGIC_X0Y8          ODDR                                         r  DAC1/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.609    12.666    DAC1/clkD
    OLOGIC_X0Y8          ODDR                                         r  DAC1/pins[14].ODDR_inst/C
                         clock pessimism              0.522    13.188    
                         clock uncertainty           -0.072    13.117    
    OLOGIC_X0Y8          ODDR (Setup_oddr_C_D2)      -0.473    12.644    DAC1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.644    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.259ns (7.258%)  route 3.309ns (92.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.438ns = ( 12.438 - 5.000 ) 
    Source Clock Delay      (SCD):    7.840ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.274     7.840    DAC1/clkD
    SLICE_X12Y117        FDRE                                         r  DAC1/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDRE (Prop_fdre_C_Q)         0.259     8.099 r  DAC1/data_in_reg[29]/Q
                         net (fo=1, routed)           3.309    11.409    DAC1/data_in[29]
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.381    12.438    DAC1/clkD
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[11].ODDR_inst/C
                         clock pessimism              0.509    12.947    
                         clock uncertainty           -0.072    12.876    
    OLOGIC_X0Y216        ODDR (Setup_oddr_C_D2)      -0.473    12.403    DAC1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -11.409    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.259ns (7.320%)  route 3.279ns (92.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.438ns = ( 12.438 - 5.000 ) 
    Source Clock Delay      (SCD):    7.841ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.275     7.841    DAC1/clkD
    SLICE_X12Y116        FDRE                                         r  DAC1/data_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDRE (Prop_fdre_C_Q)         0.259     8.100 r  DAC1/data_in_reg[25]/Q
                         net (fo=1, routed)           3.279    11.379    DAC1/data_in[25]
    OLOGIC_X0Y214        ODDR                                         r  DAC1/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.381    12.438    DAC1/clkD
    OLOGIC_X0Y214        ODDR                                         r  DAC1/pins[7].ODDR_inst/C
                         clock pessimism              0.509    12.947    
                         clock uncertainty           -0.072    12.876    
    OLOGIC_X0Y214        ODDR (Setup_oddr_C_D2)      -0.473    12.403    DAC1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.259ns (7.676%)  route 3.115ns (92.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    7.842ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.276     7.842    DAC1/clkD
    SLICE_X12Y115        FDRE                                         r  DAC1/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDRE (Prop_fdre_C_Q)         0.259     8.101 r  DAC1/data_in_reg[21]/Q
                         net (fo=1, routed)           3.115    11.217    DAC1/data_in[21]
    OLOGIC_X0Y242        ODDR                                         r  DAC1/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.383    12.440    DAC1/clkD
    OLOGIC_X0Y242        ODDR                                         r  DAC1/pins[3].ODDR_inst/C
                         clock pessimism              0.509    12.949    
                         clock uncertainty           -0.072    12.878    
    OLOGIC_X0Y242        ODDR (Setup_oddr_C_D2)      -0.473    12.405    DAC1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.223ns (6.279%)  route 3.328ns (93.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.666ns = ( 12.666 - 5.000 ) 
    Source Clock Delay      (SCD):    7.841ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.275     7.841    DAC1/clkD
    SLICE_X9Y153         FDRE                                         r  DAC1/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDRE (Prop_fdre_C_Q)         0.223     8.064 r  DAC1/data_in_reg[14]/Q
                         net (fo=1, routed)           3.328    11.393    DAC1/data_in[14]
    OLOGIC_X0Y8          ODDR                                         r  DAC1/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.609    12.666    DAC1/clkD
    OLOGIC_X0Y8          ODDR                                         r  DAC1/pins[14].ODDR_inst/C
                         clock pessimism              0.509    13.175    
                         clock uncertainty           -0.072    13.104    
    OLOGIC_X0Y8          ODDR (Setup_oddr_C_D1)      -0.500    12.604    DAC1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                         -11.393    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.223ns (6.606%)  route 3.153ns (93.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.664ns = ( 12.664 - 5.000 ) 
    Source Clock Delay      (SCD):    7.841ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.275     7.841    DAC1/clkD
    SLICE_X9Y153         FDRE                                         r  DAC1/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDRE (Prop_fdre_C_Q)         0.223     8.064 r  DAC1/data_in_reg[15]/Q
                         net (fo=1, routed)           3.153    11.217    DAC1/data_in[15]
    OLOGIC_X0Y34         ODDR                                         r  DAC1/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.607    12.664    DAC1/clkD
    OLOGIC_X0Y34         ODDR                                         r  DAC1/pins[15].ODDR_inst/C
                         clock pessimism              0.509    13.173    
                         clock uncertainty           -0.072    13.102    
    OLOGIC_X0Y34         ODDR (Setup_oddr_C_D1)      -0.500    12.602    DAC1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.223ns (7.081%)  route 2.926ns (92.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    7.841ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.275     7.841    DAC1/clkD
    SLICE_X9Y152         FDRE                                         r  DAC1/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_fdre_C_Q)         0.223     8.064 r  DAC1/data_in_reg[9]/Q
                         net (fo=1, routed)           2.926    10.991    DAC1/data_in[9]
    OLOGIC_X0Y244        ODDR                                         r  DAC1/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.383    12.440    DAC1/clkD
    OLOGIC_X0Y244        ODDR                                         r  DAC1/pins[9].ODDR_inst/C
                         clock pessimism              0.522    12.962    
                         clock uncertainty           -0.072    12.891    
    OLOGIC_X0Y244        ODDR (Setup_oddr_C_D1)      -0.500    12.391    DAC1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.223ns (7.162%)  route 2.891ns (92.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    7.841ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.275     7.841    DAC1/clkD
    SLICE_X9Y150         FDRE                                         r  DAC1/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.223     8.064 r  DAC1/data_in_reg[1]/Q
                         net (fo=1, routed)           2.891    10.955    DAC1/data_in[1]
    OLOGIC_X0Y238        ODDR                                         r  DAC1/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.383    12.440    DAC1/clkD
    OLOGIC_X0Y238        ODDR                                         r  DAC1/pins[1].ODDR_inst/C
                         clock pessimism              0.522    12.962    
                         clock uncertainty           -0.072    12.891    
    OLOGIC_X0Y238        ODDR (Setup_oddr_C_D1)      -0.500    12.391    DAC1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.223ns (7.431%)  route 2.778ns (92.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    7.841ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.275     7.841    DAC1/clkD
    SLICE_X9Y150         FDRE                                         r  DAC1/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.223     8.064 r  DAC1/data_in_reg[3]/Q
                         net (fo=1, routed)           2.778    10.842    DAC1/data_in[3]
    OLOGIC_X0Y242        ODDR                                         r  DAC1/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.383    12.440    DAC1/clkD
    OLOGIC_X0Y242        ODDR                                         r  DAC1/pins[3].ODDR_inst/C
                         clock pessimism              0.522    12.962    
                         clock uncertainty           -0.072    12.891    
    OLOGIC_X0Y242        ODDR (Setup_oddr_C_D1)      -0.500    12.391    DAC1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  1.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.100ns (21.685%)  route 0.361ns (78.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.103ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.697     1.796    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.610     3.413    DAC1/clkD
    SLICE_X4Y142         FDRE                                         r  DAC1/data_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.100     3.513 r  DAC1/data_in_reg[18]/Q
                         net (fo=1, routed)           0.361     3.874    DAC1/data_in[18]
    OLOGIC_X0Y156        ODDR                                         r  DAC1/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.946     2.192    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.832     4.103    DAC1/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC1/pins[0].ODDR_inst/C
                         clock pessimism             -0.468     3.635    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D2)       -0.087     3.548    DAC1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.548    
                         arrival time                           3.874    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.100ns (21.303%)  route 0.369ns (78.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.104ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.697     1.796    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.568     3.371    DAC1/clkD
    SLICE_X9Y151         FDRE                                         r  DAC1/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y151         FDRE (Prop_fdre_C_Q)         0.100     3.471 r  DAC1/data_in_reg[4]/Q
                         net (fo=1, routed)           0.369     3.840    DAC1/data_in[4]
    OLOGIC_X0Y154        ODDR                                         r  DAC1/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.946     2.192    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.833     4.104    DAC1/clkD
    OLOGIC_X0Y154        ODDR                                         r  DAC1/pins[4].ODDR_inst/C
                         clock pessimism             -0.641     3.463    
    OLOGIC_X0Y154        ODDR (Hold_oddr_C_D1)       -0.087     3.376    DAC1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.376    
                         arrival time                           3.840    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.100ns (20.733%)  route 0.382ns (79.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.103ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.697     1.796    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.568     3.371    DAC1/clkD
    SLICE_X9Y150         FDRE                                         r  DAC1/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.100     3.471 r  DAC1/data_in_reg[0]/Q
                         net (fo=1, routed)           0.382     3.853    DAC1/data_in[0]
    OLOGIC_X0Y156        ODDR                                         r  DAC1/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.946     2.192    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.832     4.103    DAC1/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC1/pins[0].ODDR_inst/C
                         clock pessimism             -0.641     3.462    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D1)       -0.087     3.375    DAC1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.375    
                         arrival time                           3.853    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.100ns (19.702%)  route 0.408ns (80.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.105ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.697     1.796    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.568     3.371    DAC1/clkD
    SLICE_X9Y150         FDRE                                         r  DAC1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.100     3.471 r  DAC1/data_in_reg[2]/Q
                         net (fo=1, routed)           0.408     3.879    DAC1/data_in[2]
    OLOGIC_X0Y152        ODDR                                         r  DAC1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.946     2.192    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.834     4.105    DAC1/clkD
    OLOGIC_X0Y152        ODDR                                         r  DAC1/pins[2].ODDR_inst/C
                         clock pessimism             -0.641     3.464    
    OLOGIC_X0Y152        ODDR (Hold_oddr_C_D1)       -0.087     3.377    DAC1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.377    
                         arrival time                           3.879    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.100ns (18.705%)  route 0.435ns (81.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.697     1.796    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.568     3.371    DAC1/clkD
    SLICE_X9Y151         FDRE                                         r  DAC1/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y151         FDRE (Prop_fdre_C_Q)         0.100     3.471 r  DAC1/data_in_reg[6]/Q
                         net (fo=1, routed)           0.435     3.906    DAC1/data_in[6]
    OLOGIC_X0Y162        ODDR                                         r  DAC1/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.946     2.192    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.831     4.102    DAC1/clkD
    OLOGIC_X0Y162        ODDR                                         r  DAC1/pins[6].ODDR_inst/C
                         clock pessimism             -0.641     3.461    
    OLOGIC_X0Y162        ODDR (Hold_oddr_C_D1)       -0.087     3.374    DAC1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.374    
                         arrival time                           3.906    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.100ns (17.859%)  route 0.460ns (82.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.099ns
    Source Clock Delay      (SCD):    3.370ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.697     1.796    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.567     3.370    DAC1/clkD
    SLICE_X9Y153         FDRE                                         r  DAC1/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDRE (Prop_fdre_C_Q)         0.100     3.470 r  DAC1/data_in_reg[12]/Q
                         net (fo=1, routed)           0.460     3.930    DAC1/data_in[12]
    OLOGIC_X0Y166        ODDR                                         r  DAC1/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.946     2.192    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.828     4.099    DAC1/clkD
    OLOGIC_X0Y166        ODDR                                         r  DAC1/pins[12].ODDR_inst/C
                         clock pessimism             -0.641     3.458    
    OLOGIC_X0Y166        ODDR (Hold_oddr_C_D1)       -0.087     3.371    DAC1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.100ns (17.289%)  route 0.478ns (82.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.097ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.697     1.796    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.568     3.371    DAC1/clkD
    SLICE_X9Y152         FDRE                                         r  DAC1/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_fdre_C_Q)         0.100     3.471 r  DAC1/data_in_reg[8]/Q
                         net (fo=1, routed)           0.478     3.949    DAC1/data_in[8]
    OLOGIC_X0Y168        ODDR                                         r  DAC1/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.946     2.192    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.826     4.097    DAC1/clkD
    OLOGIC_X0Y168        ODDR                                         r  DAC1/pins[8].ODDR_inst/C
                         clock pessimism             -0.641     3.456    
    OLOGIC_X0Y168        ODDR (Hold_oddr_C_D1)       -0.087     3.369    DAC1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.949    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.641%)  route 0.539ns (84.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.094ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.697     1.796    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.568     3.371    DAC1/clkD
    SLICE_X9Y152         FDRE                                         r  DAC1/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_fdre_C_Q)         0.100     3.471 r  DAC1/data_in_reg[10]/Q
                         net (fo=1, routed)           0.539     4.010    DAC1/data_in[10]
    OLOGIC_X0Y172        ODDR                                         r  DAC1/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.946     2.192    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.823     4.094    DAC1/clkD
    OLOGIC_X0Y172        ODDR                                         r  DAC1/pins[10].ODDR_inst/C
                         clock pessimism             -0.641     3.453    
    OLOGIC_X0Y172        ODDR (Hold_oddr_C_D1)       -0.087     3.366    DAC1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.366    
                         arrival time                           4.010    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.118ns (13.090%)  route 0.783ns (86.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.105ns
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.697     1.796    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.577     3.380    DAC1/clkD
    SLICE_X12Y115        FDRE                                         r  DAC1/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDRE (Prop_fdre_C_Q)         0.118     3.498 r  DAC1/data_in_reg[20]/Q
                         net (fo=1, routed)           0.783     4.282    DAC1/data_in[20]
    OLOGIC_X0Y152        ODDR                                         r  DAC1/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.946     2.192    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.834     4.105    DAC1/clkD
    OLOGIC_X0Y152        ODDR                                         r  DAC1/pins[2].ODDR_inst/C
                         clock pessimism             -0.468     3.637    
    OLOGIC_X0Y152        ODDR (Hold_oddr_C_D2)       -0.087     3.550    DAC1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.282    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.100ns (9.053%)  route 1.005ns (90.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    3.370ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.697     1.796    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.846 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.777    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.803 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.567     3.370    DAC1/clkD
    SLICE_X9Y153         FDRE                                         r  DAC1/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDRE (Prop_fdre_C_Q)         0.100     3.470 r  DAC1/data_in_reg[13]/Q
                         net (fo=1, routed)           1.005     4.475    DAC1/data_in[13]
    OLOGIC_X0Y212        ODDR                                         r  DAC1/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.946     2.192    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.245 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.241    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.271 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.931     4.202    DAC1/clkD
    OLOGIC_X0Y212        ODDR                                         r  DAC1/pins[13].ODDR_inst/C
                         clock pessimism             -0.476     3.726    
    OLOGIC_X0Y212        ODDR (Hold_oddr_C_D1)       -0.087     3.639    DAC1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.639    
                         arrival time                           4.475    
  -------------------------------------------------------------------
                         slack                                  0.836    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y2    DAC1/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y156    DAC1/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y172    DAC1/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y216    DAC1/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y166    DAC1/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y212    DAC1/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y8      DAC1/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y34     DAC1/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y158    DAC1/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X12Y116    DAC1/data_in_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X12Y116    DAC1/data_in_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X12Y116    DAC1/data_in_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X12Y116    DAC1/data_in_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X12Y117    DAC1/data_in_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X12Y117    DAC1/data_in_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X12Y117    DAC1/data_in_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X12Y117    DAC1/data_in_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X9Y150     DAC1/data_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X9Y152     DAC1/data_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X9Y150     DAC1/data_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X9Y152     DAC1/data_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X9Y152     DAC1/data_in_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X9Y153     DAC1/data_in_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X9Y153     DAC1/data_in_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X9Y153     DAC1/data_in_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X9Y153     DAC1/data_in_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y142     DAC1/data_in_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X12Y115    DAC1/data_in_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X9Y150     DAC1/data_in_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk200_int
  To Clock:  clk200_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_int
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  ADC/inputdelay/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  ADC/inputdelay_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y5    ADC/BUFG_clk200/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT3
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  ADC/inputdelay/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  ADC/inputdelay_REPLICATED_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y7    DAC0/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.070         5.000       3.930      OLOGIC_X0Y160    DAC0/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkENC_int
  To Clock:  clkENC_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkENC_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y6    ADC/BUFG_clkENC/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.070         10.000      8.930      OLOGIC_X0Y42     ADC/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_2
  To Clock:  clkFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        5.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 0.223ns (4.575%)  route 4.652ns (95.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           4.652    11.756    ADC/bit_slip0
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.548    16.603    ADC/clk_div
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.105    
                         clock uncertainty           -0.080    17.026    
    ILOGIC_X0Y2          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.014    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.014    
                         arrival time                         -11.756    
  -------------------------------------------------------------------
                         slack                                  5.258    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 0.223ns (4.799%)  route 4.424ns (95.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 16.599 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           4.424    11.528    ADC/bit_slip0
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.544    16.599    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.101    
                         clock uncertainty           -0.080    17.022    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.010    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.010    
                         arrival time                         -11.528    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 0.223ns (5.113%)  route 4.138ns (94.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.590ns = ( 16.590 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           4.138    11.243    ADC/bit_slip0
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.535    16.590    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.092    
                         clock uncertainty           -0.080    17.013    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.001    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.001    
                         arrival time                         -11.243    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.223ns (5.429%)  route 3.885ns (94.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.594ns = ( 16.594 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           3.885    10.989    ADC/bit_slip0
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.539    16.594    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.096    
                         clock uncertainty           -0.080    17.017    
    ILOGIC_X0Y30         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.005    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.005    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.223ns (5.622%)  route 3.744ns (94.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 16.599 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           3.744    10.848    ADC/bit_slip0
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.544    16.599    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.101    
                         clock uncertainty           -0.080    17.022    
    ILOGIC_X0Y36         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.010    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.010    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.223ns (5.970%)  route 3.512ns (94.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           3.512    10.617    ADC/bit_slip0
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.548    16.603    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.502    17.105    
                         clock uncertainty           -0.080    17.026    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    17.014    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         17.014    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             8.688ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.266ns (22.719%)  route 0.905ns (77.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.256ns = ( 16.256 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.436     7.540    ADC/bit_slip0
    SLICE_X0Y136         LUT2 (Prop_lut2_I0_O)        0.043     7.583 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.469     8.052    ADC/BS0
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.201    16.256    ADC/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.575    16.831    
                         clock uncertainty           -0.080    16.752    
    ILOGIC_X0Y134        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    16.740    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.740    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                  8.688    

Slack (MET) :             8.695ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.266ns (22.758%)  route 0.903ns (77.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns = ( 16.261 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.436     7.540    ADC/bit_slip0
    SLICE_X0Y136         LUT2 (Prop_lut2_I0_O)        0.043     7.583 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.467     8.050    ADC/BS0
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.206    16.261    ADC/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.575    16.836    
                         clock uncertainty           -0.080    16.757    
    ILOGIC_X0Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    16.745    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.745    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  8.695    

Slack (MET) :             9.236ns  (required time - arrival time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.266ns (37.032%)  route 0.452ns (62.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 16.259 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 f  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.452     7.557    ADC/state
    SLICE_X1Y140         LUT6 (Prop_lut6_I0_O)        0.043     7.600 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     7.600    ADC/BS_state0_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.204    16.259    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism              0.622    16.881    
                         clock uncertainty           -0.080    16.802    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.034    16.836    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         16.836    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  9.236    

Slack (MET) :             9.270ns  (required time - arrival time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.223ns (37.610%)  route 0.370ns (62.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns = ( 16.260 - 10.000 ) 
    Source Clock Delay      (SCD):    6.881ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.223     7.104 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.370     7.474    ADC/bit_slip0
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.205    16.260    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.575    16.835    
                         clock uncertainty           -0.080    16.756    
    ILOGIC_X0Y140        ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.012    16.744    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.744    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  9.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ADC/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.155ns (64.950%)  route 0.084ns (35.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.091     3.028 r  ADC/counter0_reg[1]/Q
                         net (fo=2, routed)           0.084     3.112    ADC/counter0_reg_n_0_[1]
    SLICE_X1Y140         LUT6 (Prop_lut6_I1_O)        0.064     3.176 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     3.176    ADC/BS_state0_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.812     3.561    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism             -0.624     2.937    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.060     2.997    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.130ns (49.562%)  route 0.132ns (50.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 f  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.132     3.169    ADC/state
    SLICE_X1Y140         LUT4 (Prop_lut4_I2_O)        0.030     3.199 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     3.199    ADC/counter0[1]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.812     3.561    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism             -0.624     2.937    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.075     3.012    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.012    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.174%)  route 0.132ns (50.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 f  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.132     3.169    ADC/state
    SLICE_X1Y140         LUT3 (Prop_lut3_I1_O)        0.028     3.197 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     3.197    ADC/counter0[0]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.812     3.561    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism             -0.624     2.937    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.061     2.998    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ADC/BS_state0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.097%)  route 0.138ns (51.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/BS_state0_reg/Q
                         net (fo=4, routed)           0.138     3.175    ADC/state
    SLICE_X1Y140         LUT2 (Prop_lut2_I0_O)        0.028     3.203 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     3.203    ADC/bit_slip0_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.812     3.561    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.624     2.937    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.060     2.997    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.203    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.100ns (31.453%)  route 0.218ns (68.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.218     3.255    ADC/bit_slip0
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.814     3.563    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.592     2.971    
    ILOGIC_X0Y140        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.038    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.128ns (20.195%)  route 0.506ns (79.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.228     3.265    ADC/bit_slip0
    SLICE_X0Y136         LUT2 (Prop_lut2_I0_O)        0.028     3.293 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.278     3.571    ADC/BS0
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.814     3.563    ADC/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.592     2.971    
    ILOGIC_X0Y142        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.038    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.128ns (20.132%)  route 0.508ns (79.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           0.228     3.265    ADC/bit_slip0
    SLICE_X0Y136         LUT2 (Prop_lut2_I0_O)        0.028     3.293 r  ADC/pins[2].ISERDESE2_inst_i_1/O
                         net (fo=2, routed)           0.280     3.573    ADC/BS0
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.809     3.558    ADC/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.592     2.966    
    ILOGIC_X0Y134        ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.033    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.033    
                         arrival time                           3.573    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             1.899ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.100ns (4.338%)  route 2.205ns (95.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.708ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           2.205     5.242    ADC/bit_slip0
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.959     3.708    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.432     3.276    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.343    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.343    
                         arrival time                           5.242    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             2.028ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.100ns (4.118%)  route 2.329ns (95.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           2.329     5.366    ADC/bit_slip0
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.954     3.703    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.432     3.271    
    ILOGIC_X0Y36         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.338    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           5.366    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.110ns  (arrival time - required time)
  Source:                 ADC/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.100ns (3.991%)  route 2.406ns (96.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.612     2.937    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     3.037 r  ADC/bit_slip0_reg/Q
                         net (fo=8, routed)           2.406     5.443    ADC/bit_slip0
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.949     3.698    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.432     3.266    
    ILOGIC_X0Y30         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     3.333    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.333    
                         arrival time                           5.443    
  -------------------------------------------------------------------
                         slack                                  2.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y3    ADC/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y36     ADC/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y30     ADC/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y142    ADC/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y134    ADC/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y140    ADC/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y12     ADC/pins[5].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y2      ADC/pins[6].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y46     ADC/pins[7].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         10.000      8.751      ILOGIC_X0Y22     ADC/pins[8].ISERDESE2_inst/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y140     ADC/counter0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y140     ADC/counter0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/BS_state0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/bit_slip0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/counter0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/BS_state0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/bit_slip0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/counter0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/BS_state0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/BS_state0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/bit_slip0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/bit_slip0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/counter0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/counter0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/counter0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y140     ADC/counter0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.159ns,  Total Violation       -0.159ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         1.250       -0.159     BUFGCTRL_X0Y4    ADC/BUFG_clk/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         1.250       0.179      MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y36     ADC/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y36     ADC/pins[0].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y30     ADC/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y30     ADC/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y142    ADC/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y142    ADC/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.250       0.180      ILOGIC_X0Y134    ADC/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.250       0.180      ILOGIC_X0Y134    ADC/pins[3].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y2  ADC/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b1x00__0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.468ns (19.006%)  route 1.994ns (80.994%))
  Logic Levels:           0  
  Clock Path Skew:        -3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 13.699 - 10.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.669     7.213    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.468     7.681 r  ADC/pins[8].ISERDESE2_inst/Q5
                         net (fo=4, routed)           1.994     9.676    LP1e2/signal_in[7]
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b1x00__0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.378    13.699    LP1e2/clk_in
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b1x00__0/CLK
                         clock pessimism              0.214    13.913    
                         clock uncertainty           -0.194    13.719    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.317    13.402    LP1e2/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b1x00/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.468ns (20.603%)  route 1.804ns (79.397%))
  Logic Levels:           0  
  Clock Path Skew:        -3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 13.700 - 10.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.669     7.213    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.468     7.681 r  ADC/pins[8].ISERDESE2_inst/Q2
                         net (fo=8, routed)           1.804     9.485    LP1e2/signal_in[1]
    DSP48_X0Y22          DSP48E1                                      r  LP1e2/b1x00/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.379    13.700    LP1e2/clk_in
    DSP48_X0Y22          DSP48E1                                      r  LP1e2/b1x00/CLK
                         clock pessimism              0.214    13.914    
                         clock uncertainty           -0.194    13.720    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.317    13.403    LP1e2/b1x00
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b0x11__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.468ns (20.856%)  route 1.776ns (79.144%))
  Logic Levels:           0  
  Clock Path Skew:        -3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.701ns = ( 13.701 - 10.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.669     7.213    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.468     7.681 r  ADC/pins[8].ISERDESE2_inst/Q7
                         net (fo=4, routed)           1.776     9.457    LP1e2/signal_in[11]
    DSP48_X0Y21          DSP48E1                                      r  LP1e2/b0x11__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.380    13.701    LP1e2/clk_in
    DSP48_X0Y21          DSP48E1                                      r  LP1e2/b0x11__0/CLK
                         clock pessimism              0.214    13.915    
                         clock uncertainty           -0.194    13.721    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.317    13.404    LP1e2/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b1x00__0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.468ns (20.962%)  route 1.765ns (79.038%))
  Logic Levels:           0  
  Clock Path Skew:        -3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 13.699 - 10.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.669     7.213    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.468     7.681 r  ADC/pins[8].ISERDESE2_inst/Q6
                         net (fo=4, routed)           1.765     9.446    LP1e2/signal_in[9]
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b1x00__0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.378    13.699    LP1e2/clk_in
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b1x00__0/CLK
                         clock pessimism              0.214    13.913    
                         clock uncertainty           -0.194    13.719    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.317    13.402    LP1e2/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b1x00__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.468ns (21.051%)  route 1.755ns (78.949%))
  Logic Levels:           0  
  Clock Path Skew:        -3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 13.699 - 10.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.669     7.213    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.468     7.681 r  ADC/pins[8].ISERDESE2_inst/Q4
                         net (fo=4, routed)           1.755     9.437    LP1e2/signal_in[5]
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b1x00__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.378    13.699    LP1e2/clk_in
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b1x00__0/CLK
                         clock pessimism              0.214    13.913    
                         clock uncertainty           -0.194    13.719    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.317    13.402    LP1e2/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b0x11__0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.468ns (21.071%)  route 1.753ns (78.929%))
  Logic Levels:           0  
  Clock Path Skew:        -3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.701ns = ( 13.701 - 10.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.669     7.213    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.468     7.681 r  ADC/pins[8].ISERDESE2_inst/Q5
                         net (fo=4, routed)           1.753     9.434    LP1e2/signal_in[7]
    DSP48_X0Y21          DSP48E1                                      r  LP1e2/b0x11__0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.380    13.701    LP1e2/clk_in
    DSP48_X0Y21          DSP48E1                                      r  LP1e2/b0x11__0/CLK
                         clock pessimism              0.214    13.915    
                         clock uncertainty           -0.194    13.721    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.317    13.404    LP1e2/b0x11__0
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b1x00__0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.468ns (21.706%)  route 1.688ns (78.294%))
  Logic Levels:           0  
  Clock Path Skew:        -3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 13.699 - 10.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.669     7.213    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.468     7.681 r  ADC/pins[8].ISERDESE2_inst/Q3
                         net (fo=4, routed)           1.688     9.369    LP1e2/signal_in[3]
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b1x00__0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.378    13.699    LP1e2/clk_in
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b1x00__0/CLK
                         clock pessimism              0.214    13.913    
                         clock uncertainty           -0.194    13.719    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.317    13.402    LP1e2/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 ADC/pins[8].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b1x00__0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.468ns (22.102%)  route 1.650ns (77.898%))
  Logic Levels:           0  
  Clock Path Skew:        -3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 13.699 - 10.000 ) 
    Source Clock Delay      (SCD):    7.213ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.669     7.213    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.468     7.681 r  ADC/pins[8].ISERDESE2_inst/Q2
                         net (fo=8, routed)           1.650     9.331    LP1e2/signal_in[1]
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b1x00__0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.378    13.699    LP1e2/clk_in
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b1x00__0/CLK
                         clock pessimism              0.214    13.913    
                         clock uncertainty           -0.194    13.719    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.317    13.402    LP1e2/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 ADC/pins[7].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b1x00__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.468ns (22.276%)  route 1.633ns (77.724%))
  Logic Levels:           0  
  Clock Path Skew:        -3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 13.699 - 10.000 ) 
    Source Clock Delay      (SCD):    7.229ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.685     7.229    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.468     7.697 r  ADC/pins[7].ISERDESE2_inst/Q8
                         net (fo=16, routed)          1.633     9.330    LP1e2/signal_in[14]
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b1x00__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.378    13.699    LP1e2/clk_in
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b1x00__0/CLK
                         clock pessimism              0.214    13.913    
                         clock uncertainty           -0.194    13.719    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.317    13.402    LP1e2/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 ADC/pins[7].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LP1e2/b1x00__0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.468ns (22.276%)  route 1.633ns (77.724%))
  Logic Levels:           0  
  Clock Path Skew:        -3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 13.699 - 10.000 ) 
    Source Clock Delay      (SCD):    7.229ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.685     7.229    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.468     7.697 r  ADC/pins[7].ISERDESE2_inst/Q8
                         net (fo=16, routed)          1.633     9.330    LP1e2/signal_in[14]
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b1x00__0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.378    13.699    LP1e2/clk_in
    DSP48_X0Y23          DSP48E1                                      r  LP1e2/b1x00__0/CLK
                         clock pessimism              0.214    13.913    
                         clock uncertainty           -0.194    13.719    
    DSP48_X0Y23          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.317    13.402    LP1e2/b1x00__0
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  4.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.193ns (48.314%)  route 0.206ns (51.686%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.206     3.339    ADC/p_47_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[7]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.047     2.152    ADC/FR0_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.191ns  (arrival time - required time)
  Source:                 ADC/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FR0_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.193ns (48.564%)  route 0.204ns (51.436%))
  Logic Levels:           0  
  Clock Path Skew:        -1.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.614     2.939    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     3.132 r  ADC/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.204     3.336    ADC/p_43_out
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.812     2.058    ADC/clk_in
    SLICE_X0Y140         FDRE                                         r  ADC/FR0_out_reg[3]/C
                         clock pessimism             -0.147     1.911    
                         clock uncertainty            0.194     2.105    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.041     2.146    ADC/FR0_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           3.336    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.192ns  (arrival time - required time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.193ns (44.175%)  route 0.244ns (55.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.715     3.040    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     3.233 r  ADC/pins[0].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.244     3.477    ADC/p_74_out
    SLICE_X1Y36          FDRE                                         r  ADC/ADC00_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.952     2.198    ADC/clk_in
    SLICE_X1Y36          FDRE                                         r  ADC/ADC00_out_reg[11]/C
                         clock pessimism             -0.147     2.051    
                         clock uncertainty            0.194     2.245    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.040     2.285    ADC/ADC00_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           3.477    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.193ns (44.068%)  route 0.245ns (55.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.711     3.036    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     3.229 r  ADC/pins[1].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.245     3.474    ADC/p_69_out
    SLICE_X0Y32          FDRE                                         r  ADC/ADC00_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.949     2.195    ADC/clk_in
    SLICE_X0Y32          FDRE                                         r  ADC/ADC00_out_reg[4]/C
                         clock pessimism             -0.147     2.048    
                         clock uncertainty            0.194     2.242    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.038     2.280    ADC/ADC00_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.195ns  (arrival time - required time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.193ns (43.862%)  route 0.247ns (56.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.715     3.040    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     3.233 r  ADC/pins[0].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.247     3.480    ADC/p_79_out
    SLICE_X0Y35          FDRE                                         r  ADC/ADC00_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.952     2.198    ADC/clk_in
    SLICE_X0Y35          FDRE                                         r  ADC/ADC00_out_reg[1]/C
                         clock pessimism             -0.147     2.051    
                         clock uncertainty            0.194     2.245    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.040     2.285    ADC/ADC00_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.193ns (43.682%)  route 0.249ns (56.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.715     3.040    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     3.233 r  ADC/pins[0].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.249     3.482    ADC/p_72_out
    SLICE_X1Y36          FDRE                                         r  ADC/ADC00_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.952     2.198    ADC/clk_in
    SLICE_X1Y36          FDRE                                         r  ADC/ADC00_out_reg[15]/C
                         clock pessimism             -0.147     2.051    
                         clock uncertainty            0.194     2.245    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.041     2.286    ADC/ADC00_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           3.482    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.193ns (43.762%)  route 0.248ns (56.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.711     3.036    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     3.229 r  ADC/pins[1].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.248     3.477    ADC/p_71_out
    SLICE_X0Y31          FDRE                                         r  ADC/ADC00_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.948     2.194    ADC/clk_in
    SLICE_X0Y31          FDRE                                         r  ADC/ADC00_out_reg[0]/C
                         clock pessimism             -0.147     2.047    
                         clock uncertainty            0.194     2.241    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.040     2.281    ADC/ADC00_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           3.477    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.193ns (43.781%)  route 0.248ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.711     3.036    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     3.229 r  ADC/pins[1].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.248     3.477    ADC/p_65_out
    SLICE_X0Y31          FDRE                                         r  ADC/ADC00_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.948     2.194    ADC/clk_in
    SLICE_X0Y31          FDRE                                         r  ADC/ADC00_out_reg[12]/C
                         clock pessimism             -0.147     2.047    
                         clock uncertainty            0.194     2.241    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.038     2.279    ADC/ADC00_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           3.477    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 ADC/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.193ns (43.781%)  route 0.248ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.715     3.040    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     3.233 r  ADC/pins[0].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.248     3.481    ADC/p_78_out
    SLICE_X0Y36          FDRE                                         r  ADC/ADC00_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.952     2.198    ADC/clk_in
    SLICE_X0Y36          FDRE                                         r  ADC/ADC00_out_reg[3]/C
                         clock pessimism             -0.147     2.051    
                         clock uncertainty            0.194     2.245    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.038     2.283    ADC/ADC00_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           3.481    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 ADC/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ADC00_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_div_int rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.193ns (43.347%)  route 0.252ns (56.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.593     1.692    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.742 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     2.299    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.325 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.711     3.036    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     3.229 r  ADC/pins[1].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.252     3.481    ADC/p_68_out
    SLICE_X0Y32          FDRE                                         r  ADC/ADC00_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.949     2.195    ADC/clk_in
    SLICE_X0Y32          FDRE                                         r  ADC/ADC00_out_reg[6]/C
                         clock pessimism             -0.147     2.048    
                         clock uncertainty            0.194     2.242    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.041     2.283    ADC/ADC00_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           3.481    
  -------------------------------------------------------------------
                         slack                                  1.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        0.698ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -0.127ns,  Total Violation       -0.325ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.731ns (10.796%)  route 6.040ns (89.204%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        2.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.238ns = ( 11.238 - 5.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.311     3.846    relockSweep1/clk_in
    SLICE_X3Y175         FDRE                                         r  relockSweep1/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDRE (Prop_fdre_C_Q)         0.223     4.069 r  relockSweep1/signal_out_reg[3]/Q
                         net (fo=2, routed)           6.040    10.109    relockSweep1/relock1_out[3]
    SLICE_X5Y175         LUT2 (Prop_lut2_I0_O)        0.043    10.152 r  relockSweep1/data_in[3]_i_2/O
                         net (fo=1, routed)           0.000    10.152    relockSweep1/data_in[3]_i_2_n_0
    SLICE_X5Y175         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.345 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X5Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.398 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X5Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.451 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.451    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X5Y178         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.617 r  relockSweep1/data_in_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.617    DAC0/D[13]
    SLICE_X5Y178         FDRE                                         r  DAC0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.177    11.238    DAC0/clkD
    SLICE_X5Y178         FDRE                                         r  DAC0/data_in_reg[13]/C
                         clock pessimism              0.214    11.452    
                         clock uncertainty           -0.186    11.266    
    SLICE_X5Y178         FDRE (Setup_fdre_C_D)        0.049    11.315    DAC0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         11.315    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.754ns  (logic 0.714ns (10.572%)  route 6.040ns (89.428%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        2.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.238ns = ( 11.238 - 5.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.311     3.846    relockSweep1/clk_in
    SLICE_X3Y175         FDRE                                         r  relockSweep1/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDRE (Prop_fdre_C_Q)         0.223     4.069 r  relockSweep1/signal_out_reg[3]/Q
                         net (fo=2, routed)           6.040    10.109    relockSweep1/relock1_out[3]
    SLICE_X5Y175         LUT2 (Prop_lut2_I0_O)        0.043    10.152 r  relockSweep1/data_in[3]_i_2/O
                         net (fo=1, routed)           0.000    10.152    relockSweep1/data_in[3]_i_2_n_0
    SLICE_X5Y175         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.345 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X5Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.398 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X5Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.451 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.451    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X5Y178         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.600 r  relockSweep1/data_in_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.600    DAC0/D[15]
    SLICE_X5Y178         FDRE                                         r  DAC0/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.177    11.238    DAC0/clkD
    SLICE_X5Y178         FDRE                                         r  DAC0/data_in_reg[15]/C
                         clock pessimism              0.214    11.452    
                         clock uncertainty           -0.186    11.266    
    SLICE_X5Y178         FDRE (Setup_fdre_C_D)        0.049    11.315    DAC0/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         11.315    
                         arrival time                         -10.600    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 0.678ns (10.092%)  route 6.040ns (89.908%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.237ns = ( 11.237 - 5.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.311     3.846    relockSweep1/clk_in
    SLICE_X3Y175         FDRE                                         r  relockSweep1/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDRE (Prop_fdre_C_Q)         0.223     4.069 r  relockSweep1/signal_out_reg[3]/Q
                         net (fo=2, routed)           6.040    10.109    relockSweep1/relock1_out[3]
    SLICE_X5Y175         LUT2 (Prop_lut2_I0_O)        0.043    10.152 r  relockSweep1/data_in[3]_i_2/O
                         net (fo=1, routed)           0.000    10.152    relockSweep1/data_in[3]_i_2_n_0
    SLICE_X5Y175         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.345 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X5Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.398 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X5Y177         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.564 r  relockSweep1/data_in_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.564    DAC0/D[9]
    SLICE_X5Y177         FDRE                                         r  DAC0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.176    11.237    DAC0/clkD
    SLICE_X5Y177         FDRE                                         r  DAC0/data_in_reg[9]/C
                         clock pessimism              0.214    11.451    
                         clock uncertainty           -0.186    11.265    
    SLICE_X5Y177         FDRE (Setup_fdre_C_D)        0.049    11.314    DAC0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 0.676ns (10.066%)  route 6.040ns (89.934%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        2.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.238ns = ( 11.238 - 5.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.311     3.846    relockSweep1/clk_in
    SLICE_X3Y175         FDRE                                         r  relockSweep1/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDRE (Prop_fdre_C_Q)         0.223     4.069 r  relockSweep1/signal_out_reg[3]/Q
                         net (fo=2, routed)           6.040    10.109    relockSweep1/relock1_out[3]
    SLICE_X5Y175         LUT2 (Prop_lut2_I0_O)        0.043    10.152 r  relockSweep1/data_in[3]_i_2/O
                         net (fo=1, routed)           0.000    10.152    relockSweep1/data_in[3]_i_2_n_0
    SLICE_X5Y175         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.345 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X5Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.398 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X5Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.451 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.451    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X5Y178         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.562 r  relockSweep1/data_in_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.562    DAC0/D[12]
    SLICE_X5Y178         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.177    11.238    DAC0/clkD
    SLICE_X5Y178         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism              0.214    11.452    
                         clock uncertainty           -0.186    11.266    
    SLICE_X5Y178         FDRE (Setup_fdre_C_D)        0.049    11.315    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         11.315    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 0.676ns (10.066%)  route 6.040ns (89.934%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        2.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.238ns = ( 11.238 - 5.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.311     3.846    relockSweep1/clk_in
    SLICE_X3Y175         FDRE                                         r  relockSweep1/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDRE (Prop_fdre_C_Q)         0.223     4.069 r  relockSweep1/signal_out_reg[3]/Q
                         net (fo=2, routed)           6.040    10.109    relockSweep1/relock1_out[3]
    SLICE_X5Y175         LUT2 (Prop_lut2_I0_O)        0.043    10.152 r  relockSweep1/data_in[3]_i_2/O
                         net (fo=1, routed)           0.000    10.152    relockSweep1/data_in[3]_i_2_n_0
    SLICE_X5Y175         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.345 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X5Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.398 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X5Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.451 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.451    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X5Y178         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.562 r  relockSweep1/data_in_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.562    DAC0/D[14]
    SLICE_X5Y178         FDRE                                         r  DAC0/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.177    11.238    DAC0/clkD
    SLICE_X5Y178         FDRE                                         r  DAC0/data_in_reg[14]/C
                         clock pessimism              0.214    11.452    
                         clock uncertainty           -0.186    11.266    
    SLICE_X5Y178         FDRE (Setup_fdre_C_D)        0.049    11.315    DAC0/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         11.315    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.701ns  (logic 0.661ns (9.864%)  route 6.040ns (90.136%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.237ns = ( 11.237 - 5.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.311     3.846    relockSweep1/clk_in
    SLICE_X3Y175         FDRE                                         r  relockSweep1/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDRE (Prop_fdre_C_Q)         0.223     4.069 r  relockSweep1/signal_out_reg[3]/Q
                         net (fo=2, routed)           6.040    10.109    relockSweep1/relock1_out[3]
    SLICE_X5Y175         LUT2 (Prop_lut2_I0_O)        0.043    10.152 r  relockSweep1/data_in[3]_i_2/O
                         net (fo=1, routed)           0.000    10.152    relockSweep1/data_in[3]_i_2_n_0
    SLICE_X5Y175         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.345 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X5Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.398 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X5Y177         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.547 r  relockSweep1/data_in_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.547    DAC0/D[11]
    SLICE_X5Y177         FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.176    11.237    DAC0/clkD
    SLICE_X5Y177         FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism              0.214    11.451    
                         clock uncertainty           -0.186    11.265    
    SLICE_X5Y177         FDRE (Setup_fdre_C_D)        0.049    11.314    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 0.625ns (9.378%)  route 6.040ns (90.622%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.236ns = ( 11.236 - 5.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.311     3.846    relockSweep1/clk_in
    SLICE_X3Y175         FDRE                                         r  relockSweep1/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDRE (Prop_fdre_C_Q)         0.223     4.069 r  relockSweep1/signal_out_reg[3]/Q
                         net (fo=2, routed)           6.040    10.109    relockSweep1/relock1_out[3]
    SLICE_X5Y175         LUT2 (Prop_lut2_I0_O)        0.043    10.152 r  relockSweep1/data_in[3]_i_2/O
                         net (fo=1, routed)           0.000    10.152    relockSweep1/data_in[3]_i_2_n_0
    SLICE_X5Y175         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.345 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X5Y176         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.511 r  relockSweep1/data_in_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.511    DAC0/D[5]
    SLICE_X5Y176         FDRE                                         r  DAC0/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.175    11.236    DAC0/clkD
    SLICE_X5Y176         FDRE                                         r  DAC0/data_in_reg[5]/C
                         clock pessimism              0.214    11.450    
                         clock uncertainty           -0.186    11.264    
    SLICE_X5Y176         FDRE (Setup_fdre_C_D)        0.049    11.313    DAC0/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 0.623ns (9.350%)  route 6.040ns (90.650%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.237ns = ( 11.237 - 5.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.311     3.846    relockSweep1/clk_in
    SLICE_X3Y175         FDRE                                         r  relockSweep1/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDRE (Prop_fdre_C_Q)         0.223     4.069 r  relockSweep1/signal_out_reg[3]/Q
                         net (fo=2, routed)           6.040    10.109    relockSweep1/relock1_out[3]
    SLICE_X5Y175         LUT2 (Prop_lut2_I0_O)        0.043    10.152 r  relockSweep1/data_in[3]_i_2/O
                         net (fo=1, routed)           0.000    10.152    relockSweep1/data_in[3]_i_2_n_0
    SLICE_X5Y175         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.345 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X5Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.398 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X5Y177         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.509 r  relockSweep1/data_in_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.509    DAC0/D[10]
    SLICE_X5Y177         FDRE                                         r  DAC0/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.176    11.237    DAC0/clkD
    SLICE_X5Y177         FDRE                                         r  DAC0/data_in_reg[10]/C
                         clock pessimism              0.214    11.451    
                         clock uncertainty           -0.186    11.265    
    SLICE_X5Y177         FDRE (Setup_fdre_C_D)        0.049    11.314    DAC0/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 0.623ns (9.350%)  route 6.040ns (90.650%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.237ns = ( 11.237 - 5.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.311     3.846    relockSweep1/clk_in
    SLICE_X3Y175         FDRE                                         r  relockSweep1/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDRE (Prop_fdre_C_Q)         0.223     4.069 r  relockSweep1/signal_out_reg[3]/Q
                         net (fo=2, routed)           6.040    10.109    relockSweep1/relock1_out[3]
    SLICE_X5Y175         LUT2 (Prop_lut2_I0_O)        0.043    10.152 r  relockSweep1/data_in[3]_i_2/O
                         net (fo=1, routed)           0.000    10.152    relockSweep1/data_in[3]_i_2_n_0
    SLICE_X5Y175         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.345 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X5Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.398 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X5Y177         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.509 r  relockSweep1/data_in_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.509    DAC0/D[8]
    SLICE_X5Y177         FDRE                                         r  DAC0/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.176    11.237    DAC0/clkD
    SLICE_X5Y177         FDRE                                         r  DAC0/data_in_reg[8]/C
                         clock pessimism              0.214    11.451    
                         clock uncertainty           -0.186    11.265    
    SLICE_X5Y177         FDRE (Setup_fdre_C_D)        0.049    11.314    DAC0/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 0.608ns (9.146%)  route 6.040ns (90.854%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.236ns = ( 11.236 - 5.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.311     3.846    relockSweep1/clk_in
    SLICE_X3Y175         FDRE                                         r  relockSweep1/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y175         FDRE (Prop_fdre_C_Q)         0.223     4.069 r  relockSweep1/signal_out_reg[3]/Q
                         net (fo=2, routed)           6.040    10.109    relockSweep1/relock1_out[3]
    SLICE_X5Y175         LUT2 (Prop_lut2_I0_O)        0.043    10.152 r  relockSweep1/data_in[3]_i_2/O
                         net (fo=1, routed)           0.000    10.152    relockSweep1/data_in[3]_i_2_n_0
    SLICE_X5Y175         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.345 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X5Y176         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    10.494 r  relockSweep1/data_in_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.494    DAC0/D[7]
    SLICE_X5Y176         FDRE                                         r  DAC0/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.335     9.978    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.061 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.175    11.236    DAC0/clkD
    SLICE_X5Y176         FDRE                                         r  DAC0/data_in_reg[7]/C
                         clock pessimism              0.214    11.450    
                         clock uncertainty           -0.186    11.264    
    SLICE_X5Y176         FDRE (Setup_fdre_C_D)        0.049    11.313    DAC0/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  0.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.127ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.406ns (12.029%)  route 2.969ns (87.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.862ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.176     3.497    relockSweep1/clk_in
    SLICE_X6Y177         FDRE                                         r  relockSweep1/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE (Prop_fdre_C_Q)         0.189     3.686 r  relockSweep1/signal_out_reg[8]/Q
                         net (fo=2, routed)           2.969     6.655    relockSweep1/relock1_out[8]
    SLICE_X5Y177         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.217     6.872 r  relockSweep1/data_in_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.872    DAC0/D[9]
    SLICE_X5Y177         FDRE                                         r  DAC0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.312     6.862    DAC0/clkD
    SLICE_X5Y177         FDRE                                         r  DAC0/data_in_reg[9]/C
                         clock pessimism             -0.214     6.648    
                         clock uncertainty            0.186     6.834    
    SLICE_X5Y177         FDRE (Hold_fdre_C_D)         0.165     6.999    DAC0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.999    
                         arrival time                           6.872    
  -------------------------------------------------------------------
                         slack                                 -0.127    

Slack (VIOLATED) :        -0.073ns  (arrival time - required time)
  Source:                 offset1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.352ns (10.267%)  route 3.077ns (89.733%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.876ns
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.187     3.508    clk_in
    SLICE_X1Y160         FDRE                                         r  offset1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.162     3.670 r  offset1_reg[6]/Q
                         net (fo=1, routed)           3.077     6.747    ADC/Q[6]
    SLICE_X0Y161         LUT2 (Prop_lut2_I1_O)        0.102     6.849 r  ADC/b1x00__0_i_13/O
                         net (fo=1, routed)           0.000     6.849    ADC/b1x00__0_i_13_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.937 r  ADC/b1x00__0_i_3__0/O[2]
                         net (fo=5, routed)           0.000     6.937    DAC0/D[22]
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.326     6.876    DAC0/clkD
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[24]/C
                         clock pessimism             -0.214     6.662    
                         clock uncertainty            0.186     6.848    
    SLICE_X0Y161         FDRE (Hold_fdre_C_D)         0.162     7.010    DAC0/data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -7.010    
                         arrival time                           6.937    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.064ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.469ns (13.640%)  route 2.969ns (86.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.862ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.176     3.497    relockSweep1/clk_in
    SLICE_X6Y177         FDRE                                         r  relockSweep1/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE (Prop_fdre_C_Q)         0.189     3.686 r  relockSweep1/signal_out_reg[8]/Q
                         net (fo=2, routed)           2.969     6.655    relockSweep1/relock1_out[8]
    SLICE_X5Y177         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.280     6.935 r  relockSweep1/data_in_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.935    DAC0/D[10]
    SLICE_X5Y177         FDRE                                         r  DAC0/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.312     6.862    DAC0/clkD
    SLICE_X5Y177         FDRE                                         r  DAC0/data_in_reg[10]/C
                         clock pessimism             -0.214     6.648    
                         clock uncertainty            0.186     6.834    
    SLICE_X5Y177         FDRE (Hold_fdre_C_D)         0.165     6.999    DAC0/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.999    
                         arrival time                           6.935    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.035ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.498ns (14.363%)  route 2.969ns (85.637%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.862ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.176     3.497    relockSweep1/clk_in
    SLICE_X6Y177         FDRE                                         r  relockSweep1/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE (Prop_fdre_C_Q)         0.189     3.686 r  relockSweep1/signal_out_reg[8]/Q
                         net (fo=2, routed)           2.969     6.655    relockSweep1/relock1_out[8]
    SLICE_X5Y177         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.309     6.964 r  relockSweep1/data_in_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.964    DAC0/D[11]
    SLICE_X5Y177         FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.312     6.862    DAC0/clkD
    SLICE_X5Y177         FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism             -0.214     6.648    
                         clock uncertainty            0.186     6.834    
    SLICE_X5Y177         FDRE (Hold_fdre_C_D)         0.165     6.999    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.999    
                         arrival time                           6.964    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.027ns  (arrival time - required time)
  Source:                 offset1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.398ns (11.455%)  route 3.077ns (88.545%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.876ns
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.187     3.508    clk_in
    SLICE_X1Y160         FDRE                                         r  offset1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.162     3.670 r  offset1_reg[6]/Q
                         net (fo=1, routed)           3.077     6.747    ADC/Q[6]
    SLICE_X0Y161         LUT2 (Prop_lut2_I1_O)        0.102     6.849 r  ADC/b1x00__0_i_13/O
                         net (fo=1, routed)           0.000     6.849    ADC/b1x00__0_i_13_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.134     6.983 r  ADC/b1x00__0_i_3__0/O[3]
                         net (fo=5, routed)           0.000     6.983    DAC0/D[23]
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.326     6.876    DAC0/clkD
    SLICE_X0Y161         FDRE                                         r  DAC0/data_in_reg[25]/C
                         clock pessimism             -0.214     6.662    
                         clock uncertainty            0.186     6.848    
    SLICE_X0Y161         FDRE (Hold_fdre_C_D)         0.162     7.010    DAC0/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -7.010    
                         arrival time                           6.983    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.542ns (15.436%)  route 2.969ns (84.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.863ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.176     3.497    relockSweep1/clk_in
    SLICE_X6Y177         FDRE                                         r  relockSweep1/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE (Prop_fdre_C_Q)         0.189     3.686 r  relockSweep1/signal_out_reg[8]/Q
                         net (fo=2, routed)           2.969     6.655    relockSweep1/relock1_out[8]
    SLICE_X5Y177         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.279     6.934 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X5Y178         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.074     7.008 r  relockSweep1/data_in_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.008    DAC0/D[12]
    SLICE_X5Y178         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.313     6.863    DAC0/clkD
    SLICE_X5Y178         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism             -0.214     6.649    
                         clock uncertainty            0.186     6.835    
    SLICE_X5Y178         FDRE (Hold_fdre_C_D)         0.165     7.000    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -7.000    
                         arrival time                           7.008    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.557ns (15.796%)  route 2.969ns (84.204%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.863ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.176     3.497    relockSweep1/clk_in
    SLICE_X6Y177         FDRE                                         r  relockSweep1/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE (Prop_fdre_C_Q)         0.189     3.686 r  relockSweep1/signal_out_reg[8]/Q
                         net (fo=2, routed)           2.969     6.655    relockSweep1/relock1_out[8]
    SLICE_X5Y177         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.279     6.934 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X5Y178         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.089     7.023 r  relockSweep1/data_in_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.023    DAC0/D[14]
    SLICE_X5Y178         FDRE                                         r  DAC0/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.313     6.863    DAC0/clkD
    SLICE_X5Y178         FDRE                                         r  DAC0/data_in_reg[14]/C
                         clock pessimism             -0.214     6.649    
                         clock uncertainty            0.186     6.835    
    SLICE_X5Y178         FDRE (Hold_fdre_C_D)         0.165     7.000    DAC0/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -7.000    
                         arrival time                           7.023    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.555ns  (logic 0.586ns (16.482%)  route 2.969ns (83.518%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.863ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.176     3.497    relockSweep1/clk_in
    SLICE_X6Y177         FDRE                                         r  relockSweep1/signal_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y177         FDRE (Prop_fdre_C_Q)         0.189     3.686 r  relockSweep1/signal_out_reg[8]/Q
                         net (fo=2, routed)           2.969     6.655    relockSweep1/relock1_out[8]
    SLICE_X5Y177         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.279     6.934 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.934    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X5Y178         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.118     7.052 r  relockSweep1/data_in_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.052    DAC0/D[15]
    SLICE_X5Y178         FDRE                                         r  DAC0/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.313     6.863    DAC0/clkD
    SLICE_X5Y178         FDRE                                         r  DAC0/data_in_reg[15]/C
                         clock pessimism             -0.214     6.649    
                         clock uncertainty            0.186     6.835    
    SLICE_X5Y178         FDRE (Hold_fdre_C_D)         0.165     7.000    DAC0/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -7.000    
                         arrival time                           7.052    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 offset1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.485ns (13.617%)  route 3.077ns (86.382%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.876ns
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.187     3.508    clk_in
    SLICE_X1Y160         FDRE                                         r  offset1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.162     3.670 r  offset1_reg[6]/Q
                         net (fo=1, routed)           3.077     6.747    ADC/Q[6]
    SLICE_X0Y161         LUT2 (Prop_lut2_I1_O)        0.102     6.849 r  ADC/b1x00__0_i_13/O
                         net (fo=1, routed)           0.000     6.849    ADC/b1x00__0_i_13_n_0
    SLICE_X0Y161         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.147     6.996 r  ADC/b1x00__0_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     6.996    ADC/b1x00__0_i_3__0_n_0
    SLICE_X0Y162         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.074     7.070 r  ADC/b1x00__0_i_2__0/O[0]
                         net (fo=5, routed)           0.000     7.070    DAC0/D[24]
    SLICE_X0Y162         FDRE                                         r  DAC0/data_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.326     6.876    DAC0/clkD
    SLICE_X0Y162         FDRE                                         r  DAC0/data_in_reg[26]/C
                         clock pessimism             -0.214     6.662    
                         clock uncertainty            0.186     6.848    
    SLICE_X0Y162         FDRE (Hold_fdre_C_D)         0.162     7.010    DAC0/data_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -7.010    
                         arrival time                           7.070    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 LBO1/PI/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.296ns (8.310%)  route 3.266ns (91.690%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.859ns
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.174     3.495    LBO1/PI/clk_in
    SLICE_X7Y175         FDRE                                         r  LBO1/PI/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y175         FDRE (Prop_fdre_C_Q)         0.178     3.673 r  LBO1/PI/signal_out_reg[1]/Q
                         net (fo=1, routed)           3.266     6.939    relockSweep1/e_out[1]
    SLICE_X5Y175         LUT2 (Prop_lut2_I1_O)        0.036     6.975 r  relockSweep1/data_in[3]_i_4/O
                         net (fo=1, routed)           0.000     6.975    relockSweep1/data_in[3]_i_4_n_0
    SLICE_X5Y175         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     7.057 r  relockSweep1/data_in_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.057    DAC0/D[1]
    SLICE_X5Y175         FDRE                                         r  DAC0/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.015 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.442     5.457    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.550 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.309     6.859    DAC0/clkD
    SLICE_X5Y175         FDRE                                         r  DAC0/data_in_reg[1]/C
                         clock pessimism             -0.214     6.645    
                         clock uncertainty            0.186     6.831    
    SLICE_X5Y175         FDRE (Hold_fdre_C_D)         0.165     6.996    DAC0/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.996    
                         arrival time                           7.057    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :           14  Failing Endpoints,  Worst Slack       -0.413ns,  Total Violation       -3.750ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.413ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 0.444ns (5.003%)  route 8.430ns (94.997%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.193ns = ( 12.193 - 5.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.274     3.809    LBO2/PI/clk_in
    SLICE_X17Y151        FDRE                                         r  LBO2/PI/signal_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.223     4.032 r  LBO2/PI/signal_out_reg[14]/Q
                         net (fo=1, routed)           8.430    12.463    relockSweep2/Q[14]
    SLICE_X9Y153         LUT2 (Prop_lut2_I1_O)        0.043    12.506 r  relockSweep2/data_in[15]_i_3__0/O
                         net (fo=1, routed)           0.000    12.506    relockSweep2/data_in[15]_i_3__0_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    12.684 r  relockSweep2/data_in_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.684    DAC1/D[15]
    SLICE_X9Y153         FDRE                                         r  DAC1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.136    12.193    DAC1/clkD
    SLICE_X9Y153         FDRE                                         r  DAC1/data_in_reg[15]/C
                         clock pessimism              0.214    12.407    
                         clock uncertainty           -0.186    12.221    
    SLICE_X9Y153         FDRE (Setup_fdre_C_D)        0.049    12.270    DAC1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                         -12.684    
  -------------------------------------------------------------------
                         slack                                 -0.413    

Slack (VIOLATED) :        -0.381ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 0.733ns (8.299%)  route 8.100ns (91.701%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.193ns = ( 12.193 - 5.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.283     3.818    LBO2/PI/clk_in
    SLICE_X17Y147        FDRE                                         r  LBO2/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y147        FDRE (Prop_fdre_C_Q)         0.223     4.041 r  LBO2/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           8.100    12.141    relockSweep2/Q[2]
    SLICE_X9Y150         LUT2 (Prop_lut2_I1_O)        0.043    12.184 r  relockSweep2/data_in[3]_i_3__0/O
                         net (fo=1, routed)           0.000    12.184    relockSweep2/data_in[3]_i_3__0_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.379 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.379    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.432 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.432    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.485 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.485    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.651 r  relockSweep2/data_in_reg[15]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.651    DAC1/D[13]
    SLICE_X9Y153         FDRE                                         r  DAC1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.136    12.193    DAC1/clkD
    SLICE_X9Y153         FDRE                                         r  DAC1/data_in_reg[13]/C
                         clock pessimism              0.214    12.407    
                         clock uncertainty           -0.186    12.221    
    SLICE_X9Y153         FDRE (Setup_fdre_C_D)        0.049    12.270    DAC1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                         -12.651    
  -------------------------------------------------------------------
                         slack                                 -0.381    

Slack (VIOLATED) :        -0.352ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 0.383ns (4.346%)  route 8.430ns (95.654%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.193ns = ( 12.193 - 5.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.274     3.809    LBO2/PI/clk_in
    SLICE_X17Y151        FDRE                                         r  LBO2/PI/signal_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_fdre_C_Q)         0.223     4.032 r  LBO2/PI/signal_out_reg[14]/Q
                         net (fo=1, routed)           8.430    12.463    relockSweep2/Q[14]
    SLICE_X9Y153         LUT2 (Prop_lut2_I1_O)        0.043    12.506 r  relockSweep2/data_in[15]_i_3__0/O
                         net (fo=1, routed)           0.000    12.506    relockSweep2/data_in[15]_i_3__0_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117    12.623 r  relockSweep2/data_in_reg[15]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    12.623    DAC1/D[14]
    SLICE_X9Y153         FDRE                                         r  DAC1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.136    12.193    DAC1/clkD
    SLICE_X9Y153         FDRE                                         r  DAC1/data_in_reg[14]/C
                         clock pessimism              0.214    12.407    
                         clock uncertainty           -0.186    12.221    
    SLICE_X9Y153         FDRE (Setup_fdre_C_D)        0.049    12.270    DAC1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                         -12.623    
  -------------------------------------------------------------------
                         slack                                 -0.352    

Slack (VIOLATED) :        -0.328ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 0.680ns (7.745%)  route 8.100ns (92.255%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.193ns = ( 12.193 - 5.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.283     3.818    LBO2/PI/clk_in
    SLICE_X17Y147        FDRE                                         r  LBO2/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y147        FDRE (Prop_fdre_C_Q)         0.223     4.041 r  LBO2/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           8.100    12.141    relockSweep2/Q[2]
    SLICE_X9Y150         LUT2 (Prop_lut2_I1_O)        0.043    12.184 r  relockSweep2/data_in[3]_i_3__0/O
                         net (fo=1, routed)           0.000    12.184    relockSweep2/data_in[3]_i_3__0_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.379 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.379    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.432 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.432    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.598 r  relockSweep2/data_in_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.598    DAC1/D[9]
    SLICE_X9Y152         FDRE                                         r  DAC1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.136    12.193    DAC1/clkD
    SLICE_X9Y152         FDRE                                         r  DAC1/data_in_reg[9]/C
                         clock pessimism              0.214    12.407    
                         clock uncertainty           -0.186    12.221    
    SLICE_X9Y152         FDRE (Setup_fdre_C_D)        0.049    12.270    DAC1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                 -0.328    

Slack (VIOLATED) :        -0.326ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.778ns  (logic 0.678ns (7.724%)  route 8.100ns (92.276%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.193ns = ( 12.193 - 5.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.283     3.818    LBO2/PI/clk_in
    SLICE_X17Y147        FDRE                                         r  LBO2/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y147        FDRE (Prop_fdre_C_Q)         0.223     4.041 r  LBO2/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           8.100    12.141    relockSweep2/Q[2]
    SLICE_X9Y150         LUT2 (Prop_lut2_I1_O)        0.043    12.184 r  relockSweep2/data_in[3]_i_3__0/O
                         net (fo=1, routed)           0.000    12.184    relockSweep2/data_in[3]_i_3__0_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.379 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.379    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.432 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.432    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.485 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.485    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.596 r  relockSweep2/data_in_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    12.596    DAC1/D[12]
    SLICE_X9Y153         FDRE                                         r  DAC1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.136    12.193    DAC1/clkD
    SLICE_X9Y153         FDRE                                         r  DAC1/data_in_reg[12]/C
                         clock pessimism              0.214    12.407    
                         clock uncertainty           -0.186    12.221    
    SLICE_X9Y153         FDRE (Setup_fdre_C_D)        0.049    12.270    DAC1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                 -0.326    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 0.663ns (7.566%)  route 8.100ns (92.434%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.193ns = ( 12.193 - 5.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.283     3.818    LBO2/PI/clk_in
    SLICE_X17Y147        FDRE                                         r  LBO2/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y147        FDRE (Prop_fdre_C_Q)         0.223     4.041 r  LBO2/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           8.100    12.141    relockSweep2/Q[2]
    SLICE_X9Y150         LUT2 (Prop_lut2_I1_O)        0.043    12.184 r  relockSweep2/data_in[3]_i_3__0/O
                         net (fo=1, routed)           0.000    12.184    relockSweep2/data_in[3]_i_3__0_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.379 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.379    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.432 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.432    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.581 r  relockSweep2/data_in_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.581    DAC1/D[11]
    SLICE_X9Y152         FDRE                                         r  DAC1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.136    12.193    DAC1/clkD
    SLICE_X9Y152         FDRE                                         r  DAC1/data_in_reg[11]/C
                         clock pessimism              0.214    12.407    
                         clock uncertainty           -0.186    12.221    
    SLICE_X9Y152         FDRE (Setup_fdre_C_D)        0.049    12.270    DAC1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.627ns (7.185%)  route 8.100ns (92.815%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.193ns = ( 12.193 - 5.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.283     3.818    LBO2/PI/clk_in
    SLICE_X17Y147        FDRE                                         r  LBO2/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y147        FDRE (Prop_fdre_C_Q)         0.223     4.041 r  LBO2/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           8.100    12.141    relockSweep2/Q[2]
    SLICE_X9Y150         LUT2 (Prop_lut2_I1_O)        0.043    12.184 r  relockSweep2/data_in[3]_i_3__0/O
                         net (fo=1, routed)           0.000    12.184    relockSweep2/data_in[3]_i_3__0_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.379 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.379    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.545 r  relockSweep2/data_in_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.545    DAC1/D[5]
    SLICE_X9Y151         FDRE                                         r  DAC1/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.136    12.193    DAC1/clkD
    SLICE_X9Y151         FDRE                                         r  DAC1/data_in_reg[5]/C
                         clock pessimism              0.214    12.407    
                         clock uncertainty           -0.186    12.221    
    SLICE_X9Y151         FDRE (Setup_fdre_C_D)        0.049    12.270    DAC1/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                         -12.545    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.273ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.725ns  (logic 0.625ns (7.163%)  route 8.100ns (92.837%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.193ns = ( 12.193 - 5.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.283     3.818    LBO2/PI/clk_in
    SLICE_X17Y147        FDRE                                         r  LBO2/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y147        FDRE (Prop_fdre_C_Q)         0.223     4.041 r  LBO2/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           8.100    12.141    relockSweep2/Q[2]
    SLICE_X9Y150         LUT2 (Prop_lut2_I1_O)        0.043    12.184 r  relockSweep2/data_in[3]_i_3__0/O
                         net (fo=1, routed)           0.000    12.184    relockSweep2/data_in[3]_i_3__0_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.379 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.379    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.432 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.432    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    12.543 r  relockSweep2/data_in_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    12.543    DAC1/D[10]
    SLICE_X9Y152         FDRE                                         r  DAC1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.136    12.193    DAC1/clkD
    SLICE_X9Y152         FDRE                                         r  DAC1/data_in_reg[10]/C
                         clock pessimism              0.214    12.407    
                         clock uncertainty           -0.186    12.221    
    SLICE_X9Y152         FDRE (Setup_fdre_C_D)        0.049    12.270    DAC1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                         -12.543    
  -------------------------------------------------------------------
                         slack                                 -0.273    

Slack (VIOLATED) :        -0.273ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.725ns  (logic 0.625ns (7.163%)  route 8.100ns (92.837%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.193ns = ( 12.193 - 5.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.283     3.818    LBO2/PI/clk_in
    SLICE_X17Y147        FDRE                                         r  LBO2/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y147        FDRE (Prop_fdre_C_Q)         0.223     4.041 r  LBO2/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           8.100    12.141    relockSweep2/Q[2]
    SLICE_X9Y150         LUT2 (Prop_lut2_I1_O)        0.043    12.184 r  relockSweep2/data_in[3]_i_3__0/O
                         net (fo=1, routed)           0.000    12.184    relockSweep2/data_in[3]_i_3__0_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.379 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.379    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.432 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.432    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.543 r  relockSweep2/data_in_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    12.543    DAC1/D[8]
    SLICE_X9Y152         FDRE                                         r  DAC1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.136    12.193    DAC1/clkD
    SLICE_X9Y152         FDRE                                         r  DAC1/data_in_reg[8]/C
                         clock pessimism              0.214    12.407    
                         clock uncertainty           -0.186    12.221    
    SLICE_X9Y152         FDRE (Setup_fdre_C_D)        0.049    12.270    DAC1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                         -12.543    
  -------------------------------------------------------------------
                         slack                                 -0.273    

Slack (VIOLATED) :        -0.258ns  (required time - arrival time)
  Source:                 LBO2/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.710ns  (logic 0.610ns (7.004%)  route 8.100ns (92.996%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.193ns = ( 12.193 - 5.000 ) 
    Source Clock Delay      (SCD):    3.818ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.283     3.818    LBO2/PI/clk_in
    SLICE_X17Y147        FDRE                                         r  LBO2/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y147        FDRE (Prop_fdre_C_Q)         0.223     4.041 r  LBO2/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           8.100    12.141    relockSweep2/Q[2]
    SLICE_X9Y150         LUT2 (Prop_lut2_I1_O)        0.043    12.184 r  relockSweep2/data_in[3]_i_3__0/O
                         net (fo=1, routed)           0.000    12.184    relockSweep2/data_in[3]_i_3__0_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.379 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.379    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.528 r  relockSweep2/data_in_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.528    DAC1/D[7]
    SLICE_X9Y151         FDRE                                         r  DAC1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.589     8.910    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.983 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.991    10.974    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.057 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.136    12.193    DAC1/clkD
    SLICE_X9Y151         FDRE                                         r  DAC1/data_in_reg[7]/C
                         clock pessimism              0.214    12.407    
                         clock uncertainty           -0.186    12.221    
    SLICE_X9Y151         FDRE (Setup_fdre_C_D)        0.049    12.270    DAC1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                         -12.528    
  -------------------------------------------------------------------
                         slack                                 -0.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 relockSweep2/signal_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 0.329ns (7.233%)  route 4.220ns (92.767%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.841ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.136     3.457    relockSweep2/clk_in
    SLICE_X8Y153         FDRE                                         r  relockSweep2/signal_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y153         FDRE (Prop_fdre_C_Q)         0.206     3.663 r  relockSweep2/signal_out_reg[15]/Q
                         net (fo=1, routed)           4.220     7.883    relockSweep2/relock2_out[15]
    SLICE_X9Y153         LUT2 (Prop_lut2_I0_O)        0.036     7.919 r  relockSweep2/data_in[15]_i_2__0/O
                         net (fo=1, routed)           0.000     7.919    relockSweep2/data_in[15]_i_2__0_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     8.006 r  relockSweep2/data_in_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     8.006    DAC1/D[15]
    SLICE_X9Y153         FDRE                                         r  DAC1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.275     7.841    DAC1/clkD
    SLICE_X9Y153         FDRE                                         r  DAC1/data_in_reg[15]/C
                         clock pessimism             -0.214     7.627    
                         clock uncertainty            0.186     7.813    
    SLICE_X9Y153         FDRE (Hold_fdre_C_D)         0.165     7.978    DAC1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -7.978    
                         arrival time                           8.006    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 LP1e2/signal_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 0.242ns (5.075%)  route 4.527ns (94.925%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        4.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.902ns
    Source Clock Delay      (SCD):    3.473ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.152     3.473    LP1e2/clk_in
    SLICE_X14Y103        FDRE                                         r  LP1e2/signal_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.206     3.679 f  LP1e2/signal_out_reg[0]/Q
                         net (fo=2, routed)           0.907     4.586    LP1e2/e2f[0]
    SLICE_X14Y116        LUT1 (Prop_lut1_I0_O)        0.036     4.622 r  LP1e2/b1x00_i_1/O
                         net (fo=5, routed)           3.619     8.242    DAC1/D[16]
    SLICE_X4Y142         FDRE                                         r  DAC1/data_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.336     7.902    DAC1/clkD
    SLICE_X4Y142         FDRE                                         r  DAC1/data_in_reg[18]/C
                         clock pessimism             -0.214     7.688    
                         clock uncertainty            0.186     7.874    
    SLICE_X4Y142         FDRE (Hold_fdre_C_D)         0.108     7.982    DAC1/data_in_reg[18]
  -------------------------------------------------------------------
                         required time                         -7.982    
                         arrival time                           8.242    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 LP1e2/signal_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.300ns (6.260%)  route 4.492ns (93.740%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.839ns
    Source Clock Delay      (SCD):    3.644ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.323     3.644    LP1e2/clk_in
    SLICE_X13Y95         FDRE                                         r  LP1e2/signal_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.178     3.822 r  LP1e2/signal_out_reg[15]/Q
                         net (fo=1, routed)           4.492     8.314    LP1e2/e2f[15]
    SLICE_X12Y118        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.122     8.436 r  LP1e2/b1x00__0_i_1/O[2]
                         net (fo=17, routed)          0.000     8.436    DAC1/D[31]
    SLICE_X12Y118        FDRE                                         r  DAC1/data_in_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.273     7.839    DAC1/clkD
    SLICE_X12Y118        FDRE                                         r  DAC1/data_in_reg[33]/C
                         clock pessimism             -0.214     7.625    
                         clock uncertainty            0.186     7.811    
    SLICE_X12Y118        FDRE (Hold_fdre_C_D)         0.194     8.005    DAC1/data_in_reg[33]
  -------------------------------------------------------------------
                         required time                         -8.005    
                         arrival time                           8.436    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 LP1e2/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 0.304ns (6.053%)  route 4.718ns (93.947%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        4.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.842ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.147     3.468    LP1e2/clk_in
    SLICE_X13Y114        FDRE                                         r  LP1e2/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDRE (Prop_fdre_C_Q)         0.178     3.646 f  LP1e2/signal_out_reg[1]/Q
                         net (fo=2, routed)           4.718     8.364    LP1e2/e2f[1]
    SLICE_X12Y115        LUT1 (Prop_lut1_I0_O)        0.036     8.400 r  LP1e2/b1x00__0_i_19/O
                         net (fo=1, routed)           0.000     8.400    LP1e2/b1x00__0_i_19_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.090     8.490 r  LP1e2/b1x00__0_i_4/O[0]
                         net (fo=5, routed)           0.000     8.490    DAC1/D[17]
    SLICE_X12Y115        FDRE                                         r  DAC1/data_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.276     7.842    DAC1/clkD
    SLICE_X12Y115        FDRE                                         r  DAC1/data_in_reg[19]/C
                         clock pessimism             -0.214     7.628    
                         clock uncertainty            0.186     7.814    
    SLICE_X12Y115        FDRE (Hold_fdre_C_D)         0.194     8.008    DAC1/data_in_reg[19]
  -------------------------------------------------------------------
                         required time                         -8.008    
                         arrival time                           8.490    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 LP1e2/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 0.338ns (6.685%)  route 4.718ns (93.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        4.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.842ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.147     3.468    LP1e2/clk_in
    SLICE_X13Y114        FDRE                                         r  LP1e2/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDRE (Prop_fdre_C_Q)         0.178     3.646 r  LP1e2/signal_out_reg[1]/Q
                         net (fo=2, routed)           4.718     8.364    LP1e2/e2f[1]
    SLICE_X12Y115        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.160     8.524 r  LP1e2/b1x00__0_i_4/O[1]
                         net (fo=5, routed)           0.000     8.524    DAC1/D[18]
    SLICE_X12Y115        FDRE                                         r  DAC1/data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.276     7.842    DAC1/clkD
    SLICE_X12Y115        FDRE                                         r  DAC1/data_in_reg[20]/C
                         clock pessimism             -0.214     7.628    
                         clock uncertainty            0.186     7.814    
    SLICE_X12Y115        FDRE (Hold_fdre_C_D)         0.194     8.008    DAC1/data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -8.008    
                         arrival time                           8.524    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 LP1e2/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 0.401ns (7.834%)  route 4.718ns (92.166%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        4.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.842ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.147     3.468    LP1e2/clk_in
    SLICE_X13Y114        FDRE                                         r  LP1e2/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDRE (Prop_fdre_C_Q)         0.178     3.646 r  LP1e2/signal_out_reg[1]/Q
                         net (fo=2, routed)           4.718     8.364    LP1e2/e2f[1]
    SLICE_X12Y115        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.223     8.587 r  LP1e2/b1x00__0_i_4/O[2]
                         net (fo=5, routed)           0.000     8.587    DAC1/D[19]
    SLICE_X12Y115        FDRE                                         r  DAC1/data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.276     7.842    DAC1/clkD
    SLICE_X12Y115        FDRE                                         r  DAC1/data_in_reg[21]/C
                         clock pessimism             -0.214     7.628    
                         clock uncertainty            0.186     7.814    
    SLICE_X12Y115        FDRE (Hold_fdre_C_D)         0.194     8.008    DAC1/data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -8.008    
                         arrival time                           8.587    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 relockSweep2/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.329ns (6.450%)  route 4.771ns (93.550%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.841ns
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.136     3.457    relockSweep2/clk_in
    SLICE_X10Y151        FDRE                                         r  relockSweep2/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.206     3.663 r  relockSweep2/signal_out_reg[11]/Q
                         net (fo=2, routed)           4.771     8.435    relockSweep2/relock2_out[11]
    SLICE_X9Y152         LUT2 (Prop_lut2_I0_O)        0.036     8.471 r  relockSweep2/data_in[11]_i_2__0/O
                         net (fo=1, routed)           0.000     8.471    relockSweep2/data_in[11]_i_2__0_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     8.558 r  relockSweep2/data_in_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     8.558    DAC1/D[11]
    SLICE_X9Y152         FDRE                                         r  DAC1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.275     7.841    DAC1/clkD
    SLICE_X9Y152         FDRE                                         r  DAC1/data_in_reg[11]/C
                         clock pessimism             -0.214     7.627    
                         clock uncertainty            0.186     7.813    
    SLICE_X9Y152         FDRE (Hold_fdre_C_D)         0.165     7.978    DAC1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.978    
                         arrival time                           8.558    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 LP1e2/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.425ns (8.264%)  route 4.718ns (91.736%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        4.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.842ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.147     3.468    LP1e2/clk_in
    SLICE_X13Y114        FDRE                                         r  LP1e2/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDRE (Prop_fdre_C_Q)         0.178     3.646 r  LP1e2/signal_out_reg[1]/Q
                         net (fo=2, routed)           4.718     8.364    LP1e2/e2f[1]
    SLICE_X12Y115        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.247     8.611 r  LP1e2/b1x00__0_i_4/O[3]
                         net (fo=5, routed)           0.000     8.611    DAC1/D[20]
    SLICE_X12Y115        FDRE                                         r  DAC1/data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.276     7.842    DAC1/clkD
    SLICE_X12Y115        FDRE                                         r  DAC1/data_in_reg[22]/C
                         clock pessimism             -0.214     7.628    
                         clock uncertainty            0.186     7.814    
    SLICE_X12Y115        FDRE (Hold_fdre_C_D)         0.194     8.008    DAC1/data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -8.008    
                         arrival time                           8.611    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 LBO2/PI/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 0.296ns (5.735%)  route 4.865ns (94.265%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.841ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.135     3.456    LBO2/PI/clk_in
    SLICE_X17Y150        FDRE                                         r  LBO2/PI/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y150        FDRE (Prop_fdre_C_Q)         0.178     3.634 r  LBO2/PI/signal_out_reg[5]/Q
                         net (fo=1, routed)           4.865     8.499    relockSweep2/Q[5]
    SLICE_X9Y151         LUT2 (Prop_lut2_I1_O)        0.036     8.535 r  relockSweep2/data_in[7]_i_4__0/O
                         net (fo=1, routed)           0.000     8.535    relockSweep2/data_in[7]_i_4__0_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     8.617 r  relockSweep2/data_in_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.617    DAC1/D[5]
    SLICE_X9Y151         FDRE                                         r  DAC1/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.275     7.841    DAC1/clkD
    SLICE_X9Y151         FDRE                                         r  DAC1/data_in_reg[5]/C
                         clock pessimism             -0.214     7.627    
                         clock uncertainty            0.186     7.813    
    SLICE_X9Y151         FDRE (Hold_fdre_C_D)         0.165     7.978    DAC1/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.978    
                         arrival time                           8.617    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 LP1e2/signal_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 0.463ns (8.937%)  route 4.718ns (91.063%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        4.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.841ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.147     3.468    LP1e2/clk_in
    SLICE_X13Y114        FDRE                                         r  LP1e2/signal_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDRE (Prop_fdre_C_Q)         0.178     3.646 r  LP1e2/signal_out_reg[1]/Q
                         net (fo=2, routed)           4.718     8.364    LP1e2/e2f[1]
    SLICE_X12Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.213     8.577 r  LP1e2/b1x00__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.577    LP1e2/b1x00__0_i_4_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.072     8.649 r  LP1e2/b1x00__0_i_3/O[0]
                         net (fo=5, routed)           0.000     8.649    DAC1/D[21]
    SLICE_X12Y116        FDRE                                         r  DAC1/data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.747     4.282    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.359 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.114     6.473    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     6.566 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.275     7.841    DAC1/clkD
    SLICE_X12Y116        FDRE                                         r  DAC1/data_in_reg[23]/C
                         clock pessimism             -0.214     7.627    
                         clock uncertainty            0.186     7.813    
    SLICE_X12Y116        FDRE (Hold_fdre_C_D)         0.194     8.007    DAC1/data_in_reg[23]
  -------------------------------------------------------------------
                         required time                         -8.007    
                         arrival time                           8.649    
  -------------------------------------------------------------------
                         slack                                  0.642    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.131ns  (logic 0.223ns (1.838%)  route 11.908ns (98.162%))
  Logic Levels:           0  
  Clock Path Skew:        2.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.594ns = ( 16.594 - 10.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)        11.908    16.005    ADC/rst_in
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.539    16.594    ADC/clk_div
    ILOGIC_X0Y30         ISERDESE2                                    r  ADC/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.808    
                         clock uncertainty           -0.194    16.615    
    ILOGIC_X0Y30         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.172    ADC/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.172    
                         arrival time                         -16.005    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.858ns  (logic 0.266ns (2.243%)  route 11.592ns (97.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 16.259 - 10.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)        11.592    15.690    ADC/rst_in
    SLICE_X1Y140         LUT3 (Prop_lut3_I2_O)        0.043    15.733 r  ADC/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000    15.733    ADC/counter0[0]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.204    16.259    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[0]/C
                         clock pessimism              0.214    16.473    
                         clock uncertainty           -0.194    16.280    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.034    16.314    ADC/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         16.314    
                         arrival time                         -15.733    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.867ns  (logic 0.275ns (2.317%)  route 11.592ns (97.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 16.259 - 10.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)        11.592    15.690    ADC/rst_in
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.052    15.742 r  ADC/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000    15.742    ADC/counter0[1]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.204    16.259    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/counter0_reg[1]/C
                         clock pessimism              0.214    16.473    
                         clock uncertainty           -0.194    16.280    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.058    16.338    ADC/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         16.338    
                         arrival time                         -15.742    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.252ns  (logic 0.223ns (1.982%)  route 11.029ns (98.018%))
  Logic Levels:           0  
  Clock Path Skew:        2.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.260ns = ( 16.260 - 10.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)        11.029    15.126    ADC/rst_in
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.205    16.260    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.474    
                         clock uncertainty           -0.194    16.281    
    ILOGIC_X0Y140        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    15.838    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         15.838    
                         arrival time                         -15.126    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.718ns  (logic 0.266ns (2.270%)  route 11.452ns (97.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 16.259 - 10.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)        11.452    15.550    ADC/rst_in
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.043    15.593 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000    15.593    ADC/BS_state0_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.204    16.259    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism              0.214    16.473    
                         clock uncertainty           -0.194    16.280    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.034    16.314    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         16.314    
                         arrival time                         -15.593    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.699ns  (logic 0.266ns (2.274%)  route 11.433ns (97.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 16.259 - 10.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)        11.433    15.530    ADC/rst_in
    SLICE_X1Y140         LUT2 (Prop_lut2_I1_O)        0.043    15.573 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000    15.573    ADC/bit_slip0_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.204    16.259    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism              0.214    16.473    
                         clock uncertainty           -0.194    16.280    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.033    16.313    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         16.313    
                         arrival time                         -15.573    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.204ns  (logic 0.223ns (2.423%)  route 8.981ns (97.577%))
  Logic Levels:           0  
  Clock Path Skew:        2.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.256ns = ( 16.256 - 10.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         8.981    13.079    ADC/rst_in
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.201    16.256    ADC/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.470    
                         clock uncertainty           -0.194    16.277    
    ILOGIC_X0Y134        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    15.834    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         15.834    
                         arrival time                         -13.079    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 0.223ns (2.435%)  route 8.935ns (97.565%))
  Logic Levels:           0  
  Clock Path Skew:        2.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns = ( 16.261 - 10.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         8.935    13.032    ADC/rst_in
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.206    16.261    ADC/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.475    
                         clock uncertainty           -0.194    16.282    
    ILOGIC_X0Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    15.839    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         15.839    
                         arrival time                         -13.032    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             6.678ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 0.223ns (3.962%)  route 5.405ns (96.038%))
  Logic Levels:           0  
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.603ns = ( 16.603 - 10.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         5.405     9.502    ADC/rst_in
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.548    16.603    ADC/clk_div
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.817    
                         clock uncertainty           -0.194    16.624    
    ILOGIC_X0Y2          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.181    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.181    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  6.678    

Slack (MET) :             7.137ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.223ns (4.317%)  route 4.943ns (95.683%))
  Logic Levels:           0  
  Clock Path Skew:        2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.599ns = ( 16.599 - 10.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         4.943     9.040    ADC/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.249    13.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    13.643 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.329    14.972    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    15.055 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.544    16.599    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.214    16.813    
                         clock uncertainty           -0.194    16.620    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    16.177    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         16.177    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  7.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ADC/FR0_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/BS_state0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.250ns (7.025%)  route 3.309ns (92.975%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.881ns
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.204     3.525    ADC/clk_in
    SLICE_X0Y141         FDRE                                         r  ADC/FR0_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.178     3.703 f  ADC/FR0_out_reg[0]/Q
                         net (fo=1, routed)           1.649     5.353    ADC/FR0_out_reg_n_0_[0]
    SLICE_X0Y141         LUT4 (Prop_lut4_I0_O)        0.036     5.389 r  ADC/BS_state0_i_2/O
                         net (fo=1, routed)           1.659     7.048    ADC/BS_state0_i_2_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I3_O)        0.036     7.084 r  ADC/BS_state0_i_1/O
                         net (fo=1, routed)           0.000     7.084    ADC/BS_state0_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.337     6.881    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/BS_state0_reg/C
                         clock pessimism             -0.214     6.667    
                         clock uncertainty            0.194     6.861    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.154     7.015    ADC/BS_state0_reg
  -------------------------------------------------------------------
                         required time                         -7.015    
                         arrival time                           7.084    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.178ns (4.753%)  route 3.567ns (95.247%))
  Logic Levels:           0  
  Clock Path Skew:        3.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.224ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.206     3.527    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.178     3.705 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         3.567     7.272    ADC/rst_in
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.680     7.224    ADC/clk_div
    ILOGIC_X0Y36         ISERDESE2                                    r  ADC/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     7.010    
                         clock uncertainty            0.194     7.204    
    ILOGIC_X0Y36         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     7.058    ADC/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -7.058    
                         arrival time                           7.272    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[7].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.178ns (4.368%)  route 3.897ns (95.632%))
  Logic Levels:           0  
  Clock Path Skew:        3.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.229ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.206     3.527    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.178     3.705 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         3.897     7.602    ADC/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.685     7.229    ADC/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC/pins[7].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     7.015    
                         clock uncertainty            0.194     7.209    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     7.063    ADC/pins[7].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -7.063    
                         arrival time                           7.602    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[8].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.178ns (4.368%)  route 3.897ns (95.632%))
  Logic Levels:           0  
  Clock Path Skew:        3.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.213ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.206     3.527    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.178     3.705 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         3.897     7.602    ADC/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.669     7.213    ADC/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC/pins[8].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     6.999    
                         clock uncertainty            0.194     7.193    
    ILOGIC_X0Y22         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     7.047    ADC/pins[8].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -7.047    
                         arrival time                           7.602    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[5].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.178ns (4.062%)  route 4.204ns (95.938%))
  Logic Levels:           0  
  Clock Path Skew:        3.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.225ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     0.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     2.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     2.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.206     3.527    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.178     3.705 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         4.204     7.909    ADC/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.403     3.938    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     4.015 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.436     5.451    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.544 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          1.681     7.225    ADC/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC/pins[5].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.214     7.011    
                         clock uncertainty            0.194     7.205    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.146     7.059    ADC/pins[5].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -7.059    
                         arrival time                           7.909    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             1.240ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[6].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.100ns (3.141%)  route 3.084ns (96.859%))
  Logic Levels:           0  
  Clock Path Skew:        1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.709ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.614     1.713    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.100     1.813 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         3.084     4.897    ADC/rst_in
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.960     3.709    ADC/clk_div
    ILOGIC_X0Y2          ISERDESE2                                    r  ADC/pins[6].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.562    
                         clock uncertainty            0.194     3.756    
    ILOGIC_X0Y2          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.657    ADC/pins[6].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           4.897    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             3.256ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.100ns (1.979%)  route 4.954ns (98.021%))
  Logic Levels:           0  
  Clock Path Skew:        1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.614     1.713    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.100     1.813 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         4.954     6.767    ADC/rst_in
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.814     3.563    ADC/clk_div
    ILOGIC_X0Y142        ISERDESE2                                    r  ADC/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.416    
                         clock uncertainty            0.194     3.610    
    ILOGIC_X0Y142        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.511    ADC/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.511    
                         arrival time                           6.767    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.295ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 0.100ns (1.966%)  route 4.987ns (98.034%))
  Logic Levels:           0  
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.614     1.713    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.100     1.813 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         4.987     6.800    ADC/rst_in
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.809     3.558    ADC/clk_div
    ILOGIC_X0Y134        ISERDESE2                                    r  ADC/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.411    
                         clock uncertainty            0.194     3.605    
    ILOGIC_X0Y134        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.506    ADC/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                           6.800    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             4.506ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.100ns (1.586%)  route 6.204ns (98.414%))
  Logic Levels:           0  
  Clock Path Skew:        1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.614     1.713    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.100     1.813 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         6.204     8.017    ADC/rst_in
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.814     3.563    ADC/clk_div
    ILOGIC_X0Y140        ISERDESE2                                    r  ADC/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     3.416    
                         clock uncertainty            0.194     3.610    
    ILOGIC_X0Y140        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     3.511    ADC/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -3.511    
                         arrival time                           8.017    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.626ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 0.128ns (1.945%)  route 6.453ns (98.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.614     1.713    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.100     1.813 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         6.453     8.266    ADC/rst_in
    SLICE_X1Y140         LUT2 (Prop_lut2_I1_O)        0.028     8.294 r  ADC/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     8.294    ADC/bit_slip0_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     2.719    ADC/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clk_div/O
                         net (fo=13, routed)          0.812     3.561    ADC/clk_div
    SLICE_X1Y140         FDRE                                         r  ADC/bit_slip0_reg/C
                         clock pessimism             -0.147     3.414    
                         clock uncertainty            0.194     3.608    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.060     3.668    ADC/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -3.668    
                         arrival time                           8.294    
  -------------------------------------------------------------------
                         slack                                  4.626    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/counter_f_reg[2]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.223ns (7.088%)  route 2.923ns (92.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 13.521 - 10.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         2.923     7.021    DAC0/rst_in
    SLICE_X0Y134         FDPE                                         f  DAC0/counter_f_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.200    13.521    DAC0/clk_in
    SLICE_X0Y134         FDPE                                         r  DAC0/counter_f_reg[2]/C
                         clock pessimism              0.300    13.821    
                         clock uncertainty           -0.035    13.786    
    SLICE_X0Y134         FDPE (Recov_fdpe_C_PRE)     -0.178    13.608    DAC0/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         13.608    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/counter_f_reg[4]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.223ns (7.088%)  route 2.923ns (92.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 13.521 - 10.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         2.923     7.021    DAC0/rst_in
    SLICE_X0Y134         FDPE                                         f  DAC0/counter_f_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.200    13.521    DAC0/clk_in
    SLICE_X0Y134         FDPE                                         r  DAC0/counter_f_reg[4]/C
                         clock pessimism              0.300    13.821    
                         clock uncertainty           -0.035    13.786    
    SLICE_X0Y134         FDPE (Recov_fdpe_C_PRE)     -0.178    13.608    DAC0/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         13.608    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/counter_f_reg[5]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.223ns (7.088%)  route 2.923ns (92.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 13.521 - 10.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         2.923     7.021    DAC0/rst_in
    SLICE_X0Y134         FDPE                                         f  DAC0/counter_f_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.200    13.521    DAC0/clk_in
    SLICE_X0Y134         FDPE                                         r  DAC0/counter_f_reg[5]/C
                         clock pessimism              0.300    13.821    
                         clock uncertainty           -0.035    13.786    
    SLICE_X0Y134         FDPE (Recov_fdpe_C_PRE)     -0.178    13.608    DAC0/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         13.608    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/counter_f_reg[7]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.223ns (7.088%)  route 2.923ns (92.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 13.521 - 10.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         2.923     7.021    DAC0/rst_in
    SLICE_X0Y134         FDPE                                         f  DAC0/counter_f_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.200    13.521    DAC0/clk_in
    SLICE_X0Y134         FDPE                                         r  DAC0/counter_f_reg[7]/C
                         clock pessimism              0.300    13.821    
                         clock uncertainty           -0.035    13.786    
    SLICE_X0Y134         FDPE (Recov_fdpe_C_PRE)     -0.178    13.608    DAC0/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         13.608    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.590ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/counter_f_reg[3]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.223ns (7.093%)  route 2.921ns (92.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 13.521 - 10.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         2.921     7.018    DAC0/rst_in
    SLICE_X1Y134         FDPE                                         f  DAC0/counter_f_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.200    13.521    DAC0/clk_in
    SLICE_X1Y134         FDPE                                         r  DAC0/counter_f_reg[3]/C
                         clock pessimism              0.300    13.821    
                         clock uncertainty           -0.035    13.786    
    SLICE_X1Y134         FDPE (Recov_fdpe_C_PRE)     -0.178    13.608    DAC0/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         13.608    
                         arrival time                          -7.018    
  -------------------------------------------------------------------
                         slack                                  6.590    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.223ns (7.173%)  route 2.886ns (92.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 13.522 - 10.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         2.886     6.983    DAC0/rst_in
    SLICE_X5Y136         FDCE                                         f  DAC0/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.201    13.522    DAC0/clk_in
    SLICE_X5Y136         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[11]/C
                         clock pessimism              0.300    13.822    
                         clock uncertainty           -0.035    13.787    
    SLICE_X5Y136         FDCE (Recov_fdce_C_CLR)     -0.212    13.575    DAC0/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         13.575    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.223ns (7.173%)  route 2.886ns (92.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 13.522 - 10.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         2.886     6.983    DAC0/rst_in
    SLICE_X5Y136         FDCE                                         f  DAC0/FSM_onehot_state_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.201    13.522    DAC0/clk_in
    SLICE_X5Y136         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[8]/C
                         clock pessimism              0.300    13.822    
                         clock uncertainty           -0.035    13.787    
    SLICE_X5Y136         FDCE (Recov_fdce_C_CLR)     -0.212    13.575    DAC0/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         13.575    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/FSM_onehot_state_f_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.223ns (7.286%)  route 2.838ns (92.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 13.521 - 10.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         2.838     6.935    DAC0/rst_in
    SLICE_X6Y135         FDCE                                         f  DAC0/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.200    13.521    DAC0/clk_in
    SLICE_X6Y135         FDCE                                         r  DAC0/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.300    13.821    
                         clock uncertainty           -0.035    13.786    
    SLICE_X6Y135         FDCE (Recov_fdce_C_CLR)     -0.187    13.599    DAC0/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         13.599    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/counter_f_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.223ns (7.303%)  route 2.831ns (92.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 13.522 - 10.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         2.831     6.928    DAC0/rst_in
    SLICE_X0Y135         FDPE                                         f  DAC0/counter_f_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.201    13.522    DAC0/clk_in
    SLICE_X0Y135         FDPE                                         r  DAC0/counter_f_reg[0]/C
                         clock pessimism              0.300    13.822    
                         clock uncertainty           -0.035    13.787    
    SLICE_X0Y135         FDPE (Recov_fdpe_C_PRE)     -0.178    13.609    DAC0/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  6.681    

Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/counter_f_reg[1]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.223ns (7.303%)  route 2.831ns (92.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 13.522 - 10.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         2.831     6.928    DAC0/rst_in
    SLICE_X0Y135         FDPE                                         f  DAC0/counter_f_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA4                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741    10.741 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.497    12.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083    12.321 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.201    13.522    DAC0/clk_in
    SLICE_X0Y135         FDPE                                         r  DAC0/counter_f_reg[1]/C
                         clock pessimism              0.300    13.822    
                         clock uncertainty           -0.035    13.787    
    SLICE_X0Y135         FDPE (Recov_fdpe_C_PRE)     -0.178    13.609    DAC0/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                  6.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.100ns (14.219%)  route 0.603ns (85.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.614     1.713    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.100     1.813 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         0.603     2.416    ADC/rst_in
    SLICE_X6Y119         FDCE                                         f  ADC/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.801     2.047    ADC/clk_in
    SLICE_X6Y119         FDCE                                         r  ADC/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.315     1.732    
    SLICE_X6Y119         FDCE (Remov_fdce_C_CLR)     -0.050     1.682    ADC/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.100ns (14.219%)  route 0.603ns (85.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.614     1.713    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.100     1.813 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         0.603     2.416    ADC/rst_in
    SLICE_X6Y119         FDCE                                         f  ADC/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.801     2.047    ADC/clk_in
    SLICE_X6Y119         FDCE                                         r  ADC/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.315     1.732    
    SLICE_X6Y119         FDCE (Remov_fdce_C_CLR)     -0.050     1.682    ADC/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.100ns (13.254%)  route 0.654ns (86.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.614     1.713    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.100     1.813 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         0.654     2.468    ADC/rst_in
    SLICE_X6Y120         FDCE                                         f  ADC/FSM_onehot_state_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.800     2.046    ADC/clk_in
    SLICE_X6Y120         FDCE                                         r  ADC/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.315     1.731    
    SLICE_X6Y120         FDCE (Remov_fdce_C_CLR)     -0.050     1.681    ADC/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.100ns (13.254%)  route 0.654ns (86.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.614     1.713    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.100     1.813 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         0.654     2.468    ADC/rst_in
    SLICE_X6Y120         FDCE                                         f  ADC/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.800     2.046    ADC/clk_in
    SLICE_X6Y120         FDCE                                         r  ADC/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.315     1.731    
    SLICE_X6Y120         FDCE (Remov_fdce_C_CLR)     -0.050     1.681    ADC/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.100ns (13.254%)  route 0.654ns (86.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.614     1.713    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.100     1.813 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         0.654     2.468    ADC/rst_in
    SLICE_X6Y120         FDCE                                         f  ADC/FSM_onehot_state_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.800     2.046    ADC/clk_in
    SLICE_X6Y120         FDCE                                         r  ADC/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.315     1.731    
    SLICE_X6Y120         FDCE (Remov_fdce_C_CLR)     -0.050     1.681    ADC/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.100ns (13.254%)  route 0.654ns (86.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.614     1.713    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.100     1.813 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         0.654     2.468    ADC/rst_in
    SLICE_X6Y120         FDCE                                         f  ADC/FSM_onehot_state_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.800     2.046    ADC/clk_in
    SLICE_X6Y120         FDCE                                         r  ADC/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.315     1.731    
    SLICE_X6Y120         FDCE (Remov_fdce_C_CLR)     -0.050     1.681    ADC/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.100ns (13.254%)  route 0.654ns (86.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.614     1.713    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.100     1.813 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         0.654     2.468    ADC/rst_in
    SLICE_X6Y120         FDCE                                         f  ADC/FSM_onehot_state_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.800     2.046    ADC/clk_in
    SLICE_X6Y120         FDCE                                         r  ADC/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.315     1.731    
    SLICE_X6Y120         FDCE (Remov_fdce_C_CLR)     -0.050     1.681    ADC/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.100ns (12.297%)  route 0.713ns (87.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.614     1.713    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.100     1.813 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         0.713     2.526    ADC/rst_in
    SLICE_X4Y120         FDCE                                         f  ADC/FSM_onehot_state_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.800     2.046    ADC/clk_in
    SLICE_X4Y120         FDCE                                         r  ADC/FSM_onehot_state_f_reg[6]/C
                         clock pessimism             -0.315     1.731    
    SLICE_X4Y120         FDCE (Remov_fdce_C_CLR)     -0.069     1.662    ADC/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.100ns (11.193%)  route 0.793ns (88.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.614     1.713    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.100     1.813 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         0.793     2.607    ADC/rst_in
    SLICE_X6Y123         FDCE                                         f  ADC/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.796     2.042    ADC/clk_in
    SLICE_X6Y123         FDCE                                         r  ADC/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.315     1.727    
    SLICE_X6Y123         FDCE (Remov_fdce_C_CLR)     -0.050     1.677    ADC/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/FSM_onehot_state_f_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.100ns (11.193%)  route 0.793ns (88.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.614     1.713    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.100     1.813 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         0.793     2.607    ADC/rst_in
    SLICE_X6Y123         FDCE                                         f  ADC/FSM_onehot_state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.796     2.042    ADC/clk_in
    SLICE_X6Y123         FDCE                                         r  ADC/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.315     1.727    
    SLICE_X6Y123         FDCE (Remov_fdce_C_CLR)     -0.050     1.677    ADC/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.929    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clkENC_int

Setup :            0  Failing Endpoints,  Worst Slack        0.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.637ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (recovery check against falling-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkENC_int fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 0.223ns (3.354%)  route 6.426ns (96.646%))
  Logic Levels:           0  
  Clock Path Skew:        3.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.664ns = ( 11.664 - 5.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  IBUFG_clk100/O
                         net (fo=1, routed)           1.605     2.442    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.535 r  BUFG_clk100/O
                         net (fo=1595, routed)        1.339     3.874    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.223     4.097 f  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         6.426    10.523    ADC/rst_in
    OLOGIC_X0Y42         ODDR                                         f  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.741     5.741 f  IBUFG_clk100/O
                         net (fo=1, routed)           1.497     7.238    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     7.321 f  BUFG_clk100/O
                         net (fo=1595, routed)        1.249     8.570    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     8.643 f  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.329     9.972    ADC/clkENC_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.055 f  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           1.609    11.664    ADC/clkENC
    OLOGIC_X0Y42         ODDR                                         f  ADC/ODDR_inst/C
                         clock pessimism              0.214    11.878    
                         clock uncertainty           -0.194    11.685    
    OLOGIC_X0Y42         ODDR (Recov_oddr_C_R)       -0.215    11.470    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                         11.470    
                         arrival time                         -10.523    
  -------------------------------------------------------------------
                         slack                                  0.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.637ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC/ODDR_inst/R
                            (removal check against rising-edge clock clkENC_int  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkENC_int rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.100ns (2.699%)  route 3.605ns (97.301%))
  Logic Levels:           0  
  Clock Path Skew:        1.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.734ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.373     0.373 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.700     1.073    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.099 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.614     1.713    startup_reset/clk_in
    SLICE_X3Y102         FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.100     1.813 r  startup_reset/rst_in_reg/Q
                         net (fo=633, routed)         3.605     5.418    ADC/rst_in
    OLOGIC_X0Y42         ODDR                                         r  ADC/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkENC_int rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA4                  IBUF (Prop_ibuf_I_O)         0.451     0.451 r  IBUFG_clk100/O
                         net (fo=1, routed)           0.765     1.216    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.246 r  BUFG_clk100/O
                         net (fo=1595, routed)        0.802     2.048    ADC/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.101 r  ADC/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.719    ADC/clkENC_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     2.749 r  ADC/BUFG_clkENC/O
                         net (fo=1, routed)           0.985     3.734    ADC/clkENC
    OLOGIC_X0Y42         ODDR                                         r  ADC/ODDR_inst/C
                         clock pessimism             -0.147     3.587    
                         clock uncertainty            0.194     3.781    
    OLOGIC_X0Y42         ODDR (Remov_oddr_C_R)        0.000     3.781    ADC/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.781    
                         arrival time                           5.418    
  -------------------------------------------------------------------
                         slack                                  1.637    





