{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716399193969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716399193976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 19:33:13 2024 " "Processing started: Wed May 22 19:33:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716399193976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399193976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Test -c VGA_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Test -c VGA_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399193976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716399194690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716399194690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "VGA/video_sync_generator.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399202551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399202551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA/vga_controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399202558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399202558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_audio_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_audio_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_0002 " "Found entity 1: VGA_Audio_0002" {  } { { "VGA/VGA_Audio_0002.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399202562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399202562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio " "Found entity 1: VGA_Audio" {  } { { "VGA/VGA_Audio.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399202568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399202568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "VGA/vga.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399202568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399202568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "VGA/Reset_Delay.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399202575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399202575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "VGA/I2C_Controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399202580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399202580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "VGA/I2C_AV_Config.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399202585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399202585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399202589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399202589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memimage.v 1 1 " "Found 1 design units, including 1 entities, in source file memimage.v" { { "Info" "ISGN_ENTITY_NAME" "1 memImage " "Found entity 1: memImage" {  } { { "memImage.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/memImage.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399202595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399202595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "indexcolor.v 1 1 " "Found 1 design units, including 1 entities, in source file indexcolor.v" { { "Info" "ISGN_ENTITY_NAME" "1 indexColor " "Found entity 1: indexColor" {  } { { "indexColor.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/indexColor.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399202598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399202598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa7seg-a " "Found design unit 1: hexa7seg-a" {  } { { "HEXA7SEG.VHD" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/HEXA7SEG.VHD" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399202979 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "HEXA7SEG.VHD" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/HEXA7SEG.VHD" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399202979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399202979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file io_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_REGISTER " "Found entity 1: IO_REGISTER" {  } { { "IO_REGISTER.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/IO_REGISTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399202981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399202981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.bdf 1 1 " "Found 1 design units, including 1 entities, in source file player.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Player " "Found entity 1: Player" {  } { { "Player.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399202985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399202985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_row.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_row.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_row " "Found entity 1: counter_row" {  } { { "counter_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_row.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399202991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399202991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_joystik_row.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_joystik_row.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_joystik_row " "Found entity 1: compare_joystik_row" {  } { { "compare_joystik_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_joystik_row.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399202993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399202993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_row.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_row.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_row " "Found entity 1: mux_row" {  } { { "mux_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_row.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399202999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399202999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_col.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_col " "Found entity 1: counter_col" {  } { { "counter_col.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_col.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399203003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399203003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_color_const.v 1 1 " "Found 1 design units, including 1 entities, in source file player_color_const.v" { { "Info" "ISGN_ENTITY_NAME" "1 player_color_const " "Found entity 1: player_color_const" {  } { { "player_color_const.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/player_color_const.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399203010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399203010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_display.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_display " "Found entity 1: mux_display" {  } { { "mux_display.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_display.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399203017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399203017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_row.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_row.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_row " "Found entity 1: compare_row" {  } { { "compare_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_row.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399203023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399203023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_col.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_col " "Found entity 1: compare_col" {  } { { "compare_col.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_col.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399203029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399203029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TestBlock " "Found entity 1: TestBlock" {  } { { "TestBlock.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/TestBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399203033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399203033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_color.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_color.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_color " "Found entity 1: compare_color" {  } { { "compare_color.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_color.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399203041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399203041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_row.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub_row.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub_row " "Found entity 1: addsub_row" {  } { { "addsub_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_row.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399203047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399203047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_col.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub_col " "Found entity 1: addsub_col" {  } { { "addsub_col.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399203052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399203052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716399203623 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst16 " "Block or symbol \"AND2\" of instance \"inst16\" overlaps another block or symbol" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 944 552 616 992 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1716399203628 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LCD_RS " "Pin \"LCD_RS\" is missing source" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 104 536 712 120 "LCD_RS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1716399203628 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LCD_RW " "Pin \"LCD_RW\" is missing source" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 136 536 712 152 "LCD_RW" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1716399203628 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LCD_E " "Pin \"LCD_E\" is missing source" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 120 536 712 136 "LCD_E" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1716399203628 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "VGA_SYNC_N " "Pin \"VGA_SYNC_N\" is missing source" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 536 600 776 552 "VGA_SYNC_N" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1716399203628 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LCD_D\[7..0\] " "Pin \"LCD_D\[7..0\]\" is missing source" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 152 536 712 168 "LCD_D\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1716399203628 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLOCK2_50 " "Pin \"CLOCK2_50\" not connected" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 40 56 224 56 "CLOCK2_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1716399203628 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLOCK3_50 " "Pin \"CLOCK3_50\" not connected" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 56 56 224 72 "CLOCK3_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1716399203628 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLOCK4_50 " "Pin \"CLOCK4_50\" not connected" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 72 56 224 88 "CLOCK4_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1716399203628 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PS2_CLK " "Pin \"PS2_CLK\" not connected" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 48 536 704 64 "PS2_CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1716399203628 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PS2_DAT " "Pin \"PS2_DAT\" not connected" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 64 536 704 80 "PS2_DAT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1716399203628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:inst2 " "Elaborating entity \"vga\" for hierarchy \"vga:inst2\"" {  } { { "Main.bdf" "inst2" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 288 256 552 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay vga:inst2\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"vga:inst2\|Reset_Delay:r0\"" {  } { { "VGA/vga.v" "r0" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203628 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "VGA/Reset_Delay.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399203633 "|Main|vga:inst2|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio vga:inst2\|VGA_Audio:u1 " "Elaborating entity \"VGA_Audio\" for hierarchy \"vga:inst2\|VGA_Audio:u1\"" {  } { { "VGA/vga.v" "u1" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_0002 vga:inst2\|VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst " "Elaborating entity \"VGA_Audio_0002\" for hierarchy \"vga:inst2\|VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\"" {  } { { "VGA/VGA_Audio.v" "vga_audio_inst" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga:inst2\|VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga:inst2\|VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA/VGA_Audio_0002.v" "altera_pll_i" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio_0002.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203677 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1716399203678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:inst2\|VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga:inst2\|VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA/VGA_Audio_0002.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio_0002.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:inst2\|VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga:inst2\|VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 18.000000 MHz " "Parameter \"output_clock_frequency1\" = \"18.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.000000 MHz " "Parameter \"output_clock_frequency2\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 30000 ps " "Parameter \"phase_shift2\" = \"30000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203678 ""}  } { { "VGA/VGA_Audio_0002.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/VGA_Audio_0002.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399203678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga:inst2\|vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga:inst2\|vga_controller:vga_ins\"" {  } { { "VGA/vga.v" "vga_ins" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203684 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(80) " "Verilog HDL assignment warning at vga_controller.v(80): truncated value with size 32 to match size of target (19)" {  } { { "VGA/vga_controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399203686 "|Main|vga:inst2|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(82) " "Verilog HDL assignment warning at vga_controller.v(82): truncated value with size 32 to match size of target (10)" {  } { { "VGA/vga_controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399203686 "|Main|vga:inst2|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_controller.v(88) " "Verilog HDL assignment warning at vga_controller.v(88): truncated value with size 32 to match size of target (9)" {  } { { "VGA/vga_controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399203686 "|Main|vga:inst2|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 vga_controller.v(91) " "Verilog HDL assignment warning at vga_controller.v(91): truncated value with size 10 to match size of target (9)" {  } { { "VGA/vga_controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399203686 "|Main|vga:inst2|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_controller.v(92) " "Verilog HDL assignment warning at vga_controller.v(92): truncated value with size 32 to match size of target (9)" {  } { { "VGA/vga_controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399203686 "|Main|vga:inst2|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(97) " "Verilog HDL assignment warning at vga_controller.v(97): truncated value with size 32 to match size of target (10)" {  } { { "VGA/vga_controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399203686 "|Main|vga:inst2|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(101) " "Verilog HDL assignment warning at vga_controller.v(101): truncated value with size 32 to match size of target (10)" {  } { { "VGA/vga_controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399203686 "|Main|vga:inst2|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga:inst2\|vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga:inst2\|vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "VGA/vga_controller.v" "LTM_ins" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga_controller.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203688 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "VGA/video_sync_generator.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399203688 "|Main|vga:inst2|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "VGA/video_sync_generator.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399203688 "|Main|vga:inst2|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config vga:inst2\|I2C_AV_Config:u3 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"vga:inst2\|I2C_AV_Config:u3\"" {  } { { "VGA/vga.v" "u3" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/vga.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "VGA/I2C_AV_Config.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399203689 "|Main|vga:inst2|I2C_AV_Config:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(106) " "Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "VGA/I2C_AV_Config.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_AV_Config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399203689 "|Main|vga:inst2|I2C_AV_Config:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller vga:inst2\|I2C_AV_Config:u3\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"vga:inst2\|I2C_AV_Config:u3\|I2C_Controller:u0\"" {  } { { "VGA/I2C_AV_Config.v" "u0" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_AV_Config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "VGA/I2C_Controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399203689 "|Main|vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "VGA/I2C_Controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399203689 "|Main|vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "VGA/I2C_Controller.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/VGA/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716399203689 "|Main|vga:inst2|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indexColor indexColor:inst7 " "Elaborating entity \"indexColor\" for hierarchy \"indexColor:inst7\"" {  } { { "Main.bdf" "inst7" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 640 784 1000 768 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram indexColor:inst7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"indexColor:inst7\|altsyncram:altsyncram_component\"" {  } { { "indexColor.v" "altsyncram_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/indexColor.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "indexColor:inst7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"indexColor:inst7\|altsyncram:altsyncram_component\"" {  } { { "indexColor.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/indexColor.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "indexColor:inst7\|altsyncram:altsyncram_component " "Instantiated megafunction \"indexColor:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file indexColor.mif " "Parameter \"init_file\" = \"indexColor.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203762 ""}  } { { "indexColor.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/indexColor.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399203762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgg1 " "Found entity 1: altsyncram_rgg1" {  } { { "db/altsyncram_rgg1.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/altsyncram_rgg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399203823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399203823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgg1 indexColor:inst7\|altsyncram:altsyncram_component\|altsyncram_rgg1:auto_generated " "Elaborating entity \"altsyncram_rgg1\" for hierarchy \"indexColor:inst7\|altsyncram:altsyncram_component\|altsyncram_rgg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_display mux_display:inst1 " "Elaborating entity \"mux_display\" for hierarchy \"mux_display:inst1\"" {  } { { "Main.bdf" "inst1" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 816 600 744 896 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux_display:inst1\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux_display:inst1\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_display.v" "LPM_MUX_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_display.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_display:inst1\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux_display:inst1\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_display.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_display.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_display:inst1\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux_display:inst1\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203894 ""}  } { { "mux_display.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_display.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399203894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qjc " "Found entity 1: mux_qjc" {  } { { "db/mux_qjc.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/mux_qjc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399203938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399203938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qjc mux_display:inst1\|lpm_mux:LPM_MUX_component\|mux_qjc:auto_generated " "Elaborating entity \"mux_qjc\" for hierarchy \"mux_display:inst1\|lpm_mux:LPM_MUX_component\|mux_qjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_row compare_row:inst18 " "Elaborating entity \"compare_row\" for hierarchy \"compare_row:inst18\"" {  } { { "Main.bdf" "inst18" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 880 384 512 976 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare compare_row:inst18\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"compare_row:inst18\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_row.v" "LPM_COMPARE_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_row.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare_row:inst18\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"compare_row:inst18\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_row.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399203994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare_row:inst18\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"compare_row:inst18\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399203994 ""}  } { { "compare_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_row.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399203994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_deg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_deg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_deg " "Found entity 1: cmpr_deg" {  } { { "db/cmpr_deg.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cmpr_deg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399204041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399204041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_deg compare_row:inst18\|lpm_compare:LPM_COMPARE_component\|cmpr_deg:auto_generated " "Elaborating entity \"cmpr_deg\" for hierarchy \"compare_row:inst18\|lpm_compare:LPM_COMPARE_component\|cmpr_deg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Player Player:inst " "Elaborating entity \"Player\" for hierarchy \"Player:inst\"" {  } { { "Main.bdf" "inst" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 960 -192 16 1056 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestBlock Player:inst\|TestBlock:inst22 " "Elaborating entity \"TestBlock\" for hierarchy \"Player:inst\|TestBlock:inst22\"" {  } { { "Player.bdf" "inst22" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf" { { 288 -176 8 384 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204067 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "COLOR\[1..0\] " "Pin \"COLOR\[1..0\]\" is missing source" {  } { { "TestBlock.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/TestBlock.bdf" { { 296 848 1024 312 "COLOR\[1..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1716399204067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_color Player:inst\|TestBlock:inst22\|compare_color:inst " "Elaborating entity \"compare_color\" for hierarchy \"Player:inst\|TestBlock:inst22\|compare_color:inst\"" {  } { { "TestBlock.bdf" "inst" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/TestBlock.bdf" { { 296 696 824 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Player:inst\|TestBlock:inst22\|compare_color:inst\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Player:inst\|TestBlock:inst22\|compare_color:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_color.v" "LPM_COMPARE_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_color.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Player:inst\|TestBlock:inst22\|compare_color:inst\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Player:inst\|TestBlock:inst22\|compare_color:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_color.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_color.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Player:inst\|TestBlock:inst22\|compare_color:inst\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Player:inst\|TestBlock:inst22\|compare_color:inst\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204083 ""}  } { { "compare_color.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_color.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399204083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_i4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_i4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_i4j " "Found entity 1: cmpr_i4j" {  } { { "db/cmpr_i4j.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cmpr_i4j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399204136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399204136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_i4j Player:inst\|TestBlock:inst22\|compare_color:inst\|lpm_compare:LPM_COMPARE_component\|cmpr_i4j:auto_generated " "Elaborating entity \"cmpr_i4j\" for hierarchy \"Player:inst\|TestBlock:inst22\|compare_color:inst\|lpm_compare:LPM_COMPARE_component\|cmpr_i4j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memImage Player:inst\|TestBlock:inst22\|memImage:inst6 " "Elaborating entity \"memImage\" for hierarchy \"Player:inst\|TestBlock:inst22\|memImage:inst6\"" {  } { { "TestBlock.bdf" "inst6" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/TestBlock.bdf" { { 312 432 648 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Player:inst\|TestBlock:inst22\|memImage:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Player:inst\|TestBlock:inst22\|memImage:inst6\|altsyncram:altsyncram_component\"" {  } { { "memImage.v" "altsyncram_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/memImage.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Player:inst\|TestBlock:inst22\|memImage:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Player:inst\|TestBlock:inst22\|memImage:inst6\|altsyncram:altsyncram_component\"" {  } { { "memImage.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/memImage.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Player:inst\|TestBlock:inst22\|memImage:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"Player:inst\|TestBlock:inst22\|memImage:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memImage.mif " "Parameter \"init_file\" = \"memImage.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204163 ""}  } { { "memImage.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/memImage.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399204163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tag1 " "Found entity 1: altsyncram_tag1" {  } { { "db/altsyncram_tag1.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/altsyncram_tag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399204216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399204216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tag1 Player:inst\|TestBlock:inst22\|memImage:inst6\|altsyncram:altsyncram_component\|altsyncram_tag1:auto_generated " "Elaborating entity \"altsyncram_tag1\" for hierarchy \"Player:inst\|TestBlock:inst22\|memImage:inst6\|altsyncram:altsyncram_component\|altsyncram_tag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_col Player:inst\|counter_col:inst20 " "Elaborating entity \"counter_col\" for hierarchy \"Player:inst\|counter_col:inst20\"" {  } { { "Player.bdf" "inst20" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf" { { 608 400 544 688 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Player:inst\|counter_col:inst20\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"Player:inst\|counter_col:inst20\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter_col.v" "LPM_COUNTER_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_col.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Player:inst\|counter_col:inst20\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"Player:inst\|counter_col:inst20\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter_col.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_col.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Player:inst\|counter_col:inst20\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"Player:inst\|counter_col:inst20\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204315 ""}  } { { "counter_col.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_col.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399204315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89g " "Found entity 1: cntr_89g" {  } { { "db/cntr_89g.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cntr_89g.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399204367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399204367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_89g Player:inst\|counter_col:inst20\|lpm_counter:LPM_COUNTER_component\|cntr_89g:auto_generated " "Elaborating entity \"cntr_89g\" for hierarchy \"Player:inst\|counter_col:inst20\|lpm_counter:LPM_COUNTER_component\|cntr_89g:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_row Player:inst\|mux_row:inst6 " "Elaborating entity \"mux_row\" for hierarchy \"Player:inst\|mux_row:inst6\"" {  } { { "Player.bdf" "inst6" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf" { { 656 168 248 784 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Player:inst\|mux_row:inst6\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"Player:inst\|mux_row:inst6\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_row.v" "LPM_MUX_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_row.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Player:inst\|mux_row:inst6\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"Player:inst\|mux_row:inst6\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_row.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Player:inst\|mux_row:inst6\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"Player:inst\|mux_row:inst6\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 5 " "Parameter \"lpm_size\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204398 ""}  } { { "mux_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/mux_row.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399204398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ujc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ujc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ujc " "Found entity 1: mux_ujc" {  } { { "db/mux_ujc.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/mux_ujc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399204452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399204452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ujc Player:inst\|mux_row:inst6\|lpm_mux:LPM_MUX_component\|mux_ujc:auto_generated " "Elaborating entity \"mux_ujc\" for hierarchy \"Player:inst\|mux_row:inst6\|lpm_mux:LPM_MUX_component\|mux_ujc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_row Player:inst\|counter_row:inst " "Elaborating entity \"counter_row\" for hierarchy \"Player:inst\|counter_row:inst\"" {  } { { "Player.bdf" "inst" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf" { { 224 504 648 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Player:inst\|counter_row:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"Player:inst\|counter_row:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter_row.v" "LPM_COUNTER_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_row.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Player:inst\|counter_row:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"Player:inst\|counter_row:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_row.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Player:inst\|counter_row:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"Player:inst\|counter_row:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204543 ""}  } { { "counter_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_row.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399204543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_79g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_79g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_79g " "Found entity 1: cntr_79g" {  } { { "db/cntr_79g.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cntr_79g.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399204598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399204598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_79g Player:inst\|counter_row:inst\|lpm_counter:LPM_COUNTER_component\|cntr_79g:auto_generated " "Elaborating entity \"cntr_79g\" for hierarchy \"Player:inst\|counter_row:inst\|lpm_counter:LPM_COUNTER_component\|cntr_79g:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub_row Player:inst\|addsub_row:inst26 " "Elaborating entity \"addsub_row\" for hierarchy \"Player:inst\|addsub_row:inst26\"" {  } { { "Player.bdf" "inst26" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf" { { 400 -608 -448 512 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Player:inst\|addsub_row:inst26\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Player:inst\|addsub_row:inst26\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addsub_row.v" "LPM_ADD_SUB_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_row.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Player:inst\|addsub_row:inst26\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Player:inst\|addsub_row:inst26\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addsub_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_row.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Player:inst\|addsub_row:inst26\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Player:inst\|addsub_row:inst26\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204750 ""}  } { { "addsub_row.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_row.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399204750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vig " "Found entity 1: add_sub_vig" {  } { { "db/add_sub_vig.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/add_sub_vig.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399204799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399204799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vig Player:inst\|addsub_row:inst26\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_vig:auto_generated " "Elaborating entity \"add_sub_vig\" for hierarchy \"Player:inst\|addsub_row:inst26\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_vig:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub_col Player:inst\|addsub_col:inst31 " "Elaborating entity \"addsub_col\" for hierarchy \"Player:inst\|addsub_col:inst31\"" {  } { { "Player.bdf" "inst31" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf" { { 592 -744 -584 704 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Player:inst\|addsub_col:inst31\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Player:inst\|addsub_col:inst31\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addsub_col.v" "LPM_ADD_SUB_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Player:inst\|addsub_col:inst31\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"Player:inst\|addsub_col:inst31\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addsub_col.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Player:inst\|addsub_col:inst31\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"Player:inst\|addsub_col:inst31\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399204897 ""}  } { { "addsub_col.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399204897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0jg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0jg " "Found entity 1: add_sub_0jg" {  } { { "db/add_sub_0jg.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/add_sub_0jg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399204946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399204946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0jg Player:inst\|addsub_col:inst31\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_0jg:auto_generated " "Elaborating entity \"add_sub_0jg\" for hierarchy \"Player:inst\|addsub_col:inst31\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_0jg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399204951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_REGISTER IO_REGISTER:inst11 " "Elaborating entity \"IO_REGISTER\" for hierarchy \"IO_REGISTER:inst11\"" {  } { { "Main.bdf" "inst11" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 504 1904 2048 600 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399205036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF IO_REGISTER:inst11\|LPM_DFF:inst4 " "Elaborating entity \"LPM_DFF\" for hierarchy \"IO_REGISTER:inst11\|LPM_DFF:inst4\"" {  } { { "IO_REGISTER.bdf" "inst4" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/IO_REGISTER.bdf" { { 240 384 560 416 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399205071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_REGISTER:inst11\|LPM_DFF:inst4 " "Elaborated megafunction instantiation \"IO_REGISTER:inst11\|LPM_DFF:inst4\"" {  } { { "IO_REGISTER.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/IO_REGISTER.bdf" { { 240 384 560 416 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399205071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_REGISTER:inst11\|LPM_DFF:inst4 " "Instantiated megafunction \"IO_REGISTER:inst11\|LPM_DFF:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399205071 ""}  } { { "IO_REGISTER.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/IO_REGISTER.bdf" { { 240 384 560 416 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399205071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE LPM_DECODE:inst20 " "Elaborating entity \"LPM_DECODE\" for hierarchy \"LPM_DECODE:inst20\"" {  } { { "Main.bdf" "inst20" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 672 1440 1560 784 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399205142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DECODE:inst20 " "Elaborated megafunction instantiation \"LPM_DECODE:inst20\"" {  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 672 1440 1560 784 "inst20" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399205144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DECODE:inst20 " "Instantiated megafunction \"LPM_DECODE:inst20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 4 " "Parameter \"LPM_DECODES\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399205144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399205144 ""}  } { { "Main.bdf" "" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 672 1440 1560 784 "inst20" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399205144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_r3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_r3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_r3f " "Found entity 1: decode_r3f" {  } { { "db/decode_r3f.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/decode_r3f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399205192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399205192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_r3f LPM_DECODE:inst20\|decode_r3f:auto_generated " "Elaborating entity \"decode_r3f\" for hierarchy \"LPM_DECODE:inst20\|decode_r3f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399205192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_col compare_col:inst24 " "Elaborating entity \"compare_col\" for hierarchy \"compare_col:inst24\"" {  } { { "Main.bdf" "inst24" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 992 384 512 1088 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399205216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare compare_col:inst24\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"compare_col:inst24\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_col.v" "LPM_COMPARE_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_col.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399205233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare_col:inst24\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"compare_col:inst24\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare_col.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_col.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399205233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare_col:inst24\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"compare_col:inst24\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399205233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399205233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399205233 ""}  } { { "compare_col.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/compare_col.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399205233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eeg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_eeg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eeg " "Found entity 1: cmpr_eeg" {  } { { "db/cmpr_eeg.tdf" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/db/cmpr_eeg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716399205295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399205295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eeg compare_col:inst24\|lpm_compare:LPM_COMPARE_component\|cmpr_eeg:auto_generated " "Elaborating entity \"cmpr_eeg\" for hierarchy \"compare_col:inst24\|lpm_compare:LPM_COMPARE_component\|cmpr_eeg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399205301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_color_const player_color_const:inst3 " "Elaborating entity \"player_color_const\" for hierarchy \"player_color_const:inst3\"" {  } { { "Main.bdf" "inst3" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 848 224 336 896 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399205313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant player_color_const:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"player_color_const:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "player_color_const.v" "LPM_CONSTANT_component" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/player_color_const.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399205356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "player_color_const:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"player_color_const:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "player_color_const.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/player_color_const.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399205356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "player_color_const:inst3\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"player_color_const:inst3\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 3 " "Parameter \"lpm_cvalue\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399205356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399205356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399205356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716399205356 ""}  } { { "player_color_const.v" "" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/player_color_const.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716399205356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:inst21 " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:inst21\"" {  } { { "Main.bdf" "inst21" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Main.bdf" { { 472 2208 2416 552 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716399205434 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Player:inst\|O_COL Player:inst\|addsub_col:inst36\|dataa\[4\] " "Net \"Player:inst\|O_COL\", which fans out to \"Player:inst\|addsub_col:inst36\|dataa\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Player:inst\|counter_col:inst20\|q\[4\] " "Net is fed by \"Player:inst\|counter_col:inst20\|q\[4\]\"" {  } { { "counter_col.v" "q\[4\]" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_col.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399205585 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Player:inst\|addsub_col:inst31\|result\[4\] " "Net is fed by \"Player:inst\|addsub_col:inst31\|result\[4\]\"" {  } { { "addsub_col.v" "result\[4\]" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399205585 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Player:inst\|addsub_col:inst36\|result\[4\] " "Net is fed by \"Player:inst\|addsub_col:inst36\|result\[4\]\"" {  } { { "addsub_col.v" "result\[4\]" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399205585 ""}  } { { "Player.bdf" "O_COL" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf" { { 640 680 856 656 "O_COL\[4..0\]" "" } { 640 544 672 657 "O_COL\[4..0\]" "" } { 320 -344 -176 337 "O_COL\[4..0\]" "" } { 472 -344 -168 489 "O_COL\[4..0\]" "" } { 664 -560 -312 681 "O_COL\[4..0\]" "" } { 632 -816 -744 649 "O_COL\[4..0\]" "" } { 816 -600 -352 833 "O_COL\[4..0\]" "" } { 784 -856 -784 801 "O_COL\[4..0\]" "" } } } } { "addsub_col.v" "dataa\[4\]" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 45 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716399205585 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Player:inst\|O_COL Player:inst\|addsub_col:inst36\|dataa\[3\] " "Net \"Player:inst\|O_COL\", which fans out to \"Player:inst\|addsub_col:inst36\|dataa\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Player:inst\|counter_col:inst20\|q\[3\] " "Net is fed by \"Player:inst\|counter_col:inst20\|q\[3\]\"" {  } { { "counter_col.v" "q\[3\]" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_col.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399205585 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Player:inst\|addsub_col:inst31\|result\[3\] " "Net is fed by \"Player:inst\|addsub_col:inst31\|result\[3\]\"" {  } { { "addsub_col.v" "result\[3\]" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399205585 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Player:inst\|addsub_col:inst36\|result\[3\] " "Net is fed by \"Player:inst\|addsub_col:inst36\|result\[3\]\"" {  } { { "addsub_col.v" "result\[3\]" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399205585 ""}  } { { "Player.bdf" "O_COL" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf" { { 640 680 856 656 "O_COL\[4..0\]" "" } { 640 544 672 657 "O_COL\[4..0\]" "" } { 320 -344 -176 337 "O_COL\[4..0\]" "" } { 472 -344 -168 489 "O_COL\[4..0\]" "" } { 664 -560 -312 681 "O_COL\[4..0\]" "" } { 632 -816 -744 649 "O_COL\[4..0\]" "" } { 816 -600 -352 833 "O_COL\[4..0\]" "" } { 784 -856 -784 801 "O_COL\[4..0\]" "" } } } } { "addsub_col.v" "dataa\[3\]" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 45 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716399205585 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Player:inst\|O_COL Player:inst\|addsub_col:inst36\|dataa\[2\] " "Net \"Player:inst\|O_COL\", which fans out to \"Player:inst\|addsub_col:inst36\|dataa\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Player:inst\|counter_col:inst20\|q\[2\] " "Net is fed by \"Player:inst\|counter_col:inst20\|q\[2\]\"" {  } { { "counter_col.v" "q\[2\]" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_col.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399205585 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Player:inst\|addsub_col:inst31\|result\[2\] " "Net is fed by \"Player:inst\|addsub_col:inst31\|result\[2\]\"" {  } { { "addsub_col.v" "result\[2\]" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399205585 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Player:inst\|addsub_col:inst36\|result\[2\] " "Net is fed by \"Player:inst\|addsub_col:inst36\|result\[2\]\"" {  } { { "addsub_col.v" "result\[2\]" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399205585 ""}  } { { "Player.bdf" "O_COL" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf" { { 640 680 856 656 "O_COL\[4..0\]" "" } { 640 544 672 657 "O_COL\[4..0\]" "" } { 320 -344 -176 337 "O_COL\[4..0\]" "" } { 472 -344 -168 489 "O_COL\[4..0\]" "" } { 664 -560 -312 681 "O_COL\[4..0\]" "" } { 632 -816 -744 649 "O_COL\[4..0\]" "" } { 816 -600 -352 833 "O_COL\[4..0\]" "" } { 784 -856 -784 801 "O_COL\[4..0\]" "" } } } } { "addsub_col.v" "dataa\[2\]" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 45 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716399205585 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Player:inst\|O_COL Player:inst\|addsub_col:inst36\|dataa\[1\] " "Net \"Player:inst\|O_COL\", which fans out to \"Player:inst\|addsub_col:inst36\|dataa\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Player:inst\|counter_col:inst20\|q\[1\] " "Net is fed by \"Player:inst\|counter_col:inst20\|q\[1\]\"" {  } { { "counter_col.v" "q\[1\]" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_col.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399205585 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Player:inst\|addsub_col:inst31\|result\[1\] " "Net is fed by \"Player:inst\|addsub_col:inst31\|result\[1\]\"" {  } { { "addsub_col.v" "result\[1\]" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399205585 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Player:inst\|addsub_col:inst36\|result\[1\] " "Net is fed by \"Player:inst\|addsub_col:inst36\|result\[1\]\"" {  } { { "addsub_col.v" "result\[1\]" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399205585 ""}  } { { "Player.bdf" "O_COL" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf" { { 640 680 856 656 "O_COL\[4..0\]" "" } { 640 544 672 657 "O_COL\[4..0\]" "" } { 320 -344 -176 337 "O_COL\[4..0\]" "" } { 472 -344 -168 489 "O_COL\[4..0\]" "" } { 664 -560 -312 681 "O_COL\[4..0\]" "" } { 632 -816 -744 649 "O_COL\[4..0\]" "" } { 816 -600 -352 833 "O_COL\[4..0\]" "" } { 784 -856 -784 801 "O_COL\[4..0\]" "" } } } } { "addsub_col.v" "dataa\[1\]" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 45 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716399205585 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Player:inst\|O_COL Player:inst\|addsub_col:inst36\|dataa\[0\] " "Net \"Player:inst\|O_COL\", which fans out to \"Player:inst\|addsub_col:inst36\|dataa\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Player:inst\|counter_col:inst20\|q\[0\] " "Net is fed by \"Player:inst\|counter_col:inst20\|q\[0\]\"" {  } { { "counter_col.v" "q\[0\]" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/counter_col.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399205585 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Player:inst\|addsub_col:inst31\|result\[0\] " "Net is fed by \"Player:inst\|addsub_col:inst31\|result\[0\]\"" {  } { { "addsub_col.v" "result\[0\]" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399205585 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Player:inst\|addsub_col:inst36\|result\[0\] " "Net is fed by \"Player:inst\|addsub_col:inst36\|result\[0\]\"" {  } { { "addsub_col.v" "result\[0\]" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 46 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1716399205585 ""}  } { { "Player.bdf" "O_COL" { Schematic "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/Player.bdf" { { 640 680 856 656 "O_COL\[4..0\]" "" } { 640 544 672 657 "O_COL\[4..0\]" "" } { 320 -344 -176 337 "O_COL\[4..0\]" "" } { 472 -344 -168 489 "O_COL\[4..0\]" "" } { 664 -560 -312 681 "O_COL\[4..0\]" "" } { 632 -816 -744 649 "O_COL\[4..0\]" "" } { 816 -600 -352 833 "O_COL\[4..0\]" "" } { 784 -856 -784 801 "O_COL\[4..0\]" "" } } } } { "addsub_col.v" "dataa\[0\]" { Text "C:/Users/0xpie/Desktop/Cours/2A/Elec/TP2/VGA_Test/addsub_col.v" 45 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1716399205585 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716399205585 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 29 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716399205988 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 22 19:33:25 2024 " "Processing ended: Wed May 22 19:33:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716399205988 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716399205988 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716399205988 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399205988 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 29 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 29 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716399206623 ""}
