// Seed: 3646554646
module module_0 (
    input uwire id_0,
    input tri0  id_1
);
endmodule
module module_0 #(
    parameter id_13 = 32'd92,
    parameter id_15 = 32'd86,
    parameter id_3  = 32'd25
) (
    input wire id_0,
    output tri0 id_1,
    input wand id_2,
    input supply0 _id_3,
    output wor id_4,
    output uwire id_5,
    output supply0 id_6,
    input tri1 id_7,
    output uwire module_1,
    input tri1 id_9,
    output wire id_10,
    input tri0 id_11,
    input uwire id_12,
    input tri _id_13
);
  wire _id_15;
  wire [1 : id_3] id_16;
  wire id_17;
  or primCall (id_5, id_18, id_17, id_19, id_9, id_0, id_7, id_12, id_2, id_16);
  wire [id_15 : id_13] id_18;
  wire id_19;
  module_0 modCall_1 (
      id_7,
      id_11
  );
  assign modCall_1.id_1 = 0;
endmodule
