

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Thu Jan 18 19:24:46 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2510717|  2510717|  2510717|  2510717|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop           |  2510716|  2510716|     96566|          -|          -|    26|    no    |
        | + Col_Loop          |    96564|    96564|      3714|          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |     3712|     3712|       116|          -|          -|    32|    no    |
        |   +++ W_Row_Loop    |      105|      105|        35|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |       33|       33|        11|          -|          -|     3|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    330|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     414|    950|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    223|    -|
|Register         |        -|      -|     392|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      5|     806|   1503|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U1  |cnn_fadd_32ns_32ncud  |        0|      2|  205|  390|    0|
    |cnn_fcmp_32ns_32neOg_U3  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U2  |cnn_fmul_32ns_32ndEe  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  414|  950|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U       |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|   288|   32|     1|         9216|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        2|  0|   0|    0|   320|   64|     2|        10240|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln26_2_fu_434_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln26_7_fu_411_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln26_8_fu_424_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln26_9_fu_444_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln26_fu_355_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln35_6_fu_311_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln35_fu_269_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln8_fu_235_p2      |     +    |      0|  0|  14|          10|           5|
    |c_fu_259_p2            |     +    |      0|  0|  15|           5|           1|
    |f_fu_293_p2            |     +    |      0|  0|  15|           6|           1|
    |r_fu_247_p2            |     +    |      0|  0|  15|           5|           1|
    |wc_fu_401_p2           |     +    |      0|  0|  10|           2|           1|
    |wr_fu_331_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_385_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_fu_349_p2     |     -    |      0|  0|  15|           5|           5|
    |and_ln34_fu_489_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_253_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln14_fu_287_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln18_fu_325_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_395_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_2_fu_477_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_471_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_241_p2     |   icmp   |      0|  0|  11|           5|           4|
    |or_ln34_fu_483_p2      |    or    |      0|  0|   2|           1|           1|
    |w_sum_5_fu_495_p3      |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 330|         162|         144|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  121|         26|    1|         26|
    |c_0_reg_151      |    9|          2|    5|         10|
    |f_0_reg_163      |    9|          2|    6|         12|
    |grp_fu_220_p0    |   15|          3|   32|         96|
    |grp_fu_220_p1    |   15|          3|   32|         96|
    |phi_mul_reg_139  |    9|          2|   10|         20|
    |r_0_reg_127      |    9|          2|    5|         10|
    |w_sum_0_reg_185  |    9|          2|   32|         64|
    |w_sum_1_reg_197  |    9|          2|   32|         64|
    |wc_0_reg_209     |    9|          2|    2|          4|
    |wr_0_reg_174     |    9|          2|    2|          4|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  223|         48|  159|        406|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln8_reg_502               |  10|   0|   10|          0|
    |ap_CS_fsm                     |  25|   0|   25|          0|
    |c_0_reg_151                   |   5|   0|    5|          0|
    |c_reg_518                     |   5|   0|    5|          0|
    |conv_1_bias_load_reg_612      |  32|   0|   32|          0|
    |conv_1_weights_0_loa_reg_592  |  32|   0|   32|          0|
    |conv_out_addr_reg_546         |  15|   0|   15|          0|
    |f_0_reg_163                   |   6|   0|    6|          0|
    |f_reg_531                     |   6|   0|    6|          0|
    |input_0_load_reg_597          |  32|   0|   32|          0|
    |phi_mul_reg_139               |  10|   0|   10|          0|
    |r_0_reg_127                   |   5|   0|    5|          0|
    |r_reg_510                     |   5|   0|    5|          0|
    |sub_ln26_1_reg_564            |   9|   0|   11|          2|
    |sub_ln26_reg_559              |   5|   0|    5|          0|
    |tmp_7_reg_602                 |  32|   0|   32|          0|
    |w_sum_0_reg_185               |  32|   0|   32|          0|
    |w_sum_1_reg_197               |  32|   0|   32|          0|
    |w_sum_5_reg_624               |  32|   0|   32|          0|
    |w_sum_reg_617                 |  32|   0|   32|          0|
    |wc_0_reg_209                  |   2|   0|    2|          0|
    |wc_reg_577                    |   2|   0|    2|          0|
    |wr_0_reg_174                  |   2|   0|    2|          0|
    |wr_reg_554                    |   2|   0|    2|          0|
    |zext_ln14_reg_523             |  10|   0|   16|          6|
    |zext_ln26_reg_536             |   6|   0|   64|         58|
    |zext_ln35_12_reg_541          |   6|   0|   10|          4|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 392|   0|  462|         70|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_address0   | out |   10|  ap_memory |    input_0   |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0         |  in |   32|  ap_memory |    input_0   |     array    |
|conv_out_address0  | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

