{
    "std": [
        "std",
        "reYIK",
        "module",
        1
    ],
    "sirv_rtc": [
        "sirv_rtc",
        "kjRSi",
        "module",
        59
    ],
    "e203_subsys_plic": [
        "e203_subsys_plic",
        "tzTUw",
        "module",
        74
    ],
    "e203_clk_ctrl": [
        "e203_clk_ctrl",
        "yED7S",
        "module",
        2
    ],
    "apb_spi_master": [
        "apb_spi_master",
        "ftnmP",
        "module",
        67
    ],
    "e203_exu_decode": [
        "e203_exu_decode",
        "Av0PY",
        "module",
        12
    ],
    "sirv_qspi_fifo": [
        "sirv_qspi_fifo",
        "InfCa",
        "module",
        53
    ],
    "e203_clkgate": [
        "e203_clkgate",
        "hUMUg",
        "module",
        3
    ],
    "sirv_gnrl_pipe_stage_0001_0001": [
        "sirv_gnrl_pipe_stage_0001_0001",
        "waHV9",
        "module",
        30
    ],
    "e203_cpu_top": [
        "e203_cpu_top",
        "GYZf7",
        "module",
        4
    ],
    "e203_srams": [
        "e203_srams",
        "ktfkw",
        "module",
        24
    ],
    "sirv_debug_rom": [
        "sirv_debug_rom",
        "juYYc",
        "module",
        27
    ],
    "sirv_qspi_media": [
        "sirv_qspi_media",
        "PHSTm",
        "module",
        54
    ],
    "e203_dtcm_ctrl": [
        "e203_dtcm_ctrl",
        "DftYu",
        "module",
        5
    ],
    "e203_exu_alu_bjp": [
        "e203_exu_alu_bjp",
        "h9kax",
        "module",
        6
    ],
    "e203_exu_alu_dpath": [
        "e203_exu_alu_dpath",
        "WvjcP",
        "module",
        8
    ],
    "e203_exu_alu_csrctrl": [
        "e203_exu_alu_csrctrl",
        "HQM4r",
        "module",
        7
    ],
    "e203_subsys_hclkgen": [
        "e203_subsys_hclkgen",
        "jY9AH",
        "module",
        71
    ],
    "e203_exu_alu_rglr": [
        "e203_exu_alu_rglr",
        "K0tF5",
        "module",
        9
    ],
    "sirv_gnrl_icb_n2w_0000": [
        "sirv_gnrl_icb_n2w_0000",
        "YVQVr",
        "module",
        36
    ],
    "e203_exu_commit": [
        "e203_exu_commit",
        "jtFAn",
        "module",
        10
    ],
    "sirv_gnrl_icb_buffer_0000": [
        "sirv_gnrl_icb_buffer_0000",
        "fdYnY",
        "module",
        35
    ],
    "spi_master_fifo": [
        "spi_master_fifo",
        "GMeK8",
        "module",
        68
    ],
    "e203_exu_csr": [
        "e203_exu_csr",
        "IADfU",
        "module",
        11
    ],
    "e203_ifu": [
        "e203_ifu",
        "wyN57",
        "module",
        19
    ],
    "e203_exu_disp": [
        "e203_exu_disp",
        "cYskE",
        "module",
        13
    ],
    "e203_exu_longpwbck": [
        "e203_exu_longpwbck",
        "Wwk53",
        "module",
        14
    ],
    "e203_exu": [
        "e203_exu",
        "EmsKp",
        "module",
        16
    ],
    "e203_exu_regfile_0000": [
        "e203_exu_regfile_0000",
        "bmIqA",
        "module",
        15
    ],
    "sirv_gnrl_icb2apb": [
        "sirv_gnrl_icb2apb",
        "ftBvI",
        "module",
        38
    ],
    "e203_reset_ctrl_0000": [
        "e203_reset_ctrl_0000",
        "tMFi6",
        "module",
        23
    ],
    "e203_exu_wbck": [
        "e203_exu_wbck",
        "vrSPU",
        "module",
        17
    ],
    "comparator": [
        "comparator",
        "U57Qt",
        "module",
        63
    ],
    "e203_ifu_ift2icb": [
        "e203_ifu_ift2icb",
        "JHj7P",
        "module",
        18
    ],
    "sirv_queue_1": [
        "sirv_queue_1",
        "gxDZF",
        "module",
        55
    ],
    "sirv_queue": [
        "sirv_queue",
        "J4sYN",
        "module",
        56
    ],
    "e203_irq_sync_0000": [
        "e203_irq_sync_0000",
        "SeKL1",
        "module",
        20
    ],
    "sirv_qspi_flashmap": [
        "sirv_qspi_flashmap",
        "Y9g88",
        "module",
        60
    ],
    "e203_itcm_ctrl": [
        "e203_itcm_ctrl",
        "Grwvt",
        "module",
        21
    ],
    "e203_subsys_mems": [
        "e203_subsys_mems",
        "Bv14t",
        "module",
        72
    ],
    "sirv_icb1to16_bus": [
        "sirv_icb1to16_bus",
        "qknGn",
        "module",
        28
    ],
    "sirv_gnrl_ltch": [
        "sirv_gnrl_ltch",
        "UTi0b",
        "module",
        34
    ],
    "e203_lsu": [
        "e203_lsu",
        "CayIR",
        "module",
        22
    ],
    "sirv_aon_top": [
        "sirv_aon_top",
        "cgMtV",
        "module",
        45
    ],
    "sirv_debug_module_0000": [
        "sirv_debug_module_0000",
        "gR9h2",
        "module",
        25
    ],
    "sirv_gnrl_icb32towishb8": [
        "sirv_gnrl_icb32towishb8",
        "Fsvhg",
        "module",
        37
    ],
    "sirv_debug_ram_0000": [
        "sirv_debug_ram_0000",
        "acEjW",
        "module",
        26
    ],
    "sirv_gnrl_pipe_stage_0001_0002": [
        "sirv_gnrl_pipe_stage_0001_0002",
        "AurmS",
        "module",
        31
    ],
    "sirv_jtaggpioport": [
        "sirv_jtaggpioport",
        "udmt7",
        "module",
        50
    ],
    "sirv_gnrl_pipe_stage_0000": [
        "sirv_gnrl_pipe_stage_0000",
        "dIYxP",
        "module",
        29
    ],
    "sirv_gnrl_fifo_0002_0000": [
        "sirv_gnrl_fifo_0002_0000",
        "TTSjj",
        "module",
        32
    ],
    "sirv_gnrl_fifo_0002_0001": [
        "sirv_gnrl_fifo_0002_0001",
        "AERgp",
        "module",
        33
    ],
    "sirv_gnrl_icb2ahbl": [
        "sirv_gnrl_icb2ahbl",
        "gfIti",
        "module",
        39
    ],
    "sirv_wdog": [
        "sirv_wdog",
        "EfMb9",
        "module",
        61
    ],
    "sirv_gnrl_axi_buffer": [
        "sirv_gnrl_axi_buffer",
        "vudJa",
        "module",
        40
    ],
    "sirv_gnrl_ram": [
        "sirv_gnrl_ram",
        "NZSqP",
        "module",
        41
    ],
    "sirv_gnrl_xchecker": [
        "sirv_gnrl_xchecker",
        "CjC7H",
        "module",
        42
    ],
    "sirv_aon_lclkgen_regs": [
        "sirv_aon_lclkgen_regs",
        "IB8ZZ",
        "module",
        43
    ],
    "sirv_aon_porrst": [
        "sirv_aon_porrst",
        "BQabA",
        "module",
        44
    ],
    "sirv_AsyncResetRegVec": [
        "sirv_AsyncResetRegVec",
        "f1KhP",
        "module",
        46
    ],
    "sirv_expl_axi_slv": [
        "sirv_expl_axi_slv",
        "iskzD",
        "module",
        47
    ],
    "sirv_flash_qspi": [
        "sirv_flash_qspi",
        "Bfwgn",
        "module",
        48
    ],
    "sirv_hclkgen_regs": [
        "sirv_hclkgen_regs",
        "vEErM",
        "module",
        49
    ],
    "sirv_pmu": [
        "sirv_pmu",
        "SJRjz",
        "module",
        51
    ],
    "sirv_qspi_arbiter": [
        "sirv_qspi_arbiter",
        "jhGfw",
        "module",
        52
    ],
    "sirv_ResetCatchAndSync_2": [
        "sirv_ResetCatchAndSync_2",
        "z45m5",
        "module",
        57
    ],
    "sirv_ResetCatchAndSync": [
        "sirv_ResetCatchAndSync",
        "V0U0n",
        "module",
        58
    ],
    "apb_adv_timer": [
        "apb_adv_timer",
        "PUfqk",
        "module",
        62
    ],
    "timer_module": [
        "timer_module",
        "ZUDr8",
        "module",
        64
    ],
    "apb_gpio": [
        "apb_gpio",
        "FVB3U",
        "module",
        65
    ],
    "apb_i2c": [
        "apb_i2c",
        "DUUHd",
        "module",
        66
    ],
    "apb_uart_sv": [
        "apb_uart_sv",
        "ZB8bA",
        "module",
        69
    ],
    "e203_subsys_clint": [
        "e203_subsys_clint",
        "IS11u",
        "module",
        70
    ],
    "e203_subsys_nice_core_0000": [
        "e203_subsys_nice_core_0000",
        "fN8LT",
        "module",
        73
    ],
    "tb_top": [
        "tb_top",
        "jdPWL",
        "module",
        75
    ],
    "...MASTER...": [
        "SIM",
        "amcQw",
        "module",
        76
    ]
}