0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/SET253-12U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab8-IntellectualProperty/lab8_1_1/clk_divider_behavior.v,1556823424,verilog,,C:/Users/SET253-12U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab8-IntellectualProperty/lab8_1_1/one_second_clock_behavior.v,,clk_divider_behavior,,,../../../../lab8_1_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/SET253-12U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab8-IntellectualProperty/lab8_1_1/lab8_1_1/lab8_1_1.sim/sim_1/behav/xsim/glbl.v,1544155482,verilog,,,,glbl,,,,,,,,
C:/Users/SET253-12U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab8-IntellectualProperty/lab8_1_1/lab8_1_1/lab8_1_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1556827971,verilog,,C:/Users/SET253-12U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab8-IntellectualProperty/lab8_1_1/clk_divider_behavior.v,,clk_wiz_0,,,../../../../lab8_1_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/SET253-12U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab8-IntellectualProperty/lab8_1_1/lab8_1_1/lab8_1_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1556827971,verilog,,C:/Users/SET253-12U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab8-IntellectualProperty/lab8_1_1/lab8_1_1/lab8_1_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../lab8_1_1.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/SET253-12U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab8-IntellectualProperty/lab8_1_1/one_second_clock_behavior.v,1556828033,verilog,,,,one_second_clock_behavior,,,../../../../lab8_1_1.srcs/sources_1/ip/clk_wiz_0,,,,,
