	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.3r1 Build 19041558 SN 09003382"
	.compiler_invocation	"ctc --dep-file=0_Src\\4_McHal\\Tricore\\_Impl\\.IfxPort_cfg.o.d --fp-model=c,l,f,z,n,r,S,T -D__CPU__=tc39x -D__CPU_TC39X__ --core=tc1.6.2 --iso=99 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\libcpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\UART -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\include -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\include\\libc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\libcpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Asc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\_Utilities -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If\\Ccu6If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Bsp -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Comm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\General -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Math -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Time -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\2_CDrv -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\DataHandling -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\InternalMux -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Asc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Lin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Spi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Icu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\PwmBc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\TimerWithTrigger -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\TPwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\CStart -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Irq -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Trap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\BFlashSpansion -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\BFlashSt -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Dram -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Sram -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc\\Adc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce\\Crc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Eth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12\\IncrEnc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Dtm_PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Pwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim\\In -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Dtm_PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Pwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Trig -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hspdm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hspdm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Driver -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Io -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\SpiMaster -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\SpiSlave -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif\\Rif -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Emmc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Sd -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Spu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Spu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Lin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Spi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Eth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\_Utilities -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If\\Ccu6If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Bsp -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Comm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\General -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Math -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Time -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\2_CDrv -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\DataHandling -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\InternalMux -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\CStart -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Irq -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Trap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Io -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -g2 --make-target=0_Src\\4_McHal\\Tricore\\_Impl\\IfxPort_cfg.o -t4 --language=-gcc,-volatile,+strings,-kanji --default-near-size=8 -O2 --default-a1-size=0 --default-a0-size=0 --source --align=0 --compact-max-size=200 --switch=auto --error-limit=42 -o 0_Src\\4_McHal\\Tricore\\_Impl\\IfxPort_cfg.src ..\\0_Src\\4_McHal\\Tricore\\_Impl\\IfxPort_cfg.c"
	.compiler_name		"ctc"
	;source	'..\\0_Src\\4_McHal\\Tricore\\_Impl\\IfxPort_cfg.c'

	
$TC162
	
	.sdecl	'.rodata.IfxPort_cfg.IfxPort_cfg_esrMasks',data,rom,cluster('IfxPort_cfg_esrMasks')
	.sect	'.rodata.IfxPort_cfg.IfxPort_cfg_esrMasks'
	.global	IfxPort_cfg_esrMasks
	.align	4
IfxPort_cfg_esrMasks:	.type	object
	.size	IfxPort_cfg_esrMasks,184
	.word	-268197888
	.half	65535
	.space	2
	.word	-268197632
	.half	65535
	.space	2
	.word	-268197376
	.half	65535
	.space	2
	.word	-268195328
	.half	65535
	.space	2
	.word	-268195072
	.half	65535
	.space	2
	.word	-268194816
	.half	65535
	.space	2
	.word	-268194560
	.half	65535
	.space	2
	.word	-268194304
	.half	65535
	.space	2
	.word	-268194048
	.half	65535
	.space	2
	.word	-268192768
	.half	65535
	.space	2
	.word	-268192512
	.half	65535
	.space	2
	.word	-268192256
	.half	65535
	.space	2
	.word	-268192000
	.half	65535
	.space	2
	.word	-268191744
	.half	65535
	.space	2
	.word	-268191488
	.half	65535
	.space	2
	.word	-268191232
	.half	65535
	.space	2
	.word	-268190208
	.half	65535
	.space	2
	.word	-268189952
	.half	65535
	.space	2
	.word	-268189696
	.half	65535
	.space	2
	.word	-268189440
	.half	65535
	.space	2
	.word	-268189184
	.half	65535
	.space	2
	.word	-268187648
	.half	65535
	.space	2
	.word	-268187392
	.half	65535
	.space	2
	.sdecl	'.rodata.IfxPort_cfg.IfxPort_cfg_indexMap',data,rom,cluster('IfxPort_cfg_indexMap')
	.sect	'.rodata.IfxPort_cfg.IfxPort_cfg_indexMap'
	.global	IfxPort_cfg_indexMap
	.align	4
IfxPort_cfg_indexMap:	.type	object
	.size	IfxPort_cfg_indexMap,184
	.word	-268197888
	.space	4
	.word	-268197632,1,-268197376,2
	.word	-268195328,10,-268195072,11
	.word	-268194816,12,-268194560,13
	.word	-268194304,14,-268194048,15
	.word	-268192768,20,-268192512,21
	.word	-268192256,22,-268192000,23
	.word	-268191744,24,-268191488,25
	.word	-268191232,26,-268190208,30
	.word	-268189952,31,-268189696,32
	.word	-268189440,33,-268189184,34
	.word	-268187648,40,-268187392,41
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L3:
	.word	9868
	.half	3
	.word	.L4
	.byte	4
.L2:
	.byte	1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\_Impl\\IfxPort_cfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L5
	.byte	2,1,1,3
	.word	167
	.byte	4
	.byte	'Ifx__jump_and_link',0,3,1,58,17,1,1,5
	.byte	'fun',0,1,58,43
	.word	170
	.byte	6,0,7
	.byte	'__fract',0,4,128,1,7
	.byte	'float',0,4,4,8
	.byte	'Ifx__float_to_fract',0,3,1,149,2,18
	.word	215
	.byte	1,1,5
	.byte	'a',0,1,149,2,44
	.word	227
	.byte	6,0,7
	.byte	'unsigned long long int',0,8,7,9
	.byte	'void',0,3
	.word	307
	.byte	8
	.byte	'__ld64',0,3,2,132,1,19
	.word	281
	.byte	1,1,5
	.byte	'addr',0,2,132,1,32
	.word	313
	.byte	6,0,4
	.byte	'__st64',0,3,2,140,1,17,1,1,5
	.byte	'addr',0,2,140,1,30
	.word	313
	.byte	5
	.byte	'value',0,2,140,1,43
	.word	281
	.byte	6,0,7
	.byte	'int',0,4,5,10
	.word	399
	.byte	11
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,12
	.word	406
	.byte	0,7
	.byte	'unsigned int',0,4,7,13
	.word	448
	.byte	3
	.word	448
	.byte	14
	.byte	'__cmpswapw',0
	.word	464
	.byte	1,1,1,1,15
	.byte	'p',0
	.word	469
	.byte	15
	.byte	'value',0
	.word	448
	.byte	15
	.byte	'compare',0
	.word	448
	.byte	0,16
	.word	175
	.byte	17
	.word	201
	.byte	6,0,16
	.word	236
	.byte	17
	.word	268
	.byte	6,0,16
	.word	318
	.byte	17
	.word	337
	.byte	6,0,16
	.word	353
	.byte	17
	.word	368
	.byte	17
	.word	382
	.byte	6,0,7
	.byte	'short int',0,2,5,18
	.byte	'__wchar_t',0,3,1,1
	.word	579
	.byte	18
	.byte	'__size_t',0,3,1,1
	.word	448
	.byte	18
	.byte	'__ptrdiff_t',0,3,1,1
	.word	399
	.byte	19,1,3
	.word	647
	.byte	18
	.byte	'__codeptr',0,3,1,1
	.word	649
	.byte	7
	.byte	'unsigned char',0,1,8,18
	.byte	'uint8',0,4,108,29
	.word	672
	.byte	7
	.byte	'unsigned short int',0,2,7,18
	.byte	'uint16',0,4,112,29
	.word	703
	.byte	7
	.byte	'unsigned long int',0,4,7,18
	.byte	'uint32',0,4,116,29
	.word	740
	.byte	18
	.byte	'uint64',0,4,121,29
	.word	281
	.byte	18
	.byte	'sint16',0,4,129,1,29
	.word	579
	.byte	7
	.byte	'long int',0,4,5,18
	.byte	'sint32',0,4,134,1,29
	.word	807
	.byte	7
	.byte	'long long int',0,8,5,18
	.byte	'sint64',0,4,141,1,29
	.word	835
	.byte	18
	.byte	'float32',0,4,170,1,29
	.word	227
	.byte	18
	.byte	'pvoid',0,5,54,28
	.word	313
	.byte	18
	.byte	'Ifx_TickTime',0,5,76,28
	.word	835
	.byte	13
	.word	307
	.byte	3
	.word	920
	.byte	20,5,140,1,9,8,21
	.byte	'module',0
	.word	925
	.byte	4,2,35,0,21
	.byte	'index',0
	.word	807
	.byte	4,2,35,4,0,18
	.byte	'IfxModule_IndexMap',0,5,144,1,3
	.word	930
	.byte	18
	.byte	'Ifx_UReg_8Bit',0,6,96,24
	.word	672
	.byte	18
	.byte	'Ifx_UReg_32Bit',0,6,98,24
	.word	448
	.byte	18
	.byte	'Ifx_SReg_32Bit',0,6,101,24
	.word	399
	.byte	22
	.byte	'_Ifx_P_ACCEN0_Bits',0,7,68,16,4,23
	.byte	'EN0',0,1
	.word	672
	.byte	1,7,2,35,0,23
	.byte	'EN1',0,1
	.word	672
	.byte	1,6,2,35,0,23
	.byte	'EN2',0,1
	.word	672
	.byte	1,5,2,35,0,23
	.byte	'EN3',0,1
	.word	672
	.byte	1,4,2,35,0,23
	.byte	'EN4',0,1
	.word	672
	.byte	1,3,2,35,0,23
	.byte	'EN5',0,1
	.word	672
	.byte	1,2,2,35,0,23
	.byte	'EN6',0,1
	.word	672
	.byte	1,1,2,35,0,23
	.byte	'EN7',0,1
	.word	672
	.byte	1,0,2,35,0,23
	.byte	'EN8',0,1
	.word	672
	.byte	1,7,2,35,1,23
	.byte	'EN9',0,1
	.word	672
	.byte	1,6,2,35,1,23
	.byte	'EN10',0,1
	.word	672
	.byte	1,5,2,35,1,23
	.byte	'EN11',0,1
	.word	672
	.byte	1,4,2,35,1,23
	.byte	'EN12',0,1
	.word	672
	.byte	1,3,2,35,1,23
	.byte	'EN13',0,1
	.word	672
	.byte	1,2,2,35,1,23
	.byte	'EN14',0,1
	.word	672
	.byte	1,1,2,35,1,23
	.byte	'EN15',0,1
	.word	672
	.byte	1,0,2,35,1,23
	.byte	'EN16',0,1
	.word	672
	.byte	1,7,2,35,2,23
	.byte	'EN17',0,1
	.word	672
	.byte	1,6,2,35,2,23
	.byte	'EN18',0,1
	.word	672
	.byte	1,5,2,35,2,23
	.byte	'EN19',0,1
	.word	672
	.byte	1,4,2,35,2,23
	.byte	'EN20',0,1
	.word	672
	.byte	1,3,2,35,2,23
	.byte	'EN21',0,1
	.word	672
	.byte	1,2,2,35,2,23
	.byte	'EN22',0,1
	.word	672
	.byte	1,1,2,35,2,23
	.byte	'EN23',0,1
	.word	672
	.byte	1,0,2,35,2,23
	.byte	'EN24',0,1
	.word	672
	.byte	1,7,2,35,3,23
	.byte	'EN25',0,1
	.word	672
	.byte	1,6,2,35,3,23
	.byte	'EN26',0,1
	.word	672
	.byte	1,5,2,35,3,23
	.byte	'EN27',0,1
	.word	672
	.byte	1,4,2,35,3,23
	.byte	'EN28',0,1
	.word	672
	.byte	1,3,2,35,3,23
	.byte	'EN29',0,1
	.word	672
	.byte	1,2,2,35,3,23
	.byte	'EN30',0,1
	.word	672
	.byte	1,1,2,35,3,23
	.byte	'EN31',0,1
	.word	672
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_P_ACCEN0_Bits',0,7,102,3
	.word	1064
	.byte	22
	.byte	'_Ifx_P_ACCEN1_Bits',0,7,105,16,4,23
	.byte	'reserved_0',0,4
	.word	448
	.byte	32,0,2,35,0,0,18
	.byte	'Ifx_P_ACCEN1_Bits',0,7,108,3
	.word	1617
	.byte	22
	.byte	'_Ifx_P_ESR_Bits',0,7,111,16,4,23
	.byte	'EN0',0,1
	.word	672
	.byte	1,7,2,35,0,23
	.byte	'EN1',0,1
	.word	672
	.byte	1,6,2,35,0,23
	.byte	'EN2',0,1
	.word	672
	.byte	1,5,2,35,0,23
	.byte	'EN3',0,1
	.word	672
	.byte	1,4,2,35,0,23
	.byte	'EN4',0,1
	.word	672
	.byte	1,3,2,35,0,23
	.byte	'EN5',0,1
	.word	672
	.byte	1,2,2,35,0,23
	.byte	'EN6',0,1
	.word	672
	.byte	1,1,2,35,0,23
	.byte	'EN7',0,1
	.word	672
	.byte	1,0,2,35,0,23
	.byte	'EN8',0,1
	.word	672
	.byte	1,7,2,35,1,23
	.byte	'EN9',0,1
	.word	672
	.byte	1,6,2,35,1,23
	.byte	'EN10',0,1
	.word	672
	.byte	1,5,2,35,1,23
	.byte	'EN11',0,1
	.word	672
	.byte	1,4,2,35,1,23
	.byte	'EN12',0,1
	.word	672
	.byte	1,3,2,35,1,23
	.byte	'EN13',0,1
	.word	672
	.byte	1,2,2,35,1,23
	.byte	'EN14',0,1
	.word	672
	.byte	1,1,2,35,1,23
	.byte	'EN15',0,1
	.word	672
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	703
	.byte	16,0,2,35,2,0,18
	.byte	'Ifx_P_ESR_Bits',0,7,130,1,3
	.word	1690
	.byte	22
	.byte	'_Ifx_P_ID_Bits',0,7,133,1,16,4,23
	.byte	'MODREV',0,1
	.word	672
	.byte	8,0,2,35,0,23
	.byte	'MODTYPE',0,1
	.word	672
	.byte	8,0,2,35,1,23
	.byte	'MODNUMBER',0,2
	.word	703
	.byte	16,0,2,35,2,0,18
	.byte	'Ifx_P_ID_Bits',0,7,138,1,3
	.word	2005
	.byte	22
	.byte	'_Ifx_P_IN_Bits',0,7,141,1,16,4,23
	.byte	'P0',0,1
	.word	672
	.byte	1,7,2,35,0,23
	.byte	'P1',0,1
	.word	672
	.byte	1,6,2,35,0,23
	.byte	'P2',0,1
	.word	672
	.byte	1,5,2,35,0,23
	.byte	'P3',0,1
	.word	672
	.byte	1,4,2,35,0,23
	.byte	'P4',0,1
	.word	672
	.byte	1,3,2,35,0,23
	.byte	'P5',0,1
	.word	672
	.byte	1,2,2,35,0,23
	.byte	'P6',0,1
	.word	672
	.byte	1,1,2,35,0,23
	.byte	'P7',0,1
	.word	672
	.byte	1,0,2,35,0,23
	.byte	'P8',0,1
	.word	672
	.byte	1,7,2,35,1,23
	.byte	'P9',0,1
	.word	672
	.byte	1,6,2,35,1,23
	.byte	'P10',0,1
	.word	672
	.byte	1,5,2,35,1,23
	.byte	'P11',0,1
	.word	672
	.byte	1,4,2,35,1,23
	.byte	'P12',0,1
	.word	672
	.byte	1,3,2,35,1,23
	.byte	'P13',0,1
	.word	672
	.byte	1,2,2,35,1,23
	.byte	'P14',0,1
	.word	672
	.byte	1,1,2,35,1,23
	.byte	'P15',0,1
	.word	672
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	703
	.byte	16,0,2,35,2,0,18
	.byte	'Ifx_P_IN_Bits',0,7,160,1,3
	.word	2108
	.byte	22
	.byte	'_Ifx_P_IOCR0_Bits',0,7,163,1,16,4,23
	.byte	'reserved_0',0,1
	.word	672
	.byte	3,5,2,35,0,23
	.byte	'PC0',0,1
	.word	672
	.byte	5,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	672
	.byte	3,5,2,35,1,23
	.byte	'PC1',0,1
	.word	672
	.byte	5,0,2,35,1,23
	.byte	'reserved_16',0,1
	.word	672
	.byte	3,5,2,35,2,23
	.byte	'PC2',0,1
	.word	672
	.byte	5,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	672
	.byte	3,5,2,35,3,23
	.byte	'PC3',0,1
	.word	672
	.byte	5,0,2,35,3,0,18
	.byte	'Ifx_P_IOCR0_Bits',0,7,173,1,3
	.word	2406
	.byte	22
	.byte	'_Ifx_P_IOCR12_Bits',0,7,176,1,16,4,23
	.byte	'reserved_0',0,1
	.word	672
	.byte	3,5,2,35,0,23
	.byte	'PC12',0,1
	.word	672
	.byte	5,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	672
	.byte	3,5,2,35,1,23
	.byte	'PC13',0,1
	.word	672
	.byte	5,0,2,35,1,23
	.byte	'reserved_16',0,1
	.word	672
	.byte	3,5,2,35,2,23
	.byte	'PC14',0,1
	.word	672
	.byte	5,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	672
	.byte	3,5,2,35,3,23
	.byte	'PC15',0,1
	.word	672
	.byte	5,0,2,35,3,0,18
	.byte	'Ifx_P_IOCR12_Bits',0,7,186,1,3
	.word	2607
	.byte	22
	.byte	'_Ifx_P_IOCR4_Bits',0,7,189,1,16,4,23
	.byte	'reserved_0',0,1
	.word	672
	.byte	3,5,2,35,0,23
	.byte	'PC4',0,1
	.word	672
	.byte	5,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	672
	.byte	3,5,2,35,1,23
	.byte	'PC5',0,1
	.word	672
	.byte	5,0,2,35,1,23
	.byte	'reserved_16',0,1
	.word	672
	.byte	3,5,2,35,2,23
	.byte	'PC6',0,1
	.word	672
	.byte	5,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	672
	.byte	3,5,2,35,3,23
	.byte	'PC7',0,1
	.word	672
	.byte	5,0,2,35,3,0,18
	.byte	'Ifx_P_IOCR4_Bits',0,7,199,1,3
	.word	2814
	.byte	22
	.byte	'_Ifx_P_IOCR8_Bits',0,7,202,1,16,4,23
	.byte	'reserved_0',0,1
	.word	672
	.byte	3,5,2,35,0,23
	.byte	'PC8',0,1
	.word	672
	.byte	5,0,2,35,0,23
	.byte	'reserved_8',0,1
	.word	672
	.byte	3,5,2,35,1,23
	.byte	'PC9',0,1
	.word	672
	.byte	5,0,2,35,1,23
	.byte	'reserved_16',0,1
	.word	672
	.byte	3,5,2,35,2,23
	.byte	'PC10',0,1
	.word	672
	.byte	5,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	672
	.byte	3,5,2,35,3,23
	.byte	'PC11',0,1
	.word	672
	.byte	5,0,2,35,3,0,18
	.byte	'Ifx_P_IOCR8_Bits',0,7,212,1,3
	.word	3015
	.byte	22
	.byte	'_Ifx_P_LPCR_Bits',0,7,215,1,16,4,23
	.byte	'REN_CTRL',0,1
	.word	672
	.byte	1,7,2,35,0,23
	.byte	'RX_EN',0,1
	.word	672
	.byte	1,6,2,35,0,23
	.byte	'TERM',0,1
	.word	672
	.byte	1,5,2,35,0,23
	.byte	'LRXTERM',0,1
	.word	672
	.byte	3,2,2,35,0,23
	.byte	'LVDSM',0,1
	.word	672
	.byte	1,1,2,35,0,23
	.byte	'PS',0,1
	.word	672
	.byte	1,0,2,35,0,23
	.byte	'TEN_CTRL',0,1
	.word	672
	.byte	1,7,2,35,1,23
	.byte	'TX_EN',0,1
	.word	672
	.byte	1,6,2,35,1,23
	.byte	'VDIFFADJ',0,1
	.word	672
	.byte	2,4,2,35,1,23
	.byte	'VOSDYN',0,1
	.word	672
	.byte	1,3,2,35,1,23
	.byte	'VOSEXT',0,1
	.word	672
	.byte	1,2,2,35,1,23
	.byte	'TX_PD',0,1
	.word	672
	.byte	1,1,2,35,1,23
	.byte	'TX_PWDPD',0,1
	.word	672
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	703
	.byte	16,0,2,35,2,0,18
	.byte	'Ifx_P_LPCR_Bits',0,7,231,1,3
	.word	3218
	.byte	22
	.byte	'_Ifx_P_OMCR_Bits',0,7,234,1,16,4,23
	.byte	'reserved_0',0,2
	.word	703
	.byte	16,0,2,35,0,23
	.byte	'PCL0',0,1
	.word	672
	.byte	1,7,2,35,2,23
	.byte	'PCL1',0,1
	.word	672
	.byte	1,6,2,35,2,23
	.byte	'PCL2',0,1
	.word	672
	.byte	1,5,2,35,2,23
	.byte	'PCL3',0,1
	.word	672
	.byte	1,4,2,35,2,23
	.byte	'PCL4',0,1
	.word	672
	.byte	1,3,2,35,2,23
	.byte	'PCL5',0,1
	.word	672
	.byte	1,2,2,35,2,23
	.byte	'PCL6',0,1
	.word	672
	.byte	1,1,2,35,2,23
	.byte	'PCL7',0,1
	.word	672
	.byte	1,0,2,35,2,23
	.byte	'PCL8',0,1
	.word	672
	.byte	1,7,2,35,3,23
	.byte	'PCL9',0,1
	.word	672
	.byte	1,6,2,35,3,23
	.byte	'PCL10',0,1
	.word	672
	.byte	1,5,2,35,3,23
	.byte	'PCL11',0,1
	.word	672
	.byte	1,4,2,35,3,23
	.byte	'PCL12',0,1
	.word	672
	.byte	1,3,2,35,3,23
	.byte	'PCL13',0,1
	.word	672
	.byte	1,2,2,35,3,23
	.byte	'PCL14',0,1
	.word	672
	.byte	1,1,2,35,3,23
	.byte	'PCL15',0,1
	.word	672
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_P_OMCR_Bits',0,7,253,1,3
	.word	3523
	.byte	22
	.byte	'_Ifx_P_OMCR0_Bits',0,7,128,2,16,4,23
	.byte	'reserved_0',0,2
	.word	703
	.byte	16,0,2,35,0,23
	.byte	'PCL0',0,1
	.word	672
	.byte	1,7,2,35,2,23
	.byte	'PCL1',0,1
	.word	672
	.byte	1,6,2,35,2,23
	.byte	'PCL2',0,1
	.word	672
	.byte	1,5,2,35,2,23
	.byte	'PCL3',0,1
	.word	672
	.byte	1,4,2,35,2,23
	.byte	'reserved_20',0,2
	.word	703
	.byte	12,0,2,35,2,0,18
	.byte	'Ifx_P_OMCR0_Bits',0,7,136,2,3
	.word	3856
	.byte	22
	.byte	'_Ifx_P_OMCR12_Bits',0,7,139,2,16,4,23
	.byte	'reserved_0',0,4
	.word	448
	.byte	28,4,2,35,0,23
	.byte	'PCL12',0,1
	.word	672
	.byte	1,3,2,35,3,23
	.byte	'PCL13',0,1
	.word	672
	.byte	1,2,2,35,3,23
	.byte	'PCL14',0,1
	.word	672
	.byte	1,1,2,35,3,23
	.byte	'PCL15',0,1
	.word	672
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_P_OMCR12_Bits',0,7,146,2,3
	.word	4016
	.byte	22
	.byte	'_Ifx_P_OMCR4_Bits',0,7,149,2,16,4,23
	.byte	'reserved_0',0,4
	.word	448
	.byte	20,12,2,35,0,23
	.byte	'PCL4',0,1
	.word	672
	.byte	1,3,2,35,2,23
	.byte	'PCL5',0,1
	.word	672
	.byte	1,2,2,35,2,23
	.byte	'PCL6',0,1
	.word	672
	.byte	1,1,2,35,2,23
	.byte	'PCL7',0,1
	.word	672
	.byte	1,0,2,35,2,23
	.byte	'reserved_24',0,1
	.word	672
	.byte	8,0,2,35,3,0,18
	.byte	'Ifx_P_OMCR4_Bits',0,7,157,2,3
	.word	4159
	.byte	22
	.byte	'_Ifx_P_OMCR8_Bits',0,7,160,2,16,4,23
	.byte	'reserved_0',0,4
	.word	448
	.byte	24,8,2,35,0,23
	.byte	'PCL8',0,1
	.word	672
	.byte	1,7,2,35,3,23
	.byte	'PCL9',0,1
	.word	672
	.byte	1,6,2,35,3,23
	.byte	'PCL10',0,1
	.word	672
	.byte	1,5,2,35,3,23
	.byte	'PCL11',0,1
	.word	672
	.byte	1,4,2,35,3,23
	.byte	'reserved_28',0,1
	.word	672
	.byte	4,0,2,35,3,0,18
	.byte	'Ifx_P_OMCR8_Bits',0,7,168,2,3
	.word	4319
	.byte	22
	.byte	'_Ifx_P_OMR_Bits',0,7,171,2,16,4,23
	.byte	'PS0',0,1
	.word	672
	.byte	1,7,2,35,0,23
	.byte	'PS1',0,1
	.word	672
	.byte	1,6,2,35,0,23
	.byte	'PS2',0,1
	.word	672
	.byte	1,5,2,35,0,23
	.byte	'PS3',0,1
	.word	672
	.byte	1,4,2,35,0,23
	.byte	'PS4',0,1
	.word	672
	.byte	1,3,2,35,0,23
	.byte	'PS5',0,1
	.word	672
	.byte	1,2,2,35,0,23
	.byte	'PS6',0,1
	.word	672
	.byte	1,1,2,35,0,23
	.byte	'PS7',0,1
	.word	672
	.byte	1,0,2,35,0,23
	.byte	'PS8',0,1
	.word	672
	.byte	1,7,2,35,1,23
	.byte	'PS9',0,1
	.word	672
	.byte	1,6,2,35,1,23
	.byte	'PS10',0,1
	.word	672
	.byte	1,5,2,35,1,23
	.byte	'PS11',0,1
	.word	672
	.byte	1,4,2,35,1,23
	.byte	'PS12',0,1
	.word	672
	.byte	1,3,2,35,1,23
	.byte	'PS13',0,1
	.word	672
	.byte	1,2,2,35,1,23
	.byte	'PS14',0,1
	.word	672
	.byte	1,1,2,35,1,23
	.byte	'PS15',0,1
	.word	672
	.byte	1,0,2,35,1,23
	.byte	'PCL0',0,1
	.word	672
	.byte	1,7,2,35,2,23
	.byte	'PCL1',0,1
	.word	672
	.byte	1,6,2,35,2,23
	.byte	'PCL2',0,1
	.word	672
	.byte	1,5,2,35,2,23
	.byte	'PCL3',0,1
	.word	672
	.byte	1,4,2,35,2,23
	.byte	'PCL4',0,1
	.word	672
	.byte	1,3,2,35,2,23
	.byte	'PCL5',0,1
	.word	672
	.byte	1,2,2,35,2,23
	.byte	'PCL6',0,1
	.word	672
	.byte	1,1,2,35,2,23
	.byte	'PCL7',0,1
	.word	672
	.byte	1,0,2,35,2,23
	.byte	'PCL8',0,1
	.word	672
	.byte	1,7,2,35,3,23
	.byte	'PCL9',0,1
	.word	672
	.byte	1,6,2,35,3,23
	.byte	'PCL10',0,1
	.word	672
	.byte	1,5,2,35,3,23
	.byte	'PCL11',0,1
	.word	672
	.byte	1,4,2,35,3,23
	.byte	'PCL12',0,1
	.word	672
	.byte	1,3,2,35,3,23
	.byte	'PCL13',0,1
	.word	672
	.byte	1,2,2,35,3,23
	.byte	'PCL14',0,1
	.word	672
	.byte	1,1,2,35,3,23
	.byte	'PCL15',0,1
	.word	672
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_P_OMR_Bits',0,7,205,2,3
	.word	4481
	.byte	22
	.byte	'_Ifx_P_OMSR_Bits',0,7,208,2,16,4,23
	.byte	'PS0',0,1
	.word	672
	.byte	1,7,2,35,0,23
	.byte	'PS1',0,1
	.word	672
	.byte	1,6,2,35,0,23
	.byte	'PS2',0,1
	.word	672
	.byte	1,5,2,35,0,23
	.byte	'PS3',0,1
	.word	672
	.byte	1,4,2,35,0,23
	.byte	'PS4',0,1
	.word	672
	.byte	1,3,2,35,0,23
	.byte	'PS5',0,1
	.word	672
	.byte	1,2,2,35,0,23
	.byte	'PS6',0,1
	.word	672
	.byte	1,1,2,35,0,23
	.byte	'PS7',0,1
	.word	672
	.byte	1,0,2,35,0,23
	.byte	'PS8',0,1
	.word	672
	.byte	1,7,2,35,1,23
	.byte	'PS9',0,1
	.word	672
	.byte	1,6,2,35,1,23
	.byte	'PS10',0,1
	.word	672
	.byte	1,5,2,35,1,23
	.byte	'PS11',0,1
	.word	672
	.byte	1,4,2,35,1,23
	.byte	'PS12',0,1
	.word	672
	.byte	1,3,2,35,1,23
	.byte	'PS13',0,1
	.word	672
	.byte	1,2,2,35,1,23
	.byte	'PS14',0,1
	.word	672
	.byte	1,1,2,35,1,23
	.byte	'PS15',0,1
	.word	672
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	703
	.byte	16,0,2,35,2,0,18
	.byte	'Ifx_P_OMSR_Bits',0,7,227,2,3
	.word	5036
	.byte	22
	.byte	'_Ifx_P_OMSR0_Bits',0,7,230,2,16,4,23
	.byte	'PS0',0,1
	.word	672
	.byte	1,7,2,35,0,23
	.byte	'PS1',0,1
	.word	672
	.byte	1,6,2,35,0,23
	.byte	'PS2',0,1
	.word	672
	.byte	1,5,2,35,0,23
	.byte	'PS3',0,1
	.word	672
	.byte	1,4,2,35,0,23
	.byte	'reserved_4',0,4
	.word	448
	.byte	28,0,2,35,0,0,18
	.byte	'Ifx_P_OMSR0_Bits',0,7,237,2,3
	.word	5354
	.byte	22
	.byte	'_Ifx_P_OMSR12_Bits',0,7,240,2,16,4,23
	.byte	'reserved_0',0,2
	.word	703
	.byte	12,4,2,35,0,23
	.byte	'PS12',0,1
	.word	672
	.byte	1,3,2,35,1,23
	.byte	'PS13',0,1
	.word	672
	.byte	1,2,2,35,1,23
	.byte	'PS14',0,1
	.word	672
	.byte	1,1,2,35,1,23
	.byte	'PS15',0,1
	.word	672
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	703
	.byte	16,0,2,35,2,0,18
	.byte	'Ifx_P_OMSR12_Bits',0,7,248,2,3
	.word	5487
	.byte	22
	.byte	'_Ifx_P_OMSR4_Bits',0,7,251,2,16,4,23
	.byte	'reserved_0',0,1
	.word	672
	.byte	4,4,2,35,0,23
	.byte	'PS4',0,1
	.word	672
	.byte	1,3,2,35,0,23
	.byte	'PS5',0,1
	.word	672
	.byte	1,2,2,35,0,23
	.byte	'PS6',0,1
	.word	672
	.byte	1,1,2,35,0,23
	.byte	'PS7',0,1
	.word	672
	.byte	1,0,2,35,0,23
	.byte	'reserved_8',0,4
	.word	448
	.byte	24,0,2,35,0,0,18
	.byte	'Ifx_P_OMSR4_Bits',0,7,131,3,3
	.word	5649
	.byte	22
	.byte	'_Ifx_P_OMSR8_Bits',0,7,134,3,16,4,23
	.byte	'reserved_0',0,1
	.word	672
	.byte	8,0,2,35,0,23
	.byte	'PS8',0,1
	.word	672
	.byte	1,7,2,35,1,23
	.byte	'PS9',0,1
	.word	672
	.byte	1,6,2,35,1,23
	.byte	'PS10',0,1
	.word	672
	.byte	1,5,2,35,1,23
	.byte	'PS11',0,1
	.word	672
	.byte	1,4,2,35,1,23
	.byte	'reserved_12',0,4
	.word	448
	.byte	20,0,2,35,0,0,18
	.byte	'Ifx_P_OMSR8_Bits',0,7,142,3,3
	.word	5804
	.byte	22
	.byte	'_Ifx_P_OUT_Bits',0,7,145,3,16,4,23
	.byte	'P0',0,1
	.word	672
	.byte	1,7,2,35,0,23
	.byte	'P1',0,1
	.word	672
	.byte	1,6,2,35,0,23
	.byte	'P2',0,1
	.word	672
	.byte	1,5,2,35,0,23
	.byte	'P3',0,1
	.word	672
	.byte	1,4,2,35,0,23
	.byte	'P4',0,1
	.word	672
	.byte	1,3,2,35,0,23
	.byte	'P5',0,1
	.word	672
	.byte	1,2,2,35,0,23
	.byte	'P6',0,1
	.word	672
	.byte	1,1,2,35,0,23
	.byte	'P7',0,1
	.word	672
	.byte	1,0,2,35,0,23
	.byte	'P8',0,1
	.word	672
	.byte	1,7,2,35,1,23
	.byte	'P9',0,1
	.word	672
	.byte	1,6,2,35,1,23
	.byte	'P10',0,1
	.word	672
	.byte	1,5,2,35,1,23
	.byte	'P11',0,1
	.word	672
	.byte	1,4,2,35,1,23
	.byte	'P12',0,1
	.word	672
	.byte	1,3,2,35,1,23
	.byte	'P13',0,1
	.word	672
	.byte	1,2,2,35,1,23
	.byte	'P14',0,1
	.word	672
	.byte	1,1,2,35,1,23
	.byte	'P15',0,1
	.word	672
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	703
	.byte	16,0,2,35,2,0,18
	.byte	'Ifx_P_OUT_Bits',0,7,164,3,3
	.word	5962
	.byte	22
	.byte	'_Ifx_P_PCSR_Bits',0,7,167,3,16,4,23
	.byte	'SEL0',0,1
	.word	672
	.byte	1,7,2,35,0,23
	.byte	'SEL1',0,1
	.word	672
	.byte	1,6,2,35,0,23
	.byte	'SEL2',0,1
	.word	672
	.byte	1,5,2,35,0,23
	.byte	'SEL3',0,1
	.word	672
	.byte	1,4,2,35,0,23
	.byte	'SEL4',0,1
	.word	672
	.byte	1,3,2,35,0,23
	.byte	'SEL5',0,1
	.word	672
	.byte	1,2,2,35,0,23
	.byte	'SEL6',0,1
	.word	672
	.byte	1,1,2,35,0,23
	.byte	'SEL7',0,1
	.word	672
	.byte	1,0,2,35,0,23
	.byte	'SEL8',0,1
	.word	672
	.byte	1,7,2,35,1,23
	.byte	'SEL9',0,1
	.word	672
	.byte	1,6,2,35,1,23
	.byte	'SEL10',0,1
	.word	672
	.byte	1,5,2,35,1,23
	.byte	'SEL11',0,1
	.word	672
	.byte	1,4,2,35,1,23
	.byte	'SEL12',0,1
	.word	672
	.byte	1,3,2,35,1,23
	.byte	'SEL13',0,1
	.word	672
	.byte	1,2,2,35,1,23
	.byte	'SEL14',0,1
	.word	672
	.byte	1,1,2,35,1,23
	.byte	'SEL15',0,1
	.word	672
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	703
	.byte	15,1,2,35,2,23
	.byte	'LCK',0,1
	.word	672
	.byte	1,0,2,35,3,0,18
	.byte	'Ifx_P_PCSR_Bits',0,7,187,3,3
	.word	6262
	.byte	22
	.byte	'_Ifx_P_PDISC_Bits',0,7,190,3,16,4,23
	.byte	'PDIS0',0,1
	.word	672
	.byte	1,7,2,35,0,23
	.byte	'PDIS1',0,1
	.word	672
	.byte	1,6,2,35,0,23
	.byte	'PDIS2',0,1
	.word	672
	.byte	1,5,2,35,0,23
	.byte	'PDIS3',0,1
	.word	672
	.byte	1,4,2,35,0,23
	.byte	'PDIS4',0,1
	.word	672
	.byte	1,3,2,35,0,23
	.byte	'PDIS5',0,1
	.word	672
	.byte	1,2,2,35,0,23
	.byte	'PDIS6',0,1
	.word	672
	.byte	1,1,2,35,0,23
	.byte	'PDIS7',0,1
	.word	672
	.byte	1,0,2,35,0,23
	.byte	'PDIS8',0,1
	.word	672
	.byte	1,7,2,35,1,23
	.byte	'PDIS9',0,1
	.word	672
	.byte	1,6,2,35,1,23
	.byte	'PDIS10',0,1
	.word	672
	.byte	1,5,2,35,1,23
	.byte	'PDIS11',0,1
	.word	672
	.byte	1,4,2,35,1,23
	.byte	'PDIS12',0,1
	.word	672
	.byte	1,3,2,35,1,23
	.byte	'PDIS13',0,1
	.word	672
	.byte	1,2,2,35,1,23
	.byte	'PDIS14',0,1
	.word	672
	.byte	1,1,2,35,1,23
	.byte	'PDIS15',0,1
	.word	672
	.byte	1,0,2,35,1,23
	.byte	'reserved_16',0,2
	.word	703
	.byte	16,0,2,35,2,0,18
	.byte	'Ifx_P_PDISC_Bits',0,7,209,3,3
	.word	6611
	.byte	22
	.byte	'_Ifx_P_PDR0_Bits',0,7,212,3,16,4,23
	.byte	'PD0',0,1
	.word	672
	.byte	2,6,2,35,0,23
	.byte	'PL0',0,1
	.word	672
	.byte	2,4,2,35,0,23
	.byte	'PD1',0,1
	.word	672
	.byte	2,2,2,35,0,23
	.byte	'PL1',0,1
	.word	672
	.byte	2,0,2,35,0,23
	.byte	'PD2',0,1
	.word	672
	.byte	2,6,2,35,1,23
	.byte	'PL2',0,1
	.word	672
	.byte	2,4,2,35,1,23
	.byte	'PD3',0,1
	.word	672
	.byte	2,2,2,35,1,23
	.byte	'PL3',0,1
	.word	672
	.byte	2,0,2,35,1,23
	.byte	'PD4',0,1
	.word	672
	.byte	2,6,2,35,2,23
	.byte	'PL4',0,1
	.word	672
	.byte	2,4,2,35,2,23
	.byte	'PD5',0,1
	.word	672
	.byte	2,2,2,35,2,23
	.byte	'PL5',0,1
	.word	672
	.byte	2,0,2,35,2,23
	.byte	'PD6',0,1
	.word	672
	.byte	2,6,2,35,3,23
	.byte	'PL6',0,1
	.word	672
	.byte	2,4,2,35,3,23
	.byte	'PD7',0,1
	.word	672
	.byte	2,2,2,35,3,23
	.byte	'PL7',0,1
	.word	672
	.byte	2,0,2,35,3,0,18
	.byte	'Ifx_P_PDR0_Bits',0,7,230,3,3
	.word	6963
	.byte	22
	.byte	'_Ifx_P_PDR1_Bits',0,7,233,3,16,4,23
	.byte	'PD8',0,1
	.word	672
	.byte	2,6,2,35,0,23
	.byte	'PL8',0,1
	.word	672
	.byte	2,4,2,35,0,23
	.byte	'PD9',0,1
	.word	672
	.byte	2,2,2,35,0,23
	.byte	'PL9',0,1
	.word	672
	.byte	2,0,2,35,0,23
	.byte	'PD10',0,1
	.word	672
	.byte	2,6,2,35,1,23
	.byte	'PL10',0,1
	.word	672
	.byte	2,4,2,35,1,23
	.byte	'PD11',0,1
	.word	672
	.byte	2,2,2,35,1,23
	.byte	'PL11',0,1
	.word	672
	.byte	2,0,2,35,1,23
	.byte	'PD12',0,1
	.word	672
	.byte	2,6,2,35,2,23
	.byte	'PL12',0,1
	.word	672
	.byte	2,4,2,35,2,23
	.byte	'PD13',0,1
	.word	672
	.byte	2,2,2,35,2,23
	.byte	'PL13',0,1
	.word	672
	.byte	2,0,2,35,2,23
	.byte	'PD14',0,1
	.word	672
	.byte	2,6,2,35,3,23
	.byte	'PL14',0,1
	.word	672
	.byte	2,4,2,35,3,23
	.byte	'PD15',0,1
	.word	672
	.byte	2,2,2,35,3,23
	.byte	'PL15',0,1
	.word	672
	.byte	2,0,2,35,3,0,18
	.byte	'Ifx_P_PDR1_Bits',0,7,251,3,3
	.word	7252
	.byte	24,7,131,4,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	1064
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_ACCEN0',0,7,136,4,3
	.word	7553
	.byte	24,7,139,4,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	1617
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_ACCEN1',0,7,144,4,3
	.word	7615
	.byte	24,7,147,4,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	1690
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_ESR',0,7,152,4,3
	.word	7677
	.byte	24,7,155,4,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	2005
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_ID',0,7,160,4,3
	.word	7736
	.byte	24,7,163,4,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	2108
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_IN',0,7,168,4,3
	.word	7794
	.byte	24,7,171,4,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	2406
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_IOCR0',0,7,176,4,3
	.word	7852
	.byte	24,7,179,4,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	2607
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_IOCR12',0,7,184,4,3
	.word	7913
	.byte	24,7,187,4,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	2814
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_IOCR4',0,7,192,4,3
	.word	7975
	.byte	24,7,195,4,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	3015
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_IOCR8',0,7,200,4,3
	.word	8036
	.byte	24,7,203,4,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	3218
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_LPCR',0,7,208,4,3
	.word	8097
	.byte	24,7,211,4,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	3523
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_OMCR',0,7,216,4,3
	.word	8157
	.byte	24,7,219,4,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	3856
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_OMCR0',0,7,224,4,3
	.word	8217
	.byte	24,7,227,4,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	4016
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_OMCR12',0,7,232,4,3
	.word	8278
	.byte	24,7,235,4,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	4159
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_OMCR4',0,7,240,4,3
	.word	8340
	.byte	24,7,243,4,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	4319
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_OMCR8',0,7,248,4,3
	.word	8401
	.byte	24,7,251,4,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	4481
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_OMR',0,7,128,5,3
	.word	8462
	.byte	24,7,131,5,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	5036
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_OMSR',0,7,136,5,3
	.word	8521
	.byte	24,7,139,5,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	5354
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_OMSR0',0,7,144,5,3
	.word	8581
	.byte	24,7,147,5,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	5487
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_OMSR12',0,7,152,5,3
	.word	8642
	.byte	24,7,155,5,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	5649
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_OMSR4',0,7,160,5,3
	.word	8704
	.byte	24,7,163,5,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	5804
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_OMSR8',0,7,168,5,3
	.word	8765
	.byte	24,7,171,5,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	5962
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_OUT',0,7,176,5,3
	.word	8826
	.byte	24,7,179,5,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	6262
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_PCSR',0,7,184,5,3
	.word	8885
	.byte	24,7,187,5,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	6611
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_PDISC',0,7,192,5,3
	.word	8945
	.byte	24,7,195,5,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	6963
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_PDR0',0,7,200,5,3
	.word	9006
	.byte	24,7,203,5,9,4,21
	.byte	'U',0
	.word	448
	.byte	4,2,35,0,21
	.byte	'I',0
	.word	399
	.byte	4,2,35,0,21
	.byte	'B',0
	.word	7252
	.byte	4,2,35,0,0,18
	.byte	'Ifx_P_PDR1',0,7,208,5,3
	.word	9066
	.byte	25,4
	.word	672
	.byte	26,3,0,25,24
	.word	672
	.byte	26,23,0,25,8
	.word	672
	.byte	26,7,0,25,12
	.word	672
	.byte	26,11,0,25,32
	.word	8097
	.byte	26,7,0,25,56
	.word	672
	.byte	26,55,0,22
	.byte	'_Ifx_P',0,7,220,5,25,128,2,21
	.byte	'OUT',0
	.word	8826
	.byte	4,2,35,0,21
	.byte	'OMR',0
	.word	8462
	.byte	4,2,35,4,21
	.byte	'ID',0
	.word	7736
	.byte	4,2,35,8,21
	.byte	'reserved_C',0
	.word	9126
	.byte	4,2,35,12,21
	.byte	'IOCR0',0
	.word	7852
	.byte	4,2,35,16,21
	.byte	'IOCR4',0
	.word	7975
	.byte	4,2,35,20,21
	.byte	'IOCR8',0
	.word	8036
	.byte	4,2,35,24,21
	.byte	'IOCR12',0
	.word	7913
	.byte	4,2,35,28,21
	.byte	'reserved_20',0
	.word	9126
	.byte	4,2,35,32,21
	.byte	'IN',0
	.word	7794
	.byte	4,2,35,36,21
	.byte	'reserved_28',0
	.word	9135
	.byte	24,2,35,40,21
	.byte	'PDR0',0
	.word	9006
	.byte	4,2,35,64,21
	.byte	'PDR1',0
	.word	9066
	.byte	4,2,35,68,21
	.byte	'reserved_48',0
	.word	9144
	.byte	8,2,35,72,21
	.byte	'ESR',0
	.word	7677
	.byte	4,2,35,80,21
	.byte	'reserved_54',0
	.word	9153
	.byte	12,2,35,84,21
	.byte	'PDISC',0
	.word	8945
	.byte	4,2,35,96,21
	.byte	'PCSR',0
	.word	8885
	.byte	4,2,35,100,21
	.byte	'reserved_68',0
	.word	9144
	.byte	8,2,35,104,21
	.byte	'OMSR0',0
	.word	8581
	.byte	4,2,35,112,21
	.byte	'OMSR4',0
	.word	8704
	.byte	4,2,35,116,21
	.byte	'OMSR8',0
	.word	8765
	.byte	4,2,35,120,21
	.byte	'OMSR12',0
	.word	8642
	.byte	4,2,35,124,21
	.byte	'OMCR0',0
	.word	8217
	.byte	4,3,35,128,1,21
	.byte	'OMCR4',0
	.word	8340
	.byte	4,3,35,132,1,21
	.byte	'OMCR8',0
	.word	8401
	.byte	4,3,35,136,1,21
	.byte	'OMCR12',0
	.word	8278
	.byte	4,3,35,140,1,21
	.byte	'OMSR',0
	.word	8521
	.byte	4,3,35,144,1,21
	.byte	'OMCR',0
	.word	8157
	.byte	4,3,35,148,1,21
	.byte	'reserved_98',0
	.word	9144
	.byte	8,3,35,152,1,21
	.byte	'LPCR',0
	.word	9162
	.byte	32,3,35,160,1,21
	.byte	'reserved_C0',0
	.word	9171
	.byte	56,3,35,192,1,21
	.byte	'ACCEN1',0
	.word	7615
	.byte	4,3,35,248,1,21
	.byte	'ACCEN0',0
	.word	7553
	.byte	4,3,35,252,1,0,13
	.word	9180
	.byte	18
	.byte	'Ifx_P',0,7,128,6,3
	.word	9750
	.byte	13
	.word	9180
	.byte	3
	.word	9770
	.byte	20,8,110,9,8,21
	.byte	'port',0
	.word	9775
	.byte	4,2,35,0,21
	.byte	'masks',0
	.word	703
	.byte	2,2,35,4,0,18
	.byte	'IfxPort_Esr_Masks',0,8,114,3
	.word	9780
	.byte	25,184,1
	.word	9780
	.byte	26,22,0
.L10:
	.byte	10
	.word	9841
	.byte	25,184,1
	.word	930
	.byte	26,22,0
.L11:
	.byte	10
	.word	9856
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L4:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,39,12,0,0,3,15,0,73,19,0,0,4,46,1,3,8,32,13
	.byte	58,15,59,15,57,15,54,15,39,12,0,0,5,5,0,3,8,58,15,59,15,57,15,73,19,0,0,6,11,0,0,0,7,36,0,3,8,11,15,62
	.byte	15,0,0,8,46,1,3,8,32,13,58,15,59,15,57,15,73,19,54,15,39,12,0,0,9,59,0,3,8,0,0,10,38,0,73,19,0,0,11,46
	.byte	1,3,8,54,15,39,12,63,12,60,12,0,0,12,5,0,73,19,0,0,13,53,0,73,19,0,0,14,46,1,3,8,73,19,54,15,39,12,63
	.byte	12,60,12,0,0,15,5,0,3,8,73,19,0,0,16,46,1,49,19,0,0,17,5,0,49,19,0,0,18,22,0,3,8,58,15,59,15,57,15,73
	.byte	19,0,0,19,21,0,54,15,0,0,20,19,1,58,15,59,15,57,15,11,15,0,0,21,13,0,3,8,73,19,11,15,56,9,0,0,22,19,1
	.byte	3,8,58,15,59,15,57,15,11,15,0,0,23,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,24,23,1,58,15,59,15,57,15
	.byte	11,15,0,0,25,1,1,11,15,73,19,0,0,26,33,0,47,15,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L5:
	.word	.L13-.L12
.L12:
	.half	3
	.word	.L15-.L14
.L14:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg',0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu_Intrinsics.h',0,1,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\_Impl\\IfxPort_cfg.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'Ifx_Types.h',0,1,0,0
	.byte	'Ifx_TypesReg.h',0,2,0,0
	.byte	'IfxPort_regdef.h',0,2,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\_Impl\\IfxPort_cfg.h',0,0,0,0,0
.L15:
.L13:
	.sdecl	'.debug_info',debug,cluster('IfxPort_cfg_esrMasks')
	.sect	'.debug_info'
.L6:
	.word	201
	.half	3
	.word	.L7
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\_Impl\\IfxPort_cfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'IfxPort_cfg_esrMasks',0,3,53,30
	.word	.L10
	.byte	1,5,3
	.word	IfxPort_cfg_esrMasks
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('IfxPort_cfg_esrMasks')
	.sect	'.debug_abbrev'
.L7:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0
	.sdecl	'.debug_info',debug,cluster('IfxPort_cfg_indexMap')
	.sect	'.debug_info'
.L8:
	.word	201
	.half	3
	.word	.L9
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\_Impl\\IfxPort_cfg.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1,2
	.word	.L2
	.byte	3
	.byte	'IfxPort_cfg_indexMap',0,3,79,30
	.word	.L11
	.byte	1,5,3
	.word	IfxPort_cfg_indexMap
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('IfxPort_cfg_indexMap')
	.sect	'.debug_abbrev'
.L9:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12,2,9
	.byte	0,0,0

; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	     1  /**
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	     2   * \file IfxPort_cfg.c
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	     3   * \brief PORT on-chip implementation data
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	     4   *
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	     5   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	     6   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	     7   *
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	     8   *
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	     9   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    10   *
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    11   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    12   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    13   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    14   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    15   *
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    16   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    17   *
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    18   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    19   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    20   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    21   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    22   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    23   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    24   *
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    25   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    26   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    27   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    28   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    29   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    30   * language processor.
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    31   *
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    32   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    33   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    34   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    35   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    36   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    37   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    38   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    39   *
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    40   *
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    41   */
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    42  
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    43  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    44  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    45  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    46  
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    47  #include "IfxPort_cfg.h"
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    48  
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    49  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    50  /*-----------------------Exported Variables/Constants-------------------------*/
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    51  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    52  
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    53  IFX_CONST IfxPort_Esr_Masks  IfxPort_cfg_esrMasks[IFXPORT_NUM_MODULES] = {
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    54      {&MODULE_P00, 0x0000FFFFUL},    // Port 00
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    55      {&MODULE_P01, 0x0000FFFFUL},    // Port 01
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    56      {&MODULE_P02, 0x0000FFFFUL},    // Port 02
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    57      {&MODULE_P10, 0x0000FFFFUL},    // Port 10
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    58      {&MODULE_P11, 0x0000FFFFUL},    // Port 11
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    59      {&MODULE_P12, 0x0000FFFFUL},    // Port 12
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    60      {&MODULE_P13, 0x0000FFFFUL},    // Port 13
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    61      {&MODULE_P14, 0x0000FFFFUL},    // Port 14
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    62      {&MODULE_P15, 0x0000FFFFUL},    // Port 15
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    63      {&MODULE_P20, 0x0000FFFFUL},    // Port 20
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    64      {&MODULE_P21, 0x0000FFFFUL},    // Port 21
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    65      {&MODULE_P22, 0x0000FFFFUL},    // Port 22
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    66      {&MODULE_P23, 0x0000FFFFUL},    // Port 23
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    67      {&MODULE_P24, 0x0000FFFFUL},    // Port 24
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    68      {&MODULE_P25, 0x0000FFFFUL},    // Port 25
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    69      {&MODULE_P26, 0x0000FFFFUL},    // Port 26
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    70      {&MODULE_P30, 0x0000FFFFUL},    // Port 30
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    71      {&MODULE_P31, 0x0000FFFFUL},    // Port 31
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    72      {&MODULE_P32, 0x0000FFFFUL},    // Port 32
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    73      {&MODULE_P33, 0x0000FFFFUL},    // Port 33
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    74      {&MODULE_P34, 0x0000FFFFUL},    // Port 34
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    75      {&MODULE_P40, 0x0000FFFFUL},    // Port 40
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    76      {&MODULE_P41, 0x0000FFFFUL},    // Port 41
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    77  };
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    78  
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    79  IFX_CONST IfxModule_IndexMap IfxPort_cfg_indexMap[IFXPORT_NUM_MODULES] = {
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    80      {&MODULE_P00, IfxPort_Index_00},     // Port 00
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    81      {&MODULE_P01, IfxPort_Index_01},     // Port 01
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    82      {&MODULE_P02, IfxPort_Index_02},     // Port 02
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    83      {&MODULE_P10, IfxPort_Index_10},     // Port 10
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    84      {&MODULE_P11, IfxPort_Index_11},     // Port 11
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    85      {&MODULE_P12, IfxPort_Index_12},     // Port 12
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    86      {&MODULE_P13, IfxPort_Index_13},     // Port 13
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    87      {&MODULE_P14, IfxPort_Index_14},     // Port 14
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    88      {&MODULE_P15, IfxPort_Index_15},     // Port 15
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    89      {&MODULE_P20, IfxPort_Index_20},     // Port 20
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    90      {&MODULE_P21, IfxPort_Index_21},     // Port 21
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    91      {&MODULE_P22, IfxPort_Index_22},     // Port 22
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    92      {&MODULE_P23, IfxPort_Index_23},     // Port 23
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    93      {&MODULE_P24, IfxPort_Index_24},     // Port 24
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    94      {&MODULE_P25, IfxPort_Index_25},     // Port 25
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    95      {&MODULE_P26, IfxPort_Index_26},     // Port 26
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    96      {&MODULE_P30, IfxPort_Index_30},     // Port 30
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    97      {&MODULE_P31, IfxPort_Index_31},     // Port 31
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    98      {&MODULE_P32, IfxPort_Index_32},     // Port 32
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	    99      {&MODULE_P33, IfxPort_Index_33},     // Port 33
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	   100      {&MODULE_P34, IfxPort_Index_34},     // Port 34
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	   101      {&MODULE_P40, IfxPort_Index_40},     // Port 40
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	   102      {&MODULE_P41, IfxPort_Index_41}      // Port 41
; ..\0_Src\4_McHal\Tricore\_Impl\IfxPort_cfg.c	   103  };

	; Module end
