# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project_3.srcs/sources_1/new/alu.vhd" \
"../../../../Project_3.srcs/sources_1/new/bcd_sevenseg.vhd" \
"../../../../Project_3.srcs/sources_1/new/clk_divider.vhd" \
"../../../../Project_3.srcs/sources_1/new/cpu.vhd" \
"../../../../Project_3.srcs/sources_1/new/microram_sim.vhd" \
"../../../../Project_3.srcs/sources_1/new/sevenseg_mux.vhd" \
"../../../../Project_3.srcs/sim_1/new/cputb1.vhd" \

# Do not sort compile order
nosort
