WRITE A VHDL CODE FOR NOT GATE

library ieee;
use ieee.std_logic_1164.all;

entity not_gate is
  port (
    a : in std_logic;
    y : out std_logic
  );
end entity not_gate;

architecture behavioral of not_gate is
begin
  process(a)
  begin
    if (a = '1') then
      y <= '0';
    else
      y <= '1';
    end if;
  end process;
end architecture behavioral;
