
../repos/dvidelabs-flatcc-3b39ef7/test/emit_test/emit_test:     file format elf32-littlearm


Disassembly of section .init:

00012374 <.init>:
   12374:	push	{r3, lr}
   12378:	bl	12490 <_start@@Base+0x3c>
   1237c:	pop	{r3, pc}

Disassembly of section .plt:

00012380 <printf@plt-0x14>:
   12380:	push	{lr}		; (str lr, [sp, #-4]!)
   12384:	ldr	lr, [pc, #4]	; 12390 <printf@plt-0x4>
   12388:	add	lr, pc, lr
   1238c:	ldr	pc, [lr, #8]!
   12390:	andeq	r9, r1, r0, ror ip

00012394 <printf@plt>:
   12394:	add	ip, pc, #0, 12
   12398:	add	ip, ip, #102400	; 0x19000
   1239c:	ldr	pc, [ip, #3184]!	; 0xc70

000123a0 <free@plt>:
   123a0:	add	ip, pc, #0, 12
   123a4:	add	ip, ip, #102400	; 0x19000
   123a8:	ldr	pc, [ip, #3176]!	; 0xc68

000123ac <memcpy@plt>:
   123ac:	add	ip, pc, #0, 12
   123b0:	add	ip, ip, #102400	; 0x19000
   123b4:	ldr	pc, [ip, #3168]!	; 0xc60

000123b8 <memcmp@plt>:
   123b8:	add	ip, pc, #0, 12
   123bc:	add	ip, ip, #102400	; 0x19000
   123c0:	ldr	pc, [ip, #3160]!	; 0xc58

000123c4 <realloc@plt>:
   123c4:	add	ip, pc, #0, 12
   123c8:	add	ip, ip, #102400	; 0x19000
   123cc:	ldr	pc, [ip, #3152]!	; 0xc50

000123d0 <malloc@plt>:
   123d0:	add	ip, pc, #0, 12
   123d4:	add	ip, ip, #102400	; 0x19000
   123d8:	ldr	pc, [ip, #3144]!	; 0xc48

000123dc <__libc_start_main@plt>:
   123dc:	add	ip, pc, #0, 12
   123e0:	add	ip, ip, #102400	; 0x19000
   123e4:	ldr	pc, [ip, #3136]!	; 0xc40

000123e8 <__gmon_start__@plt>:
   123e8:	add	ip, pc, #0, 12
   123ec:	add	ip, ip, #102400	; 0x19000
   123f0:	ldr	pc, [ip, #3128]!	; 0xc38

000123f4 <strlen@plt>:
   123f4:	add	ip, pc, #0, 12
   123f8:	add	ip, ip, #102400	; 0x19000
   123fc:	ldr	pc, [ip, #3120]!	; 0xc30

00012400 <fprintf@plt>:
   12400:	add	ip, pc, #0, 12
   12404:	add	ip, ip, #102400	; 0x19000
   12408:	ldr	pc, [ip, #3112]!	; 0xc28

0001240c <posix_memalign@plt>:
   1240c:	add	ip, pc, #0, 12
   12410:	add	ip, ip, #102400	; 0x19000
   12414:	ldr	pc, [ip, #3104]!	; 0xc20

00012418 <memset@plt>:
   12418:	add	ip, pc, #0, 12
   1241c:	add	ip, ip, #102400	; 0x19000
   12420:	ldr	pc, [ip, #3096]!	; 0xc18

00012424 <strncpy@plt>:
   12424:	add	ip, pc, #0, 12
   12428:	add	ip, ip, #102400	; 0x19000
   1242c:	ldr	pc, [ip, #3088]!	; 0xc10

00012430 <memchr@plt>:
   12430:	add	ip, pc, #0, 12
   12434:	add	ip, ip, #102400	; 0x19000
   12438:	ldr	pc, [ip, #3080]!	; 0xc08

0001243c <abort@plt>:
   1243c:	add	ip, pc, #0, 12
   12440:	add	ip, ip, #102400	; 0x19000
   12444:	ldr	pc, [ip, #3072]!	; 0xc00

00012448 <__assert_fail@plt>:
   12448:	add	ip, pc, #0, 12
   1244c:	add	ip, ip, #102400	; 0x19000
   12450:	ldr	pc, [ip, #3064]!	; 0xbf8

Disassembly of section .text:

00012454 <_start@@Base>:
   12454:	mov	fp, #0
   12458:	mov	lr, #0
   1245c:	pop	{r1}		; (ldr r1, [sp], #4)
   12460:	mov	r2, sp
   12464:	push	{r2}		; (str r2, [sp, #-4]!)
   12468:	push	{r0}		; (str r0, [sp, #-4]!)
   1246c:	ldr	ip, [pc, #16]	; 12484 <_start@@Base+0x30>
   12470:	push	{ip}		; (str ip, [sp, #-4]!)
   12474:	ldr	r0, [pc, #12]	; 12488 <_start@@Base+0x34>
   12478:	ldr	r3, [pc, #12]	; 1248c <_start@@Base+0x38>
   1247c:	bl	123dc <__libc_start_main@plt>
   12480:	bl	1243c <abort@plt>
   12484:	muleq	r1, r8, r4
   12488:	strdeq	r3, [r1], -r8
   1248c:	andeq	sl, r1, r8, lsr r4
   12490:	ldr	r3, [pc, #20]	; 124ac <_start@@Base+0x58>
   12494:	ldr	r2, [pc, #20]	; 124b0 <_start@@Base+0x5c>
   12498:	add	r3, pc, r3
   1249c:	ldr	r2, [r3, r2]
   124a0:	cmp	r2, #0
   124a4:	bxeq	lr
   124a8:	b	123e8 <__gmon_start__@plt>
   124ac:	andeq	r9, r1, r0, ror #22
   124b0:	andeq	r0, r0, r8, asr r0
   124b4:	ldr	r0, [pc, #24]	; 124d4 <_start@@Base+0x80>
   124b8:	ldr	r3, [pc, #24]	; 124d8 <_start@@Base+0x84>
   124bc:	cmp	r3, r0
   124c0:	bxeq	lr
   124c4:	ldr	r3, [pc, #16]	; 124dc <_start@@Base+0x88>
   124c8:	cmp	r3, #0
   124cc:	bxeq	lr
   124d0:	bx	r3
   124d4:	andeq	ip, r2, ip, rrx
   124d8:	andeq	ip, r2, ip, rrx
   124dc:	andeq	r0, r0, r0
   124e0:	ldr	r0, [pc, #36]	; 1250c <_start@@Base+0xb8>
   124e4:	ldr	r1, [pc, #36]	; 12510 <_start@@Base+0xbc>
   124e8:	sub	r1, r1, r0
   124ec:	asr	r1, r1, #2
   124f0:	add	r1, r1, r1, lsr #31
   124f4:	asrs	r1, r1, #1
   124f8:	bxeq	lr
   124fc:	ldr	r3, [pc, #16]	; 12514 <_start@@Base+0xc0>
   12500:	cmp	r3, #0
   12504:	bxeq	lr
   12508:	bx	r3
   1250c:	andeq	ip, r2, ip, rrx
   12510:	andeq	ip, r2, ip, rrx
   12514:	andeq	r0, r0, r0
   12518:	push	{r4, lr}
   1251c:	ldr	r4, [pc, #24]	; 1253c <_start@@Base+0xe8>
   12520:	ldrb	r3, [r4]
   12524:	cmp	r3, #0
   12528:	popne	{r4, pc}
   1252c:	bl	124b4 <_start@@Base+0x60>
   12530:	mov	r3, #1
   12534:	strb	r3, [r4]
   12538:	pop	{r4, pc}
   1253c:	andeq	ip, r2, ip, rrx
   12540:	b	124e0 <_start@@Base+0x8c>

00012544 <dbg_emitter@@Base>:
   12544:	push	{fp, lr}
   12548:	mov	fp, sp
   1254c:	sub	sp, sp, #24
   12550:	ldr	ip, [fp, #8]
   12554:	ldr	lr, [pc, #244]	; 12650 <dbg_emitter@@Base+0x10c>
   12558:	add	lr, pc, lr
   1255c:	str	r0, [fp, #-4]
   12560:	str	r1, [fp, #-8]
   12564:	str	r2, [sp, #12]
   12568:	str	r3, [sp, #8]
   1256c:	ldr	r1, [sp, #12]
   12570:	ldr	r2, [sp, #8]
   12574:	ldr	r3, [fp, #8]
   12578:	mov	r0, lr
   1257c:	str	ip, [sp]
   12580:	bl	12394 <printf@plt>
   12584:	movw	r1, #0
   12588:	str	r1, [sp, #4]
   1258c:	ldr	r0, [sp, #4]
   12590:	ldr	r1, [sp, #12]
   12594:	cmp	r0, r1
   12598:	bge	12644 <dbg_emitter@@Base+0x100>
   1259c:	ldr	r0, [pc, #176]	; 12654 <dbg_emitter@@Base+0x110>
   125a0:	ldr	r0, [pc, r0]
   125a4:	ldr	r1, [fp, #-8]
   125a8:	ldr	r2, [sp, #4]
   125ac:	add	r1, r1, r2, lsl #3
   125b0:	ldr	r1, [r1]
   125b4:	cmp	r1, r0
   125b8:	bne	125dc <dbg_emitter@@Base+0x98>
   125bc:	ldr	r0, [pc, #148]	; 12658 <dbg_emitter@@Base+0x114>
   125c0:	add	r0, pc, r0
   125c4:	ldr	r1, [sp, #8]
   125c8:	ldr	r2, [fp, #-8]
   125cc:	ldr	r3, [sp, #4]
   125d0:	add	r2, r2, r3, lsl #3
   125d4:	ldr	r2, [r2, #4]
   125d8:	bl	12394 <printf@plt>
   125dc:	ldr	r0, [fp, #-8]
   125e0:	ldr	r1, [sp, #4]
   125e4:	add	r0, r0, r1, lsl #3
   125e8:	ldr	r0, [r0]
   125ec:	movw	r1, #0
   125f0:	cmp	r0, r1
   125f4:	bne	12618 <dbg_emitter@@Base+0xd4>
   125f8:	ldr	r0, [pc, #92]	; 1265c <dbg_emitter@@Base+0x118>
   125fc:	add	r0, pc, r0
   12600:	ldr	r1, [sp, #8]
   12604:	ldr	r2, [fp, #-8]
   12608:	ldr	r3, [sp, #4]
   1260c:	add	r2, r2, r3, lsl #3
   12610:	ldr	r2, [r2, #4]
   12614:	bl	12394 <printf@plt>
   12618:	ldr	r0, [fp, #-8]
   1261c:	ldr	r1, [sp, #4]
   12620:	add	r0, r0, r1, lsl #3
   12624:	ldr	r0, [r0, #4]
   12628:	ldr	r1, [sp, #8]
   1262c:	add	r0, r1, r0
   12630:	str	r0, [sp, #8]
   12634:	ldr	r0, [sp, #4]
   12638:	add	r0, r0, #1
   1263c:	str	r0, [sp, #4]
   12640:	b	1258c <dbg_emitter@@Base+0x48>
   12644:	movw	r0, #0
   12648:	mov	sp, fp
   1264c:	pop	{fp, pc}
   12650:	andeq	r7, r0, r8, asr #30
   12654:	andeq	r9, r1, r4, lsr #21
   12658:	andeq	r7, r0, r1, lsl pc
   1265c:	strdeq	r7, [r0], -r6

00012660 <debug_test@@Base>:
   12660:	push	{r4, r5, fp, lr}
   12664:	add	fp, sp, #8
   12668:	sub	sp, sp, #312	; 0x138
   1266c:	ldr	r0, [pc, #188]	; 12730 <debug_test@@Base+0xd0>
   12670:	add	r0, pc, r0
   12674:	add	r1, sp, #36	; 0x24
   12678:	str	r0, [sp, #32]
   1267c:	mov	r0, r1
   12680:	movw	r1, #0
   12684:	and	r1, r1, #255	; 0xff
   12688:	movw	r2, #40	; 0x28
   1268c:	bl	12418 <memset@plt>
   12690:	add	r0, sp, #80	; 0x50
   12694:	str	r0, [sp, #76]	; 0x4c
   12698:	ldr	r0, [sp, #32]
   1269c:	bl	12394 <printf@plt>
   126a0:	ldr	r1, [pc, #132]	; 1272c <debug_test@@Base+0xcc>
   126a4:	ldr	r1, [pc, r1]
   126a8:	ldr	r2, [sp, #76]	; 0x4c
   126ac:	str	r0, [sp, #28]
   126b0:	mov	r0, r2
   126b4:	movw	r2, #0
   126b8:	str	r2, [sp, #24]
   126bc:	ldr	r3, [sp, #24]
   126c0:	ldr	ip, [sp, #24]
   126c4:	str	ip, [sp]
   126c8:	bl	13c0c <flatcc_builder_custom_init@@Base>
   126cc:	add	r1, sp, #36	; 0x24
   126d0:	ldr	r2, [sp, #76]	; 0x4c
   126d4:	ldr	r3, [sp, #76]	; 0x4c
   126d8:	str	r0, [sp, #20]
   126dc:	mov	r0, r3
   126e0:	movw	r3, #10
   126e4:	str	r2, [sp, #16]
   126e8:	mov	r2, r3
   126ec:	bl	127d4 <debug_test@@Base+0x174>
   126f0:	mov	r1, sp
   126f4:	str	r0, [r1, #4]
   126f8:	mov	r0, #1
   126fc:	str	r0, [r1]
   12700:	mov	r2, #42	; 0x2a
   12704:	mov	r3, #0
   12708:	ldr	r0, [sp, #16]
   1270c:	bl	12734 <debug_test@@Base+0xd4>
   12710:	ldr	r1, [sp, #76]	; 0x4c
   12714:	str	r0, [sp, #12]
   12718:	mov	r0, r1
   1271c:	bl	13f84 <flatcc_builder_clear@@Base>
   12720:	movw	r0, #0
   12724:	sub	sp, fp, #8
   12728:	pop	{r4, r5, fp, pc}
   1272c:	andeq	r9, r1, r4, lsr #19
   12730:			; <UNDEFINED> instruction: 0x00007eb0
   12734:	push	{r4, sl, fp, lr}
   12738:	add	fp, sp, #8
   1273c:	sub	sp, sp, #40	; 0x28
   12740:	ldr	r1, [fp, #12]
   12744:	ldr	ip, [fp, #8]
   12748:	str	r0, [fp, #-16]
   1274c:	str	r3, [sp, #28]
   12750:	str	r2, [sp, #24]
   12754:	strb	ip, [sp, #23]
   12758:	ldr	r0, [fp, #-16]
   1275c:	movw	r2, #0
   12760:	str	r1, [sp, #16]
   12764:	mov	r1, r2
   12768:	bl	13344 <main@@Base+0x4c>
   1276c:	cmp	r0, #0
   12770:	beq	12780 <debug_test@@Base+0x120>
   12774:	movw	r0, #0
   12778:	str	r0, [fp, #-12]
   1277c:	b	127c8 <debug_test@@Base+0x168>
   12780:	ldr	r0, [fp, #-16]
   12784:	mov	r1, r0
   12788:	ldr	r2, [sp, #24]
   1278c:	ldr	r3, [sp, #28]
   12790:	ldrb	ip, [sp, #23]
   12794:	ldr	lr, [fp, #12]
   12798:	mov	r4, sp
   1279c:	str	lr, [r4, #4]
   127a0:	uxtb	ip, ip
   127a4:	str	ip, [r4]
   127a8:	str	r1, [sp, #12]
   127ac:	bl	133a0 <main@@Base+0xa8>
   127b0:	ldr	r1, [sp, #12]
   127b4:	str	r0, [sp, #8]
   127b8:	mov	r0, r1
   127bc:	ldr	r1, [sp, #8]
   127c0:	bl	13378 <main@@Base+0x80>
   127c4:	str	r0, [fp, #-12]
   127c8:	ldr	r0, [fp, #-12]
   127cc:	sub	sp, fp, #8
   127d0:	pop	{r4, sl, fp, pc}
   127d4:	push	{fp, lr}
   127d8:	mov	fp, sp
   127dc:	sub	sp, sp, #24
   127e0:	ldr	r3, [pc, #64]	; 12828 <debug_test@@Base+0x1c8>
   127e4:	str	r0, [fp, #-4]
   127e8:	str	r1, [fp, #-8]
   127ec:	str	r2, [sp, #12]
   127f0:	ldr	r0, [fp, #-4]
   127f4:	ldr	r1, [fp, #-8]
   127f8:	ldr	r2, [sp, #12]
   127fc:	movw	ip, #4
   12800:	str	r3, [sp, #8]
   12804:	mov	r3, ip
   12808:	movw	ip, #4
   1280c:	uxth	ip, ip
   12810:	str	ip, [sp]
   12814:	ldr	ip, [sp, #8]
   12818:	str	ip, [sp, #4]
   1281c:	bl	173d8 <flatcc_builder_create_vector@@Base>
   12820:	mov	sp, fp
   12824:	pop	{fp, pc}
   12828:	svccc	0x00ffffff

0001282c <emit_test@@Base>:
   1282c:	push	{r4, r5, fp, lr}
   12830:	add	fp, sp, #8
   12834:	sub	sp, sp, #384	; 0x180
   12838:	ldr	r0, [pc, #920]	; 12bd8 <emit_test@@Base+0x3ac>
   1283c:	add	r0, pc, r0
   12840:	ldr	r1, [pc, #916]	; 12bdc <emit_test@@Base+0x3b0>
   12844:	add	r1, pc, r1
   12848:	sub	r2, fp, #71	; 0x47
   1284c:	str	r0, [sp, #36]	; 0x24
   12850:	mov	r0, r2
   12854:	movw	r2, #59	; 0x3b
   12858:	bl	123ac <memcpy@plt>
   1285c:	ldr	r0, [sp, #36]	; 0x24
   12860:	ldr	r1, [r0]
   12864:	str	r1, [sp, #52]	; 0x34
   12868:	ldr	r1, [r0, #4]
   1286c:	str	r1, [sp, #56]	; 0x38
   12870:	ldr	r1, [r0, #8]
   12874:	str	r1, [sp, #60]	; 0x3c
   12878:	ldr	r1, [r0, #12]
   1287c:	str	r1, [sp, #64]	; 0x40
   12880:	add	r1, sp, #76	; 0x4c
   12884:	str	r1, [sp, #72]	; 0x48
   12888:	ldr	r0, [sp, #72]	; 0x48
   1288c:	bl	13cd8 <flatcc_builder_init@@Base>
   12890:	ldr	r1, [sp, #72]	; 0x48
   12894:	str	r0, [sp, #32]
   12898:	mov	r0, r1
   1289c:	bl	19590 <flatcc_builder_get_emit_context@@Base>
   128a0:	add	r1, sp, #52	; 0x34
   128a4:	str	r0, [fp, #-84]	; 0xffffffac
   128a8:	ldr	r0, [sp, #72]	; 0x48
   128ac:	movw	r2, #4
   128b0:	bl	127d4 <debug_test@@Base+0x174>
   128b4:	str	r0, [sp, #68]	; 0x44
   128b8:	ldr	r0, [sp, #72]	; 0x48
   128bc:	ldr	r1, [sp, #68]	; 0x44
   128c0:	mov	r2, sp
   128c4:	str	r1, [r2, #4]
   128c8:	mov	r1, #1
   128cc:	str	r1, [r2]
   128d0:	mov	r2, #42	; 0x2a
   128d4:	mov	r3, #0
   128d8:	bl	12734 <debug_test@@Base+0xd4>
   128dc:	ldr	r1, [fp, #-84]	; 0xffffffac
   128e0:	str	r0, [sp, #28]
   128e4:	mov	r0, r1
   128e8:	sub	r1, fp, #76	; 0x4c
   128ec:	bl	12c60 <emit_test@@Base+0x434>
   128f0:	str	r0, [fp, #-80]	; 0xffffffb0
   128f4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   128f8:	movw	r1, #0
   128fc:	cmp	r0, r1
   12900:	bne	12910 <emit_test@@Base+0xe4>
   12904:	mvn	r0, #0
   12908:	str	r0, [fp, #-12]
   1290c:	b	12bcc <emit_test@@Base+0x3a0>
   12910:	b	12914 <emit_test@@Base+0xe8>
   12914:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12918:	ldr	r1, [fp, #-84]	; 0xffffffac
   1291c:	str	r0, [sp, #24]
   12920:	mov	r0, r1
   12924:	bl	12ce4 <emit_test@@Base+0x4b8>
   12928:	ldr	r1, [sp, #24]
   1292c:	cmp	r1, r0
   12930:	beq	12954 <emit_test@@Base+0x128>
   12934:	ldr	r0, [pc, #676]	; 12be0 <emit_test@@Base+0x3b4>
   12938:	add	r0, pc, r0
   1293c:	ldr	r1, [pc, #672]	; 12be4 <emit_test@@Base+0x3b8>
   12940:	add	r1, pc, r1
   12944:	ldr	r2, [pc, #668]	; 12be8 <emit_test@@Base+0x3bc>
   12948:	add	r3, pc, r2
   1294c:	movw	r2, #100	; 0x64
   12950:	bl	12448 <__assert_fail@plt>
   12954:	b	12958 <emit_test@@Base+0x12c>
   12958:	b	1295c <emit_test@@Base+0x130>
   1295c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12960:	ldr	r1, [sp, #72]	; 0x48
   12964:	str	r0, [sp, #20]
   12968:	mov	r0, r1
   1296c:	bl	18f88 <flatcc_builder_get_buffer_size@@Base>
   12970:	ldr	r1, [sp, #20]
   12974:	cmp	r1, r0
   12978:	beq	1299c <emit_test@@Base+0x170>
   1297c:	ldr	r0, [pc, #616]	; 12bec <emit_test@@Base+0x3c0>
   12980:	add	r0, pc, r0
   12984:	ldr	r1, [pc, #612]	; 12bf0 <emit_test@@Base+0x3c4>
   12988:	add	r1, pc, r1
   1298c:	ldr	r2, [pc, #608]	; 12bf4 <emit_test@@Base+0x3c8>
   12990:	add	r3, pc, r2
   12994:	movw	r2, #101	; 0x65
   12998:	bl	12448 <__assert_fail@plt>
   1299c:	b	129a0 <emit_test@@Base+0x174>
   129a0:	ldr	r0, [pc, #600]	; 12c00 <emit_test@@Base+0x3d4>
   129a4:	add	r1, pc, r0
   129a8:	ldr	r0, [pc, #596]	; 12c04 <emit_test@@Base+0x3d8>
   129ac:	ldr	r0, [pc, r0]
   129b0:	ldr	r0, [r0]
   129b4:	ldr	r2, [fp, #-76]	; 0xffffffb4
   129b8:	bl	12400 <fprintf@plt>
   129bc:	ldr	r1, [pc, #564]	; 12bf8 <emit_test@@Base+0x3cc>
   129c0:	add	r1, pc, r1
   129c4:	ldr	r2, [pc, #560]	; 12bfc <emit_test@@Base+0x3d0>
   129c8:	ldr	r2, [pc, r2]
   129cc:	ldr	r3, [fp, #-80]	; 0xffffffb0
   129d0:	ldr	ip, [fp, #-76]	; 0xffffffb4
   129d4:	ldr	r2, [r2]
   129d8:	str	r0, [sp, #16]
   129dc:	mov	r0, r1
   129e0:	mov	r1, r3
   129e4:	str	r2, [sp, #12]
   129e8:	mov	r2, ip
   129ec:	ldr	r3, [sp, #12]
   129f0:	bl	12cfc <emit_test@@Base+0x4d0>
   129f4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   129f8:	cmp	r0, #58	; 0x3a
   129fc:	beq	12a20 <emit_test@@Base+0x1f4>
   12a00:	ldr	r0, [pc, #512]	; 12c08 <emit_test@@Base+0x3dc>
   12a04:	add	r0, pc, r0
   12a08:	ldr	r1, [pc, #508]	; 12c0c <emit_test@@Base+0x3e0>
   12a0c:	add	r1, pc, r1
   12a10:	ldr	r2, [pc, #504]	; 12c10 <emit_test@@Base+0x3e4>
   12a14:	add	r3, pc, r2
   12a18:	movw	r2, #106	; 0x6a
   12a1c:	bl	12448 <__assert_fail@plt>
   12a20:	b	12a24 <emit_test@@Base+0x1f8>
   12a24:	b	12a28 <emit_test@@Base+0x1fc>
   12a28:	ldr	r0, [fp, #-76]	; 0xffffffb4
   12a2c:	movw	r1, #58	; 0x3a
   12a30:	cmp	r1, r0
   12a34:	beq	12a58 <emit_test@@Base+0x22c>
   12a38:	ldr	r0, [pc, #468]	; 12c14 <emit_test@@Base+0x3e8>
   12a3c:	add	r0, pc, r0
   12a40:	ldr	r1, [pc, #464]	; 12c18 <emit_test@@Base+0x3ec>
   12a44:	add	r1, pc, r1
   12a48:	ldr	r2, [pc, #460]	; 12c1c <emit_test@@Base+0x3f0>
   12a4c:	add	r3, pc, r2
   12a50:	movw	r2, #107	; 0x6b
   12a54:	bl	12448 <__assert_fail@plt>
   12a58:	b	12a5c <emit_test@@Base+0x230>
   12a5c:	b	12a60 <emit_test@@Base+0x234>
   12a60:	sub	r1, fp, #71	; 0x47
   12a64:	ldr	r0, [fp, #-80]	; 0xffffffb0
   12a68:	ldr	r2, [fp, #-76]	; 0xffffffb4
   12a6c:	bl	123b8 <memcmp@plt>
   12a70:	movw	r1, #0
   12a74:	cmp	r1, r0
   12a78:	beq	12a9c <emit_test@@Base+0x270>
   12a7c:	ldr	r0, [pc, #412]	; 12c20 <emit_test@@Base+0x3f4>
   12a80:	add	r0, pc, r0
   12a84:	ldr	r1, [pc, #408]	; 12c24 <emit_test@@Base+0x3f8>
   12a88:	add	r1, pc, r1
   12a8c:	ldr	r2, [pc, #404]	; 12c28 <emit_test@@Base+0x3fc>
   12a90:	add	r3, pc, r2
   12a94:	movw	r2, #108	; 0x6c
   12a98:	bl	12448 <__assert_fail@plt>
   12a9c:	b	12aa0 <emit_test@@Base+0x274>
   12aa0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   12aa4:	bl	12ef0 <emit_test@@Base+0x6c4>
   12aa8:	str	r0, [sp, #48]	; 0x30
   12aac:	ldr	r0, [sp, #48]	; 0x30
   12ab0:	bl	12f60 <emit_test@@Base+0x734>
   12ab4:	str	r1, [sp, #44]	; 0x2c
   12ab8:	str	r0, [sp, #40]	; 0x28
   12abc:	ldr	r0, [sp, #40]	; 0x28
   12ac0:	ldr	r1, [sp, #44]	; 0x2c
   12ac4:	eor	r0, r0, #42	; 0x2a
   12ac8:	orr	r0, r0, r1
   12acc:	cmp	r0, #0
   12ad0:	beq	12af8 <emit_test@@Base+0x2cc>
   12ad4:	b	12ad8 <emit_test@@Base+0x2ac>
   12ad8:	ldr	r0, [pc, #332]	; 12c2c <emit_test@@Base+0x400>
   12adc:	add	r0, pc, r0
   12ae0:	ldr	r1, [pc, #328]	; 12c30 <emit_test@@Base+0x404>
   12ae4:	add	r1, pc, r1
   12ae8:	ldr	r2, [pc, #324]	; 12c34 <emit_test@@Base+0x408>
   12aec:	add	r3, pc, r2
   12af0:	movw	r2, #112	; 0x70
   12af4:	bl	12448 <__assert_fail@plt>
   12af8:	b	12afc <emit_test@@Base+0x2d0>
   12afc:	b	12b00 <emit_test@@Base+0x2d4>
   12b00:	ldr	r0, [sp, #48]	; 0x30
   12b04:	bl	13068 <emit_test@@Base+0x83c>
   12b08:	and	r0, r0, #255	; 0xff
   12b0c:	cmp	r0, #1
   12b10:	beq	12b34 <emit_test@@Base+0x308>
   12b14:	ldr	r0, [pc, #284]	; 12c38 <emit_test@@Base+0x40c>
   12b18:	add	r0, pc, r0
   12b1c:	ldr	r1, [pc, #280]	; 12c3c <emit_test@@Base+0x410>
   12b20:	add	r1, pc, r1
   12b24:	ldr	r2, [pc, #276]	; 12c40 <emit_test@@Base+0x414>
   12b28:	add	r3, pc, r2
   12b2c:	movw	r2, #113	; 0x71
   12b30:	bl	12448 <__assert_fail@plt>
   12b34:	b	12b38 <emit_test@@Base+0x30c>
   12b38:	b	12b3c <emit_test@@Base+0x310>
   12b3c:	ldr	r0, [sp, #48]	; 0x30
   12b40:	bl	1317c <emit_test@@Base+0x950>
   12b44:	bl	1315c <emit_test@@Base+0x930>
   12b48:	cmp	r0, #4
   12b4c:	beq	12b70 <emit_test@@Base+0x344>
   12b50:	ldr	r0, [pc, #236]	; 12c44 <emit_test@@Base+0x418>
   12b54:	add	r0, pc, r0
   12b58:	ldr	r1, [pc, #232]	; 12c48 <emit_test@@Base+0x41c>
   12b5c:	add	r1, pc, r1
   12b60:	ldr	r2, [pc, #228]	; 12c4c <emit_test@@Base+0x420>
   12b64:	add	r3, pc, r2
   12b68:	movw	r2, #114	; 0x72
   12b6c:	bl	12448 <__assert_fail@plt>
   12b70:	b	12b74 <emit_test@@Base+0x348>
   12b74:	b	12b78 <emit_test@@Base+0x34c>
   12b78:	ldr	r0, [sp, #48]	; 0x30
   12b7c:	bl	1317c <emit_test@@Base+0x950>
   12b80:	movw	r1, #2
   12b84:	bl	13284 <emit_test@@Base+0xa58>
   12b88:	vldr	s2, [pc, #192]	; 12c50 <emit_test@@Base+0x424>
   12b8c:	vcmp.f32	s0, s2
   12b90:	vmrs	APSR_nzcv, fpscr
   12b94:	beq	12bb8 <emit_test@@Base+0x38c>
   12b98:	ldr	r0, [pc, #180]	; 12c54 <emit_test@@Base+0x428>
   12b9c:	add	r0, pc, r0
   12ba0:	ldr	r1, [pc, #176]	; 12c58 <emit_test@@Base+0x42c>
   12ba4:	add	r1, pc, r1
   12ba8:	ldr	r2, [pc, #172]	; 12c5c <emit_test@@Base+0x430>
   12bac:	add	r3, pc, r2
   12bb0:	movw	r2, #115	; 0x73
   12bb4:	bl	12448 <__assert_fail@plt>
   12bb8:	b	12bbc <emit_test@@Base+0x390>
   12bbc:	ldr	r0, [sp, #72]	; 0x48
   12bc0:	bl	13f84 <flatcc_builder_clear@@Base>
   12bc4:	movw	r0, #0
   12bc8:	str	r0, [fp, #-12]
   12bcc:	ldr	r0, [fp, #-12]
   12bd0:	sub	sp, fp, #8
   12bd4:	pop	{r4, r5, fp, pc}
   12bd8:	andeq	r8, r0, ip, asr r1
   12bdc:	andeq	r8, r0, r4, lsl r1
   12be0:	andeq	r9, r0, pc, lsr r4
   12be4:	andeq	r7, r0, r3, lsr ip
   12be8:	andeq	r7, r0, sp, lsl #25
   12bec:	strdeq	r9, [r0], -r7
   12bf0:	andeq	r7, r0, fp, ror #23
   12bf4:	andeq	r7, r0, r5, asr #24
   12bf8:	andeq	r7, r0, r6, lsr ip
   12bfc:	andeq	r9, r1, r4, lsl #13
   12c00:	andeq	r7, r0, r1, asr #24
   12c04:	andeq	r9, r1, r0, lsr #13
   12c08:	andeq	r9, r0, r3, ror r3
   12c0c:	andeq	r7, r0, r7, ror #22
   12c10:	andeq	r7, r0, r1, asr #23
   12c14:	andeq	r9, r0, fp, lsr r3
   12c18:	andeq	r7, r0, pc, lsr #22
   12c1c:	andeq	r7, r0, r9, lsl #23
   12c20:	strdeq	r9, [r0], -r7
   12c24:	andeq	r7, r0, fp, ror #21
   12c28:	andeq	r7, r0, r5, asr #22
   12c2c:	muleq	r0, fp, r2
   12c30:	andeq	r7, r0, pc, lsl #21
   12c34:	andeq	r7, r0, r9, ror #21
   12c38:	andeq	r9, r0, pc, asr r2
   12c3c:	andeq	r7, r0, r3, asr sl
   12c40:	andeq	r7, r0, sp, lsr #21
   12c44:	andeq	r9, r0, r3, lsr #4
   12c48:	andeq	r7, r0, r7, lsl sl
   12c4c:	andeq	r7, r0, r1, ror sl
   12c50:	svccc	0x0099999a
   12c54:	ldrdeq	r9, [r0], -fp
   12c58:	andeq	r7, r0, pc, asr #19
   12c5c:	andeq	r7, r0, r9, lsr #20
   12c60:	sub	sp, sp, #12
   12c64:	str	r0, [sp, #4]
   12c68:	str	r1, [sp]
   12c6c:	ldr	r0, [sp, #4]
   12c70:	ldr	r0, [r0]
   12c74:	ldr	r1, [sp, #4]
   12c78:	ldr	r1, [r1, #4]
   12c7c:	cmp	r0, r1
   12c80:	bne	12cb4 <emit_test@@Base+0x488>
   12c84:	ldr	r0, [sp]
   12c88:	movw	r1, #0
   12c8c:	cmp	r0, r1
   12c90:	beq	12ca4 <emit_test@@Base+0x478>
   12c94:	ldr	r0, [sp, #4]
   12c98:	ldr	r0, [r0, #24]
   12c9c:	ldr	r1, [sp]
   12ca0:	str	r0, [r1]
   12ca4:	ldr	r0, [sp, #4]
   12ca8:	ldr	r0, [r0, #8]
   12cac:	str	r0, [sp, #8]
   12cb0:	b	12cd8 <emit_test@@Base+0x4ac>
   12cb4:	ldr	r0, [sp]
   12cb8:	movw	r1, #0
   12cbc:	cmp	r0, r1
   12cc0:	beq	12cd0 <emit_test@@Base+0x4a4>
   12cc4:	ldr	r0, [sp]
   12cc8:	movw	r1, #0
   12ccc:	str	r1, [r0]
   12cd0:	movw	r0, #0
   12cd4:	str	r0, [sp, #8]
   12cd8:	ldr	r0, [sp, #8]
   12cdc:	add	sp, sp, #12
   12ce0:	bx	lr
   12ce4:	sub	sp, sp, #4
   12ce8:	str	r0, [sp]
   12cec:	ldr	r0, [sp]
   12cf0:	ldr	r0, [r0, #24]
   12cf4:	add	sp, sp, #4
   12cf8:	bx	lr
   12cfc:	push	{fp, lr}
   12d00:	mov	fp, sp
   12d04:	sub	sp, sp, #48	; 0x30
   12d08:	str	r0, [fp, #-4]
   12d0c:	str	r1, [fp, #-8]
   12d10:	str	r2, [fp, #-12]
   12d14:	str	r3, [fp, #-16]
   12d18:	ldr	r0, [fp, #-8]
   12d1c:	str	r0, [sp, #4]
   12d20:	ldr	r0, [fp, #-4]
   12d24:	movw	r1, #0
   12d28:	cmp	r0, r1
   12d2c:	beq	12d44 <emit_test@@Base+0x518>
   12d30:	ldr	r0, [pc, #412]	; 12ed4 <emit_test@@Base+0x6a8>
   12d34:	add	r1, pc, r0
   12d38:	ldr	r0, [fp, #-16]
   12d3c:	ldr	r2, [fp, #-4]
   12d40:	bl	12400 <fprintf@plt>
   12d44:	movw	r0, #0
   12d48:	str	r0, [fp, #-20]	; 0xffffffec
   12d4c:	ldr	r0, [fp, #-20]	; 0xffffffec
   12d50:	ldr	r1, [fp, #-12]
   12d54:	cmp	r0, r1
   12d58:	bcs	12e84 <emit_test@@Base+0x658>
   12d5c:	ldr	r0, [fp, #-20]	; 0xffffffec
   12d60:	and	r0, r0, #15
   12d64:	cmp	r0, #0
   12d68:	bne	12da4 <emit_test@@Base+0x578>
   12d6c:	ldr	r0, [fp, #-20]	; 0xffffffec
   12d70:	cmp	r0, #0
   12d74:	beq	12d8c <emit_test@@Base+0x560>
   12d78:	ldr	r0, [pc, #356]	; 12ee4 <emit_test@@Base+0x6b8>
   12d7c:	add	r1, pc, r0
   12d80:	add	r2, sp, #11
   12d84:	ldr	r0, [fp, #-16]
   12d88:	bl	12400 <fprintf@plt>
   12d8c:	ldr	r0, [pc, #340]	; 12ee8 <emit_test@@Base+0x6bc>
   12d90:	add	r1, pc, r0
   12d94:	ldr	r0, [fp, #-16]
   12d98:	ldr	r2, [fp, #-20]	; 0xffffffec
   12d9c:	bl	12400 <fprintf@plt>
   12da0:	b	12dc8 <emit_test@@Base+0x59c>
   12da4:	ldr	r0, [fp, #-20]	; 0xffffffec
   12da8:	and	r0, r0, #7
   12dac:	cmp	r0, #0
   12db0:	bne	12dc4 <emit_test@@Base+0x598>
   12db4:	ldr	r0, [pc, #292]	; 12ee0 <emit_test@@Base+0x6b4>
   12db8:	add	r1, pc, r0
   12dbc:	ldr	r0, [fp, #-16]
   12dc0:	bl	12400 <fprintf@plt>
   12dc4:	b	12dc8 <emit_test@@Base+0x59c>
   12dc8:	ldr	r0, [pc, #284]	; 12eec <emit_test@@Base+0x6c0>
   12dcc:	add	r1, pc, r0
   12dd0:	ldr	r0, [fp, #-16]
   12dd4:	ldr	r2, [sp, #4]
   12dd8:	ldr	r3, [fp, #-20]	; 0xffffffec
   12ddc:	add	r2, r2, r3
   12de0:	ldrb	r2, [r2]
   12de4:	bl	12400 <fprintf@plt>
   12de8:	ldr	r1, [sp, #4]
   12dec:	ldr	r2, [fp, #-20]	; 0xffffffec
   12df0:	add	r1, r1, r2
   12df4:	ldrb	r1, [r1]
   12df8:	cmp	r1, #32
   12dfc:	blt	12e18 <emit_test@@Base+0x5ec>
   12e00:	ldr	r0, [sp, #4]
   12e04:	ldr	r1, [fp, #-20]	; 0xffffffec
   12e08:	add	r0, r0, r1
   12e0c:	ldrb	r0, [r0]
   12e10:	cmp	r0, #126	; 0x7e
   12e14:	ble	12e34 <emit_test@@Base+0x608>
   12e18:	ldr	r0, [fp, #-20]	; 0xffffffec
   12e1c:	and	r0, r0, #15
   12e20:	add	r1, sp, #11
   12e24:	add	r0, r1, r0
   12e28:	movw	r1, #46	; 0x2e
   12e2c:	strb	r1, [r0]
   12e30:	b	12e58 <emit_test@@Base+0x62c>
   12e34:	ldr	r0, [sp, #4]
   12e38:	ldr	r1, [fp, #-20]	; 0xffffffec
   12e3c:	add	r0, r0, r1
   12e40:	ldrb	r0, [r0]
   12e44:	ldr	r1, [fp, #-20]	; 0xffffffec
   12e48:	and	r1, r1, #15
   12e4c:	add	r2, sp, #11
   12e50:	add	r1, r2, r1
   12e54:	strb	r0, [r1]
   12e58:	ldr	r0, [fp, #-20]	; 0xffffffec
   12e5c:	and	r0, r0, #15
   12e60:	add	r0, r0, #1
   12e64:	add	r1, sp, #11
   12e68:	add	r0, r1, r0
   12e6c:	movw	r1, #0
   12e70:	strb	r1, [r0]
   12e74:	ldr	r0, [fp, #-20]	; 0xffffffec
   12e78:	add	r0, r0, #1
   12e7c:	str	r0, [fp, #-20]	; 0xffffffec
   12e80:	b	12d4c <emit_test@@Base+0x520>
   12e84:	b	12e88 <emit_test@@Base+0x65c>
   12e88:	ldr	r0, [fp, #-20]	; 0xffffffec
   12e8c:	and	r0, r0, #15
   12e90:	cmp	r0, #0
   12e94:	beq	12eb8 <emit_test@@Base+0x68c>
   12e98:	ldr	r0, [pc, #60]	; 12edc <emit_test@@Base+0x6b0>
   12e9c:	add	r1, pc, r0
   12ea0:	ldr	r0, [fp, #-16]
   12ea4:	bl	12400 <fprintf@plt>
   12ea8:	ldr	r1, [fp, #-20]	; 0xffffffec
   12eac:	add	r1, r1, #1
   12eb0:	str	r1, [fp, #-20]	; 0xffffffec
   12eb4:	b	12e88 <emit_test@@Base+0x65c>
   12eb8:	ldr	r0, [pc, #24]	; 12ed8 <emit_test@@Base+0x6ac>
   12ebc:	add	r1, pc, r0
   12ec0:	add	r2, sp, #11
   12ec4:	ldr	r0, [fp, #-16]
   12ec8:	bl	12400 <fprintf@plt>
   12ecc:	mov	sp, fp
   12ed0:	pop	{fp, pc}
   12ed4:	ldrdeq	r7, [r0], -r9
   12ed8:	andeq	r7, r0, r6, asr r8
   12edc:	andeq	r7, r0, sl, lsl #17
   12ee0:	andeq	r7, r0, r0, ror r9
   12ee4:	muleq	r0, r6, r9
   12ee8:	andeq	r7, r0, r8, lsl #19
   12eec:	andeq	r7, r0, r4, asr r9
   12ef0:	push	{fp, lr}
   12ef4:	mov	fp, sp
   12ef8:	sub	sp, sp, #16
   12efc:	str	r0, [fp, #-4]
   12f00:	movw	r0, #0
   12f04:	str	r0, [sp, #8]
   12f08:	ldr	r1, [fp, #-4]
   12f0c:	cmp	r1, r0
   12f10:	beq	12f28 <emit_test@@Base+0x6fc>
   12f14:	ldr	r0, [fp, #-4]
   12f18:	ldr	r1, [sp, #8]
   12f1c:	bl	136f0 <main@@Base+0x3f8>
   12f20:	cmp	r0, #0
   12f24:	bne	12f34 <emit_test@@Base+0x708>
   12f28:	movw	r0, #0
   12f2c:	str	r0, [sp, #4]
   12f30:	b	12f54 <emit_test@@Base+0x728>
   12f34:	ldr	r0, [fp, #-4]
   12f38:	ldr	r1, [fp, #-4]
   12f3c:	str	r0, [sp]
   12f40:	mov	r0, r1
   12f44:	bl	1379c <main@@Base+0x4a4>
   12f48:	ldr	r1, [sp]
   12f4c:	add	r0, r1, r0
   12f50:	str	r0, [sp, #4]
   12f54:	ldr	r0, [sp, #4]
   12f58:	mov	sp, fp
   12f5c:	pop	{fp, pc}
   12f60:	push	{fp, lr}
   12f64:	mov	fp, sp
   12f68:	sub	sp, sp, #32
   12f6c:	str	r0, [fp, #-4]
   12f70:	movw	r0, #0
   12f74:	strh	r0, [fp, #-6]
   12f78:	ldr	r0, [fp, #-4]
   12f7c:	movw	r1, #0
   12f80:	cmp	r0, r1
   12f84:	beq	12f90 <emit_test@@Base+0x764>
   12f88:	b	12f8c <emit_test@@Base+0x760>
   12f8c:	b	12fb0 <emit_test@@Base+0x784>
   12f90:	ldr	r0, [pc, #196]	; 1305c <emit_test@@Base+0x830>
   12f94:	add	r0, pc, r0
   12f98:	ldr	r1, [pc, #192]	; 13060 <emit_test@@Base+0x834>
   12f9c:	add	r1, pc, r1
   12fa0:	ldr	r2, [pc, #188]	; 13064 <emit_test@@Base+0x838>
   12fa4:	add	r3, pc, r2
   12fa8:	movw	r2, #41	; 0x29
   12fac:	bl	12448 <__assert_fail@plt>
   12fb0:	mov	r0, #0
   12fb4:	strh	r0, [fp, #-8]
   12fb8:	ldr	r0, [fp, #-4]
   12fbc:	str	r0, [sp, #16]
   12fc0:	bl	13820 <main@@Base+0x528>
   12fc4:	ldr	r1, [sp, #16]
   12fc8:	sub	r0, r1, r0
   12fcc:	str	r0, [fp, #-12]
   12fd0:	ldr	r0, [fp, #-12]
   12fd4:	bl	13844 <main@@Base+0x54c>
   12fd8:	ldrh	r1, [fp, #-8]
   12fdc:	add	r1, r1, #3
   12fe0:	lsl	r1, r1, #1
   12fe4:	cmp	r0, r1
   12fe8:	bcc	13004 <emit_test@@Base+0x7d8>
   12fec:	ldr	r0, [fp, #-12]
   12ff0:	ldrh	r1, [fp, #-8]
   12ff4:	add	r0, r0, r1, lsl #1
   12ff8:	add	r0, r0, #4
   12ffc:	bl	13844 <main@@Base+0x54c>
   13000:	strh	r0, [fp, #-6]
   13004:	ldrh	r0, [fp, #-6]
   13008:	cmp	r0, #0
   1300c:	beq	1302c <emit_test@@Base+0x800>
   13010:	ldr	r0, [fp, #-4]
   13014:	ldrh	r1, [fp, #-6]
   13018:	add	r0, r0, r1
   1301c:	bl	1386c <main@@Base+0x574>
   13020:	str	r0, [sp, #12]
   13024:	str	r1, [sp, #8]
   13028:	b	13040 <emit_test@@Base+0x814>
   1302c:	mov	r0, #0
   13030:	mov	r1, r0
   13034:	str	r1, [sp, #12]
   13038:	str	r0, [sp, #8]
   1303c:	b	13040 <emit_test@@Base+0x814>
   13040:	ldr	r0, [sp, #8]
   13044:	ldr	r1, [sp, #12]
   13048:	str	r0, [sp, #4]
   1304c:	mov	r0, r1
   13050:	ldr	r1, [sp, #4]
   13054:	mov	sp, fp
   13058:	pop	{fp, pc}
   1305c:			; <UNDEFINED> instruction: 0x000077b0
   13060:	andeq	r7, r0, lr, asr #15
   13064:	andeq	r7, r0, r9, lsr r8
   13068:	push	{fp, lr}
   1306c:	mov	fp, sp
   13070:	sub	sp, sp, #24
   13074:	str	r0, [fp, #-4]
   13078:	movw	r0, #0
   1307c:	strh	r0, [fp, #-6]
   13080:	ldr	r0, [fp, #-4]
   13084:	movw	r1, #0
   13088:	cmp	r0, r1
   1308c:	beq	13098 <emit_test@@Base+0x86c>
   13090:	b	13094 <emit_test@@Base+0x868>
   13094:	b	130b8 <emit_test@@Base+0x88c>
   13098:	ldr	r0, [pc, #176]	; 13150 <emit_test@@Base+0x924>
   1309c:	add	r0, pc, r0
   130a0:	ldr	r1, [pc, #172]	; 13154 <emit_test@@Base+0x928>
   130a4:	add	r1, pc, r1
   130a8:	ldr	r2, [pc, #168]	; 13158 <emit_test@@Base+0x92c>
   130ac:	add	r3, pc, r2
   130b0:	movw	r2, #42	; 0x2a
   130b4:	bl	12448 <__assert_fail@plt>
   130b8:	mov	r0, #1
   130bc:	strh	r0, [fp, #-8]
   130c0:	ldr	r0, [fp, #-4]
   130c4:	str	r0, [sp, #8]
   130c8:	bl	13820 <main@@Base+0x528>
   130cc:	ldr	r1, [sp, #8]
   130d0:	sub	r0, r1, r0
   130d4:	str	r0, [sp, #12]
   130d8:	ldr	r0, [sp, #12]
   130dc:	bl	13844 <main@@Base+0x54c>
   130e0:	ldrh	r1, [fp, #-8]
   130e4:	add	r1, r1, #3
   130e8:	lsl	r1, r1, #1
   130ec:	cmp	r0, r1
   130f0:	bcc	1310c <emit_test@@Base+0x8e0>
   130f4:	ldr	r0, [sp, #12]
   130f8:	ldrh	r1, [fp, #-8]
   130fc:	add	r0, r0, r1, lsl #1
   13100:	add	r0, r0, #4
   13104:	bl	13844 <main@@Base+0x54c>
   13108:	strh	r0, [fp, #-6]
   1310c:	ldrh	r0, [fp, #-6]
   13110:	cmp	r0, #0
   13114:	beq	13134 <emit_test@@Base+0x908>
   13118:	ldr	r0, [fp, #-4]
   1311c:	ldrh	r1, [fp, #-6]
   13120:	add	r0, r0, r1
   13124:	bl	138e4 <main@@Base+0x5ec>
   13128:	and	r0, r0, #255	; 0xff
   1312c:	str	r0, [sp, #4]
   13130:	b	13140 <emit_test@@Base+0x914>
   13134:	movw	r0, #0
   13138:	str	r0, [sp, #4]
   1313c:	b	13140 <emit_test@@Base+0x914>
   13140:	ldr	r0, [sp, #4]
   13144:	and	r0, r0, #255	; 0xff
   13148:	mov	sp, fp
   1314c:	pop	{fp, pc}
   13150:	andeq	r7, r0, r8, lsr #13
   13154:	andeq	r7, r0, r6, asr #13
   13158:	andeq	r7, r0, r1, asr r7
   1315c:	push	{fp, lr}
   13160:	mov	fp, sp
   13164:	sub	sp, sp, #8
   13168:	str	r0, [sp, #4]
   1316c:	ldr	r0, [sp, #4]
   13170:	bl	13920 <main@@Base+0x628>
   13174:	mov	sp, fp
   13178:	pop	{fp, pc}
   1317c:	push	{fp, lr}
   13180:	mov	fp, sp
   13184:	sub	sp, sp, #32
   13188:	str	r0, [fp, #-8]
   1318c:	movw	r0, #0
   13190:	strh	r0, [fp, #-14]
   13194:	ldr	r0, [fp, #-8]
   13198:	movw	r1, #0
   1319c:	cmp	r0, r1
   131a0:	beq	131ac <emit_test@@Base+0x980>
   131a4:	b	131a8 <emit_test@@Base+0x97c>
   131a8:	b	131cc <emit_test@@Base+0x9a0>
   131ac:	ldr	r0, [pc, #196]	; 13278 <emit_test@@Base+0xa4c>
   131b0:	add	r0, pc, r0
   131b4:	ldr	r1, [pc, #192]	; 1327c <emit_test@@Base+0xa50>
   131b8:	add	r1, pc, r1
   131bc:	ldr	r2, [pc, #188]	; 13280 <emit_test@@Base+0xa54>
   131c0:	add	r3, pc, r2
   131c4:	movw	r2, #43	; 0x2b
   131c8:	bl	12448 <__assert_fail@plt>
   131cc:	mov	r0, #2
   131d0:	strh	r0, [sp, #16]
   131d4:	ldr	r0, [fp, #-8]
   131d8:	str	r0, [sp, #8]
   131dc:	bl	13820 <main@@Base+0x528>
   131e0:	ldr	r1, [sp, #8]
   131e4:	sub	r0, r1, r0
   131e8:	str	r0, [sp, #12]
   131ec:	ldr	r0, [sp, #12]
   131f0:	bl	13844 <main@@Base+0x54c>
   131f4:	ldrh	r1, [sp, #16]
   131f8:	add	r1, r1, #3
   131fc:	lsl	r1, r1, #1
   13200:	cmp	r0, r1
   13204:	bcc	13220 <emit_test@@Base+0x9f4>
   13208:	ldr	r0, [sp, #12]
   1320c:	ldrh	r1, [sp, #16]
   13210:	add	r0, r0, r1, lsl #1
   13214:	add	r0, r0, #4
   13218:	bl	13844 <main@@Base+0x54c>
   1321c:	strh	r0, [fp, #-14]
   13220:	ldrsh	r0, [fp, #-14]
   13224:	cmp	r0, #0
   13228:	beq	13264 <emit_test@@Base+0xa38>
   1322c:	ldr	r0, [fp, #-8]
   13230:	ldrh	r1, [fp, #-14]
   13234:	add	r0, r0, r1
   13238:	str	r0, [fp, #-12]
   1323c:	ldr	r0, [fp, #-12]
   13240:	add	r0, r0, #4
   13244:	ldr	r1, [fp, #-12]
   13248:	str	r0, [sp, #4]
   1324c:	mov	r0, r1
   13250:	bl	1379c <main@@Base+0x4a4>
   13254:	ldr	r1, [sp, #4]
   13258:	add	r0, r1, r0
   1325c:	str	r0, [fp, #-4]
   13260:	b	1326c <emit_test@@Base+0xa40>
   13264:	movw	r0, #0
   13268:	str	r0, [fp, #-4]
   1326c:	ldr	r0, [fp, #-4]
   13270:	mov	sp, fp
   13274:	pop	{fp, pc}
   13278:	muleq	r0, r4, r5
   1327c:			; <UNDEFINED> instruction: 0x000075b2
   13280:	andeq	r7, r0, pc, asr r6
   13284:	push	{fp, lr}
   13288:	mov	fp, sp
   1328c:	sub	sp, sp, #8
   13290:	str	r0, [sp, #4]
   13294:	str	r1, [sp]
   13298:	ldr	r0, [sp, #4]
   1329c:	bl	13920 <main@@Base+0x628>
   132a0:	ldr	r1, [sp]
   132a4:	cmp	r0, r1
   132a8:	bls	132b4 <emit_test@@Base+0xa88>
   132ac:	b	132b0 <emit_test@@Base+0xa84>
   132b0:	b	132d4 <emit_test@@Base+0xaa8>
   132b4:	ldr	r0, [pc, #48]	; 132ec <emit_test@@Base+0xac0>
   132b8:	add	r0, pc, r0
   132bc:	ldr	r1, [pc, #44]	; 132f0 <emit_test@@Base+0xac4>
   132c0:	add	r1, pc, r1
   132c4:	ldr	r2, [pc, #40]	; 132f4 <emit_test@@Base+0xac8>
   132c8:	add	r3, pc, r2
   132cc:	movw	r2, #403	; 0x193
   132d0:	bl	12448 <__assert_fail@plt>
   132d4:	ldr	r0, [sp, #4]
   132d8:	ldr	r1, [sp]
   132dc:	add	r0, r0, r1, lsl #2
   132e0:	bl	13970 <main@@Base+0x678>
   132e4:	mov	sp, fp
   132e8:	pop	{fp, pc}
   132ec:	andeq	r7, r0, sp, lsr #11
   132f0:	ldrdeq	r7, [r0], -ip
   132f4:	andeq	r7, r0, r0, asr r6

000132f8 <main@@Base>:
   132f8:	push	{fp, lr}
   132fc:	mov	fp, sp
   13300:	sub	sp, sp, #16
   13304:	movw	r2, #0
   13308:	str	r2, [fp, #-4]
   1330c:	str	r0, [sp, #8]
   13310:	str	r1, [sp, #4]
   13314:	str	r2, [sp]
   13318:	bl	12660 <debug_test@@Base>
   1331c:	ldr	r1, [sp]
   13320:	orr	r0, r1, r0
   13324:	str	r0, [sp]
   13328:	bl	1282c <emit_test@@Base>
   1332c:	ldr	r1, [sp]
   13330:	orr	r0, r1, r0
   13334:	str	r0, [sp]
   13338:	ldr	r0, [sp]
   1333c:	mov	sp, fp
   13340:	pop	{fp, pc}
   13344:	push	{fp, lr}
   13348:	mov	fp, sp
   1334c:	sub	sp, sp, #8
   13350:	str	r0, [sp, #4]
   13354:	str	r1, [sp]
   13358:	ldr	r0, [sp, #4]
   1335c:	ldr	r1, [sp]
   13360:	movw	r2, #0
   13364:	uxth	r2, r2
   13368:	movw	r3, #0
   1336c:	bl	14e14 <flatcc_builder_start_buffer@@Base>
   13370:	mov	sp, fp
   13374:	pop	{fp, pc}
   13378:	push	{fp, lr}
   1337c:	mov	fp, sp
   13380:	sub	sp, sp, #8
   13384:	str	r0, [sp, #4]
   13388:	str	r1, [sp]
   1338c:	ldr	r0, [sp, #4]
   13390:	ldr	r1, [sp]
   13394:	bl	15158 <flatcc_builder_end_buffer@@Base>
   13398:	mov	sp, fp
   1339c:	pop	{fp, pc}
   133a0:	push	{fp, lr}
   133a4:	mov	fp, sp
   133a8:	sub	sp, sp, #24
   133ac:	ldr	r1, [fp, #12]
   133b0:	ldr	ip, [fp, #8]
   133b4:	str	r0, [fp, #-8]
   133b8:	str	r3, [sp, #12]
   133bc:	str	r2, [sp, #8]
   133c0:	strb	ip, [sp, #7]
   133c4:	ldr	r0, [fp, #-8]
   133c8:	str	r1, [sp]
   133cc:	bl	1343c <main@@Base+0x144>
   133d0:	cmp	r0, #0
   133d4:	bne	13418 <main@@Base+0x120>
   133d8:	ldr	r0, [fp, #-8]
   133dc:	ldr	r2, [sp, #8]
   133e0:	ldr	r3, [sp, #12]
   133e4:	bl	13460 <main@@Base+0x168>
   133e8:	cmp	r0, #0
   133ec:	bne	13418 <main@@Base+0x120>
   133f0:	ldr	r0, [fp, #-8]
   133f4:	ldr	r1, [fp, #12]
   133f8:	bl	134f4 <main@@Base+0x1fc>
   133fc:	cmp	r0, #0
   13400:	bne	13418 <main@@Base+0x120>
   13404:	ldr	r0, [fp, #-8]
   13408:	ldrb	r1, [sp, #7]
   1340c:	bl	13560 <main@@Base+0x268>
   13410:	cmp	r0, #0
   13414:	beq	13424 <main@@Base+0x12c>
   13418:	movw	r0, #0
   1341c:	str	r0, [fp, #-4]
   13420:	b	13430 <main@@Base+0x138>
   13424:	ldr	r0, [fp, #-8]
   13428:	bl	135e4 <main@@Base+0x2ec>
   1342c:	str	r0, [fp, #-4]
   13430:	ldr	r0, [fp, #-4]
   13434:	mov	sp, fp
   13438:	pop	{fp, pc}
   1343c:	push	{fp, lr}
   13440:	mov	fp, sp
   13444:	sub	sp, sp, #8
   13448:	str	r0, [sp, #4]
   1344c:	ldr	r0, [sp, #4]
   13450:	movw	r1, #3
   13454:	bl	1653c <flatcc_builder_start_table@@Base>
   13458:	mov	sp, fp
   1345c:	pop	{fp, pc}
   13460:	push	{fp, lr}
   13464:	mov	fp, sp
   13468:	sub	sp, sp, #24
   1346c:	str	r0, [fp, #-8]
   13470:	str	r3, [sp, #12]
   13474:	str	r2, [sp, #8]
   13478:	ldr	r0, [sp, #8]
   1347c:	ldr	r1, [sp, #12]
   13480:	orr	r0, r0, r1
   13484:	cmp	r0, #0
   13488:	bne	1349c <main@@Base+0x1a4>
   1348c:	b	13490 <main@@Base+0x198>
   13490:	movw	r0, #0
   13494:	str	r0, [fp, #-4]
   13498:	b	134e8 <main@@Base+0x1f0>
   1349c:	ldr	r0, [fp, #-8]
   134a0:	movw	r1, #0
   134a4:	movw	r2, #8
   134a8:	movw	r3, #8
   134ac:	uxth	r3, r3
   134b0:	bl	17de0 <flatcc_builder_table_add@@Base>
   134b4:	str	r0, [sp, #4]
   134b8:	movw	r1, #0
   134bc:	cmp	r0, r1
   134c0:	bne	134d0 <main@@Base+0x1d8>
   134c4:	mvn	r0, #0
   134c8:	str	r0, [fp, #-4]
   134cc:	b	134e8 <main@@Base+0x1f0>
   134d0:	ldr	r0, [sp, #4]
   134d4:	ldr	r2, [sp, #8]
   134d8:	ldr	r3, [sp, #12]
   134dc:	bl	13654 <main@@Base+0x35c>
   134e0:	movw	r1, #0
   134e4:	str	r1, [fp, #-4]
   134e8:	ldr	r0, [fp, #-4]
   134ec:	mov	sp, fp
   134f0:	pop	{fp, pc}
   134f4:	push	{fp, lr}
   134f8:	mov	fp, sp
   134fc:	sub	sp, sp, #16
   13500:	str	r0, [fp, #-4]
   13504:	str	r1, [sp, #8]
   13508:	ldr	r0, [sp, #8]
   1350c:	cmp	r0, #0
   13510:	beq	13548 <main@@Base+0x250>
   13514:	ldr	r0, [fp, #-4]
   13518:	movw	r1, #2
   1351c:	bl	17cb0 <flatcc_builder_table_add_offset@@Base>
   13520:	str	r0, [sp, #4]
   13524:	movw	r1, #0
   13528:	cmp	r0, r1
   1352c:	beq	13548 <main@@Base+0x250>
   13530:	ldr	r0, [sp, #8]
   13534:	ldr	r1, [sp, #4]
   13538:	str	r0, [r1]
   1353c:	movw	r0, #0
   13540:	str	r0, [sp]
   13544:	b	13554 <main@@Base+0x25c>
   13548:	mvn	r0, #0
   1354c:	str	r0, [sp]
   13550:	b	13554 <main@@Base+0x25c>
   13554:	ldr	r0, [sp]
   13558:	mov	sp, fp
   1355c:	pop	{fp, pc}
   13560:	push	{fp, lr}
   13564:	mov	fp, sp
   13568:	sub	sp, sp, #24
   1356c:	str	r0, [fp, #-8]
   13570:	strb	r1, [fp, #-9]
   13574:	ldrb	r0, [fp, #-9]
   13578:	cmp	r0, #0
   1357c:	bne	1358c <main@@Base+0x294>
   13580:	movw	r0, #0
   13584:	str	r0, [fp, #-4]
   13588:	b	135d8 <main@@Base+0x2e0>
   1358c:	ldr	r0, [fp, #-8]
   13590:	movw	r1, #1
   13594:	str	r1, [sp, #4]
   13598:	ldr	r2, [sp, #4]
   1359c:	movw	r3, #1
   135a0:	uxth	r3, r3
   135a4:	bl	17de0 <flatcc_builder_table_add@@Base>
   135a8:	str	r0, [sp, #8]
   135ac:	movw	r1, #0
   135b0:	cmp	r0, r1
   135b4:	bne	135c4 <main@@Base+0x2cc>
   135b8:	mvn	r0, #0
   135bc:	str	r0, [fp, #-4]
   135c0:	b	135d8 <main@@Base+0x2e0>
   135c4:	ldr	r0, [sp, #8]
   135c8:	ldrb	r1, [fp, #-9]
   135cc:	bl	136ac <main@@Base+0x3b4>
   135d0:	movw	r1, #0
   135d4:	str	r1, [fp, #-4]
   135d8:	ldr	r0, [fp, #-4]
   135dc:	mov	sp, fp
   135e0:	pop	{fp, pc}
   135e4:	push	{fp, lr}
   135e8:	mov	fp, sp
   135ec:	sub	sp, sp, #8
   135f0:	ldr	r1, [pc, #76]	; 13644 <main@@Base+0x34c>
   135f4:	add	r1, pc, r1
   135f8:	str	r0, [sp, #4]
   135fc:	ldr	r0, [sp, #4]
   13600:	movw	r2, #0
   13604:	bl	170b4 <flatcc_builder_check_required@@Base>
   13608:	cmp	r0, #0
   1360c:	beq	13614 <main@@Base+0x31c>
   13610:	b	13634 <main@@Base+0x33c>
   13614:	ldr	r0, [pc, #44]	; 13648 <main@@Base+0x350>
   13618:	add	r0, pc, r0
   1361c:	ldr	r1, [pc, #40]	; 1364c <main@@Base+0x354>
   13620:	add	r1, pc, r1
   13624:	ldr	r2, [pc, #36]	; 13650 <main@@Base+0x358>
   13628:	add	r3, pc, r2
   1362c:	movw	r2, #21
   13630:	bl	12448 <__assert_fail@plt>
   13634:	ldr	r0, [sp, #4]
   13638:	bl	171a4 <flatcc_builder_end_table@@Base>
   1363c:	mov	sp, fp
   13640:	pop	{fp, pc}
   13644:	andeq	r7, r0, r0, lsr #7
   13648:	andeq	r6, r0, r8, ror #31
   1364c:	andeq	r7, r0, ip, asr #32
   13650:	strheq	r7, [r0], -r8
   13654:	push	{fp, lr}
   13658:	mov	fp, sp
   1365c:	sub	sp, sp, #16
   13660:	str	r0, [fp, #-4]
   13664:	str	r3, [sp, #4]
   13668:	str	r2, [sp]
   1366c:	ldr	r0, [sp]
   13670:	ldr	r1, [sp, #4]
   13674:	bl	13690 <main@@Base+0x398>
   13678:	ldr	r2, [fp, #-4]
   1367c:	str	r1, [r2, #4]
   13680:	str	r0, [r2]
   13684:	ldr	r0, [fp, #-4]
   13688:	mov	sp, fp
   1368c:	pop	{fp, pc}
   13690:	sub	sp, sp, #8
   13694:	str	r0, [sp]
   13698:	str	r1, [sp, #4]
   1369c:	ldr	r0, [sp]
   136a0:	ldr	r1, [sp, #4]
   136a4:	add	sp, sp, #8
   136a8:	bx	lr
   136ac:	push	{fp, lr}
   136b0:	mov	fp, sp
   136b4:	sub	sp, sp, #8
   136b8:	str	r0, [sp, #4]
   136bc:	strb	r1, [sp, #3]
   136c0:	ldrb	r0, [sp, #3]
   136c4:	bl	136dc <main@@Base+0x3e4>
   136c8:	ldr	r1, [sp, #4]
   136cc:	strb	r0, [r1]
   136d0:	ldr	r0, [sp, #4]
   136d4:	mov	sp, fp
   136d8:	pop	{fp, pc}
   136dc:	sub	sp, sp, #4
   136e0:	strb	r0, [sp, #3]
   136e4:	ldrb	r0, [sp, #3]
   136e8:	add	sp, sp, #4
   136ec:	bx	lr
   136f0:	push	{fp, lr}
   136f4:	mov	fp, sp
   136f8:	sub	sp, sp, #32
   136fc:	str	r0, [fp, #-8]
   13700:	str	r1, [fp, #-12]
   13704:	movw	r0, #0
   13708:	str	r0, [sp, #12]
   1370c:	ldr	r1, [fp, #-12]
   13710:	cmp	r1, r0
   13714:	bne	13724 <main@@Base+0x42c>
   13718:	movw	r0, #1
   1371c:	str	r0, [fp, #-4]
   13720:	b	13790 <main@@Base+0x498>
   13724:	add	r0, sp, #12
   13728:	ldr	r1, [fp, #-12]
   1372c:	movw	r2, #4
   13730:	bl	12424 <strncpy@plt>
   13734:	ldr	r1, [sp, #12]
   13738:	str	r0, [sp, #8]
   1373c:	mov	r0, r1
   13740:	bl	137c0 <main@@Base+0x4c8>
   13744:	str	r0, [sp, #12]
   13748:	ldr	r0, [fp, #-8]
   1374c:	add	r0, r0, #4
   13750:	bl	137d4 <main@@Base+0x4dc>
   13754:	str	r0, [sp, #16]
   13758:	ldr	r0, [sp, #12]
   1375c:	cmp	r0, #0
   13760:	movw	r0, #1
   13764:	str	r0, [sp, #4]
   13768:	beq	13784 <main@@Base+0x48c>
   1376c:	ldr	r0, [sp, #16]
   13770:	ldr	r1, [sp, #12]
   13774:	cmp	r0, r1
   13778:	movw	r0, #0
   1377c:	moveq	r0, #1
   13780:	str	r0, [sp, #4]
   13784:	ldr	r0, [sp, #4]
   13788:	and	r0, r0, #1
   1378c:	str	r0, [fp, #-4]
   13790:	ldr	r0, [fp, #-4]
   13794:	mov	sp, fp
   13798:	pop	{fp, pc}
   1379c:	push	{fp, lr}
   137a0:	mov	fp, sp
   137a4:	sub	sp, sp, #8
   137a8:	str	r0, [sp, #4]
   137ac:	ldr	r0, [sp, #4]
   137b0:	ldr	r0, [r0]
   137b4:	bl	1380c <main@@Base+0x514>
   137b8:	mov	sp, fp
   137bc:	pop	{fp, pc}
   137c0:	sub	sp, sp, #4
   137c4:	str	r0, [sp]
   137c8:	ldr	r0, [sp]
   137cc:	add	sp, sp, #4
   137d0:	bx	lr
   137d4:	push	{fp, lr}
   137d8:	mov	fp, sp
   137dc:	sub	sp, sp, #8
   137e0:	str	r0, [sp, #4]
   137e4:	ldr	r0, [sp, #4]
   137e8:	ldr	r0, [r0]
   137ec:	bl	137f8 <main@@Base+0x500>
   137f0:	mov	sp, fp
   137f4:	pop	{fp, pc}
   137f8:	sub	sp, sp, #4
   137fc:	str	r0, [sp]
   13800:	ldr	r0, [sp]
   13804:	add	sp, sp, #4
   13808:	bx	lr
   1380c:	sub	sp, sp, #4
   13810:	str	r0, [sp]
   13814:	ldr	r0, [sp]
   13818:	add	sp, sp, #4
   1381c:	bx	lr
   13820:	push	{fp, lr}
   13824:	mov	fp, sp
   13828:	sub	sp, sp, #8
   1382c:	str	r0, [sp, #4]
   13830:	ldr	r0, [sp, #4]
   13834:	ldr	r0, [r0]
   13838:	bl	138a0 <main@@Base+0x5a8>
   1383c:	mov	sp, fp
   13840:	pop	{fp, pc}
   13844:	push	{fp, lr}
   13848:	mov	fp, sp
   1384c:	sub	sp, sp, #8
   13850:	str	r0, [sp, #4]
   13854:	ldr	r0, [sp, #4]
   13858:	ldrh	r0, [r0]
   1385c:	bl	138b4 <main@@Base+0x5bc>
   13860:	uxth	r0, r0
   13864:	mov	sp, fp
   13868:	pop	{fp, pc}
   1386c:	push	{fp, lr}
   13870:	mov	fp, sp
   13874:	sub	sp, sp, #8
   13878:	str	r0, [sp, #4]
   1387c:	ldr	r0, [sp, #4]
   13880:	ldr	r1, [r0]
   13884:	ldr	r0, [r0, #4]
   13888:	str	r0, [sp]
   1388c:	mov	r0, r1
   13890:	ldr	r1, [sp]
   13894:	bl	138c8 <main@@Base+0x5d0>
   13898:	mov	sp, fp
   1389c:	pop	{fp, pc}
   138a0:	sub	sp, sp, #4
   138a4:	str	r0, [sp]
   138a8:	ldr	r0, [sp]
   138ac:	add	sp, sp, #4
   138b0:	bx	lr
   138b4:	sub	sp, sp, #4
   138b8:	strh	r0, [sp, #2]
   138bc:	ldrh	r0, [sp, #2]
   138c0:	add	sp, sp, #4
   138c4:	bx	lr
   138c8:	sub	sp, sp, #8
   138cc:	str	r0, [sp]
   138d0:	str	r1, [sp, #4]
   138d4:	ldr	r0, [sp]
   138d8:	ldr	r1, [sp, #4]
   138dc:	add	sp, sp, #8
   138e0:	bx	lr
   138e4:	push	{fp, lr}
   138e8:	mov	fp, sp
   138ec:	sub	sp, sp, #8
   138f0:	str	r0, [sp, #4]
   138f4:	ldr	r0, [sp, #4]
   138f8:	ldrb	r0, [r0]
   138fc:	bl	1390c <main@@Base+0x614>
   13900:	and	r0, r0, #255	; 0xff
   13904:	mov	sp, fp
   13908:	pop	{fp, pc}
   1390c:	sub	sp, sp, #4
   13910:	strb	r0, [sp, #3]
   13914:	ldrb	r0, [sp, #3]
   13918:	add	sp, sp, #4
   1391c:	bx	lr
   13920:	push	{fp, lr}
   13924:	mov	fp, sp
   13928:	sub	sp, sp, #8
   1392c:	str	r0, [sp, #4]
   13930:	ldr	r0, [sp, #4]
   13934:	movw	r1, #0
   13938:	cmp	r0, r1
   1393c:	beq	13958 <main@@Base+0x660>
   13940:	ldr	r0, [sp, #4]
   13944:	mvn	r1, #3
   13948:	add	r0, r0, r1
   1394c:	bl	1379c <main@@Base+0x4a4>
   13950:	str	r0, [sp]
   13954:	b	13964 <main@@Base+0x66c>
   13958:	movw	r0, #0
   1395c:	str	r0, [sp]
   13960:	b	13964 <main@@Base+0x66c>
   13964:	ldr	r0, [sp]
   13968:	mov	sp, fp
   1396c:	pop	{fp, pc}
   13970:	push	{fp, lr}
   13974:	mov	fp, sp
   13978:	sub	sp, sp, #8
   1397c:	str	r0, [sp, #4]
   13980:	ldr	r0, [sp, #4]
   13984:	vldr	s0, [r0]
   13988:	bl	13994 <main@@Base+0x69c>
   1398c:	mov	sp, fp
   13990:	pop	{fp, pc}
   13994:	sub	sp, sp, #8
   13998:	vstr	s0, [sp, #4]
   1399c:	vldr	s0, [sp, #4]
   139a0:	vstr	s0, [sp]
   139a4:	ldr	r0, [sp]
   139a8:	str	r0, [sp]
   139ac:	vldr	s0, [sp]
   139b0:	add	sp, sp, #8
   139b4:	bx	lr

000139b8 <flatcc_builder_default_alloc@@Base>:
   139b8:	push	{fp, lr}
   139bc:	mov	fp, sp
   139c0:	sub	sp, sp, #32
   139c4:	ldr	ip, [fp, #8]
   139c8:	str	r0, [fp, #-8]
   139cc:	str	r1, [fp, #-12]
   139d0:	str	r2, [sp, #16]
   139d4:	str	r3, [sp, #12]
   139d8:	ldr	r0, [sp, #16]
   139dc:	cmp	r0, #0
   139e0:	bne	13a24 <flatcc_builder_default_alloc@@Base+0x6c>
   139e4:	ldr	r0, [fp, #-12]
   139e8:	ldr	r0, [r0]
   139ec:	movw	r1, #0
   139f0:	cmp	r0, r1
   139f4:	beq	13a18 <flatcc_builder_default_alloc@@Base+0x60>
   139f8:	ldr	r0, [fp, #-12]
   139fc:	ldr	r0, [r0]
   13a00:	bl	123a0 <free@plt>
   13a04:	ldr	r0, [fp, #-12]
   13a08:	movw	r1, #0
   13a0c:	str	r1, [r0]
   13a10:	ldr	r0, [fp, #-12]
   13a14:	str	r1, [r0, #4]
   13a18:	movw	r0, #0
   13a1c:	str	r0, [fp, #-4]
   13a20:	b	13b90 <flatcc_builder_default_alloc@@Base+0x1d8>
   13a24:	ldr	r0, [fp, #8]
   13a28:	sub	r0, r0, #1
   13a2c:	cmp	r0, #6
   13a30:	str	r0, [sp]
   13a34:	bhi	13a94 <flatcc_builder_default_alloc@@Base+0xdc>
   13a38:	add	r0, pc, #8
   13a3c:	ldr	r1, [sp]
   13a40:	ldr	r2, [r0, r1, lsl #2]
   13a44:	add	pc, r0, r2
   13a48:	andeq	r0, r0, ip, lsl r0
   13a4c:	andeq	r0, r0, ip, asr #32
   13a50:	andeq	r0, r0, ip, asr #32
   13a54:	andeq	r0, r0, r4, lsr r0
   13a58:	andeq	r0, r0, r8, lsr #32
   13a5c:	andeq	r0, r0, ip, asr #32
   13a60:	andeq	r0, r0, r0, asr #32
   13a64:	movw	r0, #256	; 0x100
   13a68:	str	r0, [sp, #4]
   13a6c:	b	13a9c <flatcc_builder_default_alloc@@Base+0xe4>
   13a70:	ldr	r0, [sp, #16]
   13a74:	str	r0, [sp, #4]
   13a78:	b	13a9c <flatcc_builder_default_alloc@@Base+0xe4>
   13a7c:	movw	r0, #288	; 0x120
   13a80:	str	r0, [sp, #4]
   13a84:	b	13a9c <flatcc_builder_default_alloc@@Base+0xe4>
   13a88:	movw	r0, #64	; 0x40
   13a8c:	str	r0, [sp, #4]
   13a90:	b	13a9c <flatcc_builder_default_alloc@@Base+0xe4>
   13a94:	movw	r0, #32
   13a98:	str	r0, [sp, #4]
   13a9c:	b	13aa0 <flatcc_builder_default_alloc@@Base+0xe8>
   13aa0:	ldr	r0, [sp, #4]
   13aa4:	ldr	r1, [sp, #16]
   13aa8:	cmp	r0, r1
   13aac:	bcs	13ac0 <flatcc_builder_default_alloc@@Base+0x108>
   13ab0:	ldr	r0, [sp, #4]
   13ab4:	lsl	r0, r0, #1
   13ab8:	str	r0, [sp, #4]
   13abc:	b	13aa0 <flatcc_builder_default_alloc@@Base+0xe8>
   13ac0:	ldr	r0, [sp, #16]
   13ac4:	ldr	r1, [fp, #-12]
   13ac8:	ldr	r1, [r1, #4]
   13acc:	cmp	r0, r1
   13ad0:	bhi	13af8 <flatcc_builder_default_alloc@@Base+0x140>
   13ad4:	ldr	r0, [fp, #-12]
   13ad8:	ldr	r0, [r0, #4]
   13adc:	lsr	r0, r0, #1
   13ae0:	ldr	r1, [sp, #4]
   13ae4:	cmp	r0, r1
   13ae8:	bcc	13af8 <flatcc_builder_default_alloc@@Base+0x140>
   13aec:	movw	r0, #0
   13af0:	str	r0, [fp, #-4]
   13af4:	b	13b90 <flatcc_builder_default_alloc@@Base+0x1d8>
   13af8:	ldr	r0, [fp, #-12]
   13afc:	ldr	r0, [r0]
   13b00:	ldr	r1, [sp, #4]
   13b04:	bl	123c4 <realloc@plt>
   13b08:	str	r0, [sp, #8]
   13b0c:	movw	r1, #0
   13b10:	cmp	r0, r1
   13b14:	bne	13b24 <flatcc_builder_default_alloc@@Base+0x16c>
   13b18:	mvn	r0, #0
   13b1c:	str	r0, [fp, #-4]
   13b20:	b	13b90 <flatcc_builder_default_alloc@@Base+0x1d8>
   13b24:	ldr	r0, [sp, #12]
   13b28:	cmp	r0, #0
   13b2c:	beq	13b70 <flatcc_builder_default_alloc@@Base+0x1b8>
   13b30:	ldr	r0, [fp, #-12]
   13b34:	ldr	r0, [r0, #4]
   13b38:	ldr	r1, [sp, #4]
   13b3c:	cmp	r0, r1
   13b40:	bcs	13b70 <flatcc_builder_default_alloc@@Base+0x1b8>
   13b44:	ldr	r0, [sp, #8]
   13b48:	ldr	r1, [fp, #-12]
   13b4c:	ldr	r1, [r1, #4]
   13b50:	add	r0, r0, r1
   13b54:	ldr	r1, [sp, #4]
   13b58:	ldr	r2, [fp, #-12]
   13b5c:	ldr	r2, [r2, #4]
   13b60:	sub	r2, r1, r2
   13b64:	movw	r1, #0
   13b68:	and	r1, r1, #255	; 0xff
   13b6c:	bl	12418 <memset@plt>
   13b70:	ldr	r0, [sp, #8]
   13b74:	ldr	r1, [fp, #-12]
   13b78:	str	r0, [r1]
   13b7c:	ldr	r0, [sp, #4]
   13b80:	ldr	r1, [fp, #-12]
   13b84:	str	r0, [r1, #4]
   13b88:	movw	r0, #0
   13b8c:	str	r0, [fp, #-4]
   13b90:	ldr	r0, [fp, #-4]
   13b94:	mov	sp, fp
   13b98:	pop	{fp, pc}

00013b9c <flatcc_builder_flush_vtable_cache@@Base>:
   13b9c:	push	{fp, lr}
   13ba0:	mov	fp, sp
   13ba4:	sub	sp, sp, #8
   13ba8:	str	r0, [sp, #4]
   13bac:	ldr	r0, [sp, #4]
   13bb0:	add	r0, r0, #52	; 0x34
   13bb4:	add	r0, r0, #40	; 0x28
   13bb8:	str	r0, [sp]
   13bbc:	ldr	r0, [sp, #4]
   13bc0:	ldr	r0, [r0, #116]	; 0x74
   13bc4:	cmp	r0, #0
   13bc8:	bne	13bd0 <flatcc_builder_flush_vtable_cache@@Base+0x34>
   13bcc:	b	13c04 <flatcc_builder_flush_vtable_cache@@Base+0x68>
   13bd0:	ldr	r0, [sp]
   13bd4:	ldr	r0, [r0]
   13bd8:	ldr	r1, [sp]
   13bdc:	ldr	r2, [r1, #4]
   13be0:	movw	r1, #0
   13be4:	and	r1, r1, #255	; 0xff
   13be8:	bl	12418 <memset@plt>
   13bec:	ldr	r0, [sp, #4]
   13bf0:	movw	r1, #16
   13bf4:	str	r1, [r0, #124]	; 0x7c
   13bf8:	ldr	r0, [sp, #4]
   13bfc:	movw	r1, #0
   13c00:	str	r1, [r0, #120]	; 0x78
   13c04:	mov	sp, fp
   13c08:	pop	{fp, pc}

00013c0c <flatcc_builder_custom_init@@Base>:
   13c0c:	push	{fp, lr}
   13c10:	mov	fp, sp
   13c14:	sub	sp, sp, #24
   13c18:	ldr	ip, [fp, #8]
   13c1c:	str	r0, [fp, #-4]
   13c20:	str	r1, [fp, #-8]
   13c24:	str	r2, [sp, #12]
   13c28:	str	r3, [sp, #8]
   13c2c:	ldr	r0, [fp, #-4]
   13c30:	movw	r1, #0
   13c34:	and	r1, r1, #255	; 0xff
   13c38:	movw	r2, #232	; 0xe8
   13c3c:	str	ip, [sp, #4]
   13c40:	bl	12418 <memset@plt>
   13c44:	ldr	r0, [fp, #-8]
   13c48:	movw	r1, #0
   13c4c:	cmp	r0, r1
   13c50:	bne	13c78 <flatcc_builder_custom_init@@Base+0x6c>
   13c54:	ldr	r0, [pc, #116]	; 13cd0 <flatcc_builder_custom_init@@Base+0xc4>
   13c58:	ldr	r0, [pc, r0]
   13c5c:	ldr	r1, [fp, #-4]
   13c60:	movw	r2, #1
   13c64:	str	r2, [r1, #184]	; 0xb8
   13c68:	str	r0, [fp, #-8]
   13c6c:	ldr	r0, [fp, #-4]
   13c70:	add	r0, r0, #188	; 0xbc
   13c74:	str	r0, [sp, #12]
   13c78:	ldr	r0, [sp, #8]
   13c7c:	movw	r1, #0
   13c80:	cmp	r0, r1
   13c84:	bne	13c94 <flatcc_builder_custom_init@@Base+0x88>
   13c88:	ldr	r0, [pc, #68]	; 13cd4 <flatcc_builder_custom_init@@Base+0xc8>
   13c8c:	ldr	r0, [pc, r0]
   13c90:	str	r0, [sp, #8]
   13c94:	ldr	r0, [fp, #8]
   13c98:	ldr	r1, [fp, #-4]
   13c9c:	str	r0, [r1, #40]	; 0x28
   13ca0:	ldr	r0, [sp, #8]
   13ca4:	ldr	r1, [fp, #-4]
   13ca8:	str	r0, [r1, #48]	; 0x30
   13cac:	ldr	r0, [sp, #12]
   13cb0:	ldr	r1, [fp, #-4]
   13cb4:	str	r0, [r1, #36]	; 0x24
   13cb8:	ldr	r0, [fp, #-8]
   13cbc:	ldr	r1, [fp, #-4]
   13cc0:	str	r0, [r1, #44]	; 0x2c
   13cc4:	movw	r0, #0
   13cc8:	mov	sp, fp
   13ccc:	pop	{fp, pc}
   13cd0:	andeq	r8, r1, r0, lsl #8
   13cd4:	andeq	r8, r1, r8, asr #7

00013cd8 <flatcc_builder_init@@Base>:
   13cd8:	push	{fp, lr}
   13cdc:	mov	fp, sp
   13ce0:	sub	sp, sp, #16
   13ce4:	str	r0, [fp, #-4]
   13ce8:	ldr	r0, [fp, #-4]
   13cec:	movw	r1, #0
   13cf0:	str	r1, [sp, #8]
   13cf4:	ldr	r2, [sp, #8]
   13cf8:	ldr	r3, [sp, #8]
   13cfc:	ldr	ip, [sp, #8]
   13d00:	str	ip, [sp]
   13d04:	bl	13c0c <flatcc_builder_custom_init@@Base>
   13d08:	mov	sp, fp
   13d0c:	pop	{fp, pc}

00013d10 <flatcc_builder_custom_reset@@Base>:
   13d10:	push	{r4, sl, fp, lr}
   13d14:	add	fp, sp, #8
   13d18:	sub	sp, sp, #40	; 0x28
   13d1c:	str	r0, [fp, #-16]
   13d20:	str	r1, [fp, #-20]	; 0xffffffec
   13d24:	str	r2, [sp, #24]
   13d28:	movw	r0, #0
   13d2c:	str	r0, [sp, #16]
   13d30:	ldr	r0, [sp, #16]
   13d34:	cmp	r0, #8
   13d38:	bge	13e44 <flatcc_builder_custom_reset@@Base+0x134>
   13d3c:	ldr	r0, [fp, #-16]
   13d40:	add	r0, r0, #52	; 0x34
   13d44:	ldr	r1, [sp, #16]
   13d48:	add	r0, r0, r1, lsl #3
   13d4c:	str	r0, [sp, #20]
   13d50:	ldr	r0, [sp, #20]
   13d54:	ldr	r0, [r0]
   13d58:	movw	r1, #0
   13d5c:	cmp	r0, r1
   13d60:	beq	13df8 <flatcc_builder_custom_reset@@Base+0xe8>
   13d64:	ldr	r0, [sp, #16]
   13d68:	cmp	r0, #5
   13d6c:	beq	13dd8 <flatcc_builder_custom_reset@@Base+0xc8>
   13d70:	ldr	r0, [sp, #24]
   13d74:	cmp	r0, #0
   13d78:	beq	13dd8 <flatcc_builder_custom_reset@@Base+0xc8>
   13d7c:	ldr	r0, [fp, #-16]
   13d80:	ldr	r0, [r0, #48]	; 0x30
   13d84:	ldr	r1, [fp, #-16]
   13d88:	ldr	r1, [r1, #40]	; 0x28
   13d8c:	ldr	r2, [sp, #20]
   13d90:	ldr	r3, [sp, #16]
   13d94:	str	r0, [sp, #12]
   13d98:	mov	r0, r1
   13d9c:	mov	r1, r2
   13da0:	movw	r2, #1
   13da4:	str	r2, [sp, #8]
   13da8:	ldr	ip, [sp, #8]
   13dac:	str	r3, [sp, #4]
   13db0:	mov	r3, ip
   13db4:	ldr	lr, [sp, #4]
   13db8:	str	lr, [sp]
   13dbc:	ldr	r4, [sp, #12]
   13dc0:	blx	r4
   13dc4:	cmp	r0, #0
   13dc8:	beq	13dd8 <flatcc_builder_custom_reset@@Base+0xc8>
   13dcc:	mvn	r0, #0
   13dd0:	str	r0, [fp, #-12]
   13dd4:	b	13f40 <flatcc_builder_custom_reset@@Base+0x230>
   13dd8:	ldr	r0, [sp, #20]
   13ddc:	ldr	r0, [r0]
   13de0:	ldr	r1, [sp, #20]
   13de4:	ldr	r2, [r1, #4]
   13de8:	movw	r1, #0
   13dec:	and	r1, r1, #255	; 0xff
   13df0:	bl	12418 <memset@plt>
   13df4:	b	13e30 <flatcc_builder_custom_reset@@Base+0x120>
   13df8:	ldr	r0, [sp, #20]
   13dfc:	ldr	r0, [r0, #4]
   13e00:	cmp	r0, #0
   13e04:	bne	13e0c <flatcc_builder_custom_reset@@Base+0xfc>
   13e08:	b	13e2c <flatcc_builder_custom_reset@@Base+0x11c>
   13e0c:	ldr	r0, [pc, #312]	; 13f4c <flatcc_builder_custom_reset@@Base+0x23c>
   13e10:	add	r0, pc, r0
   13e14:	ldr	r1, [pc, #308]	; 13f50 <flatcc_builder_custom_reset@@Base+0x240>
   13e18:	add	r1, pc, r1
   13e1c:	ldr	r2, [pc, #304]	; 13f54 <flatcc_builder_custom_reset@@Base+0x244>
   13e20:	add	r3, pc, r2
   13e24:	movw	r2, #434	; 0x1b2
   13e28:	bl	12448 <__assert_fail@plt>
   13e2c:	b	13e30 <flatcc_builder_custom_reset@@Base+0x120>
   13e30:	b	13e34 <flatcc_builder_custom_reset@@Base+0x124>
   13e34:	ldr	r0, [sp, #16]
   13e38:	add	r0, r0, #1
   13e3c:	str	r0, [sp, #16]
   13e40:	b	13d30 <flatcc_builder_custom_reset@@Base+0x20>
   13e44:	ldr	r0, [fp, #-16]
   13e48:	movw	r1, #0
   13e4c:	str	r1, [r0, #120]	; 0x78
   13e50:	ldr	r0, [fp, #-16]
   13e54:	ldr	r0, [r0, #124]	; 0x7c
   13e58:	cmp	r0, #0
   13e5c:	bls	13e6c <flatcc_builder_custom_reset@@Base+0x15c>
   13e60:	ldr	r0, [fp, #-16]
   13e64:	movw	r1, #16
   13e68:	str	r1, [r0, #124]	; 0x7c
   13e6c:	ldr	r0, [fp, #-16]
   13e70:	movw	r1, #0
   13e74:	strh	r1, [r0, #128]	; 0x80
   13e78:	ldr	r0, [fp, #-16]
   13e7c:	movw	r1, #0
   13e80:	str	r1, [r0, #136]	; 0x88
   13e84:	ldr	r0, [fp, #-16]
   13e88:	str	r1, [r0, #140]	; 0x8c
   13e8c:	ldr	r0, [fp, #-16]
   13e90:	str	r1, [r0, #156]	; 0x9c
   13e94:	ldr	r0, [fp, #-16]
   13e98:	str	r1, [r0, #160]	; 0xa0
   13e9c:	ldr	r0, [fp, #-16]
   13ea0:	str	r1, [r0, #20]
   13ea4:	ldr	r0, [fp, #-16]
   13ea8:	str	r1, [r0, #24]
   13eac:	ldr	r0, [fp, #-16]
   13eb0:	str	r1, [r0, #148]	; 0x94
   13eb4:	ldr	r0, [fp, #-16]
   13eb8:	str	r1, [r0, #152]	; 0x98
   13ebc:	ldr	r0, [fp, #-16]
   13ec0:	ldr	r0, [r0, #60]	; 0x3c
   13ec4:	ldr	r2, [fp, #-16]
   13ec8:	str	r0, [r2, #16]
   13ecc:	ldr	r0, [fp, #-16]
   13ed0:	ldr	r0, [r0, #76]	; 0x4c
   13ed4:	ldr	r2, [fp, #-16]
   13ed8:	str	r0, [r2]
   13edc:	ldr	r0, [fp, #-16]
   13ee0:	ldr	r0, [r0, #52]	; 0x34
   13ee4:	ldr	r2, [fp, #-16]
   13ee8:	str	r0, [r2, #4]
   13eec:	ldr	r0, [fp, #-16]
   13ef0:	str	r1, [r0, #32]
   13ef4:	ldr	r0, [fp, #-20]	; 0xffffffec
   13ef8:	cmp	r0, #0
   13efc:	beq	13f1c <flatcc_builder_custom_reset@@Base+0x20c>
   13f00:	ldr	r0, [fp, #-16]
   13f04:	movw	r1, #0
   13f08:	str	r1, [r0, #172]	; 0xac
   13f0c:	ldr	r0, [fp, #-16]
   13f10:	str	r1, [r0, #176]	; 0xb0
   13f14:	ldr	r0, [fp, #-16]
   13f18:	str	r1, [r0, #180]	; 0xb4
   13f1c:	ldr	r0, [fp, #-16]
   13f20:	ldr	r0, [r0, #184]	; 0xb8
   13f24:	cmp	r0, #0
   13f28:	beq	13f38 <flatcc_builder_custom_reset@@Base+0x228>
   13f2c:	ldr	r0, [fp, #-16]
   13f30:	add	r0, r0, #188	; 0xbc
   13f34:	bl	198c0 <flatcc_emitter_reset@@Base>
   13f38:	movw	r0, #0
   13f3c:	str	r0, [fp, #-12]
   13f40:	ldr	r0, [fp, #-12]
   13f44:	sub	sp, fp, #8
   13f48:	pop	{r4, sl, fp, pc}
   13f4c:	muleq	r0, r8, sp
   13f50:	andeq	r6, r0, r2, lsr #27
   13f54:	strdeq	r6, [r0], -r7

00013f58 <flatcc_builder_reset@@Base>:
   13f58:	push	{fp, lr}
   13f5c:	mov	fp, sp
   13f60:	sub	sp, sp, #8
   13f64:	str	r0, [sp, #4]
   13f68:	ldr	r0, [sp, #4]
   13f6c:	movw	r1, #0
   13f70:	str	r1, [sp]
   13f74:	ldr	r2, [sp]
   13f78:	bl	13d10 <flatcc_builder_custom_reset@@Base>
   13f7c:	mov	sp, fp
   13f80:	pop	{fp, pc}

00013f84 <flatcc_builder_clear@@Base>:
   13f84:	push	{r4, sl, fp, lr}
   13f88:	add	fp, sp, #8
   13f8c:	sub	sp, sp, #32
   13f90:	str	r0, [fp, #-12]
   13f94:	movw	r0, #0
   13f98:	str	r0, [sp, #20]
   13f9c:	ldr	r0, [sp, #20]
   13fa0:	cmp	r0, #8
   13fa4:	bge	14014 <flatcc_builder_clear@@Base+0x90>
   13fa8:	ldr	r0, [fp, #-12]
   13fac:	add	r0, r0, #52	; 0x34
   13fb0:	ldr	r1, [sp, #20]
   13fb4:	add	r0, r0, r1, lsl #3
   13fb8:	str	r0, [fp, #-16]
   13fbc:	ldr	r0, [fp, #-12]
   13fc0:	ldr	r0, [r0, #48]	; 0x30
   13fc4:	ldr	r1, [fp, #-12]
   13fc8:	ldr	r1, [r1, #40]	; 0x28
   13fcc:	ldr	r2, [fp, #-16]
   13fd0:	ldr	r3, [sp, #20]
   13fd4:	str	r0, [sp, #16]
   13fd8:	mov	r0, r1
   13fdc:	mov	r1, r2
   13fe0:	movw	r2, #0
   13fe4:	str	r2, [sp, #12]
   13fe8:	ldr	ip, [sp, #12]
   13fec:	str	r3, [sp, #8]
   13ff0:	mov	r3, ip
   13ff4:	ldr	lr, [sp, #8]
   13ff8:	str	lr, [sp]
   13ffc:	ldr	r4, [sp, #16]
   14000:	blx	r4
   14004:	ldr	r0, [sp, #20]
   14008:	add	r0, r0, #1
   1400c:	str	r0, [sp, #20]
   14010:	b	13f9c <flatcc_builder_clear@@Base+0x18>
   14014:	ldr	r0, [fp, #-12]
   14018:	ldr	r0, [r0, #184]	; 0xb8
   1401c:	cmp	r0, #0
   14020:	beq	14030 <flatcc_builder_clear@@Base+0xac>
   14024:	ldr	r0, [fp, #-12]
   14028:	add	r0, r0, #188	; 0xbc
   1402c:	bl	19a58 <flatcc_emitter_clear@@Base>
   14030:	ldr	r0, [fp, #-12]
   14034:	movw	r1, #0
   14038:	and	r1, r1, #255	; 0xff
   1403c:	movw	r2, #232	; 0xe8
   14040:	bl	12418 <memset@plt>
   14044:	sub	sp, fp, #8
   14048:	pop	{r4, sl, fp, pc}

0001404c <flatcc_builder_enter_user_frame_ptr@@Base>:
   1404c:	push	{fp, lr}
   14050:	mov	fp, sp
   14054:	sub	sp, sp, #24
   14058:	str	r0, [fp, #-8]
   1405c:	str	r1, [sp, #12]
   14060:	ldr	r0, [sp, #12]
   14064:	add	r0, r0, #4
   14068:	sub	r0, r0, #1
   1406c:	mvn	r1, #3
   14070:	and	r0, r0, r1
   14074:	add	r0, r0, #4
   14078:	str	r0, [sp, #12]
   1407c:	ldr	r0, [fp, #-8]
   14080:	ldr	r1, [fp, #-8]
   14084:	ldr	r2, [r1, #228]	; 0xe4
   14088:	ldr	r3, [sp, #12]
   1408c:	movw	r1, #7
   14090:	movw	ip, #0
   14094:	str	ip, [sp]
   14098:	bl	14120 <flatcc_builder_enter_user_frame_ptr@@Base+0xd4>
   1409c:	str	r0, [sp, #8]
   140a0:	movw	r1, #0
   140a4:	cmp	r0, r1
   140a8:	bne	140b8 <flatcc_builder_enter_user_frame_ptr@@Base+0x6c>
   140ac:	movw	r0, #0
   140b0:	str	r0, [fp, #-4]
   140b4:	b	14114 <flatcc_builder_enter_user_frame_ptr@@Base+0xc8>
   140b8:	ldr	r0, [sp, #8]
   140bc:	ldr	r2, [sp, #12]
   140c0:	movw	r1, #0
   140c4:	and	r1, r1, #255	; 0xff
   140c8:	bl	12418 <memset@plt>
   140cc:	ldr	r0, [fp, #-8]
   140d0:	ldr	r0, [r0, #224]	; 0xe0
   140d4:	ldr	r1, [sp, #8]
   140d8:	add	r2, r1, #4
   140dc:	str	r2, [sp, #8]
   140e0:	str	r0, [r1]
   140e4:	ldr	r0, [fp, #-8]
   140e8:	ldr	r0, [r0, #228]	; 0xe4
   140ec:	add	r0, r0, #4
   140f0:	ldr	r1, [fp, #-8]
   140f4:	str	r0, [r1, #224]	; 0xe0
   140f8:	ldr	r0, [sp, #12]
   140fc:	ldr	r1, [fp, #-8]
   14100:	ldr	r2, [r1, #228]	; 0xe4
   14104:	add	r0, r2, r0
   14108:	str	r0, [r1, #228]	; 0xe4
   1410c:	ldr	r0, [sp, #8]
   14110:	str	r0, [fp, #-4]
   14114:	ldr	r0, [fp, #-4]
   14118:	mov	sp, fp
   1411c:	pop	{fp, pc}
   14120:	push	{fp, lr}
   14124:	mov	fp, sp
   14128:	sub	sp, sp, #32
   1412c:	ldr	ip, [fp, #8]
   14130:	str	r0, [fp, #-4]
   14134:	str	r1, [fp, #-8]
   14138:	str	r2, [fp, #-12]
   1413c:	str	r3, [sp, #16]
   14140:	ldr	r0, [fp, #-4]
   14144:	add	r0, r0, #52	; 0x34
   14148:	ldr	r1, [fp, #-8]
   1414c:	add	r0, r0, r1, lsl #3
   14150:	str	r0, [sp, #12]
   14154:	ldr	r0, [fp, #-12]
   14158:	ldr	r1, [sp, #16]
   1415c:	add	r0, r0, r1
   14160:	ldr	r1, [sp, #12]
   14164:	ldr	r1, [r1, #4]
   14168:	cmp	r0, r1
   1416c:	bls	141e4 <flatcc_builder_enter_user_frame_ptr@@Base+0x198>
   14170:	ldr	r0, [fp, #-4]
   14174:	ldr	r0, [r0, #48]	; 0x30
   14178:	ldr	r1, [fp, #-4]
   1417c:	ldr	r1, [r1, #40]	; 0x28
   14180:	ldr	r2, [sp, #12]
   14184:	ldr	r3, [fp, #-12]
   14188:	ldr	ip, [sp, #16]
   1418c:	add	r3, r3, ip
   14190:	ldr	ip, [fp, #8]
   14194:	ldr	lr, [fp, #-8]
   14198:	str	r0, [sp, #8]
   1419c:	mov	r0, r1
   141a0:	mov	r1, r2
   141a4:	mov	r2, r3
   141a8:	mov	r3, ip
   141ac:	str	lr, [sp]
   141b0:	ldr	ip, [sp, #8]
   141b4:	blx	ip
   141b8:	cmp	r0, #0
   141bc:	beq	141e0 <flatcc_builder_enter_user_frame_ptr@@Base+0x194>
   141c0:	ldr	r0, [pc, #52]	; 141fc <flatcc_builder_enter_user_frame_ptr@@Base+0x1b0>
   141c4:	add	r0, pc, r0
   141c8:	ldr	r1, [pc, #48]	; 14200 <flatcc_builder_enter_user_frame_ptr@@Base+0x1b4>
   141cc:	add	r1, pc, r1
   141d0:	ldr	r2, [pc, #44]	; 14204 <flatcc_builder_enter_user_frame_ptr@@Base+0x1b8>
   141d4:	add	r3, pc, r2
   141d8:	movw	r2, #308	; 0x134
   141dc:	bl	12448 <__assert_fail@plt>
   141e0:	b	141e4 <flatcc_builder_enter_user_frame_ptr@@Base+0x198>
   141e4:	ldr	r0, [sp, #12]
   141e8:	ldr	r0, [r0]
   141ec:	ldr	r1, [fp, #-12]
   141f0:	add	r0, r0, r1
   141f4:	mov	sp, fp
   141f8:	pop	{fp, pc}
   141fc:			; <UNDEFINED> instruction: 0x00007bb3
   14200:	andeq	r6, r0, lr, ror #19
   14204:	ldrdeq	r7, [r0], -sp

00014208 <flatcc_builder_enter_user_frame@@Base>:
   14208:	push	{fp, lr}
   1420c:	mov	fp, sp
   14210:	sub	sp, sp, #24
   14214:	str	r0, [fp, #-8]
   14218:	str	r1, [sp, #12]
   1421c:	ldr	r0, [sp, #12]
   14220:	add	r0, r0, #4
   14224:	sub	r0, r0, #1
   14228:	mvn	r1, #3
   1422c:	and	r0, r0, r1
   14230:	add	r0, r0, #4
   14234:	str	r0, [sp, #12]
   14238:	ldr	r0, [fp, #-8]
   1423c:	ldr	r1, [fp, #-8]
   14240:	ldr	r2, [r1, #228]	; 0xe4
   14244:	ldr	r3, [sp, #12]
   14248:	movw	r1, #7
   1424c:	movw	ip, #0
   14250:	str	ip, [sp]
   14254:	bl	14120 <flatcc_builder_enter_user_frame_ptr@@Base+0xd4>
   14258:	str	r0, [sp, #8]
   1425c:	movw	r1, #0
   14260:	cmp	r0, r1
   14264:	bne	14274 <flatcc_builder_enter_user_frame@@Base+0x6c>
   14268:	movw	r0, #0
   1426c:	str	r0, [fp, #-4]
   14270:	b	142d4 <flatcc_builder_enter_user_frame@@Base+0xcc>
   14274:	ldr	r0, [sp, #8]
   14278:	ldr	r2, [sp, #12]
   1427c:	movw	r1, #0
   14280:	and	r1, r1, #255	; 0xff
   14284:	bl	12418 <memset@plt>
   14288:	ldr	r0, [fp, #-8]
   1428c:	ldr	r0, [r0, #224]	; 0xe0
   14290:	ldr	r1, [sp, #8]
   14294:	add	r2, r1, #4
   14298:	str	r2, [sp, #8]
   1429c:	str	r0, [r1]
   142a0:	ldr	r0, [fp, #-8]
   142a4:	ldr	r0, [r0, #228]	; 0xe4
   142a8:	add	r0, r0, #4
   142ac:	ldr	r1, [fp, #-8]
   142b0:	str	r0, [r1, #224]	; 0xe0
   142b4:	ldr	r0, [sp, #12]
   142b8:	ldr	r1, [fp, #-8]
   142bc:	ldr	r2, [r1, #228]	; 0xe4
   142c0:	add	r0, r2, r0
   142c4:	str	r0, [r1, #228]	; 0xe4
   142c8:	ldr	r0, [fp, #-8]
   142cc:	ldr	r0, [r0, #224]	; 0xe0
   142d0:	str	r0, [fp, #-4]
   142d4:	ldr	r0, [fp, #-4]
   142d8:	mov	sp, fp
   142dc:	pop	{fp, pc}

000142e0 <flatcc_builder_exit_user_frame@@Base>:
   142e0:	push	{fp, lr}
   142e4:	mov	fp, sp
   142e8:	sub	sp, sp, #8
   142ec:	str	r0, [sp, #4]
   142f0:	ldr	r0, [sp, #4]
   142f4:	ldr	r0, [r0, #224]	; 0xe0
   142f8:	cmp	r0, #0
   142fc:	bls	14304 <flatcc_builder_exit_user_frame@@Base+0x24>
   14300:	b	14324 <flatcc_builder_exit_user_frame@@Base+0x44>
   14304:	ldr	r0, [pc, #100]	; 14370 <flatcc_builder_exit_user_frame@@Base+0x90>
   14308:	add	r0, pc, r0
   1430c:	ldr	r1, [pc, #96]	; 14374 <flatcc_builder_exit_user_frame@@Base+0x94>
   14310:	add	r1, pc, r1
   14314:	ldr	r2, [pc, #92]	; 14378 <flatcc_builder_exit_user_frame@@Base+0x98>
   14318:	add	r3, pc, r2
   1431c:	movw	r2, #542	; 0x21e
   14320:	bl	12448 <__assert_fail@plt>
   14324:	ldr	r0, [sp, #4]
   14328:	ldr	r0, [r0, #108]	; 0x6c
   1432c:	ldr	r1, [sp, #4]
   14330:	ldr	r1, [r1, #224]	; 0xe0
   14334:	add	r0, r0, r1
   14338:	str	r0, [sp]
   1433c:	ldr	r0, [sp, #4]
   14340:	ldr	r0, [r0, #224]	; 0xe0
   14344:	sub	r0, r0, #4
   14348:	ldr	r1, [sp, #4]
   1434c:	str	r0, [r1, #228]	; 0xe4
   14350:	ldr	r0, [sp]
   14354:	mvn	r1, #3
   14358:	add	r0, r0, r1
   1435c:	ldr	r0, [r0]
   14360:	ldr	r1, [sp, #4]
   14364:	str	r0, [r1, #224]	; 0xe0
   14368:	mov	sp, fp
   1436c:	pop	{fp, pc}
   14370:	andeq	r6, r0, sp, asr #18
   14374:	andeq	r6, r0, sl, lsr #17
   14378:	andeq	r6, r0, r6, asr r9

0001437c <flatcc_builder_exit_user_frame_at@@Base>:
   1437c:	push	{fp, lr}
   14380:	mov	fp, sp
   14384:	sub	sp, sp, #8
   14388:	str	r0, [sp, #4]
   1438c:	str	r1, [sp]
   14390:	ldr	r0, [sp, #4]
   14394:	ldr	r0, [r0, #224]	; 0xe0
   14398:	ldr	r1, [sp]
   1439c:	cmp	r0, r1
   143a0:	bcc	143a8 <flatcc_builder_exit_user_frame_at@@Base+0x2c>
   143a4:	b	143c8 <flatcc_builder_exit_user_frame_at@@Base+0x4c>
   143a8:	ldr	r0, [pc, #52]	; 143e4 <flatcc_builder_exit_user_frame_at@@Base+0x68>
   143ac:	add	r0, pc, r0
   143b0:	ldr	r1, [pc, #48]	; 143e8 <flatcc_builder_exit_user_frame_at@@Base+0x6c>
   143b4:	add	r1, pc, r1
   143b8:	ldr	r2, [pc, #44]	; 143ec <flatcc_builder_exit_user_frame_at@@Base+0x70>
   143bc:	add	r3, pc, r2
   143c0:	movw	r2, #551	; 0x227
   143c4:	bl	12448 <__assert_fail@plt>
   143c8:	ldr	r0, [sp]
   143cc:	ldr	r1, [sp, #4]
   143d0:	str	r0, [r1, #224]	; 0xe0
   143d4:	ldr	r0, [sp, #4]
   143d8:	bl	142e0 <flatcc_builder_exit_user_frame@@Base>
   143dc:	mov	sp, fp
   143e0:	pop	{fp, pc}
   143e4:	strdeq	r6, [r0], -ip
   143e8:	andeq	r6, r0, r6, lsl #16
   143ec:	andeq	r6, r0, fp, lsl #18

000143f0 <flatcc_builder_get_current_user_frame@@Base>:
   143f0:	sub	sp, sp, #4
   143f4:	str	r0, [sp]
   143f8:	ldr	r0, [sp]
   143fc:	ldr	r0, [r0, #224]	; 0xe0
   14400:	add	sp, sp, #4
   14404:	bx	lr

00014408 <flatcc_builder_get_user_frame_ptr@@Base>:
   14408:	sub	sp, sp, #8
   1440c:	str	r0, [sp, #4]
   14410:	str	r1, [sp]
   14414:	ldr	r0, [sp, #4]
   14418:	ldr	r0, [r0, #108]	; 0x6c
   1441c:	ldr	r1, [sp]
   14420:	add	r0, r0, r1
   14424:	add	sp, sp, #8
   14428:	bx	lr

0001442c <flatcc_builder_embed_buffer@@Base>:
   1442c:	push	{fp, lr}
   14430:	mov	fp, sp
   14434:	sub	sp, sp, #120	; 0x78
   14438:	ldr	ip, [fp, #12]
   1443c:	ldr	lr, [fp, #8]
   14440:	str	r0, [fp, #-8]
   14444:	strh	r1, [fp, #-10]
   14448:	str	r2, [fp, #-16]
   1444c:	str	r3, [fp, #-20]	; 0xffffffec
   14450:	strh	lr, [fp, #-22]	; 0xffffffea
   14454:	ldr	r0, [fp, #12]
   14458:	and	r0, r0, #2
   1445c:	str	r0, [sp, #12]
   14460:	ldr	r0, [fp, #-8]
   14464:	ldrh	r1, [fp, #-10]
   14468:	ldr	r2, [fp, #-8]
   1446c:	ldr	r2, [r2, #152]	; 0x98
   14470:	cmp	r2, #0
   14474:	movw	r2, #0
   14478:	moveq	r2, #1
   1447c:	mvn	r3, #0
   14480:	eor	r2, r2, r3
   14484:	and	r3, r2, #1
   14488:	sub	r2, fp, #22
   1448c:	str	r1, [sp, #8]
   14490:	mov	r1, r2
   14494:	ldr	r2, [sp, #8]
   14498:	uxth	r2, r2
   1449c:	str	ip, [sp, #4]
   144a0:	bl	14614 <flatcc_builder_embed_buffer@@Base+0x1e8>
   144a4:	cmp	r0, #0
   144a8:	beq	144b8 <flatcc_builder_embed_buffer@@Base+0x8c>
   144ac:	movw	r0, #0
   144b0:	str	r0, [fp, #-4]
   144b4:	b	14604 <flatcc_builder_embed_buffer@@Base+0x1d8>
   144b8:	ldr	r0, [fp, #-8]
   144bc:	ldr	r1, [fp, #-20]	; 0xffffffec
   144c0:	ldr	r2, [sp, #12]
   144c4:	cmp	r2, #0
   144c8:	movw	r2, #0
   144cc:	movne	r2, #1
   144d0:	tst	r2, #1
   144d4:	movw	r2, #4
   144d8:	moveq	r2, #0
   144dc:	add	r1, r1, r2
   144e0:	ldrh	r2, [fp, #-22]	; 0xffffffea
   144e4:	bl	14780 <flatcc_builder_embed_buffer@@Base+0x354>
   144e8:	str	r0, [fp, #-32]	; 0xffffffe0
   144ec:	ldr	r0, [fp, #-20]	; 0xffffffec
   144f0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   144f4:	add	r0, r0, r1
   144f8:	bl	147b4 <flatcc_builder_embed_buffer@@Base+0x388>
   144fc:	str	r0, [fp, #-28]	; 0xffffffe4
   14500:	movw	r0, #0
   14504:	str	r0, [sp, #16]
   14508:	str	r0, [sp, #20]
   1450c:	ldr	r0, [fp, #-8]
   14510:	ldr	r0, [r0, #152]	; 0x98
   14514:	cmp	r0, #0
   14518:	beq	14558 <flatcc_builder_embed_buffer@@Base+0x12c>
   1451c:	ldr	r0, [sp, #16]
   14520:	add	r0, r0, #4
   14524:	str	r0, [sp, #16]
   14528:	add	r0, sp, #16
   1452c:	add	r0, r0, #8
   14530:	ldr	r1, [sp, #20]
   14534:	sub	r2, fp, #28
   14538:	str	r2, [r0, r1, lsl #3]
   1453c:	ldr	r1, [sp, #20]
   14540:	add	r0, r0, r1, lsl #3
   14544:	movw	r1, #4
   14548:	str	r1, [r0, #4]
   1454c:	ldr	r0, [sp, #20]
   14550:	add	r0, r0, #1
   14554:	str	r0, [sp, #20]
   14558:	ldr	r0, [fp, #-20]	; 0xffffffec
   1455c:	cmp	r0, #0
   14560:	bls	145a4 <flatcc_builder_embed_buffer@@Base+0x178>
   14564:	ldr	r0, [fp, #-20]	; 0xffffffec
   14568:	ldr	r1, [sp, #16]
   1456c:	add	r0, r1, r0
   14570:	str	r0, [sp, #16]
   14574:	ldr	r0, [fp, #-16]
   14578:	add	r1, sp, #16
   1457c:	add	r1, r1, #8
   14580:	ldr	r2, [sp, #20]
   14584:	str	r0, [r1, r2, lsl #3]
   14588:	ldr	r0, [fp, #-20]	; 0xffffffec
   1458c:	ldr	r2, [sp, #20]
   14590:	add	r1, r1, r2, lsl #3
   14594:	str	r0, [r1, #4]
   14598:	ldr	r0, [sp, #20]
   1459c:	add	r0, r0, #1
   145a0:	str	r0, [sp, #20]
   145a4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   145a8:	cmp	r0, #0
   145ac:	bls	145f4 <flatcc_builder_embed_buffer@@Base+0x1c8>
   145b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   145b4:	ldr	r1, [sp, #16]
   145b8:	add	r0, r1, r0
   145bc:	str	r0, [sp, #16]
   145c0:	add	r0, sp, #16
   145c4:	add	r0, r0, #8
   145c8:	ldr	r1, [sp, #20]
   145cc:	ldr	r2, [pc, #60]	; 14610 <flatcc_builder_embed_buffer@@Base+0x1e4>
   145d0:	ldr	r2, [pc, r2]
   145d4:	str	r2, [r0, r1, lsl #3]
   145d8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   145dc:	ldr	r2, [sp, #20]
   145e0:	add	r0, r0, r2, lsl #3
   145e4:	str	r1, [r0, #4]
   145e8:	ldr	r0, [sp, #20]
   145ec:	add	r0, r0, #1
   145f0:	str	r0, [sp, #20]
   145f4:	ldr	r0, [fp, #-8]
   145f8:	add	r1, sp, #16
   145fc:	bl	147c8 <flatcc_builder_embed_buffer@@Base+0x39c>
   14600:	str	r0, [fp, #-4]
   14604:	ldr	r0, [fp, #-4]
   14608:	mov	sp, fp
   1460c:	pop	{fp, pc}
   14610:	andeq	r7, r1, r4, ror sl
   14614:	push	{fp, lr}
   14618:	mov	fp, sp
   1461c:	sub	sp, sp, #104	; 0x68
   14620:	str	r0, [fp, #-4]
   14624:	str	r1, [fp, #-8]
   14628:	strh	r2, [fp, #-10]
   1462c:	str	r3, [fp, #-16]
   14630:	ldrh	r0, [fp, #-10]
   14634:	cmp	r0, #0
   14638:	beq	14648 <flatcc_builder_embed_buffer@@Base+0x21c>
   1463c:	ldrh	r0, [fp, #-10]
   14640:	str	r0, [sp, #8]
   14644:	b	1467c <flatcc_builder_embed_buffer@@Base+0x250>
   14648:	ldr	r0, [fp, #-4]
   1464c:	ldrh	r0, [r0, #132]	; 0x84
   14650:	cmp	r0, #0
   14654:	beq	14668 <flatcc_builder_embed_buffer@@Base+0x23c>
   14658:	ldr	r0, [fp, #-4]
   1465c:	ldrh	r0, [r0, #132]	; 0x84
   14660:	str	r0, [sp, #4]
   14664:	b	14674 <flatcc_builder_embed_buffer@@Base+0x248>
   14668:	movw	r0, #1
   1466c:	str	r0, [sp, #4]
   14670:	b	14674 <flatcc_builder_embed_buffer@@Base+0x248>
   14674:	ldr	r0, [sp, #4]
   14678:	str	r0, [sp, #8]
   1467c:	ldr	r0, [sp, #8]
   14680:	strh	r0, [fp, #-10]
   14684:	ldr	r0, [fp, #-8]
   14688:	movw	r1, #4
   1468c:	uxth	r1, r1
   14690:	bl	16174 <flatcc_builder_start_vector@@Base+0xac>
   14694:	ldr	r0, [fp, #-8]
   14698:	ldrh	r1, [fp, #-10]
   1469c:	bl	16174 <flatcc_builder_start_vector@@Base+0xac>
   146a0:	ldr	r0, [fp, #-16]
   146a4:	cmp	r0, #0
   146a8:	bne	14764 <flatcc_builder_embed_buffer@@Base+0x338>
   146ac:	ldr	r0, [fp, #-4]
   146b0:	ldrh	r1, [fp, #-10]
   146b4:	bl	195a8 <flatcc_builder_get_emit_context@@Base+0x18>
   146b8:	str	r0, [fp, #-20]	; 0xffffffec
   146bc:	ldr	r0, [fp, #-20]	; 0xffffffec
   146c0:	cmp	r0, #0
   146c4:	beq	14760 <flatcc_builder_embed_buffer@@Base+0x334>
   146c8:	movw	r0, #0
   146cc:	str	r0, [sp, #12]
   146d0:	str	r0, [sp, #16]
   146d4:	ldr	r0, [fp, #-20]	; 0xffffffec
   146d8:	cmp	r0, #0
   146dc:	bls	14724 <flatcc_builder_embed_buffer@@Base+0x2f8>
   146e0:	ldr	r0, [fp, #-20]	; 0xffffffec
   146e4:	ldr	r1, [sp, #12]
   146e8:	add	r0, r1, r0
   146ec:	str	r0, [sp, #12]
   146f0:	add	r0, sp, #12
   146f4:	add	r0, r0, #8
   146f8:	ldr	r1, [sp, #16]
   146fc:	ldr	r2, [pc, #120]	; 1477c <flatcc_builder_embed_buffer@@Base+0x350>
   14700:	ldr	r2, [pc, r2]
   14704:	str	r2, [r0, r1, lsl #3]
   14708:	ldr	r1, [fp, #-20]	; 0xffffffec
   1470c:	ldr	r2, [sp, #16]
   14710:	add	r0, r0, r2, lsl #3
   14714:	str	r1, [r0, #4]
   14718:	ldr	r0, [sp, #16]
   1471c:	add	r0, r0, #1
   14720:	str	r0, [sp, #16]
   14724:	ldr	r0, [fp, #-4]
   14728:	add	r1, sp, #12
   1472c:	bl	16758 <flatcc_builder_create_vtable@@Base+0x104>
   14730:	movw	r1, #0
   14734:	cmp	r1, r0
   14738:	bne	1475c <flatcc_builder_embed_buffer@@Base+0x330>
   1473c:	ldr	r0, [pc, #44]	; 14770 <flatcc_builder_embed_buffer@@Base+0x344>
   14740:	add	r0, pc, r0
   14744:	ldr	r1, [pc, #40]	; 14774 <flatcc_builder_embed_buffer@@Base+0x348>
   14748:	add	r1, pc, r1
   1474c:	ldr	r2, [pc, #36]	; 14778 <flatcc_builder_embed_buffer@@Base+0x34c>
   14750:	add	r3, pc, r2
   14754:	movw	r2, #702	; 0x2be
   14758:	bl	12448 <__assert_fail@plt>
   1475c:	b	14760 <flatcc_builder_embed_buffer@@Base+0x334>
   14760:	b	14764 <flatcc_builder_embed_buffer@@Base+0x338>
   14764:	movw	r0, #0
   14768:	mov	sp, fp
   1476c:	pop	{fp, pc}
   14770:	andeq	r7, r0, r7, lsr r6
   14774:	andeq	r6, r0, r2, ror r4
   14778:	andeq	r7, r0, r4, lsr #9
   1477c:	andeq	r7, r1, r4, asr #18
   14780:	sub	sp, sp, #12
   14784:	str	r0, [sp, #8]
   14788:	str	r1, [sp, #4]
   1478c:	strh	r2, [sp, #2]
   14790:	ldr	r0, [sp, #8]
   14794:	ldr	r0, [r0, #136]	; 0x88
   14798:	ldr	r1, [sp, #4]
   1479c:	sub	r0, r0, r1
   147a0:	ldrh	r1, [sp, #2]
   147a4:	sub	r1, r1, #1
   147a8:	and	r0, r0, r1
   147ac:	add	sp, sp, #12
   147b0:	bx	lr
   147b4:	sub	sp, sp, #4
   147b8:	str	r0, [sp]
   147bc:	ldr	r0, [sp]
   147c0:	add	sp, sp, #4
   147c4:	bx	lr
   147c8:	push	{fp, lr}
   147cc:	mov	fp, sp
   147d0:	sub	sp, sp, #24
   147d4:	str	r0, [fp, #-4]
   147d8:	str	r1, [fp, #-8]
   147dc:	ldr	r0, [fp, #-4]
   147e0:	ldr	r0, [r0, #136]	; 0x88
   147e4:	ldr	r1, [fp, #-8]
   147e8:	ldr	r1, [r1]
   147ec:	sub	r0, r0, r1
   147f0:	str	r0, [sp, #12]
   147f4:	ldr	r0, [fp, #-8]
   147f8:	ldr	r0, [r0]
   147fc:	cmp	r0, #16
   14800:	bls	14818 <flatcc_builder_embed_buffer@@Base+0x3ec>
   14804:	ldr	r0, [fp, #-8]
   14808:	ldr	r0, [r0]
   1480c:	sub	r0, r0, #16
   14810:	cmn	r0, #1
   14814:	bhi	1482c <flatcc_builder_embed_buffer@@Base+0x400>
   14818:	ldr	r0, [sp, #12]
   1481c:	ldr	r1, [fp, #-4]
   14820:	ldr	r1, [r1, #136]	; 0x88
   14824:	cmp	r0, r1
   14828:	blt	1484c <flatcc_builder_embed_buffer@@Base+0x420>
   1482c:	ldr	r0, [pc, #172]	; 148e0 <flatcc_builder_embed_buffer@@Base+0x4b4>
   14830:	add	r0, pc, r0
   14834:	ldr	r1, [pc, #168]	; 148e4 <flatcc_builder_embed_buffer@@Base+0x4b8>
   14838:	add	r1, pc, r1
   1483c:	ldr	r2, [pc, #164]	; 148e8 <flatcc_builder_embed_buffer@@Base+0x4bc>
   14840:	add	r3, pc, r2
   14844:	movw	r2, #647	; 0x287
   14848:	bl	12448 <__assert_fail@plt>
   1484c:	ldr	r0, [fp, #-4]
   14850:	ldr	r0, [r0, #44]	; 0x2c
   14854:	ldr	r1, [fp, #-4]
   14858:	ldr	r1, [r1, #36]	; 0x24
   1485c:	ldr	r2, [fp, #-8]
   14860:	add	r2, r2, #8
   14864:	ldr	r3, [fp, #-8]
   14868:	ldr	r3, [r3, #4]
   1486c:	ldr	ip, [sp, #12]
   14870:	ldr	lr, [fp, #-8]
   14874:	ldr	lr, [lr]
   14878:	str	r0, [sp, #8]
   1487c:	mov	r0, r1
   14880:	mov	r1, r2
   14884:	mov	r2, r3
   14888:	mov	r3, ip
   1488c:	str	lr, [sp]
   14890:	ldr	ip, [sp, #8]
   14894:	blx	ip
   14898:	cmp	r0, #0
   1489c:	beq	148c0 <flatcc_builder_embed_buffer@@Base+0x494>
   148a0:	ldr	r0, [pc, #44]	; 148d4 <flatcc_builder_embed_buffer@@Base+0x4a8>
   148a4:	add	r0, pc, r0
   148a8:	ldr	r1, [pc, #40]	; 148d8 <flatcc_builder_embed_buffer@@Base+0x4ac>
   148ac:	add	r1, pc, r1
   148b0:	ldr	r2, [pc, #36]	; 148dc <flatcc_builder_embed_buffer@@Base+0x4b0>
   148b4:	add	r3, pc, r2
   148b8:	movw	r2, #651	; 0x28b
   148bc:	bl	12448 <__assert_fail@plt>
   148c0:	ldr	r0, [sp, #12]
   148c4:	ldr	r1, [fp, #-4]
   148c8:	str	r0, [r1, #136]	; 0x88
   148cc:	mov	sp, fp
   148d0:	pop	{fp, pc}
   148d4:	ldrdeq	r7, [r0], -r3
   148d8:	andeq	r6, r0, lr, lsl #6
   148dc:	andeq	r7, r0, r2, lsl #7
   148e0:	andeq	r7, r0, r7, asr #10
   148e4:	andeq	r6, r0, r2, lsl #7
   148e8:	strdeq	r7, [r0], -r6

000148ec <flatcc_builder_create_buffer@@Base>:
   148ec:	push	{fp, lr}
   148f0:	mov	fp, sp
   148f4:	sub	sp, sp, #152	; 0x98
   148f8:	ldr	ip, [fp, #12]
   148fc:	ldr	lr, [fp, #8]
   14900:	str	r0, [fp, #-8]
   14904:	str	r1, [fp, #-12]
   14908:	strh	r2, [fp, #-14]
   1490c:	str	r3, [fp, #-20]	; 0xffffffec
   14910:	strh	lr, [fp, #-22]	; 0xffffffea
   14914:	movw	r0, #0
   14918:	str	r0, [fp, #-36]	; 0xffffffdc
   1491c:	str	r0, [sp, #28]
   14920:	ldr	r0, [fp, #12]
   14924:	and	r0, r0, #1
   14928:	cmp	r0, #0
   1492c:	movw	r0, #0
   14930:	movne	r0, #1
   14934:	and	r0, r0, #1
   14938:	str	r0, [sp, #24]
   1493c:	ldr	r0, [fp, #12]
   14940:	and	r0, r0, #2
   14944:	cmp	r0, #0
   14948:	movw	r0, #0
   1494c:	movne	r0, #1
   14950:	and	r0, r0, #1
   14954:	str	r0, [sp, #20]
   14958:	ldr	r0, [fp, #-8]
   1495c:	ldrh	r1, [fp, #-14]
   14960:	ldr	r3, [sp, #24]
   14964:	sub	r2, fp, #22
   14968:	str	r1, [sp, #16]
   1496c:	mov	r1, r2
   14970:	ldr	r2, [sp, #16]
   14974:	uxth	r2, r2
   14978:	str	ip, [sp, #12]
   1497c:	bl	14614 <flatcc_builder_embed_buffer@@Base+0x1e8>
   14980:	cmp	r0, #0
   14984:	beq	14994 <flatcc_builder_create_buffer@@Base+0xa8>
   14988:	movw	r0, #0
   1498c:	str	r0, [fp, #-4]
   14990:	b	14c78 <flatcc_builder_create_buffer@@Base+0x38c>
   14994:	ldr	r0, [fp, #-8]
   14998:	ldrh	r1, [fp, #-22]	; 0xffffffea
   1499c:	bl	14c94 <flatcc_builder_create_buffer@@Base+0x3a8>
   149a0:	ldr	r0, [fp, #-12]
   149a4:	movw	r1, #0
   149a8:	cmp	r0, r1
   149ac:	beq	149ec <flatcc_builder_create_buffer@@Base+0x100>
   149b0:	ldr	r0, [fp, #-12]
   149b4:	ldrb	r1, [r0]
   149b8:	strb	r1, [sp, #28]
   149bc:	ldrb	r1, [r0, #1]
   149c0:	strb	r1, [sp, #29]
   149c4:	ldrb	r1, [r0, #2]
   149c8:	strb	r1, [sp, #30]
   149cc:	ldrb	r0, [r0, #3]
   149d0:	strb	r0, [sp, #31]
   149d4:	ldr	r0, [sp, #28]
   149d8:	bl	14cc8 <flatcc_builder_create_buffer@@Base+0x3dc>
   149dc:	str	r0, [sp, #28]
   149e0:	ldr	r0, [sp, #28]
   149e4:	bl	147b4 <flatcc_builder_embed_buffer@@Base+0x388>
   149e8:	str	r0, [sp, #28]
   149ec:	ldr	r0, [sp, #28]
   149f0:	cmp	r0, #0
   149f4:	movw	r0, #0
   149f8:	movne	r0, #1
   149fc:	tst	r0, #1
   14a00:	movw	r0, #4
   14a04:	mov	r1, r0
   14a08:	moveq	r1, #0
   14a0c:	str	r1, [fp, #-36]	; 0xffffffdc
   14a10:	ldr	r1, [fp, #-8]
   14a14:	ldr	r2, [fp, #-36]	; 0xffffffdc
   14a18:	add	r2, r2, #4
   14a1c:	ldr	r3, [sp, #20]
   14a20:	cmp	r3, #0
   14a24:	movw	r3, #0
   14a28:	movne	r3, #1
   14a2c:	tst	r3, #1
   14a30:	moveq	r0, #0
   14a34:	add	r0, r2, r0
   14a38:	str	r0, [sp, #8]
   14a3c:	mov	r0, r1
   14a40:	ldr	r1, [sp, #8]
   14a44:	ldrh	r2, [fp, #-22]	; 0xffffffea
   14a48:	bl	14780 <flatcc_builder_embed_buffer@@Base+0x354>
   14a4c:	str	r0, [fp, #-32]	; 0xffffffe0
   14a50:	movw	r0, #0
   14a54:	str	r0, [sp, #32]
   14a58:	str	r0, [sp, #36]	; 0x24
   14a5c:	ldr	r0, [sp, #24]
   14a60:	cmp	r0, #0
   14a64:	bne	14a74 <flatcc_builder_create_buffer@@Base+0x188>
   14a68:	ldr	r0, [sp, #20]
   14a6c:	cmp	r0, #0
   14a70:	beq	14ab0 <flatcc_builder_create_buffer@@Base+0x1c4>
   14a74:	ldr	r0, [sp, #32]
   14a78:	add	r0, r0, #4
   14a7c:	str	r0, [sp, #32]
   14a80:	add	r0, sp, #32
   14a84:	add	r0, r0, #8
   14a88:	ldr	r1, [sp, #36]	; 0x24
   14a8c:	sub	r2, fp, #44	; 0x2c
   14a90:	str	r2, [r0, r1, lsl #3]
   14a94:	ldr	r1, [sp, #36]	; 0x24
   14a98:	add	r0, r0, r1, lsl #3
   14a9c:	movw	r1, #4
   14aa0:	str	r1, [r0, #4]
   14aa4:	ldr	r0, [sp, #36]	; 0x24
   14aa8:	add	r0, r0, #1
   14aac:	str	r0, [sp, #36]	; 0x24
   14ab0:	ldr	r0, [sp, #32]
   14ab4:	add	r0, r0, #4
   14ab8:	str	r0, [sp, #32]
   14abc:	add	r0, sp, #32
   14ac0:	add	r0, r0, #8
   14ac4:	ldr	r1, [sp, #36]	; 0x24
   14ac8:	sub	r2, fp, #40	; 0x28
   14acc:	str	r2, [r0, r1, lsl #3]
   14ad0:	ldr	r1, [sp, #36]	; 0x24
   14ad4:	add	r0, r0, r1, lsl #3
   14ad8:	movw	r1, #4
   14adc:	str	r1, [r0, #4]
   14ae0:	ldr	r0, [sp, #36]	; 0x24
   14ae4:	add	r0, r0, #1
   14ae8:	str	r0, [sp, #36]	; 0x24
   14aec:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14af0:	cmp	r0, #0
   14af4:	bls	14b38 <flatcc_builder_create_buffer@@Base+0x24c>
   14af8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14afc:	ldr	r1, [sp, #32]
   14b00:	add	r0, r1, r0
   14b04:	str	r0, [sp, #32]
   14b08:	add	r0, sp, #32
   14b0c:	add	r0, r0, #8
   14b10:	ldr	r1, [sp, #36]	; 0x24
   14b14:	add	r2, sp, #28
   14b18:	str	r2, [r0, r1, lsl #3]
   14b1c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   14b20:	ldr	r2, [sp, #36]	; 0x24
   14b24:	add	r0, r0, r2, lsl #3
   14b28:	str	r1, [r0, #4]
   14b2c:	ldr	r0, [sp, #36]	; 0x24
   14b30:	add	r0, r0, #1
   14b34:	str	r0, [sp, #36]	; 0x24
   14b38:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14b3c:	cmp	r0, #0
   14b40:	bls	14b88 <flatcc_builder_create_buffer@@Base+0x29c>
   14b44:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14b48:	ldr	r1, [sp, #32]
   14b4c:	add	r0, r1, r0
   14b50:	str	r0, [sp, #32]
   14b54:	add	r0, sp, #32
   14b58:	add	r0, r0, #8
   14b5c:	ldr	r1, [sp, #36]	; 0x24
   14b60:	ldr	r2, [pc, #296]	; 14c90 <flatcc_builder_create_buffer@@Base+0x3a4>
   14b64:	ldr	r2, [pc, r2]
   14b68:	str	r2, [r0, r1, lsl #3]
   14b6c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   14b70:	ldr	r2, [sp, #36]	; 0x24
   14b74:	add	r0, r0, r2, lsl #3
   14b78:	str	r1, [r0, #4]
   14b7c:	ldr	r0, [sp, #36]	; 0x24
   14b80:	add	r0, r0, #1
   14b84:	str	r0, [sp, #36]	; 0x24
   14b88:	ldr	r0, [fp, #-8]
   14b8c:	ldr	r0, [r0, #136]	; 0x88
   14b90:	ldr	r1, [sp, #32]
   14b94:	sub	r0, r0, r1
   14b98:	ldr	r1, [sp, #24]
   14b9c:	cmp	r1, #0
   14ba0:	movw	r1, #1
   14ba4:	str	r0, [sp, #4]
   14ba8:	str	r1, [sp]
   14bac:	bne	14bc4 <flatcc_builder_create_buffer@@Base+0x2d8>
   14bb0:	ldr	r0, [sp, #20]
   14bb4:	cmp	r0, #0
   14bb8:	movw	r0, #0
   14bbc:	movne	r0, #1
   14bc0:	str	r0, [sp]
   14bc4:	ldr	r0, [sp]
   14bc8:	tst	r0, #1
   14bcc:	movw	r0, #4
   14bd0:	moveq	r0, #0
   14bd4:	ldr	r1, [sp, #4]
   14bd8:	add	r0, r1, r0
   14bdc:	str	r0, [fp, #-48]	; 0xffffffd0
   14be0:	ldr	r0, [sp, #24]
   14be4:	cmp	r0, #0
   14be8:	beq	14c08 <flatcc_builder_create_buffer@@Base+0x31c>
   14bec:	ldr	r0, [fp, #-8]
   14bf0:	ldr	r0, [r0, #144]	; 0x90
   14bf4:	ldr	r1, [fp, #-48]	; 0xffffffd0
   14bf8:	sub	r0, r0, r1
   14bfc:	bl	147b4 <flatcc_builder_embed_buffer@@Base+0x388>
   14c00:	str	r0, [fp, #-44]	; 0xffffffd4
   14c04:	b	14c20 <flatcc_builder_create_buffer@@Base+0x334>
   14c08:	ldr	r0, [fp, #-8]
   14c0c:	ldr	r0, [r0, #140]	; 0x8c
   14c10:	ldr	r1, [fp, #-48]	; 0xffffffd0
   14c14:	sub	r0, r0, r1
   14c18:	bl	147b4 <flatcc_builder_embed_buffer@@Base+0x388>
   14c1c:	str	r0, [fp, #-44]	; 0xffffffd4
   14c20:	ldr	r0, [fp, #-20]	; 0xffffffec
   14c24:	ldr	r1, [fp, #-48]	; 0xffffffd0
   14c28:	sub	r0, r0, r1
   14c2c:	bl	147b4 <flatcc_builder_embed_buffer@@Base+0x388>
   14c30:	str	r0, [fp, #-40]	; 0xffffffd8
   14c34:	ldr	r0, [fp, #-8]
   14c38:	add	r1, sp, #32
   14c3c:	bl	147c8 <flatcc_builder_embed_buffer@@Base+0x39c>
   14c40:	str	r0, [fp, #-28]	; 0xffffffe4
   14c44:	movw	r1, #0
   14c48:	cmp	r1, r0
   14c4c:	bne	14c70 <flatcc_builder_create_buffer@@Base+0x384>
   14c50:	ldr	r0, [pc, #44]	; 14c84 <flatcc_builder_create_buffer@@Base+0x398>
   14c54:	add	r0, pc, r0
   14c58:	ldr	r1, [pc, #40]	; 14c88 <flatcc_builder_create_buffer@@Base+0x39c>
   14c5c:	add	r1, pc, r1
   14c60:	ldr	r2, [pc, #36]	; 14c8c <flatcc_builder_create_buffer@@Base+0x3a0>
   14c64:	add	r3, pc, r2
   14c68:	movw	r2, #772	; 0x304
   14c6c:	bl	12448 <__assert_fail@plt>
   14c70:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14c74:	str	r0, [fp, #-4]
   14c78:	ldr	r0, [fp, #-4]
   14c7c:	mov	sp, fp
   14c80:	pop	{fp, pc}
   14c84:	andeq	r7, r0, r3, lsr #2
   14c88:	andeq	r5, r0, lr, asr pc
   14c8c:	andeq	r6, r0, r8, lsr #1
   14c90:	andeq	r7, r1, r0, ror #9
   14c94:	sub	sp, sp, #8
   14c98:	str	r0, [sp, #4]
   14c9c:	strh	r1, [sp, #2]
   14ca0:	ldr	r0, [sp, #4]
   14ca4:	ldrh	r0, [r0, #128]	; 0x80
   14ca8:	ldrh	r1, [sp, #2]
   14cac:	cmp	r0, r1
   14cb0:	bge	14cc0 <flatcc_builder_create_buffer@@Base+0x3d4>
   14cb4:	ldrh	r0, [sp, #2]
   14cb8:	ldr	r1, [sp, #4]
   14cbc:	strh	r0, [r1, #128]	; 0x80
   14cc0:	add	sp, sp, #8
   14cc4:	bx	lr
   14cc8:	sub	sp, sp, #4
   14ccc:	str	r0, [sp]
   14cd0:	ldr	r0, [sp]
   14cd4:	add	sp, sp, #4
   14cd8:	bx	lr

00014cdc <flatcc_builder_create_struct@@Base>:
   14cdc:	push	{fp, lr}
   14ce0:	mov	fp, sp
   14ce4:	sub	sp, sp, #96	; 0x60
   14ce8:	str	r0, [fp, #-4]
   14cec:	str	r1, [fp, #-8]
   14cf0:	str	r2, [fp, #-12]
   14cf4:	strh	r3, [fp, #-14]
   14cf8:	ldrh	r0, [fp, #-14]
   14cfc:	cmp	r0, #1
   14d00:	blt	14d08 <flatcc_builder_create_struct@@Base+0x2c>
   14d04:	b	14d28 <flatcc_builder_create_struct@@Base+0x4c>
   14d08:	ldr	r0, [pc, #244]	; 14e04 <flatcc_builder_create_struct@@Base+0x128>
   14d0c:	add	r0, pc, r0
   14d10:	ldr	r1, [pc, #240]	; 14e08 <flatcc_builder_create_struct@@Base+0x12c>
   14d14:	add	r1, pc, r1
   14d18:	ldr	r2, [pc, #236]	; 14e0c <flatcc_builder_create_struct@@Base+0x130>
   14d1c:	add	r3, pc, r2
   14d20:	movw	r2, #783	; 0x30f
   14d24:	bl	12448 <__assert_fail@plt>
   14d28:	ldr	r0, [fp, #-4]
   14d2c:	ldrh	r1, [fp, #-14]
   14d30:	bl	14c94 <flatcc_builder_create_buffer@@Base+0x3a8>
   14d34:	ldr	r0, [fp, #-4]
   14d38:	ldr	r1, [fp, #-12]
   14d3c:	ldrh	r2, [fp, #-14]
   14d40:	bl	14780 <flatcc_builder_embed_buffer@@Base+0x354>
   14d44:	str	r0, [fp, #-20]	; 0xffffffec
   14d48:	movw	r0, #0
   14d4c:	str	r0, [sp, #4]
   14d50:	str	r0, [sp, #8]
   14d54:	ldr	r0, [fp, #-12]
   14d58:	cmp	r0, #0
   14d5c:	bls	14da0 <flatcc_builder_create_struct@@Base+0xc4>
   14d60:	ldr	r0, [fp, #-12]
   14d64:	ldr	r1, [sp, #4]
   14d68:	add	r0, r1, r0
   14d6c:	str	r0, [sp, #4]
   14d70:	ldr	r0, [fp, #-8]
   14d74:	add	r1, sp, #4
   14d78:	add	r1, r1, #8
   14d7c:	ldr	r2, [sp, #8]
   14d80:	str	r0, [r1, r2, lsl #3]
   14d84:	ldr	r0, [fp, #-12]
   14d88:	ldr	r2, [sp, #8]
   14d8c:	add	r1, r1, r2, lsl #3
   14d90:	str	r0, [r1, #4]
   14d94:	ldr	r0, [sp, #8]
   14d98:	add	r0, r0, #1
   14d9c:	str	r0, [sp, #8]
   14da0:	ldr	r0, [fp, #-20]	; 0xffffffec
   14da4:	cmp	r0, #0
   14da8:	bls	14df0 <flatcc_builder_create_struct@@Base+0x114>
   14dac:	ldr	r0, [fp, #-20]	; 0xffffffec
   14db0:	ldr	r1, [sp, #4]
   14db4:	add	r0, r1, r0
   14db8:	str	r0, [sp, #4]
   14dbc:	add	r0, sp, #4
   14dc0:	add	r0, r0, #8
   14dc4:	ldr	r1, [sp, #8]
   14dc8:	ldr	r2, [pc, #64]	; 14e10 <flatcc_builder_create_struct@@Base+0x134>
   14dcc:	ldr	r2, [pc, r2]
   14dd0:	str	r2, [r0, r1, lsl #3]
   14dd4:	ldr	r1, [fp, #-20]	; 0xffffffec
   14dd8:	ldr	r2, [sp, #8]
   14ddc:	add	r0, r0, r2, lsl #3
   14de0:	str	r1, [r0, #4]
   14de4:	ldr	r0, [sp, #8]
   14de8:	add	r0, r0, #1
   14dec:	str	r0, [sp, #8]
   14df0:	ldr	r0, [fp, #-4]
   14df4:	add	r1, sp, #4
   14df8:	bl	147c8 <flatcc_builder_embed_buffer@@Base+0x39c>
   14dfc:	mov	sp, fp
   14e00:	pop	{fp, pc}
   14e04:	andeq	r6, r0, r3, lsl #1
   14e08:	andeq	r5, r0, r6, lsr #29
   14e0c:	andeq	r6, r0, lr, ror r0
   14e10:	andeq	r7, r1, r8, ror r2

00014e14 <flatcc_builder_start_buffer@@Base>:
   14e14:	push	{fp, lr}
   14e18:	mov	fp, sp
   14e1c:	sub	sp, sp, #32
   14e20:	str	r0, [fp, #-8]
   14e24:	str	r1, [fp, #-12]
   14e28:	strh	r2, [fp, #-14]
   14e2c:	str	r3, [sp, #12]
   14e30:	ldr	r0, [fp, #-8]
   14e34:	ldr	r1, [fp, #-8]
   14e38:	ldrh	r1, [r1, #128]	; 0x80
   14e3c:	bl	14f8c <flatcc_builder_start_buffer@@Base+0x178>
   14e40:	cmp	r0, #0
   14e44:	beq	14e54 <flatcc_builder_start_buffer@@Base+0x40>
   14e48:	mvn	r0, #0
   14e4c:	str	r0, [fp, #-4]
   14e50:	b	14f7c <flatcc_builder_start_buffer@@Base+0x168>
   14e54:	ldr	r0, [fp, #-8]
   14e58:	movw	r1, #1
   14e5c:	strh	r1, [r0, #128]	; 0x80
   14e60:	ldr	r0, [fp, #-8]
   14e64:	ldrh	r0, [r0, #132]	; 0x84
   14e68:	ldr	r1, [fp, #-8]
   14e6c:	ldr	r1, [r1, #32]
   14e70:	strh	r0, [r1, #34]	; 0x22
   14e74:	ldrh	r0, [fp, #-14]
   14e78:	ldr	r1, [fp, #-8]
   14e7c:	strh	r0, [r1, #132]	; 0x84
   14e80:	ldr	r0, [fp, #-8]
   14e84:	ldrh	r0, [r0, #164]	; 0xa4
   14e88:	ldr	r1, [fp, #-8]
   14e8c:	ldr	r1, [r1, #32]
   14e90:	strh	r0, [r1, #32]
   14e94:	ldr	r0, [sp, #12]
   14e98:	ldr	r1, [fp, #-8]
   14e9c:	strh	r0, [r1, #164]	; 0xa4
   14ea0:	ldr	r0, [fp, #-8]
   14ea4:	ldr	r0, [r0, #144]	; 0x90
   14ea8:	ldr	r1, [fp, #-8]
   14eac:	ldr	r1, [r1, #32]
   14eb0:	str	r0, [r1, #20]
   14eb4:	ldr	r0, [fp, #-8]
   14eb8:	ldr	r0, [r0, #152]	; 0x98
   14ebc:	ldr	r1, [fp, #-8]
   14ec0:	ldr	r1, [r1, #32]
   14ec4:	str	r0, [r1, #28]
   14ec8:	ldr	r0, [fp, #-8]
   14ecc:	ldr	r0, [r0, #136]	; 0x88
   14ed0:	ldr	r1, [fp, #-8]
   14ed4:	str	r0, [r1, #144]	; 0x90
   14ed8:	ldr	r0, [fp, #-8]
   14edc:	ldr	r1, [r0, #148]	; 0x94
   14ee0:	add	r2, r1, #1
   14ee4:	str	r2, [r0, #148]	; 0x94
   14ee8:	ldr	r0, [fp, #-8]
   14eec:	str	r1, [r0, #152]	; 0x98
   14ef0:	ldr	r0, [fp, #-8]
   14ef4:	ldr	r0, [r0, #168]	; 0xa8
   14ef8:	ldr	r1, [fp, #-8]
   14efc:	ldr	r1, [r1, #32]
   14f00:	str	r0, [r1, #16]
   14f04:	ldr	r0, [fp, #-8]
   14f08:	add	r0, r0, #168	; 0xa8
   14f0c:	ldr	r1, [fp, #-12]
   14f10:	movw	r2, #0
   14f14:	cmp	r1, r2
   14f18:	str	r0, [sp, #8]
   14f1c:	beq	14f2c <flatcc_builder_start_buffer@@Base+0x118>
   14f20:	ldr	r0, [fp, #-12]
   14f24:	str	r0, [sp, #4]
   14f28:	b	14f3c <flatcc_builder_start_buffer@@Base+0x128>
   14f2c:	ldr	r0, [pc, #84]	; 14f88 <flatcc_builder_start_buffer@@Base+0x174>
   14f30:	ldr	r0, [pc, r0]
   14f34:	str	r0, [sp, #4]
   14f38:	b	14f3c <flatcc_builder_start_buffer@@Base+0x128>
   14f3c:	ldr	r0, [sp, #4]
   14f40:	ldrb	r1, [r0]
   14f44:	ldr	r2, [sp, #8]
   14f48:	strb	r1, [r2]
   14f4c:	ldrb	r1, [r0, #1]
   14f50:	strb	r1, [r2, #1]
   14f54:	ldrb	r1, [r0, #2]
   14f58:	strb	r1, [r2, #2]
   14f5c:	ldrb	r0, [r0, #3]
   14f60:	strb	r0, [r2, #3]
   14f64:	ldr	r0, [fp, #-8]
   14f68:	ldr	r0, [r0, #32]
   14f6c:	movw	r1, #1
   14f70:	strh	r1, [r0, #14]
   14f74:	movw	r0, #0
   14f78:	str	r0, [fp, #-4]
   14f7c:	ldr	r0, [fp, #-4]
   14f80:	mov	sp, fp
   14f84:	pop	{fp, pc}
   14f88:	andeq	r7, r1, r4, lsl r1
   14f8c:	push	{fp, lr}
   14f90:	mov	fp, sp
   14f94:	sub	sp, sp, #24
   14f98:	str	r0, [fp, #-8]
   14f9c:	strh	r1, [fp, #-10]
   14fa0:	ldr	r0, [fp, #-8]
   14fa4:	ldr	r1, [r0, #156]	; 0x9c
   14fa8:	add	r1, r1, #1
   14fac:	str	r1, [r0, #156]	; 0x9c
   14fb0:	ldr	r0, [fp, #-8]
   14fb4:	ldr	r0, [r0, #160]	; 0xa0
   14fb8:	cmp	r1, r0
   14fbc:	ble	150a8 <flatcc_builder_start_buffer@@Base+0x294>
   14fc0:	ldr	r0, [fp, #-8]
   14fc4:	ldr	r0, [r0, #176]	; 0xb0
   14fc8:	cmp	r0, #0
   14fcc:	ble	14ff4 <flatcc_builder_start_buffer@@Base+0x1e0>
   14fd0:	ldr	r0, [fp, #-8]
   14fd4:	ldr	r0, [r0, #156]	; 0x9c
   14fd8:	ldr	r1, [fp, #-8]
   14fdc:	ldr	r1, [r1, #176]	; 0xb0
   14fe0:	cmp	r0, r1
   14fe4:	ble	14ff4 <flatcc_builder_start_buffer@@Base+0x1e0>
   14fe8:	mvn	r0, #0
   14fec:	str	r0, [fp, #-4]
   14ff0:	b	1514c <flatcc_builder_start_buffer@@Base+0x338>
   14ff4:	ldr	r0, [fp, #-8]
   14ff8:	ldr	r1, [fp, #-8]
   14ffc:	ldr	r1, [r1, #156]	; 0x9c
   15000:	sub	r1, r1, #1
   15004:	movw	r2, #36	; 0x24
   15008:	mul	r1, r1, r2
   1500c:	movw	r3, #4
   15010:	str	r1, [sp, #8]
   15014:	mov	r1, r3
   15018:	ldr	r3, [sp, #8]
   1501c:	str	r2, [sp, #4]
   15020:	mov	r2, r3
   15024:	ldr	r3, [sp, #4]
   15028:	movw	ip, #0
   1502c:	str	ip, [sp]
   15030:	bl	14120 <flatcc_builder_enter_user_frame_ptr@@Base+0xd4>
   15034:	ldr	r1, [fp, #-8]
   15038:	str	r0, [r1, #32]
   1503c:	movw	r1, #0
   15040:	cmp	r0, r1
   15044:	bne	15054 <flatcc_builder_start_buffer@@Base+0x240>
   15048:	mvn	r0, #0
   1504c:	str	r0, [fp, #-4]
   15050:	b	1514c <flatcc_builder_start_buffer@@Base+0x338>
   15054:	ldr	r0, [fp, #-8]
   15058:	ldr	r0, [r0, #88]	; 0x58
   1505c:	movw	r1, #36	; 0x24
   15060:	udiv	r0, r0, r1
   15064:	ldr	r1, [fp, #-8]
   15068:	str	r0, [r1, #160]	; 0xa0
   1506c:	ldr	r0, [fp, #-8]
   15070:	ldr	r0, [r0, #176]	; 0xb0
   15074:	cmp	r0, #0
   15078:	ble	150a4 <flatcc_builder_start_buffer@@Base+0x290>
   1507c:	ldr	r0, [fp, #-8]
   15080:	ldr	r0, [r0, #176]	; 0xb0
   15084:	ldr	r1, [fp, #-8]
   15088:	ldr	r1, [r1, #160]	; 0xa0
   1508c:	cmp	r0, r1
   15090:	bge	150a4 <flatcc_builder_start_buffer@@Base+0x290>
   15094:	ldr	r0, [fp, #-8]
   15098:	ldr	r0, [r0, #176]	; 0xb0
   1509c:	ldr	r1, [fp, #-8]
   150a0:	str	r0, [r1, #160]	; 0xa0
   150a4:	b	150b8 <flatcc_builder_start_buffer@@Base+0x2a4>
   150a8:	ldr	r0, [fp, #-8]
   150ac:	ldr	r1, [r0, #32]
   150b0:	add	r1, r1, #36	; 0x24
   150b4:	str	r1, [r0, #32]
   150b8:	ldr	r0, [fp, #-8]
   150bc:	ldr	r0, [r0, #20]
   150c0:	ldr	r1, [fp, #-8]
   150c4:	ldr	r1, [r1, #32]
   150c8:	str	r0, [r1, #8]
   150cc:	ldr	r0, [fp, #-8]
   150d0:	ldrh	r0, [r0, #130]	; 0x82
   150d4:	ldr	r1, [fp, #-8]
   150d8:	ldr	r1, [r1, #32]
   150dc:	strh	r0, [r1, #12]
   150e0:	ldrh	r0, [fp, #-10]
   150e4:	ldr	r1, [fp, #-8]
   150e8:	strh	r0, [r1, #130]	; 0x82
   150ec:	ldr	r0, [fp, #-8]
   150f0:	ldr	r0, [r0, #28]
   150f4:	ldr	r1, [fp, #-8]
   150f8:	ldr	r1, [r1, #32]
   150fc:	str	r0, [r1]
   15100:	ldr	r0, [fp, #-8]
   15104:	ldr	r0, [r0, #32]
   15108:	mvn	r1, #3
   1510c:	str	r1, [r0, #4]
   15110:	ldr	r0, [fp, #-8]
   15114:	ldr	r0, [r0, #28]
   15118:	ldr	r1, [fp, #-8]
   1511c:	ldr	r1, [r1, #20]
   15120:	add	r0, r0, r1
   15124:	add	r0, r0, #8
   15128:	sub	r0, r0, #1
   1512c:	mvn	r1, #7
   15130:	and	r0, r0, r1
   15134:	ldr	r1, [fp, #-8]
   15138:	str	r0, [r1, #28]
   1513c:	ldr	r0, [fp, #-8]
   15140:	movw	r1, #0
   15144:	str	r1, [r0, #20]
   15148:	str	r1, [fp, #-4]
   1514c:	ldr	r0, [fp, #-4]
   15150:	mov	sp, fp
   15154:	pop	{fp, pc}

00015158 <flatcc_builder_end_buffer@@Base>:
   15158:	push	{fp, lr}
   1515c:	mov	fp, sp
   15160:	sub	sp, sp, #32
   15164:	str	r0, [fp, #-8]
   15168:	str	r1, [fp, #-12]
   1516c:	ldr	r0, [fp, #-8]
   15170:	ldrh	r0, [r0, #164]	; 0xa4
   15174:	and	r0, r0, #2
   15178:	str	r0, [sp, #12]
   1517c:	ldr	r0, [fp, #-8]
   15180:	ldr	r0, [r0, #152]	; 0x98
   15184:	cmp	r0, #0
   15188:	movw	r0, #0
   1518c:	moveq	r0, #1
   15190:	tst	r0, #1
   15194:	movw	r0, #0
   15198:	moveq	r0, #1
   1519c:	ldr	r1, [sp, #12]
   151a0:	orr	r0, r1, r0
   151a4:	str	r0, [sp, #12]
   151a8:	ldr	r0, [fp, #-8]
   151ac:	ldr	r0, [r0, #32]
   151b0:	ldrh	r0, [r0, #14]
   151b4:	cmp	r0, #1
   151b8:	bne	151c0 <flatcc_builder_end_buffer@@Base+0x68>
   151bc:	b	151e0 <flatcc_builder_end_buffer@@Base+0x88>
   151c0:	ldr	r0, [pc, #232]	; 152b0 <flatcc_builder_end_buffer@@Base+0x158>
   151c4:	add	r0, pc, r0
   151c8:	ldr	r1, [pc, #228]	; 152b4 <flatcc_builder_end_buffer@@Base+0x15c>
   151cc:	add	r1, pc, r1
   151d0:	ldr	r2, [pc, #224]	; 152b8 <flatcc_builder_end_buffer@@Base+0x160>
   151d4:	add	r3, pc, r2
   151d8:	movw	r2, #838	; 0x346
   151dc:	bl	12448 <__assert_fail@plt>
   151e0:	ldr	r0, [fp, #-8]
   151e4:	ldr	r1, [fp, #-8]
   151e8:	ldrh	r1, [r1, #132]	; 0x84
   151ec:	bl	14c94 <flatcc_builder_create_buffer@@Base+0x3a8>
   151f0:	ldr	r0, [fp, #-8]
   151f4:	ldr	r1, [fp, #-8]
   151f8:	add	r1, r1, #168	; 0xa8
   151fc:	ldr	r2, [fp, #-8]
   15200:	ldrh	r2, [r2, #132]	; 0x84
   15204:	ldr	r3, [fp, #-12]
   15208:	ldr	ip, [fp, #-8]
   1520c:	ldrh	ip, [ip, #128]	; 0x80
   15210:	ldr	lr, [sp, #12]
   15214:	uxth	r2, r2
   15218:	uxth	ip, ip
   1521c:	str	ip, [sp]
   15220:	str	lr, [sp, #4]
   15224:	bl	148ec <flatcc_builder_create_buffer@@Base>
   15228:	str	r0, [sp, #16]
   1522c:	movw	r1, #0
   15230:	cmp	r1, r0
   15234:	bne	15244 <flatcc_builder_end_buffer@@Base+0xec>
   15238:	movw	r0, #0
   1523c:	str	r0, [fp, #-4]
   15240:	b	152a4 <flatcc_builder_end_buffer@@Base+0x14c>
   15244:	ldr	r0, [fp, #-8]
   15248:	ldr	r0, [r0, #32]
   1524c:	ldr	r0, [r0, #20]
   15250:	ldr	r1, [fp, #-8]
   15254:	str	r0, [r1, #144]	; 0x90
   15258:	ldr	r0, [fp, #-8]
   1525c:	ldr	r0, [r0, #32]
   15260:	ldr	r0, [r0, #28]
   15264:	ldr	r1, [fp, #-8]
   15268:	str	r0, [r1, #152]	; 0x98
   1526c:	ldr	r0, [fp, #-8]
   15270:	ldr	r0, [r0, #32]
   15274:	ldr	r0, [r0, #16]
   15278:	ldr	r1, [fp, #-8]
   1527c:	str	r0, [r1, #168]	; 0xa8
   15280:	ldr	r0, [fp, #-8]
   15284:	ldr	r0, [r0, #32]
   15288:	ldrh	r0, [r0, #32]
   1528c:	ldr	r1, [fp, #-8]
   15290:	strh	r0, [r1, #164]	; 0xa4
   15294:	ldr	r0, [fp, #-8]
   15298:	bl	152bc <flatcc_builder_end_buffer@@Base+0x164>
   1529c:	ldr	r0, [sp, #16]
   152a0:	str	r0, [fp, #-4]
   152a4:	ldr	r0, [fp, #-4]
   152a8:	mov	sp, fp
   152ac:	pop	{fp, pc}
   152b0:	andeq	r5, r0, ip, lsr ip
   152b4:	andeq	r5, r0, lr, ror #19
   152b8:	andeq	r5, r0, r8, asr ip
   152bc:	push	{fp, lr}
   152c0:	mov	fp, sp
   152c4:	sub	sp, sp, #8
   152c8:	str	r0, [sp, #4]
   152cc:	ldr	r0, [sp, #4]
   152d0:	ldr	r0, [r0, #16]
   152d4:	ldr	r1, [sp, #4]
   152d8:	ldr	r2, [r1, #20]
   152dc:	movw	r1, #0
   152e0:	and	r1, r1, #255	; 0xff
   152e4:	bl	12418 <memset@plt>
   152e8:	ldr	r0, [sp, #4]
   152ec:	ldr	r0, [r0, #32]
   152f0:	ldr	r0, [r0, #8]
   152f4:	ldr	r1, [sp, #4]
   152f8:	str	r0, [r1, #20]
   152fc:	ldr	r0, [sp, #4]
   15300:	ldr	r0, [r0, #32]
   15304:	ldr	r0, [r0]
   15308:	ldr	r1, [sp, #4]
   1530c:	str	r0, [r1, #28]
   15310:	ldr	r0, [sp, #4]
   15314:	ldr	r1, [sp, #4]
   15318:	ldr	r1, [r1, #32]
   1531c:	ldr	r1, [r1, #4]
   15320:	bl	153e8 <flatcc_builder_start_struct@@Base+0x70>
   15324:	ldr	r0, [sp, #4]
   15328:	ldr	r1, [sp, #4]
   1532c:	ldrh	r1, [r1, #130]	; 0x82
   15330:	bl	14c94 <flatcc_builder_create_buffer@@Base+0x3a8>
   15334:	ldr	r0, [sp, #4]
   15338:	ldr	r0, [r0, #32]
   1533c:	ldrh	r0, [r0, #12]
   15340:	ldr	r1, [sp, #4]
   15344:	strh	r0, [r1, #130]	; 0x82
   15348:	ldr	r0, [sp, #4]
   1534c:	ldr	r1, [r0, #32]
   15350:	mvn	r2, #35	; 0x23
   15354:	add	r1, r1, r2
   15358:	str	r1, [r0, #32]
   1535c:	ldr	r0, [sp, #4]
   15360:	ldr	r1, [r0, #156]	; 0x9c
   15364:	mvn	r2, #0
   15368:	add	r1, r1, r2
   1536c:	str	r1, [r0, #156]	; 0x9c
   15370:	mov	sp, fp
   15374:	pop	{fp, pc}

00015378 <flatcc_builder_start_struct@@Base>:
   15378:	push	{fp, lr}
   1537c:	mov	fp, sp
   15380:	sub	sp, sp, #16
   15384:	str	r0, [sp, #8]
   15388:	str	r1, [sp, #4]
   1538c:	strh	r2, [sp, #2]
   15390:	ldr	r0, [sp, #8]
   15394:	ldrh	r1, [sp, #2]
   15398:	bl	14f8c <flatcc_builder_start_buffer@@Base+0x178>
   1539c:	cmp	r0, #0
   153a0:	beq	153b0 <flatcc_builder_start_struct@@Base+0x38>
   153a4:	movw	r0, #0
   153a8:	str	r0, [fp, #-4]
   153ac:	b	153dc <flatcc_builder_start_struct@@Base+0x64>
   153b0:	ldr	r0, [sp, #8]
   153b4:	ldr	r0, [r0, #32]
   153b8:	movw	r1, #2
   153bc:	strh	r1, [r0, #14]
   153c0:	ldr	r0, [sp, #8]
   153c4:	mvn	r1, #3
   153c8:	bl	153e8 <flatcc_builder_start_struct@@Base+0x70>
   153cc:	ldr	r0, [sp, #8]
   153d0:	ldr	r1, [sp, #4]
   153d4:	bl	15474 <flatcc_builder_start_struct@@Base+0xfc>
   153d8:	str	r0, [fp, #-4]
   153dc:	ldr	r0, [fp, #-4]
   153e0:	mov	sp, fp
   153e4:	pop	{fp, pc}
   153e8:	sub	sp, sp, #12
   153ec:	str	r0, [sp, #8]
   153f0:	str	r1, [sp, #4]
   153f4:	ldr	r0, [sp, #8]
   153f8:	add	r0, r0, #52	; 0x34
   153fc:	add	r0, r0, #8
   15400:	str	r0, [sp]
   15404:	ldr	r0, [sp, #8]
   15408:	ldr	r0, [r0, #60]	; 0x3c
   1540c:	ldr	r1, [sp, #8]
   15410:	ldr	r1, [r1, #28]
   15414:	add	r0, r0, r1
   15418:	ldr	r1, [sp, #8]
   1541c:	str	r0, [r1, #16]
   15420:	ldr	r0, [sp]
   15424:	ldr	r0, [r0, #4]
   15428:	ldr	r1, [sp, #8]
   1542c:	ldr	r1, [r1, #28]
   15430:	sub	r0, r0, r1
   15434:	ldr	r1, [sp, #8]
   15438:	str	r0, [r1, #24]
   1543c:	ldr	r0, [sp, #8]
   15440:	ldr	r0, [r0, #24]
   15444:	ldr	r1, [sp, #4]
   15448:	cmp	r0, r1
   1544c:	bls	1545c <flatcc_builder_start_struct@@Base+0xe4>
   15450:	ldr	r0, [sp, #4]
   15454:	ldr	r1, [sp, #8]
   15458:	str	r0, [r1, #24]
   1545c:	ldr	r0, [sp, #4]
   15460:	ldr	r1, [sp, #8]
   15464:	ldr	r1, [r1, #32]
   15468:	str	r0, [r1, #4]
   1546c:	add	sp, sp, #12
   15470:	bx	lr
   15474:	push	{fp, lr}
   15478:	mov	fp, sp
   1547c:	sub	sp, sp, #16
   15480:	str	r0, [sp, #8]
   15484:	str	r1, [sp, #4]
   15488:	ldr	r0, [sp, #8]
   1548c:	ldr	r0, [r0, #20]
   15490:	str	r0, [sp]
   15494:	ldr	r0, [sp, #4]
   15498:	ldr	r1, [sp, #8]
   1549c:	ldr	r2, [r1, #20]
   154a0:	add	r0, r2, r0
   154a4:	str	r0, [r1, #20]
   154a8:	ldr	r1, [sp, #8]
   154ac:	ldr	r1, [r1, #24]
   154b0:	cmp	r0, r1
   154b4:	bcc	154e8 <flatcc_builder_start_struct@@Base+0x170>
   154b8:	ldr	r0, [sp, #8]
   154bc:	ldr	r1, [sp, #8]
   154c0:	ldr	r1, [r1, #20]
   154c4:	add	r1, r1, #1
   154c8:	mvn	r2, #3
   154cc:	bl	195d0 <flatcc_builder_get_emit_context@@Base+0x40>
   154d0:	cmp	r0, #0
   154d4:	beq	154e4 <flatcc_builder_start_struct@@Base+0x16c>
   154d8:	movw	r0, #0
   154dc:	str	r0, [fp, #-4]
   154e0:	b	154fc <flatcc_builder_start_struct@@Base+0x184>
   154e4:	b	154e8 <flatcc_builder_start_struct@@Base+0x170>
   154e8:	ldr	r0, [sp, #8]
   154ec:	ldr	r0, [r0, #16]
   154f0:	ldr	r1, [sp]
   154f4:	add	r0, r0, r1
   154f8:	str	r0, [fp, #-4]
   154fc:	ldr	r0, [fp, #-4]
   15500:	mov	sp, fp
   15504:	pop	{fp, pc}

00015508 <flatcc_builder_struct_edit@@Base>:
   15508:	sub	sp, sp, #4
   1550c:	str	r0, [sp]
   15510:	ldr	r0, [sp]
   15514:	ldr	r0, [r0, #16]
   15518:	add	sp, sp, #4
   1551c:	bx	lr

00015520 <flatcc_builder_end_struct@@Base>:
   15520:	push	{fp, lr}
   15524:	mov	fp, sp
   15528:	sub	sp, sp, #16
   1552c:	str	r0, [sp, #8]
   15530:	ldr	r0, [sp, #8]
   15534:	ldr	r0, [r0, #32]
   15538:	ldrh	r0, [r0, #14]
   1553c:	cmp	r0, #2
   15540:	bne	15548 <flatcc_builder_end_struct@@Base+0x28>
   15544:	b	15568 <flatcc_builder_end_struct@@Base+0x48>
   15548:	ldr	r0, [pc, #112]	; 155c0 <flatcc_builder_end_struct@@Base+0xa0>
   1554c:	add	r0, pc, r0
   15550:	ldr	r1, [pc, #108]	; 155c4 <flatcc_builder_end_struct@@Base+0xa4>
   15554:	add	r1, pc, r1
   15558:	ldr	r2, [pc, #104]	; 155c8 <flatcc_builder_end_struct@@Base+0xa8>
   1555c:	add	r3, pc, r2
   15560:	movw	r2, #872	; 0x368
   15564:	bl	12448 <__assert_fail@plt>
   15568:	ldr	r0, [sp, #8]
   1556c:	ldr	r1, [sp, #8]
   15570:	ldr	r1, [r1, #16]
   15574:	ldr	r2, [sp, #8]
   15578:	ldr	r2, [r2, #20]
   1557c:	ldr	r3, [sp, #8]
   15580:	ldrh	r3, [r3, #130]	; 0x82
   15584:	bl	14cdc <flatcc_builder_create_struct@@Base>
   15588:	str	r0, [sp, #4]
   1558c:	movw	r1, #0
   15590:	cmp	r1, r0
   15594:	bne	155a4 <flatcc_builder_end_struct@@Base+0x84>
   15598:	movw	r0, #0
   1559c:	str	r0, [fp, #-4]
   155a0:	b	155b4 <flatcc_builder_end_struct@@Base+0x94>
   155a4:	ldr	r0, [sp, #8]
   155a8:	bl	152bc <flatcc_builder_end_buffer@@Base+0x164>
   155ac:	ldr	r0, [sp, #4]
   155b0:	str	r0, [fp, #-4]
   155b4:	ldr	r0, [fp, #-4]
   155b8:	mov	sp, fp
   155bc:	pop	{fp, pc}
   155c0:	andeq	r5, r0, r9, lsr r9
   155c4:	andeq	r5, r0, r6, ror #12
   155c8:	andeq	r5, r0, r5, asr r9

000155cc <flatcc_builder_extend_vector@@Base>:
   155cc:	push	{fp, lr}
   155d0:	mov	fp, sp
   155d4:	sub	sp, sp, #16
   155d8:	str	r0, [sp, #8]
   155dc:	str	r1, [sp, #4]
   155e0:	ldr	r0, [sp, #8]
   155e4:	ldr	r1, [sp, #4]
   155e8:	ldr	r2, [sp, #8]
   155ec:	ldr	r2, [r2, #32]
   155f0:	ldr	r2, [r2, #24]
   155f4:	bl	15638 <flatcc_builder_extend_vector@@Base+0x6c>
   155f8:	cmp	r0, #0
   155fc:	beq	1560c <flatcc_builder_extend_vector@@Base+0x40>
   15600:	movw	r0, #0
   15604:	str	r0, [fp, #-4]
   15608:	b	1562c <flatcc_builder_extend_vector@@Base+0x60>
   1560c:	ldr	r0, [sp, #8]
   15610:	ldr	r1, [sp, #8]
   15614:	ldr	r1, [r1, #32]
   15618:	ldr	r1, [r1, #16]
   1561c:	ldr	r2, [sp, #4]
   15620:	mul	r1, r1, r2
   15624:	bl	15474 <flatcc_builder_start_struct@@Base+0xfc>
   15628:	str	r0, [fp, #-4]
   1562c:	ldr	r0, [fp, #-4]
   15630:	mov	sp, fp
   15634:	pop	{fp, pc}
   15638:	push	{fp, lr}
   1563c:	mov	fp, sp
   15640:	sub	sp, sp, #24
   15644:	str	r0, [fp, #-8]
   15648:	str	r1, [sp, #12]
   1564c:	str	r2, [sp, #8]
   15650:	ldr	r0, [fp, #-8]
   15654:	ldr	r0, [r0, #32]
   15658:	ldr	r0, [r0, #20]
   1565c:	str	r0, [sp, #4]
   15660:	ldr	r0, [sp, #4]
   15664:	ldr	r1, [sp, #12]
   15668:	add	r0, r0, r1
   1566c:	str	r0, [sp]
   15670:	ldr	r0, [sp, #4]
   15674:	ldr	r1, [sp]
   15678:	cmp	r0, r1
   1567c:	bhi	15690 <flatcc_builder_extend_vector@@Base+0xc4>
   15680:	ldr	r0, [sp]
   15684:	ldr	r1, [sp, #8]
   15688:	cmp	r0, r1
   1568c:	bls	156e0 <flatcc_builder_extend_vector@@Base+0x114>
   15690:	ldr	r0, [sp, #4]
   15694:	ldr	r1, [sp]
   15698:	cmp	r0, r1
   1569c:	bhi	156b4 <flatcc_builder_extend_vector@@Base+0xe8>
   156a0:	ldr	r0, [sp]
   156a4:	ldr	r1, [sp, #8]
   156a8:	cmp	r0, r1
   156ac:	bhi	156b4 <flatcc_builder_extend_vector@@Base+0xe8>
   156b0:	b	156d4 <flatcc_builder_extend_vector@@Base+0x108>
   156b4:	ldr	r0, [pc, #72]	; 15704 <flatcc_builder_extend_vector@@Base+0x138>
   156b8:	add	r0, pc, r0
   156bc:	ldr	r1, [pc, #68]	; 15708 <flatcc_builder_extend_vector@@Base+0x13c>
   156c0:	add	r1, pc, r1
   156c4:	ldr	r2, [pc, #64]	; 1570c <flatcc_builder_extend_vector@@Base+0x140>
   156c8:	add	r3, pc, r2
   156cc:	movw	r2, #892	; 0x37c
   156d0:	bl	12448 <__assert_fail@plt>
   156d4:	mvn	r0, #0
   156d8:	str	r0, [fp, #-4]
   156dc:	b	156f8 <flatcc_builder_extend_vector@@Base+0x12c>
   156e0:	ldr	r0, [sp]
   156e4:	ldr	r1, [fp, #-8]
   156e8:	ldr	r1, [r1, #32]
   156ec:	str	r0, [r1, #20]
   156f0:	movw	r0, #0
   156f4:	str	r0, [fp, #-4]
   156f8:	ldr	r0, [fp, #-4]
   156fc:	mov	sp, fp
   15700:	pop	{fp, pc}
   15704:	andeq	r6, r0, r8, asr #11
   15708:	strdeq	r5, [r0], -sl
   1570c:	ldrdeq	r6, [r0], -r3

00015710 <flatcc_builder_vector_push@@Base>:
   15710:	push	{fp, lr}
   15714:	mov	fp, sp
   15718:	sub	sp, sp, #16
   1571c:	str	r0, [sp, #8]
   15720:	str	r1, [sp, #4]
   15724:	ldr	r0, [sp, #8]
   15728:	ldr	r0, [r0, #32]
   1572c:	ldrh	r0, [r0, #14]
   15730:	cmp	r0, #4
   15734:	bne	1573c <flatcc_builder_vector_push@@Base+0x2c>
   15738:	b	1575c <flatcc_builder_vector_push@@Base+0x4c>
   1573c:	ldr	r0, [pc, #196]	; 15808 <flatcc_builder_vector_push@@Base+0xf8>
   15740:	add	r0, pc, r0
   15744:	ldr	r1, [pc, #192]	; 1580c <flatcc_builder_vector_push@@Base+0xfc>
   15748:	add	r1, pc, r1
   1574c:	ldr	r2, [pc, #188]	; 15810 <flatcc_builder_vector_push@@Base+0x100>
   15750:	add	r3, pc, r2
   15754:	movw	r2, #907	; 0x38b
   15758:	bl	12448 <__assert_fail@plt>
   1575c:	ldr	r0, [sp, #8]
   15760:	ldr	r0, [r0, #32]
   15764:	ldr	r0, [r0, #20]
   15768:	ldr	r1, [sp, #8]
   1576c:	ldr	r1, [r1, #32]
   15770:	ldr	r1, [r1, #24]
   15774:	cmp	r0, r1
   15778:	bls	157cc <flatcc_builder_vector_push@@Base+0xbc>
   1577c:	ldr	r0, [sp, #8]
   15780:	ldr	r0, [r0, #32]
   15784:	ldr	r0, [r0, #20]
   15788:	ldr	r1, [sp, #8]
   1578c:	ldr	r1, [r1, #32]
   15790:	ldr	r1, [r1, #24]
   15794:	cmp	r0, r1
   15798:	bhi	157a0 <flatcc_builder_vector_push@@Base+0x90>
   1579c:	b	157c0 <flatcc_builder_vector_push@@Base+0xb0>
   157a0:	ldr	r0, [pc, #108]	; 15814 <flatcc_builder_vector_push@@Base+0x104>
   157a4:	add	r0, pc, r0
   157a8:	ldr	r1, [pc, #104]	; 15818 <flatcc_builder_vector_push@@Base+0x108>
   157ac:	add	r1, pc, r1
   157b0:	ldr	r2, [pc, #100]	; 1581c <flatcc_builder_vector_push@@Base+0x10c>
   157b4:	add	r3, pc, r2
   157b8:	movw	r2, #908	; 0x38c
   157bc:	bl	12448 <__assert_fail@plt>
   157c0:	movw	r0, #0
   157c4:	str	r0, [fp, #-4]
   157c8:	b	157fc <flatcc_builder_vector_push@@Base+0xec>
   157cc:	ldr	r0, [sp, #8]
   157d0:	ldr	r0, [r0, #32]
   157d4:	ldr	r1, [r0, #20]
   157d8:	add	r1, r1, #1
   157dc:	str	r1, [r0, #20]
   157e0:	ldr	r0, [sp, #8]
   157e4:	ldr	r1, [sp, #4]
   157e8:	ldr	r2, [sp, #8]
   157ec:	ldr	r2, [r2, #32]
   157f0:	ldr	r2, [r2, #16]
   157f4:	bl	15820 <flatcc_builder_vector_push@@Base+0x110>
   157f8:	str	r0, [fp, #-4]
   157fc:	ldr	r0, [fp, #-4]
   15800:	mov	sp, fp
   15804:	pop	{fp, pc}
   15808:			; <UNDEFINED> instruction: 0x000057b4
   1580c:	andeq	r5, r0, r2, ror r4
   15810:	ldrdeq	r5, [r0], -r0
   15814:			; <UNDEFINED> instruction: 0x000057bf
   15818:	andeq	r5, r0, lr, lsl #8
   1581c:	andeq	r5, r0, ip, ror #14
   15820:	push	{fp, lr}
   15824:	mov	fp, sp
   15828:	sub	sp, sp, #24
   1582c:	str	r0, [fp, #-8]
   15830:	str	r1, [sp, #12]
   15834:	str	r2, [sp, #8]
   15838:	ldr	r0, [fp, #-8]
   1583c:	ldr	r1, [sp, #8]
   15840:	bl	15474 <flatcc_builder_start_struct@@Base+0xfc>
   15844:	str	r0, [sp, #4]
   15848:	movw	r1, #0
   1584c:	cmp	r0, r1
   15850:	bne	15860 <flatcc_builder_vector_push@@Base+0x150>
   15854:	movw	r0, #0
   15858:	str	r0, [fp, #-4]
   1585c:	b	15878 <flatcc_builder_vector_push@@Base+0x168>
   15860:	ldr	r0, [sp, #4]
   15864:	ldr	r1, [sp, #12]
   15868:	ldr	r2, [sp, #8]
   1586c:	bl	123ac <memcpy@plt>
   15870:	ldr	r0, [sp, #4]
   15874:	str	r0, [fp, #-4]
   15878:	ldr	r0, [fp, #-4]
   1587c:	mov	sp, fp
   15880:	pop	{fp, pc}

00015884 <flatcc_builder_append_vector@@Base>:
   15884:	push	{fp, lr}
   15888:	mov	fp, sp
   1588c:	sub	sp, sp, #16
   15890:	str	r0, [sp, #8]
   15894:	str	r1, [sp, #4]
   15898:	str	r2, [sp]
   1589c:	ldr	r0, [sp, #8]
   158a0:	ldr	r0, [r0, #32]
   158a4:	ldrh	r0, [r0, #14]
   158a8:	cmp	r0, #4
   158ac:	bne	158b4 <flatcc_builder_append_vector@@Base+0x30>
   158b0:	b	158d4 <flatcc_builder_append_vector@@Base+0x50>
   158b4:	ldr	r0, [pc, #116]	; 15930 <flatcc_builder_append_vector@@Base+0xac>
   158b8:	add	r0, pc, r0
   158bc:	ldr	r1, [pc, #112]	; 15934 <flatcc_builder_append_vector@@Base+0xb0>
   158c0:	add	r1, pc, r1
   158c4:	ldr	r2, [pc, #108]	; 15938 <flatcc_builder_append_vector@@Base+0xb4>
   158c8:	add	r3, pc, r2
   158cc:	movw	r2, #915	; 0x393
   158d0:	bl	12448 <__assert_fail@plt>
   158d4:	ldr	r0, [sp, #8]
   158d8:	ldr	r1, [sp]
   158dc:	ldr	r2, [sp, #8]
   158e0:	ldr	r2, [r2, #32]
   158e4:	ldr	r2, [r2, #24]
   158e8:	bl	15638 <flatcc_builder_extend_vector@@Base+0x6c>
   158ec:	cmp	r0, #0
   158f0:	beq	15900 <flatcc_builder_append_vector@@Base+0x7c>
   158f4:	movw	r0, #0
   158f8:	str	r0, [fp, #-4]
   158fc:	b	15924 <flatcc_builder_append_vector@@Base+0xa0>
   15900:	ldr	r0, [sp, #8]
   15904:	ldr	r1, [sp, #4]
   15908:	ldr	r2, [sp, #8]
   1590c:	ldr	r2, [r2, #32]
   15910:	ldr	r2, [r2, #16]
   15914:	ldr	r3, [sp]
   15918:	mul	r2, r2, r3
   1591c:	bl	15820 <flatcc_builder_vector_push@@Base+0x110>
   15920:	str	r0, [fp, #-4]
   15924:	ldr	r0, [fp, #-4]
   15928:	mov	sp, fp
   1592c:	pop	{fp, pc}
   15930:	andeq	r5, r0, ip, lsr r6
   15934:	strdeq	r5, [r0], -sl
   15938:	ldrdeq	r5, [r0], -r8

0001593c <flatcc_builder_extend_offset_vector@@Base>:
   1593c:	push	{fp, lr}
   15940:	mov	fp, sp
   15944:	sub	sp, sp, #16
   15948:	ldr	r2, [pc, #68]	; 15994 <flatcc_builder_extend_offset_vector@@Base+0x58>
   1594c:	str	r0, [sp, #8]
   15950:	str	r1, [sp, #4]
   15954:	ldr	r0, [sp, #8]
   15958:	ldr	r1, [sp, #4]
   1595c:	bl	15638 <flatcc_builder_extend_vector@@Base+0x6c>
   15960:	cmp	r0, #0
   15964:	beq	15974 <flatcc_builder_extend_offset_vector@@Base+0x38>
   15968:	movw	r0, #0
   1596c:	str	r0, [fp, #-4]
   15970:	b	15988 <flatcc_builder_extend_offset_vector@@Base+0x4c>
   15974:	ldr	r0, [sp, #8]
   15978:	ldr	r1, [sp, #4]
   1597c:	lsl	r1, r1, #2
   15980:	bl	15474 <flatcc_builder_start_struct@@Base+0xfc>
   15984:	str	r0, [fp, #-4]
   15988:	ldr	r0, [fp, #-4]
   1598c:	mov	sp, fp
   15990:	pop	{fp, pc}
   15994:	svccc	0x00ffffff

00015998 <flatcc_builder_offset_vector_push@@Base>:
   15998:	push	{fp, lr}
   1599c:	mov	fp, sp
   159a0:	sub	sp, sp, #16
   159a4:	str	r0, [sp, #8]
   159a8:	str	r1, [sp, #4]
   159ac:	ldr	r0, [sp, #8]
   159b0:	ldr	r0, [r0, #32]
   159b4:	ldrh	r0, [r0, #14]
   159b8:	cmp	r0, #5
   159bc:	bne	159c4 <flatcc_builder_offset_vector_push@@Base+0x2c>
   159c0:	b	159e4 <flatcc_builder_offset_vector_push@@Base+0x4c>
   159c4:	ldr	r0, [pc, #152]	; 15a64 <flatcc_builder_offset_vector_push@@Base+0xcc>
   159c8:	add	r0, pc, r0
   159cc:	ldr	r1, [pc, #148]	; 15a68 <flatcc_builder_offset_vector_push@@Base+0xd0>
   159d0:	add	r1, pc, r1
   159d4:	ldr	r2, [pc, #144]	; 15a6c <flatcc_builder_offset_vector_push@@Base+0xd4>
   159d8:	add	r3, pc, r2
   159dc:	movw	r2, #934	; 0x3a6
   159e0:	bl	12448 <__assert_fail@plt>
   159e4:	ldr	r0, [pc, #132]	; 15a70 <flatcc_builder_offset_vector_push@@Base+0xd8>
   159e8:	ldr	r1, [sp, #8]
   159ec:	ldr	r1, [r1, #32]
   159f0:	ldr	r1, [r1, #20]
   159f4:	cmp	r1, r0
   159f8:	bne	15a08 <flatcc_builder_offset_vector_push@@Base+0x70>
   159fc:	movw	r0, #0
   15a00:	str	r0, [fp, #-4]
   15a04:	b	15a58 <flatcc_builder_offset_vector_push@@Base+0xc0>
   15a08:	ldr	r0, [sp, #8]
   15a0c:	ldr	r0, [r0, #32]
   15a10:	ldr	r1, [r0, #20]
   15a14:	add	r1, r1, #1
   15a18:	str	r1, [r0, #20]
   15a1c:	ldr	r0, [sp, #8]
   15a20:	movw	r1, #4
   15a24:	bl	15474 <flatcc_builder_start_struct@@Base+0xfc>
   15a28:	str	r0, [sp]
   15a2c:	movw	r1, #0
   15a30:	cmp	r1, r0
   15a34:	bne	15a44 <flatcc_builder_offset_vector_push@@Base+0xac>
   15a38:	movw	r0, #0
   15a3c:	str	r0, [fp, #-4]
   15a40:	b	15a58 <flatcc_builder_offset_vector_push@@Base+0xc0>
   15a44:	ldr	r0, [sp, #4]
   15a48:	ldr	r1, [sp]
   15a4c:	str	r0, [r1]
   15a50:	ldr	r0, [sp]
   15a54:	str	r0, [fp, #-4]
   15a58:	ldr	r0, [fp, #-4]
   15a5c:	mov	sp, fp
   15a60:	pop	{fp, pc}
   15a64:	andeq	r5, r0, r5, lsr #12
   15a68:	andeq	r5, r0, sl, ror #3
   15a6c:	andeq	r5, r0, r8, asr #12
   15a70:	svccc	0x00ffffff

00015a74 <flatcc_builder_append_offset_vector@@Base>:
   15a74:	push	{fp, lr}
   15a78:	mov	fp, sp
   15a7c:	sub	sp, sp, #16
   15a80:	str	r0, [sp, #8]
   15a84:	str	r1, [sp, #4]
   15a88:	str	r2, [sp]
   15a8c:	ldr	r0, [sp, #8]
   15a90:	ldr	r0, [r0, #32]
   15a94:	ldrh	r0, [r0, #14]
   15a98:	cmp	r0, #5
   15a9c:	bne	15aa4 <flatcc_builder_append_offset_vector@@Base+0x30>
   15aa0:	b	15ac4 <flatcc_builder_append_offset_vector@@Base+0x50>
   15aa4:	ldr	r0, [pc, #96]	; 15b0c <flatcc_builder_append_offset_vector@@Base+0x98>
   15aa8:	add	r0, pc, r0
   15aac:	ldr	r1, [pc, #92]	; 15b10 <flatcc_builder_append_offset_vector@@Base+0x9c>
   15ab0:	add	r1, pc, r1
   15ab4:	ldr	r2, [pc, #88]	; 15b14 <flatcc_builder_append_offset_vector@@Base+0xa0>
   15ab8:	add	r3, pc, r2
   15abc:	movw	r2, #948	; 0x3b4
   15ac0:	bl	12448 <__assert_fail@plt>
   15ac4:	ldr	r2, [pc, #76]	; 15b18 <flatcc_builder_append_offset_vector@@Base+0xa4>
   15ac8:	ldr	r0, [sp, #8]
   15acc:	ldr	r1, [sp]
   15ad0:	bl	15638 <flatcc_builder_extend_vector@@Base+0x6c>
   15ad4:	cmp	r0, #0
   15ad8:	beq	15ae8 <flatcc_builder_append_offset_vector@@Base+0x74>
   15adc:	movw	r0, #0
   15ae0:	str	r0, [fp, #-4]
   15ae4:	b	15b00 <flatcc_builder_append_offset_vector@@Base+0x8c>
   15ae8:	ldr	r0, [sp, #8]
   15aec:	ldr	r1, [sp, #4]
   15af0:	ldr	r2, [sp]
   15af4:	lsl	r2, r2, #2
   15af8:	bl	15820 <flatcc_builder_vector_push@@Base+0x110>
   15afc:	str	r0, [fp, #-4]
   15b00:	ldr	r0, [fp, #-4]
   15b04:	mov	sp, fp
   15b08:	pop	{fp, pc}
   15b0c:	andeq	r5, r0, r5, asr #10
   15b10:	andeq	r5, r0, sl, lsl #2
   15b14:	andeq	r5, r0, sl, asr #11
   15b18:	svccc	0x00ffffff

00015b1c <flatcc_builder_extend_string@@Base>:
   15b1c:	push	{fp, lr}
   15b20:	mov	fp, sp
   15b24:	sub	sp, sp, #16
   15b28:	str	r0, [sp, #8]
   15b2c:	str	r1, [sp, #4]
   15b30:	ldr	r0, [sp, #8]
   15b34:	ldr	r0, [r0, #32]
   15b38:	ldrh	r0, [r0, #14]
   15b3c:	cmp	r0, #6
   15b40:	bne	15b48 <flatcc_builder_extend_string@@Base+0x2c>
   15b44:	b	15b68 <flatcc_builder_extend_string@@Base+0x4c>
   15b48:	ldr	r0, [pc, #88]	; 15ba8 <flatcc_builder_extend_string@@Base+0x8c>
   15b4c:	add	r0, pc, r0
   15b50:	ldr	r1, [pc, #84]	; 15bac <flatcc_builder_extend_string@@Base+0x90>
   15b54:	add	r1, pc, r1
   15b58:	ldr	r2, [pc, #80]	; 15bb0 <flatcc_builder_extend_string@@Base+0x94>
   15b5c:	add	r3, pc, r2
   15b60:	movw	r2, #957	; 0x3bd
   15b64:	bl	12448 <__assert_fail@plt>
   15b68:	ldr	r0, [sp, #8]
   15b6c:	ldr	r1, [sp, #4]
   15b70:	mvn	r2, #0
   15b74:	bl	15638 <flatcc_builder_extend_vector@@Base+0x6c>
   15b78:	cmp	r0, #0
   15b7c:	beq	15b8c <flatcc_builder_extend_string@@Base+0x70>
   15b80:	movw	r0, #0
   15b84:	str	r0, [fp, #-4]
   15b88:	b	15b9c <flatcc_builder_extend_string@@Base+0x80>
   15b8c:	ldr	r0, [sp, #8]
   15b90:	ldr	r1, [sp, #4]
   15b94:	bl	15474 <flatcc_builder_start_struct@@Base+0xfc>
   15b98:	str	r0, [fp, #-4]
   15b9c:	ldr	r0, [fp, #-4]
   15ba0:	mov	sp, fp
   15ba4:	pop	{fp, pc}
   15ba8:	andeq	r5, r0, sl, lsr #11
   15bac:	andeq	r5, r0, r6, rrx
   15bb0:	andeq	r5, r0, r6, asr #11

00015bb4 <flatcc_builder_append_string@@Base>:
   15bb4:	push	{fp, lr}
   15bb8:	mov	fp, sp
   15bbc:	sub	sp, sp, #16
   15bc0:	str	r0, [sp, #8]
   15bc4:	str	r1, [sp, #4]
   15bc8:	str	r2, [sp]
   15bcc:	ldr	r0, [sp, #8]
   15bd0:	ldr	r0, [r0, #32]
   15bd4:	ldrh	r0, [r0, #14]
   15bd8:	cmp	r0, #6
   15bdc:	bne	15be4 <flatcc_builder_append_string@@Base+0x30>
   15be0:	b	15c04 <flatcc_builder_append_string@@Base+0x50>
   15be4:	ldr	r0, [pc, #92]	; 15c48 <flatcc_builder_append_string@@Base+0x94>
   15be8:	add	r0, pc, r0
   15bec:	ldr	r1, [pc, #88]	; 15c4c <flatcc_builder_append_string@@Base+0x98>
   15bf0:	add	r1, pc, r1
   15bf4:	ldr	r2, [pc, #84]	; 15c50 <flatcc_builder_append_string@@Base+0x9c>
   15bf8:	add	r3, pc, r2
   15bfc:	movw	r2, #966	; 0x3c6
   15c00:	bl	12448 <__assert_fail@plt>
   15c04:	ldr	r0, [sp, #8]
   15c08:	ldr	r1, [sp]
   15c0c:	mvn	r2, #0
   15c10:	bl	15638 <flatcc_builder_extend_vector@@Base+0x6c>
   15c14:	cmp	r0, #0
   15c18:	beq	15c28 <flatcc_builder_append_string@@Base+0x74>
   15c1c:	movw	r0, #0
   15c20:	str	r0, [fp, #-4]
   15c24:	b	15c3c <flatcc_builder_append_string@@Base+0x88>
   15c28:	ldr	r0, [sp, #8]
   15c2c:	ldr	r1, [sp, #4]
   15c30:	ldr	r2, [sp]
   15c34:	bl	15820 <flatcc_builder_vector_push@@Base+0x110>
   15c38:	str	r0, [fp, #-4]
   15c3c:	ldr	r0, [fp, #-4]
   15c40:	mov	sp, fp
   15c44:	pop	{fp, pc}
   15c48:	andeq	r5, r0, lr, lsl #10
   15c4c:	andeq	r4, r0, sl, asr #31
   15c50:	andeq	r5, r0, r9, ror #10

00015c54 <flatcc_builder_append_string_str@@Base>:
   15c54:	push	{fp, lr}
   15c58:	mov	fp, sp
   15c5c:	sub	sp, sp, #24
   15c60:	str	r0, [fp, #-4]
   15c64:	str	r1, [fp, #-8]
   15c68:	ldr	r0, [fp, #-4]
   15c6c:	ldr	r1, [fp, #-8]
   15c70:	ldr	r2, [fp, #-8]
   15c74:	str	r0, [sp, #12]
   15c78:	mov	r0, r2
   15c7c:	str	r1, [sp, #8]
   15c80:	bl	123f4 <strlen@plt>
   15c84:	ldr	r1, [sp, #12]
   15c88:	str	r0, [sp, #4]
   15c8c:	mov	r0, r1
   15c90:	ldr	r1, [sp, #8]
   15c94:	ldr	r2, [sp, #4]
   15c98:	bl	15bb4 <flatcc_builder_append_string@@Base>
   15c9c:	mov	sp, fp
   15ca0:	pop	{fp, pc}

00015ca4 <flatcc_builder_append_string_strn@@Base>:
   15ca4:	push	{fp, lr}
   15ca8:	mov	fp, sp
   15cac:	sub	sp, sp, #24
   15cb0:	str	r0, [fp, #-4]
   15cb4:	str	r1, [fp, #-8]
   15cb8:	str	r2, [sp, #12]
   15cbc:	ldr	r0, [fp, #-4]
   15cc0:	ldr	r1, [fp, #-8]
   15cc4:	ldr	r2, [fp, #-8]
   15cc8:	ldr	r3, [sp, #12]
   15ccc:	str	r0, [sp, #8]
   15cd0:	mov	r0, r2
   15cd4:	str	r1, [sp, #4]
   15cd8:	mov	r1, r3
   15cdc:	bl	15d00 <flatcc_builder_append_string_strn@@Base+0x5c>
   15ce0:	ldr	r1, [sp, #8]
   15ce4:	str	r0, [sp]
   15ce8:	mov	r0, r1
   15cec:	ldr	r1, [sp, #4]
   15cf0:	ldr	r2, [sp]
   15cf4:	bl	15bb4 <flatcc_builder_append_string@@Base>
   15cf8:	mov	sp, fp
   15cfc:	pop	{fp, pc}
   15d00:	push	{fp, lr}
   15d04:	mov	fp, sp
   15d08:	sub	sp, sp, #16
   15d0c:	str	r0, [fp, #-4]
   15d10:	str	r1, [sp, #8]
   15d14:	ldr	r0, [fp, #-4]
   15d18:	ldr	r2, [sp, #8]
   15d1c:	mov	r1, #0
   15d20:	bl	12430 <memchr@plt>
   15d24:	str	r0, [sp, #4]
   15d28:	ldr	r0, [sp, #4]
   15d2c:	movw	r1, #0
   15d30:	cmp	r0, r1
   15d34:	beq	15d4c <flatcc_builder_append_string_strn@@Base+0xa8>
   15d38:	ldr	r0, [sp, #4]
   15d3c:	ldr	r1, [fp, #-4]
   15d40:	sub	r0, r0, r1
   15d44:	str	r0, [sp]
   15d48:	b	15d54 <flatcc_builder_append_string_strn@@Base+0xb0>
   15d4c:	ldr	r0, [sp, #8]
   15d50:	str	r0, [sp]
   15d54:	ldr	r0, [sp]
   15d58:	mov	sp, fp
   15d5c:	pop	{fp, pc}

00015d60 <flatcc_builder_truncate_vector@@Base>:
   15d60:	push	{fp, lr}
   15d64:	mov	fp, sp
   15d68:	sub	sp, sp, #16
   15d6c:	str	r0, [sp, #8]
   15d70:	str	r1, [sp, #4]
   15d74:	ldr	r0, [sp, #8]
   15d78:	ldr	r0, [r0, #32]
   15d7c:	ldrh	r0, [r0, #14]
   15d80:	cmp	r0, #4
   15d84:	bne	15d8c <flatcc_builder_truncate_vector@@Base+0x2c>
   15d88:	b	15dac <flatcc_builder_truncate_vector@@Base+0x4c>
   15d8c:	ldr	r0, [pc, #192]	; 15e54 <flatcc_builder_truncate_vector@@Base+0xf4>
   15d90:	add	r0, pc, r0
   15d94:	ldr	r1, [pc, #188]	; 15e58 <flatcc_builder_truncate_vector@@Base+0xf8>
   15d98:	add	r1, pc, r1
   15d9c:	ldr	r2, [pc, #184]	; 15e5c <flatcc_builder_truncate_vector@@Base+0xfc>
   15da0:	add	r3, pc, r2
   15da4:	movw	r2, #985	; 0x3d9
   15da8:	bl	12448 <__assert_fail@plt>
   15dac:	ldr	r0, [sp, #8]
   15db0:	ldr	r0, [r0, #32]
   15db4:	ldr	r0, [r0, #20]
   15db8:	ldr	r1, [sp, #4]
   15dbc:	cmp	r0, r1
   15dc0:	bcs	15e0c <flatcc_builder_truncate_vector@@Base+0xac>
   15dc4:	ldr	r0, [sp, #8]
   15dc8:	ldr	r0, [r0, #32]
   15dcc:	ldr	r0, [r0, #20]
   15dd0:	ldr	r1, [sp, #4]
   15dd4:	cmp	r0, r1
   15dd8:	bcc	15de0 <flatcc_builder_truncate_vector@@Base+0x80>
   15ddc:	b	15e00 <flatcc_builder_truncate_vector@@Base+0xa0>
   15de0:	ldr	r0, [pc, #120]	; 15e60 <flatcc_builder_truncate_vector@@Base+0x100>
   15de4:	add	r0, pc, r0
   15de8:	ldr	r1, [pc, #116]	; 15e64 <flatcc_builder_truncate_vector@@Base+0x104>
   15dec:	add	r1, pc, r1
   15df0:	ldr	r2, [pc, #112]	; 15e68 <flatcc_builder_truncate_vector@@Base+0x108>
   15df4:	add	r3, pc, r2
   15df8:	movw	r2, #986	; 0x3da
   15dfc:	bl	12448 <__assert_fail@plt>
   15e00:	mvn	r0, #0
   15e04:	str	r0, [fp, #-4]
   15e08:	b	15e48 <flatcc_builder_truncate_vector@@Base+0xe8>
   15e0c:	ldr	r0, [sp, #4]
   15e10:	ldr	r1, [sp, #8]
   15e14:	ldr	r1, [r1, #32]
   15e18:	ldr	r2, [r1, #20]
   15e1c:	sub	r0, r2, r0
   15e20:	str	r0, [r1, #20]
   15e24:	ldr	r0, [sp, #8]
   15e28:	ldr	r1, [sp, #8]
   15e2c:	ldr	r1, [r1, #32]
   15e30:	ldr	r1, [r1, #16]
   15e34:	ldr	r2, [sp, #4]
   15e38:	mul	r1, r1, r2
   15e3c:	bl	15e6c <flatcc_builder_truncate_vector@@Base+0x10c>
   15e40:	movw	r0, #0
   15e44:	str	r0, [fp, #-4]
   15e48:	ldr	r0, [fp, #-4]
   15e4c:	mov	sp, fp
   15e50:	pop	{fp, pc}
   15e54:	andeq	r5, r0, r4, ror #2
   15e58:	andeq	r4, r0, r2, lsr #28
   15e5c:	andeq	r5, r0, lr, lsl #8
   15e60:	andeq	r5, r0, r9, lsl #8
   15e64:	andeq	r4, r0, lr, asr #27
   15e68:			; <UNDEFINED> instruction: 0x000053ba
   15e6c:	push	{fp, lr}
   15e70:	mov	fp, sp
   15e74:	sub	sp, sp, #8
   15e78:	str	r0, [sp, #4]
   15e7c:	str	r1, [sp]
   15e80:	ldr	r0, [sp]
   15e84:	ldr	r1, [sp, #4]
   15e88:	ldr	r2, [r1, #20]
   15e8c:	sub	r0, r2, r0
   15e90:	str	r0, [r1, #20]
   15e94:	ldr	r0, [sp, #4]
   15e98:	ldr	r0, [r0, #16]
   15e9c:	ldr	r1, [sp, #4]
   15ea0:	ldr	r1, [r1, #20]
   15ea4:	add	r0, r0, r1
   15ea8:	ldr	r2, [sp]
   15eac:	movw	r1, #0
   15eb0:	and	r1, r1, #255	; 0xff
   15eb4:	bl	12418 <memset@plt>
   15eb8:	mov	sp, fp
   15ebc:	pop	{fp, pc}

00015ec0 <flatcc_builder_truncate_offset_vector@@Base>:
   15ec0:	push	{fp, lr}
   15ec4:	mov	fp, sp
   15ec8:	sub	sp, sp, #16
   15ecc:	str	r0, [sp, #8]
   15ed0:	str	r1, [sp, #4]
   15ed4:	ldr	r0, [sp, #8]
   15ed8:	ldr	r0, [r0, #32]
   15edc:	ldrh	r0, [r0, #14]
   15ee0:	cmp	r0, #5
   15ee4:	bne	15eec <flatcc_builder_truncate_offset_vector@@Base+0x2c>
   15ee8:	b	15f0c <flatcc_builder_truncate_offset_vector@@Base+0x4c>
   15eec:	ldr	r0, [pc, #192]	; 15fb4 <flatcc_builder_truncate_offset_vector@@Base+0xf4>
   15ef0:	add	r0, pc, r0
   15ef4:	ldr	r1, [pc, #188]	; 15fb8 <flatcc_builder_truncate_offset_vector@@Base+0xf8>
   15ef8:	add	r1, pc, r1
   15efc:	ldr	r2, [pc, #184]	; 15fbc <flatcc_builder_truncate_offset_vector@@Base+0xfc>
   15f00:	add	r3, pc, r2
   15f04:	movw	r2, #994	; 0x3e2
   15f08:	bl	12448 <__assert_fail@plt>
   15f0c:	ldr	r0, [sp, #8]
   15f10:	ldr	r0, [r0, #32]
   15f14:	ldr	r0, [r0, #20]
   15f18:	ldr	r1, [sp, #4]
   15f1c:	cmp	r0, r1
   15f20:	bcs	15f6c <flatcc_builder_truncate_offset_vector@@Base+0xac>
   15f24:	ldr	r0, [sp, #8]
   15f28:	ldr	r0, [r0, #32]
   15f2c:	ldr	r0, [r0, #20]
   15f30:	ldr	r1, [sp, #4]
   15f34:	cmp	r0, r1
   15f38:	bcc	15f40 <flatcc_builder_truncate_offset_vector@@Base+0x80>
   15f3c:	b	15f60 <flatcc_builder_truncate_offset_vector@@Base+0xa0>
   15f40:	ldr	r0, [pc, #120]	; 15fc0 <flatcc_builder_truncate_offset_vector@@Base+0x100>
   15f44:	add	r0, pc, r0
   15f48:	ldr	r1, [pc, #116]	; 15fc4 <flatcc_builder_truncate_offset_vector@@Base+0x104>
   15f4c:	add	r1, pc, r1
   15f50:	ldr	r2, [pc, #112]	; 15fc8 <flatcc_builder_truncate_offset_vector@@Base+0x108>
   15f54:	add	r3, pc, r2
   15f58:	movw	r2, #995	; 0x3e3
   15f5c:	bl	12448 <__assert_fail@plt>
   15f60:	mvn	r0, #0
   15f64:	str	r0, [fp, #-4]
   15f68:	b	15fa8 <flatcc_builder_truncate_offset_vector@@Base+0xe8>
   15f6c:	ldr	r0, [sp, #4]
   15f70:	ldr	r1, [sp, #8]
   15f74:	ldr	r1, [r1, #32]
   15f78:	ldr	r2, [r1, #20]
   15f7c:	sub	r0, r2, r0
   15f80:	str	r0, [r1, #20]
   15f84:	ldr	r0, [sp, #8]
   15f88:	ldr	r1, [sp, #8]
   15f8c:	ldr	r1, [r1, #32]
   15f90:	ldr	r1, [r1, #16]
   15f94:	ldr	r2, [sp, #4]
   15f98:	mul	r1, r1, r2
   15f9c:	bl	15e6c <flatcc_builder_truncate_vector@@Base+0x10c>
   15fa0:	movw	r0, #0
   15fa4:	str	r0, [fp, #-4]
   15fa8:	ldr	r0, [fp, #-4]
   15fac:	mov	sp, fp
   15fb0:	pop	{fp, pc}
   15fb4:	strdeq	r5, [r0], -sp
   15fb8:	andeq	r4, r0, r2, asr #25
   15fbc:	andeq	r5, r0, r1, lsl r3
   15fc0:	andeq	r5, r0, r3, lsl r3
   15fc4:	andeq	r4, r0, lr, ror #24
   15fc8:			; <UNDEFINED> instruction: 0x000052bd

00015fcc <flatcc_builder_truncate_string@@Base>:
   15fcc:	push	{fp, lr}
   15fd0:	mov	fp, sp
   15fd4:	sub	sp, sp, #16
   15fd8:	str	r0, [sp, #8]
   15fdc:	str	r1, [sp, #4]
   15fe0:	ldr	r0, [sp, #8]
   15fe4:	ldr	r0, [r0, #32]
   15fe8:	ldrh	r0, [r0, #14]
   15fec:	cmp	r0, #6
   15ff0:	bne	15ff8 <flatcc_builder_truncate_string@@Base+0x2c>
   15ff4:	b	16018 <flatcc_builder_truncate_string@@Base+0x4c>
   15ff8:	ldr	r0, [pc, #176]	; 160b0 <flatcc_builder_truncate_string@@Base+0xe4>
   15ffc:	add	r0, pc, r0
   16000:	ldr	r1, [pc, #172]	; 160b4 <flatcc_builder_truncate_string@@Base+0xe8>
   16004:	add	r1, pc, r1
   16008:	ldr	r2, [pc, #168]	; 160b8 <flatcc_builder_truncate_string@@Base+0xec>
   1600c:	add	r3, pc, r2
   16010:	movw	r2, #1003	; 0x3eb
   16014:	bl	12448 <__assert_fail@plt>
   16018:	ldr	r0, [sp, #8]
   1601c:	ldr	r0, [r0, #32]
   16020:	ldr	r0, [r0, #20]
   16024:	ldr	r1, [sp, #4]
   16028:	cmp	r0, r1
   1602c:	bcs	16078 <flatcc_builder_truncate_string@@Base+0xac>
   16030:	ldr	r0, [sp, #8]
   16034:	ldr	r0, [r0, #32]
   16038:	ldr	r0, [r0, #20]
   1603c:	ldr	r1, [sp, #4]
   16040:	cmp	r0, r1
   16044:	bcc	1604c <flatcc_builder_truncate_string@@Base+0x80>
   16048:	b	1606c <flatcc_builder_truncate_string@@Base+0xa0>
   1604c:	ldr	r0, [pc, #104]	; 160bc <flatcc_builder_truncate_string@@Base+0xf0>
   16050:	add	r0, pc, r0
   16054:	ldr	r1, [pc, #100]	; 160c0 <flatcc_builder_truncate_string@@Base+0xf4>
   16058:	add	r1, pc, r1
   1605c:	ldr	r2, [pc, #96]	; 160c4 <flatcc_builder_truncate_string@@Base+0xf8>
   16060:	add	r3, pc, r2
   16064:	movw	r2, #1004	; 0x3ec
   16068:	bl	12448 <__assert_fail@plt>
   1606c:	mvn	r0, #0
   16070:	str	r0, [fp, #-4]
   16074:	b	160a4 <flatcc_builder_truncate_string@@Base+0xd8>
   16078:	ldr	r0, [sp, #4]
   1607c:	ldr	r1, [sp, #8]
   16080:	ldr	r1, [r1, #32]
   16084:	ldr	r2, [r1, #20]
   16088:	sub	r0, r2, r0
   1608c:	str	r0, [r1, #20]
   16090:	ldr	r0, [sp, #8]
   16094:	ldr	r1, [sp, #4]
   16098:	bl	15e6c <flatcc_builder_truncate_vector@@Base+0x10c>
   1609c:	movw	r0, #0
   160a0:	str	r0, [fp, #-4]
   160a4:	ldr	r0, [fp, #-4]
   160a8:	mov	sp, fp
   160ac:	pop	{fp, pc}
   160b0:	strdeq	r5, [r0], -sl
   160b4:			; <UNDEFINED> instruction: 0x00004bb6
   160b8:	andeq	r5, r0, r6, lsl #5
   160bc:	andeq	r5, r0, r1, lsl #5
   160c0:	andeq	r4, r0, r2, ror #22
   160c4:	andeq	r5, r0, r2, lsr r2

000160c8 <flatcc_builder_start_vector@@Base>:
   160c8:	push	{fp, lr}
   160cc:	mov	fp, sp
   160d0:	sub	sp, sp, #24
   160d4:	str	r0, [fp, #-8]
   160d8:	str	r1, [sp, #12]
   160dc:	strh	r2, [sp, #10]
   160e0:	str	r3, [sp, #4]
   160e4:	add	r0, sp, #10
   160e8:	movw	r1, #4
   160ec:	uxth	r1, r1
   160f0:	bl	16174 <flatcc_builder_start_vector@@Base+0xac>
   160f4:	ldr	r0, [fp, #-8]
   160f8:	ldrh	r1, [sp, #10]
   160fc:	bl	14f8c <flatcc_builder_start_buffer@@Base+0x178>
   16100:	cmp	r0, #0
   16104:	beq	16114 <flatcc_builder_start_vector@@Base+0x4c>
   16108:	mvn	r0, #0
   1610c:	str	r0, [fp, #-4]
   16110:	b	16168 <flatcc_builder_start_vector@@Base+0xa0>
   16114:	ldr	r0, [sp, #12]
   16118:	ldr	r1, [fp, #-8]
   1611c:	ldr	r1, [r1, #32]
   16120:	str	r0, [r1, #16]
   16124:	ldr	r0, [fp, #-8]
   16128:	ldr	r0, [r0, #32]
   1612c:	movw	r1, #0
   16130:	str	r1, [r0, #20]
   16134:	ldr	r0, [sp, #4]
   16138:	ldr	r1, [fp, #-8]
   1613c:	ldr	r1, [r1, #32]
   16140:	str	r0, [r1, #24]
   16144:	ldr	r0, [fp, #-8]
   16148:	ldr	r0, [r0, #32]
   1614c:	movw	r1, #4
   16150:	strh	r1, [r0, #14]
   16154:	ldr	r0, [fp, #-8]
   16158:	mvn	r1, #3
   1615c:	bl	153e8 <flatcc_builder_start_struct@@Base+0x70>
   16160:	movw	r0, #0
   16164:	str	r0, [fp, #-4]
   16168:	ldr	r0, [fp, #-4]
   1616c:	mov	sp, fp
   16170:	pop	{fp, pc}
   16174:	sub	sp, sp, #8
   16178:	str	r0, [sp, #4]
   1617c:	strh	r1, [sp, #2]
   16180:	ldr	r0, [sp, #4]
   16184:	ldrh	r0, [r0]
   16188:	ldrh	r1, [sp, #2]
   1618c:	cmp	r0, r1
   16190:	bge	161a0 <flatcc_builder_start_vector@@Base+0xd8>
   16194:	ldrh	r0, [sp, #2]
   16198:	ldr	r1, [sp, #4]
   1619c:	strh	r0, [r1]
   161a0:	add	sp, sp, #8
   161a4:	bx	lr

000161a8 <flatcc_builder_start_offset_vector@@Base>:
   161a8:	push	{fp, lr}
   161ac:	mov	fp, sp
   161b0:	sub	sp, sp, #8
   161b4:	str	r0, [sp]
   161b8:	ldr	r0, [sp]
   161bc:	movw	r1, #4
   161c0:	uxth	r1, r1
   161c4:	bl	14f8c <flatcc_builder_start_buffer@@Base+0x178>
   161c8:	cmp	r0, #0
   161cc:	beq	161dc <flatcc_builder_start_offset_vector@@Base+0x34>
   161d0:	mvn	r0, #0
   161d4:	str	r0, [sp, #4]
   161d8:	b	16220 <flatcc_builder_start_offset_vector@@Base+0x78>
   161dc:	ldr	r0, [sp]
   161e0:	ldr	r0, [r0, #32]
   161e4:	movw	r1, #4
   161e8:	str	r1, [r0, #16]
   161ec:	ldr	r0, [sp]
   161f0:	ldr	r0, [r0, #32]
   161f4:	movw	r1, #0
   161f8:	str	r1, [r0, #20]
   161fc:	ldr	r0, [sp]
   16200:	ldr	r0, [r0, #32]
   16204:	movw	r1, #5
   16208:	strh	r1, [r0, #14]
   1620c:	ldr	r0, [sp]
   16210:	mvn	r1, #3
   16214:	bl	153e8 <flatcc_builder_start_struct@@Base+0x70>
   16218:	movw	r0, #0
   1621c:	str	r0, [sp, #4]
   16220:	ldr	r0, [sp, #4]
   16224:	mov	sp, fp
   16228:	pop	{fp, pc}

0001622c <flatcc_builder_create_offset_vector@@Base>:
   1622c:	push	{fp, lr}
   16230:	mov	fp, sp
   16234:	sub	sp, sp, #24
   16238:	str	r0, [fp, #-8]
   1623c:	str	r1, [sp, #12]
   16240:	str	r2, [sp, #8]
   16244:	ldr	r0, [fp, #-8]
   16248:	bl	161a8 <flatcc_builder_start_offset_vector@@Base>
   1624c:	cmp	r0, #0
   16250:	beq	16260 <flatcc_builder_create_offset_vector@@Base+0x34>
   16254:	movw	r0, #0
   16258:	str	r0, [fp, #-4]
   1625c:	b	162a8 <flatcc_builder_create_offset_vector@@Base+0x7c>
   16260:	ldr	r0, [fp, #-8]
   16264:	ldr	r1, [sp, #8]
   16268:	bl	1593c <flatcc_builder_extend_offset_vector@@Base>
   1626c:	str	r0, [sp, #4]
   16270:	movw	r1, #0
   16274:	cmp	r0, r1
   16278:	bne	16288 <flatcc_builder_create_offset_vector@@Base+0x5c>
   1627c:	movw	r0, #0
   16280:	str	r0, [fp, #-4]
   16284:	b	162a8 <flatcc_builder_create_offset_vector@@Base+0x7c>
   16288:	ldr	r0, [sp, #4]
   1628c:	ldr	r1, [sp, #12]
   16290:	ldr	r2, [sp, #8]
   16294:	lsl	r2, r2, #2
   16298:	bl	123ac <memcpy@plt>
   1629c:	ldr	r0, [fp, #-8]
   162a0:	bl	162b4 <flatcc_builder_end_offset_vector@@Base>
   162a4:	str	r0, [fp, #-4]
   162a8:	ldr	r0, [fp, #-4]
   162ac:	mov	sp, fp
   162b0:	pop	{fp, pc}

000162b4 <flatcc_builder_end_offset_vector@@Base>:
   162b4:	push	{fp, lr}
   162b8:	mov	fp, sp
   162bc:	sub	sp, sp, #16
   162c0:	str	r0, [sp, #8]
   162c4:	ldr	r0, [sp, #8]
   162c8:	ldr	r0, [r0, #32]
   162cc:	ldrh	r0, [r0, #14]
   162d0:	cmp	r0, #5
   162d4:	bne	162dc <flatcc_builder_end_offset_vector@@Base+0x28>
   162d8:	b	162fc <flatcc_builder_end_offset_vector@@Base+0x48>
   162dc:	ldr	r0, [pc, #108]	; 16350 <flatcc_builder_end_offset_vector@@Base+0x9c>
   162e0:	add	r0, pc, r0
   162e4:	ldr	r1, [pc, #104]	; 16354 <flatcc_builder_end_offset_vector@@Base+0xa0>
   162e8:	add	r1, pc, r1
   162ec:	ldr	r2, [pc, #100]	; 16358 <flatcc_builder_end_offset_vector@@Base+0xa4>
   162f0:	add	r3, pc, r2
   162f4:	movw	r2, #1480	; 0x5c8
   162f8:	bl	12448 <__assert_fail@plt>
   162fc:	ldr	r0, [sp, #8]
   16300:	ldr	r1, [sp, #8]
   16304:	ldr	r1, [r1, #16]
   16308:	ldr	r2, [sp, #8]
   1630c:	ldr	r2, [r2, #32]
   16310:	ldr	r2, [r2, #20]
   16314:	bl	176b0 <flatcc_builder_create_offset_vector_direct@@Base>
   16318:	str	r0, [sp, #4]
   1631c:	movw	r1, #0
   16320:	cmp	r1, r0
   16324:	bne	16334 <flatcc_builder_end_offset_vector@@Base+0x80>
   16328:	movw	r0, #0
   1632c:	str	r0, [fp, #-4]
   16330:	b	16344 <flatcc_builder_end_offset_vector@@Base+0x90>
   16334:	ldr	r0, [sp, #8]
   16338:	bl	152bc <flatcc_builder_end_buffer@@Base+0x164>
   1633c:	ldr	r0, [sp, #4]
   16340:	str	r0, [fp, #-4]
   16344:	ldr	r0, [fp, #-4]
   16348:	mov	sp, fp
   1634c:	pop	{fp, pc}
   16350:	andeq	r4, r0, sp, lsl #26
   16354:	ldrdeq	r4, [r0], -r2
   16358:	andeq	r5, r0, ip, lsr #6

0001635c <flatcc_builder_start_string@@Base>:
   1635c:	push	{fp, lr}
   16360:	mov	fp, sp
   16364:	sub	sp, sp, #8
   16368:	str	r0, [sp]
   1636c:	ldr	r0, [sp]
   16370:	movw	r1, #1
   16374:	uxth	r1, r1
   16378:	bl	14f8c <flatcc_builder_start_buffer@@Base+0x178>
   1637c:	cmp	r0, #0
   16380:	beq	16390 <flatcc_builder_start_string@@Base+0x34>
   16384:	mvn	r0, #0
   16388:	str	r0, [sp, #4]
   1638c:	b	163d4 <flatcc_builder_start_string@@Base+0x78>
   16390:	ldr	r0, [sp]
   16394:	ldr	r0, [r0, #32]
   16398:	movw	r1, #1
   1639c:	str	r1, [r0, #16]
   163a0:	ldr	r0, [sp]
   163a4:	ldr	r0, [r0, #32]
   163a8:	movw	r1, #0
   163ac:	str	r1, [r0, #20]
   163b0:	ldr	r0, [sp]
   163b4:	ldr	r0, [r0, #32]
   163b8:	movw	r1, #6
   163bc:	strh	r1, [r0, #14]
   163c0:	ldr	r0, [sp]
   163c4:	mvn	r1, #3
   163c8:	bl	153e8 <flatcc_builder_start_struct@@Base+0x70>
   163cc:	movw	r0, #0
   163d0:	str	r0, [sp, #4]
   163d4:	ldr	r0, [sp, #4]
   163d8:	mov	sp, fp
   163dc:	pop	{fp, pc}

000163e0 <flatcc_builder_reserve_table@@Base>:
   163e0:	push	{fp, lr}
   163e4:	mov	fp, sp
   163e8:	sub	sp, sp, #8
   163ec:	str	r0, [sp, #4]
   163f0:	str	r1, [sp]
   163f4:	ldr	r0, [sp]
   163f8:	cmp	r0, #0
   163fc:	blt	16404 <flatcc_builder_reserve_table@@Base+0x24>
   16400:	b	16424 <flatcc_builder_reserve_table@@Base+0x44>
   16404:	ldr	r0, [pc, #44]	; 16438 <flatcc_builder_reserve_table@@Base+0x58>
   16408:	add	r0, pc, r0
   1640c:	ldr	r1, [pc, #40]	; 1643c <flatcc_builder_reserve_table@@Base+0x5c>
   16410:	add	r1, pc, r1
   16414:	ldr	r2, [pc, #36]	; 16440 <flatcc_builder_reserve_table@@Base+0x60>
   16418:	add	r3, pc, r2
   1641c:	movw	r2, #1065	; 0x429
   16420:	bl	12448 <__assert_fail@plt>
   16424:	ldr	r0, [sp, #4]
   16428:	ldr	r1, [sp]
   1642c:	bl	16444 <flatcc_builder_reserve_table@@Base+0x64>
   16430:	mov	sp, fp
   16434:	pop	{fp, pc}
   16438:	andeq	r4, r0, ip, lsr #30
   1643c:	andeq	r4, r0, sl, lsr #15
   16440:	ldrdeq	r4, [r0], -fp
   16444:	push	{fp, lr}
   16448:	mov	fp, sp
   1644c:	sub	sp, sp, #24
   16450:	str	r0, [fp, #-8]
   16454:	str	r1, [sp, #12]
   16458:	ldr	r0, [fp, #-8]
   1645c:	ldr	r0, [r0, #32]
   16460:	ldr	r1, [r0, #16]
   16464:	ldrh	r0, [r0, #28]
   16468:	add	r0, r1, r0, lsl #1
   1646c:	str	r0, [sp, #8]
   16470:	ldr	r0, [sp, #12]
   16474:	add	r0, r0, #2
   16478:	lsl	r0, r0, #1
   1647c:	str	r0, [sp, #4]
   16480:	ldr	r0, [fp, #-8]
   16484:	ldr	r2, [sp, #8]
   16488:	ldr	r3, [sp, #4]
   1648c:	movw	r1, #0
   16490:	movw	ip, #1
   16494:	str	ip, [sp]
   16498:	bl	14120 <flatcc_builder_enter_user_frame_ptr@@Base+0xd4>
   1649c:	ldr	r1, [fp, #-8]
   164a0:	str	r0, [r1, #4]
   164a4:	movw	r1, #0
   164a8:	cmp	r0, r1
   164ac:	bne	164bc <flatcc_builder_reserve_table@@Base+0xdc>
   164b0:	mvn	r0, #0
   164b4:	str	r0, [fp, #-4]
   164b8:	b	16530 <flatcc_builder_reserve_table@@Base+0x150>
   164bc:	ldr	r0, [fp, #-8]
   164c0:	ldr	r1, [r0, #4]
   164c4:	add	r1, r1, #4
   164c8:	str	r1, [r0, #4]
   164cc:	ldr	r0, [fp, #-8]
   164d0:	ldr	r0, [r0, #32]
   164d4:	ldr	r0, [r0, #20]
   164d8:	str	r0, [sp, #8]
   164dc:	ldr	r0, [sp, #12]
   164e0:	lsl	r0, r0, #1
   164e4:	add	r0, r0, #1
   164e8:	str	r0, [sp, #4]
   164ec:	ldr	r0, [fp, #-8]
   164f0:	ldr	r2, [sp, #8]
   164f4:	ldr	r3, [sp, #4]
   164f8:	movw	r1, #3
   164fc:	movw	ip, #0
   16500:	str	ip, [sp]
   16504:	bl	14120 <flatcc_builder_enter_user_frame_ptr@@Base+0xd4>
   16508:	ldr	r1, [fp, #-8]
   1650c:	str	r0, [r1]
   16510:	movw	r1, #0
   16514:	cmp	r0, r1
   16518:	bne	16528 <flatcc_builder_reserve_table@@Base+0x148>
   1651c:	mvn	r0, #0
   16520:	str	r0, [fp, #-4]
   16524:	b	16530 <flatcc_builder_reserve_table@@Base+0x150>
   16528:	movw	r0, #0
   1652c:	str	r0, [fp, #-4]
   16530:	ldr	r0, [fp, #-4]
   16534:	mov	sp, fp
   16538:	pop	{fp, pc}

0001653c <flatcc_builder_start_table@@Base>:
   1653c:	push	{fp, lr}
   16540:	mov	fp, sp
   16544:	sub	sp, sp, #16
   16548:	str	r0, [sp, #8]
   1654c:	str	r1, [sp, #4]
   16550:	ldr	r0, [sp, #8]
   16554:	movw	r1, #4
   16558:	uxth	r1, r1
   1655c:	bl	14f8c <flatcc_builder_start_buffer@@Base+0x178>
   16560:	cmp	r0, #0
   16564:	beq	16574 <flatcc_builder_start_table@@Base+0x38>
   16568:	mvn	r0, #0
   1656c:	str	r0, [fp, #-4]
   16570:	b	16644 <flatcc_builder_start_table@@Base+0x108>
   16574:	ldr	r0, [pc, #212]	; 16650 <flatcc_builder_start_table@@Base+0x114>
   16578:	ldr	r1, [sp, #8]
   1657c:	ldr	r1, [r1, #4]
   16580:	ldr	r2, [sp, #8]
   16584:	ldr	r2, [r2, #52]	; 0x34
   16588:	sub	r1, r1, r2
   1658c:	ldr	r2, [sp, #8]
   16590:	ldr	r2, [r2, #32]
   16594:	str	r1, [r2, #16]
   16598:	ldr	r1, [sp, #8]
   1659c:	ldr	r1, [r1]
   165a0:	ldr	r2, [sp, #8]
   165a4:	ldr	r2, [r2, #76]	; 0x4c
   165a8:	sub	r1, r1, r2
   165ac:	ldr	r2, [sp, #8]
   165b0:	ldr	r2, [r2, #32]
   165b4:	str	r1, [r2, #20]
   165b8:	ldr	r1, [sp, #8]
   165bc:	ldr	r1, [r1, #12]
   165c0:	ldr	r2, [sp, #8]
   165c4:	ldr	r2, [r2, #32]
   165c8:	str	r1, [r2, #24]
   165cc:	ldr	r1, [sp, #8]
   165d0:	ldrh	r1, [r1, #8]
   165d4:	ldr	r2, [sp, #8]
   165d8:	ldr	r2, [r2, #32]
   165dc:	strh	r1, [r2, #28]
   165e0:	ldr	r1, [sp, #8]
   165e4:	movw	r2, #0
   165e8:	str	r2, [r1, #12]
   165ec:	ldr	r1, [sp, #8]
   165f0:	str	r0, [r1, #12]
   165f4:	ldr	r0, [sp, #8]
   165f8:	movw	r1, #0
   165fc:	strh	r1, [r0, #8]
   16600:	ldr	r0, [sp, #8]
   16604:	ldr	r0, [r0, #32]
   16608:	movw	r1, #3
   1660c:	strh	r1, [r0, #14]
   16610:	ldr	r0, [sp, #8]
   16614:	ldr	r1, [sp, #4]
   16618:	bl	16444 <flatcc_builder_reserve_table@@Base+0x64>
   1661c:	cmp	r0, #0
   16620:	beq	16630 <flatcc_builder_start_table@@Base+0xf4>
   16624:	mvn	r0, #0
   16628:	str	r0, [fp, #-4]
   1662c:	b	16644 <flatcc_builder_start_table@@Base+0x108>
   16630:	ldr	r0, [sp, #8]
   16634:	movw	r1, #65532	; 0xfffc
   16638:	bl	153e8 <flatcc_builder_start_struct@@Base+0x70>
   1663c:	movw	r0, #0
   16640:	str	r0, [fp, #-4]
   16644:	ldr	r0, [fp, #-4]
   16648:	mov	sp, fp
   1664c:	pop	{fp, pc}
   16650:	svccs	0x00693b52

00016654 <flatcc_builder_create_vtable@@Base>:
   16654:	push	{fp, lr}
   16658:	mov	fp, sp
   1665c:	sub	sp, sp, #104	; 0x68
   16660:	str	r0, [fp, #-8]
   16664:	str	r1, [fp, #-12]
   16668:	strh	r2, [fp, #-14]
   1666c:	movw	r0, #0
   16670:	str	r0, [sp, #12]
   16674:	str	r0, [sp, #16]
   16678:	ldrh	r0, [fp, #-14]
   1667c:	cmp	r0, #0
   16680:	ble	166c4 <flatcc_builder_create_vtable@@Base+0x70>
   16684:	ldrh	r0, [fp, #-14]
   16688:	ldr	r1, [sp, #12]
   1668c:	add	r0, r1, r0
   16690:	str	r0, [sp, #12]
   16694:	ldr	r0, [fp, #-12]
   16698:	add	r1, sp, #12
   1669c:	add	r1, r1, #8
   166a0:	ldr	r2, [sp, #16]
   166a4:	str	r0, [r1, r2, lsl #3]
   166a8:	ldrh	r0, [fp, #-14]
   166ac:	ldr	r2, [sp, #16]
   166b0:	add	r1, r1, r2, lsl #3
   166b4:	str	r0, [r1, #4]
   166b8:	ldr	r0, [sp, #16]
   166bc:	add	r0, r0, #1
   166c0:	str	r0, [sp, #16]
   166c4:	ldr	r0, [fp, #-8]
   166c8:	ldr	r0, [r0, #152]	; 0x98
   166cc:	cmp	r0, #0
   166d0:	bne	16710 <flatcc_builder_create_vtable@@Base+0xbc>
   166d4:	ldr	r0, [fp, #-8]
   166d8:	ldr	r0, [r0, #180]	; 0xb4
   166dc:	cmp	r0, #0
   166e0:	bne	16710 <flatcc_builder_create_vtable@@Base+0xbc>
   166e4:	ldr	r0, [fp, #-8]
   166e8:	add	r1, sp, #12
   166ec:	bl	16758 <flatcc_builder_create_vtable@@Base+0x104>
   166f0:	str	r0, [fp, #-20]	; 0xffffffec
   166f4:	movw	r1, #0
   166f8:	cmp	r1, r0
   166fc:	bne	1670c <flatcc_builder_create_vtable@@Base+0xb8>
   16700:	movw	r0, #0
   16704:	str	r0, [fp, #-4]
   16708:	b	1674c <flatcc_builder_create_vtable@@Base+0xf8>
   1670c:	b	16744 <flatcc_builder_create_vtable@@Base+0xf0>
   16710:	ldr	r0, [fp, #-8]
   16714:	add	r1, sp, #12
   16718:	bl	147c8 <flatcc_builder_embed_buffer@@Base+0x39c>
   1671c:	str	r0, [fp, #-20]	; 0xffffffec
   16720:	movw	r1, #0
   16724:	cmp	r1, r0
   16728:	bne	16738 <flatcc_builder_create_vtable@@Base+0xe4>
   1672c:	movw	r0, #0
   16730:	str	r0, [fp, #-4]
   16734:	b	1674c <flatcc_builder_create_vtable@@Base+0xf8>
   16738:	ldr	r0, [fp, #-20]	; 0xffffffec
   1673c:	add	r0, r0, #1
   16740:	str	r0, [fp, #-20]	; 0xffffffec
   16744:	ldr	r0, [fp, #-20]	; 0xffffffec
   16748:	str	r0, [fp, #-4]
   1674c:	ldr	r0, [fp, #-4]
   16750:	mov	sp, fp
   16754:	pop	{fp, pc}
   16758:	push	{fp, lr}
   1675c:	mov	fp, sp
   16760:	sub	sp, sp, #24
   16764:	str	r0, [fp, #-4]
   16768:	str	r1, [fp, #-8]
   1676c:	ldr	r0, [fp, #-4]
   16770:	ldr	r0, [r0, #140]	; 0x8c
   16774:	str	r0, [sp, #12]
   16778:	ldr	r0, [sp, #12]
   1677c:	ldr	r1, [fp, #-8]
   16780:	ldr	r1, [r1]
   16784:	add	r0, r0, r1
   16788:	ldr	r1, [fp, #-4]
   1678c:	str	r0, [r1, #140]	; 0x8c
   16790:	ldr	r0, [fp, #-4]
   16794:	ldr	r0, [r0, #140]	; 0x8c
   16798:	ldr	r1, [sp, #12]
   1679c:	cmp	r0, r1
   167a0:	bge	167c4 <flatcc_builder_create_vtable@@Base+0x170>
   167a4:	ldr	r0, [pc, #168]	; 16854 <flatcc_builder_create_vtable@@Base+0x200>
   167a8:	add	r0, pc, r0
   167ac:	ldr	r1, [pc, #164]	; 16858 <flatcc_builder_create_vtable@@Base+0x204>
   167b0:	add	r1, pc, r1
   167b4:	ldr	r2, [pc, #160]	; 1685c <flatcc_builder_create_vtable@@Base+0x208>
   167b8:	add	r3, pc, r2
   167bc:	movw	r2, #673	; 0x2a1
   167c0:	bl	12448 <__assert_fail@plt>
   167c4:	ldr	r0, [fp, #-4]
   167c8:	ldr	r0, [r0, #44]	; 0x2c
   167cc:	ldr	r1, [fp, #-4]
   167d0:	ldr	r1, [r1, #36]	; 0x24
   167d4:	ldr	r2, [fp, #-8]
   167d8:	add	r2, r2, #8
   167dc:	ldr	r3, [fp, #-8]
   167e0:	ldr	r3, [r3, #4]
   167e4:	ldr	ip, [sp, #12]
   167e8:	ldr	lr, [fp, #-8]
   167ec:	ldr	lr, [lr]
   167f0:	str	r0, [sp, #8]
   167f4:	mov	r0, r1
   167f8:	mov	r1, r2
   167fc:	mov	r2, r3
   16800:	mov	r3, ip
   16804:	str	lr, [sp]
   16808:	ldr	ip, [sp, #8]
   1680c:	blx	ip
   16810:	cmp	r0, #0
   16814:	beq	16838 <flatcc_builder_create_vtable@@Base+0x1e4>
   16818:	ldr	r0, [pc, #40]	; 16848 <flatcc_builder_create_vtable@@Base+0x1f4>
   1681c:	add	r0, pc, r0
   16820:	ldr	r1, [pc, #36]	; 1684c <flatcc_builder_create_vtable@@Base+0x1f8>
   16824:	add	r1, pc, r1
   16828:	ldr	r2, [pc, #32]	; 16850 <flatcc_builder_create_vtable@@Base+0x1fc>
   1682c:	add	r3, pc, r2
   16830:	movw	r2, #677	; 0x2a5
   16834:	bl	12448 <__assert_fail@plt>
   16838:	ldr	r0, [sp, #12]
   1683c:	add	r0, r0, #1
   16840:	mov	sp, fp
   16844:	pop	{fp, pc}
   16848:	andeq	r5, r0, fp, asr r5
   1684c:	muleq	r0, r6, r3
   16850:	andeq	r5, r0, r6, asr #9
   16854:	andeq	r5, r0, pc, asr #11
   16858:	andeq	r4, r0, sl, lsl #8
   1685c:	andeq	r5, r0, sl, lsr r5

00016860 <flatcc_builder_create_cached_vtable@@Base>:
   16860:	push	{fp, lr}
   16864:	mov	fp, sp
   16868:	sub	sp, sp, #48	; 0x30
   1686c:	str	r0, [fp, #-8]
   16870:	str	r1, [fp, #-12]
   16874:	strh	r2, [fp, #-14]
   16878:	str	r3, [fp, #-20]	; 0xffffffec
   1687c:	ldr	r0, [fp, #-8]
   16880:	ldr	r1, [fp, #-20]	; 0xffffffec
   16884:	bl	16b6c <flatcc_builder_create_cached_vtable@@Base+0x30c>
   16888:	str	r0, [sp, #12]
   1688c:	movw	r1, #0
   16890:	cmp	r0, r1
   16894:	bne	168a4 <flatcc_builder_create_cached_vtable@@Base+0x44>
   16898:	movw	r0, #0
   1689c:	str	r0, [fp, #-4]
   168a0:	b	16b60 <flatcc_builder_create_cached_vtable@@Base+0x300>
   168a4:	ldr	r0, [sp, #12]
   168a8:	str	r0, [sp, #16]
   168ac:	ldr	r0, [sp, #16]
   168b0:	ldr	r0, [r0]
   168b4:	str	r0, [sp, #8]
   168b8:	movw	r0, #0
   168bc:	str	r0, [sp, #20]
   168c0:	ldr	r0, [sp, #8]
   168c4:	cmp	r0, #0
   168c8:	beq	169cc <flatcc_builder_create_cached_vtable@@Base+0x16c>
   168cc:	ldr	r0, [fp, #-8]
   168d0:	ldr	r0, [r0, #100]	; 0x64
   168d4:	ldr	r1, [sp, #8]
   168d8:	add	r0, r0, r1
   168dc:	str	r0, [sp, #24]
   168e0:	ldr	r0, [fp, #-8]
   168e4:	ldr	r0, [r0, #68]	; 0x44
   168e8:	ldr	r1, [sp, #24]
   168ec:	ldr	r1, [r1, #8]
   168f0:	add	r0, r0, r1
   168f4:	str	r0, [sp, #4]
   168f8:	ldr	r0, [sp, #4]
   168fc:	ldrh	r0, [r0]
   16900:	ldrh	r1, [fp, #-14]
   16904:	cmp	r0, r1
   16908:	bne	16928 <flatcc_builder_create_cached_vtable@@Base+0xc8>
   1690c:	ldr	r0, [fp, #-12]
   16910:	ldr	r1, [sp, #4]
   16914:	ldrh	r2, [fp, #-14]
   16918:	bl	123b8 <memcmp@plt>
   1691c:	movw	r1, #0
   16920:	cmp	r1, r0
   16924:	beq	16944 <flatcc_builder_create_cached_vtable@@Base+0xe4>
   16928:	ldr	r0, [sp, #24]
   1692c:	add	r0, r0, #12
   16930:	str	r0, [sp, #16]
   16934:	ldr	r0, [sp, #24]
   16938:	ldr	r0, [r0, #12]
   1693c:	str	r0, [sp, #8]
   16940:	b	168c0 <flatcc_builder_create_cached_vtable@@Base+0x60>
   16944:	ldr	r0, [sp, #24]
   16948:	ldr	r0, [r0, #4]
   1694c:	ldr	r1, [fp, #-8]
   16950:	ldr	r1, [r1, #152]	; 0x98
   16954:	cmp	r0, r1
   16958:	beq	16980 <flatcc_builder_create_cached_vtable@@Base+0x120>
   1695c:	ldr	r0, [sp, #24]
   16960:	str	r0, [sp, #20]
   16964:	ldr	r0, [sp, #24]
   16968:	add	r0, r0, #12
   1696c:	str	r0, [sp, #16]
   16970:	ldr	r0, [sp, #24]
   16974:	ldr	r0, [r0, #12]
   16978:	str	r0, [sp, #8]
   1697c:	b	168c0 <flatcc_builder_create_cached_vtable@@Base+0x60>
   16980:	ldr	r0, [sp, #16]
   16984:	ldr	r1, [sp, #12]
   16988:	cmp	r0, r1
   1698c:	beq	169bc <flatcc_builder_create_cached_vtable@@Base+0x15c>
   16990:	ldr	r0, [sp, #24]
   16994:	ldr	r0, [r0, #12]
   16998:	ldr	r1, [sp, #16]
   1699c:	str	r0, [r1]
   169a0:	ldr	r0, [sp, #12]
   169a4:	ldr	r0, [r0]
   169a8:	ldr	r1, [sp, #24]
   169ac:	str	r0, [r1, #12]
   169b0:	ldr	r0, [sp, #8]
   169b4:	ldr	r1, [sp, #12]
   169b8:	str	r0, [r1]
   169bc:	ldr	r0, [sp, #24]
   169c0:	ldr	r0, [r0]
   169c4:	str	r0, [fp, #-4]
   169c8:	b	16b60 <flatcc_builder_create_cached_vtable@@Base+0x300>
   169cc:	ldr	r0, [fp, #-8]
   169d0:	ldr	r1, [fp, #-8]
   169d4:	ldr	r2, [r1, #124]	; 0x7c
   169d8:	movw	r1, #6
   169dc:	movw	r3, #16
   169e0:	movw	ip, #0
   169e4:	str	ip, [sp]
   169e8:	bl	14120 <flatcc_builder_enter_user_frame_ptr@@Base+0xd4>
   169ec:	str	r0, [sp, #24]
   169f0:	movw	r1, #0
   169f4:	cmp	r0, r1
   169f8:	bne	16a08 <flatcc_builder_create_cached_vtable@@Base+0x1a8>
   169fc:	movw	r0, #0
   16a00:	str	r0, [fp, #-4]
   16a04:	b	16b60 <flatcc_builder_create_cached_vtable@@Base+0x300>
   16a08:	ldr	r0, [fp, #-8]
   16a0c:	ldr	r0, [r0, #124]	; 0x7c
   16a10:	str	r0, [sp, #8]
   16a14:	ldr	r0, [fp, #-8]
   16a18:	ldr	r1, [r0, #124]	; 0x7c
   16a1c:	add	r1, r1, #16
   16a20:	str	r1, [r0, #124]	; 0x7c
   16a24:	ldr	r0, [fp, #-8]
   16a28:	ldr	r0, [r0, #152]	; 0x98
   16a2c:	ldr	r1, [sp, #24]
   16a30:	str	r0, [r1, #4]
   16a34:	ldr	r0, [sp, #12]
   16a38:	ldr	r0, [r0]
   16a3c:	ldr	r1, [sp, #24]
   16a40:	str	r0, [r1, #12]
   16a44:	ldr	r0, [sp, #8]
   16a48:	ldr	r1, [sp, #12]
   16a4c:	str	r0, [r1]
   16a50:	ldr	r0, [fp, #-8]
   16a54:	ldr	r1, [fp, #-12]
   16a58:	ldrh	r2, [fp, #-14]
   16a5c:	bl	16654 <flatcc_builder_create_vtable@@Base>
   16a60:	ldr	r1, [sp, #24]
   16a64:	str	r0, [r1]
   16a68:	movw	r1, #0
   16a6c:	cmp	r1, r0
   16a70:	bne	16a80 <flatcc_builder_create_cached_vtable@@Base+0x220>
   16a74:	movw	r0, #0
   16a78:	str	r0, [fp, #-4]
   16a7c:	b	16b60 <flatcc_builder_create_cached_vtable@@Base+0x300>
   16a80:	ldr	r0, [sp, #20]
   16a84:	movw	r1, #0
   16a88:	cmp	r0, r1
   16a8c:	beq	16aa4 <flatcc_builder_create_cached_vtable@@Base+0x244>
   16a90:	ldr	r0, [sp, #20]
   16a94:	ldr	r0, [r0, #8]
   16a98:	ldr	r1, [sp, #24]
   16a9c:	str	r0, [r1, #8]
   16aa0:	b	16b54 <flatcc_builder_create_cached_vtable@@Base+0x2f4>
   16aa4:	ldr	r0, [fp, #-8]
   16aa8:	ldr	r0, [r0, #172]	; 0xac
   16aac:	cmp	r0, #0
   16ab0:	beq	16ae0 <flatcc_builder_create_cached_vtable@@Base+0x280>
   16ab4:	ldr	r0, [fp, #-8]
   16ab8:	ldr	r0, [r0, #172]	; 0xac
   16abc:	ldr	r1, [fp, #-8]
   16ac0:	ldr	r1, [r1, #120]	; 0x78
   16ac4:	ldrh	r2, [fp, #-14]
   16ac8:	add	r1, r1, r2
   16acc:	cmp	r0, r1
   16ad0:	bcs	16ae0 <flatcc_builder_create_cached_vtable@@Base+0x280>
   16ad4:	ldr	r0, [fp, #-8]
   16ad8:	bl	13b9c <flatcc_builder_flush_vtable_cache@@Base>
   16adc:	b	16b50 <flatcc_builder_create_cached_vtable@@Base+0x2f0>
   16ae0:	ldr	r0, [fp, #-8]
   16ae4:	ldr	r1, [fp, #-8]
   16ae8:	ldr	r2, [r1, #120]	; 0x78
   16aec:	ldrh	r3, [fp, #-14]
   16af0:	movw	r1, #2
   16af4:	movw	ip, #0
   16af8:	str	ip, [sp]
   16afc:	bl	14120 <flatcc_builder_enter_user_frame_ptr@@Base+0xd4>
   16b00:	str	r0, [sp, #4]
   16b04:	movw	r1, #0
   16b08:	cmp	r0, r1
   16b0c:	bne	16b1c <flatcc_builder_create_cached_vtable@@Base+0x2bc>
   16b10:	mvn	r0, #0
   16b14:	str	r0, [fp, #-4]
   16b18:	b	16b60 <flatcc_builder_create_cached_vtable@@Base+0x300>
   16b1c:	ldr	r0, [fp, #-8]
   16b20:	ldr	r0, [r0, #120]	; 0x78
   16b24:	ldr	r1, [sp, #24]
   16b28:	str	r0, [r1, #8]
   16b2c:	ldrh	r0, [fp, #-14]
   16b30:	ldr	r1, [fp, #-8]
   16b34:	ldr	r2, [r1, #120]	; 0x78
   16b38:	add	r0, r2, r0
   16b3c:	str	r0, [r1, #120]	; 0x78
   16b40:	ldr	r0, [sp, #4]
   16b44:	ldr	r1, [fp, #-12]
   16b48:	ldrh	r2, [fp, #-14]
   16b4c:	bl	123ac <memcpy@plt>
   16b50:	b	16b54 <flatcc_builder_create_cached_vtable@@Base+0x2f4>
   16b54:	ldr	r0, [sp, #24]
   16b58:	ldr	r0, [r0]
   16b5c:	str	r0, [fp, #-4]
   16b60:	ldr	r0, [fp, #-4]
   16b64:	mov	sp, fp
   16b68:	pop	{fp, pc}
   16b6c:	push	{fp, lr}
   16b70:	mov	fp, sp
   16b74:	sub	sp, sp, #16
   16b78:	str	r0, [sp, #8]
   16b7c:	str	r1, [sp, #4]
   16b80:	ldr	r0, [sp, #8]
   16b84:	ldr	r0, [r0, #116]	; 0x74
   16b88:	cmp	r0, #0
   16b8c:	bne	16bb0 <flatcc_builder_create_cached_vtable@@Base+0x350>
   16b90:	ldr	r0, [sp, #8]
   16b94:	bl	19678 <flatcc_builder_get_emit_context@@Base+0xe8>
   16b98:	cmp	r0, #0
   16b9c:	beq	16bac <flatcc_builder_create_cached_vtable@@Base+0x34c>
   16ba0:	movw	r0, #0
   16ba4:	str	r0, [fp, #-4]
   16ba8:	b	16be0 <flatcc_builder_create_cached_vtable@@Base+0x380>
   16bac:	b	16bb0 <flatcc_builder_create_cached_vtable@@Base+0x350>
   16bb0:	ldr	r0, [sp, #8]
   16bb4:	ldr	r0, [r0, #92]	; 0x5c
   16bb8:	str	r0, [sp]
   16bbc:	ldr	r0, [sp]
   16bc0:	ldr	r1, [sp, #4]
   16bc4:	ldr	r2, [sp, #8]
   16bc8:	ldr	r2, [r2, #116]	; 0x74
   16bcc:	rsb	r2, r2, #32
   16bd0:	lsr	r1, r1, r2
   16bd4:	mov	r2, r1
   16bd8:	add	r0, r0, r1, lsl #2
   16bdc:	str	r0, [fp, #-4]
   16be0:	ldr	r0, [fp, #-4]
   16be4:	mov	sp, fp
   16be8:	pop	{fp, pc}

00016bec <flatcc_builder_create_table@@Base>:
   16bec:	push	{r4, sl, fp, lr}
   16bf0:	add	fp, sp, #8
   16bf4:	sub	sp, sp, #128	; 0x80
   16bf8:	ldr	ip, [fp, #16]
   16bfc:	ldr	lr, [fp, #12]
   16c00:	ldr	r4, [fp, #8]
   16c04:	str	r0, [fp, #-16]
   16c08:	str	r1, [fp, #-20]	; 0xffffffec
   16c0c:	str	r2, [fp, #-24]	; 0xffffffe8
   16c10:	strh	r3, [fp, #-26]	; 0xffffffe6
   16c14:	ldr	r0, [fp, #12]
   16c18:	cmp	r0, #0
   16c1c:	blt	16c24 <flatcc_builder_create_table@@Base+0x38>
   16c20:	b	16c44 <flatcc_builder_create_table@@Base+0x58>
   16c24:	ldr	r0, [pc, #616]	; 16e94 <flatcc_builder_create_table@@Base+0x2a8>
   16c28:	add	r0, pc, r0
   16c2c:	ldr	r1, [pc, #612]	; 16e98 <flatcc_builder_create_table@@Base+0x2ac>
   16c30:	add	r1, pc, r1
   16c34:	ldr	r2, [pc, #608]	; 16e9c <flatcc_builder_create_table@@Base+0x2b0>
   16c38:	add	r3, pc, r2
   16c3c:	movw	r2, #1237	; 0x4d5
   16c40:	bl	12448 <__assert_fail@plt>
   16c44:	ldr	r0, [fp, #16]
   16c48:	and	r0, r0, #1
   16c4c:	cmp	r0, #0
   16c50:	beq	16c58 <flatcc_builder_create_table@@Base+0x6c>
   16c54:	b	16c78 <flatcc_builder_create_table@@Base+0x8c>
   16c58:	ldr	r0, [pc, #576]	; 16ea0 <flatcc_builder_create_table@@Base+0x2b4>
   16c5c:	add	r0, pc, r0
   16c60:	ldr	r1, [pc, #572]	; 16ea4 <flatcc_builder_create_table@@Base+0x2b8>
   16c64:	add	r1, pc, r1
   16c68:	ldr	r2, [pc, #568]	; 16ea8 <flatcc_builder_create_table@@Base+0x2bc>
   16c6c:	add	r3, pc, r2
   16c70:	movw	r2, #1243	; 0x4db
   16c74:	bl	12448 <__assert_fail@plt>
   16c78:	sub	r0, fp, #26
   16c7c:	movw	r1, #4
   16c80:	uxth	r1, r1
   16c84:	bl	16174 <flatcc_builder_start_vector@@Base+0xac>
   16c88:	ldr	r0, [fp, #-16]
   16c8c:	ldrh	r1, [fp, #-26]	; 0xffffffe6
   16c90:	bl	14c94 <flatcc_builder_create_buffer@@Base+0x3a8>
   16c94:	ldr	r0, [fp, #-16]
   16c98:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16c9c:	ldrh	r2, [fp, #-26]	; 0xffffffe6
   16ca0:	bl	14780 <flatcc_builder_embed_buffer@@Base+0x354>
   16ca4:	str	r0, [fp, #-36]	; 0xffffffdc
   16ca8:	ldr	r0, [fp, #-16]
   16cac:	ldr	r0, [r0, #136]	; 0x88
   16cb0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   16cb4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16cb8:	add	r1, r1, r2
   16cbc:	add	r1, r1, #4
   16cc0:	sub	r0, r0, r1
   16cc4:	str	r0, [fp, #-52]	; 0xffffffcc
   16cc8:	ldr	r0, [fp, #16]
   16ccc:	sub	r0, r0, #1
   16cd0:	str	r0, [fp, #-48]	; 0xffffffd0
   16cd4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   16cd8:	ldr	r1, [fp, #-48]	; 0xffffffd0
   16cdc:	sub	r0, r0, r1
   16ce0:	str	r0, [fp, #-40]	; 0xffffffd8
   16ce4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   16ce8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   16cec:	sub	r0, r0, r1
   16cf0:	ldr	r1, [fp, #-48]	; 0xffffffd0
   16cf4:	cmp	r0, r1
   16cf8:	beq	16d08 <flatcc_builder_create_table@@Base+0x11c>
   16cfc:	mvn	r0, #0
   16d00:	str	r0, [fp, #-12]
   16d04:	b	16e88 <flatcc_builder_create_table@@Base+0x29c>
   16d08:	ldr	r0, [fp, #-40]	; 0xffffffd8
   16d0c:	bl	147b4 <flatcc_builder_embed_buffer@@Base+0x388>
   16d10:	str	r0, [fp, #-44]	; 0xffffffd4
   16d14:	movw	r0, #0
   16d18:	str	r0, [fp, #-32]	; 0xffffffe0
   16d1c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16d20:	ldr	r1, [fp, #12]
   16d24:	cmp	r0, r1
   16d28:	bge	16d94 <flatcc_builder_create_table@@Base+0x1a8>
   16d2c:	ldr	r0, [fp, #-20]	; 0xffffffec
   16d30:	ldr	r1, [fp, #8]
   16d34:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16d38:	add	r1, r1, r2, lsl #1
   16d3c:	ldrh	r1, [r1]
   16d40:	add	r0, r0, r1
   16d44:	str	r0, [fp, #-60]	; 0xffffffc4
   16d48:	ldr	r0, [fp, #-60]	; 0xffffffc4
   16d4c:	ldr	r0, [r0]
   16d50:	ldr	r1, [fp, #-52]	; 0xffffffcc
   16d54:	sub	r0, r0, r1
   16d58:	ldr	r1, [fp, #8]
   16d5c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16d60:	add	r1, r1, r2, lsl #1
   16d64:	ldrh	r1, [r1]
   16d68:	sub	r0, r0, r1
   16d6c:	sub	r0, r0, #4
   16d70:	str	r0, [fp, #-56]	; 0xffffffc8
   16d74:	ldr	r0, [fp, #-56]	; 0xffffffc8
   16d78:	bl	147b4 <flatcc_builder_embed_buffer@@Base+0x388>
   16d7c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   16d80:	str	r0, [r1]
   16d84:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16d88:	add	r0, r0, #1
   16d8c:	str	r0, [fp, #-32]	; 0xffffffe0
   16d90:	b	16d1c <flatcc_builder_create_table@@Base+0x130>
   16d94:	mov	r0, #0
   16d98:	str	r0, [sp, #4]
   16d9c:	str	r0, [sp, #8]
   16da0:	ldr	r0, [sp, #4]
   16da4:	add	r0, r0, #4
   16da8:	str	r0, [sp, #4]
   16dac:	add	r0, sp, #4
   16db0:	add	r0, r0, #8
   16db4:	ldr	r1, [sp, #8]
   16db8:	sub	r2, fp, #44	; 0x2c
   16dbc:	str	r2, [r0, r1, lsl #3]
   16dc0:	ldr	r1, [sp, #8]
   16dc4:	add	r0, r0, r1, lsl #3
   16dc8:	movw	r1, #4
   16dcc:	str	r1, [r0, #4]
   16dd0:	ldr	r0, [sp, #8]
   16dd4:	add	r0, r0, #1
   16dd8:	str	r0, [sp, #8]
   16ddc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16de0:	cmp	r0, #0
   16de4:	bls	16e28 <flatcc_builder_create_table@@Base+0x23c>
   16de8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16dec:	ldr	r1, [sp, #4]
   16df0:	add	r0, r1, r0
   16df4:	str	r0, [sp, #4]
   16df8:	ldr	r0, [fp, #-20]	; 0xffffffec
   16dfc:	add	r1, sp, #4
   16e00:	add	r1, r1, #8
   16e04:	ldr	r2, [sp, #8]
   16e08:	str	r0, [r1, r2, lsl #3]
   16e0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16e10:	ldr	r2, [sp, #8]
   16e14:	add	r1, r1, r2, lsl #3
   16e18:	str	r0, [r1, #4]
   16e1c:	ldr	r0, [sp, #8]
   16e20:	add	r0, r0, #1
   16e24:	str	r0, [sp, #8]
   16e28:	ldr	r0, [fp, #-36]	; 0xffffffdc
   16e2c:	cmp	r0, #0
   16e30:	bls	16e78 <flatcc_builder_create_table@@Base+0x28c>
   16e34:	ldr	r0, [fp, #-36]	; 0xffffffdc
   16e38:	ldr	r1, [sp, #4]
   16e3c:	add	r0, r1, r0
   16e40:	str	r0, [sp, #4]
   16e44:	add	r0, sp, #4
   16e48:	add	r0, r0, #8
   16e4c:	ldr	r1, [sp, #8]
   16e50:	ldr	r2, [pc, #84]	; 16eac <flatcc_builder_create_table@@Base+0x2c0>
   16e54:	ldr	r2, [pc, r2]
   16e58:	str	r2, [r0, r1, lsl #3]
   16e5c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   16e60:	ldr	r2, [sp, #8]
   16e64:	add	r0, r0, r2, lsl #3
   16e68:	str	r1, [r0, #4]
   16e6c:	ldr	r0, [sp, #8]
   16e70:	add	r0, r0, #1
   16e74:	str	r0, [sp, #8]
   16e78:	ldr	r0, [fp, #-16]
   16e7c:	add	r1, sp, #4
   16e80:	bl	147c8 <flatcc_builder_embed_buffer@@Base+0x39c>
   16e84:	str	r0, [fp, #-12]
   16e88:	ldr	r0, [fp, #-12]
   16e8c:	sub	sp, fp, #8
   16e90:	pop	{r4, sl, fp, pc}
   16e94:	andeq	r4, r0, r5, lsl #14
   16e98:	andeq	r3, r0, sl, lsl #31
   16e9c:	andeq	r4, r0, r7, lsl #14
   16ea0:	andeq	r4, r0, pc, ror r7
   16ea4:	andeq	r3, r0, r6, asr pc
   16ea8:	ldrdeq	r4, [r0], -r3
   16eac:	strdeq	r5, [r1], -r0

00016eb0 <flatcc_builder_check_required_field@@Base>:
   16eb0:	push	{fp, lr}
   16eb4:	mov	fp, sp
   16eb8:	sub	sp, sp, #16
   16ebc:	str	r0, [fp, #-4]
   16ec0:	strh	r1, [fp, #-6]
   16ec4:	ldr	r0, [fp, #-4]
   16ec8:	ldr	r0, [r0, #32]
   16ecc:	ldrh	r0, [r0, #14]
   16ed0:	cmp	r0, #3
   16ed4:	bne	16edc <flatcc_builder_check_required_field@@Base+0x2c>
   16ed8:	b	16efc <flatcc_builder_check_required_field@@Base+0x4c>
   16edc:	ldr	r0, [pc, #104]	; 16f4c <flatcc_builder_check_required_field@@Base+0x9c>
   16ee0:	add	r0, pc, r0
   16ee4:	ldr	r1, [pc, #100]	; 16f50 <flatcc_builder_check_required_field@@Base+0xa0>
   16ee8:	add	r1, pc, r1
   16eec:	ldr	r2, [pc, #96]	; 16f54 <flatcc_builder_check_required_field@@Base+0xa4>
   16ef0:	add	r3, pc, r2
   16ef4:	movw	r2, #1272	; 0x4f8
   16ef8:	bl	12448 <__assert_fail@plt>
   16efc:	ldrh	r0, [fp, #-6]
   16f00:	ldr	r1, [fp, #-4]
   16f04:	ldrh	r1, [r1, #8]
   16f08:	cmp	r0, r1
   16f0c:	movw	r0, #0
   16f10:	str	r0, [sp, #4]
   16f14:	bge	16f3c <flatcc_builder_check_required_field@@Base+0x8c>
   16f18:	ldr	r0, [fp, #-4]
   16f1c:	ldr	r0, [r0, #4]
   16f20:	ldrh	r1, [fp, #-6]
   16f24:	add	r0, r0, r1, lsl #1
   16f28:	ldrh	r0, [r0]
   16f2c:	cmp	r0, #0
   16f30:	movw	r0, #0
   16f34:	movne	r0, #1
   16f38:	str	r0, [sp, #4]
   16f3c:	ldr	r0, [sp, #4]
   16f40:	and	r0, r0, #1
   16f44:	mov	sp, fp
   16f48:	pop	{fp, pc}
   16f4c:	andeq	r4, r0, r6, lsl #10
   16f50:	ldrdeq	r3, [r0], -r2
   16f54:	andeq	r4, r0, r1, lsr #10

00016f58 <flatcc_builder_check_union_field@@Base>:
   16f58:	push	{fp, lr}
   16f5c:	mov	fp, sp
   16f60:	sub	sp, sp, #16
   16f64:	str	r0, [sp, #8]
   16f68:	strh	r1, [sp, #6]
   16f6c:	ldr	r0, [sp, #8]
   16f70:	ldr	r0, [r0, #32]
   16f74:	ldrh	r0, [r0, #14]
   16f78:	cmp	r0, #3
   16f7c:	bne	16f84 <flatcc_builder_check_union_field@@Base+0x2c>
   16f80:	b	16fa4 <flatcc_builder_check_union_field@@Base+0x4c>
   16f84:	ldr	r0, [pc, #284]	; 170a8 <flatcc_builder_check_union_field@@Base+0x150>
   16f88:	add	r0, pc, r0
   16f8c:	ldr	r1, [pc, #280]	; 170ac <flatcc_builder_check_union_field@@Base+0x154>
   16f90:	add	r1, pc, r1
   16f94:	ldr	r2, [pc, #276]	; 170b0 <flatcc_builder_check_union_field@@Base+0x158>
   16f98:	add	r3, pc, r2
   16f9c:	movw	r2, #1279	; 0x4ff
   16fa0:	bl	12448 <__assert_fail@plt>
   16fa4:	ldrh	r0, [sp, #6]
   16fa8:	cmp	r0, #0
   16fac:	beq	16fc4 <flatcc_builder_check_union_field@@Base+0x6c>
   16fb0:	ldrh	r0, [sp, #6]
   16fb4:	ldr	r1, [sp, #8]
   16fb8:	ldrh	r1, [r1, #8]
   16fbc:	cmp	r0, r1
   16fc0:	blt	16fd0 <flatcc_builder_check_union_field@@Base+0x78>
   16fc4:	movw	r0, #0
   16fc8:	str	r0, [fp, #-4]
   16fcc:	b	1709c <flatcc_builder_check_union_field@@Base+0x144>
   16fd0:	ldr	r0, [sp, #8]
   16fd4:	ldr	r0, [r0, #4]
   16fd8:	ldrh	r1, [sp, #6]
   16fdc:	sub	r1, r1, #1
   16fe0:	add	r0, r0, r1, lsl #1
   16fe4:	ldrh	r0, [r0]
   16fe8:	cmp	r0, #0
   16fec:	bne	1701c <flatcc_builder_check_union_field@@Base+0xc4>
   16ff0:	ldr	r0, [sp, #8]
   16ff4:	ldr	r0, [r0, #4]
   16ff8:	ldrh	r1, [sp, #6]
   16ffc:	add	r0, r0, r1, lsl #1
   17000:	ldrh	r0, [r0]
   17004:	cmp	r0, #0
   17008:	movw	r0, #0
   1700c:	moveq	r0, #1
   17010:	and	r0, r0, #1
   17014:	str	r0, [fp, #-4]
   17018:	b	1709c <flatcc_builder_check_union_field@@Base+0x144>
   1701c:	ldr	r0, [sp, #8]
   17020:	ldr	r1, [r0, #4]
   17024:	ldr	r0, [r0, #16]
   17028:	ldrh	r2, [sp, #6]
   1702c:	sub	r2, r2, #1
   17030:	add	r1, r1, r2, lsl #1
   17034:	ldrh	r1, [r1]
   17038:	add	r0, r0, r1
   1703c:	ldrsb	r0, [r0]
   17040:	cmp	r0, #0
   17044:	beq	17074 <flatcc_builder_check_union_field@@Base+0x11c>
   17048:	ldr	r0, [sp, #8]
   1704c:	ldr	r0, [r0, #4]
   17050:	ldrh	r1, [sp, #6]
   17054:	add	r0, r0, r1, lsl #1
   17058:	ldrh	r0, [r0]
   1705c:	cmp	r0, #0
   17060:	movw	r0, #0
   17064:	movne	r0, #1
   17068:	and	r0, r0, #1
   1706c:	str	r0, [fp, #-4]
   17070:	b	1709c <flatcc_builder_check_union_field@@Base+0x144>
   17074:	ldr	r0, [sp, #8]
   17078:	ldr	r0, [r0, #4]
   1707c:	ldrh	r1, [sp, #6]
   17080:	add	r0, r0, r1, lsl #1
   17084:	ldrh	r0, [r0]
   17088:	cmp	r0, #0
   1708c:	movw	r0, #0
   17090:	moveq	r0, #1
   17094:	and	r0, r0, #1
   17098:	str	r0, [fp, #-4]
   1709c:	ldr	r0, [fp, #-4]
   170a0:	mov	sp, fp
   170a4:	pop	{fp, pc}
   170a8:	andeq	r4, r0, lr, asr r4
   170ac:	andeq	r3, r0, sl, lsr #24
   170b0:	andeq	r4, r0, ip, asr #9

000170b4 <flatcc_builder_check_required@@Base>:
   170b4:	push	{fp, lr}
   170b8:	mov	fp, sp
   170bc:	sub	sp, sp, #24
   170c0:	str	r0, [fp, #-8]
   170c4:	str	r1, [sp, #12]
   170c8:	str	r2, [sp, #8]
   170cc:	ldr	r0, [fp, #-8]
   170d0:	ldr	r0, [r0, #32]
   170d4:	ldrh	r0, [r0, #14]
   170d8:	cmp	r0, #3
   170dc:	bne	170e4 <flatcc_builder_check_required@@Base+0x30>
   170e0:	b	17104 <flatcc_builder_check_required@@Base+0x50>
   170e4:	ldr	r0, [pc, #172]	; 17198 <flatcc_builder_check_required@@Base+0xe4>
   170e8:	add	r0, pc, r0
   170ec:	ldr	r1, [pc, #168]	; 1719c <flatcc_builder_check_required@@Base+0xe8>
   170f0:	add	r1, pc, r1
   170f4:	ldr	r2, [pc, #164]	; 171a0 <flatcc_builder_check_required@@Base+0xec>
   170f8:	add	r3, pc, r2
   170fc:	movw	r2, #1297	; 0x511
   17100:	bl	12448 <__assert_fail@plt>
   17104:	ldr	r0, [fp, #-8]
   17108:	ldrh	r0, [r0, #8]
   1710c:	ldr	r1, [sp, #8]
   17110:	cmp	r0, r1
   17114:	bge	17124 <flatcc_builder_check_required@@Base+0x70>
   17118:	movw	r0, #0
   1711c:	str	r0, [fp, #-4]
   17120:	b	1718c <flatcc_builder_check_required@@Base+0xd8>
   17124:	movw	r0, #0
   17128:	str	r0, [sp, #4]
   1712c:	ldr	r0, [sp, #4]
   17130:	ldr	r1, [sp, #8]
   17134:	cmp	r0, r1
   17138:	bge	17184 <flatcc_builder_check_required@@Base+0xd0>
   1713c:	ldr	r0, [fp, #-8]
   17140:	ldr	r0, [r0, #4]
   17144:	ldr	r1, [sp, #12]
   17148:	ldr	r2, [sp, #4]
   1714c:	add	r1, r1, r2, lsl #1
   17150:	ldrh	r1, [r1]
   17154:	add	r0, r0, r1, lsl #1
   17158:	ldrh	r0, [r0]
   1715c:	cmp	r0, #0
   17160:	bne	17170 <flatcc_builder_check_required@@Base+0xbc>
   17164:	movw	r0, #0
   17168:	str	r0, [fp, #-4]
   1716c:	b	1718c <flatcc_builder_check_required@@Base+0xd8>
   17170:	b	17174 <flatcc_builder_check_required@@Base+0xc0>
   17174:	ldr	r0, [sp, #4]
   17178:	add	r0, r0, #1
   1717c:	str	r0, [sp, #4]
   17180:	b	1712c <flatcc_builder_check_required@@Base+0x78>
   17184:	movw	r0, #1
   17188:	str	r0, [fp, #-4]
   1718c:	ldr	r0, [fp, #-4]
   17190:	mov	sp, fp
   17194:	pop	{fp, pc}
   17198:	strdeq	r4, [r0], -lr
   1719c:	andeq	r3, r0, sl, asr #21
   171a0:			; <UNDEFINED> instruction: 0x000043bc

000171a4 <flatcc_builder_end_table@@Base>:
   171a4:	push	{r4, r5, fp, lr}
   171a8:	add	fp, sp, #8
   171ac:	sub	sp, sp, #48	; 0x30
   171b0:	str	r0, [fp, #-16]
   171b4:	ldr	r0, [fp, #-16]
   171b8:	ldr	r0, [r0, #32]
   171bc:	ldrh	r0, [r0, #14]
   171c0:	cmp	r0, #3
   171c4:	bne	171cc <flatcc_builder_end_table@@Base+0x28>
   171c8:	b	171ec <flatcc_builder_end_table@@Base+0x48>
   171cc:	ldr	r0, [pc, #500]	; 173c8 <flatcc_builder_end_table@@Base+0x224>
   171d0:	add	r0, pc, r0
   171d4:	ldr	r1, [pc, #496]	; 173cc <flatcc_builder_end_table@@Base+0x228>
   171d8:	add	r1, pc, r1
   171dc:	ldr	r2, [pc, #492]	; 173d0 <flatcc_builder_end_table@@Base+0x22c>
   171e0:	add	r3, pc, r2
   171e4:	movw	r2, #1317	; 0x525
   171e8:	bl	12448 <__assert_fail@plt>
   171ec:	ldr	r0, [pc, #480]	; 173d4 <flatcc_builder_end_table@@Base+0x230>
   171f0:	ldr	r1, [fp, #-16]
   171f4:	ldr	r1, [r1, #4]
   171f8:	sub	r1, r1, #4
   171fc:	str	r1, [fp, #-20]	; 0xffffffec
   17200:	ldr	r1, [fp, #-16]
   17204:	ldrh	r1, [r1, #8]
   17208:	add	r1, r1, #2
   1720c:	lsl	r1, r1, #1
   17210:	strh	r1, [fp, #-22]	; 0xffffffea
   17214:	ldrh	r1, [fp, #-22]	; 0xffffffea
   17218:	ldr	r2, [fp, #-20]	; 0xffffffec
   1721c:	strh	r1, [r2]
   17220:	ldr	r1, [fp, #-16]
   17224:	ldr	r1, [r1, #20]
   17228:	uxth	r1, r1
   1722c:	add	r1, r1, #4
   17230:	ldr	r2, [fp, #-20]	; 0xffffffec
   17234:	strh	r1, [r2, #2]
   17238:	ldr	r1, [fp, #-20]	; 0xffffffec
   1723c:	ldrh	r1, [r1]
   17240:	ldr	r2, [fp, #-16]
   17244:	ldr	r2, [r2, #12]
   17248:	eor	r1, r1, r2
   1724c:	mul	r1, r1, r0
   17250:	ldr	r2, [fp, #-20]	; 0xffffffec
   17254:	ldrh	r2, [r2, #2]
   17258:	eor	r1, r1, r2
   1725c:	mul	r0, r1, r0
   17260:	ldr	r1, [fp, #-16]
   17264:	str	r0, [r1, #12]
   17268:	ldr	r0, [fp, #-16]
   1726c:	ldr	r1, [fp, #-20]	; 0xffffffec
   17270:	ldrh	r2, [fp, #-22]	; 0xffffffea
   17274:	ldr	r3, [fp, #-16]
   17278:	ldr	r3, [r3, #12]
   1727c:	uxth	r2, r2
   17280:	bl	16860 <flatcc_builder_create_cached_vtable@@Base>
   17284:	str	r0, [sp, #24]
   17288:	cmp	r0, #0
   1728c:	bne	1729c <flatcc_builder_end_table@@Base+0xf8>
   17290:	movw	r0, #0
   17294:	str	r0, [fp, #-12]
   17298:	b	173bc <flatcc_builder_end_table@@Base+0x218>
   1729c:	ldr	r0, [fp, #-20]	; 0xffffffec
   172a0:	ldrh	r2, [fp, #-22]	; 0xffffffea
   172a4:	mov	r1, #0
   172a8:	bl	12418 <memset@plt>
   172ac:	ldr	r1, [fp, #-16]
   172b0:	ldr	r2, [r1, #32]
   172b4:	ldr	r1, [r1, #76]	; 0x4c
   172b8:	ldr	r2, [r2, #20]
   172bc:	add	r1, r1, r2
   172c0:	str	r1, [sp, #16]
   172c4:	ldr	r1, [fp, #-16]
   172c8:	ldr	r1, [r1]
   172cc:	ldr	r2, [sp, #16]
   172d0:	sub	r1, r1, r2
   172d4:	asr	r1, r1, #1
   172d8:	str	r1, [sp, #20]
   172dc:	ldr	r1, [fp, #-16]
   172e0:	ldr	r2, [fp, #-16]
   172e4:	ldr	r2, [r2, #16]
   172e8:	ldr	r3, [fp, #-16]
   172ec:	ldr	r3, [r3, #20]
   172f0:	ldr	ip, [fp, #-16]
   172f4:	ldrh	ip, [ip, #130]	; 0x82
   172f8:	ldr	lr, [sp, #16]
   172fc:	ldr	r4, [sp, #20]
   17300:	ldr	r5, [sp, #24]
   17304:	str	r0, [sp, #12]
   17308:	mov	r0, r1
   1730c:	mov	r1, r2
   17310:	mov	r2, r3
   17314:	uxth	r3, ip
   17318:	str	lr, [sp]
   1731c:	str	r4, [sp, #4]
   17320:	str	r5, [sp, #8]
   17324:	bl	16bec <flatcc_builder_create_table@@Base>
   17328:	str	r0, [sp, #28]
   1732c:	movw	r1, #0
   17330:	cmp	r1, r0
   17334:	bne	17344 <flatcc_builder_end_table@@Base+0x1a0>
   17338:	movw	r0, #0
   1733c:	str	r0, [fp, #-12]
   17340:	b	173bc <flatcc_builder_end_table@@Base+0x218>
   17344:	ldr	r0, [fp, #-16]
   17348:	ldr	r0, [r0, #32]
   1734c:	ldr	r0, [r0, #24]
   17350:	ldr	r1, [fp, #-16]
   17354:	str	r0, [r1, #12]
   17358:	ldr	r0, [fp, #-16]
   1735c:	ldr	r0, [r0, #32]
   17360:	ldrh	r0, [r0, #28]
   17364:	ldr	r1, [fp, #-16]
   17368:	strh	r0, [r1, #8]
   1736c:	ldr	r0, [fp, #-16]
   17370:	ldr	r0, [r0, #52]	; 0x34
   17374:	ldr	r1, [fp, #-16]
   17378:	ldr	r1, [r1, #32]
   1737c:	ldr	r1, [r1, #16]
   17380:	add	r0, r0, r1
   17384:	ldr	r1, [fp, #-16]
   17388:	str	r0, [r1, #4]
   1738c:	ldr	r0, [fp, #-16]
   17390:	ldr	r0, [r0, #76]	; 0x4c
   17394:	ldr	r1, [fp, #-16]
   17398:	ldr	r1, [r1, #32]
   1739c:	ldr	r1, [r1, #20]
   173a0:	add	r0, r0, r1
   173a4:	ldr	r1, [fp, #-16]
   173a8:	str	r0, [r1]
   173ac:	ldr	r0, [fp, #-16]
   173b0:	bl	152bc <flatcc_builder_end_buffer@@Base+0x164>
   173b4:	ldr	r0, [sp, #28]
   173b8:	str	r0, [fp, #-12]
   173bc:	ldr	r0, [fp, #-12]
   173c0:	sub	sp, fp, #8
   173c4:	pop	{r4, r5, fp, pc}
   173c8:	andeq	r4, r0, r6, lsl r2
   173cc:	andeq	r3, r0, r2, ror #19
   173d0:	andeq	r4, r0, lr, lsr #6
   173d4:			; <UNDEFINED> instruction: 0x9e3779b1

000173d8 <flatcc_builder_create_vector@@Base>:
   173d8:	push	{fp, lr}
   173dc:	mov	fp, sp
   173e0:	sub	sp, sp, #112	; 0x70
   173e4:	ldr	ip, [fp, #12]
   173e8:	ldr	lr, [fp, #8]
   173ec:	str	r0, [fp, #-8]
   173f0:	str	r1, [fp, #-12]
   173f4:	str	r2, [fp, #-16]
   173f8:	str	r3, [fp, #-20]	; 0xffffffec
   173fc:	strh	lr, [fp, #-22]	; 0xffffffea
   17400:	ldr	r0, [fp, #-16]
   17404:	ldr	r1, [fp, #12]
   17408:	cmp	r0, r1
   1740c:	bls	17450 <flatcc_builder_create_vector@@Base+0x78>
   17410:	ldr	r0, [fp, #-16]
   17414:	ldr	r1, [fp, #12]
   17418:	cmp	r0, r1
   1741c:	bhi	17424 <flatcc_builder_create_vector@@Base+0x4c>
   17420:	b	17444 <flatcc_builder_create_vector@@Base+0x6c>
   17424:	ldr	r0, [pc, #364]	; 17598 <flatcc_builder_create_vector@@Base+0x1c0>
   17428:	add	r0, pc, r0
   1742c:	ldr	r1, [pc, #360]	; 1759c <flatcc_builder_create_vector@@Base+0x1c4>
   17430:	add	r1, pc, r1
   17434:	ldr	r2, [pc, #356]	; 175a0 <flatcc_builder_create_vector@@Base+0x1c8>
   17438:	add	r3, pc, r2
   1743c:	movw	r2, #1365	; 0x555
   17440:	bl	12448 <__assert_fail@plt>
   17444:	movw	r0, #0
   17448:	str	r0, [fp, #-4]
   1744c:	b	1758c <flatcc_builder_create_vector@@Base+0x1b4>
   17450:	sub	r0, fp, #22
   17454:	mov	r1, #4
   17458:	bl	16174 <flatcc_builder_start_vector@@Base+0xac>
   1745c:	ldr	r0, [fp, #-8]
   17460:	ldrh	r1, [fp, #-22]	; 0xffffffea
   17464:	bl	14c94 <flatcc_builder_create_buffer@@Base+0x3a8>
   17468:	ldr	r0, [fp, #-16]
   1746c:	ldr	r1, [fp, #-20]	; 0xffffffec
   17470:	mul	r0, r0, r1
   17474:	str	r0, [fp, #-28]	; 0xffffffe4
   17478:	ldr	r0, [fp, #-16]
   1747c:	bl	147b4 <flatcc_builder_embed_buffer@@Base+0x388>
   17480:	str	r0, [fp, #-36]	; 0xffffffdc
   17484:	ldr	r0, [fp, #-8]
   17488:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1748c:	ldrh	r2, [fp, #-22]	; 0xffffffea
   17490:	bl	14780 <flatcc_builder_embed_buffer@@Base+0x354>
   17494:	str	r0, [fp, #-32]	; 0xffffffe0
   17498:	mov	r0, #0
   1749c:	str	r0, [sp, #4]
   174a0:	str	r0, [sp, #8]
   174a4:	ldr	r0, [sp, #4]
   174a8:	add	r0, r0, #4
   174ac:	str	r0, [sp, #4]
   174b0:	add	r0, sp, #4
   174b4:	add	r0, r0, #8
   174b8:	ldr	r1, [sp, #8]
   174bc:	sub	r2, fp, #36	; 0x24
   174c0:	str	r2, [r0, r1, lsl #3]
   174c4:	ldr	r1, [sp, #8]
   174c8:	add	r0, r0, r1, lsl #3
   174cc:	movw	r1, #4
   174d0:	str	r1, [r0, #4]
   174d4:	ldr	r0, [sp, #8]
   174d8:	add	r0, r0, #1
   174dc:	str	r0, [sp, #8]
   174e0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   174e4:	cmp	r0, #0
   174e8:	bls	1752c <flatcc_builder_create_vector@@Base+0x154>
   174ec:	ldr	r0, [fp, #-28]	; 0xffffffe4
   174f0:	ldr	r1, [sp, #4]
   174f4:	add	r0, r1, r0
   174f8:	str	r0, [sp, #4]
   174fc:	ldr	r0, [fp, #-12]
   17500:	add	r1, sp, #4
   17504:	add	r1, r1, #8
   17508:	ldr	r2, [sp, #8]
   1750c:	str	r0, [r1, r2, lsl #3]
   17510:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17514:	ldr	r2, [sp, #8]
   17518:	add	r1, r1, r2, lsl #3
   1751c:	str	r0, [r1, #4]
   17520:	ldr	r0, [sp, #8]
   17524:	add	r0, r0, #1
   17528:	str	r0, [sp, #8]
   1752c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17530:	cmp	r0, #0
   17534:	bls	1757c <flatcc_builder_create_vector@@Base+0x1a4>
   17538:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1753c:	ldr	r1, [sp, #4]
   17540:	add	r0, r1, r0
   17544:	str	r0, [sp, #4]
   17548:	add	r0, sp, #4
   1754c:	add	r0, r0, #8
   17550:	ldr	r1, [sp, #8]
   17554:	ldr	r2, [pc, #72]	; 175a4 <flatcc_builder_create_vector@@Base+0x1cc>
   17558:	ldr	r2, [pc, r2]
   1755c:	str	r2, [r0, r1, lsl #3]
   17560:	ldr	r1, [fp, #-32]	; 0xffffffe0
   17564:	ldr	r2, [sp, #8]
   17568:	add	r0, r0, r2, lsl #3
   1756c:	str	r1, [r0, #4]
   17570:	ldr	r0, [sp, #8]
   17574:	add	r0, r0, #1
   17578:	str	r0, [sp, #8]
   1757c:	ldr	r0, [fp, #-8]
   17580:	add	r1, sp, #4
   17584:	bl	147c8 <flatcc_builder_embed_buffer@@Base+0x39c>
   17588:	str	r0, [fp, #-4]
   1758c:	ldr	r0, [fp, #-4]
   17590:	mov	sp, fp
   17594:	pop	{fp, pc}
   17598:	andeq	r4, r0, r8, lsr #2
   1759c:	andeq	r3, r0, sl, lsl #15
   175a0:	andeq	r4, r0, fp, lsr #2
   175a4:	andeq	r4, r1, ip, ror #21

000175a8 <flatcc_builder_end_vector@@Base>:
   175a8:	push	{fp, lr}
   175ac:	mov	fp, sp
   175b0:	sub	sp, sp, #24
   175b4:	str	r0, [fp, #-8]
   175b8:	ldr	r0, [fp, #-8]
   175bc:	ldr	r0, [r0, #32]
   175c0:	ldrh	r0, [r0, #14]
   175c4:	cmp	r0, #4
   175c8:	bne	175d0 <flatcc_builder_end_vector@@Base+0x28>
   175cc:	b	175f0 <flatcc_builder_end_vector@@Base+0x48>
   175d0:	ldr	r0, [pc, #152]	; 17670 <flatcc_builder_end_vector@@Base+0xc8>
   175d4:	add	r0, pc, r0
   175d8:	ldr	r1, [pc, #148]	; 17674 <flatcc_builder_end_vector@@Base+0xcc>
   175dc:	add	r1, pc, r1
   175e0:	ldr	r2, [pc, #144]	; 17678 <flatcc_builder_end_vector@@Base+0xd0>
   175e4:	add	r3, pc, r2
   175e8:	movw	r2, #1400	; 0x578
   175ec:	bl	12448 <__assert_fail@plt>
   175f0:	ldr	r0, [fp, #-8]
   175f4:	ldr	r1, [fp, #-8]
   175f8:	ldr	r1, [r1, #16]
   175fc:	ldr	r2, [fp, #-8]
   17600:	ldr	r2, [r2, #32]
   17604:	ldr	r2, [r2, #20]
   17608:	ldr	r3, [fp, #-8]
   1760c:	ldr	r3, [r3, #32]
   17610:	ldr	r3, [r3, #16]
   17614:	ldr	ip, [fp, #-8]
   17618:	ldrh	ip, [ip, #130]	; 0x82
   1761c:	ldr	lr, [fp, #-8]
   17620:	ldr	lr, [lr, #32]
   17624:	ldr	lr, [lr, #24]
   17628:	uxth	ip, ip
   1762c:	str	ip, [sp]
   17630:	str	lr, [sp, #4]
   17634:	bl	173d8 <flatcc_builder_create_vector@@Base>
   17638:	str	r0, [sp, #12]
   1763c:	movw	r1, #0
   17640:	cmp	r1, r0
   17644:	bne	17654 <flatcc_builder_end_vector@@Base+0xac>
   17648:	movw	r0, #0
   1764c:	str	r0, [fp, #-4]
   17650:	b	17664 <flatcc_builder_end_vector@@Base+0xbc>
   17654:	ldr	r0, [fp, #-8]
   17658:	bl	152bc <flatcc_builder_end_buffer@@Base+0x164>
   1765c:	ldr	r0, [sp, #12]
   17660:	str	r0, [fp, #-4]
   17664:	ldr	r0, [fp, #-4]
   17668:	mov	sp, fp
   1766c:	pop	{fp, pc}
   17670:	andeq	r3, r0, r0, lsr #18
   17674:	ldrdeq	r3, [r0], -lr
   17678:	strdeq	r3, [r0], -r5

0001767c <flatcc_builder_vector_count@@Base>:
   1767c:	sub	sp, sp, #4
   17680:	str	r0, [sp]
   17684:	ldr	r0, [sp]
   17688:	ldr	r0, [r0, #32]
   1768c:	ldr	r0, [r0, #20]
   17690:	add	sp, sp, #4
   17694:	bx	lr

00017698 <flatcc_builder_vector_edit@@Base>:
   17698:	sub	sp, sp, #4
   1769c:	str	r0, [sp]
   176a0:	ldr	r0, [sp]
   176a4:	ldr	r0, [r0, #16]
   176a8:	add	sp, sp, #4
   176ac:	bx	lr

000176b0 <flatcc_builder_create_offset_vector_direct@@Base>:
   176b0:	push	{fp, lr}
   176b4:	mov	fp, sp
   176b8:	sub	sp, sp, #16
   176bc:	str	r0, [fp, #-4]
   176c0:	str	r1, [sp, #8]
   176c4:	str	r2, [sp, #4]
   176c8:	ldr	r0, [fp, #-4]
   176cc:	ldr	r1, [sp, #8]
   176d0:	ldr	r2, [sp, #4]
   176d4:	movw	r3, #0
   176d8:	bl	176e4 <flatcc_builder_create_offset_vector_direct@@Base+0x34>
   176dc:	mov	sp, fp
   176e0:	pop	{fp, pc}
   176e4:	push	{fp, lr}
   176e8:	mov	fp, sp
   176ec:	sub	sp, sp, #120	; 0x78
   176f0:	ldr	ip, [pc, #696]	; 179b0 <flatcc_builder_create_offset_vector_direct@@Base+0x300>
   176f4:	str	r0, [fp, #-8]
   176f8:	str	r1, [fp, #-12]
   176fc:	str	r2, [fp, #-16]
   17700:	str	r3, [fp, #-20]	; 0xffffffec
   17704:	ldr	r0, [fp, #-16]
   17708:	cmp	r0, ip
   1770c:	bls	1771c <flatcc_builder_create_offset_vector_direct@@Base+0x6c>
   17710:	movw	r0, #0
   17714:	str	r0, [fp, #-4]
   17718:	b	179a4 <flatcc_builder_create_offset_vector_direct@@Base+0x2f4>
   1771c:	ldr	r0, [fp, #-8]
   17720:	mov	r1, #4
   17724:	str	r1, [sp]
   17728:	bl	14c94 <flatcc_builder_create_buffer@@Base+0x3a8>
   1772c:	ldr	r0, [fp, #-16]
   17730:	lsl	r0, r0, #2
   17734:	str	r0, [fp, #-24]	; 0xffffffe8
   17738:	ldr	r0, [fp, #-16]
   1773c:	bl	147b4 <flatcc_builder_embed_buffer@@Base+0x388>
   17740:	str	r0, [fp, #-32]	; 0xffffffe0
   17744:	ldr	r0, [fp, #-8]
   17748:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1774c:	ldr	r2, [sp]
   17750:	bl	14780 <flatcc_builder_embed_buffer@@Base+0x354>
   17754:	str	r0, [fp, #-28]	; 0xffffffe4
   17758:	mov	r0, #0
   1775c:	str	r0, [sp, #4]
   17760:	str	r0, [sp, #8]
   17764:	ldr	r0, [sp, #4]
   17768:	add	r0, r0, #4
   1776c:	str	r0, [sp, #4]
   17770:	add	r0, sp, #4
   17774:	add	r0, r0, #8
   17778:	ldr	r1, [sp, #8]
   1777c:	sub	r2, fp, #32
   17780:	str	r2, [r0, r1, lsl #3]
   17784:	ldr	r1, [sp, #8]
   17788:	add	r0, r0, r1, lsl #3
   1778c:	movw	r1, #4
   17790:	str	r1, [r0, #4]
   17794:	ldr	r0, [sp, #8]
   17798:	add	r0, r0, #1
   1779c:	str	r0, [sp, #8]
   177a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   177a4:	cmp	r0, #0
   177a8:	bls	177ec <flatcc_builder_create_offset_vector_direct@@Base+0x13c>
   177ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   177b0:	ldr	r1, [sp, #4]
   177b4:	add	r0, r1, r0
   177b8:	str	r0, [sp, #4]
   177bc:	ldr	r0, [fp, #-12]
   177c0:	add	r1, sp, #4
   177c4:	add	r1, r1, #8
   177c8:	ldr	r2, [sp, #8]
   177cc:	str	r0, [r1, r2, lsl #3]
   177d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   177d4:	ldr	r2, [sp, #8]
   177d8:	add	r1, r1, r2, lsl #3
   177dc:	str	r0, [r1, #4]
   177e0:	ldr	r0, [sp, #8]
   177e4:	add	r0, r0, #1
   177e8:	str	r0, [sp, #8]
   177ec:	ldr	r0, [fp, #-28]	; 0xffffffe4
   177f0:	cmp	r0, #0
   177f4:	bls	1783c <flatcc_builder_create_offset_vector_direct@@Base+0x18c>
   177f8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   177fc:	ldr	r1, [sp, #4]
   17800:	add	r0, r1, r0
   17804:	str	r0, [sp, #4]
   17808:	add	r0, sp, #4
   1780c:	add	r0, r0, #8
   17810:	ldr	r1, [sp, #8]
   17814:	ldr	r2, [pc, #444]	; 179d8 <flatcc_builder_create_offset_vector_direct@@Base+0x328>
   17818:	ldr	r2, [pc, r2]
   1781c:	str	r2, [r0, r1, lsl #3]
   17820:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17824:	ldr	r2, [sp, #8]
   17828:	add	r0, r0, r2, lsl #3
   1782c:	str	r1, [r0, #4]
   17830:	ldr	r0, [sp, #8]
   17834:	add	r0, r0, #1
   17838:	str	r0, [sp, #8]
   1783c:	ldr	r0, [fp, #-8]
   17840:	ldr	r0, [r0, #136]	; 0x88
   17844:	ldr	r1, [sp, #4]
   17848:	sub	r0, r0, r1
   1784c:	str	r0, [fp, #-36]	; 0xffffffdc
   17850:	movw	r0, #0
   17854:	str	r0, [fp, #-44]	; 0xffffffd4
   17858:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1785c:	ldr	r1, [fp, #-16]
   17860:	cmp	r0, r1
   17864:	bcs	17994 <flatcc_builder_create_offset_vector_direct@@Base+0x2e4>
   17868:	ldr	r0, [fp, #-12]
   1786c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   17870:	add	r0, r0, r1, lsl #2
   17874:	ldr	r0, [r0]
   17878:	cmp	r0, #0
   1787c:	beq	1790c <flatcc_builder_create_offset_vector_direct@@Base+0x25c>
   17880:	ldr	r0, [fp, #-12]
   17884:	ldr	r1, [fp, #-44]	; 0xffffffd4
   17888:	ldr	r0, [r0, r1, lsl #2]
   1788c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17890:	sub	r0, r0, r2
   17894:	sub	r0, r0, r1, lsl #2
   17898:	sub	r0, r0, #4
   1789c:	str	r0, [fp, #-40]	; 0xffffffd8
   178a0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   178a4:	bl	147b4 <flatcc_builder_embed_buffer@@Base+0x388>
   178a8:	ldr	r1, [fp, #-12]
   178ac:	ldr	r2, [fp, #-44]	; 0xffffffd4
   178b0:	add	r1, r1, r2, lsl #2
   178b4:	str	r0, [r1]
   178b8:	ldr	r0, [fp, #-20]	; 0xffffffec
   178bc:	movw	r1, #0
   178c0:	cmp	r0, r1
   178c4:	beq	17908 <flatcc_builder_create_offset_vector_direct@@Base+0x258>
   178c8:	ldr	r0, [fp, #-20]	; 0xffffffec
   178cc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   178d0:	add	r0, r0, r1
   178d4:	ldrb	r0, [r0]
   178d8:	cmp	r0, #0
   178dc:	beq	178e4 <flatcc_builder_create_offset_vector_direct@@Base+0x234>
   178e0:	b	17904 <flatcc_builder_create_offset_vector_direct@@Base+0x254>
   178e4:	ldr	r0, [pc, #224]	; 179cc <flatcc_builder_create_offset_vector_direct@@Base+0x31c>
   178e8:	add	r0, pc, r0
   178ec:	ldr	r1, [pc, #220]	; 179d0 <flatcc_builder_create_offset_vector_direct@@Base+0x320>
   178f0:	add	r1, pc, r1
   178f4:	ldr	r2, [pc, #216]	; 179d4 <flatcc_builder_create_offset_vector_direct@@Base+0x324>
   178f8:	add	r3, pc, r2
   178fc:	movw	r2, #1457	; 0x5b1
   17900:	bl	12448 <__assert_fail@plt>
   17904:	b	17908 <flatcc_builder_create_offset_vector_direct@@Base+0x258>
   17908:	b	17980 <flatcc_builder_create_offset_vector_direct@@Base+0x2d0>
   1790c:	ldr	r0, [fp, #-20]	; 0xffffffec
   17910:	movw	r1, #0
   17914:	cmp	r0, r1
   17918:	beq	1795c <flatcc_builder_create_offset_vector_direct@@Base+0x2ac>
   1791c:	ldr	r0, [fp, #-20]	; 0xffffffec
   17920:	ldr	r1, [fp, #-44]	; 0xffffffd4
   17924:	add	r0, r0, r1
   17928:	ldrb	r0, [r0]
   1792c:	cmp	r0, #0
   17930:	bne	17938 <flatcc_builder_create_offset_vector_direct@@Base+0x288>
   17934:	b	17958 <flatcc_builder_create_offset_vector_direct@@Base+0x2a8>
   17938:	ldr	r0, [pc, #128]	; 179c0 <flatcc_builder_create_offset_vector_direct@@Base+0x310>
   1793c:	add	r0, pc, r0
   17940:	ldr	r1, [pc, #124]	; 179c4 <flatcc_builder_create_offset_vector_direct@@Base+0x314>
   17944:	add	r1, pc, r1
   17948:	ldr	r2, [pc, #120]	; 179c8 <flatcc_builder_create_offset_vector_direct@@Base+0x318>
   1794c:	add	r3, pc, r2
   17950:	movw	r2, #1461	; 0x5b5
   17954:	bl	12448 <__assert_fail@plt>
   17958:	b	1797c <flatcc_builder_create_offset_vector_direct@@Base+0x2cc>
   1795c:	ldr	r0, [pc, #80]	; 179b4 <flatcc_builder_create_offset_vector_direct@@Base+0x304>
   17960:	add	r0, pc, r0
   17964:	ldr	r1, [pc, #76]	; 179b8 <flatcc_builder_create_offset_vector_direct@@Base+0x308>
   17968:	add	r1, pc, r1
   1796c:	ldr	r2, [pc, #72]	; 179bc <flatcc_builder_create_offset_vector_direct@@Base+0x30c>
   17970:	add	r3, pc, r2
   17974:	movw	r2, #1463	; 0x5b7
   17978:	bl	12448 <__assert_fail@plt>
   1797c:	b	17980 <flatcc_builder_create_offset_vector_direct@@Base+0x2d0>
   17980:	b	17984 <flatcc_builder_create_offset_vector_direct@@Base+0x2d4>
   17984:	ldr	r0, [fp, #-44]	; 0xffffffd4
   17988:	add	r0, r0, #1
   1798c:	str	r0, [fp, #-44]	; 0xffffffd4
   17990:	b	17858 <flatcc_builder_create_offset_vector_direct@@Base+0x1a8>
   17994:	ldr	r0, [fp, #-8]
   17998:	add	r1, sp, #4
   1799c:	bl	147c8 <flatcc_builder_embed_buffer@@Base+0x39c>
   179a0:	str	r0, [fp, #-4]
   179a4:	ldr	r0, [fp, #-4]
   179a8:	mov	sp, fp
   179ac:	pop	{fp, pc}
   179b0:	svccc	0x00ffffff
   179b4:	andeq	r4, r0, r7, lsl r4
   179b8:	andeq	r3, r0, r2, asr r2
   179bc:	andeq	r4, r0, r9, lsl #8
   179c0:	andeq	r4, r0, r0, asr #9
   179c4:	andeq	r3, r0, r6, ror r2
   179c8:	andeq	r4, r0, sp, lsr #8
   179cc:	andeq	r4, r0, r3, lsl #9
   179d0:	andeq	r3, r0, sl, asr #5
   179d4:	andeq	r4, r0, r1, lsl #9
   179d8:	andeq	r4, r1, ip, lsr #16

000179dc <flatcc_builder_end_offset_vector_for_unions@@Base>:
   179dc:	push	{fp, lr}
   179e0:	mov	fp, sp
   179e4:	sub	sp, sp, #16
   179e8:	str	r0, [sp, #8]
   179ec:	str	r1, [sp, #4]
   179f0:	ldr	r0, [sp, #8]
   179f4:	ldr	r0, [r0, #32]
   179f8:	ldrh	r0, [r0, #14]
   179fc:	cmp	r0, #5
   17a00:	bne	17a08 <flatcc_builder_end_offset_vector_for_unions@@Base+0x2c>
   17a04:	b	17a28 <flatcc_builder_end_offset_vector_for_unions@@Base+0x4c>
   17a08:	ldr	r0, [pc, #112]	; 17a80 <flatcc_builder_end_offset_vector_for_unions@@Base+0xa4>
   17a0c:	add	r0, pc, r0
   17a10:	ldr	r1, [pc, #108]	; 17a84 <flatcc_builder_end_offset_vector_for_unions@@Base+0xa8>
   17a14:	add	r1, pc, r1
   17a18:	ldr	r2, [pc, #104]	; 17a88 <flatcc_builder_end_offset_vector_for_unions@@Base+0xac>
   17a1c:	add	r3, pc, r2
   17a20:	movw	r2, #1493	; 0x5d5
   17a24:	bl	12448 <__assert_fail@plt>
   17a28:	ldr	r0, [sp, #8]
   17a2c:	ldr	r1, [sp, #8]
   17a30:	ldr	r1, [r1, #16]
   17a34:	ldr	r2, [sp, #8]
   17a38:	ldr	r2, [r2, #32]
   17a3c:	ldr	r2, [r2, #20]
   17a40:	ldr	r3, [sp, #4]
   17a44:	bl	176e4 <flatcc_builder_create_offset_vector_direct@@Base+0x34>
   17a48:	str	r0, [sp]
   17a4c:	movw	r1, #0
   17a50:	cmp	r1, r0
   17a54:	bne	17a64 <flatcc_builder_end_offset_vector_for_unions@@Base+0x88>
   17a58:	movw	r0, #0
   17a5c:	str	r0, [fp, #-4]
   17a60:	b	17a74 <flatcc_builder_end_offset_vector_for_unions@@Base+0x98>
   17a64:	ldr	r0, [sp, #8]
   17a68:	bl	152bc <flatcc_builder_end_buffer@@Base+0x164>
   17a6c:	ldr	r0, [sp]
   17a70:	str	r0, [fp, #-4]
   17a74:	ldr	r0, [fp, #-4]
   17a78:	mov	sp, fp
   17a7c:	pop	{fp, pc}
   17a80:	andeq	r3, r0, r1, ror #11
   17a84:	andeq	r3, r0, r6, lsr #3
   17a88:	andeq	r3, r0, sl, asr #24

00017a8c <flatcc_builder_offset_vector_edit@@Base>:
   17a8c:	sub	sp, sp, #4
   17a90:	str	r0, [sp]
   17a94:	ldr	r0, [sp]
   17a98:	ldr	r0, [r0, #16]
   17a9c:	add	sp, sp, #4
   17aa0:	bx	lr

00017aa4 <flatcc_builder_offset_vector_count@@Base>:
   17aa4:	sub	sp, sp, #4
   17aa8:	str	r0, [sp]
   17aac:	ldr	r0, [sp]
   17ab0:	ldr	r0, [r0, #32]
   17ab4:	ldr	r0, [r0, #20]
   17ab8:	add	sp, sp, #4
   17abc:	bx	lr

00017ac0 <flatcc_builder_table_add_union@@Base>:
   17ac0:	push	{fp, lr}
   17ac4:	mov	fp, sp
   17ac8:	sub	sp, sp, #32
   17acc:	str	r2, [fp, #-12]
   17ad0:	str	r3, [fp, #-8]
   17ad4:	str	r0, [sp, #16]
   17ad8:	str	r1, [sp, #12]
   17adc:	ldr	r0, [sp, #16]
   17ae0:	ldr	r0, [r0, #32]
   17ae4:	ldrh	r0, [r0, #14]
   17ae8:	cmp	r0, #3
   17aec:	bne	17af4 <flatcc_builder_table_add_union@@Base+0x34>
   17af0:	b	17b14 <flatcc_builder_table_add_union@@Base+0x54>
   17af4:	ldr	r0, [pc, #388]	; 17c80 <flatcc_builder_table_add_union@@Base+0x1c0>
   17af8:	add	r0, pc, r0
   17afc:	ldr	r1, [pc, #384]	; 17c84 <flatcc_builder_table_add_union@@Base+0x1c4>
   17b00:	add	r1, pc, r1
   17b04:	ldr	r2, [pc, #380]	; 17c88 <flatcc_builder_table_add_union@@Base+0x1c8>
   17b08:	add	r3, pc, r2
   17b0c:	movw	r2, #1518	; 0x5ee
   17b10:	bl	12448 <__assert_fail@plt>
   17b14:	ldrb	r0, [fp, #-12]
   17b18:	cmp	r0, #0
   17b1c:	bne	17b74 <flatcc_builder_table_add_union@@Base+0xb4>
   17b20:	ldr	r0, [fp, #-8]
   17b24:	cmp	r0, #0
   17b28:	beq	17b74 <flatcc_builder_table_add_union@@Base+0xb4>
   17b2c:	ldrb	r0, [fp, #-12]
   17b30:	cmp	r0, #0
   17b34:	bne	17b44 <flatcc_builder_table_add_union@@Base+0x84>
   17b38:	ldr	r0, [fp, #-8]
   17b3c:	cmp	r0, #0
   17b40:	bne	17b48 <flatcc_builder_table_add_union@@Base+0x88>
   17b44:	b	17b68 <flatcc_builder_table_add_union@@Base+0xa8>
   17b48:	ldr	r0, [pc, #316]	; 17c8c <flatcc_builder_table_add_union@@Base+0x1cc>
   17b4c:	add	r0, pc, r0
   17b50:	ldr	r1, [pc, #312]	; 17c90 <flatcc_builder_table_add_union@@Base+0x1d0>
   17b54:	add	r1, pc, r1
   17b58:	ldr	r2, [pc, #308]	; 17c94 <flatcc_builder_table_add_union@@Base+0x1d4>
   17b5c:	add	r3, pc, r2
   17b60:	movw	r2, #1519	; 0x5ef
   17b64:	bl	12448 <__assert_fail@plt>
   17b68:	mvn	r0, #0
   17b6c:	str	r0, [fp, #-4]
   17b70:	b	17c74 <flatcc_builder_table_add_union@@Base+0x1b4>
   17b74:	ldr	r0, [fp, #-8]
   17b78:	cmp	r0, #0
   17b7c:	beq	17bec <flatcc_builder_table_add_union@@Base+0x12c>
   17b80:	ldr	r0, [sp, #16]
   17b84:	ldr	r1, [sp, #12]
   17b88:	bl	17cb0 <flatcc_builder_table_add_offset@@Base>
   17b8c:	str	r0, [sp, #8]
   17b90:	ldr	r0, [sp, #8]
   17b94:	movw	r1, #0
   17b98:	cmp	r0, r1
   17b9c:	bne	17be0 <flatcc_builder_table_add_union@@Base+0x120>
   17ba0:	ldr	r0, [sp, #8]
   17ba4:	movw	r1, #0
   17ba8:	cmp	r0, r1
   17bac:	beq	17bb4 <flatcc_builder_table_add_union@@Base+0xf4>
   17bb0:	b	17bd4 <flatcc_builder_table_add_union@@Base+0x114>
   17bb4:	ldr	r0, [pc, #220]	; 17c98 <flatcc_builder_table_add_union@@Base+0x1d8>
   17bb8:	add	r0, pc, r0
   17bbc:	ldr	r1, [pc, #216]	; 17c9c <flatcc_builder_table_add_union@@Base+0x1dc>
   17bc0:	add	r1, pc, r1
   17bc4:	ldr	r2, [pc, #212]	; 17ca0 <flatcc_builder_table_add_union@@Base+0x1e0>
   17bc8:	add	r3, pc, r2
   17bcc:	movw	r2, #1522	; 0x5f2
   17bd0:	bl	12448 <__assert_fail@plt>
   17bd4:	mvn	r0, #0
   17bd8:	str	r0, [fp, #-4]
   17bdc:	b	17c74 <flatcc_builder_table_add_union@@Base+0x1b4>
   17be0:	ldr	r0, [fp, #-8]
   17be4:	ldr	r1, [sp, #8]
   17be8:	str	r0, [r1]
   17bec:	ldr	r0, [sp, #16]
   17bf0:	ldr	r1, [sp, #12]
   17bf4:	sub	r1, r1, #1
   17bf8:	movw	r2, #1
   17bfc:	movw	r3, #1
   17c00:	uxth	r3, r3
   17c04:	bl	17de0 <flatcc_builder_table_add@@Base>
   17c08:	str	r0, [sp, #4]
   17c0c:	ldr	r0, [sp, #4]
   17c10:	movw	r1, #0
   17c14:	cmp	r0, r1
   17c18:	bne	17c5c <flatcc_builder_table_add_union@@Base+0x19c>
   17c1c:	ldr	r0, [sp, #4]
   17c20:	movw	r1, #0
   17c24:	cmp	r0, r1
   17c28:	beq	17c30 <flatcc_builder_table_add_union@@Base+0x170>
   17c2c:	b	17c50 <flatcc_builder_table_add_union@@Base+0x190>
   17c30:	ldr	r0, [pc, #108]	; 17ca4 <flatcc_builder_table_add_union@@Base+0x1e4>
   17c34:	add	r0, pc, r0
   17c38:	ldr	r1, [pc, #104]	; 17ca8 <flatcc_builder_table_add_union@@Base+0x1e8>
   17c3c:	add	r1, pc, r1
   17c40:	ldr	r2, [pc, #100]	; 17cac <flatcc_builder_table_add_union@@Base+0x1ec>
   17c44:	add	r3, pc, r2
   17c48:	movw	r2, #1526	; 0x5f6
   17c4c:	bl	12448 <__assert_fail@plt>
   17c50:	mvn	r0, #0
   17c54:	str	r0, [fp, #-4]
   17c58:	b	17c74 <flatcc_builder_table_add_union@@Base+0x1b4>
   17c5c:	ldrb	r0, [fp, #-12]
   17c60:	bl	17f48 <flatcc_builder_table_add@@Base+0x168>
   17c64:	ldr	r1, [sp, #4]
   17c68:	strb	r0, [r1]
   17c6c:	movw	r0, #0
   17c70:	str	r0, [fp, #-4]
   17c74:	ldr	r0, [fp, #-4]
   17c78:	mov	sp, fp
   17c7c:	pop	{fp, pc}
   17c80:	andeq	r3, r0, lr, ror #17
   17c84:	strheq	r3, [r0], -sl
   17c88:	ldrdeq	r3, [r0], -r0
   17c8c:	andeq	r3, r0, r4, ror #23
   17c90:	andeq	r3, r0, r6, rrx
   17c94:	andeq	r3, r0, ip, ror fp
   17c98:	muleq	r0, sl, fp
   17c9c:	strdeq	r2, [r0], -sl
   17ca0:	andeq	r3, r0, r0, lsl fp
   17ca4:	andeq	r3, r0, r8, lsr #22
   17ca8:	andeq	r2, r0, lr, ror pc
   17cac:	muleq	r0, r4, sl

00017cb0 <flatcc_builder_table_add_offset@@Base>:
   17cb0:	push	{fp, lr}
   17cb4:	mov	fp, sp
   17cb8:	sub	sp, sp, #8
   17cbc:	str	r0, [sp, #4]
   17cc0:	str	r1, [sp]
   17cc4:	ldr	r0, [sp, #4]
   17cc8:	ldr	r0, [r0, #32]
   17ccc:	ldrh	r0, [r0, #14]
   17cd0:	cmp	r0, #3
   17cd4:	bne	17cdc <flatcc_builder_table_add_offset@@Base+0x2c>
   17cd8:	b	17cfc <flatcc_builder_table_add_offset@@Base+0x4c>
   17cdc:	ldr	r0, [pc, #212]	; 17db8 <flatcc_builder_table_add_offset@@Base+0x108>
   17ce0:	add	r0, pc, r0
   17ce4:	ldr	r1, [pc, #208]	; 17dbc <flatcc_builder_table_add_offset@@Base+0x10c>
   17ce8:	add	r1, pc, r1
   17cec:	ldr	r2, [pc, #204]	; 17dc0 <flatcc_builder_table_add_offset@@Base+0x110>
   17cf0:	add	r3, pc, r2
   17cf4:	movw	r2, #1811	; 0x713
   17cf8:	bl	12448 <__assert_fail@plt>
   17cfc:	ldr	r0, [sp]
   17d00:	cmp	r0, #0
   17d04:	blt	17d1c <flatcc_builder_table_add_offset@@Base+0x6c>
   17d08:	ldr	r0, [sp]
   17d0c:	movw	r1, #32764	; 0x7ffc
   17d10:	cmp	r0, r1
   17d14:	bgt	17d1c <flatcc_builder_table_add_offset@@Base+0x6c>
   17d18:	b	17d3c <flatcc_builder_table_add_offset@@Base+0x8c>
   17d1c:	ldr	r0, [pc, #160]	; 17dc4 <flatcc_builder_table_add_offset@@Base+0x114>
   17d20:	add	r0, pc, r0
   17d24:	ldr	r1, [pc, #156]	; 17dc8 <flatcc_builder_table_add_offset@@Base+0x118>
   17d28:	add	r1, pc, r1
   17d2c:	ldr	r2, [pc, #152]	; 17dcc <flatcc_builder_table_add_offset@@Base+0x11c>
   17d30:	add	r3, pc, r2
   17d34:	movw	r2, #1812	; 0x714
   17d38:	bl	12448 <__assert_fail@plt>
   17d3c:	ldr	r0, [sp, #4]
   17d40:	ldr	r0, [r0, #4]
   17d44:	ldr	r1, [sp]
   17d48:	add	r0, r0, r1, lsl #1
   17d4c:	ldrh	r0, [r0]
   17d50:	cmp	r0, #0
   17d54:	beq	17d78 <flatcc_builder_table_add_offset@@Base+0xc8>
   17d58:	ldr	r0, [pc, #116]	; 17dd4 <flatcc_builder_table_add_offset@@Base+0x124>
   17d5c:	add	r0, pc, r0
   17d60:	ldr	r1, [pc, #112]	; 17dd8 <flatcc_builder_table_add_offset@@Base+0x128>
   17d64:	add	r1, pc, r1
   17d68:	ldr	r2, [pc, #108]	; 17ddc <flatcc_builder_table_add_offset@@Base+0x12c>
   17d6c:	add	r3, pc, r2
   17d70:	movw	r2, #1819	; 0x71b
   17d74:	bl	12448 <__assert_fail@plt>
   17d78:	ldr	r0, [pc, #80]	; 17dd0 <flatcc_builder_table_add_offset@@Base+0x120>
   17d7c:	ldr	r1, [sp]
   17d80:	ldr	r2, [sp, #4]
   17d84:	ldr	r2, [r2, #12]
   17d88:	eor	r1, r1, r2
   17d8c:	mul	r1, r1, r0
   17d90:	eor	r1, r1, #4
   17d94:	mul	r0, r1, r0
   17d98:	ldr	r1, [sp, #4]
   17d9c:	str	r0, [r1, #12]
   17da0:	ldr	r0, [sp, #4]
   17da4:	ldr	r1, [sp]
   17da8:	uxth	r1, r1
   17dac:	bl	18d70 <flatcc_builder_table_add_copy@@Base+0x64>
   17db0:	mov	sp, fp
   17db4:	pop	{fp, pc}
   17db8:	andeq	r3, r0, r6, lsl #14
   17dbc:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
   17dc0:	andeq	r3, r0, sl, ror #27
   17dc4:	andeq	r3, r0, sl, lsr sp
   17dc8:	muleq	r0, r2, lr
   17dcc:	andeq	r3, r0, sl, lsr #27
   17dd0:			; <UNDEFINED> instruction: 0x9e3779b1
   17dd4:	andeq	r4, r0, fp, lsl r0
   17dd8:	andeq	r2, r0, r6, asr lr
   17ddc:	andeq	r3, r0, lr, ror #26

00017de0 <flatcc_builder_table_add@@Base>:
   17de0:	push	{fp, lr}
   17de4:	mov	fp, sp
   17de8:	sub	sp, sp, #16
   17dec:	str	r0, [fp, #-4]
   17df0:	str	r1, [sp, #8]
   17df4:	str	r2, [sp, #4]
   17df8:	strh	r3, [sp, #2]
   17dfc:	ldr	r0, [fp, #-4]
   17e00:	ldr	r0, [r0, #32]
   17e04:	ldrh	r0, [r0, #14]
   17e08:	cmp	r0, #3
   17e0c:	bne	17e14 <flatcc_builder_table_add@@Base+0x34>
   17e10:	b	17e34 <flatcc_builder_table_add@@Base+0x54>
   17e14:	ldr	r0, [pc, #260]	; 17f20 <flatcc_builder_table_add@@Base+0x140>
   17e18:	add	r0, pc, r0
   17e1c:	ldr	r1, [pc, #256]	; 17f24 <flatcc_builder_table_add@@Base+0x144>
   17e20:	add	r1, pc, r1
   17e24:	ldr	r2, [pc, #252]	; 17f28 <flatcc_builder_table_add@@Base+0x148>
   17e28:	add	r3, pc, r2
   17e2c:	movw	r2, #1773	; 0x6ed
   17e30:	bl	12448 <__assert_fail@plt>
   17e34:	ldr	r0, [sp, #8]
   17e38:	cmp	r0, #0
   17e3c:	blt	17e54 <flatcc_builder_table_add@@Base+0x74>
   17e40:	ldr	r0, [sp, #8]
   17e44:	movw	r1, #32764	; 0x7ffc
   17e48:	cmp	r0, r1
   17e4c:	bgt	17e54 <flatcc_builder_table_add@@Base+0x74>
   17e50:	b	17e74 <flatcc_builder_table_add@@Base+0x94>
   17e54:	ldr	r0, [pc, #208]	; 17f2c <flatcc_builder_table_add@@Base+0x14c>
   17e58:	add	r0, pc, r0
   17e5c:	ldr	r1, [pc, #204]	; 17f30 <flatcc_builder_table_add@@Base+0x150>
   17e60:	add	r1, pc, r1
   17e64:	ldr	r2, [pc, #200]	; 17f34 <flatcc_builder_table_add@@Base+0x154>
   17e68:	add	r3, pc, r2
   17e6c:	movw	r2, #1774	; 0x6ee
   17e70:	bl	12448 <__assert_fail@plt>
   17e74:	ldrh	r0, [sp, #2]
   17e78:	ldr	r1, [fp, #-4]
   17e7c:	ldrh	r1, [r1, #130]	; 0x82
   17e80:	cmp	r0, r1
   17e84:	ble	17e94 <flatcc_builder_table_add@@Base+0xb4>
   17e88:	ldrh	r0, [sp, #2]
   17e8c:	ldr	r1, [fp, #-4]
   17e90:	strh	r0, [r1, #130]	; 0x82
   17e94:	ldr	r0, [fp, #-4]
   17e98:	ldr	r0, [r0, #4]
   17e9c:	ldr	r1, [sp, #8]
   17ea0:	add	r0, r0, r1, lsl #1
   17ea4:	ldrh	r0, [r0]
   17ea8:	cmp	r0, #0
   17eac:	beq	17ed0 <flatcc_builder_table_add@@Base+0xf0>
   17eb0:	ldr	r0, [pc, #132]	; 17f3c <flatcc_builder_table_add@@Base+0x15c>
   17eb4:	add	r0, pc, r0
   17eb8:	ldr	r1, [pc, #128]	; 17f40 <flatcc_builder_table_add@@Base+0x160>
   17ebc:	add	r1, pc, r1
   17ec0:	ldr	r2, [pc, #124]	; 17f44 <flatcc_builder_table_add@@Base+0x164>
   17ec4:	add	r3, pc, r2
   17ec8:	movw	r2, #1784	; 0x6f8
   17ecc:	bl	12448 <__assert_fail@plt>
   17ed0:	ldr	r0, [pc, #96]	; 17f38 <flatcc_builder_table_add@@Base+0x158>
   17ed4:	ldr	r1, [sp, #8]
   17ed8:	ldr	r2, [fp, #-4]
   17edc:	ldr	r2, [r2, #12]
   17ee0:	eor	r1, r1, r2
   17ee4:	mul	r1, r1, r0
   17ee8:	ldr	r2, [sp, #4]
   17eec:	eor	r1, r1, r2
   17ef0:	mul	r0, r1, r0
   17ef4:	ldr	r1, [fp, #-4]
   17ef8:	str	r0, [r1, #12]
   17efc:	ldr	r0, [fp, #-4]
   17f00:	ldr	r1, [sp, #4]
   17f04:	ldrh	r2, [sp, #2]
   17f08:	ldr	r3, [sp, #8]
   17f0c:	uxth	r2, r2
   17f10:	uxth	r3, r3
   17f14:	bl	18b8c <flatcc_builder_string_len@@Base+0x1c>
   17f18:	mov	sp, fp
   17f1c:	pop	{fp, pc}
   17f20:	andeq	r3, r0, lr, asr #11
   17f24:	muleq	r0, sl, sp
   17f28:	andeq	r3, r0, r8, ror #23
   17f2c:	andeq	r3, r0, r2, lsl #24
   17f30:	andeq	r2, r0, sl, asr sp
   17f34:	andeq	r3, r0, r8, lsr #23
   17f38:			; <UNDEFINED> instruction: 0x9e3779b1
   17f3c:	andeq	r3, r0, r3, asr #29
   17f40:	strdeq	r2, [r0], -lr
   17f44:	andeq	r3, r0, ip, asr #22
   17f48:	sub	sp, sp, #4
   17f4c:	strb	r0, [sp, #3]
   17f50:	ldrb	r0, [sp, #3]
   17f54:	add	sp, sp, #4
   17f58:	bx	lr

00017f5c <flatcc_builder_table_add_union_vector@@Base>:
   17f5c:	push	{fp, lr}
   17f60:	mov	fp, sp
   17f64:	sub	sp, sp, #24
   17f68:	str	r2, [sp, #12]
   17f6c:	str	r3, [sp, #16]
   17f70:	str	r0, [sp, #8]
   17f74:	str	r1, [sp, #4]
   17f78:	ldr	r0, [sp, #8]
   17f7c:	ldr	r0, [r0, #32]
   17f80:	ldrh	r0, [r0, #14]
   17f84:	cmp	r0, #3
   17f88:	bne	17f90 <flatcc_builder_table_add_union_vector@@Base+0x34>
   17f8c:	b	17fb0 <flatcc_builder_table_add_union_vector@@Base+0x54>
   17f90:	ldr	r0, [pc, #420]	; 1813c <flatcc_builder_table_add_union_vector@@Base+0x1e0>
   17f94:	add	r0, pc, r0
   17f98:	ldr	r1, [pc, #416]	; 18140 <flatcc_builder_table_add_union_vector@@Base+0x1e4>
   17f9c:	add	r1, pc, r1
   17fa0:	ldr	r2, [pc, #412]	; 18144 <flatcc_builder_table_add_union_vector@@Base+0x1e8>
   17fa4:	add	r3, pc, r2
   17fa8:	movw	r2, #1536	; 0x600
   17fac:	bl	12448 <__assert_fail@plt>
   17fb0:	ldr	r0, [sp, #12]
   17fb4:	cmp	r0, #0
   17fb8:	movw	r0, #0
   17fbc:	moveq	r0, #1
   17fc0:	and	r0, r0, #1
   17fc4:	ldr	r1, [sp, #16]
   17fc8:	cmp	r1, #0
   17fcc:	movw	r1, #0
   17fd0:	moveq	r1, #1
   17fd4:	and	r1, r1, #1
   17fd8:	cmp	r0, r1
   17fdc:	beq	18040 <flatcc_builder_table_add_union_vector@@Base+0xe4>
   17fe0:	ldr	r0, [sp, #12]
   17fe4:	cmp	r0, #0
   17fe8:	movw	r0, #0
   17fec:	moveq	r0, #1
   17ff0:	and	r0, r0, #1
   17ff4:	ldr	r1, [sp, #16]
   17ff8:	cmp	r1, #0
   17ffc:	movw	r1, #0
   18000:	moveq	r1, #1
   18004:	and	r1, r1, #1
   18008:	cmp	r0, r1
   1800c:	bne	18014 <flatcc_builder_table_add_union_vector@@Base+0xb8>
   18010:	b	18034 <flatcc_builder_table_add_union_vector@@Base+0xd8>
   18014:	ldr	r0, [pc, #300]	; 18148 <flatcc_builder_table_add_union_vector@@Base+0x1ec>
   18018:	add	r0, pc, r0
   1801c:	ldr	r1, [pc, #296]	; 1814c <flatcc_builder_table_add_union_vector@@Base+0x1f0>
   18020:	add	r1, pc, r1
   18024:	ldr	r2, [pc, #292]	; 18150 <flatcc_builder_table_add_union_vector@@Base+0x1f4>
   18028:	add	r3, pc, r2
   1802c:	movw	r2, #1537	; 0x601
   18030:	bl	12448 <__assert_fail@plt>
   18034:	mvn	r0, #0
   18038:	str	r0, [fp, #-4]
   1803c:	b	18130 <flatcc_builder_table_add_union_vector@@Base+0x1d4>
   18040:	ldr	r0, [sp, #12]
   18044:	cmp	r0, #0
   18048:	beq	18128 <flatcc_builder_table_add_union_vector@@Base+0x1cc>
   1804c:	ldr	r0, [sp, #8]
   18050:	ldr	r1, [sp, #4]
   18054:	sub	r1, r1, #1
   18058:	bl	17cb0 <flatcc_builder_table_add_offset@@Base>
   1805c:	str	r0, [sp]
   18060:	ldr	r0, [sp]
   18064:	movw	r1, #0
   18068:	cmp	r0, r1
   1806c:	bne	180b0 <flatcc_builder_table_add_union_vector@@Base+0x154>
   18070:	ldr	r0, [sp]
   18074:	movw	r1, #0
   18078:	cmp	r0, r1
   1807c:	beq	18084 <flatcc_builder_table_add_union_vector@@Base+0x128>
   18080:	b	180a4 <flatcc_builder_table_add_union_vector@@Base+0x148>
   18084:	ldr	r0, [pc, #200]	; 18154 <flatcc_builder_table_add_union_vector@@Base+0x1f8>
   18088:	add	r0, pc, r0
   1808c:	ldr	r1, [pc, #196]	; 18158 <flatcc_builder_table_add_union_vector@@Base+0x1fc>
   18090:	add	r1, pc, r1
   18094:	ldr	r2, [pc, #192]	; 1815c <flatcc_builder_table_add_union_vector@@Base+0x200>
   18098:	add	r3, pc, r2
   1809c:	movw	r2, #1540	; 0x604
   180a0:	bl	12448 <__assert_fail@plt>
   180a4:	mvn	r0, #0
   180a8:	str	r0, [fp, #-4]
   180ac:	b	18130 <flatcc_builder_table_add_union_vector@@Base+0x1d4>
   180b0:	ldr	r0, [sp, #12]
   180b4:	ldr	r1, [sp]
   180b8:	str	r0, [r1]
   180bc:	ldr	r0, [sp, #8]
   180c0:	ldr	r1, [sp, #4]
   180c4:	bl	17cb0 <flatcc_builder_table_add_offset@@Base>
   180c8:	str	r0, [sp]
   180cc:	ldr	r0, [sp]
   180d0:	movw	r1, #0
   180d4:	cmp	r0, r1
   180d8:	bne	1811c <flatcc_builder_table_add_union_vector@@Base+0x1c0>
   180dc:	ldr	r0, [sp]
   180e0:	movw	r1, #0
   180e4:	cmp	r0, r1
   180e8:	beq	180f0 <flatcc_builder_table_add_union_vector@@Base+0x194>
   180ec:	b	18110 <flatcc_builder_table_add_union_vector@@Base+0x1b4>
   180f0:	ldr	r0, [pc, #104]	; 18160 <flatcc_builder_table_add_union_vector@@Base+0x204>
   180f4:	add	r0, pc, r0
   180f8:	ldr	r1, [pc, #100]	; 18164 <flatcc_builder_table_add_union_vector@@Base+0x208>
   180fc:	add	r1, pc, r1
   18100:	ldr	r2, [pc, #96]	; 18168 <flatcc_builder_table_add_union_vector@@Base+0x20c>
   18104:	add	r3, pc, r2
   18108:	movw	r2, #1544	; 0x608
   1810c:	bl	12448 <__assert_fail@plt>
   18110:	mvn	r0, #0
   18114:	str	r0, [fp, #-4]
   18118:	b	18130 <flatcc_builder_table_add_union_vector@@Base+0x1d4>
   1811c:	ldr	r0, [sp, #16]
   18120:	ldr	r1, [sp]
   18124:	str	r0, [r1]
   18128:	movw	r0, #0
   1812c:	str	r0, [fp, #-4]
   18130:	ldr	r0, [fp, #-4]
   18134:	mov	sp, fp
   18138:	pop	{fp, pc}
   1813c:	andeq	r3, r0, r2, asr r4
   18140:	andeq	r2, r0, lr, lsl ip
   18144:	andeq	r3, r0, r4, asr #15
   18148:			; <UNDEFINED> instruction: 0x000037b3
   1814c:	muleq	r0, sl, fp
   18150:	andeq	r3, r0, r0, asr #14
   18154:	andeq	r3, r0, sl, asr #13
   18158:	andeq	r2, r0, sl, lsr #22
   1815c:	ldrdeq	r3, [r0], -r0
   18160:	andeq	r3, r0, lr, asr r6
   18164:			; <UNDEFINED> instruction: 0x00002abe
   18168:	andeq	r3, r0, r4, ror #12

0001816c <flatcc_builder_create_union_vector@@Base>:
   1816c:	push	{fp, lr}
   18170:	mov	fp, sp
   18174:	sub	sp, sp, #48	; 0x30
   18178:	str	r1, [fp, #-4]
   1817c:	str	r2, [fp, #-8]
   18180:	str	r3, [fp, #-12]
   18184:	mov	r1, r0
   18188:	str	r0, [sp, #12]
   1818c:	mov	r0, r1
   18190:	movw	r1, #0
   18194:	and	r1, r1, #255	; 0xff
   18198:	movw	r2, #8
   1819c:	bl	12418 <memset@plt>
   181a0:	ldr	r0, [fp, #-4]
   181a4:	bl	161a8 <flatcc_builder_start_offset_vector@@Base>
   181a8:	cmp	r0, #0
   181ac:	beq	181b4 <flatcc_builder_create_union_vector@@Base+0x48>
   181b0:	b	18298 <flatcc_builder_create_union_vector@@Base+0x12c>
   181b4:	ldr	r0, [fp, #-4]
   181b8:	ldr	r1, [fp, #-12]
   181bc:	bl	1593c <flatcc_builder_extend_offset_vector@@Base>
   181c0:	movw	r1, #0
   181c4:	cmp	r1, r0
   181c8:	bne	181d0 <flatcc_builder_create_union_vector@@Base+0x64>
   181cc:	b	18298 <flatcc_builder_create_union_vector@@Base+0x12c>
   181d0:	ldr	r0, [fp, #-4]
   181d4:	ldr	r1, [fp, #-12]
   181d8:	mov	r2, r1
   181dc:	str	r2, [sp, #8]
   181e0:	bl	15474 <flatcc_builder_start_struct@@Base+0xfc>
   181e4:	str	r0, [fp, #-16]
   181e8:	movw	r1, #0
   181ec:	cmp	r1, r0
   181f0:	bne	181f8 <flatcc_builder_create_union_vector@@Base+0x8c>
   181f4:	b	18298 <flatcc_builder_create_union_vector@@Base+0x12c>
   181f8:	ldr	r0, [fp, #-4]
   181fc:	bl	17a8c <flatcc_builder_offset_vector_edit@@Base>
   18200:	str	r0, [fp, #-20]	; 0xffffffec
   18204:	movw	r0, #0
   18208:	str	r0, [sp, #24]
   1820c:	ldr	r0, [sp, #24]
   18210:	ldr	r1, [fp, #-12]
   18214:	cmp	r0, r1
   18218:	bcs	1825c <flatcc_builder_create_union_vector@@Base+0xf0>
   1821c:	ldr	r0, [fp, #-8]
   18220:	ldr	r1, [sp, #24]
   18224:	ldrb	r0, [r0, r1, lsl #3]
   18228:	ldr	r2, [fp, #-16]
   1822c:	strb	r0, [r2, r1]
   18230:	ldr	r0, [fp, #-8]
   18234:	ldr	r1, [sp, #24]
   18238:	add	r0, r0, r1, lsl #3
   1823c:	ldr	r0, [r0, #4]
   18240:	ldr	r2, [fp, #-20]	; 0xffffffec
   18244:	add	r1, r2, r1, lsl #2
   18248:	str	r0, [r1]
   1824c:	ldr	r0, [sp, #24]
   18250:	add	r0, r0, #1
   18254:	str	r0, [sp, #24]
   18258:	b	1820c <flatcc_builder_create_union_vector@@Base+0xa0>
   1825c:	ldr	r1, [fp, #-4]
   18260:	ldr	r2, [fp, #-16]
   18264:	ldr	r3, [fp, #-20]	; 0xffffffec
   18268:	ldr	r0, [fp, #-12]
   1826c:	mov	ip, sp
   18270:	str	r0, [ip]
   18274:	add	r0, sp, #16
   18278:	bl	182a0 <flatcc_builder_create_union_vector_direct@@Base>
   1827c:	ldr	r0, [sp, #16]
   18280:	ldr	r1, [sp, #12]
   18284:	str	r0, [r1]
   18288:	ldr	r0, [sp, #20]
   1828c:	str	r0, [r1, #4]
   18290:	ldr	r0, [fp, #-4]
   18294:	bl	152bc <flatcc_builder_end_buffer@@Base+0x164>
   18298:	mov	sp, fp
   1829c:	pop	{fp, pc}

000182a0 <flatcc_builder_create_union_vector_direct@@Base>:
   182a0:	push	{fp, lr}
   182a4:	mov	fp, sp
   182a8:	sub	sp, sp, #32
   182ac:	ldr	ip, [fp, #8]
   182b0:	str	r1, [fp, #-4]
   182b4:	str	r2, [fp, #-8]
   182b8:	str	r3, [fp, #-12]
   182bc:	mov	r1, r0
   182c0:	str	r0, [sp, #16]
   182c4:	mov	r0, r1
   182c8:	movw	r1, #0
   182cc:	and	r1, r1, #255	; 0xff
   182d0:	movw	r2, #8
   182d4:	str	ip, [sp, #12]
   182d8:	bl	12418 <memset@plt>
   182dc:	ldr	r0, [fp, #-4]
   182e0:	ldr	r1, [fp, #-12]
   182e4:	ldr	r2, [fp, #8]
   182e8:	ldr	r3, [fp, #-8]
   182ec:	bl	176e4 <flatcc_builder_create_offset_vector_direct@@Base+0x34>
   182f0:	ldr	r1, [sp, #16]
   182f4:	str	r0, [r1, #4]
   182f8:	movw	r2, #0
   182fc:	cmp	r2, r0
   18300:	bne	18308 <flatcc_builder_create_union_vector_direct@@Base+0x68>
   18304:	b	1834c <flatcc_builder_create_union_vector_direct@@Base+0xac>
   18308:	ldr	r0, [fp, #-4]
   1830c:	ldr	r1, [fp, #-8]
   18310:	ldr	r2, [fp, #8]
   18314:	movw	r3, #1
   18318:	movw	ip, #1
   1831c:	uxth	ip, ip
   18320:	str	ip, [sp]
   18324:	mvn	ip, #0
   18328:	str	ip, [sp, #4]
   1832c:	bl	173d8 <flatcc_builder_create_vector@@Base>
   18330:	ldr	r1, [sp, #16]
   18334:	str	r0, [r1]
   18338:	movw	r2, #0
   1833c:	cmp	r2, r0
   18340:	bne	18348 <flatcc_builder_create_union_vector_direct@@Base+0xa8>
   18344:	b	1834c <flatcc_builder_create_union_vector_direct@@Base+0xac>
   18348:	b	1834c <flatcc_builder_create_union_vector_direct@@Base+0xac>
   1834c:	mov	sp, fp
   18350:	pop	{fp, pc}

00018354 <flatcc_builder_start_union_vector@@Base>:
   18354:	push	{fp, lr}
   18358:	mov	fp, sp
   1835c:	sub	sp, sp, #8
   18360:	str	r0, [sp]
   18364:	ldr	r0, [sp]
   18368:	movw	r1, #4
   1836c:	uxth	r1, r1
   18370:	bl	14f8c <flatcc_builder_start_buffer@@Base+0x178>
   18374:	cmp	r0, #0
   18378:	beq	18388 <flatcc_builder_start_union_vector@@Base+0x34>
   1837c:	mvn	r0, #0
   18380:	str	r0, [sp, #4]
   18384:	b	183cc <flatcc_builder_start_union_vector@@Base+0x78>
   18388:	ldr	r0, [sp]
   1838c:	ldr	r0, [r0, #32]
   18390:	movw	r1, #8
   18394:	str	r1, [r0, #16]
   18398:	ldr	r0, [sp]
   1839c:	ldr	r0, [r0, #32]
   183a0:	movw	r1, #0
   183a4:	str	r1, [r0, #20]
   183a8:	ldr	r0, [sp]
   183ac:	ldr	r0, [r0, #32]
   183b0:	movw	r1, #7
   183b4:	strh	r1, [r0, #14]
   183b8:	ldr	r0, [sp]
   183bc:	mvn	r1, #3
   183c0:	bl	153e8 <flatcc_builder_start_struct@@Base+0x70>
   183c4:	movw	r0, #0
   183c8:	str	r0, [sp, #4]
   183cc:	ldr	r0, [sp, #4]
   183d0:	mov	sp, fp
   183d4:	pop	{fp, pc}

000183d8 <flatcc_builder_end_union_vector@@Base>:
   183d8:	push	{fp, lr}
   183dc:	mov	fp, sp
   183e0:	sub	sp, sp, #40	; 0x28
   183e4:	str	r1, [fp, #-4]
   183e8:	mov	r1, r0
   183ec:	str	r0, [sp, #4]
   183f0:	mov	r0, r1
   183f4:	movw	r1, #0
   183f8:	and	r1, r1, #255	; 0xff
   183fc:	movw	r2, #8
   18400:	bl	12418 <memset@plt>
   18404:	ldr	r0, [fp, #-4]
   18408:	ldr	r0, [r0, #32]
   1840c:	ldrh	r0, [r0, #14]
   18410:	cmp	r0, #7
   18414:	bne	1841c <flatcc_builder_end_union_vector@@Base+0x44>
   18418:	b	1843c <flatcc_builder_end_union_vector@@Base+0x64>
   1841c:	ldr	r0, [pc, #260]	; 18528 <flatcc_builder_end_union_vector@@Base+0x150>
   18420:	add	r0, pc, r0
   18424:	ldr	r1, [pc, #256]	; 1852c <flatcc_builder_end_union_vector@@Base+0x154>
   18428:	add	r1, pc, r1
   1842c:	ldr	r2, [pc, #252]	; 18530 <flatcc_builder_end_union_vector@@Base+0x158>
   18430:	add	r3, pc, r2
   18434:	movw	r2, #1617	; 0x651
   18438:	bl	12448 <__assert_fail@plt>
   1843c:	ldr	r0, [fp, #-4]
   18440:	bl	18534 <flatcc_builder_union_vector_count@@Base>
   18444:	str	r0, [sp, #16]
   18448:	ldr	r0, [fp, #-4]
   1844c:	ldr	r1, [sp, #16]
   18450:	movw	r2, #5
   18454:	mul	r1, r1, r2
   18458:	bl	15474 <flatcc_builder_start_struct@@Base+0xfc>
   1845c:	str	r0, [fp, #-16]
   18460:	movw	r1, #0
   18464:	cmp	r1, r0
   18468:	bne	18470 <flatcc_builder_end_union_vector@@Base+0x98>
   1846c:	b	18520 <flatcc_builder_end_union_vector@@Base+0x148>
   18470:	ldr	r0, [fp, #-16]
   18474:	ldr	r1, [sp, #16]
   18478:	add	r0, r0, r1, lsl #2
   1847c:	str	r0, [fp, #-8]
   18480:	ldr	r0, [fp, #-4]
   18484:	bl	18550 <flatcc_builder_union_vector_edit@@Base>
   18488:	str	r0, [fp, #-12]
   1848c:	movw	r0, #0
   18490:	str	r0, [sp, #20]
   18494:	ldr	r0, [sp, #20]
   18498:	ldr	r1, [sp, #16]
   1849c:	cmp	r0, r1
   184a0:	bcs	184e4 <flatcc_builder_end_union_vector@@Base+0x10c>
   184a4:	ldr	r0, [fp, #-12]
   184a8:	ldr	r1, [sp, #20]
   184ac:	ldrb	r0, [r0, r1, lsl #3]
   184b0:	ldr	r2, [fp, #-8]
   184b4:	strb	r0, [r2, r1]
   184b8:	ldr	r0, [fp, #-12]
   184bc:	ldr	r1, [sp, #20]
   184c0:	add	r0, r0, r1, lsl #3
   184c4:	ldr	r0, [r0, #4]
   184c8:	ldr	r2, [fp, #-16]
   184cc:	add	r1, r2, r1, lsl #2
   184d0:	str	r0, [r1]
   184d4:	ldr	r0, [sp, #20]
   184d8:	add	r0, r0, #1
   184dc:	str	r0, [sp, #20]
   184e0:	b	18494 <flatcc_builder_end_union_vector@@Base+0xbc>
   184e4:	ldr	r1, [fp, #-4]
   184e8:	ldr	r2, [fp, #-8]
   184ec:	ldr	r3, [fp, #-16]
   184f0:	ldr	r0, [sp, #16]
   184f4:	mov	ip, sp
   184f8:	str	r0, [ip]
   184fc:	add	r0, sp, #8
   18500:	bl	182a0 <flatcc_builder_create_union_vector_direct@@Base>
   18504:	ldr	r0, [sp, #8]
   18508:	ldr	r1, [sp, #4]
   1850c:	str	r0, [r1]
   18510:	ldr	r0, [sp, #12]
   18514:	str	r0, [r1, #4]
   18518:	ldr	r0, [fp, #-4]
   1851c:	bl	152bc <flatcc_builder_end_buffer@@Base+0x164>
   18520:	mov	sp, fp
   18524:	pop	{fp, pc}
   18528:	ldrdeq	r3, [r0], -r3	; <UNPREDICTABLE>
   1852c:	muleq	r0, r2, r7
   18530:	strdeq	r3, [r0], -r5

00018534 <flatcc_builder_union_vector_count@@Base>:
   18534:	sub	sp, sp, #4
   18538:	str	r0, [sp]
   1853c:	ldr	r0, [sp]
   18540:	ldr	r0, [r0, #32]
   18544:	ldr	r0, [r0, #20]
   18548:	add	sp, sp, #4
   1854c:	bx	lr

00018550 <flatcc_builder_union_vector_edit@@Base>:
   18550:	sub	sp, sp, #4
   18554:	str	r0, [sp]
   18558:	ldr	r0, [sp]
   1855c:	ldr	r0, [r0, #16]
   18560:	add	sp, sp, #4
   18564:	bx	lr

00018568 <flatcc_builder_extend_union_vector@@Base>:
   18568:	push	{fp, lr}
   1856c:	mov	fp, sp
   18570:	sub	sp, sp, #16
   18574:	ldr	r2, [pc, #68]	; 185c0 <flatcc_builder_extend_union_vector@@Base+0x58>
   18578:	str	r0, [sp, #8]
   1857c:	str	r1, [sp, #4]
   18580:	ldr	r0, [sp, #8]
   18584:	ldr	r1, [sp, #4]
   18588:	bl	15638 <flatcc_builder_extend_vector@@Base+0x6c>
   1858c:	cmp	r0, #0
   18590:	beq	185a0 <flatcc_builder_extend_union_vector@@Base+0x38>
   18594:	movw	r0, #0
   18598:	str	r0, [fp, #-4]
   1859c:	b	185b4 <flatcc_builder_extend_union_vector@@Base+0x4c>
   185a0:	ldr	r0, [sp, #8]
   185a4:	ldr	r1, [sp, #4]
   185a8:	lsl	r1, r1, #3
   185ac:	bl	15474 <flatcc_builder_start_struct@@Base+0xfc>
   185b0:	str	r0, [fp, #-4]
   185b4:	ldr	r0, [fp, #-4]
   185b8:	mov	sp, fp
   185bc:	pop	{fp, pc}
   185c0:	svcne	0x00ffffff

000185c4 <flatcc_builder_truncate_union_vector@@Base>:
   185c4:	push	{fp, lr}
   185c8:	mov	fp, sp
   185cc:	sub	sp, sp, #16
   185d0:	str	r0, [sp, #8]
   185d4:	str	r1, [sp, #4]
   185d8:	ldr	r0, [sp, #8]
   185dc:	ldr	r0, [r0, #32]
   185e0:	ldrh	r0, [r0, #14]
   185e4:	cmp	r0, #7
   185e8:	bne	185f0 <flatcc_builder_truncate_union_vector@@Base+0x2c>
   185ec:	b	18610 <flatcc_builder_truncate_union_vector@@Base+0x4c>
   185f0:	ldr	r0, [pc, #192]	; 186b8 <flatcc_builder_truncate_union_vector@@Base+0xf4>
   185f4:	add	r0, pc, r0
   185f8:	ldr	r1, [pc, #188]	; 186bc <flatcc_builder_truncate_union_vector@@Base+0xf8>
   185fc:	add	r1, pc, r1
   18600:	ldr	r2, [pc, #184]	; 186c0 <flatcc_builder_truncate_union_vector@@Base+0xfc>
   18604:	add	r3, pc, r2
   18608:	movw	r2, #1665	; 0x681
   1860c:	bl	12448 <__assert_fail@plt>
   18610:	ldr	r0, [sp, #8]
   18614:	ldr	r0, [r0, #32]
   18618:	ldr	r0, [r0, #20]
   1861c:	ldr	r1, [sp, #4]
   18620:	cmp	r0, r1
   18624:	bcs	18670 <flatcc_builder_truncate_union_vector@@Base+0xac>
   18628:	ldr	r0, [sp, #8]
   1862c:	ldr	r0, [r0, #32]
   18630:	ldr	r0, [r0, #20]
   18634:	ldr	r1, [sp, #4]
   18638:	cmp	r0, r1
   1863c:	bcc	18644 <flatcc_builder_truncate_union_vector@@Base+0x80>
   18640:	b	18664 <flatcc_builder_truncate_union_vector@@Base+0xa0>
   18644:	ldr	r0, [pc, #120]	; 186c4 <flatcc_builder_truncate_union_vector@@Base+0x100>
   18648:	add	r0, pc, r0
   1864c:	ldr	r1, [pc, #116]	; 186c8 <flatcc_builder_truncate_union_vector@@Base+0x104>
   18650:	add	r1, pc, r1
   18654:	ldr	r2, [pc, #112]	; 186cc <flatcc_builder_truncate_union_vector@@Base+0x108>
   18658:	add	r3, pc, r2
   1865c:	movw	r2, #1666	; 0x682
   18660:	bl	12448 <__assert_fail@plt>
   18664:	mvn	r0, #0
   18668:	str	r0, [fp, #-4]
   1866c:	b	186ac <flatcc_builder_truncate_union_vector@@Base+0xe8>
   18670:	ldr	r0, [sp, #4]
   18674:	ldr	r1, [sp, #8]
   18678:	ldr	r1, [r1, #32]
   1867c:	ldr	r2, [r1, #20]
   18680:	sub	r0, r2, r0
   18684:	str	r0, [r1, #20]
   18688:	ldr	r0, [sp, #8]
   1868c:	ldr	r1, [sp, #8]
   18690:	ldr	r1, [r1, #32]
   18694:	ldr	r1, [r1, #16]
   18698:	ldr	r2, [sp, #4]
   1869c:	mul	r1, r1, r2
   186a0:	bl	15e6c <flatcc_builder_truncate_vector@@Base+0x10c>
   186a4:	movw	r0, #0
   186a8:	str	r0, [fp, #-4]
   186ac:	ldr	r0, [fp, #-4]
   186b0:	mov	sp, fp
   186b4:	pop	{fp, pc}
   186b8:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   186bc:			; <UNDEFINED> instruction: 0x000025be
   186c0:	andeq	r3, r0, r4, ror r2
   186c4:	andeq	r2, r0, pc, lsl #24
   186c8:	andeq	r2, r0, sl, ror #10
   186cc:	andeq	r3, r0, r0, lsr #4

000186d0 <flatcc_builder_union_vector_push@@Base>:
   186d0:	push	{fp, lr}
   186d4:	mov	fp, sp
   186d8:	sub	sp, sp, #24
   186dc:	str	r1, [sp, #12]
   186e0:	str	r2, [sp, #16]
   186e4:	str	r0, [sp, #8]
   186e8:	ldr	r0, [sp, #8]
   186ec:	ldr	r0, [r0, #32]
   186f0:	ldrh	r0, [r0, #14]
   186f4:	cmp	r0, #7
   186f8:	bne	18700 <flatcc_builder_union_vector_push@@Base+0x30>
   186fc:	b	18720 <flatcc_builder_union_vector_push@@Base+0x50>
   18700:	ldr	r0, [pc, #160]	; 187a8 <flatcc_builder_union_vector_push@@Base+0xd8>
   18704:	add	r0, pc, r0
   18708:	ldr	r1, [pc, #156]	; 187ac <flatcc_builder_union_vector_push@@Base+0xdc>
   1870c:	add	r1, pc, r1
   18710:	ldr	r2, [pc, #152]	; 187b0 <flatcc_builder_union_vector_push@@Base+0xe0>
   18714:	add	r3, pc, r2
   18718:	movw	r2, #1677	; 0x68d
   1871c:	bl	12448 <__assert_fail@plt>
   18720:	ldr	r0, [pc, #140]	; 187b4 <flatcc_builder_union_vector_push@@Base+0xe4>
   18724:	ldr	r1, [sp, #8]
   18728:	ldr	r1, [r1, #32]
   1872c:	ldr	r1, [r1, #20]
   18730:	cmp	r1, r0
   18734:	bne	18744 <flatcc_builder_union_vector_push@@Base+0x74>
   18738:	movw	r0, #0
   1873c:	str	r0, [fp, #-4]
   18740:	b	1879c <flatcc_builder_union_vector_push@@Base+0xcc>
   18744:	ldr	r0, [sp, #8]
   18748:	ldr	r0, [r0, #32]
   1874c:	ldr	r1, [r0, #20]
   18750:	add	r1, r1, #1
   18754:	str	r1, [r0, #20]
   18758:	ldr	r0, [sp, #8]
   1875c:	movw	r1, #8
   18760:	bl	15474 <flatcc_builder_start_struct@@Base+0xfc>
   18764:	str	r0, [sp, #4]
   18768:	movw	r1, #0
   1876c:	cmp	r1, r0
   18770:	bne	18780 <flatcc_builder_union_vector_push@@Base+0xb0>
   18774:	movw	r0, #0
   18778:	str	r0, [fp, #-4]
   1877c:	b	1879c <flatcc_builder_union_vector_push@@Base+0xcc>
   18780:	ldr	r0, [sp, #4]
   18784:	ldr	r1, [sp, #12]
   18788:	str	r1, [r0]
   1878c:	ldr	r1, [sp, #16]
   18790:	str	r1, [r0, #4]
   18794:	ldr	r0, [sp, #4]
   18798:	str	r0, [fp, #-4]
   1879c:	ldr	r0, [fp, #-4]
   187a0:	mov	sp, fp
   187a4:	pop	{fp, pc}
   187a8:	andeq	r3, r0, pc, ror #1
   187ac:	andeq	r2, r0, lr, lsr #9
   187b0:	andeq	r3, r0, r9, lsr #3
   187b4:	svcne	0x00ffffff

000187b8 <flatcc_builder_append_union_vector@@Base>:
   187b8:	push	{fp, lr}
   187bc:	mov	fp, sp
   187c0:	sub	sp, sp, #16
   187c4:	str	r0, [sp, #8]
   187c8:	str	r1, [sp, #4]
   187cc:	str	r2, [sp]
   187d0:	ldr	r0, [sp, #8]
   187d4:	ldr	r0, [r0, #32]
   187d8:	ldrh	r0, [r0, #14]
   187dc:	cmp	r0, #7
   187e0:	bne	187e8 <flatcc_builder_append_union_vector@@Base+0x30>
   187e4:	b	18808 <flatcc_builder_append_union_vector@@Base+0x50>
   187e8:	ldr	r0, [pc, #96]	; 18850 <flatcc_builder_append_union_vector@@Base+0x98>
   187ec:	add	r0, pc, r0
   187f0:	ldr	r1, [pc, #92]	; 18854 <flatcc_builder_append_union_vector@@Base+0x9c>
   187f4:	add	r1, pc, r1
   187f8:	ldr	r2, [pc, #88]	; 18858 <flatcc_builder_append_union_vector@@Base+0xa0>
   187fc:	add	r3, pc, r2
   18800:	movw	r2, #1692	; 0x69c
   18804:	bl	12448 <__assert_fail@plt>
   18808:	ldr	r2, [pc, #76]	; 1885c <flatcc_builder_append_union_vector@@Base+0xa4>
   1880c:	ldr	r0, [sp, #8]
   18810:	ldr	r1, [sp]
   18814:	bl	15638 <flatcc_builder_extend_vector@@Base+0x6c>
   18818:	cmp	r0, #0
   1881c:	beq	1882c <flatcc_builder_append_union_vector@@Base+0x74>
   18820:	movw	r0, #0
   18824:	str	r0, [fp, #-4]
   18828:	b	18844 <flatcc_builder_append_union_vector@@Base+0x8c>
   1882c:	ldr	r0, [sp, #8]
   18830:	ldr	r1, [sp, #4]
   18834:	ldr	r2, [sp]
   18838:	lsl	r2, r2, #3
   1883c:	bl	15820 <flatcc_builder_vector_push@@Base+0x110>
   18840:	str	r0, [fp, #-4]
   18844:	ldr	r0, [fp, #-4]
   18848:	mov	sp, fp
   1884c:	pop	{fp, pc}
   18850:	andeq	r3, r0, r7
   18854:	andeq	r2, r0, r6, asr #7
   18858:	andeq	r3, r0, lr, lsr #2
   1885c:	svcne	0x00ffffff

00018860 <flatcc_builder_create_string@@Base>:
   18860:	push	{fp, lr}
   18864:	mov	fp, sp
   18868:	sub	sp, sp, #96	; 0x60
   1886c:	str	r0, [fp, #-8]
   18870:	str	r1, [fp, #-12]
   18874:	str	r2, [fp, #-16]
   18878:	ldr	r0, [fp, #-16]
   1887c:	cmn	r0, #1
   18880:	bls	18890 <flatcc_builder_create_string@@Base+0x30>
   18884:	movw	r0, #0
   18888:	str	r0, [fp, #-4]
   1888c:	b	189ac <flatcc_builder_create_string@@Base+0x14c>
   18890:	ldr	r0, [fp, #-16]
   18894:	bl	147b4 <flatcc_builder_embed_buffer@@Base+0x388>
   18898:	str	r0, [fp, #-24]	; 0xffffffe8
   1889c:	ldr	r0, [fp, #-8]
   188a0:	ldr	r1, [fp, #-16]
   188a4:	add	r1, r1, #1
   188a8:	mov	r2, #4
   188ac:	bl	14780 <flatcc_builder_embed_buffer@@Base+0x354>
   188b0:	add	r0, r0, #1
   188b4:	str	r0, [fp, #-20]	; 0xffffffec
   188b8:	mov	r0, #0
   188bc:	str	r0, [sp]
   188c0:	str	r0, [sp, #4]
   188c4:	ldr	r0, [sp]
   188c8:	add	r0, r0, #4
   188cc:	str	r0, [sp]
   188d0:	mov	r0, sp
   188d4:	add	r0, r0, #8
   188d8:	ldr	r1, [sp, #4]
   188dc:	sub	r2, fp, #24
   188e0:	str	r2, [r0, r1, lsl #3]
   188e4:	ldr	r1, [sp, #4]
   188e8:	add	r0, r0, r1, lsl #3
   188ec:	movw	r1, #4
   188f0:	str	r1, [r0, #4]
   188f4:	ldr	r0, [sp, #4]
   188f8:	add	r0, r0, #1
   188fc:	str	r0, [sp, #4]
   18900:	ldr	r0, [fp, #-16]
   18904:	cmp	r0, #0
   18908:	bls	1894c <flatcc_builder_create_string@@Base+0xec>
   1890c:	ldr	r0, [fp, #-16]
   18910:	ldr	r1, [sp]
   18914:	add	r0, r1, r0
   18918:	str	r0, [sp]
   1891c:	ldr	r0, [fp, #-12]
   18920:	mov	r1, sp
   18924:	add	r1, r1, #8
   18928:	ldr	r2, [sp, #4]
   1892c:	str	r0, [r1, r2, lsl #3]
   18930:	ldr	r0, [fp, #-16]
   18934:	ldr	r2, [sp, #4]
   18938:	add	r1, r1, r2, lsl #3
   1893c:	str	r0, [r1, #4]
   18940:	ldr	r0, [sp, #4]
   18944:	add	r0, r0, #1
   18948:	str	r0, [sp, #4]
   1894c:	ldr	r0, [fp, #-20]	; 0xffffffec
   18950:	cmp	r0, #0
   18954:	bls	1899c <flatcc_builder_create_string@@Base+0x13c>
   18958:	ldr	r0, [fp, #-20]	; 0xffffffec
   1895c:	ldr	r1, [sp]
   18960:	add	r0, r1, r0
   18964:	str	r0, [sp]
   18968:	mov	r0, sp
   1896c:	add	r0, r0, #8
   18970:	ldr	r1, [sp, #4]
   18974:	ldr	r2, [pc, #60]	; 189b8 <flatcc_builder_create_string@@Base+0x158>
   18978:	ldr	r2, [pc, r2]
   1897c:	str	r2, [r0, r1, lsl #3]
   18980:	ldr	r1, [fp, #-20]	; 0xffffffec
   18984:	ldr	r2, [sp, #4]
   18988:	add	r0, r0, r2, lsl #3
   1898c:	str	r1, [r0, #4]
   18990:	ldr	r0, [sp, #4]
   18994:	add	r0, r0, #1
   18998:	str	r0, [sp, #4]
   1899c:	ldr	r0, [fp, #-8]
   189a0:	mov	r1, sp
   189a4:	bl	147c8 <flatcc_builder_embed_buffer@@Base+0x39c>
   189a8:	str	r0, [fp, #-4]
   189ac:	ldr	r0, [fp, #-4]
   189b0:	mov	sp, fp
   189b4:	pop	{fp, pc}
   189b8:	andeq	r3, r1, ip, asr #13

000189bc <flatcc_builder_create_string_str@@Base>:
   189bc:	push	{fp, lr}
   189c0:	mov	fp, sp
   189c4:	sub	sp, sp, #24
   189c8:	str	r0, [fp, #-4]
   189cc:	str	r1, [fp, #-8]
   189d0:	ldr	r0, [fp, #-4]
   189d4:	ldr	r1, [fp, #-8]
   189d8:	ldr	r2, [fp, #-8]
   189dc:	str	r0, [sp, #12]
   189e0:	mov	r0, r2
   189e4:	str	r1, [sp, #8]
   189e8:	bl	123f4 <strlen@plt>
   189ec:	ldr	r1, [sp, #12]
   189f0:	str	r0, [sp, #4]
   189f4:	mov	r0, r1
   189f8:	ldr	r1, [sp, #8]
   189fc:	ldr	r2, [sp, #4]
   18a00:	bl	18860 <flatcc_builder_create_string@@Base>
   18a04:	mov	sp, fp
   18a08:	pop	{fp, pc}

00018a0c <flatcc_builder_create_string_strn@@Base>:
   18a0c:	push	{fp, lr}
   18a10:	mov	fp, sp
   18a14:	sub	sp, sp, #24
   18a18:	str	r0, [fp, #-4]
   18a1c:	str	r1, [fp, #-8]
   18a20:	str	r2, [sp, #12]
   18a24:	ldr	r0, [fp, #-4]
   18a28:	ldr	r1, [fp, #-8]
   18a2c:	ldr	r2, [fp, #-8]
   18a30:	ldr	r3, [sp, #12]
   18a34:	str	r0, [sp, #8]
   18a38:	mov	r0, r2
   18a3c:	str	r1, [sp, #4]
   18a40:	mov	r1, r3
   18a44:	bl	15d00 <flatcc_builder_append_string_strn@@Base+0x5c>
   18a48:	ldr	r1, [sp, #8]
   18a4c:	str	r0, [sp]
   18a50:	mov	r0, r1
   18a54:	ldr	r1, [sp, #4]
   18a58:	ldr	r2, [sp]
   18a5c:	bl	18860 <flatcc_builder_create_string@@Base>
   18a60:	mov	sp, fp
   18a64:	pop	{fp, pc}

00018a68 <flatcc_builder_end_string@@Base>:
   18a68:	push	{fp, lr}
   18a6c:	mov	fp, sp
   18a70:	sub	sp, sp, #16
   18a74:	str	r0, [sp, #8]
   18a78:	ldr	r0, [sp, #8]
   18a7c:	ldr	r0, [r0, #32]
   18a80:	ldrh	r0, [r0, #14]
   18a84:	cmp	r0, #6
   18a88:	bne	18a90 <flatcc_builder_end_string@@Base+0x28>
   18a8c:	b	18ab0 <flatcc_builder_end_string@@Base+0x48>
   18a90:	ldr	r0, [pc, #168]	; 18b40 <flatcc_builder_end_string@@Base+0xd8>
   18a94:	add	r0, pc, r0
   18a98:	ldr	r1, [pc, #164]	; 18b44 <flatcc_builder_end_string@@Base+0xdc>
   18a9c:	add	r1, pc, r1
   18aa0:	ldr	r2, [pc, #160]	; 18b48 <flatcc_builder_end_string@@Base+0xe0>
   18aa4:	add	r3, pc, r2
   18aa8:	movw	r2, #1732	; 0x6c4
   18aac:	bl	12448 <__assert_fail@plt>
   18ab0:	ldr	r0, [sp, #8]
   18ab4:	ldr	r0, [r0, #32]
   18ab8:	ldr	r0, [r0, #20]
   18abc:	ldr	r1, [sp, #8]
   18ac0:	ldr	r1, [r1, #20]
   18ac4:	cmp	r0, r1
   18ac8:	bne	18ad0 <flatcc_builder_end_string@@Base+0x68>
   18acc:	b	18af0 <flatcc_builder_end_string@@Base+0x88>
   18ad0:	ldr	r0, [pc, #116]	; 18b4c <flatcc_builder_end_string@@Base+0xe4>
   18ad4:	add	r0, pc, r0
   18ad8:	ldr	r1, [pc, #112]	; 18b50 <flatcc_builder_end_string@@Base+0xe8>
   18adc:	add	r1, pc, r1
   18ae0:	ldr	r2, [pc, #108]	; 18b54 <flatcc_builder_end_string@@Base+0xec>
   18ae4:	add	r3, pc, r2
   18ae8:	movw	r2, #1733	; 0x6c5
   18aec:	bl	12448 <__assert_fail@plt>
   18af0:	ldr	r0, [sp, #8]
   18af4:	ldr	r1, [sp, #8]
   18af8:	ldr	r1, [r1, #16]
   18afc:	ldr	r2, [sp, #8]
   18b00:	ldr	r2, [r2, #20]
   18b04:	bl	18860 <flatcc_builder_create_string@@Base>
   18b08:	str	r0, [sp, #4]
   18b0c:	movw	r1, #0
   18b10:	cmp	r1, r0
   18b14:	bne	18b24 <flatcc_builder_end_string@@Base+0xbc>
   18b18:	movw	r0, #0
   18b1c:	str	r0, [fp, #-4]
   18b20:	b	18b34 <flatcc_builder_end_string@@Base+0xcc>
   18b24:	ldr	r0, [sp, #8]
   18b28:	bl	152bc <flatcc_builder_end_buffer@@Base+0x164>
   18b2c:	ldr	r0, [sp, #4]
   18b30:	str	r0, [fp, #-4]
   18b34:	ldr	r0, [fp, #-4]
   18b38:	mov	sp, fp
   18b3c:	pop	{fp, pc}
   18b40:	andeq	r2, r0, r2, ror #12
   18b44:	andeq	r2, r0, lr, lsl r1
   18b48:	andeq	r2, r0, r5, lsl #30
   18b4c:	andeq	r2, r0, r8, lsl pc
   18b50:	ldrdeq	r2, [r0], -lr
   18b54:	andeq	r2, r0, r5, asr #29

00018b58 <flatcc_builder_string_edit@@Base>:
   18b58:	sub	sp, sp, #4
   18b5c:	str	r0, [sp]
   18b60:	ldr	r0, [sp]
   18b64:	ldr	r0, [r0, #16]
   18b68:	add	sp, sp, #4
   18b6c:	bx	lr

00018b70 <flatcc_builder_string_len@@Base>:
   18b70:	sub	sp, sp, #4
   18b74:	str	r0, [sp]
   18b78:	ldr	r0, [sp]
   18b7c:	ldr	r0, [r0, #32]
   18b80:	ldr	r0, [r0, #20]
   18b84:	add	sp, sp, #4
   18b88:	bx	lr
   18b8c:	push	{fp, lr}
   18b90:	mov	fp, sp
   18b94:	sub	sp, sp, #24
   18b98:	str	r0, [fp, #-8]
   18b9c:	str	r1, [sp, #12]
   18ba0:	strh	r2, [sp, #10]
   18ba4:	strh	r3, [sp, #8]
   18ba8:	ldr	r0, [fp, #-8]
   18bac:	ldr	r0, [r0, #20]
   18bb0:	ldrh	r1, [sp, #10]
   18bb4:	add	r0, r0, r1
   18bb8:	sub	r0, r0, #1
   18bbc:	ldrh	r1, [sp, #10]
   18bc0:	sub	r1, r1, #1
   18bc4:	mvn	r2, #0
   18bc8:	eor	r1, r1, r2
   18bcc:	and	r0, r0, r1
   18bd0:	str	r0, [sp, #4]
   18bd4:	ldr	r0, [sp, #4]
   18bd8:	ldr	r1, [sp, #12]
   18bdc:	add	r0, r0, r1
   18be0:	ldr	r1, [fp, #-8]
   18be4:	str	r0, [r1, #20]
   18be8:	ldr	r1, [fp, #-8]
   18bec:	ldr	r1, [r1, #24]
   18bf0:	cmp	r0, r1
   18bf4:	bcc	18c28 <flatcc_builder_string_len@@Base+0xb8>
   18bf8:	ldr	r0, [fp, #-8]
   18bfc:	ldr	r1, [fp, #-8]
   18c00:	ldr	r1, [r1, #20]
   18c04:	add	r1, r1, #1
   18c08:	movw	r2, #65532	; 0xfffc
   18c0c:	bl	195d0 <flatcc_builder_get_emit_context@@Base+0x40>
   18c10:	cmp	r0, #0
   18c14:	beq	18c24 <flatcc_builder_string_len@@Base+0xb4>
   18c18:	movw	r0, #0
   18c1c:	str	r0, [fp, #-4]
   18c20:	b	18c7c <flatcc_builder_string_len@@Base+0x10c>
   18c24:	b	18c28 <flatcc_builder_string_len@@Base+0xb8>
   18c28:	ldr	r0, [sp, #4]
   18c2c:	add	r0, r0, #4
   18c30:	ldr	r1, [fp, #-8]
   18c34:	ldr	r1, [r1, #4]
   18c38:	ldrh	r2, [sp, #8]
   18c3c:	add	r1, r1, r2, lsl #1
   18c40:	strh	r0, [r1]
   18c44:	ldrh	r0, [sp, #8]
   18c48:	ldr	r1, [fp, #-8]
   18c4c:	ldrh	r1, [r1, #8]
   18c50:	cmp	r0, r1
   18c54:	blt	18c68 <flatcc_builder_string_len@@Base+0xf8>
   18c58:	ldrh	r0, [sp, #8]
   18c5c:	add	r0, r0, #1
   18c60:	ldr	r1, [fp, #-8]
   18c64:	strh	r0, [r1, #8]
   18c68:	ldr	r0, [fp, #-8]
   18c6c:	ldr	r0, [r0, #16]
   18c70:	ldr	r1, [sp, #4]
   18c74:	add	r0, r0, r1
   18c78:	str	r0, [fp, #-4]
   18c7c:	ldr	r0, [fp, #-4]
   18c80:	mov	sp, fp
   18c84:	pop	{fp, pc}

00018c88 <flatcc_builder_table_edit@@Base>:
   18c88:	push	{fp, lr}
   18c8c:	mov	fp, sp
   18c90:	sub	sp, sp, #8
   18c94:	str	r0, [sp, #4]
   18c98:	str	r1, [sp]
   18c9c:	ldr	r0, [sp, #4]
   18ca0:	ldr	r0, [r0, #32]
   18ca4:	ldrh	r0, [r0, #14]
   18ca8:	cmp	r0, #3
   18cac:	bne	18cb4 <flatcc_builder_table_edit@@Base+0x2c>
   18cb0:	b	18cd4 <flatcc_builder_table_edit@@Base+0x4c>
   18cb4:	ldr	r0, [pc, #68]	; 18d00 <flatcc_builder_table_edit@@Base+0x78>
   18cb8:	add	r0, pc, r0
   18cbc:	ldr	r1, [pc, #64]	; 18d04 <flatcc_builder_table_edit@@Base+0x7c>
   18cc0:	add	r1, pc, r1
   18cc4:	ldr	r2, [pc, #60]	; 18d08 <flatcc_builder_table_edit@@Base+0x80>
   18cc8:	add	r3, pc, r2
   18ccc:	movw	r2, #1794	; 0x702
   18cd0:	bl	12448 <__assert_fail@plt>
   18cd4:	ldr	r0, [sp, #4]
   18cd8:	ldr	r0, [r0, #16]
   18cdc:	ldr	r1, [sp, #4]
   18ce0:	ldr	r1, [r1, #20]
   18ce4:	add	r0, r0, r1
   18ce8:	ldr	r1, [sp]
   18cec:	movw	r2, #0
   18cf0:	sub	r1, r2, r1
   18cf4:	add	r0, r0, r1
   18cf8:	mov	sp, fp
   18cfc:	pop	{fp, pc}
   18d00:	andeq	r2, r0, lr, lsr #14
   18d04:	strdeq	r1, [r0], -sl
   18d08:	ldrdeq	r2, [r0], -r6

00018d0c <flatcc_builder_table_add_copy@@Base>:
   18d0c:	push	{fp, lr}
   18d10:	mov	fp, sp
   18d14:	sub	sp, sp, #24
   18d18:	ldr	ip, [fp, #8]
   18d1c:	str	r0, [fp, #-4]
   18d20:	str	r1, [fp, #-8]
   18d24:	str	r2, [sp, #12]
   18d28:	str	r3, [sp, #8]
   18d2c:	strh	ip, [sp, #6]
   18d30:	ldr	r0, [fp, #-4]
   18d34:	ldr	r1, [fp, #-8]
   18d38:	ldr	r2, [sp, #8]
   18d3c:	ldrh	r3, [sp, #6]
   18d40:	bl	17de0 <flatcc_builder_table_add@@Base>
   18d44:	str	r0, [sp]
   18d48:	movw	r1, #0
   18d4c:	cmp	r0, r1
   18d50:	beq	18d64 <flatcc_builder_table_add_copy@@Base+0x58>
   18d54:	ldr	r0, [sp]
   18d58:	ldr	r1, [sp, #12]
   18d5c:	ldr	r2, [sp, #8]
   18d60:	bl	123ac <memcpy@plt>
   18d64:	ldr	r0, [sp]
   18d68:	mov	sp, fp
   18d6c:	pop	{fp, pc}
   18d70:	push	{fp, lr}
   18d74:	mov	fp, sp
   18d78:	sub	sp, sp, #16
   18d7c:	str	r0, [sp, #8]
   18d80:	strh	r1, [sp, #6]
   18d84:	ldr	r0, [sp, #8]
   18d88:	ldr	r0, [r0, #20]
   18d8c:	add	r0, r0, #4
   18d90:	sub	r0, r0, #1
   18d94:	mvn	r1, #3
   18d98:	and	r0, r0, r1
   18d9c:	str	r0, [sp]
   18da0:	ldr	r0, [sp]
   18da4:	add	r0, r0, #4
   18da8:	ldr	r1, [sp, #8]
   18dac:	str	r0, [r1, #20]
   18db0:	ldr	r1, [sp, #8]
   18db4:	ldr	r1, [r1, #24]
   18db8:	cmp	r0, r1
   18dbc:	bls	18dec <flatcc_builder_table_add_copy@@Base+0xe0>
   18dc0:	ldr	r0, [sp, #8]
   18dc4:	ldr	r1, [sp, #8]
   18dc8:	ldr	r1, [r1, #20]
   18dcc:	movw	r2, #65532	; 0xfffc
   18dd0:	bl	195d0 <flatcc_builder_get_emit_context@@Base+0x40>
   18dd4:	cmp	r0, #0
   18dd8:	beq	18de8 <flatcc_builder_table_add_copy@@Base+0xdc>
   18ddc:	movw	r0, #0
   18de0:	str	r0, [fp, #-4]
   18de4:	b	18e58 <flatcc_builder_table_add_copy@@Base+0x14c>
   18de8:	b	18dec <flatcc_builder_table_add_copy@@Base+0xe0>
   18dec:	ldr	r0, [sp]
   18df0:	add	r0, r0, #4
   18df4:	ldr	r1, [sp, #8]
   18df8:	ldr	r1, [r1, #4]
   18dfc:	ldrh	r2, [sp, #6]
   18e00:	add	r1, r1, r2, lsl #1
   18e04:	strh	r0, [r1]
   18e08:	ldrh	r0, [sp, #6]
   18e0c:	ldr	r1, [sp, #8]
   18e10:	ldrh	r1, [r1, #8]
   18e14:	cmp	r0, r1
   18e18:	blt	18e2c <flatcc_builder_table_add_copy@@Base+0x120>
   18e1c:	ldrh	r0, [sp, #6]
   18e20:	add	r0, r0, #1
   18e24:	ldr	r1, [sp, #8]
   18e28:	strh	r0, [r1, #8]
   18e2c:	ldr	r0, [sp]
   18e30:	ldr	r1, [sp, #8]
   18e34:	ldr	r2, [r1]
   18e38:	add	r3, r2, #2
   18e3c:	str	r3, [r1]
   18e40:	strh	r0, [r2]
   18e44:	ldr	r0, [sp, #8]
   18e48:	ldr	r0, [r0, #16]
   18e4c:	ldr	r1, [sp]
   18e50:	add	r0, r0, r1
   18e54:	str	r0, [fp, #-4]
   18e58:	ldr	r0, [fp, #-4]
   18e5c:	mov	sp, fp
   18e60:	pop	{fp, pc}

00018e64 <flatcc_builder_push_buffer_alignment@@Base>:
   18e64:	sub	sp, sp, #8
   18e68:	str	r0, [sp, #4]
   18e6c:	ldr	r0, [sp, #4]
   18e70:	ldrh	r0, [r0, #128]	; 0x80
   18e74:	strh	r0, [sp, #2]
   18e78:	ldr	r0, [sp, #4]
   18e7c:	movw	r1, #4
   18e80:	strh	r1, [r0, #128]	; 0x80
   18e84:	ldrh	r0, [sp, #2]
   18e88:	add	sp, sp, #8
   18e8c:	bx	lr

00018e90 <flatcc_builder_pop_buffer_alignment@@Base>:
   18e90:	push	{fp, lr}
   18e94:	mov	fp, sp
   18e98:	sub	sp, sp, #8
   18e9c:	str	r0, [sp, #4]
   18ea0:	strh	r1, [sp, #2]
   18ea4:	ldr	r0, [sp, #4]
   18ea8:	ldrh	r1, [sp, #2]
   18eac:	bl	14c94 <flatcc_builder_create_buffer@@Base+0x3a8>
   18eb0:	mov	sp, fp
   18eb4:	pop	{fp, pc}

00018eb8 <flatcc_builder_get_buffer_alignment@@Base>:
   18eb8:	sub	sp, sp, #4
   18ebc:	str	r0, [sp]
   18ec0:	ldr	r0, [sp]
   18ec4:	ldrh	r0, [r0, #128]	; 0x80
   18ec8:	add	sp, sp, #4
   18ecc:	bx	lr

00018ed0 <flatcc_builder_set_vtable_clustering@@Base>:
   18ed0:	sub	sp, sp, #8
   18ed4:	str	r0, [sp, #4]
   18ed8:	str	r1, [sp]
   18edc:	ldr	r0, [sp]
   18ee0:	cmp	r0, #0
   18ee4:	movw	r0, #0
   18ee8:	movne	r0, #1
   18eec:	mvn	r1, #0
   18ef0:	eor	r0, r0, r1
   18ef4:	and	r0, r0, #1
   18ef8:	ldr	r1, [sp, #4]
   18efc:	str	r0, [r1, #180]	; 0xb4
   18f00:	add	sp, sp, #8
   18f04:	bx	lr

00018f08 <flatcc_builder_set_block_align@@Base>:
   18f08:	sub	sp, sp, #8
   18f0c:	str	r0, [sp, #4]
   18f10:	strh	r1, [sp, #2]
   18f14:	ldrh	r0, [sp, #2]
   18f18:	ldr	r1, [sp, #4]
   18f1c:	strh	r0, [r1, #132]	; 0x84
   18f20:	add	sp, sp, #8
   18f24:	bx	lr

00018f28 <flatcc_builder_get_level@@Base>:
   18f28:	sub	sp, sp, #4
   18f2c:	str	r0, [sp]
   18f30:	ldr	r0, [sp]
   18f34:	ldr	r0, [r0, #156]	; 0x9c
   18f38:	add	sp, sp, #4
   18f3c:	bx	lr

00018f40 <flatcc_builder_set_max_level@@Base>:
   18f40:	sub	sp, sp, #8
   18f44:	str	r0, [sp, #4]
   18f48:	str	r1, [sp]
   18f4c:	ldr	r0, [sp]
   18f50:	ldr	r1, [sp, #4]
   18f54:	str	r0, [r1, #176]	; 0xb0
   18f58:	ldr	r0, [sp, #4]
   18f5c:	ldr	r0, [r0, #160]	; 0xa0
   18f60:	ldr	r1, [sp, #4]
   18f64:	ldr	r1, [r1, #176]	; 0xb0
   18f68:	cmp	r0, r1
   18f6c:	bge	18f80 <flatcc_builder_set_max_level@@Base+0x40>
   18f70:	ldr	r0, [sp, #4]
   18f74:	ldr	r0, [r0, #176]	; 0xb0
   18f78:	ldr	r1, [sp, #4]
   18f7c:	str	r0, [r1, #160]	; 0xa0
   18f80:	add	sp, sp, #8
   18f84:	bx	lr

00018f88 <flatcc_builder_get_buffer_size@@Base>:
   18f88:	sub	sp, sp, #4
   18f8c:	str	r0, [sp]
   18f90:	ldr	r0, [sp]
   18f94:	ldr	r0, [r0, #140]	; 0x8c
   18f98:	ldr	r1, [sp]
   18f9c:	ldr	r1, [r1, #136]	; 0x88
   18fa0:	sub	r0, r0, r1
   18fa4:	add	sp, sp, #4
   18fa8:	bx	lr

00018fac <flatcc_builder_get_buffer_start@@Base>:
   18fac:	sub	sp, sp, #4
   18fb0:	str	r0, [sp]
   18fb4:	ldr	r0, [sp]
   18fb8:	ldr	r0, [r0, #136]	; 0x88
   18fbc:	add	sp, sp, #4
   18fc0:	bx	lr

00018fc4 <flatcc_builder_get_buffer_end@@Base>:
   18fc4:	sub	sp, sp, #4
   18fc8:	str	r0, [sp]
   18fcc:	ldr	r0, [sp]
   18fd0:	ldr	r0, [r0, #140]	; 0x8c
   18fd4:	add	sp, sp, #4
   18fd8:	bx	lr

00018fdc <flatcc_builder_set_vtable_cache_limit@@Base>:
   18fdc:	sub	sp, sp, #8
   18fe0:	str	r0, [sp, #4]
   18fe4:	str	r1, [sp]
   18fe8:	ldr	r0, [sp]
   18fec:	ldr	r1, [sp, #4]
   18ff0:	str	r0, [r1, #172]	; 0xac
   18ff4:	add	sp, sp, #8
   18ff8:	bx	lr

00018ffc <flatcc_builder_set_identifier@@Base>:
   18ffc:	sub	sp, sp, #16
   19000:	str	r0, [sp, #12]
   19004:	str	r1, [sp, #8]
   19008:	ldr	r0, [sp, #12]
   1900c:	add	r0, r0, #168	; 0xa8
   19010:	ldr	r1, [sp, #8]
   19014:	movw	r2, #0
   19018:	cmp	r1, r2
   1901c:	str	r0, [sp, #4]
   19020:	beq	19030 <flatcc_builder_set_identifier@@Base+0x34>
   19024:	ldr	r0, [sp, #8]
   19028:	str	r0, [sp]
   1902c:	b	19040 <flatcc_builder_set_identifier@@Base+0x44>
   19030:	ldr	r0, [pc, #56]	; 19070 <flatcc_builder_set_identifier@@Base+0x74>
   19034:	ldr	r0, [pc, r0]
   19038:	str	r0, [sp]
   1903c:	b	19040 <flatcc_builder_set_identifier@@Base+0x44>
   19040:	ldr	r0, [sp]
   19044:	ldrb	r1, [r0]
   19048:	ldr	r2, [sp, #4]
   1904c:	strb	r1, [r2]
   19050:	ldrb	r1, [r0, #1]
   19054:	strb	r1, [r2, #1]
   19058:	ldrb	r1, [r0, #2]
   1905c:	strb	r1, [r2, #2]
   19060:	ldrb	r0, [r0, #3]
   19064:	strb	r0, [r2, #3]
   19068:	add	sp, sp, #16
   1906c:	bx	lr
   19070:	andeq	r3, r1, r0, lsl r0

00019074 <flatcc_builder_get_type@@Base>:
   19074:	sub	sp, sp, #8
   19078:	str	r0, [sp, #4]
   1907c:	ldr	r0, [sp, #4]
   19080:	ldr	r0, [r0, #32]
   19084:	movw	r1, #0
   19088:	cmp	r0, r1
   1908c:	beq	190a4 <flatcc_builder_get_type@@Base+0x30>
   19090:	ldr	r0, [sp, #4]
   19094:	ldr	r0, [r0, #32]
   19098:	ldrh	r0, [r0, #14]
   1909c:	str	r0, [sp]
   190a0:	b	190b0 <flatcc_builder_get_type@@Base+0x3c>
   190a4:	movw	r0, #0
   190a8:	str	r0, [sp]
   190ac:	b	190b0 <flatcc_builder_get_type@@Base+0x3c>
   190b0:	ldr	r0, [sp]
   190b4:	add	sp, sp, #8
   190b8:	bx	lr

000190bc <flatcc_builder_get_type_at@@Base>:
   190bc:	sub	sp, sp, #12
   190c0:	str	r0, [sp, #4]
   190c4:	str	r1, [sp]
   190c8:	ldr	r0, [sp]
   190cc:	cmp	r0, #1
   190d0:	blt	190e8 <flatcc_builder_get_type_at@@Base+0x2c>
   190d4:	ldr	r0, [sp]
   190d8:	ldr	r1, [sp, #4]
   190dc:	ldr	r1, [r1, #156]	; 0x9c
   190e0:	cmp	r0, r1
   190e4:	ble	190f4 <flatcc_builder_get_type_at@@Base+0x38>
   190e8:	movw	r0, #0
   190ec:	str	r0, [sp, #8]
   190f0:	b	19120 <flatcc_builder_get_type_at@@Base+0x64>
   190f4:	ldr	r0, [sp, #4]
   190f8:	ldr	r0, [r0, #32]
   190fc:	ldr	r1, [sp]
   19100:	ldr	r2, [sp, #4]
   19104:	ldr	r2, [r2, #156]	; 0x9c
   19108:	sub	r1, r1, r2
   1910c:	movw	r2, #36	; 0x24
   19110:	mul	r1, r1, r2
   19114:	add	r0, r0, r1
   19118:	ldrh	r0, [r0, #14]
   1911c:	str	r0, [sp, #8]
   19120:	ldr	r0, [sp, #8]
   19124:	add	sp, sp, #12
   19128:	bx	lr

0001912c <flatcc_builder_get_direct_buffer@@Base>:
   1912c:	push	{fp, lr}
   19130:	mov	fp, sp
   19134:	sub	sp, sp, #16
   19138:	str	r0, [sp, #8]
   1913c:	str	r1, [sp, #4]
   19140:	ldr	r0, [sp, #8]
   19144:	ldr	r0, [r0, #184]	; 0xb8
   19148:	cmp	r0, #0
   1914c:	beq	19168 <flatcc_builder_get_direct_buffer@@Base+0x3c>
   19150:	ldr	r0, [sp, #8]
   19154:	add	r0, r0, #188	; 0xbc
   19158:	ldr	r1, [sp, #4]
   1915c:	bl	1919c <flatcc_builder_get_direct_buffer@@Base+0x70>
   19160:	str	r0, [fp, #-4]
   19164:	b	19190 <flatcc_builder_get_direct_buffer@@Base+0x64>
   19168:	ldr	r0, [sp, #4]
   1916c:	movw	r1, #0
   19170:	cmp	r0, r1
   19174:	beq	19184 <flatcc_builder_get_direct_buffer@@Base+0x58>
   19178:	ldr	r0, [sp, #4]
   1917c:	movw	r1, #0
   19180:	str	r1, [r0]
   19184:	b	19188 <flatcc_builder_get_direct_buffer@@Base+0x5c>
   19188:	movw	r0, #0
   1918c:	str	r0, [fp, #-4]
   19190:	ldr	r0, [fp, #-4]
   19194:	mov	sp, fp
   19198:	pop	{fp, pc}
   1919c:	sub	sp, sp, #12
   191a0:	str	r0, [sp, #4]
   191a4:	str	r1, [sp]
   191a8:	ldr	r0, [sp, #4]
   191ac:	ldr	r0, [r0]
   191b0:	ldr	r1, [sp, #4]
   191b4:	ldr	r1, [r1, #4]
   191b8:	cmp	r0, r1
   191bc:	bne	191f0 <flatcc_builder_get_direct_buffer@@Base+0xc4>
   191c0:	ldr	r0, [sp]
   191c4:	movw	r1, #0
   191c8:	cmp	r0, r1
   191cc:	beq	191e0 <flatcc_builder_get_direct_buffer@@Base+0xb4>
   191d0:	ldr	r0, [sp, #4]
   191d4:	ldr	r0, [r0, #24]
   191d8:	ldr	r1, [sp]
   191dc:	str	r0, [r1]
   191e0:	ldr	r0, [sp, #4]
   191e4:	ldr	r0, [r0, #8]
   191e8:	str	r0, [sp, #8]
   191ec:	b	19214 <flatcc_builder_get_direct_buffer@@Base+0xe8>
   191f0:	ldr	r0, [sp]
   191f4:	movw	r1, #0
   191f8:	cmp	r0, r1
   191fc:	beq	1920c <flatcc_builder_get_direct_buffer@@Base+0xe0>
   19200:	ldr	r0, [sp]
   19204:	movw	r1, #0
   19208:	str	r1, [r0]
   1920c:	movw	r0, #0
   19210:	str	r0, [sp, #8]
   19214:	ldr	r0, [sp, #8]
   19218:	add	sp, sp, #12
   1921c:	bx	lr

00019220 <flatcc_builder_copy_buffer@@Base>:
   19220:	push	{fp, lr}
   19224:	mov	fp, sp
   19228:	sub	sp, sp, #16
   1922c:	str	r0, [sp, #8]
   19230:	str	r1, [sp, #4]
   19234:	str	r2, [sp]
   19238:	ldr	r0, [sp, #8]
   1923c:	ldr	r0, [r0, #184]	; 0xb8
   19240:	cmp	r0, #0
   19244:	bne	19254 <flatcc_builder_copy_buffer@@Base+0x34>
   19248:	movw	r0, #0
   1924c:	str	r0, [fp, #-4]
   19250:	b	192a8 <flatcc_builder_copy_buffer@@Base+0x88>
   19254:	ldr	r0, [sp, #8]
   19258:	add	r0, r0, #188	; 0xbc
   1925c:	ldr	r1, [sp, #4]
   19260:	ldr	r2, [sp]
   19264:	bl	19f10 <flatcc_emitter_copy_buffer@@Base>
   19268:	str	r0, [sp, #4]
   1926c:	ldr	r0, [sp, #4]
   19270:	movw	r1, #0
   19274:	cmp	r0, r1
   19278:	beq	19280 <flatcc_builder_copy_buffer@@Base+0x60>
   1927c:	b	192a0 <flatcc_builder_copy_buffer@@Base+0x80>
   19280:	ldr	r0, [pc, #44]	; 192b4 <flatcc_builder_copy_buffer@@Base+0x94>
   19284:	add	r0, pc, r0
   19288:	ldr	r1, [pc, #40]	; 192b8 <flatcc_builder_copy_buffer@@Base+0x98>
   1928c:	add	r1, pc, r1
   19290:	ldr	r2, [pc, #36]	; 192bc <flatcc_builder_copy_buffer@@Base+0x9c>
   19294:	add	r3, pc, r2
   19298:	movw	r2, #1926	; 0x786
   1929c:	bl	12448 <__assert_fail@plt>
   192a0:	ldr	r0, [sp, #4]
   192a4:	str	r0, [fp, #-4]
   192a8:	ldr	r0, [fp, #-4]
   192ac:	mov	sp, fp
   192b0:	pop	{fp, pc}
   192b4:	andeq	r1, r0, r1, lsr #23
   192b8:	andeq	r1, r0, lr, lsr #18
   192bc:	muleq	r0, r5, r8

000192c0 <flatcc_builder_finalize_buffer@@Base>:
   192c0:	push	{fp, lr}
   192c4:	mov	fp, sp
   192c8:	sub	sp, sp, #16
   192cc:	str	r0, [fp, #-4]
   192d0:	str	r1, [sp, #8]
   192d4:	ldr	r0, [fp, #-4]
   192d8:	bl	18f88 <flatcc_builder_get_buffer_size@@Base>
   192dc:	str	r0, [sp]
   192e0:	ldr	r0, [sp, #8]
   192e4:	movw	r1, #0
   192e8:	cmp	r0, r1
   192ec:	beq	192fc <flatcc_builder_finalize_buffer@@Base+0x3c>
   192f0:	ldr	r0, [sp]
   192f4:	ldr	r1, [sp, #8]
   192f8:	str	r0, [r1]
   192fc:	ldr	r0, [sp]
   19300:	bl	123d0 <malloc@plt>
   19304:	str	r0, [sp, #4]
   19308:	ldr	r0, [sp, #4]
   1930c:	movw	r1, #0
   19310:	cmp	r0, r1
   19314:	bne	19338 <flatcc_builder_finalize_buffer@@Base+0x78>
   19318:	ldr	r0, [pc, #144]	; 193b0 <flatcc_builder_finalize_buffer@@Base+0xf0>
   1931c:	add	r0, pc, r0
   19320:	ldr	r1, [pc, #140]	; 193b4 <flatcc_builder_finalize_buffer@@Base+0xf4>
   19324:	add	r1, pc, r1
   19328:	ldr	r2, [pc, #136]	; 193b8 <flatcc_builder_finalize_buffer@@Base+0xf8>
   1932c:	add	r3, pc, r2
   19330:	movw	r2, #1944	; 0x798
   19334:	bl	12448 <__assert_fail@plt>
   19338:	ldr	r0, [fp, #-4]
   1933c:	ldr	r1, [sp, #4]
   19340:	ldr	r2, [sp]
   19344:	bl	19220 <flatcc_builder_copy_buffer@@Base>
   19348:	movw	r1, #0
   1934c:	cmp	r0, r1
   19350:	bne	19374 <flatcc_builder_finalize_buffer@@Base+0xb4>
   19354:	ldr	r0, [pc, #96]	; 193bc <flatcc_builder_finalize_buffer@@Base+0xfc>
   19358:	add	r0, pc, r0
   1935c:	ldr	r1, [pc, #92]	; 193c0 <flatcc_builder_finalize_buffer@@Base+0x100>
   19360:	add	r1, pc, r1
   19364:	ldr	r2, [pc, #88]	; 193c4 <flatcc_builder_finalize_buffer@@Base+0x104>
   19368:	add	r3, pc, r2
   1936c:	movw	r2, #1948	; 0x79c
   19370:	bl	12448 <__assert_fail@plt>
   19374:	b	19378 <flatcc_builder_finalize_buffer@@Base+0xb8>
   19378:	ldr	r0, [sp, #4]
   1937c:	movw	r1, #0
   19380:	cmp	r0, r1
   19384:	bne	193a4 <flatcc_builder_finalize_buffer@@Base+0xe4>
   19388:	ldr	r0, [sp, #8]
   1938c:	movw	r1, #0
   19390:	cmp	r0, r1
   19394:	beq	193a4 <flatcc_builder_finalize_buffer@@Base+0xe4>
   19398:	ldr	r0, [sp, #8]
   1939c:	movw	r1, #0
   193a0:	str	r1, [r0]
   193a4:	ldr	r0, [sp, #4]
   193a8:	mov	sp, fp
   193ac:	pop	{fp, pc}
   193b0:	andeq	r2, r0, fp, asr sl
   193b4:	muleq	r0, r6, r8
   193b8:	andeq	r2, r0, r2, asr #16
   193bc:	andeq	r2, r0, pc, lsl sl
   193c0:	andeq	r1, r0, sl, asr r8
   193c4:	andeq	r2, r0, r6, lsl #16

000193c8 <flatcc_builder_finalize_aligned_buffer@@Base>:
   193c8:	push	{fp, lr}
   193cc:	mov	fp, sp
   193d0:	sub	sp, sp, #24
   193d4:	str	r0, [fp, #-4]
   193d8:	str	r1, [fp, #-8]
   193dc:	ldr	r0, [fp, #-4]
   193e0:	bl	18f88 <flatcc_builder_get_buffer_size@@Base>
   193e4:	str	r0, [sp, #4]
   193e8:	ldr	r0, [fp, #-8]
   193ec:	movw	r1, #0
   193f0:	cmp	r0, r1
   193f4:	beq	19404 <flatcc_builder_finalize_aligned_buffer@@Base+0x3c>
   193f8:	ldr	r0, [sp, #4]
   193fc:	ldr	r1, [fp, #-8]
   19400:	str	r0, [r1]
   19404:	ldr	r0, [fp, #-4]
   19408:	bl	18eb8 <flatcc_builder_get_buffer_alignment@@Base>
   1940c:	uxth	r0, r0
   19410:	str	r0, [sp, #8]
   19414:	ldr	r0, [sp, #4]
   19418:	ldr	r1, [sp, #8]
   1941c:	add	r0, r0, r1
   19420:	sub	r0, r0, #1
   19424:	ldr	r1, [sp, #8]
   19428:	sub	r1, r1, #1
   1942c:	mvn	r2, #0
   19430:	eor	r1, r1, r2
   19434:	and	r0, r0, r1
   19438:	str	r0, [sp, #4]
   1943c:	ldr	r0, [sp, #8]
   19440:	ldr	r1, [sp, #4]
   19444:	bl	194cc <flatcc_builder_finalize_aligned_buffer@@Base+0x104>
   19448:	str	r0, [sp, #12]
   1944c:	ldr	r0, [sp, #12]
   19450:	movw	r1, #0
   19454:	cmp	r0, r1
   19458:	bne	19460 <flatcc_builder_finalize_aligned_buffer@@Base+0x98>
   1945c:	b	19494 <flatcc_builder_finalize_aligned_buffer@@Base+0xcc>
   19460:	ldr	r0, [fp, #-4]
   19464:	ldr	r1, [sp, #12]
   19468:	ldr	r2, [sp, #4]
   1946c:	bl	19220 <flatcc_builder_copy_buffer@@Base>
   19470:	movw	r1, #0
   19474:	cmp	r0, r1
   19478:	bne	19490 <flatcc_builder_finalize_aligned_buffer@@Base+0xc8>
   1947c:	ldr	r0, [sp, #12]
   19480:	bl	123a0 <free@plt>
   19484:	movw	r0, #0
   19488:	str	r0, [sp, #12]
   1948c:	b	19494 <flatcc_builder_finalize_aligned_buffer@@Base+0xcc>
   19490:	b	19494 <flatcc_builder_finalize_aligned_buffer@@Base+0xcc>
   19494:	ldr	r0, [sp, #12]
   19498:	movw	r1, #0
   1949c:	cmp	r0, r1
   194a0:	bne	194c0 <flatcc_builder_finalize_aligned_buffer@@Base+0xf8>
   194a4:	ldr	r0, [fp, #-8]
   194a8:	movw	r1, #0
   194ac:	cmp	r0, r1
   194b0:	beq	194c0 <flatcc_builder_finalize_aligned_buffer@@Base+0xf8>
   194b4:	ldr	r0, [fp, #-8]
   194b8:	movw	r1, #0
   194bc:	str	r1, [r0]
   194c0:	ldr	r0, [sp, #12]
   194c4:	mov	sp, fp
   194c8:	pop	{fp, pc}
   194cc:	push	{fp, lr}
   194d0:	mov	fp, sp
   194d4:	sub	sp, sp, #16
   194d8:	str	r0, [fp, #-4]
   194dc:	str	r1, [sp, #8]
   194e0:	movw	r0, #0
   194e4:	str	r0, [sp]
   194e8:	ldr	r0, [fp, #-4]
   194ec:	cmp	r0, #4
   194f0:	bcs	194fc <flatcc_builder_finalize_aligned_buffer@@Base+0x134>
   194f4:	movw	r0, #4
   194f8:	str	r0, [fp, #-4]
   194fc:	ldr	r1, [fp, #-4]
   19500:	ldr	r2, [sp, #8]
   19504:	mov	r0, sp
   19508:	bl	1240c <posix_memalign@plt>
   1950c:	str	r0, [sp, #4]
   19510:	ldr	r0, [sp, #4]
   19514:	cmp	r0, #0
   19518:	beq	1953c <flatcc_builder_finalize_aligned_buffer@@Base+0x174>
   1951c:	ldr	r0, [sp]
   19520:	movw	r1, #0
   19524:	cmp	r0, r1
   19528:	beq	1953c <flatcc_builder_finalize_aligned_buffer@@Base+0x174>
   1952c:	ldr	r0, [sp]
   19530:	bl	123a0 <free@plt>
   19534:	movw	r0, #0
   19538:	str	r0, [sp]
   1953c:	ldr	r0, [sp]
   19540:	mov	sp, fp
   19544:	pop	{fp, pc}

00019548 <flatcc_builder_aligned_alloc@@Base>:
   19548:	push	{fp, lr}
   1954c:	mov	fp, sp
   19550:	sub	sp, sp, #8
   19554:	str	r0, [sp, #4]
   19558:	str	r1, [sp]
   1955c:	ldr	r0, [sp, #4]
   19560:	ldr	r1, [sp]
   19564:	bl	194cc <flatcc_builder_finalize_aligned_buffer@@Base+0x104>
   19568:	mov	sp, fp
   1956c:	pop	{fp, pc}

00019570 <flatcc_builder_aligned_free@@Base>:
   19570:	push	{fp, lr}
   19574:	mov	fp, sp
   19578:	sub	sp, sp, #8
   1957c:	str	r0, [sp, #4]
   19580:	ldr	r0, [sp, #4]
   19584:	bl	123a0 <free@plt>
   19588:	mov	sp, fp
   1958c:	pop	{fp, pc}

00019590 <flatcc_builder_get_emit_context@@Base>:
   19590:	sub	sp, sp, #4
   19594:	str	r0, [sp]
   19598:	ldr	r0, [sp]
   1959c:	ldr	r0, [r0, #36]	; 0x24
   195a0:	add	sp, sp, #4
   195a4:	bx	lr
   195a8:	sub	sp, sp, #8
   195ac:	str	r0, [sp, #4]
   195b0:	strh	r1, [sp, #2]
   195b4:	ldr	r0, [sp, #4]
   195b8:	ldr	r0, [r0, #140]	; 0x8c
   195bc:	ldrh	r1, [sp, #2]
   195c0:	sub	r1, r1, #1
   195c4:	and	r0, r0, r1
   195c8:	add	sp, sp, #8
   195cc:	bx	lr
   195d0:	push	{fp, lr}
   195d4:	mov	fp, sp
   195d8:	sub	sp, sp, #32
   195dc:	str	r0, [fp, #-8]
   195e0:	str	r1, [fp, #-12]
   195e4:	str	r2, [sp, #16]
   195e8:	ldr	r0, [fp, #-8]
   195ec:	add	r0, r0, #52	; 0x34
   195f0:	add	r0, r0, #8
   195f4:	str	r0, [sp, #12]
   195f8:	ldr	r0, [fp, #-8]
   195fc:	ldr	r0, [r0, #48]	; 0x30
   19600:	ldr	r1, [fp, #-8]
   19604:	ldr	r1, [r1, #40]	; 0x28
   19608:	ldr	r2, [sp, #12]
   1960c:	ldr	r3, [fp, #-8]
   19610:	ldr	r3, [r3, #28]
   19614:	ldr	ip, [fp, #-12]
   19618:	add	r3, r3, ip
   1961c:	str	r0, [sp, #8]
   19620:	mov	r0, r1
   19624:	mov	r1, r2
   19628:	mov	r2, r3
   1962c:	movw	r3, #1
   19630:	str	r3, [sp, #4]
   19634:	ldr	ip, [sp, #4]
   19638:	str	ip, [sp]
   1963c:	ldr	lr, [sp, #8]
   19640:	blx	lr
   19644:	cmp	r0, #0
   19648:	beq	19658 <flatcc_builder_get_emit_context@@Base+0xc8>
   1964c:	mvn	r0, #0
   19650:	str	r0, [fp, #-4]
   19654:	b	1966c <flatcc_builder_get_emit_context@@Base+0xdc>
   19658:	ldr	r0, [fp, #-8]
   1965c:	ldr	r1, [sp, #16]
   19660:	bl	153e8 <flatcc_builder_start_struct@@Base+0x70>
   19664:	movw	r0, #0
   19668:	str	r0, [fp, #-4]
   1966c:	ldr	r0, [fp, #-4]
   19670:	mov	sp, fp
   19674:	pop	{fp, pc}
   19678:	push	{fp, lr}
   1967c:	mov	fp, sp
   19680:	sub	sp, sp, #32
   19684:	str	r0, [fp, #-8]
   19688:	ldr	r0, [fp, #-8]
   1968c:	add	r0, r0, #52	; 0x34
   19690:	add	r0, r0, #40	; 0x28
   19694:	str	r0, [fp, #-12]
   19698:	ldr	r0, [fp, #-8]
   1969c:	ldr	r0, [r0, #124]	; 0x7c
   196a0:	cmp	r0, #0
   196a4:	bne	196ac <flatcc_builder_get_emit_context@@Base+0x11c>
   196a8:	b	196cc <flatcc_builder_get_emit_context@@Base+0x13c>
   196ac:	ldr	r0, [pc, #320]	; 197f4 <flatcc_builder_get_emit_context@@Base+0x264>
   196b0:	add	r0, pc, r0
   196b4:	ldr	r1, [pc, #316]	; 197f8 <flatcc_builder_get_emit_context@@Base+0x268>
   196b8:	add	r1, pc, r1
   196bc:	ldr	r2, [pc, #312]	; 197fc <flatcc_builder_get_emit_context@@Base+0x26c>
   196c0:	add	r3, pc, r2
   196c4:	movw	r2, #342	; 0x156
   196c8:	bl	12448 <__assert_fail@plt>
   196cc:	ldr	r0, [fp, #-8]
   196d0:	ldr	r1, [fp, #-8]
   196d4:	ldr	r2, [r1, #124]	; 0x7c
   196d8:	movw	r1, #6
   196dc:	movw	r3, #16
   196e0:	movw	ip, #0
   196e4:	str	ip, [sp]
   196e8:	bl	14120 <flatcc_builder_enter_user_frame_ptr@@Base+0xd4>
   196ec:	movw	r1, #0
   196f0:	cmp	r0, r1
   196f4:	bne	19704 <flatcc_builder_get_emit_context@@Base+0x174>
   196f8:	mvn	r0, #0
   196fc:	str	r0, [fp, #-4]
   19700:	b	197e8 <flatcc_builder_get_emit_context@@Base+0x258>
   19704:	ldr	r0, [fp, #-8]
   19708:	movw	r1, #16
   1970c:	str	r1, [r0, #124]	; 0x7c
   19710:	movw	r0, #256	; 0x100
   19714:	str	r0, [sp, #16]
   19718:	ldr	r0, [fp, #-8]
   1971c:	ldr	r0, [r0, #48]	; 0x30
   19720:	ldr	r1, [fp, #-8]
   19724:	ldr	r1, [r1, #40]	; 0x28
   19728:	ldr	r2, [fp, #-12]
   1972c:	ldr	r3, [sp, #16]
   19730:	str	r0, [sp, #8]
   19734:	mov	r0, r1
   19738:	mov	r1, r2
   1973c:	mov	r2, r3
   19740:	movw	r3, #1
   19744:	movw	ip, #5
   19748:	str	ip, [sp]
   1974c:	ldr	ip, [sp, #8]
   19750:	blx	ip
   19754:	cmp	r0, #0
   19758:	beq	19768 <flatcc_builder_get_emit_context@@Base+0x1d8>
   1975c:	mvn	r0, #0
   19760:	str	r0, [fp, #-4]
   19764:	b	197e8 <flatcc_builder_get_emit_context@@Base+0x258>
   19768:	b	1976c <flatcc_builder_get_emit_context@@Base+0x1dc>
   1976c:	ldr	r0, [sp, #16]
   19770:	lsl	r0, r0, #1
   19774:	ldr	r1, [fp, #-12]
   19778:	ldr	r1, [r1, #4]
   1977c:	cmp	r0, r1
   19780:	bhi	19794 <flatcc_builder_get_emit_context@@Base+0x204>
   19784:	ldr	r0, [sp, #16]
   19788:	lsl	r0, r0, #1
   1978c:	str	r0, [sp, #16]
   19790:	b	1976c <flatcc_builder_get_emit_context@@Base+0x1dc>
   19794:	ldr	r0, [sp, #16]
   19798:	lsr	r0, r0, #2
   1979c:	str	r0, [sp, #16]
   197a0:	movw	r0, #0
   197a4:	str	r0, [sp, #12]
   197a8:	ldr	r0, [sp, #12]
   197ac:	movw	r1, #1
   197b0:	lsl	r0, r1, r0
   197b4:	ldr	r1, [sp, #16]
   197b8:	cmp	r0, r1
   197bc:	bcs	197d4 <flatcc_builder_get_emit_context@@Base+0x244>
   197c0:	b	197c4 <flatcc_builder_get_emit_context@@Base+0x234>
   197c4:	ldr	r0, [sp, #12]
   197c8:	add	r0, r0, #1
   197cc:	str	r0, [sp, #12]
   197d0:	b	197a8 <flatcc_builder_get_emit_context@@Base+0x218>
   197d4:	ldr	r0, [sp, #12]
   197d8:	ldr	r1, [fp, #-8]
   197dc:	str	r0, [r1, #116]	; 0x74
   197e0:	movw	r0, #0
   197e4:	str	r0, [fp, #-4]
   197e8:	ldr	r0, [fp, #-4]
   197ec:	mov	sp, fp
   197f0:	pop	{fp, pc}
   197f4:	andeq	r2, r0, fp, lsl #13
   197f8:	andeq	r1, r0, r2, lsl #10
   197fc:	andeq	r2, r0, sl, lsl #13

00019800 <flatcc_emitter_recycle_page@@Base>:
   19800:	sub	sp, sp, #12
   19804:	str	r0, [sp, #4]
   19808:	str	r1, [sp]
   1980c:	ldr	r0, [sp]
   19810:	ldr	r1, [sp, #4]
   19814:	ldr	r1, [r1]
   19818:	cmp	r0, r1
   1981c:	beq	19834 <flatcc_emitter_recycle_page@@Base+0x34>
   19820:	ldr	r0, [sp]
   19824:	ldr	r1, [sp, #4]
   19828:	ldr	r1, [r1, #4]
   1982c:	cmp	r0, r1
   19830:	bne	19840 <flatcc_emitter_recycle_page@@Base+0x40>
   19834:	mvn	r0, #0
   19838:	str	r0, [sp, #8]
   1983c:	b	198b4 <flatcc_emitter_recycle_page@@Base+0xb4>
   19840:	ldr	r0, [sp]
   19844:	ldr	r0, [r0, #2948]	; 0xb84
   19848:	ldr	r1, [sp]
   1984c:	ldr	r1, [r1, #2944]	; 0xb80
   19850:	str	r0, [r1, #2948]	; 0xb84
   19854:	ldr	r0, [sp]
   19858:	ldr	r0, [r0, #2944]	; 0xb80
   1985c:	ldr	r1, [sp]
   19860:	ldr	r1, [r1, #2948]	; 0xb84
   19864:	str	r0, [r1, #2944]	; 0xb80
   19868:	ldr	r0, [sp, #4]
   1986c:	ldr	r0, [r0]
   19870:	ldr	r0, [r0, #2948]	; 0xb84
   19874:	ldr	r1, [sp]
   19878:	str	r0, [r1, #2948]	; 0xb84
   1987c:	ldr	r0, [sp, #4]
   19880:	ldr	r0, [r0]
   19884:	ldr	r1, [sp]
   19888:	str	r0, [r1, #2944]	; 0xb80
   1988c:	ldr	r0, [sp]
   19890:	ldr	r1, [sp]
   19894:	ldr	r1, [r1, #2948]	; 0xb84
   19898:	str	r0, [r1, #2944]	; 0xb80
   1989c:	ldr	r0, [sp]
   198a0:	ldr	r1, [sp]
   198a4:	ldr	r1, [r1, #2944]	; 0xb80
   198a8:	str	r0, [r1, #2948]	; 0xb84
   198ac:	movw	r0, #0
   198b0:	str	r0, [sp, #8]
   198b4:	ldr	r0, [sp, #8]
   198b8:	add	sp, sp, #12
   198bc:	bx	lr

000198c0 <flatcc_emitter_reset@@Base>:
   198c0:	push	{fp, lr}
   198c4:	mov	fp, sp
   198c8:	sub	sp, sp, #16
   198cc:	str	r0, [fp, #-4]
   198d0:	ldr	r0, [fp, #-4]
   198d4:	ldr	r0, [r0]
   198d8:	str	r0, [sp, #8]
   198dc:	ldr	r0, [fp, #-4]
   198e0:	ldr	r0, [r0]
   198e4:	movw	r1, #0
   198e8:	cmp	r0, r1
   198ec:	bne	198f4 <flatcc_emitter_reset@@Base+0x34>
   198f0:	b	19a50 <flatcc_emitter_reset@@Base+0x190>
   198f4:	ldr	r0, [fp, #-4]
   198f8:	ldr	r0, [r0]
   198fc:	ldr	r1, [fp, #-4]
   19900:	str	r0, [r1, #4]
   19904:	ldr	r0, [fp, #-4]
   19908:	ldr	r0, [r0]
   1990c:	add	r0, r0, #1472	; 0x5c0
   19910:	ldr	r1, [fp, #-4]
   19914:	str	r0, [r1, #8]
   19918:	ldr	r0, [fp, #-4]
   1991c:	ldr	r0, [r0, #8]
   19920:	ldr	r1, [fp, #-4]
   19924:	str	r0, [r1, #16]
   19928:	ldr	r0, [fp, #-4]
   1992c:	movw	r1, #1472	; 0x5c0
   19930:	str	r1, [r0, #12]
   19934:	ldr	r0, [fp, #-4]
   19938:	str	r1, [r0, #20]
   1993c:	ldr	r0, [fp, #-4]
   19940:	ldr	r0, [r0, #12]
   19944:	movw	r1, #0
   19948:	sub	r0, r1, r0
   1994c:	ldr	r1, [fp, #-4]
   19950:	ldr	r1, [r1]
   19954:	str	r0, [r1, #2952]	; 0xb88
   19958:	ldr	r0, [fp, #-4]
   1995c:	ldr	r0, [r0, #32]
   19960:	cmp	r0, #0
   19964:	bne	19978 <flatcc_emitter_reset@@Base+0xb8>
   19968:	ldr	r0, [fp, #-4]
   1996c:	ldr	r0, [r0, #24]
   19970:	ldr	r1, [fp, #-4]
   19974:	str	r0, [r1, #32]
   19978:	ldr	r0, [fp, #-4]
   1997c:	ldr	r1, [r0, #24]
   19980:	ldr	r0, [r0, #32]
   19984:	add	r0, r0, r0, lsl #1
   19988:	lsr	r0, r0, #2
   1998c:	lsr	r1, r1, #2
   19990:	add	r0, r0, r1
   19994:	ldr	r1, [fp, #-4]
   19998:	str	r0, [r1, #32]
   1999c:	ldr	r0, [fp, #-4]
   199a0:	movw	r1, #0
   199a4:	str	r1, [r0, #24]
   199a8:	ldr	r0, [fp, #-4]
   199ac:	ldr	r0, [r0, #32]
   199b0:	lsl	r0, r0, #1
   199b4:	ldr	r1, [fp, #-4]
   199b8:	ldr	r1, [r1, #28]
   199bc:	cmp	r0, r1
   199c0:	movw	r0, #0
   199c4:	str	r0, [sp, #4]
   199c8:	bcs	199f0 <flatcc_emitter_reset@@Base+0x130>
   199cc:	ldr	r0, [fp, #-4]
   199d0:	ldr	r0, [r0, #4]
   199d4:	ldr	r0, [r0, #2944]	; 0xb80
   199d8:	ldr	r1, [fp, #-4]
   199dc:	ldr	r1, [r1]
   199e0:	cmp	r0, r1
   199e4:	movw	r0, #0
   199e8:	movne	r0, #1
   199ec:	str	r0, [sp, #4]
   199f0:	ldr	r0, [sp, #4]
   199f4:	tst	r0, #1
   199f8:	beq	19a50 <flatcc_emitter_reset@@Base+0x190>
   199fc:	ldr	r0, [fp, #-4]
   19a00:	ldr	r0, [r0, #4]
   19a04:	ldr	r0, [r0, #2944]	; 0xb80
   19a08:	str	r0, [sp, #8]
   19a0c:	ldr	r0, [sp, #8]
   19a10:	ldr	r0, [r0, #2944]	; 0xb80
   19a14:	ldr	r1, [fp, #-4]
   19a18:	ldr	r1, [r1, #4]
   19a1c:	str	r0, [r1, #2944]	; 0xb80
   19a20:	ldr	r0, [fp, #-4]
   19a24:	ldr	r0, [r0, #4]
   19a28:	ldr	r1, [sp, #8]
   19a2c:	ldr	r1, [r1, #2944]	; 0xb80
   19a30:	str	r0, [r1, #2948]	; 0xb84
   19a34:	ldr	r0, [sp, #8]
   19a38:	bl	123a0 <free@plt>
   19a3c:	ldr	r0, [fp, #-4]
   19a40:	ldr	r1, [r0, #28]
   19a44:	sub	r1, r1, #2944	; 0xb80
   19a48:	str	r1, [r0, #28]
   19a4c:	b	199a8 <flatcc_emitter_reset@@Base+0xe8>
   19a50:	mov	sp, fp
   19a54:	pop	{fp, pc}

00019a58 <flatcc_emitter_clear@@Base>:
   19a58:	push	{fp, lr}
   19a5c:	mov	fp, sp
   19a60:	sub	sp, sp, #8
   19a64:	str	r0, [sp, #4]
   19a68:	ldr	r0, [sp, #4]
   19a6c:	ldr	r0, [r0]
   19a70:	str	r0, [sp]
   19a74:	ldr	r0, [sp]
   19a78:	movw	r1, #0
   19a7c:	cmp	r0, r1
   19a80:	bne	19a88 <flatcc_emitter_clear@@Base+0x30>
   19a84:	b	19ae4 <flatcc_emitter_clear@@Base+0x8c>
   19a88:	ldr	r0, [sp]
   19a8c:	ldr	r0, [r0, #2948]	; 0xb84
   19a90:	movw	r1, #0
   19a94:	str	r1, [r0, #2944]	; 0xb80
   19a98:	ldr	r0, [sp]
   19a9c:	ldr	r0, [r0, #2944]	; 0xb80
   19aa0:	movw	r1, #0
   19aa4:	cmp	r0, r1
   19aa8:	beq	19ac8 <flatcc_emitter_clear@@Base+0x70>
   19aac:	ldr	r0, [sp]
   19ab0:	ldr	r0, [r0, #2944]	; 0xb80
   19ab4:	str	r0, [sp]
   19ab8:	ldr	r0, [sp]
   19abc:	ldr	r0, [r0, #2948]	; 0xb84
   19ac0:	bl	123a0 <free@plt>
   19ac4:	b	19a98 <flatcc_emitter_clear@@Base+0x40>
   19ac8:	ldr	r0, [sp]
   19acc:	bl	123a0 <free@plt>
   19ad0:	ldr	r0, [sp, #4]
   19ad4:	movw	r1, #0
   19ad8:	and	r1, r1, #255	; 0xff
   19adc:	movw	r2, #36	; 0x24
   19ae0:	bl	12418 <memset@plt>
   19ae4:	mov	sp, fp
   19ae8:	pop	{fp, pc}

00019aec <flatcc_emitter@@Base>:
   19aec:	push	{fp, lr}
   19af0:	mov	fp, sp
   19af4:	sub	sp, sp, #32
   19af8:	ldr	ip, [fp, #8]
   19afc:	str	r0, [fp, #-8]
   19b00:	str	r1, [fp, #-12]
   19b04:	str	r2, [sp, #16]
   19b08:	str	r3, [sp, #12]
   19b0c:	ldr	r0, [fp, #-8]
   19b10:	str	r0, [sp, #8]
   19b14:	ldr	r0, [fp, #8]
   19b18:	ldr	r1, [sp, #8]
   19b1c:	ldr	r2, [r1, #24]
   19b20:	add	r0, r2, r0
   19b24:	str	r0, [r1, #24]
   19b28:	ldr	r0, [sp, #12]
   19b2c:	cmp	r0, #0
   19b30:	bge	19bf4 <flatcc_emitter@@Base+0x108>
   19b34:	ldr	r0, [fp, #8]
   19b38:	ldr	r1, [sp, #8]
   19b3c:	ldr	r1, [r1, #12]
   19b40:	cmp	r0, r1
   19b44:	bhi	19b88 <flatcc_emitter@@Base+0x9c>
   19b48:	ldr	r0, [fp, #8]
   19b4c:	ldr	r1, [sp, #8]
   19b50:	ldr	r2, [r1, #8]
   19b54:	movw	r3, #0
   19b58:	sub	r0, r3, r0
   19b5c:	add	r0, r2, r0
   19b60:	str	r0, [r1, #8]
   19b64:	ldr	r0, [fp, #8]
   19b68:	ldr	r1, [sp, #8]
   19b6c:	ldr	r2, [r1, #12]
   19b70:	sub	r0, r2, r0
   19b74:	str	r0, [r1, #12]
   19b78:	ldr	r0, [sp, #8]
   19b7c:	ldr	r0, [r0, #8]
   19b80:	str	r0, [sp, #4]
   19b84:	b	19ca8 <flatcc_emitter@@Base+0x1bc>
   19b88:	ldr	r0, [sp, #16]
   19b8c:	ldr	r1, [fp, #-12]
   19b90:	add	r0, r1, r0, lsl #3
   19b94:	str	r0, [fp, #-12]
   19b98:	ldr	r0, [sp, #16]
   19b9c:	mvn	r1, #0
   19ba0:	add	r1, r0, r1
   19ba4:	str	r1, [sp, #16]
   19ba8:	cmp	r0, #0
   19bac:	beq	19bf0 <flatcc_emitter@@Base+0x104>
   19bb0:	ldr	r0, [fp, #-12]
   19bb4:	mvn	r1, #7
   19bb8:	add	r0, r0, r1
   19bbc:	str	r0, [fp, #-12]
   19bc0:	ldr	r0, [sp, #8]
   19bc4:	ldr	r1, [fp, #-12]
   19bc8:	ldr	r1, [r1]
   19bcc:	ldr	r2, [fp, #-12]
   19bd0:	ldr	r2, [r2, #4]
   19bd4:	bl	19d14 <flatcc_emitter@@Base+0x228>
   19bd8:	cmp	r0, #0
   19bdc:	beq	19bec <flatcc_emitter@@Base+0x100>
   19be0:	mvn	r0, #0
   19be4:	str	r0, [fp, #-4]
   19be8:	b	19d08 <flatcc_emitter@@Base+0x21c>
   19bec:	b	19b98 <flatcc_emitter@@Base+0xac>
   19bf0:	b	19c9c <flatcc_emitter@@Base+0x1b0>
   19bf4:	ldr	r0, [fp, #8]
   19bf8:	ldr	r1, [sp, #8]
   19bfc:	ldr	r1, [r1, #20]
   19c00:	cmp	r0, r1
   19c04:	bhi	19c40 <flatcc_emitter@@Base+0x154>
   19c08:	ldr	r0, [sp, #8]
   19c0c:	ldr	r0, [r0, #16]
   19c10:	str	r0, [sp, #4]
   19c14:	ldr	r0, [fp, #8]
   19c18:	ldr	r1, [sp, #8]
   19c1c:	ldr	r2, [r1, #16]
   19c20:	add	r0, r2, r0
   19c24:	str	r0, [r1, #16]
   19c28:	ldr	r0, [fp, #8]
   19c2c:	ldr	r1, [sp, #8]
   19c30:	ldr	r2, [r1, #20]
   19c34:	sub	r0, r2, r0
   19c38:	str	r0, [r1, #20]
   19c3c:	b	19ca8 <flatcc_emitter@@Base+0x1bc>
   19c40:	b	19c44 <flatcc_emitter@@Base+0x158>
   19c44:	ldr	r0, [sp, #16]
   19c48:	mvn	r1, #0
   19c4c:	add	r1, r0, r1
   19c50:	str	r1, [sp, #16]
   19c54:	cmp	r0, #0
   19c58:	beq	19c98 <flatcc_emitter@@Base+0x1ac>
   19c5c:	ldr	r0, [sp, #8]
   19c60:	ldr	r1, [fp, #-12]
   19c64:	ldr	r1, [r1]
   19c68:	ldr	r2, [fp, #-12]
   19c6c:	ldr	r2, [r2, #4]
   19c70:	bl	19e20 <flatcc_emitter@@Base+0x334>
   19c74:	cmp	r0, #0
   19c78:	beq	19c88 <flatcc_emitter@@Base+0x19c>
   19c7c:	mvn	r0, #0
   19c80:	str	r0, [fp, #-4]
   19c84:	b	19d08 <flatcc_emitter@@Base+0x21c>
   19c88:	ldr	r0, [fp, #-12]
   19c8c:	add	r0, r0, #8
   19c90:	str	r0, [fp, #-12]
   19c94:	b	19c44 <flatcc_emitter@@Base+0x158>
   19c98:	b	19c9c <flatcc_emitter@@Base+0x1b0>
   19c9c:	movw	r0, #0
   19ca0:	str	r0, [fp, #-4]
   19ca4:	b	19d08 <flatcc_emitter@@Base+0x21c>
   19ca8:	b	19cac <flatcc_emitter@@Base+0x1c0>
   19cac:	ldr	r0, [sp, #16]
   19cb0:	mvn	r1, #0
   19cb4:	add	r1, r0, r1
   19cb8:	str	r1, [sp, #16]
   19cbc:	cmp	r0, #0
   19cc0:	beq	19d00 <flatcc_emitter@@Base+0x214>
   19cc4:	ldr	r0, [sp, #4]
   19cc8:	ldr	r1, [fp, #-12]
   19ccc:	ldr	r1, [r1]
   19cd0:	ldr	r2, [fp, #-12]
   19cd4:	ldr	r2, [r2, #4]
   19cd8:	bl	123ac <memcpy@plt>
   19cdc:	ldr	r0, [fp, #-12]
   19ce0:	ldr	r0, [r0, #4]
   19ce4:	ldr	r1, [sp, #4]
   19ce8:	add	r0, r1, r0
   19cec:	str	r0, [sp, #4]
   19cf0:	ldr	r0, [fp, #-12]
   19cf4:	add	r0, r0, #8
   19cf8:	str	r0, [fp, #-12]
   19cfc:	b	19cac <flatcc_emitter@@Base+0x1c0>
   19d00:	movw	r0, #0
   19d04:	str	r0, [fp, #-4]
   19d08:	ldr	r0, [fp, #-4]
   19d0c:	mov	sp, fp
   19d10:	pop	{fp, pc}
   19d14:	push	{fp, lr}
   19d18:	mov	fp, sp
   19d1c:	sub	sp, sp, #24
   19d20:	str	r0, [fp, #-8]
   19d24:	str	r1, [sp, #12]
   19d28:	str	r2, [sp, #8]
   19d2c:	ldr	r0, [sp, #8]
   19d30:	ldr	r1, [sp, #12]
   19d34:	add	r0, r1, r0
   19d38:	str	r0, [sp, #12]
   19d3c:	ldr	r0, [sp, #8]
   19d40:	cmp	r0, #0
   19d44:	beq	19e0c <flatcc_emitter@@Base+0x320>
   19d48:	ldr	r0, [sp, #8]
   19d4c:	str	r0, [sp, #4]
   19d50:	ldr	r0, [sp, #4]
   19d54:	ldr	r1, [fp, #-8]
   19d58:	ldr	r1, [r1, #12]
   19d5c:	cmp	r0, r1
   19d60:	bls	19da0 <flatcc_emitter@@Base+0x2b4>
   19d64:	ldr	r0, [fp, #-8]
   19d68:	ldr	r0, [r0, #12]
   19d6c:	str	r0, [sp, #4]
   19d70:	ldr	r0, [sp, #4]
   19d74:	cmp	r0, #0
   19d78:	bne	19d9c <flatcc_emitter@@Base+0x2b0>
   19d7c:	ldr	r0, [fp, #-8]
   19d80:	bl	1a05c <flatcc_emitter_copy_buffer@@Base+0x14c>
   19d84:	cmp	r0, #0
   19d88:	beq	19d98 <flatcc_emitter@@Base+0x2ac>
   19d8c:	mvn	r0, #0
   19d90:	str	r0, [fp, #-4]
   19d94:	b	19e14 <flatcc_emitter@@Base+0x328>
   19d98:	b	19d3c <flatcc_emitter@@Base+0x250>
   19d9c:	b	19da0 <flatcc_emitter@@Base+0x2b4>
   19da0:	ldr	r0, [sp, #4]
   19da4:	ldr	r1, [fp, #-8]
   19da8:	ldr	r2, [r1, #8]
   19dac:	movw	r3, #0
   19db0:	sub	r0, r3, r0
   19db4:	add	r0, r2, r0
   19db8:	str	r0, [r1, #8]
   19dbc:	ldr	r0, [sp, #4]
   19dc0:	ldr	r1, [fp, #-8]
   19dc4:	ldr	r2, [r1, #12]
   19dc8:	sub	r0, r2, r0
   19dcc:	str	r0, [r1, #12]
   19dd0:	ldr	r0, [sp, #4]
   19dd4:	ldr	r1, [sp, #12]
   19dd8:	sub	r0, r3, r0
   19ddc:	add	r0, r1, r0
   19de0:	str	r0, [sp, #12]
   19de4:	ldr	r0, [sp, #4]
   19de8:	ldr	r1, [sp, #8]
   19dec:	sub	r0, r1, r0
   19df0:	str	r0, [sp, #8]
   19df4:	ldr	r0, [fp, #-8]
   19df8:	ldr	r0, [r0, #8]
   19dfc:	ldr	r1, [sp, #12]
   19e00:	ldr	r2, [sp, #4]
   19e04:	bl	123ac <memcpy@plt>
   19e08:	b	19d3c <flatcc_emitter@@Base+0x250>
   19e0c:	movw	r0, #0
   19e10:	str	r0, [fp, #-4]
   19e14:	ldr	r0, [fp, #-4]
   19e18:	mov	sp, fp
   19e1c:	pop	{fp, pc}
   19e20:	push	{fp, lr}
   19e24:	mov	fp, sp
   19e28:	sub	sp, sp, #24
   19e2c:	str	r0, [fp, #-8]
   19e30:	str	r1, [sp, #12]
   19e34:	str	r2, [sp, #8]
   19e38:	ldr	r0, [sp, #8]
   19e3c:	cmp	r0, #0
   19e40:	beq	19efc <flatcc_emitter@@Base+0x410>
   19e44:	ldr	r0, [sp, #8]
   19e48:	str	r0, [sp, #4]
   19e4c:	ldr	r0, [sp, #4]
   19e50:	ldr	r1, [fp, #-8]
   19e54:	ldr	r1, [r1, #20]
   19e58:	cmp	r0, r1
   19e5c:	bls	19e9c <flatcc_emitter@@Base+0x3b0>
   19e60:	ldr	r0, [fp, #-8]
   19e64:	ldr	r0, [r0, #20]
   19e68:	str	r0, [sp, #4]
   19e6c:	ldr	r0, [sp, #4]
   19e70:	cmp	r0, #0
   19e74:	bne	19e98 <flatcc_emitter@@Base+0x3ac>
   19e78:	ldr	r0, [fp, #-8]
   19e7c:	bl	1a25c <flatcc_emitter_copy_buffer@@Base+0x34c>
   19e80:	cmp	r0, #0
   19e84:	beq	19e94 <flatcc_emitter@@Base+0x3a8>
   19e88:	mvn	r0, #0
   19e8c:	str	r0, [fp, #-4]
   19e90:	b	19f04 <flatcc_emitter@@Base+0x418>
   19e94:	b	19e38 <flatcc_emitter@@Base+0x34c>
   19e98:	b	19e9c <flatcc_emitter@@Base+0x3b0>
   19e9c:	ldr	r0, [fp, #-8]
   19ea0:	ldr	r0, [r0, #16]
   19ea4:	ldr	r1, [sp, #12]
   19ea8:	ldr	r2, [sp, #4]
   19eac:	bl	123ac <memcpy@plt>
   19eb0:	ldr	r0, [sp, #4]
   19eb4:	ldr	r1, [sp, #8]
   19eb8:	sub	r0, r1, r0
   19ebc:	str	r0, [sp, #8]
   19ec0:	ldr	r0, [sp, #4]
   19ec4:	ldr	r1, [sp, #12]
   19ec8:	add	r0, r1, r0
   19ecc:	str	r0, [sp, #12]
   19ed0:	ldr	r0, [sp, #4]
   19ed4:	ldr	r1, [fp, #-8]
   19ed8:	ldr	r2, [r1, #16]
   19edc:	add	r0, r2, r0
   19ee0:	str	r0, [r1, #16]
   19ee4:	ldr	r0, [sp, #4]
   19ee8:	ldr	r1, [fp, #-8]
   19eec:	ldr	r2, [r1, #20]
   19ef0:	sub	r0, r2, r0
   19ef4:	str	r0, [r1, #20]
   19ef8:	b	19e38 <flatcc_emitter@@Base+0x34c>
   19efc:	movw	r0, #0
   19f00:	str	r0, [fp, #-4]
   19f04:	ldr	r0, [fp, #-4]
   19f08:	mov	sp, fp
   19f0c:	pop	{fp, pc}

00019f10 <flatcc_emitter_copy_buffer@@Base>:
   19f10:	push	{fp, lr}
   19f14:	mov	fp, sp
   19f18:	sub	sp, sp, #24
   19f1c:	str	r0, [fp, #-8]
   19f20:	str	r1, [sp, #12]
   19f24:	str	r2, [sp, #8]
   19f28:	ldr	r0, [sp, #8]
   19f2c:	ldr	r1, [fp, #-8]
   19f30:	ldr	r1, [r1, #24]
   19f34:	cmp	r0, r1
   19f38:	bcs	19f48 <flatcc_emitter_copy_buffer@@Base+0x38>
   19f3c:	movw	r0, #0
   19f40:	str	r0, [fp, #-4]
   19f44:	b	1a050 <flatcc_emitter_copy_buffer@@Base+0x140>
   19f48:	ldr	r0, [fp, #-8]
   19f4c:	ldr	r0, [r0]
   19f50:	movw	r1, #0
   19f54:	cmp	r0, r1
   19f58:	bne	19f68 <flatcc_emitter_copy_buffer@@Base+0x58>
   19f5c:	movw	r0, #0
   19f60:	str	r0, [fp, #-4]
   19f64:	b	1a050 <flatcc_emitter_copy_buffer@@Base+0x140>
   19f68:	ldr	r0, [fp, #-8]
   19f6c:	ldr	r0, [r0]
   19f70:	ldr	r1, [fp, #-8]
   19f74:	ldr	r1, [r1, #4]
   19f78:	cmp	r0, r1
   19f7c:	bne	19fa4 <flatcc_emitter_copy_buffer@@Base+0x94>
   19f80:	ldr	r0, [sp, #12]
   19f84:	ldr	r1, [fp, #-8]
   19f88:	ldr	r1, [r1, #8]
   19f8c:	ldr	r2, [fp, #-8]
   19f90:	ldr	r2, [r2, #24]
   19f94:	bl	123ac <memcpy@plt>
   19f98:	ldr	r0, [sp, #12]
   19f9c:	str	r0, [fp, #-4]
   19fa0:	b	1a050 <flatcc_emitter_copy_buffer@@Base+0x140>
   19fa4:	ldr	r0, [fp, #-8]
   19fa8:	ldr	r0, [r0, #12]
   19fac:	movw	r1, #2944	; 0xb80
   19fb0:	sub	r0, r1, r0
   19fb4:	str	r0, [sp]
   19fb8:	ldr	r0, [sp, #12]
   19fbc:	ldr	r1, [fp, #-8]
   19fc0:	ldr	r1, [r1, #8]
   19fc4:	ldr	r2, [sp]
   19fc8:	bl	123ac <memcpy@plt>
   19fcc:	ldr	r0, [sp, #12]
   19fd0:	ldr	r1, [sp]
   19fd4:	add	r0, r0, r1
   19fd8:	str	r0, [sp, #12]
   19fdc:	ldr	r0, [fp, #-8]
   19fe0:	ldr	r0, [r0]
   19fe4:	ldr	r0, [r0, #2944]	; 0xb80
   19fe8:	str	r0, [sp, #4]
   19fec:	ldr	r0, [sp, #4]
   19ff0:	ldr	r1, [fp, #-8]
   19ff4:	ldr	r1, [r1, #4]
   19ff8:	cmp	r0, r1
   19ffc:	beq	1a02c <flatcc_emitter_copy_buffer@@Base+0x11c>
   1a000:	ldr	r0, [sp, #12]
   1a004:	ldr	r1, [sp, #4]
   1a008:	movw	r2, #2944	; 0xb80
   1a00c:	bl	123ac <memcpy@plt>
   1a010:	ldr	r0, [sp, #12]
   1a014:	add	r0, r0, #2944	; 0xb80
   1a018:	str	r0, [sp, #12]
   1a01c:	ldr	r0, [sp, #4]
   1a020:	ldr	r0, [r0, #2944]	; 0xb80
   1a024:	str	r0, [sp, #4]
   1a028:	b	19fec <flatcc_emitter_copy_buffer@@Base+0xdc>
   1a02c:	ldr	r0, [sp, #12]
   1a030:	ldr	r1, [sp, #4]
   1a034:	ldr	r2, [fp, #-8]
   1a038:	ldr	r2, [r2, #20]
   1a03c:	movw	r3, #2944	; 0xb80
   1a040:	sub	r2, r3, r2
   1a044:	bl	123ac <memcpy@plt>
   1a048:	ldr	r0, [sp, #12]
   1a04c:	str	r0, [fp, #-4]
   1a050:	ldr	r0, [fp, #-4]
   1a054:	mov	sp, fp
   1a058:	pop	{fp, pc}
   1a05c:	push	{fp, lr}
   1a060:	mov	fp, sp
   1a064:	sub	sp, sp, #16
   1a068:	str	r0, [sp, #8]
   1a06c:	movw	r0, #0
   1a070:	str	r0, [sp, #4]
   1a074:	ldr	r1, [sp, #8]
   1a078:	ldr	r1, [r1]
   1a07c:	cmp	r1, r0
   1a080:	beq	1a0d8 <flatcc_emitter_copy_buffer@@Base+0x1c8>
   1a084:	ldr	r0, [sp, #8]
   1a088:	ldr	r0, [r0]
   1a08c:	ldr	r0, [r0, #2948]	; 0xb84
   1a090:	ldr	r1, [sp, #8]
   1a094:	ldr	r1, [r1, #4]
   1a098:	cmp	r0, r1
   1a09c:	beq	1a0d8 <flatcc_emitter_copy_buffer@@Base+0x1c8>
   1a0a0:	ldr	r0, [sp, #8]
   1a0a4:	ldr	r0, [r0]
   1a0a8:	ldr	r0, [r0, #2952]	; 0xb88
   1a0ac:	sub	r0, r0, #2944	; 0xb80
   1a0b0:	ldr	r1, [sp, #8]
   1a0b4:	ldr	r1, [r1]
   1a0b8:	ldr	r1, [r1, #2948]	; 0xb84
   1a0bc:	str	r0, [r1, #2952]	; 0xb88
   1a0c0:	ldr	r0, [sp, #8]
   1a0c4:	ldr	r0, [r0]
   1a0c8:	ldr	r0, [r0, #2948]	; 0xb84
   1a0cc:	ldr	r1, [sp, #8]
   1a0d0:	str	r0, [r1]
   1a0d4:	b	1a208 <flatcc_emitter_copy_buffer@@Base+0x2f8>
   1a0d8:	movw	r0, #2956	; 0xb8c
   1a0dc:	bl	123d0 <malloc@plt>
   1a0e0:	str	r0, [sp, #4]
   1a0e4:	movw	r1, #0
   1a0e8:	cmp	r0, r1
   1a0ec:	bne	1a0fc <flatcc_emitter_copy_buffer@@Base+0x1ec>
   1a0f0:	mvn	r0, #0
   1a0f4:	str	r0, [fp, #-4]
   1a0f8:	b	1a250 <flatcc_emitter_copy_buffer@@Base+0x340>
   1a0fc:	ldr	r0, [sp, #8]
   1a100:	ldr	r1, [r0, #28]
   1a104:	add	r1, r1, #2944	; 0xb80
   1a108:	str	r1, [r0, #28]
   1a10c:	ldr	r0, [sp, #8]
   1a110:	ldr	r0, [r0]
   1a114:	movw	r1, #0
   1a118:	cmp	r0, r1
   1a11c:	beq	1a170 <flatcc_emitter_copy_buffer@@Base+0x260>
   1a120:	ldr	r0, [sp, #8]
   1a124:	ldr	r0, [r0, #4]
   1a128:	ldr	r1, [sp, #4]
   1a12c:	str	r0, [r1, #2948]	; 0xb84
   1a130:	ldr	r0, [sp, #8]
   1a134:	ldr	r0, [r0]
   1a138:	ldr	r1, [sp, #4]
   1a13c:	str	r0, [r1, #2944]	; 0xb80
   1a140:	ldr	r0, [sp, #4]
   1a144:	ldr	r1, [sp, #8]
   1a148:	ldr	r1, [r1]
   1a14c:	str	r0, [r1, #2948]	; 0xb84
   1a150:	ldr	r0, [sp, #4]
   1a154:	ldr	r1, [sp, #8]
   1a158:	ldr	r1, [r1, #4]
   1a15c:	str	r0, [r1, #2944]	; 0xb80
   1a160:	ldr	r0, [sp, #4]
   1a164:	ldr	r1, [sp, #8]
   1a168:	str	r0, [r1]
   1a16c:	b	1a208 <flatcc_emitter_copy_buffer@@Base+0x2f8>
   1a170:	ldr	r0, [sp, #4]
   1a174:	ldr	r1, [sp, #8]
   1a178:	str	r0, [r1]
   1a17c:	ldr	r0, [sp, #4]
   1a180:	ldr	r1, [sp, #8]
   1a184:	str	r0, [r1, #4]
   1a188:	ldr	r0, [sp, #4]
   1a18c:	ldr	r1, [sp, #4]
   1a190:	str	r0, [r1, #2944]	; 0xb80
   1a194:	ldr	r0, [sp, #4]
   1a198:	ldr	r1, [sp, #4]
   1a19c:	str	r0, [r1, #2948]	; 0xb84
   1a1a0:	ldr	r0, [sp, #8]
   1a1a4:	ldr	r0, [r0]
   1a1a8:	add	r0, r0, #1472	; 0x5c0
   1a1ac:	ldr	r1, [sp, #8]
   1a1b0:	str	r0, [r1, #8]
   1a1b4:	ldr	r0, [sp, #8]
   1a1b8:	ldr	r0, [r0, #8]
   1a1bc:	ldr	r1, [sp, #8]
   1a1c0:	str	r0, [r1, #16]
   1a1c4:	ldr	r0, [sp, #8]
   1a1c8:	movw	r1, #1472	; 0x5c0
   1a1cc:	str	r1, [r0, #12]
   1a1d0:	ldr	r0, [sp, #8]
   1a1d4:	ldr	r0, [r0, #12]
   1a1d8:	movw	r1, #2944	; 0xb80
   1a1dc:	sub	r0, r1, r0
   1a1e0:	ldr	r1, [sp, #8]
   1a1e4:	str	r0, [r1, #20]
   1a1e8:	ldr	r0, [sp, #8]
   1a1ec:	ldr	r0, [r0, #12]
   1a1f0:	movw	r1, #0
   1a1f4:	sub	r0, r1, r0
   1a1f8:	ldr	r2, [sp, #4]
   1a1fc:	str	r0, [r2, #2952]	; 0xb88
   1a200:	str	r1, [fp, #-4]
   1a204:	b	1a250 <flatcc_emitter_copy_buffer@@Base+0x340>
   1a208:	ldr	r0, [sp, #8]
   1a20c:	ldr	r0, [r0]
   1a210:	add	r0, r0, #2944	; 0xb80
   1a214:	ldr	r1, [sp, #8]
   1a218:	str	r0, [r1, #8]
   1a21c:	ldr	r0, [sp, #8]
   1a220:	movw	r1, #2944	; 0xb80
   1a224:	str	r1, [r0, #12]
   1a228:	ldr	r0, [sp, #8]
   1a22c:	ldr	r0, [r0]
   1a230:	ldr	r0, [r0, #2944]	; 0xb80
   1a234:	ldr	r0, [r0, #2952]	; 0xb88
   1a238:	sub	r0, r0, #2944	; 0xb80
   1a23c:	ldr	r1, [sp, #8]
   1a240:	ldr	r1, [r1]
   1a244:	str	r0, [r1, #2952]	; 0xb88
   1a248:	movw	r0, #0
   1a24c:	str	r0, [fp, #-4]
   1a250:	ldr	r0, [fp, #-4]
   1a254:	mov	sp, fp
   1a258:	pop	{fp, pc}
   1a25c:	push	{fp, lr}
   1a260:	mov	fp, sp
   1a264:	sub	sp, sp, #16
   1a268:	str	r0, [sp, #8]
   1a26c:	movw	r0, #0
   1a270:	str	r0, [sp, #4]
   1a274:	ldr	r1, [sp, #8]
   1a278:	ldr	r1, [r1, #4]
   1a27c:	cmp	r1, r0
   1a280:	beq	1a2b8 <flatcc_emitter_copy_buffer@@Base+0x3a8>
   1a284:	ldr	r0, [sp, #8]
   1a288:	ldr	r0, [r0, #4]
   1a28c:	ldr	r0, [r0, #2944]	; 0xb80
   1a290:	ldr	r1, [sp, #8]
   1a294:	ldr	r1, [r1]
   1a298:	cmp	r0, r1
   1a29c:	beq	1a2b8 <flatcc_emitter_copy_buffer@@Base+0x3a8>
   1a2a0:	ldr	r0, [sp, #8]
   1a2a4:	ldr	r0, [r0, #4]
   1a2a8:	ldr	r0, [r0, #2944]	; 0xb80
   1a2ac:	ldr	r1, [sp, #8]
   1a2b0:	str	r0, [r1, #4]
   1a2b4:	b	1a3e8 <flatcc_emitter_copy_buffer@@Base+0x4d8>
   1a2b8:	movw	r0, #2956	; 0xb8c
   1a2bc:	bl	123d0 <malloc@plt>
   1a2c0:	str	r0, [sp, #4]
   1a2c4:	movw	r1, #0
   1a2c8:	cmp	r0, r1
   1a2cc:	bne	1a2dc <flatcc_emitter_copy_buffer@@Base+0x3cc>
   1a2d0:	mvn	r0, #0
   1a2d4:	str	r0, [fp, #-4]
   1a2d8:	b	1a42c <flatcc_emitter_copy_buffer@@Base+0x51c>
   1a2dc:	ldr	r0, [sp, #8]
   1a2e0:	ldr	r1, [r0, #28]
   1a2e4:	add	r1, r1, #2944	; 0xb80
   1a2e8:	str	r1, [r0, #28]
   1a2ec:	ldr	r0, [sp, #8]
   1a2f0:	ldr	r0, [r0, #4]
   1a2f4:	movw	r1, #0
   1a2f8:	cmp	r0, r1
   1a2fc:	beq	1a350 <flatcc_emitter_copy_buffer@@Base+0x440>
   1a300:	ldr	r0, [sp, #8]
   1a304:	ldr	r0, [r0, #4]
   1a308:	ldr	r1, [sp, #4]
   1a30c:	str	r0, [r1, #2948]	; 0xb84
   1a310:	ldr	r0, [sp, #8]
   1a314:	ldr	r0, [r0]
   1a318:	ldr	r1, [sp, #4]
   1a31c:	str	r0, [r1, #2944]	; 0xb80
   1a320:	ldr	r0, [sp, #4]
   1a324:	ldr	r1, [sp, #8]
   1a328:	ldr	r1, [r1]
   1a32c:	str	r0, [r1, #2948]	; 0xb84
   1a330:	ldr	r0, [sp, #4]
   1a334:	ldr	r1, [sp, #8]
   1a338:	ldr	r1, [r1, #4]
   1a33c:	str	r0, [r1, #2944]	; 0xb80
   1a340:	ldr	r0, [sp, #4]
   1a344:	ldr	r1, [sp, #8]
   1a348:	str	r0, [r1, #4]
   1a34c:	b	1a3e8 <flatcc_emitter_copy_buffer@@Base+0x4d8>
   1a350:	ldr	r0, [sp, #4]
   1a354:	ldr	r1, [sp, #8]
   1a358:	str	r0, [r1]
   1a35c:	ldr	r0, [sp, #4]
   1a360:	ldr	r1, [sp, #8]
   1a364:	str	r0, [r1, #4]
   1a368:	ldr	r0, [sp, #4]
   1a36c:	ldr	r1, [sp, #4]
   1a370:	str	r0, [r1, #2944]	; 0xb80
   1a374:	ldr	r0, [sp, #4]
   1a378:	ldr	r1, [sp, #4]
   1a37c:	str	r0, [r1, #2948]	; 0xb84
   1a380:	ldr	r0, [sp, #8]
   1a384:	ldr	r0, [r0]
   1a388:	add	r0, r0, #1472	; 0x5c0
   1a38c:	ldr	r1, [sp, #8]
   1a390:	str	r0, [r1, #8]
   1a394:	ldr	r0, [sp, #8]
   1a398:	ldr	r0, [r0, #8]
   1a39c:	ldr	r1, [sp, #8]
   1a3a0:	str	r0, [r1, #16]
   1a3a4:	ldr	r0, [sp, #8]
   1a3a8:	movw	r1, #1472	; 0x5c0
   1a3ac:	str	r1, [r0, #12]
   1a3b0:	ldr	r0, [sp, #8]
   1a3b4:	ldr	r0, [r0, #12]
   1a3b8:	movw	r1, #2944	; 0xb80
   1a3bc:	sub	r0, r1, r0
   1a3c0:	ldr	r1, [sp, #8]
   1a3c4:	str	r0, [r1, #20]
   1a3c8:	ldr	r0, [sp, #8]
   1a3cc:	ldr	r0, [r0, #12]
   1a3d0:	movw	r1, #0
   1a3d4:	sub	r0, r1, r0
   1a3d8:	ldr	r2, [sp, #4]
   1a3dc:	str	r0, [r2, #2952]	; 0xb88
   1a3e0:	str	r1, [fp, #-4]
   1a3e4:	b	1a42c <flatcc_emitter_copy_buffer@@Base+0x51c>
   1a3e8:	ldr	r0, [sp, #8]
   1a3ec:	ldr	r0, [r0, #4]
   1a3f0:	ldr	r1, [sp, #8]
   1a3f4:	str	r0, [r1, #16]
   1a3f8:	ldr	r0, [sp, #8]
   1a3fc:	movw	r1, #2944	; 0xb80
   1a400:	str	r1, [r0, #20]
   1a404:	ldr	r0, [sp, #8]
   1a408:	ldr	r0, [r0, #4]
   1a40c:	ldr	r0, [r0, #2948]	; 0xb84
   1a410:	ldr	r0, [r0, #2952]	; 0xb88
   1a414:	add	r0, r0, #2944	; 0xb80
   1a418:	ldr	r1, [sp, #8]
   1a41c:	ldr	r1, [r1, #4]
   1a420:	str	r0, [r1, #2952]	; 0xb88
   1a424:	movw	r0, #0
   1a428:	str	r0, [fp, #-4]
   1a42c:	ldr	r0, [fp, #-4]
   1a430:	mov	sp, fp
   1a434:	pop	{fp, pc}

0001a438 <__libc_csu_init@@Base>:
   1a438:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a43c:	mov	r7, r0
   1a440:	ldr	r6, [pc, #72]	; 1a490 <__libc_csu_init@@Base+0x58>
   1a444:	ldr	r5, [pc, #72]	; 1a494 <__libc_csu_init@@Base+0x5c>
   1a448:	add	r6, pc, r6
   1a44c:	add	r5, pc, r5
   1a450:	sub	r6, r6, r5
   1a454:	mov	r8, r1
   1a458:	mov	r9, r2
   1a45c:	bl	12374 <printf@plt-0x20>
   1a460:	asrs	r6, r6, #2
   1a464:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a468:	mov	r4, #0
   1a46c:	add	r4, r4, #1
   1a470:	ldr	r3, [r5], #4
   1a474:	mov	r2, r9
   1a478:	mov	r1, r8
   1a47c:	mov	r0, r7
   1a480:	blx	r3
   1a484:	cmp	r6, r4
   1a488:	bne	1a46c <__libc_csu_init@@Base+0x34>
   1a48c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a490:			; <UNDEFINED> instruction: 0x00011abc
   1a494:			; <UNDEFINED> instruction: 0x00011ab4

0001a498 <__libc_csu_fini@@Base>:
   1a498:	bx	lr

Disassembly of section .fini:

0001a49c <.fini>:
   1a49c:	push	{r3, lr}
   1a4a0:	pop	{r3, pc}
