Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/3rd/VLSI/Traffic_light_controller/Traffic_light_TF_isim_beh.exe -prj D:/3rd/VLSI/Traffic_light_controller/Traffic_light_TF_beh.prj work.Traffic_light_TF work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/3rd/VLSI/Traffic_light_controller/delay_s.v" into library work
Analyzing Verilog file "D:/3rd/VLSI/Traffic_light_controller/debounce.v" into library work
Analyzing Verilog file "D:/3rd/VLSI/Traffic_light_controller/Traffic_light.v" into library work
Analyzing Verilog file "D:/3rd/VLSI/Traffic_light_controller/Traffic_light_TF.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module delay_s_default
Compiling module debounce
Compiling module Traffic_light
Compiling module Traffic_light_TF
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable D:/3rd/VLSI/Traffic_light_controller/Traffic_light_TF_isim_beh.exe
Fuse Memory Usage: 28440 KB
Fuse CPU Usage: 375 ms
