# vsim -do "wave.do" -do "run -all" "+nowarn3691" tb 
# Start time: 00:15:41 on Dec 16,2019
# Loading sv_std.std
# Loading work.tb_sv_unit
# Loading work.tb
# Loading work.cpu_pkg
# Loading work.CPU_sv_unit
# Loading work.CPU
# Loading work.InstructionFetch
# Loading work.InstructionCache
# Loading work.InstructionDecode_sv_unit
# Loading work.InstructionDecode
# Loading work.HazardDetection
# Loading work.RegisterFile
# Loading work.Control_sv_unit
# Loading work.Control
# Loading work.ImmGen
# Loading work.Execute
# Loading work.ForwardingUnit
# Loading work.ALUControl
# Loading work.ALU
# Loading work.Memory
# Loading work.Cache
# Loading work.LRU
# do wave.do
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /usr/lib32/libnss_files.so.2 : module was loaded at an absolute address.
# 
# IF Stage Instruction: 00000000000000000000000000000100
# ID Stage Instruction: 00000000000000000000000000000100
# EX Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Result: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# MEM Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# WB Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
# IF Stage Instruction: 00000001111000000000000010010011
# ID Stage Instruction: 00000000000000000000000000000100
# EX Stage Instruction: 00000000000000000000000000000100
# EX Stage Result: 00000000000000000000000000000000
# MEM Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# WB Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
# IF Stage Instruction: 00000000111000000000000100010011
# ID Stage Instruction: 00000001111000000000000010010011
# EX Stage Instruction: 00000000000000000000000000000100
# EX Stage Result: 00000000000000000000000000000000
# MEM Stage Instruction: 00000000000000000000000000000100
# WB Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
# IF Stage Instruction: 11111110001000001000111111100011
# ID Stage Instruction: 00000000111000000000000100010011
# EX Stage Instruction: 00000001111000000000000010010011
# EX Stage Result: 00000000000000000000000000011110
# MEM Stage Instruction: 00000000000000000000000000000100
# WB Stage Instruction: 00000000000000000000000000000100
# 
# IF Stage Instruction: 00000000000000000000000000000100
# ID Stage Instruction: 11111110001000001000111111100011
# EX Stage Instruction: 00000000111000000000000100010011
# EX Stage Result: 00000000000000000000000000001110
# MEM Stage Instruction: 00000001111000000000000010010011
# WB Stage Instruction: 00000000000000000000000000000100
# Addi Instruction Actual Result: 14. Expected Result: 30
# 
# IF Stage Instruction: 00000000111000000000000100010011
# ID Stage Instruction: 00000000000000000000000000000100
# EX Stage Instruction: 11111110001000001000111111100011
# EX Stage Result: 00000000000000000000000000010000
# MEM Stage Instruction: 00000000111000000000000100010011
# WB Stage Instruction: 00000001111000000000000010010011
# Addi Instruction Actual Result: 16. Expected Result: 14
# 
# IF Stage Instruction: 11111110001000001000111111100011
# ID Stage Instruction: 00000000111000000000000100010011
# EX Stage Instruction: 00000000000000000000000000000100
# EX Stage Result: 00000000000000000000000000000000
# MEM Stage Instruction: 11111110001000001000111111100011
# WB Stage Instruction: 00000000111000000000000100010011
# 
# IF Stage Instruction: 00000000000100010000001100110011
# ID Stage Instruction: 11111110001000001000111111100011
# EX Stage Instruction: 00000000111000000000000100010011
# EX Stage Result: 00000000000000000000000000001110
# MEM Stage Instruction: 00000000000000000000000000000100
# WB Stage Instruction: 11111110001000001000111111100011
# 
# IF Stage Instruction: 00000000001000110000001000110011
# ID Stage Instruction: 00000000000100010000001100110011
# EX Stage Instruction: 11111110001000001000111111100011
# EX Stage Result: 00000000000000000000000000010000
# MEM Stage Instruction: 00000000111000000000000100010011
# WB Stage Instruction: 00000000000000000000000000000100
# Addi Instruction Actual Result: 16. Expected Result: 14
# 
# IF Stage Instruction: 00000000010000110000000110110011
# ID Stage Instruction: 00000000001000110000001000110011
# EX Stage Instruction: 00000000000100010000001100110011
# EX Stage Result: 00000000000000000000000000101100
# MEM Stage Instruction: 11111110001000001000111111100011
# WB Stage Instruction: 00000000111000000000000100010011
# 
# IF Stage Instruction: 00000000010000011000001010110011
# ID Stage Instruction: 00000000010000110000000110110011
# EX Stage Instruction: 00000000001000110000001000110011
# EX Stage Result: 00000000000000000000000000111010
# MEM Stage Instruction: 00000000000100010000001100110011
# WB Stage Instruction: 11111110001000001000111111100011
# Add Instruction Actual Result: 58. Expected Result: 3
# 
# IF Stage Instruction: 00000000010100101000001110110011
# ID Stage Instruction: 00000000010000011000001010110011
# EX Stage Instruction: 00000000010000110000000110110011
# EX Stage Result: 00000000000000000000000001100110
# MEM Stage Instruction: 00000000001000110000001000110011
# WB Stage Instruction: 00000000000100010000001100110011
# Add Instruction Actual Result: 102. Expected Result: 8
# 
# IF Stage Instruction: 00000000011100010011100000100011
# ID Stage Instruction: 00000000010100101000001110110011
# EX Stage Instruction: 00000000010000011000001010110011
# EX Stage Result: 00000000000000000000000010100000
# MEM Stage Instruction: 00000000010000110000000110110011
# WB Stage Instruction: 00000000001000110000001000110011
# Add Instruction Actual Result: 160. Expected Result: 10
# 
# IF Stage Instruction: 11111111001000010011010000000011
# ID Stage Instruction: 00000000011100010011100000100011
# EX Stage Instruction: 00000000010100101000001110110011
# EX Stage Result: 00000000000000000000000101000000
# MEM Stage Instruction: 00000000010000011000001010110011
# WB Stage Instruction: 00000000010000110000000110110011
# Add Instruction Actual Result: 320. Expected Result: 7
# 
# IF Stage Instruction: 11111111001100010011010010000011
# ID Stage Instruction: 11111111001000010011010000000011
# EX Stage Instruction: 00000000011100010011100000100011
# EX Stage Result: 00000000000000000000000000011110
# MEM Stage Instruction: 00000000010100101000001110110011
# WB Stage Instruction: 00000000010000011000001010110011
# Add Instruction Actual Result: 30. Expected Result: 10
# 
# IF Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ID Stage Instruction: 11111111001100010011010010000011
# EX Stage Instruction: 11111111001000010011010000000011
# EX Stage Result: 00000000000000000000000000000000
# MEM Stage Instruction: 00000000011100010011100000100011
# WB Stage Instruction: 00000000010100101000001110110011
# 
# IF Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ID Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Instruction: 11111111001100010011010010000011
# EX Stage Result: 00000000000000000000000000000001
# MEM Stage Instruction: 11111111001000010011010000000011
# WB Stage Instruction: 00000000011100010011100000100011
# 
# IF Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ID Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Result: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# MEM Stage Instruction: 11111111001100010011010010000011
# WB Stage Instruction: 11111111001000010011010000000011
# 
# IF Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ID Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Result: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# MEM Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# WB Stage Instruction: 11111111001100010011010010000011
# 
# IF Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ID Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Result: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# MEM Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# WB Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
# IF Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ID Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Result: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# MEM Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# WB Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
# IF Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ID Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Result: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# MEM Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# WB Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
# IF Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ID Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Result: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# MEM Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# WB Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
# IF Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ID Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Result: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# MEM Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# WB Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
# IF Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ID Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Result: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# MEM Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# WB Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
# IF Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ID Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Result: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# MEM Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# WB Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
# IF Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ID Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Result: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# MEM Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# WB Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
# IF Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ID Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Result: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# MEM Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# WB Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
# IF Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ID Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Result: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# MEM Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# WB Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# 
# IF Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ID Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# EX Stage Result: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# MEM Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# WB Stage Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# ** Fatal: (vsim-8210) $exit can be called only from a program block.
#    Time: 244 ns  Iteration: 1  Process: /tb/#ALWAYS#95 File: tb/tb.sv
# Fatal error in Module tb at tb/tb.sv line 101
# 
# HDL call sequence:
# Stopped at tb/tb.sv 101 Module tb
# 
# End time: 00:17:52 on Dec 16,2019, Elapsed time: 0:02:11
# Errors: 3, Warnings: 7
