// Seed: 2760136388
module module_0 ();
  tri1 id_1, id_2, id_3, id_4;
  assign id_2 = 1;
  wire  id_5;
  logic id_6;
  ;
  wire id_7;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd87,
    parameter id_4 = 32'd88,
    parameter id_7 = 32'd38
) (
    input  tri0  id_0,
    input  wand  id_1,
    output wand  _id_2,
    output tri   id_3,
    output wire  _id_4,
    output wor   id_5,
    input  wand  id_6,
    input  tri   _id_7,
    input  uwire id_8,
    input  wor   id_9,
    output wand  id_10
    , id_13,
    output uwire id_11
);
  assign id_13 = id_6 && -1 === -1;
  wire [id_4 : -1] id_14;
  wire id_15;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  logic [id_2 : ~  id_7] id_16;
  always #1 begin : LABEL_0
    id_16 <= "" == id_13 - -1;
  end
endmodule
