{
  "creator": "Yosys 0.30+48 (git sha1 14d50a176d5, clang++ 11.1.0 -fPIC -Os)",
  "modules": {
    "user_project_wrapper": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:32.1-180.10"
      },
      "parameter_default_values": {
        "BITS": "00000000000000000000000000100000"
      },
      "ports": {
        "vdda1": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "vdda2": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "vssa1": {
          "direction": "inout",
          "bits": [ 4 ]
        },
        "vssa2": {
          "direction": "inout",
          "bits": [ 5 ]
        },
        "vccd1": {
          "direction": "inout",
          "bits": [ 6 ]
        },
        "vccd2": {
          "direction": "inout",
          "bits": [ 7 ]
        },
        "vssd1": {
          "direction": "inout",
          "bits": [ 8 ]
        },
        "vssd2": {
          "direction": "inout",
          "bits": [ 9 ]
        },
        "wb_clk_i": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "wb_rst_i": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "wbs_stb_i": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "wbs_cyc_i": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "wbs_we_i": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "wbs_sel_i": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18 ]
        },
        "wbs_dat_i": {
          "direction": "input",
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ]
        },
        "wbs_adr_i": {
          "direction": "input",
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "wbs_ack_o": {
          "direction": "output",
          "bits": [ 83 ]
        },
        "wbs_dat_o": {
          "direction": "output",
          "bits": [ 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115 ]
        },
        "io_in": {
          "direction": "input",
          "bits": [ 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153 ]
        },
        "io_out": {
          "direction": "output",
          "bits": [ 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191 ]
        },
        "io_oeb": {
          "direction": "output",
          "bits": [ 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229 ]
        },
        "analog_io": {
          "direction": "inout",
          "bits": [ 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258 ]
        },
        "la_data_in": {
          "direction": "input",
          "bits": [ 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386 ]
        },
        "la_data_out": {
          "direction": "output",
          "bits": [ 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514 ]
        },
        "la_oenb": {
          "direction": "input",
          "bits": [ 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642 ]
        },
        "user_clock2": {
          "direction": "input",
          "bits": [ 643 ]
        },
        "user_irq": {
          "direction": "output",
          "bits": [ 644, 645, 646 ]
        }
      },
      "cells": {
        "TOP_digital_1": {
          "hide_name": 0,
          "type": "TOP_digital",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:122.13-178.2"
          },
          "port_directions": {
            "analog_io": "inout",
            "io_in": "input",
            "io_oeb": "output",
            "io_out": "output",
            "la_data_in": "input",
            "la_data_out": "output",
            "la_oenb": "input",
            "user_clock2": "input",
            "user_irq": "output",
            "vccd1": "input",
            "vccd2": "input",
            "vdda1": "input",
            "vdda2": "input",
            "vssa1": "input",
            "vssa2": "input",
            "vssd1": "input",
            "vssd2": "input",
            "wb_clk_i": "input",
            "wb_rst_i": "input",
            "wbs_ack_o": "output",
            "wbs_adr_i": "input",
            "wbs_cyc_i": "input",
            "wbs_dat_i": "input",
            "wbs_dat_o": "output",
            "wbs_sel_i": "input",
            "wbs_stb_i": "input",
            "wbs_we_i": "input"
          },
          "connections": {
            "analog_io": [ 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258 ],
            "io_in": [ 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153 ],
            "io_oeb": [ 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229 ],
            "io_out": [ 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191 ],
            "la_data_in": [ 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386 ],
            "la_data_out": [ 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514 ],
            "la_oenb": [ 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642 ],
            "user_clock2": [ 643 ],
            "user_irq": [ 644, 645, 646 ],
            "vccd1": [ 6 ],
            "vccd2": [ 7 ],
            "vdda1": [ 2 ],
            "vdda2": [ 3 ],
            "vssa1": [ 4 ],
            "vssa2": [ 5 ],
            "vssd1": [ 8 ],
            "vssd2": [ 9 ],
            "wb_clk_i": [ 10 ],
            "wb_rst_i": [ 11 ],
            "wbs_ack_o": [ 83 ],
            "wbs_adr_i": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
            "wbs_cyc_i": [ 13 ],
            "wbs_dat_i": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ],
            "wbs_dat_o": [ 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115 ],
            "wbs_sel_i": [ 15, 16, 17, 18 ],
            "wbs_stb_i": [ 12 ],
            "wbs_we_i": [ 14 ]
          }
        }
      },
      "netnames": {
        "analog_io": {
          "hide_name": 0,
          "bits": [ 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:65.118-65.127"
          }
        },
        "io_in": {
          "hide_name": 0,
          "bits": [ 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:57.118-57.123"
          }
        },
        "io_oeb": {
          "hide_name": 0,
          "bits": [ 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:59.118-59.124"
          }
        },
        "io_out": {
          "hide_name": 0,
          "bits": [ 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:58.118-58.124"
          }
        },
        "la_data_in": {
          "hide_name": 0,
          "bits": [ 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:68.19-68.29"
          }
        },
        "la_data_out": {
          "hide_name": 0,
          "bits": [ 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:69.19-69.30"
          }
        },
        "la_oenb": {
          "hide_name": 0,
          "bits": [ 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:70.19-70.26"
          }
        },
        "user_clock2": {
          "hide_name": 0,
          "bits": [ 643 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:73.13-73.24"
          }
        },
        "user_irq": {
          "hide_name": 0,
          "bits": [ 644, 645, 646 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:76.18-76.26"
          }
        },
        "vccd1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:40.11-40.16"
          }
        },
        "vccd2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:41.11-41.16"
          }
        },
        "vdda1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:36.11-36.16"
          }
        },
        "vdda2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:37.11-37.16"
          }
        },
        "vssa1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:38.11-38.16"
          }
        },
        "vssa2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:39.11-39.16"
          }
        },
        "vssd1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:42.11-42.16"
          }
        },
        "vssd2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:43.11-43.16"
          }
        },
        "wb_clk_i": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:45.11-45.19"
          }
        },
        "wb_rst_i": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:46.11-46.19"
          }
        },
        "wbs_ack_o": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:53.12-53.21"
          }
        },
        "wbs_adr_i": {
          "hide_name": 0,
          "bits": [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:52.18-52.27"
          }
        },
        "wbs_cyc_i": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:48.11-48.20"
          }
        },
        "wbs_dat_i": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:51.18-51.27"
          }
        },
        "wbs_dat_o": {
          "hide_name": 0,
          "bits": [ 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:54.19-54.28"
          }
        },
        "wbs_sel_i": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:50.17-50.26"
          }
        },
        "wbs_stb_i": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:47.11-47.20"
          }
        },
        "wbs_we_i": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/root/eda/caravel_user_project_openlane_2/verilog/rtl/user_project_wrapper.v:49.11-49.19"
          }
        }
      }
    }
  }
}
