reg [%6$d:0] node_%2$d_%3$d;
reg [%6$d:0] mem_%2$d_%3$d[0:%7$d];
always @(posedge clk) begin
  if(valid_2) begin
    if(pattern_used_%1$d ? yy_out[%5$d] : xx_out[%5$d]) begin
      node_%2$d_%3$d <= node_%1$d_%3$d;
    end
    else begin
      mem_%2$d_%3$d[%8$s] <= node_%1$d_%3$d;
      node_%2$d_%3$d <= mem_%2$d_%3$d[%8$s];
    end
  end
end

