// Seed: 3542045699
module module_0 (
    input wire id_0,
    input wire id_1,
    output tri1 id_2
    , id_23, id_24,
    output tri id_3,
    output tri0 id_4,
    output tri1 id_5,
    output tri0 id_6,
    input wand id_7,
    output wand id_8,
    output wand id_9,
    output supply0 id_10,
    output supply1 id_11,
    input wand id_12,
    input wand id_13,
    output tri id_14,
    input tri id_15,
    input tri id_16,
    input wand id_17,
    input supply1 id_18,
    output tri id_19,
    input wire id_20,
    input wor id_21
);
  assign id_14 = 1'b0;
  wire id_25;
  always @(id_16 or posedge id_18 && id_21);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5
);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_4,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_3,
      id_0,
      id_4,
      id_5,
      id_4,
      id_2,
      id_0,
      id_3,
      id_4
  );
endmodule
