$date
	Sun Apr 30 09:29:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module demux13_7_tb $end
$var wire 13 ! out6 [12:0] $end
$var wire 13 " out5 [12:0] $end
$var wire 13 # out4 [12:0] $end
$var wire 13 $ out3 [12:0] $end
$var wire 13 % out2 [12:0] $end
$var wire 13 & out1 [12:0] $end
$var wire 13 ' out0 [12:0] $end
$var reg 13 ( in_value [12:0] $end
$var reg 3 ) select [2:0] $end
$scope module demux_test $end
$var wire 13 * in_value [12:0] $end
$var wire 3 + select [2:0] $end
$var reg 13 , out0 [12:0] $end
$var reg 13 - out1 [12:0] $end
$var reg 13 . out2 [12:0] $end
$var reg 13 / out3 [12:0] $end
$var reg 13 0 out4 [12:0] $end
$var reg 13 1 out5 [12:0] $end
$var reg 13 2 out6 [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b111000100011 ,
b0 +
b111000100011 *
b0 )
b111000100011 (
b111000100011 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#1
b1000100011 &
b1000100011 -
b0 '
b0 ,
b1 )
b1 +
b1000100011 (
b1000100011 *
#2
b1000100010 %
b1000100010 .
b0 &
b0 -
b10 )
b10 +
b1000100010 (
b1000100010 *
#3
b1 $
b1 /
b0 %
b0 .
b11 )
b11 +
b1 (
b1 *
#4
b1000000000001 #
b1000000000001 0
b0 $
b0 /
b100 )
b100 +
b1000000000001 (
b1000000000001 *
#5
b1111100011 "
b1111100011 1
b0 #
b0 0
b101 )
b101 +
b1111100011 (
b1111100011 *
#6
b1000111111 !
b1000111111 2
b0 "
b0 1
b110 )
b110 +
b1000111111 (
b1000111111 *
#7
