

================================================================
== Vitis HLS Report for 'mp_mul_140_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:38:29 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        7|       14|  70.000 ns|  0.140 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        5|       12|         6|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    484|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     59|    -|
|Register         |        -|    -|     561|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     625|    679|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|                        Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |one_U  |mp_mul_140_Pipeline_VITIS_LOOP_144_2_one_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +-------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                                                      |        0|  64|   8|    0|     8|   64|     1|          512|
    +-------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln144_fu_148_p2     |         +|   0|  0|  13|           4|           1|
    |temp_fu_219_p2          |         +|   0|  0|  39|          32|          32|
    |v_202_fu_249_p2         |         +|   0|  0|  71|          64|          64|
    |v_fu_291_p2             |         +|   0|  0|  13|           4|           4|
    |sub_ln145_fu_163_p2     |         -|   0|  0|  11|           3|           3|
    |and_ln106_1_fu_213_p2   |       and|   0|  0|  32|          32|          32|
    |and_ln106_fu_231_p2     |       and|   0|  0|  32|          32|          32|
    |icmp_ln144_fu_142_p2    |      icmp|   0|  0|  13|           4|           4|
    |or_ln105_fu_267_p2      |        or|   0|  0|  64|          64|          64|
    |select_ln106_fu_206_p3  |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_61_fu_261_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_62_fu_273_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_255_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 484|         433|         432|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_46    |   9|          2|    4|          8|
    |j_fu_60                  |   9|          2|    4|          8|
    |u_95_out_o               |  14|          3|    4|         12|
    |v_114_fu_56              |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  59|         13|   78|        160|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_load_reg_341                    |  64|   0|   64|          0|
    |al_reg_346                        |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |bl_reg_352                        |   1|   0|    1|          0|
    |icmp_ln144_reg_327                |   1|   0|    1|          0|
    |j_fu_60                           |   4|   0|    4|          0|
    |mul_ln106_reg_362                 |  32|   0|   32|          0|
    |select_ln106_reg_367              |  32|   0|   32|          0|
    |temp_reg_372                      |  32|   0|   32|          0|
    |tmp_reg_357                       |  32|   0|   32|          0|
    |v_114_fu_56                       |  64|   0|   64|          0|
    |a_load_reg_341                    |  64|  32|   64|          0|
    |al_reg_346                        |  64|  32|   32|          0|
    |bl_reg_352                        |  64|  32|    1|          0|
    |icmp_ln144_reg_327                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 561| 128|  403|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.140_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.140_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.140_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.140_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.140_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.140_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_381_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.140_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_381_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.140_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_381_p_dout0  |   in|   32|  ap_ctrl_hs|  mp_mul.140_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_381_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.140_Pipeline_VITIS_LOOP_144_2|  return value|
|zext_ln143          |   in|    4|     ap_none|                            zext_ln143|        scalar|
|indvars_iv31        |   in|    4|     ap_none|                          indvars_iv31|        scalar|
|a_address0          |  out|    4|   ap_memory|                                     a|         array|
|a_ce0               |  out|    1|   ap_memory|                                     a|         array|
|a_q0                |   in|   64|   ap_memory|                                     a|         array|
|empty               |   in|    3|     ap_none|                                 empty|        scalar|
|v_114_out           |  out|   64|      ap_vld|                             v_114_out|       pointer|
|v_114_out_ap_vld    |  out|    1|      ap_vld|                             v_114_out|       pointer|
|u_95_out_i          |   in|    4|     ap_ovld|                              u_95_out|       pointer|
|u_95_out_o          |  out|    4|     ap_ovld|                              u_95_out|       pointer|
|u_95_out_o_ap_vld   |  out|    1|     ap_ovld|                              u_95_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

