
motor-controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b18  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08003bd8  08003bd8  00013bd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003cd4  08003cd4  00013cd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003cd8  08003cd8  00013cd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08003cdc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000001f0  2000000c  08003ce8  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200001fc  08003ce8  000201fc  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001c2a5  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003b52  00000000  00000000  0003c2d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000ba0  00000000  00000000  0003fe30  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001068  00000000  00000000  000409d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000789c  00000000  00000000  00041a38  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003d3d  00000000  00000000  000492d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0004d011  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000023d0  00000000  00000000  0004d090  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    00008178  00000000  00000000  0004f460  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003bc0 	.word	0x08003bc0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003bc0 	.word	0x08003bc0

08000108 <__gnu_thumb1_case_sqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5609      	ldrsb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__gnu_thumb1_case_uqi>:
 800011c:	b402      	push	{r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	5c09      	ldrb	r1, [r1, r0]
 8000126:	0049      	lsls	r1, r1, #1
 8000128:	448e      	add	lr, r1
 800012a:	bc02      	pop	{r1}
 800012c:	4770      	bx	lr
 800012e:	46c0      	nop			; (mov r8, r8)

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	; 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f806 	bl	8000244 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__aeabi_idiv0>:
 8000244:	4770      	bx	lr
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_cfrcmple>:
 8000248:	4684      	mov	ip, r0
 800024a:	1c08      	adds	r0, r1, #0
 800024c:	4661      	mov	r1, ip
 800024e:	e7ff      	b.n	8000250 <__aeabi_cfcmpeq>

08000250 <__aeabi_cfcmpeq>:
 8000250:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000252:	f000 fb73 	bl	800093c <__lesf2>
 8000256:	2800      	cmp	r0, #0
 8000258:	d401      	bmi.n	800025e <__aeabi_cfcmpeq+0xe>
 800025a:	2100      	movs	r1, #0
 800025c:	42c8      	cmn	r0, r1
 800025e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000260 <__aeabi_fcmpeq>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f000 fb05 	bl	8000870 <__eqsf2>
 8000266:	4240      	negs	r0, r0
 8000268:	3001      	adds	r0, #1
 800026a:	bd10      	pop	{r4, pc}

0800026c <__aeabi_fcmplt>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 fb65 	bl	800093c <__lesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	db01      	blt.n	800027a <__aeabi_fcmplt+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			; (mov r8, r8)

08000280 <__aeabi_fcmple>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 fb5b 	bl	800093c <__lesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	dd01      	ble.n	800028e <__aeabi_fcmple+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			; (mov r8, r8)

08000294 <__aeabi_fcmpgt>:
 8000294:	b510      	push	{r4, lr}
 8000296:	f000 fb11 	bl	80008bc <__gesf2>
 800029a:	2800      	cmp	r0, #0
 800029c:	dc01      	bgt.n	80002a2 <__aeabi_fcmpgt+0xe>
 800029e:	2000      	movs	r0, #0
 80002a0:	bd10      	pop	{r4, pc}
 80002a2:	2001      	movs	r0, #1
 80002a4:	bd10      	pop	{r4, pc}
 80002a6:	46c0      	nop			; (mov r8, r8)

080002a8 <__aeabi_fcmpge>:
 80002a8:	b510      	push	{r4, lr}
 80002aa:	f000 fb07 	bl	80008bc <__gesf2>
 80002ae:	2800      	cmp	r0, #0
 80002b0:	da01      	bge.n	80002b6 <__aeabi_fcmpge+0xe>
 80002b2:	2000      	movs	r0, #0
 80002b4:	bd10      	pop	{r4, pc}
 80002b6:	2001      	movs	r0, #1
 80002b8:	bd10      	pop	{r4, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__aeabi_fadd>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	46c6      	mov	lr, r8
 80002c0:	024e      	lsls	r6, r1, #9
 80002c2:	0247      	lsls	r7, r0, #9
 80002c4:	0a76      	lsrs	r6, r6, #9
 80002c6:	0a7b      	lsrs	r3, r7, #9
 80002c8:	0044      	lsls	r4, r0, #1
 80002ca:	0fc5      	lsrs	r5, r0, #31
 80002cc:	00f7      	lsls	r7, r6, #3
 80002ce:	0048      	lsls	r0, r1, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	b500      	push	{lr}
 80002d4:	0e24      	lsrs	r4, r4, #24
 80002d6:	002a      	movs	r2, r5
 80002d8:	00db      	lsls	r3, r3, #3
 80002da:	0e00      	lsrs	r0, r0, #24
 80002dc:	0fc9      	lsrs	r1, r1, #31
 80002de:	46bc      	mov	ip, r7
 80002e0:	428d      	cmp	r5, r1
 80002e2:	d067      	beq.n	80003b4 <__aeabi_fadd+0xf8>
 80002e4:	1a22      	subs	r2, r4, r0
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	dc00      	bgt.n	80002ec <__aeabi_fadd+0x30>
 80002ea:	e0a5      	b.n	8000438 <__aeabi_fadd+0x17c>
 80002ec:	2800      	cmp	r0, #0
 80002ee:	d13a      	bne.n	8000366 <__aeabi_fadd+0xaa>
 80002f0:	2f00      	cmp	r7, #0
 80002f2:	d100      	bne.n	80002f6 <__aeabi_fadd+0x3a>
 80002f4:	e093      	b.n	800041e <__aeabi_fadd+0x162>
 80002f6:	1e51      	subs	r1, r2, #1
 80002f8:	2900      	cmp	r1, #0
 80002fa:	d000      	beq.n	80002fe <__aeabi_fadd+0x42>
 80002fc:	e0bc      	b.n	8000478 <__aeabi_fadd+0x1bc>
 80002fe:	2401      	movs	r4, #1
 8000300:	1bdb      	subs	r3, r3, r7
 8000302:	015a      	lsls	r2, r3, #5
 8000304:	d546      	bpl.n	8000394 <__aeabi_fadd+0xd8>
 8000306:	019b      	lsls	r3, r3, #6
 8000308:	099e      	lsrs	r6, r3, #6
 800030a:	0030      	movs	r0, r6
 800030c:	f001 fa10 	bl	8001730 <__clzsi2>
 8000310:	3805      	subs	r0, #5
 8000312:	4086      	lsls	r6, r0
 8000314:	4284      	cmp	r4, r0
 8000316:	dd00      	ble.n	800031a <__aeabi_fadd+0x5e>
 8000318:	e09d      	b.n	8000456 <__aeabi_fadd+0x19a>
 800031a:	1b04      	subs	r4, r0, r4
 800031c:	0032      	movs	r2, r6
 800031e:	2020      	movs	r0, #32
 8000320:	3401      	adds	r4, #1
 8000322:	40e2      	lsrs	r2, r4
 8000324:	1b04      	subs	r4, r0, r4
 8000326:	40a6      	lsls	r6, r4
 8000328:	0033      	movs	r3, r6
 800032a:	1e5e      	subs	r6, r3, #1
 800032c:	41b3      	sbcs	r3, r6
 800032e:	2400      	movs	r4, #0
 8000330:	4313      	orrs	r3, r2
 8000332:	075a      	lsls	r2, r3, #29
 8000334:	d004      	beq.n	8000340 <__aeabi_fadd+0x84>
 8000336:	220f      	movs	r2, #15
 8000338:	401a      	ands	r2, r3
 800033a:	2a04      	cmp	r2, #4
 800033c:	d000      	beq.n	8000340 <__aeabi_fadd+0x84>
 800033e:	3304      	adds	r3, #4
 8000340:	015a      	lsls	r2, r3, #5
 8000342:	d529      	bpl.n	8000398 <__aeabi_fadd+0xdc>
 8000344:	3401      	adds	r4, #1
 8000346:	2cff      	cmp	r4, #255	; 0xff
 8000348:	d100      	bne.n	800034c <__aeabi_fadd+0x90>
 800034a:	e081      	b.n	8000450 <__aeabi_fadd+0x194>
 800034c:	002a      	movs	r2, r5
 800034e:	019b      	lsls	r3, r3, #6
 8000350:	0a5b      	lsrs	r3, r3, #9
 8000352:	b2e4      	uxtb	r4, r4
 8000354:	025b      	lsls	r3, r3, #9
 8000356:	05e4      	lsls	r4, r4, #23
 8000358:	0a58      	lsrs	r0, r3, #9
 800035a:	07d2      	lsls	r2, r2, #31
 800035c:	4320      	orrs	r0, r4
 800035e:	4310      	orrs	r0, r2
 8000360:	bc04      	pop	{r2}
 8000362:	4690      	mov	r8, r2
 8000364:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000366:	2cff      	cmp	r4, #255	; 0xff
 8000368:	d0e3      	beq.n	8000332 <__aeabi_fadd+0x76>
 800036a:	2180      	movs	r1, #128	; 0x80
 800036c:	0038      	movs	r0, r7
 800036e:	04c9      	lsls	r1, r1, #19
 8000370:	4308      	orrs	r0, r1
 8000372:	4684      	mov	ip, r0
 8000374:	2a1b      	cmp	r2, #27
 8000376:	dd00      	ble.n	800037a <__aeabi_fadd+0xbe>
 8000378:	e082      	b.n	8000480 <__aeabi_fadd+0x1c4>
 800037a:	2020      	movs	r0, #32
 800037c:	4661      	mov	r1, ip
 800037e:	40d1      	lsrs	r1, r2
 8000380:	1a82      	subs	r2, r0, r2
 8000382:	4660      	mov	r0, ip
 8000384:	4090      	lsls	r0, r2
 8000386:	0002      	movs	r2, r0
 8000388:	1e50      	subs	r0, r2, #1
 800038a:	4182      	sbcs	r2, r0
 800038c:	430a      	orrs	r2, r1
 800038e:	1a9b      	subs	r3, r3, r2
 8000390:	015a      	lsls	r2, r3, #5
 8000392:	d4b8      	bmi.n	8000306 <__aeabi_fadd+0x4a>
 8000394:	075a      	lsls	r2, r3, #29
 8000396:	d1ce      	bne.n	8000336 <__aeabi_fadd+0x7a>
 8000398:	08de      	lsrs	r6, r3, #3
 800039a:	002a      	movs	r2, r5
 800039c:	2cff      	cmp	r4, #255	; 0xff
 800039e:	d13a      	bne.n	8000416 <__aeabi_fadd+0x15a>
 80003a0:	2e00      	cmp	r6, #0
 80003a2:	d100      	bne.n	80003a6 <__aeabi_fadd+0xea>
 80003a4:	e0ae      	b.n	8000504 <__aeabi_fadd+0x248>
 80003a6:	2380      	movs	r3, #128	; 0x80
 80003a8:	03db      	lsls	r3, r3, #15
 80003aa:	4333      	orrs	r3, r6
 80003ac:	025b      	lsls	r3, r3, #9
 80003ae:	0a5b      	lsrs	r3, r3, #9
 80003b0:	24ff      	movs	r4, #255	; 0xff
 80003b2:	e7cf      	b.n	8000354 <__aeabi_fadd+0x98>
 80003b4:	1a21      	subs	r1, r4, r0
 80003b6:	2900      	cmp	r1, #0
 80003b8:	dd52      	ble.n	8000460 <__aeabi_fadd+0x1a4>
 80003ba:	2800      	cmp	r0, #0
 80003bc:	d031      	beq.n	8000422 <__aeabi_fadd+0x166>
 80003be:	2cff      	cmp	r4, #255	; 0xff
 80003c0:	d0b7      	beq.n	8000332 <__aeabi_fadd+0x76>
 80003c2:	2080      	movs	r0, #128	; 0x80
 80003c4:	003e      	movs	r6, r7
 80003c6:	04c0      	lsls	r0, r0, #19
 80003c8:	4306      	orrs	r6, r0
 80003ca:	46b4      	mov	ip, r6
 80003cc:	291b      	cmp	r1, #27
 80003ce:	dd00      	ble.n	80003d2 <__aeabi_fadd+0x116>
 80003d0:	e0aa      	b.n	8000528 <__aeabi_fadd+0x26c>
 80003d2:	2620      	movs	r6, #32
 80003d4:	4660      	mov	r0, ip
 80003d6:	40c8      	lsrs	r0, r1
 80003d8:	1a71      	subs	r1, r6, r1
 80003da:	4666      	mov	r6, ip
 80003dc:	408e      	lsls	r6, r1
 80003de:	0031      	movs	r1, r6
 80003e0:	1e4e      	subs	r6, r1, #1
 80003e2:	41b1      	sbcs	r1, r6
 80003e4:	4301      	orrs	r1, r0
 80003e6:	185b      	adds	r3, r3, r1
 80003e8:	0159      	lsls	r1, r3, #5
 80003ea:	d5d3      	bpl.n	8000394 <__aeabi_fadd+0xd8>
 80003ec:	3401      	adds	r4, #1
 80003ee:	2cff      	cmp	r4, #255	; 0xff
 80003f0:	d100      	bne.n	80003f4 <__aeabi_fadd+0x138>
 80003f2:	e087      	b.n	8000504 <__aeabi_fadd+0x248>
 80003f4:	2201      	movs	r2, #1
 80003f6:	4978      	ldr	r1, [pc, #480]	; (80005d8 <__aeabi_fadd+0x31c>)
 80003f8:	401a      	ands	r2, r3
 80003fa:	085b      	lsrs	r3, r3, #1
 80003fc:	400b      	ands	r3, r1
 80003fe:	4313      	orrs	r3, r2
 8000400:	e797      	b.n	8000332 <__aeabi_fadd+0x76>
 8000402:	2c00      	cmp	r4, #0
 8000404:	d000      	beq.n	8000408 <__aeabi_fadd+0x14c>
 8000406:	e0a7      	b.n	8000558 <__aeabi_fadd+0x29c>
 8000408:	2b00      	cmp	r3, #0
 800040a:	d000      	beq.n	800040e <__aeabi_fadd+0x152>
 800040c:	e0b6      	b.n	800057c <__aeabi_fadd+0x2c0>
 800040e:	1e3b      	subs	r3, r7, #0
 8000410:	d162      	bne.n	80004d8 <__aeabi_fadd+0x21c>
 8000412:	2600      	movs	r6, #0
 8000414:	2200      	movs	r2, #0
 8000416:	0273      	lsls	r3, r6, #9
 8000418:	0a5b      	lsrs	r3, r3, #9
 800041a:	b2e4      	uxtb	r4, r4
 800041c:	e79a      	b.n	8000354 <__aeabi_fadd+0x98>
 800041e:	0014      	movs	r4, r2
 8000420:	e787      	b.n	8000332 <__aeabi_fadd+0x76>
 8000422:	2f00      	cmp	r7, #0
 8000424:	d04d      	beq.n	80004c2 <__aeabi_fadd+0x206>
 8000426:	1e48      	subs	r0, r1, #1
 8000428:	2800      	cmp	r0, #0
 800042a:	d157      	bne.n	80004dc <__aeabi_fadd+0x220>
 800042c:	4463      	add	r3, ip
 800042e:	2401      	movs	r4, #1
 8000430:	015a      	lsls	r2, r3, #5
 8000432:	d5af      	bpl.n	8000394 <__aeabi_fadd+0xd8>
 8000434:	2402      	movs	r4, #2
 8000436:	e7dd      	b.n	80003f4 <__aeabi_fadd+0x138>
 8000438:	2a00      	cmp	r2, #0
 800043a:	d124      	bne.n	8000486 <__aeabi_fadd+0x1ca>
 800043c:	1c62      	adds	r2, r4, #1
 800043e:	b2d2      	uxtb	r2, r2
 8000440:	2a01      	cmp	r2, #1
 8000442:	ddde      	ble.n	8000402 <__aeabi_fadd+0x146>
 8000444:	1bde      	subs	r6, r3, r7
 8000446:	0172      	lsls	r2, r6, #5
 8000448:	d535      	bpl.n	80004b6 <__aeabi_fadd+0x1fa>
 800044a:	1afe      	subs	r6, r7, r3
 800044c:	000d      	movs	r5, r1
 800044e:	e75c      	b.n	800030a <__aeabi_fadd+0x4e>
 8000450:	002a      	movs	r2, r5
 8000452:	2300      	movs	r3, #0
 8000454:	e77e      	b.n	8000354 <__aeabi_fadd+0x98>
 8000456:	0033      	movs	r3, r6
 8000458:	4a60      	ldr	r2, [pc, #384]	; (80005dc <__aeabi_fadd+0x320>)
 800045a:	1a24      	subs	r4, r4, r0
 800045c:	4013      	ands	r3, r2
 800045e:	e768      	b.n	8000332 <__aeabi_fadd+0x76>
 8000460:	2900      	cmp	r1, #0
 8000462:	d163      	bne.n	800052c <__aeabi_fadd+0x270>
 8000464:	1c61      	adds	r1, r4, #1
 8000466:	b2c8      	uxtb	r0, r1
 8000468:	2801      	cmp	r0, #1
 800046a:	dd4e      	ble.n	800050a <__aeabi_fadd+0x24e>
 800046c:	29ff      	cmp	r1, #255	; 0xff
 800046e:	d049      	beq.n	8000504 <__aeabi_fadd+0x248>
 8000470:	4463      	add	r3, ip
 8000472:	085b      	lsrs	r3, r3, #1
 8000474:	000c      	movs	r4, r1
 8000476:	e75c      	b.n	8000332 <__aeabi_fadd+0x76>
 8000478:	2aff      	cmp	r2, #255	; 0xff
 800047a:	d041      	beq.n	8000500 <__aeabi_fadd+0x244>
 800047c:	000a      	movs	r2, r1
 800047e:	e779      	b.n	8000374 <__aeabi_fadd+0xb8>
 8000480:	2201      	movs	r2, #1
 8000482:	1a9b      	subs	r3, r3, r2
 8000484:	e784      	b.n	8000390 <__aeabi_fadd+0xd4>
 8000486:	2c00      	cmp	r4, #0
 8000488:	d01d      	beq.n	80004c6 <__aeabi_fadd+0x20a>
 800048a:	28ff      	cmp	r0, #255	; 0xff
 800048c:	d022      	beq.n	80004d4 <__aeabi_fadd+0x218>
 800048e:	2480      	movs	r4, #128	; 0x80
 8000490:	04e4      	lsls	r4, r4, #19
 8000492:	4252      	negs	r2, r2
 8000494:	4323      	orrs	r3, r4
 8000496:	2a1b      	cmp	r2, #27
 8000498:	dd00      	ble.n	800049c <__aeabi_fadd+0x1e0>
 800049a:	e08a      	b.n	80005b2 <__aeabi_fadd+0x2f6>
 800049c:	001c      	movs	r4, r3
 800049e:	2520      	movs	r5, #32
 80004a0:	40d4      	lsrs	r4, r2
 80004a2:	1aaa      	subs	r2, r5, r2
 80004a4:	4093      	lsls	r3, r2
 80004a6:	1e5a      	subs	r2, r3, #1
 80004a8:	4193      	sbcs	r3, r2
 80004aa:	4323      	orrs	r3, r4
 80004ac:	4662      	mov	r2, ip
 80004ae:	0004      	movs	r4, r0
 80004b0:	1ad3      	subs	r3, r2, r3
 80004b2:	000d      	movs	r5, r1
 80004b4:	e725      	b.n	8000302 <__aeabi_fadd+0x46>
 80004b6:	2e00      	cmp	r6, #0
 80004b8:	d000      	beq.n	80004bc <__aeabi_fadd+0x200>
 80004ba:	e726      	b.n	800030a <__aeabi_fadd+0x4e>
 80004bc:	2200      	movs	r2, #0
 80004be:	2400      	movs	r4, #0
 80004c0:	e7a9      	b.n	8000416 <__aeabi_fadd+0x15a>
 80004c2:	000c      	movs	r4, r1
 80004c4:	e735      	b.n	8000332 <__aeabi_fadd+0x76>
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d04d      	beq.n	8000566 <__aeabi_fadd+0x2aa>
 80004ca:	43d2      	mvns	r2, r2
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	d0ed      	beq.n	80004ac <__aeabi_fadd+0x1f0>
 80004d0:	28ff      	cmp	r0, #255	; 0xff
 80004d2:	d1e0      	bne.n	8000496 <__aeabi_fadd+0x1da>
 80004d4:	4663      	mov	r3, ip
 80004d6:	24ff      	movs	r4, #255	; 0xff
 80004d8:	000d      	movs	r5, r1
 80004da:	e72a      	b.n	8000332 <__aeabi_fadd+0x76>
 80004dc:	29ff      	cmp	r1, #255	; 0xff
 80004de:	d00f      	beq.n	8000500 <__aeabi_fadd+0x244>
 80004e0:	0001      	movs	r1, r0
 80004e2:	e773      	b.n	80003cc <__aeabi_fadd+0x110>
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d061      	beq.n	80005ac <__aeabi_fadd+0x2f0>
 80004e8:	24ff      	movs	r4, #255	; 0xff
 80004ea:	2f00      	cmp	r7, #0
 80004ec:	d100      	bne.n	80004f0 <__aeabi_fadd+0x234>
 80004ee:	e720      	b.n	8000332 <__aeabi_fadd+0x76>
 80004f0:	2280      	movs	r2, #128	; 0x80
 80004f2:	4641      	mov	r1, r8
 80004f4:	03d2      	lsls	r2, r2, #15
 80004f6:	4211      	tst	r1, r2
 80004f8:	d002      	beq.n	8000500 <__aeabi_fadd+0x244>
 80004fa:	4216      	tst	r6, r2
 80004fc:	d100      	bne.n	8000500 <__aeabi_fadd+0x244>
 80004fe:	003b      	movs	r3, r7
 8000500:	24ff      	movs	r4, #255	; 0xff
 8000502:	e716      	b.n	8000332 <__aeabi_fadd+0x76>
 8000504:	24ff      	movs	r4, #255	; 0xff
 8000506:	2300      	movs	r3, #0
 8000508:	e724      	b.n	8000354 <__aeabi_fadd+0x98>
 800050a:	2c00      	cmp	r4, #0
 800050c:	d1ea      	bne.n	80004e4 <__aeabi_fadd+0x228>
 800050e:	2b00      	cmp	r3, #0
 8000510:	d058      	beq.n	80005c4 <__aeabi_fadd+0x308>
 8000512:	2f00      	cmp	r7, #0
 8000514:	d100      	bne.n	8000518 <__aeabi_fadd+0x25c>
 8000516:	e70c      	b.n	8000332 <__aeabi_fadd+0x76>
 8000518:	4463      	add	r3, ip
 800051a:	015a      	lsls	r2, r3, #5
 800051c:	d400      	bmi.n	8000520 <__aeabi_fadd+0x264>
 800051e:	e739      	b.n	8000394 <__aeabi_fadd+0xd8>
 8000520:	4a2e      	ldr	r2, [pc, #184]	; (80005dc <__aeabi_fadd+0x320>)
 8000522:	000c      	movs	r4, r1
 8000524:	4013      	ands	r3, r2
 8000526:	e704      	b.n	8000332 <__aeabi_fadd+0x76>
 8000528:	2101      	movs	r1, #1
 800052a:	e75c      	b.n	80003e6 <__aeabi_fadd+0x12a>
 800052c:	2c00      	cmp	r4, #0
 800052e:	d11e      	bne.n	800056e <__aeabi_fadd+0x2b2>
 8000530:	2b00      	cmp	r3, #0
 8000532:	d040      	beq.n	80005b6 <__aeabi_fadd+0x2fa>
 8000534:	43c9      	mvns	r1, r1
 8000536:	2900      	cmp	r1, #0
 8000538:	d00b      	beq.n	8000552 <__aeabi_fadd+0x296>
 800053a:	28ff      	cmp	r0, #255	; 0xff
 800053c:	d036      	beq.n	80005ac <__aeabi_fadd+0x2f0>
 800053e:	291b      	cmp	r1, #27
 8000540:	dc47      	bgt.n	80005d2 <__aeabi_fadd+0x316>
 8000542:	001c      	movs	r4, r3
 8000544:	2620      	movs	r6, #32
 8000546:	40cc      	lsrs	r4, r1
 8000548:	1a71      	subs	r1, r6, r1
 800054a:	408b      	lsls	r3, r1
 800054c:	1e59      	subs	r1, r3, #1
 800054e:	418b      	sbcs	r3, r1
 8000550:	4323      	orrs	r3, r4
 8000552:	4463      	add	r3, ip
 8000554:	0004      	movs	r4, r0
 8000556:	e747      	b.n	80003e8 <__aeabi_fadd+0x12c>
 8000558:	2b00      	cmp	r3, #0
 800055a:	d118      	bne.n	800058e <__aeabi_fadd+0x2d2>
 800055c:	1e3b      	subs	r3, r7, #0
 800055e:	d02d      	beq.n	80005bc <__aeabi_fadd+0x300>
 8000560:	000d      	movs	r5, r1
 8000562:	24ff      	movs	r4, #255	; 0xff
 8000564:	e6e5      	b.n	8000332 <__aeabi_fadd+0x76>
 8000566:	003b      	movs	r3, r7
 8000568:	0004      	movs	r4, r0
 800056a:	000d      	movs	r5, r1
 800056c:	e6e1      	b.n	8000332 <__aeabi_fadd+0x76>
 800056e:	28ff      	cmp	r0, #255	; 0xff
 8000570:	d01c      	beq.n	80005ac <__aeabi_fadd+0x2f0>
 8000572:	2480      	movs	r4, #128	; 0x80
 8000574:	04e4      	lsls	r4, r4, #19
 8000576:	4249      	negs	r1, r1
 8000578:	4323      	orrs	r3, r4
 800057a:	e7e0      	b.n	800053e <__aeabi_fadd+0x282>
 800057c:	2f00      	cmp	r7, #0
 800057e:	d100      	bne.n	8000582 <__aeabi_fadd+0x2c6>
 8000580:	e6d7      	b.n	8000332 <__aeabi_fadd+0x76>
 8000582:	1bde      	subs	r6, r3, r7
 8000584:	0172      	lsls	r2, r6, #5
 8000586:	d51f      	bpl.n	80005c8 <__aeabi_fadd+0x30c>
 8000588:	1afb      	subs	r3, r7, r3
 800058a:	000d      	movs	r5, r1
 800058c:	e6d1      	b.n	8000332 <__aeabi_fadd+0x76>
 800058e:	24ff      	movs	r4, #255	; 0xff
 8000590:	2f00      	cmp	r7, #0
 8000592:	d100      	bne.n	8000596 <__aeabi_fadd+0x2da>
 8000594:	e6cd      	b.n	8000332 <__aeabi_fadd+0x76>
 8000596:	2280      	movs	r2, #128	; 0x80
 8000598:	4640      	mov	r0, r8
 800059a:	03d2      	lsls	r2, r2, #15
 800059c:	4210      	tst	r0, r2
 800059e:	d0af      	beq.n	8000500 <__aeabi_fadd+0x244>
 80005a0:	4216      	tst	r6, r2
 80005a2:	d1ad      	bne.n	8000500 <__aeabi_fadd+0x244>
 80005a4:	003b      	movs	r3, r7
 80005a6:	000d      	movs	r5, r1
 80005a8:	24ff      	movs	r4, #255	; 0xff
 80005aa:	e6c2      	b.n	8000332 <__aeabi_fadd+0x76>
 80005ac:	4663      	mov	r3, ip
 80005ae:	24ff      	movs	r4, #255	; 0xff
 80005b0:	e6bf      	b.n	8000332 <__aeabi_fadd+0x76>
 80005b2:	2301      	movs	r3, #1
 80005b4:	e77a      	b.n	80004ac <__aeabi_fadd+0x1f0>
 80005b6:	003b      	movs	r3, r7
 80005b8:	0004      	movs	r4, r0
 80005ba:	e6ba      	b.n	8000332 <__aeabi_fadd+0x76>
 80005bc:	2680      	movs	r6, #128	; 0x80
 80005be:	2200      	movs	r2, #0
 80005c0:	03f6      	lsls	r6, r6, #15
 80005c2:	e6f0      	b.n	80003a6 <__aeabi_fadd+0xea>
 80005c4:	003b      	movs	r3, r7
 80005c6:	e6b4      	b.n	8000332 <__aeabi_fadd+0x76>
 80005c8:	1e33      	subs	r3, r6, #0
 80005ca:	d000      	beq.n	80005ce <__aeabi_fadd+0x312>
 80005cc:	e6e2      	b.n	8000394 <__aeabi_fadd+0xd8>
 80005ce:	2200      	movs	r2, #0
 80005d0:	e721      	b.n	8000416 <__aeabi_fadd+0x15a>
 80005d2:	2301      	movs	r3, #1
 80005d4:	e7bd      	b.n	8000552 <__aeabi_fadd+0x296>
 80005d6:	46c0      	nop			; (mov r8, r8)
 80005d8:	7dffffff 	.word	0x7dffffff
 80005dc:	fbffffff 	.word	0xfbffffff

080005e0 <__aeabi_fdiv>:
 80005e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005e2:	4657      	mov	r7, sl
 80005e4:	464e      	mov	r6, r9
 80005e6:	46de      	mov	lr, fp
 80005e8:	4645      	mov	r5, r8
 80005ea:	b5e0      	push	{r5, r6, r7, lr}
 80005ec:	0244      	lsls	r4, r0, #9
 80005ee:	0043      	lsls	r3, r0, #1
 80005f0:	0fc6      	lsrs	r6, r0, #31
 80005f2:	b083      	sub	sp, #12
 80005f4:	1c0f      	adds	r7, r1, #0
 80005f6:	0a64      	lsrs	r4, r4, #9
 80005f8:	0e1b      	lsrs	r3, r3, #24
 80005fa:	46b2      	mov	sl, r6
 80005fc:	d053      	beq.n	80006a6 <__aeabi_fdiv+0xc6>
 80005fe:	2bff      	cmp	r3, #255	; 0xff
 8000600:	d027      	beq.n	8000652 <__aeabi_fdiv+0x72>
 8000602:	2280      	movs	r2, #128	; 0x80
 8000604:	00e4      	lsls	r4, r4, #3
 8000606:	04d2      	lsls	r2, r2, #19
 8000608:	4314      	orrs	r4, r2
 800060a:	227f      	movs	r2, #127	; 0x7f
 800060c:	4252      	negs	r2, r2
 800060e:	4690      	mov	r8, r2
 8000610:	4498      	add	r8, r3
 8000612:	2300      	movs	r3, #0
 8000614:	4699      	mov	r9, r3
 8000616:	469b      	mov	fp, r3
 8000618:	027d      	lsls	r5, r7, #9
 800061a:	0078      	lsls	r0, r7, #1
 800061c:	0ffb      	lsrs	r3, r7, #31
 800061e:	0a6d      	lsrs	r5, r5, #9
 8000620:	0e00      	lsrs	r0, r0, #24
 8000622:	9300      	str	r3, [sp, #0]
 8000624:	d024      	beq.n	8000670 <__aeabi_fdiv+0x90>
 8000626:	28ff      	cmp	r0, #255	; 0xff
 8000628:	d046      	beq.n	80006b8 <__aeabi_fdiv+0xd8>
 800062a:	2380      	movs	r3, #128	; 0x80
 800062c:	2100      	movs	r1, #0
 800062e:	00ed      	lsls	r5, r5, #3
 8000630:	04db      	lsls	r3, r3, #19
 8000632:	431d      	orrs	r5, r3
 8000634:	387f      	subs	r0, #127	; 0x7f
 8000636:	4647      	mov	r7, r8
 8000638:	1a38      	subs	r0, r7, r0
 800063a:	464f      	mov	r7, r9
 800063c:	430f      	orrs	r7, r1
 800063e:	00bf      	lsls	r7, r7, #2
 8000640:	46b9      	mov	r9, r7
 8000642:	0033      	movs	r3, r6
 8000644:	9a00      	ldr	r2, [sp, #0]
 8000646:	4f87      	ldr	r7, [pc, #540]	; (8000864 <__aeabi_fdiv+0x284>)
 8000648:	4053      	eors	r3, r2
 800064a:	464a      	mov	r2, r9
 800064c:	58ba      	ldr	r2, [r7, r2]
 800064e:	9301      	str	r3, [sp, #4]
 8000650:	4697      	mov	pc, r2
 8000652:	2c00      	cmp	r4, #0
 8000654:	d14e      	bne.n	80006f4 <__aeabi_fdiv+0x114>
 8000656:	2308      	movs	r3, #8
 8000658:	4699      	mov	r9, r3
 800065a:	33f7      	adds	r3, #247	; 0xf7
 800065c:	4698      	mov	r8, r3
 800065e:	3bfd      	subs	r3, #253	; 0xfd
 8000660:	469b      	mov	fp, r3
 8000662:	027d      	lsls	r5, r7, #9
 8000664:	0078      	lsls	r0, r7, #1
 8000666:	0ffb      	lsrs	r3, r7, #31
 8000668:	0a6d      	lsrs	r5, r5, #9
 800066a:	0e00      	lsrs	r0, r0, #24
 800066c:	9300      	str	r3, [sp, #0]
 800066e:	d1da      	bne.n	8000626 <__aeabi_fdiv+0x46>
 8000670:	2d00      	cmp	r5, #0
 8000672:	d126      	bne.n	80006c2 <__aeabi_fdiv+0xe2>
 8000674:	2000      	movs	r0, #0
 8000676:	2101      	movs	r1, #1
 8000678:	0033      	movs	r3, r6
 800067a:	9a00      	ldr	r2, [sp, #0]
 800067c:	4f7a      	ldr	r7, [pc, #488]	; (8000868 <__aeabi_fdiv+0x288>)
 800067e:	4053      	eors	r3, r2
 8000680:	4642      	mov	r2, r8
 8000682:	1a10      	subs	r0, r2, r0
 8000684:	464a      	mov	r2, r9
 8000686:	430a      	orrs	r2, r1
 8000688:	0092      	lsls	r2, r2, #2
 800068a:	58ba      	ldr	r2, [r7, r2]
 800068c:	001d      	movs	r5, r3
 800068e:	4697      	mov	pc, r2
 8000690:	9b00      	ldr	r3, [sp, #0]
 8000692:	002c      	movs	r4, r5
 8000694:	469a      	mov	sl, r3
 8000696:	468b      	mov	fp, r1
 8000698:	465b      	mov	r3, fp
 800069a:	2b02      	cmp	r3, #2
 800069c:	d131      	bne.n	8000702 <__aeabi_fdiv+0x122>
 800069e:	4653      	mov	r3, sl
 80006a0:	21ff      	movs	r1, #255	; 0xff
 80006a2:	2400      	movs	r4, #0
 80006a4:	e038      	b.n	8000718 <__aeabi_fdiv+0x138>
 80006a6:	2c00      	cmp	r4, #0
 80006a8:	d117      	bne.n	80006da <__aeabi_fdiv+0xfa>
 80006aa:	2304      	movs	r3, #4
 80006ac:	4699      	mov	r9, r3
 80006ae:	2300      	movs	r3, #0
 80006b0:	4698      	mov	r8, r3
 80006b2:	3301      	adds	r3, #1
 80006b4:	469b      	mov	fp, r3
 80006b6:	e7af      	b.n	8000618 <__aeabi_fdiv+0x38>
 80006b8:	20ff      	movs	r0, #255	; 0xff
 80006ba:	2d00      	cmp	r5, #0
 80006bc:	d10b      	bne.n	80006d6 <__aeabi_fdiv+0xf6>
 80006be:	2102      	movs	r1, #2
 80006c0:	e7da      	b.n	8000678 <__aeabi_fdiv+0x98>
 80006c2:	0028      	movs	r0, r5
 80006c4:	f001 f834 	bl	8001730 <__clzsi2>
 80006c8:	1f43      	subs	r3, r0, #5
 80006ca:	409d      	lsls	r5, r3
 80006cc:	2376      	movs	r3, #118	; 0x76
 80006ce:	425b      	negs	r3, r3
 80006d0:	1a18      	subs	r0, r3, r0
 80006d2:	2100      	movs	r1, #0
 80006d4:	e7af      	b.n	8000636 <__aeabi_fdiv+0x56>
 80006d6:	2103      	movs	r1, #3
 80006d8:	e7ad      	b.n	8000636 <__aeabi_fdiv+0x56>
 80006da:	0020      	movs	r0, r4
 80006dc:	f001 f828 	bl	8001730 <__clzsi2>
 80006e0:	1f43      	subs	r3, r0, #5
 80006e2:	409c      	lsls	r4, r3
 80006e4:	2376      	movs	r3, #118	; 0x76
 80006e6:	425b      	negs	r3, r3
 80006e8:	1a1b      	subs	r3, r3, r0
 80006ea:	4698      	mov	r8, r3
 80006ec:	2300      	movs	r3, #0
 80006ee:	4699      	mov	r9, r3
 80006f0:	469b      	mov	fp, r3
 80006f2:	e791      	b.n	8000618 <__aeabi_fdiv+0x38>
 80006f4:	230c      	movs	r3, #12
 80006f6:	4699      	mov	r9, r3
 80006f8:	33f3      	adds	r3, #243	; 0xf3
 80006fa:	4698      	mov	r8, r3
 80006fc:	3bfc      	subs	r3, #252	; 0xfc
 80006fe:	469b      	mov	fp, r3
 8000700:	e78a      	b.n	8000618 <__aeabi_fdiv+0x38>
 8000702:	2b03      	cmp	r3, #3
 8000704:	d100      	bne.n	8000708 <__aeabi_fdiv+0x128>
 8000706:	e0a5      	b.n	8000854 <__aeabi_fdiv+0x274>
 8000708:	4655      	mov	r5, sl
 800070a:	2b01      	cmp	r3, #1
 800070c:	d000      	beq.n	8000710 <__aeabi_fdiv+0x130>
 800070e:	e081      	b.n	8000814 <__aeabi_fdiv+0x234>
 8000710:	2301      	movs	r3, #1
 8000712:	2100      	movs	r1, #0
 8000714:	2400      	movs	r4, #0
 8000716:	402b      	ands	r3, r5
 8000718:	0264      	lsls	r4, r4, #9
 800071a:	05c9      	lsls	r1, r1, #23
 800071c:	0a60      	lsrs	r0, r4, #9
 800071e:	07db      	lsls	r3, r3, #31
 8000720:	4308      	orrs	r0, r1
 8000722:	4318      	orrs	r0, r3
 8000724:	b003      	add	sp, #12
 8000726:	bc3c      	pop	{r2, r3, r4, r5}
 8000728:	4690      	mov	r8, r2
 800072a:	4699      	mov	r9, r3
 800072c:	46a2      	mov	sl, r4
 800072e:	46ab      	mov	fp, r5
 8000730:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000732:	2480      	movs	r4, #128	; 0x80
 8000734:	2300      	movs	r3, #0
 8000736:	03e4      	lsls	r4, r4, #15
 8000738:	21ff      	movs	r1, #255	; 0xff
 800073a:	e7ed      	b.n	8000718 <__aeabi_fdiv+0x138>
 800073c:	21ff      	movs	r1, #255	; 0xff
 800073e:	2400      	movs	r4, #0
 8000740:	e7ea      	b.n	8000718 <__aeabi_fdiv+0x138>
 8000742:	2301      	movs	r3, #1
 8000744:	1a59      	subs	r1, r3, r1
 8000746:	291b      	cmp	r1, #27
 8000748:	dd66      	ble.n	8000818 <__aeabi_fdiv+0x238>
 800074a:	9a01      	ldr	r2, [sp, #4]
 800074c:	4013      	ands	r3, r2
 800074e:	2100      	movs	r1, #0
 8000750:	2400      	movs	r4, #0
 8000752:	e7e1      	b.n	8000718 <__aeabi_fdiv+0x138>
 8000754:	2380      	movs	r3, #128	; 0x80
 8000756:	03db      	lsls	r3, r3, #15
 8000758:	421c      	tst	r4, r3
 800075a:	d038      	beq.n	80007ce <__aeabi_fdiv+0x1ee>
 800075c:	421d      	tst	r5, r3
 800075e:	d051      	beq.n	8000804 <__aeabi_fdiv+0x224>
 8000760:	431c      	orrs	r4, r3
 8000762:	0264      	lsls	r4, r4, #9
 8000764:	0a64      	lsrs	r4, r4, #9
 8000766:	0033      	movs	r3, r6
 8000768:	21ff      	movs	r1, #255	; 0xff
 800076a:	e7d5      	b.n	8000718 <__aeabi_fdiv+0x138>
 800076c:	0163      	lsls	r3, r4, #5
 800076e:	016c      	lsls	r4, r5, #5
 8000770:	42a3      	cmp	r3, r4
 8000772:	d23b      	bcs.n	80007ec <__aeabi_fdiv+0x20c>
 8000774:	261b      	movs	r6, #27
 8000776:	2100      	movs	r1, #0
 8000778:	3801      	subs	r0, #1
 800077a:	2501      	movs	r5, #1
 800077c:	001f      	movs	r7, r3
 800077e:	0049      	lsls	r1, r1, #1
 8000780:	005b      	lsls	r3, r3, #1
 8000782:	2f00      	cmp	r7, #0
 8000784:	db01      	blt.n	800078a <__aeabi_fdiv+0x1aa>
 8000786:	429c      	cmp	r4, r3
 8000788:	d801      	bhi.n	800078e <__aeabi_fdiv+0x1ae>
 800078a:	1b1b      	subs	r3, r3, r4
 800078c:	4329      	orrs	r1, r5
 800078e:	3e01      	subs	r6, #1
 8000790:	2e00      	cmp	r6, #0
 8000792:	d1f3      	bne.n	800077c <__aeabi_fdiv+0x19c>
 8000794:	001c      	movs	r4, r3
 8000796:	1e63      	subs	r3, r4, #1
 8000798:	419c      	sbcs	r4, r3
 800079a:	430c      	orrs	r4, r1
 800079c:	0001      	movs	r1, r0
 800079e:	317f      	adds	r1, #127	; 0x7f
 80007a0:	2900      	cmp	r1, #0
 80007a2:	ddce      	ble.n	8000742 <__aeabi_fdiv+0x162>
 80007a4:	0763      	lsls	r3, r4, #29
 80007a6:	d004      	beq.n	80007b2 <__aeabi_fdiv+0x1d2>
 80007a8:	230f      	movs	r3, #15
 80007aa:	4023      	ands	r3, r4
 80007ac:	2b04      	cmp	r3, #4
 80007ae:	d000      	beq.n	80007b2 <__aeabi_fdiv+0x1d2>
 80007b0:	3404      	adds	r4, #4
 80007b2:	0123      	lsls	r3, r4, #4
 80007b4:	d503      	bpl.n	80007be <__aeabi_fdiv+0x1de>
 80007b6:	0001      	movs	r1, r0
 80007b8:	4b2c      	ldr	r3, [pc, #176]	; (800086c <__aeabi_fdiv+0x28c>)
 80007ba:	3180      	adds	r1, #128	; 0x80
 80007bc:	401c      	ands	r4, r3
 80007be:	29fe      	cmp	r1, #254	; 0xfe
 80007c0:	dd0d      	ble.n	80007de <__aeabi_fdiv+0x1fe>
 80007c2:	2301      	movs	r3, #1
 80007c4:	9a01      	ldr	r2, [sp, #4]
 80007c6:	21ff      	movs	r1, #255	; 0xff
 80007c8:	4013      	ands	r3, r2
 80007ca:	2400      	movs	r4, #0
 80007cc:	e7a4      	b.n	8000718 <__aeabi_fdiv+0x138>
 80007ce:	2380      	movs	r3, #128	; 0x80
 80007d0:	03db      	lsls	r3, r3, #15
 80007d2:	431c      	orrs	r4, r3
 80007d4:	0264      	lsls	r4, r4, #9
 80007d6:	0a64      	lsrs	r4, r4, #9
 80007d8:	0033      	movs	r3, r6
 80007da:	21ff      	movs	r1, #255	; 0xff
 80007dc:	e79c      	b.n	8000718 <__aeabi_fdiv+0x138>
 80007de:	2301      	movs	r3, #1
 80007e0:	9a01      	ldr	r2, [sp, #4]
 80007e2:	01a4      	lsls	r4, r4, #6
 80007e4:	0a64      	lsrs	r4, r4, #9
 80007e6:	b2c9      	uxtb	r1, r1
 80007e8:	4013      	ands	r3, r2
 80007ea:	e795      	b.n	8000718 <__aeabi_fdiv+0x138>
 80007ec:	1b1b      	subs	r3, r3, r4
 80007ee:	261a      	movs	r6, #26
 80007f0:	2101      	movs	r1, #1
 80007f2:	e7c2      	b.n	800077a <__aeabi_fdiv+0x19a>
 80007f4:	9b00      	ldr	r3, [sp, #0]
 80007f6:	468b      	mov	fp, r1
 80007f8:	469a      	mov	sl, r3
 80007fa:	2400      	movs	r4, #0
 80007fc:	e74c      	b.n	8000698 <__aeabi_fdiv+0xb8>
 80007fe:	0263      	lsls	r3, r4, #9
 8000800:	d5e5      	bpl.n	80007ce <__aeabi_fdiv+0x1ee>
 8000802:	2500      	movs	r5, #0
 8000804:	2480      	movs	r4, #128	; 0x80
 8000806:	03e4      	lsls	r4, r4, #15
 8000808:	432c      	orrs	r4, r5
 800080a:	0264      	lsls	r4, r4, #9
 800080c:	0a64      	lsrs	r4, r4, #9
 800080e:	9b00      	ldr	r3, [sp, #0]
 8000810:	21ff      	movs	r1, #255	; 0xff
 8000812:	e781      	b.n	8000718 <__aeabi_fdiv+0x138>
 8000814:	9501      	str	r5, [sp, #4]
 8000816:	e7c1      	b.n	800079c <__aeabi_fdiv+0x1bc>
 8000818:	0023      	movs	r3, r4
 800081a:	2020      	movs	r0, #32
 800081c:	40cb      	lsrs	r3, r1
 800081e:	1a41      	subs	r1, r0, r1
 8000820:	408c      	lsls	r4, r1
 8000822:	1e61      	subs	r1, r4, #1
 8000824:	418c      	sbcs	r4, r1
 8000826:	431c      	orrs	r4, r3
 8000828:	0763      	lsls	r3, r4, #29
 800082a:	d004      	beq.n	8000836 <__aeabi_fdiv+0x256>
 800082c:	230f      	movs	r3, #15
 800082e:	4023      	ands	r3, r4
 8000830:	2b04      	cmp	r3, #4
 8000832:	d000      	beq.n	8000836 <__aeabi_fdiv+0x256>
 8000834:	3404      	adds	r4, #4
 8000836:	0163      	lsls	r3, r4, #5
 8000838:	d505      	bpl.n	8000846 <__aeabi_fdiv+0x266>
 800083a:	2301      	movs	r3, #1
 800083c:	9a01      	ldr	r2, [sp, #4]
 800083e:	2101      	movs	r1, #1
 8000840:	4013      	ands	r3, r2
 8000842:	2400      	movs	r4, #0
 8000844:	e768      	b.n	8000718 <__aeabi_fdiv+0x138>
 8000846:	2301      	movs	r3, #1
 8000848:	9a01      	ldr	r2, [sp, #4]
 800084a:	01a4      	lsls	r4, r4, #6
 800084c:	0a64      	lsrs	r4, r4, #9
 800084e:	4013      	ands	r3, r2
 8000850:	2100      	movs	r1, #0
 8000852:	e761      	b.n	8000718 <__aeabi_fdiv+0x138>
 8000854:	2380      	movs	r3, #128	; 0x80
 8000856:	03db      	lsls	r3, r3, #15
 8000858:	431c      	orrs	r4, r3
 800085a:	0264      	lsls	r4, r4, #9
 800085c:	0a64      	lsrs	r4, r4, #9
 800085e:	4653      	mov	r3, sl
 8000860:	21ff      	movs	r1, #255	; 0xff
 8000862:	e759      	b.n	8000718 <__aeabi_fdiv+0x138>
 8000864:	08003bf8 	.word	0x08003bf8
 8000868:	08003c38 	.word	0x08003c38
 800086c:	f7ffffff 	.word	0xf7ffffff

08000870 <__eqsf2>:
 8000870:	b570      	push	{r4, r5, r6, lr}
 8000872:	0042      	lsls	r2, r0, #1
 8000874:	0245      	lsls	r5, r0, #9
 8000876:	024e      	lsls	r6, r1, #9
 8000878:	004c      	lsls	r4, r1, #1
 800087a:	0fc3      	lsrs	r3, r0, #31
 800087c:	0a6d      	lsrs	r5, r5, #9
 800087e:	0e12      	lsrs	r2, r2, #24
 8000880:	0a76      	lsrs	r6, r6, #9
 8000882:	0e24      	lsrs	r4, r4, #24
 8000884:	0fc9      	lsrs	r1, r1, #31
 8000886:	2001      	movs	r0, #1
 8000888:	2aff      	cmp	r2, #255	; 0xff
 800088a:	d006      	beq.n	800089a <__eqsf2+0x2a>
 800088c:	2cff      	cmp	r4, #255	; 0xff
 800088e:	d003      	beq.n	8000898 <__eqsf2+0x28>
 8000890:	42a2      	cmp	r2, r4
 8000892:	d101      	bne.n	8000898 <__eqsf2+0x28>
 8000894:	42b5      	cmp	r5, r6
 8000896:	d006      	beq.n	80008a6 <__eqsf2+0x36>
 8000898:	bd70      	pop	{r4, r5, r6, pc}
 800089a:	2d00      	cmp	r5, #0
 800089c:	d1fc      	bne.n	8000898 <__eqsf2+0x28>
 800089e:	2cff      	cmp	r4, #255	; 0xff
 80008a0:	d1fa      	bne.n	8000898 <__eqsf2+0x28>
 80008a2:	2e00      	cmp	r6, #0
 80008a4:	d1f8      	bne.n	8000898 <__eqsf2+0x28>
 80008a6:	428b      	cmp	r3, r1
 80008a8:	d006      	beq.n	80008b8 <__eqsf2+0x48>
 80008aa:	2001      	movs	r0, #1
 80008ac:	2a00      	cmp	r2, #0
 80008ae:	d1f3      	bne.n	8000898 <__eqsf2+0x28>
 80008b0:	0028      	movs	r0, r5
 80008b2:	1e45      	subs	r5, r0, #1
 80008b4:	41a8      	sbcs	r0, r5
 80008b6:	e7ef      	b.n	8000898 <__eqsf2+0x28>
 80008b8:	2000      	movs	r0, #0
 80008ba:	e7ed      	b.n	8000898 <__eqsf2+0x28>

080008bc <__gesf2>:
 80008bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008be:	0042      	lsls	r2, r0, #1
 80008c0:	0245      	lsls	r5, r0, #9
 80008c2:	024c      	lsls	r4, r1, #9
 80008c4:	0fc3      	lsrs	r3, r0, #31
 80008c6:	0048      	lsls	r0, r1, #1
 80008c8:	0a6d      	lsrs	r5, r5, #9
 80008ca:	0e12      	lsrs	r2, r2, #24
 80008cc:	0a64      	lsrs	r4, r4, #9
 80008ce:	0e00      	lsrs	r0, r0, #24
 80008d0:	0fc9      	lsrs	r1, r1, #31
 80008d2:	2aff      	cmp	r2, #255	; 0xff
 80008d4:	d01e      	beq.n	8000914 <__gesf2+0x58>
 80008d6:	28ff      	cmp	r0, #255	; 0xff
 80008d8:	d021      	beq.n	800091e <__gesf2+0x62>
 80008da:	2a00      	cmp	r2, #0
 80008dc:	d10a      	bne.n	80008f4 <__gesf2+0x38>
 80008de:	426e      	negs	r6, r5
 80008e0:	416e      	adcs	r6, r5
 80008e2:	b2f6      	uxtb	r6, r6
 80008e4:	2800      	cmp	r0, #0
 80008e6:	d10f      	bne.n	8000908 <__gesf2+0x4c>
 80008e8:	2c00      	cmp	r4, #0
 80008ea:	d10d      	bne.n	8000908 <__gesf2+0x4c>
 80008ec:	2000      	movs	r0, #0
 80008ee:	2d00      	cmp	r5, #0
 80008f0:	d009      	beq.n	8000906 <__gesf2+0x4a>
 80008f2:	e005      	b.n	8000900 <__gesf2+0x44>
 80008f4:	2800      	cmp	r0, #0
 80008f6:	d101      	bne.n	80008fc <__gesf2+0x40>
 80008f8:	2c00      	cmp	r4, #0
 80008fa:	d001      	beq.n	8000900 <__gesf2+0x44>
 80008fc:	428b      	cmp	r3, r1
 80008fe:	d011      	beq.n	8000924 <__gesf2+0x68>
 8000900:	2101      	movs	r1, #1
 8000902:	4258      	negs	r0, r3
 8000904:	4308      	orrs	r0, r1
 8000906:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000908:	2e00      	cmp	r6, #0
 800090a:	d0f7      	beq.n	80008fc <__gesf2+0x40>
 800090c:	2001      	movs	r0, #1
 800090e:	3901      	subs	r1, #1
 8000910:	4308      	orrs	r0, r1
 8000912:	e7f8      	b.n	8000906 <__gesf2+0x4a>
 8000914:	2d00      	cmp	r5, #0
 8000916:	d0de      	beq.n	80008d6 <__gesf2+0x1a>
 8000918:	2002      	movs	r0, #2
 800091a:	4240      	negs	r0, r0
 800091c:	e7f3      	b.n	8000906 <__gesf2+0x4a>
 800091e:	2c00      	cmp	r4, #0
 8000920:	d0db      	beq.n	80008da <__gesf2+0x1e>
 8000922:	e7f9      	b.n	8000918 <__gesf2+0x5c>
 8000924:	4282      	cmp	r2, r0
 8000926:	dceb      	bgt.n	8000900 <__gesf2+0x44>
 8000928:	db04      	blt.n	8000934 <__gesf2+0x78>
 800092a:	42a5      	cmp	r5, r4
 800092c:	d8e8      	bhi.n	8000900 <__gesf2+0x44>
 800092e:	2000      	movs	r0, #0
 8000930:	42a5      	cmp	r5, r4
 8000932:	d2e8      	bcs.n	8000906 <__gesf2+0x4a>
 8000934:	2101      	movs	r1, #1
 8000936:	1e58      	subs	r0, r3, #1
 8000938:	4308      	orrs	r0, r1
 800093a:	e7e4      	b.n	8000906 <__gesf2+0x4a>

0800093c <__lesf2>:
 800093c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800093e:	0042      	lsls	r2, r0, #1
 8000940:	024d      	lsls	r5, r1, #9
 8000942:	004c      	lsls	r4, r1, #1
 8000944:	0246      	lsls	r6, r0, #9
 8000946:	0a76      	lsrs	r6, r6, #9
 8000948:	0e12      	lsrs	r2, r2, #24
 800094a:	0fc3      	lsrs	r3, r0, #31
 800094c:	0a6d      	lsrs	r5, r5, #9
 800094e:	0e24      	lsrs	r4, r4, #24
 8000950:	0fc9      	lsrs	r1, r1, #31
 8000952:	2aff      	cmp	r2, #255	; 0xff
 8000954:	d016      	beq.n	8000984 <__lesf2+0x48>
 8000956:	2cff      	cmp	r4, #255	; 0xff
 8000958:	d018      	beq.n	800098c <__lesf2+0x50>
 800095a:	2a00      	cmp	r2, #0
 800095c:	d10a      	bne.n	8000974 <__lesf2+0x38>
 800095e:	4270      	negs	r0, r6
 8000960:	4170      	adcs	r0, r6
 8000962:	b2c0      	uxtb	r0, r0
 8000964:	2c00      	cmp	r4, #0
 8000966:	d015      	beq.n	8000994 <__lesf2+0x58>
 8000968:	2800      	cmp	r0, #0
 800096a:	d005      	beq.n	8000978 <__lesf2+0x3c>
 800096c:	2001      	movs	r0, #1
 800096e:	3901      	subs	r1, #1
 8000970:	4308      	orrs	r0, r1
 8000972:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000974:	2c00      	cmp	r4, #0
 8000976:	d013      	beq.n	80009a0 <__lesf2+0x64>
 8000978:	4299      	cmp	r1, r3
 800097a:	d014      	beq.n	80009a6 <__lesf2+0x6a>
 800097c:	2001      	movs	r0, #1
 800097e:	425b      	negs	r3, r3
 8000980:	4318      	orrs	r0, r3
 8000982:	e7f6      	b.n	8000972 <__lesf2+0x36>
 8000984:	2002      	movs	r0, #2
 8000986:	2e00      	cmp	r6, #0
 8000988:	d1f3      	bne.n	8000972 <__lesf2+0x36>
 800098a:	e7e4      	b.n	8000956 <__lesf2+0x1a>
 800098c:	2002      	movs	r0, #2
 800098e:	2d00      	cmp	r5, #0
 8000990:	d1ef      	bne.n	8000972 <__lesf2+0x36>
 8000992:	e7e2      	b.n	800095a <__lesf2+0x1e>
 8000994:	2d00      	cmp	r5, #0
 8000996:	d1e7      	bne.n	8000968 <__lesf2+0x2c>
 8000998:	2000      	movs	r0, #0
 800099a:	2e00      	cmp	r6, #0
 800099c:	d0e9      	beq.n	8000972 <__lesf2+0x36>
 800099e:	e7ed      	b.n	800097c <__lesf2+0x40>
 80009a0:	2d00      	cmp	r5, #0
 80009a2:	d1e9      	bne.n	8000978 <__lesf2+0x3c>
 80009a4:	e7ea      	b.n	800097c <__lesf2+0x40>
 80009a6:	42a2      	cmp	r2, r4
 80009a8:	dc06      	bgt.n	80009b8 <__lesf2+0x7c>
 80009aa:	dbdf      	blt.n	800096c <__lesf2+0x30>
 80009ac:	42ae      	cmp	r6, r5
 80009ae:	d803      	bhi.n	80009b8 <__lesf2+0x7c>
 80009b0:	2000      	movs	r0, #0
 80009b2:	42ae      	cmp	r6, r5
 80009b4:	d3da      	bcc.n	800096c <__lesf2+0x30>
 80009b6:	e7dc      	b.n	8000972 <__lesf2+0x36>
 80009b8:	2001      	movs	r0, #1
 80009ba:	4249      	negs	r1, r1
 80009bc:	4308      	orrs	r0, r1
 80009be:	e7d8      	b.n	8000972 <__lesf2+0x36>

080009c0 <__aeabi_fmul>:
 80009c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009c2:	4657      	mov	r7, sl
 80009c4:	464e      	mov	r6, r9
 80009c6:	4645      	mov	r5, r8
 80009c8:	46de      	mov	lr, fp
 80009ca:	b5e0      	push	{r5, r6, r7, lr}
 80009cc:	0247      	lsls	r7, r0, #9
 80009ce:	0046      	lsls	r6, r0, #1
 80009d0:	4688      	mov	r8, r1
 80009d2:	0a7f      	lsrs	r7, r7, #9
 80009d4:	0e36      	lsrs	r6, r6, #24
 80009d6:	0fc4      	lsrs	r4, r0, #31
 80009d8:	2e00      	cmp	r6, #0
 80009da:	d047      	beq.n	8000a6c <__aeabi_fmul+0xac>
 80009dc:	2eff      	cmp	r6, #255	; 0xff
 80009de:	d024      	beq.n	8000a2a <__aeabi_fmul+0x6a>
 80009e0:	00fb      	lsls	r3, r7, #3
 80009e2:	2780      	movs	r7, #128	; 0x80
 80009e4:	04ff      	lsls	r7, r7, #19
 80009e6:	431f      	orrs	r7, r3
 80009e8:	2300      	movs	r3, #0
 80009ea:	4699      	mov	r9, r3
 80009ec:	469a      	mov	sl, r3
 80009ee:	3e7f      	subs	r6, #127	; 0x7f
 80009f0:	4643      	mov	r3, r8
 80009f2:	025d      	lsls	r5, r3, #9
 80009f4:	0058      	lsls	r0, r3, #1
 80009f6:	0fdb      	lsrs	r3, r3, #31
 80009f8:	0a6d      	lsrs	r5, r5, #9
 80009fa:	0e00      	lsrs	r0, r0, #24
 80009fc:	4698      	mov	r8, r3
 80009fe:	d043      	beq.n	8000a88 <__aeabi_fmul+0xc8>
 8000a00:	28ff      	cmp	r0, #255	; 0xff
 8000a02:	d03b      	beq.n	8000a7c <__aeabi_fmul+0xbc>
 8000a04:	00eb      	lsls	r3, r5, #3
 8000a06:	2580      	movs	r5, #128	; 0x80
 8000a08:	2200      	movs	r2, #0
 8000a0a:	04ed      	lsls	r5, r5, #19
 8000a0c:	431d      	orrs	r5, r3
 8000a0e:	387f      	subs	r0, #127	; 0x7f
 8000a10:	1836      	adds	r6, r6, r0
 8000a12:	1c73      	adds	r3, r6, #1
 8000a14:	4641      	mov	r1, r8
 8000a16:	469b      	mov	fp, r3
 8000a18:	464b      	mov	r3, r9
 8000a1a:	4061      	eors	r1, r4
 8000a1c:	4313      	orrs	r3, r2
 8000a1e:	2b0f      	cmp	r3, #15
 8000a20:	d864      	bhi.n	8000aec <__aeabi_fmul+0x12c>
 8000a22:	4875      	ldr	r0, [pc, #468]	; (8000bf8 <__aeabi_fmul+0x238>)
 8000a24:	009b      	lsls	r3, r3, #2
 8000a26:	58c3      	ldr	r3, [r0, r3]
 8000a28:	469f      	mov	pc, r3
 8000a2a:	2f00      	cmp	r7, #0
 8000a2c:	d142      	bne.n	8000ab4 <__aeabi_fmul+0xf4>
 8000a2e:	2308      	movs	r3, #8
 8000a30:	4699      	mov	r9, r3
 8000a32:	3b06      	subs	r3, #6
 8000a34:	26ff      	movs	r6, #255	; 0xff
 8000a36:	469a      	mov	sl, r3
 8000a38:	e7da      	b.n	80009f0 <__aeabi_fmul+0x30>
 8000a3a:	4641      	mov	r1, r8
 8000a3c:	2a02      	cmp	r2, #2
 8000a3e:	d028      	beq.n	8000a92 <__aeabi_fmul+0xd2>
 8000a40:	2a03      	cmp	r2, #3
 8000a42:	d100      	bne.n	8000a46 <__aeabi_fmul+0x86>
 8000a44:	e0ce      	b.n	8000be4 <__aeabi_fmul+0x224>
 8000a46:	2a01      	cmp	r2, #1
 8000a48:	d000      	beq.n	8000a4c <__aeabi_fmul+0x8c>
 8000a4a:	e0ac      	b.n	8000ba6 <__aeabi_fmul+0x1e6>
 8000a4c:	4011      	ands	r1, r2
 8000a4e:	2000      	movs	r0, #0
 8000a50:	2200      	movs	r2, #0
 8000a52:	b2cc      	uxtb	r4, r1
 8000a54:	0240      	lsls	r0, r0, #9
 8000a56:	05d2      	lsls	r2, r2, #23
 8000a58:	0a40      	lsrs	r0, r0, #9
 8000a5a:	07e4      	lsls	r4, r4, #31
 8000a5c:	4310      	orrs	r0, r2
 8000a5e:	4320      	orrs	r0, r4
 8000a60:	bc3c      	pop	{r2, r3, r4, r5}
 8000a62:	4690      	mov	r8, r2
 8000a64:	4699      	mov	r9, r3
 8000a66:	46a2      	mov	sl, r4
 8000a68:	46ab      	mov	fp, r5
 8000a6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000a6c:	2f00      	cmp	r7, #0
 8000a6e:	d115      	bne.n	8000a9c <__aeabi_fmul+0xdc>
 8000a70:	2304      	movs	r3, #4
 8000a72:	4699      	mov	r9, r3
 8000a74:	3b03      	subs	r3, #3
 8000a76:	2600      	movs	r6, #0
 8000a78:	469a      	mov	sl, r3
 8000a7a:	e7b9      	b.n	80009f0 <__aeabi_fmul+0x30>
 8000a7c:	20ff      	movs	r0, #255	; 0xff
 8000a7e:	2202      	movs	r2, #2
 8000a80:	2d00      	cmp	r5, #0
 8000a82:	d0c5      	beq.n	8000a10 <__aeabi_fmul+0x50>
 8000a84:	2203      	movs	r2, #3
 8000a86:	e7c3      	b.n	8000a10 <__aeabi_fmul+0x50>
 8000a88:	2d00      	cmp	r5, #0
 8000a8a:	d119      	bne.n	8000ac0 <__aeabi_fmul+0x100>
 8000a8c:	2000      	movs	r0, #0
 8000a8e:	2201      	movs	r2, #1
 8000a90:	e7be      	b.n	8000a10 <__aeabi_fmul+0x50>
 8000a92:	2401      	movs	r4, #1
 8000a94:	22ff      	movs	r2, #255	; 0xff
 8000a96:	400c      	ands	r4, r1
 8000a98:	2000      	movs	r0, #0
 8000a9a:	e7db      	b.n	8000a54 <__aeabi_fmul+0x94>
 8000a9c:	0038      	movs	r0, r7
 8000a9e:	f000 fe47 	bl	8001730 <__clzsi2>
 8000aa2:	2676      	movs	r6, #118	; 0x76
 8000aa4:	1f43      	subs	r3, r0, #5
 8000aa6:	409f      	lsls	r7, r3
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	4276      	negs	r6, r6
 8000aac:	1a36      	subs	r6, r6, r0
 8000aae:	4699      	mov	r9, r3
 8000ab0:	469a      	mov	sl, r3
 8000ab2:	e79d      	b.n	80009f0 <__aeabi_fmul+0x30>
 8000ab4:	230c      	movs	r3, #12
 8000ab6:	4699      	mov	r9, r3
 8000ab8:	3b09      	subs	r3, #9
 8000aba:	26ff      	movs	r6, #255	; 0xff
 8000abc:	469a      	mov	sl, r3
 8000abe:	e797      	b.n	80009f0 <__aeabi_fmul+0x30>
 8000ac0:	0028      	movs	r0, r5
 8000ac2:	f000 fe35 	bl	8001730 <__clzsi2>
 8000ac6:	1f43      	subs	r3, r0, #5
 8000ac8:	409d      	lsls	r5, r3
 8000aca:	2376      	movs	r3, #118	; 0x76
 8000acc:	425b      	negs	r3, r3
 8000ace:	1a18      	subs	r0, r3, r0
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	e79d      	b.n	8000a10 <__aeabi_fmul+0x50>
 8000ad4:	2080      	movs	r0, #128	; 0x80
 8000ad6:	2400      	movs	r4, #0
 8000ad8:	03c0      	lsls	r0, r0, #15
 8000ada:	22ff      	movs	r2, #255	; 0xff
 8000adc:	e7ba      	b.n	8000a54 <__aeabi_fmul+0x94>
 8000ade:	003d      	movs	r5, r7
 8000ae0:	4652      	mov	r2, sl
 8000ae2:	e7ab      	b.n	8000a3c <__aeabi_fmul+0x7c>
 8000ae4:	003d      	movs	r5, r7
 8000ae6:	0021      	movs	r1, r4
 8000ae8:	4652      	mov	r2, sl
 8000aea:	e7a7      	b.n	8000a3c <__aeabi_fmul+0x7c>
 8000aec:	0c3b      	lsrs	r3, r7, #16
 8000aee:	469c      	mov	ip, r3
 8000af0:	042a      	lsls	r2, r5, #16
 8000af2:	0c12      	lsrs	r2, r2, #16
 8000af4:	0c2b      	lsrs	r3, r5, #16
 8000af6:	0014      	movs	r4, r2
 8000af8:	4660      	mov	r0, ip
 8000afa:	4665      	mov	r5, ip
 8000afc:	043f      	lsls	r7, r7, #16
 8000afe:	0c3f      	lsrs	r7, r7, #16
 8000b00:	437c      	muls	r4, r7
 8000b02:	4342      	muls	r2, r0
 8000b04:	435d      	muls	r5, r3
 8000b06:	437b      	muls	r3, r7
 8000b08:	0c27      	lsrs	r7, r4, #16
 8000b0a:	189b      	adds	r3, r3, r2
 8000b0c:	18ff      	adds	r7, r7, r3
 8000b0e:	42ba      	cmp	r2, r7
 8000b10:	d903      	bls.n	8000b1a <__aeabi_fmul+0x15a>
 8000b12:	2380      	movs	r3, #128	; 0x80
 8000b14:	025b      	lsls	r3, r3, #9
 8000b16:	469c      	mov	ip, r3
 8000b18:	4465      	add	r5, ip
 8000b1a:	0424      	lsls	r4, r4, #16
 8000b1c:	043a      	lsls	r2, r7, #16
 8000b1e:	0c24      	lsrs	r4, r4, #16
 8000b20:	1912      	adds	r2, r2, r4
 8000b22:	0193      	lsls	r3, r2, #6
 8000b24:	1e5c      	subs	r4, r3, #1
 8000b26:	41a3      	sbcs	r3, r4
 8000b28:	0c3f      	lsrs	r7, r7, #16
 8000b2a:	0e92      	lsrs	r2, r2, #26
 8000b2c:	197d      	adds	r5, r7, r5
 8000b2e:	431a      	orrs	r2, r3
 8000b30:	01ad      	lsls	r5, r5, #6
 8000b32:	4315      	orrs	r5, r2
 8000b34:	012b      	lsls	r3, r5, #4
 8000b36:	d504      	bpl.n	8000b42 <__aeabi_fmul+0x182>
 8000b38:	2301      	movs	r3, #1
 8000b3a:	465e      	mov	r6, fp
 8000b3c:	086a      	lsrs	r2, r5, #1
 8000b3e:	401d      	ands	r5, r3
 8000b40:	4315      	orrs	r5, r2
 8000b42:	0032      	movs	r2, r6
 8000b44:	327f      	adds	r2, #127	; 0x7f
 8000b46:	2a00      	cmp	r2, #0
 8000b48:	dd25      	ble.n	8000b96 <__aeabi_fmul+0x1d6>
 8000b4a:	076b      	lsls	r3, r5, #29
 8000b4c:	d004      	beq.n	8000b58 <__aeabi_fmul+0x198>
 8000b4e:	230f      	movs	r3, #15
 8000b50:	402b      	ands	r3, r5
 8000b52:	2b04      	cmp	r3, #4
 8000b54:	d000      	beq.n	8000b58 <__aeabi_fmul+0x198>
 8000b56:	3504      	adds	r5, #4
 8000b58:	012b      	lsls	r3, r5, #4
 8000b5a:	d503      	bpl.n	8000b64 <__aeabi_fmul+0x1a4>
 8000b5c:	0032      	movs	r2, r6
 8000b5e:	4b27      	ldr	r3, [pc, #156]	; (8000bfc <__aeabi_fmul+0x23c>)
 8000b60:	3280      	adds	r2, #128	; 0x80
 8000b62:	401d      	ands	r5, r3
 8000b64:	2afe      	cmp	r2, #254	; 0xfe
 8000b66:	dc94      	bgt.n	8000a92 <__aeabi_fmul+0xd2>
 8000b68:	2401      	movs	r4, #1
 8000b6a:	01a8      	lsls	r0, r5, #6
 8000b6c:	0a40      	lsrs	r0, r0, #9
 8000b6e:	b2d2      	uxtb	r2, r2
 8000b70:	400c      	ands	r4, r1
 8000b72:	e76f      	b.n	8000a54 <__aeabi_fmul+0x94>
 8000b74:	2080      	movs	r0, #128	; 0x80
 8000b76:	03c0      	lsls	r0, r0, #15
 8000b78:	4207      	tst	r7, r0
 8000b7a:	d007      	beq.n	8000b8c <__aeabi_fmul+0x1cc>
 8000b7c:	4205      	tst	r5, r0
 8000b7e:	d105      	bne.n	8000b8c <__aeabi_fmul+0x1cc>
 8000b80:	4328      	orrs	r0, r5
 8000b82:	0240      	lsls	r0, r0, #9
 8000b84:	0a40      	lsrs	r0, r0, #9
 8000b86:	4644      	mov	r4, r8
 8000b88:	22ff      	movs	r2, #255	; 0xff
 8000b8a:	e763      	b.n	8000a54 <__aeabi_fmul+0x94>
 8000b8c:	4338      	orrs	r0, r7
 8000b8e:	0240      	lsls	r0, r0, #9
 8000b90:	0a40      	lsrs	r0, r0, #9
 8000b92:	22ff      	movs	r2, #255	; 0xff
 8000b94:	e75e      	b.n	8000a54 <__aeabi_fmul+0x94>
 8000b96:	2401      	movs	r4, #1
 8000b98:	1aa3      	subs	r3, r4, r2
 8000b9a:	2b1b      	cmp	r3, #27
 8000b9c:	dd05      	ble.n	8000baa <__aeabi_fmul+0x1ea>
 8000b9e:	400c      	ands	r4, r1
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2000      	movs	r0, #0
 8000ba4:	e756      	b.n	8000a54 <__aeabi_fmul+0x94>
 8000ba6:	465e      	mov	r6, fp
 8000ba8:	e7cb      	b.n	8000b42 <__aeabi_fmul+0x182>
 8000baa:	002a      	movs	r2, r5
 8000bac:	2020      	movs	r0, #32
 8000bae:	40da      	lsrs	r2, r3
 8000bb0:	1ac3      	subs	r3, r0, r3
 8000bb2:	409d      	lsls	r5, r3
 8000bb4:	002b      	movs	r3, r5
 8000bb6:	1e5d      	subs	r5, r3, #1
 8000bb8:	41ab      	sbcs	r3, r5
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	075a      	lsls	r2, r3, #29
 8000bbe:	d004      	beq.n	8000bca <__aeabi_fmul+0x20a>
 8000bc0:	220f      	movs	r2, #15
 8000bc2:	401a      	ands	r2, r3
 8000bc4:	2a04      	cmp	r2, #4
 8000bc6:	d000      	beq.n	8000bca <__aeabi_fmul+0x20a>
 8000bc8:	3304      	adds	r3, #4
 8000bca:	015a      	lsls	r2, r3, #5
 8000bcc:	d504      	bpl.n	8000bd8 <__aeabi_fmul+0x218>
 8000bce:	2401      	movs	r4, #1
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	400c      	ands	r4, r1
 8000bd4:	2000      	movs	r0, #0
 8000bd6:	e73d      	b.n	8000a54 <__aeabi_fmul+0x94>
 8000bd8:	2401      	movs	r4, #1
 8000bda:	019b      	lsls	r3, r3, #6
 8000bdc:	0a58      	lsrs	r0, r3, #9
 8000bde:	400c      	ands	r4, r1
 8000be0:	2200      	movs	r2, #0
 8000be2:	e737      	b.n	8000a54 <__aeabi_fmul+0x94>
 8000be4:	2080      	movs	r0, #128	; 0x80
 8000be6:	2401      	movs	r4, #1
 8000be8:	03c0      	lsls	r0, r0, #15
 8000bea:	4328      	orrs	r0, r5
 8000bec:	0240      	lsls	r0, r0, #9
 8000bee:	0a40      	lsrs	r0, r0, #9
 8000bf0:	400c      	ands	r4, r1
 8000bf2:	22ff      	movs	r2, #255	; 0xff
 8000bf4:	e72e      	b.n	8000a54 <__aeabi_fmul+0x94>
 8000bf6:	46c0      	nop			; (mov r8, r8)
 8000bf8:	08003c78 	.word	0x08003c78
 8000bfc:	f7ffffff 	.word	0xf7ffffff

08000c00 <__aeabi_fsub>:
 8000c00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c02:	464f      	mov	r7, r9
 8000c04:	46d6      	mov	lr, sl
 8000c06:	4646      	mov	r6, r8
 8000c08:	0044      	lsls	r4, r0, #1
 8000c0a:	b5c0      	push	{r6, r7, lr}
 8000c0c:	0fc2      	lsrs	r2, r0, #31
 8000c0e:	0247      	lsls	r7, r0, #9
 8000c10:	0248      	lsls	r0, r1, #9
 8000c12:	0a40      	lsrs	r0, r0, #9
 8000c14:	4684      	mov	ip, r0
 8000c16:	4666      	mov	r6, ip
 8000c18:	0a7b      	lsrs	r3, r7, #9
 8000c1a:	0048      	lsls	r0, r1, #1
 8000c1c:	0fc9      	lsrs	r1, r1, #31
 8000c1e:	469a      	mov	sl, r3
 8000c20:	0e24      	lsrs	r4, r4, #24
 8000c22:	0015      	movs	r5, r2
 8000c24:	00db      	lsls	r3, r3, #3
 8000c26:	0e00      	lsrs	r0, r0, #24
 8000c28:	4689      	mov	r9, r1
 8000c2a:	00f6      	lsls	r6, r6, #3
 8000c2c:	28ff      	cmp	r0, #255	; 0xff
 8000c2e:	d100      	bne.n	8000c32 <__aeabi_fsub+0x32>
 8000c30:	e08f      	b.n	8000d52 <__aeabi_fsub+0x152>
 8000c32:	2101      	movs	r1, #1
 8000c34:	464f      	mov	r7, r9
 8000c36:	404f      	eors	r7, r1
 8000c38:	0039      	movs	r1, r7
 8000c3a:	4291      	cmp	r1, r2
 8000c3c:	d066      	beq.n	8000d0c <__aeabi_fsub+0x10c>
 8000c3e:	1a22      	subs	r2, r4, r0
 8000c40:	2a00      	cmp	r2, #0
 8000c42:	dc00      	bgt.n	8000c46 <__aeabi_fsub+0x46>
 8000c44:	e09d      	b.n	8000d82 <__aeabi_fsub+0x182>
 8000c46:	2800      	cmp	r0, #0
 8000c48:	d13d      	bne.n	8000cc6 <__aeabi_fsub+0xc6>
 8000c4a:	2e00      	cmp	r6, #0
 8000c4c:	d100      	bne.n	8000c50 <__aeabi_fsub+0x50>
 8000c4e:	e08b      	b.n	8000d68 <__aeabi_fsub+0x168>
 8000c50:	1e51      	subs	r1, r2, #1
 8000c52:	2900      	cmp	r1, #0
 8000c54:	d000      	beq.n	8000c58 <__aeabi_fsub+0x58>
 8000c56:	e0b5      	b.n	8000dc4 <__aeabi_fsub+0x1c4>
 8000c58:	2401      	movs	r4, #1
 8000c5a:	1b9b      	subs	r3, r3, r6
 8000c5c:	015a      	lsls	r2, r3, #5
 8000c5e:	d544      	bpl.n	8000cea <__aeabi_fsub+0xea>
 8000c60:	019b      	lsls	r3, r3, #6
 8000c62:	099f      	lsrs	r7, r3, #6
 8000c64:	0038      	movs	r0, r7
 8000c66:	f000 fd63 	bl	8001730 <__clzsi2>
 8000c6a:	3805      	subs	r0, #5
 8000c6c:	4087      	lsls	r7, r0
 8000c6e:	4284      	cmp	r4, r0
 8000c70:	dd00      	ble.n	8000c74 <__aeabi_fsub+0x74>
 8000c72:	e096      	b.n	8000da2 <__aeabi_fsub+0x1a2>
 8000c74:	1b04      	subs	r4, r0, r4
 8000c76:	003a      	movs	r2, r7
 8000c78:	2020      	movs	r0, #32
 8000c7a:	3401      	adds	r4, #1
 8000c7c:	40e2      	lsrs	r2, r4
 8000c7e:	1b04      	subs	r4, r0, r4
 8000c80:	40a7      	lsls	r7, r4
 8000c82:	003b      	movs	r3, r7
 8000c84:	1e5f      	subs	r7, r3, #1
 8000c86:	41bb      	sbcs	r3, r7
 8000c88:	2400      	movs	r4, #0
 8000c8a:	4313      	orrs	r3, r2
 8000c8c:	075a      	lsls	r2, r3, #29
 8000c8e:	d004      	beq.n	8000c9a <__aeabi_fsub+0x9a>
 8000c90:	220f      	movs	r2, #15
 8000c92:	401a      	ands	r2, r3
 8000c94:	2a04      	cmp	r2, #4
 8000c96:	d000      	beq.n	8000c9a <__aeabi_fsub+0x9a>
 8000c98:	3304      	adds	r3, #4
 8000c9a:	015a      	lsls	r2, r3, #5
 8000c9c:	d527      	bpl.n	8000cee <__aeabi_fsub+0xee>
 8000c9e:	3401      	adds	r4, #1
 8000ca0:	2cff      	cmp	r4, #255	; 0xff
 8000ca2:	d100      	bne.n	8000ca6 <__aeabi_fsub+0xa6>
 8000ca4:	e079      	b.n	8000d9a <__aeabi_fsub+0x19a>
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	019b      	lsls	r3, r3, #6
 8000caa:	0a5b      	lsrs	r3, r3, #9
 8000cac:	b2e4      	uxtb	r4, r4
 8000cae:	402a      	ands	r2, r5
 8000cb0:	025b      	lsls	r3, r3, #9
 8000cb2:	05e4      	lsls	r4, r4, #23
 8000cb4:	0a58      	lsrs	r0, r3, #9
 8000cb6:	07d2      	lsls	r2, r2, #31
 8000cb8:	4320      	orrs	r0, r4
 8000cba:	4310      	orrs	r0, r2
 8000cbc:	bc1c      	pop	{r2, r3, r4}
 8000cbe:	4690      	mov	r8, r2
 8000cc0:	4699      	mov	r9, r3
 8000cc2:	46a2      	mov	sl, r4
 8000cc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cc6:	2cff      	cmp	r4, #255	; 0xff
 8000cc8:	d0e0      	beq.n	8000c8c <__aeabi_fsub+0x8c>
 8000cca:	2180      	movs	r1, #128	; 0x80
 8000ccc:	04c9      	lsls	r1, r1, #19
 8000cce:	430e      	orrs	r6, r1
 8000cd0:	2a1b      	cmp	r2, #27
 8000cd2:	dc7b      	bgt.n	8000dcc <__aeabi_fsub+0x1cc>
 8000cd4:	0031      	movs	r1, r6
 8000cd6:	2020      	movs	r0, #32
 8000cd8:	40d1      	lsrs	r1, r2
 8000cda:	1a82      	subs	r2, r0, r2
 8000cdc:	4096      	lsls	r6, r2
 8000cde:	1e72      	subs	r2, r6, #1
 8000ce0:	4196      	sbcs	r6, r2
 8000ce2:	430e      	orrs	r6, r1
 8000ce4:	1b9b      	subs	r3, r3, r6
 8000ce6:	015a      	lsls	r2, r3, #5
 8000ce8:	d4ba      	bmi.n	8000c60 <__aeabi_fsub+0x60>
 8000cea:	075a      	lsls	r2, r3, #29
 8000cec:	d1d0      	bne.n	8000c90 <__aeabi_fsub+0x90>
 8000cee:	2201      	movs	r2, #1
 8000cf0:	08df      	lsrs	r7, r3, #3
 8000cf2:	402a      	ands	r2, r5
 8000cf4:	2cff      	cmp	r4, #255	; 0xff
 8000cf6:	d133      	bne.n	8000d60 <__aeabi_fsub+0x160>
 8000cf8:	2f00      	cmp	r7, #0
 8000cfa:	d100      	bne.n	8000cfe <__aeabi_fsub+0xfe>
 8000cfc:	e0a8      	b.n	8000e50 <__aeabi_fsub+0x250>
 8000cfe:	2380      	movs	r3, #128	; 0x80
 8000d00:	03db      	lsls	r3, r3, #15
 8000d02:	433b      	orrs	r3, r7
 8000d04:	025b      	lsls	r3, r3, #9
 8000d06:	0a5b      	lsrs	r3, r3, #9
 8000d08:	24ff      	movs	r4, #255	; 0xff
 8000d0a:	e7d1      	b.n	8000cb0 <__aeabi_fsub+0xb0>
 8000d0c:	1a21      	subs	r1, r4, r0
 8000d0e:	2900      	cmp	r1, #0
 8000d10:	dd4c      	ble.n	8000dac <__aeabi_fsub+0x1ac>
 8000d12:	2800      	cmp	r0, #0
 8000d14:	d02a      	beq.n	8000d6c <__aeabi_fsub+0x16c>
 8000d16:	2cff      	cmp	r4, #255	; 0xff
 8000d18:	d0b8      	beq.n	8000c8c <__aeabi_fsub+0x8c>
 8000d1a:	2080      	movs	r0, #128	; 0x80
 8000d1c:	04c0      	lsls	r0, r0, #19
 8000d1e:	4306      	orrs	r6, r0
 8000d20:	291b      	cmp	r1, #27
 8000d22:	dd00      	ble.n	8000d26 <__aeabi_fsub+0x126>
 8000d24:	e0af      	b.n	8000e86 <__aeabi_fsub+0x286>
 8000d26:	0030      	movs	r0, r6
 8000d28:	2720      	movs	r7, #32
 8000d2a:	40c8      	lsrs	r0, r1
 8000d2c:	1a79      	subs	r1, r7, r1
 8000d2e:	408e      	lsls	r6, r1
 8000d30:	1e71      	subs	r1, r6, #1
 8000d32:	418e      	sbcs	r6, r1
 8000d34:	4306      	orrs	r6, r0
 8000d36:	199b      	adds	r3, r3, r6
 8000d38:	0159      	lsls	r1, r3, #5
 8000d3a:	d5d6      	bpl.n	8000cea <__aeabi_fsub+0xea>
 8000d3c:	3401      	adds	r4, #1
 8000d3e:	2cff      	cmp	r4, #255	; 0xff
 8000d40:	d100      	bne.n	8000d44 <__aeabi_fsub+0x144>
 8000d42:	e085      	b.n	8000e50 <__aeabi_fsub+0x250>
 8000d44:	2201      	movs	r2, #1
 8000d46:	497a      	ldr	r1, [pc, #488]	; (8000f30 <__aeabi_fsub+0x330>)
 8000d48:	401a      	ands	r2, r3
 8000d4a:	085b      	lsrs	r3, r3, #1
 8000d4c:	400b      	ands	r3, r1
 8000d4e:	4313      	orrs	r3, r2
 8000d50:	e79c      	b.n	8000c8c <__aeabi_fsub+0x8c>
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d000      	beq.n	8000d58 <__aeabi_fsub+0x158>
 8000d56:	e770      	b.n	8000c3a <__aeabi_fsub+0x3a>
 8000d58:	e76b      	b.n	8000c32 <__aeabi_fsub+0x32>
 8000d5a:	1e3b      	subs	r3, r7, #0
 8000d5c:	d1c5      	bne.n	8000cea <__aeabi_fsub+0xea>
 8000d5e:	2200      	movs	r2, #0
 8000d60:	027b      	lsls	r3, r7, #9
 8000d62:	0a5b      	lsrs	r3, r3, #9
 8000d64:	b2e4      	uxtb	r4, r4
 8000d66:	e7a3      	b.n	8000cb0 <__aeabi_fsub+0xb0>
 8000d68:	0014      	movs	r4, r2
 8000d6a:	e78f      	b.n	8000c8c <__aeabi_fsub+0x8c>
 8000d6c:	2e00      	cmp	r6, #0
 8000d6e:	d04d      	beq.n	8000e0c <__aeabi_fsub+0x20c>
 8000d70:	1e48      	subs	r0, r1, #1
 8000d72:	2800      	cmp	r0, #0
 8000d74:	d157      	bne.n	8000e26 <__aeabi_fsub+0x226>
 8000d76:	199b      	adds	r3, r3, r6
 8000d78:	2401      	movs	r4, #1
 8000d7a:	015a      	lsls	r2, r3, #5
 8000d7c:	d5b5      	bpl.n	8000cea <__aeabi_fsub+0xea>
 8000d7e:	2402      	movs	r4, #2
 8000d80:	e7e0      	b.n	8000d44 <__aeabi_fsub+0x144>
 8000d82:	2a00      	cmp	r2, #0
 8000d84:	d125      	bne.n	8000dd2 <__aeabi_fsub+0x1d2>
 8000d86:	1c62      	adds	r2, r4, #1
 8000d88:	b2d2      	uxtb	r2, r2
 8000d8a:	2a01      	cmp	r2, #1
 8000d8c:	dd72      	ble.n	8000e74 <__aeabi_fsub+0x274>
 8000d8e:	1b9f      	subs	r7, r3, r6
 8000d90:	017a      	lsls	r2, r7, #5
 8000d92:	d535      	bpl.n	8000e00 <__aeabi_fsub+0x200>
 8000d94:	1af7      	subs	r7, r6, r3
 8000d96:	000d      	movs	r5, r1
 8000d98:	e764      	b.n	8000c64 <__aeabi_fsub+0x64>
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	402a      	ands	r2, r5
 8000da0:	e786      	b.n	8000cb0 <__aeabi_fsub+0xb0>
 8000da2:	003b      	movs	r3, r7
 8000da4:	4a63      	ldr	r2, [pc, #396]	; (8000f34 <__aeabi_fsub+0x334>)
 8000da6:	1a24      	subs	r4, r4, r0
 8000da8:	4013      	ands	r3, r2
 8000daa:	e76f      	b.n	8000c8c <__aeabi_fsub+0x8c>
 8000dac:	2900      	cmp	r1, #0
 8000dae:	d16c      	bne.n	8000e8a <__aeabi_fsub+0x28a>
 8000db0:	1c61      	adds	r1, r4, #1
 8000db2:	b2c8      	uxtb	r0, r1
 8000db4:	2801      	cmp	r0, #1
 8000db6:	dd4e      	ble.n	8000e56 <__aeabi_fsub+0x256>
 8000db8:	29ff      	cmp	r1, #255	; 0xff
 8000dba:	d049      	beq.n	8000e50 <__aeabi_fsub+0x250>
 8000dbc:	199b      	adds	r3, r3, r6
 8000dbe:	085b      	lsrs	r3, r3, #1
 8000dc0:	000c      	movs	r4, r1
 8000dc2:	e763      	b.n	8000c8c <__aeabi_fsub+0x8c>
 8000dc4:	2aff      	cmp	r2, #255	; 0xff
 8000dc6:	d041      	beq.n	8000e4c <__aeabi_fsub+0x24c>
 8000dc8:	000a      	movs	r2, r1
 8000dca:	e781      	b.n	8000cd0 <__aeabi_fsub+0xd0>
 8000dcc:	2601      	movs	r6, #1
 8000dce:	1b9b      	subs	r3, r3, r6
 8000dd0:	e789      	b.n	8000ce6 <__aeabi_fsub+0xe6>
 8000dd2:	2c00      	cmp	r4, #0
 8000dd4:	d01c      	beq.n	8000e10 <__aeabi_fsub+0x210>
 8000dd6:	28ff      	cmp	r0, #255	; 0xff
 8000dd8:	d021      	beq.n	8000e1e <__aeabi_fsub+0x21e>
 8000dda:	2480      	movs	r4, #128	; 0x80
 8000ddc:	04e4      	lsls	r4, r4, #19
 8000dde:	4252      	negs	r2, r2
 8000de0:	4323      	orrs	r3, r4
 8000de2:	2a1b      	cmp	r2, #27
 8000de4:	dd00      	ble.n	8000de8 <__aeabi_fsub+0x1e8>
 8000de6:	e096      	b.n	8000f16 <__aeabi_fsub+0x316>
 8000de8:	001c      	movs	r4, r3
 8000dea:	2520      	movs	r5, #32
 8000dec:	40d4      	lsrs	r4, r2
 8000dee:	1aaa      	subs	r2, r5, r2
 8000df0:	4093      	lsls	r3, r2
 8000df2:	1e5a      	subs	r2, r3, #1
 8000df4:	4193      	sbcs	r3, r2
 8000df6:	4323      	orrs	r3, r4
 8000df8:	1af3      	subs	r3, r6, r3
 8000dfa:	0004      	movs	r4, r0
 8000dfc:	000d      	movs	r5, r1
 8000dfe:	e72d      	b.n	8000c5c <__aeabi_fsub+0x5c>
 8000e00:	2f00      	cmp	r7, #0
 8000e02:	d000      	beq.n	8000e06 <__aeabi_fsub+0x206>
 8000e04:	e72e      	b.n	8000c64 <__aeabi_fsub+0x64>
 8000e06:	2200      	movs	r2, #0
 8000e08:	2400      	movs	r4, #0
 8000e0a:	e7a9      	b.n	8000d60 <__aeabi_fsub+0x160>
 8000e0c:	000c      	movs	r4, r1
 8000e0e:	e73d      	b.n	8000c8c <__aeabi_fsub+0x8c>
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d058      	beq.n	8000ec6 <__aeabi_fsub+0x2c6>
 8000e14:	43d2      	mvns	r2, r2
 8000e16:	2a00      	cmp	r2, #0
 8000e18:	d0ee      	beq.n	8000df8 <__aeabi_fsub+0x1f8>
 8000e1a:	28ff      	cmp	r0, #255	; 0xff
 8000e1c:	d1e1      	bne.n	8000de2 <__aeabi_fsub+0x1e2>
 8000e1e:	0033      	movs	r3, r6
 8000e20:	24ff      	movs	r4, #255	; 0xff
 8000e22:	000d      	movs	r5, r1
 8000e24:	e732      	b.n	8000c8c <__aeabi_fsub+0x8c>
 8000e26:	29ff      	cmp	r1, #255	; 0xff
 8000e28:	d010      	beq.n	8000e4c <__aeabi_fsub+0x24c>
 8000e2a:	0001      	movs	r1, r0
 8000e2c:	e778      	b.n	8000d20 <__aeabi_fsub+0x120>
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d06e      	beq.n	8000f10 <__aeabi_fsub+0x310>
 8000e32:	24ff      	movs	r4, #255	; 0xff
 8000e34:	2e00      	cmp	r6, #0
 8000e36:	d100      	bne.n	8000e3a <__aeabi_fsub+0x23a>
 8000e38:	e728      	b.n	8000c8c <__aeabi_fsub+0x8c>
 8000e3a:	2280      	movs	r2, #128	; 0x80
 8000e3c:	4651      	mov	r1, sl
 8000e3e:	03d2      	lsls	r2, r2, #15
 8000e40:	4211      	tst	r1, r2
 8000e42:	d003      	beq.n	8000e4c <__aeabi_fsub+0x24c>
 8000e44:	4661      	mov	r1, ip
 8000e46:	4211      	tst	r1, r2
 8000e48:	d100      	bne.n	8000e4c <__aeabi_fsub+0x24c>
 8000e4a:	0033      	movs	r3, r6
 8000e4c:	24ff      	movs	r4, #255	; 0xff
 8000e4e:	e71d      	b.n	8000c8c <__aeabi_fsub+0x8c>
 8000e50:	24ff      	movs	r4, #255	; 0xff
 8000e52:	2300      	movs	r3, #0
 8000e54:	e72c      	b.n	8000cb0 <__aeabi_fsub+0xb0>
 8000e56:	2c00      	cmp	r4, #0
 8000e58:	d1e9      	bne.n	8000e2e <__aeabi_fsub+0x22e>
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d063      	beq.n	8000f26 <__aeabi_fsub+0x326>
 8000e5e:	2e00      	cmp	r6, #0
 8000e60:	d100      	bne.n	8000e64 <__aeabi_fsub+0x264>
 8000e62:	e713      	b.n	8000c8c <__aeabi_fsub+0x8c>
 8000e64:	199b      	adds	r3, r3, r6
 8000e66:	015a      	lsls	r2, r3, #5
 8000e68:	d400      	bmi.n	8000e6c <__aeabi_fsub+0x26c>
 8000e6a:	e73e      	b.n	8000cea <__aeabi_fsub+0xea>
 8000e6c:	4a31      	ldr	r2, [pc, #196]	; (8000f34 <__aeabi_fsub+0x334>)
 8000e6e:	000c      	movs	r4, r1
 8000e70:	4013      	ands	r3, r2
 8000e72:	e70b      	b.n	8000c8c <__aeabi_fsub+0x8c>
 8000e74:	2c00      	cmp	r4, #0
 8000e76:	d11e      	bne.n	8000eb6 <__aeabi_fsub+0x2b6>
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d12f      	bne.n	8000edc <__aeabi_fsub+0x2dc>
 8000e7c:	2e00      	cmp	r6, #0
 8000e7e:	d04f      	beq.n	8000f20 <__aeabi_fsub+0x320>
 8000e80:	0033      	movs	r3, r6
 8000e82:	000d      	movs	r5, r1
 8000e84:	e702      	b.n	8000c8c <__aeabi_fsub+0x8c>
 8000e86:	2601      	movs	r6, #1
 8000e88:	e755      	b.n	8000d36 <__aeabi_fsub+0x136>
 8000e8a:	2c00      	cmp	r4, #0
 8000e8c:	d11f      	bne.n	8000ece <__aeabi_fsub+0x2ce>
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d043      	beq.n	8000f1a <__aeabi_fsub+0x31a>
 8000e92:	43c9      	mvns	r1, r1
 8000e94:	2900      	cmp	r1, #0
 8000e96:	d00b      	beq.n	8000eb0 <__aeabi_fsub+0x2b0>
 8000e98:	28ff      	cmp	r0, #255	; 0xff
 8000e9a:	d039      	beq.n	8000f10 <__aeabi_fsub+0x310>
 8000e9c:	291b      	cmp	r1, #27
 8000e9e:	dc44      	bgt.n	8000f2a <__aeabi_fsub+0x32a>
 8000ea0:	001c      	movs	r4, r3
 8000ea2:	2720      	movs	r7, #32
 8000ea4:	40cc      	lsrs	r4, r1
 8000ea6:	1a79      	subs	r1, r7, r1
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	1e59      	subs	r1, r3, #1
 8000eac:	418b      	sbcs	r3, r1
 8000eae:	4323      	orrs	r3, r4
 8000eb0:	199b      	adds	r3, r3, r6
 8000eb2:	0004      	movs	r4, r0
 8000eb4:	e740      	b.n	8000d38 <__aeabi_fsub+0x138>
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d11a      	bne.n	8000ef0 <__aeabi_fsub+0x2f0>
 8000eba:	2e00      	cmp	r6, #0
 8000ebc:	d124      	bne.n	8000f08 <__aeabi_fsub+0x308>
 8000ebe:	2780      	movs	r7, #128	; 0x80
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	03ff      	lsls	r7, r7, #15
 8000ec4:	e71b      	b.n	8000cfe <__aeabi_fsub+0xfe>
 8000ec6:	0033      	movs	r3, r6
 8000ec8:	0004      	movs	r4, r0
 8000eca:	000d      	movs	r5, r1
 8000ecc:	e6de      	b.n	8000c8c <__aeabi_fsub+0x8c>
 8000ece:	28ff      	cmp	r0, #255	; 0xff
 8000ed0:	d01e      	beq.n	8000f10 <__aeabi_fsub+0x310>
 8000ed2:	2480      	movs	r4, #128	; 0x80
 8000ed4:	04e4      	lsls	r4, r4, #19
 8000ed6:	4249      	negs	r1, r1
 8000ed8:	4323      	orrs	r3, r4
 8000eda:	e7df      	b.n	8000e9c <__aeabi_fsub+0x29c>
 8000edc:	2e00      	cmp	r6, #0
 8000ede:	d100      	bne.n	8000ee2 <__aeabi_fsub+0x2e2>
 8000ee0:	e6d4      	b.n	8000c8c <__aeabi_fsub+0x8c>
 8000ee2:	1b9f      	subs	r7, r3, r6
 8000ee4:	017a      	lsls	r2, r7, #5
 8000ee6:	d400      	bmi.n	8000eea <__aeabi_fsub+0x2ea>
 8000ee8:	e737      	b.n	8000d5a <__aeabi_fsub+0x15a>
 8000eea:	1af3      	subs	r3, r6, r3
 8000eec:	000d      	movs	r5, r1
 8000eee:	e6cd      	b.n	8000c8c <__aeabi_fsub+0x8c>
 8000ef0:	24ff      	movs	r4, #255	; 0xff
 8000ef2:	2e00      	cmp	r6, #0
 8000ef4:	d100      	bne.n	8000ef8 <__aeabi_fsub+0x2f8>
 8000ef6:	e6c9      	b.n	8000c8c <__aeabi_fsub+0x8c>
 8000ef8:	2280      	movs	r2, #128	; 0x80
 8000efa:	4650      	mov	r0, sl
 8000efc:	03d2      	lsls	r2, r2, #15
 8000efe:	4210      	tst	r0, r2
 8000f00:	d0a4      	beq.n	8000e4c <__aeabi_fsub+0x24c>
 8000f02:	4660      	mov	r0, ip
 8000f04:	4210      	tst	r0, r2
 8000f06:	d1a1      	bne.n	8000e4c <__aeabi_fsub+0x24c>
 8000f08:	0033      	movs	r3, r6
 8000f0a:	000d      	movs	r5, r1
 8000f0c:	24ff      	movs	r4, #255	; 0xff
 8000f0e:	e6bd      	b.n	8000c8c <__aeabi_fsub+0x8c>
 8000f10:	0033      	movs	r3, r6
 8000f12:	24ff      	movs	r4, #255	; 0xff
 8000f14:	e6ba      	b.n	8000c8c <__aeabi_fsub+0x8c>
 8000f16:	2301      	movs	r3, #1
 8000f18:	e76e      	b.n	8000df8 <__aeabi_fsub+0x1f8>
 8000f1a:	0033      	movs	r3, r6
 8000f1c:	0004      	movs	r4, r0
 8000f1e:	e6b5      	b.n	8000c8c <__aeabi_fsub+0x8c>
 8000f20:	2700      	movs	r7, #0
 8000f22:	2200      	movs	r2, #0
 8000f24:	e71c      	b.n	8000d60 <__aeabi_fsub+0x160>
 8000f26:	0033      	movs	r3, r6
 8000f28:	e6b0      	b.n	8000c8c <__aeabi_fsub+0x8c>
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	e7c0      	b.n	8000eb0 <__aeabi_fsub+0x2b0>
 8000f2e:	46c0      	nop			; (mov r8, r8)
 8000f30:	7dffffff 	.word	0x7dffffff
 8000f34:	fbffffff 	.word	0xfbffffff

08000f38 <__aeabi_f2iz>:
 8000f38:	0241      	lsls	r1, r0, #9
 8000f3a:	0043      	lsls	r3, r0, #1
 8000f3c:	0fc2      	lsrs	r2, r0, #31
 8000f3e:	0a49      	lsrs	r1, r1, #9
 8000f40:	0e1b      	lsrs	r3, r3, #24
 8000f42:	2000      	movs	r0, #0
 8000f44:	2b7e      	cmp	r3, #126	; 0x7e
 8000f46:	dd0d      	ble.n	8000f64 <__aeabi_f2iz+0x2c>
 8000f48:	2b9d      	cmp	r3, #157	; 0x9d
 8000f4a:	dc0c      	bgt.n	8000f66 <__aeabi_f2iz+0x2e>
 8000f4c:	2080      	movs	r0, #128	; 0x80
 8000f4e:	0400      	lsls	r0, r0, #16
 8000f50:	4301      	orrs	r1, r0
 8000f52:	2b95      	cmp	r3, #149	; 0x95
 8000f54:	dc0a      	bgt.n	8000f6c <__aeabi_f2iz+0x34>
 8000f56:	2096      	movs	r0, #150	; 0x96
 8000f58:	1ac3      	subs	r3, r0, r3
 8000f5a:	40d9      	lsrs	r1, r3
 8000f5c:	4248      	negs	r0, r1
 8000f5e:	2a00      	cmp	r2, #0
 8000f60:	d100      	bne.n	8000f64 <__aeabi_f2iz+0x2c>
 8000f62:	0008      	movs	r0, r1
 8000f64:	4770      	bx	lr
 8000f66:	4b03      	ldr	r3, [pc, #12]	; (8000f74 <__aeabi_f2iz+0x3c>)
 8000f68:	18d0      	adds	r0, r2, r3
 8000f6a:	e7fb      	b.n	8000f64 <__aeabi_f2iz+0x2c>
 8000f6c:	3b96      	subs	r3, #150	; 0x96
 8000f6e:	4099      	lsls	r1, r3
 8000f70:	e7f4      	b.n	8000f5c <__aeabi_f2iz+0x24>
 8000f72:	46c0      	nop			; (mov r8, r8)
 8000f74:	7fffffff 	.word	0x7fffffff

08000f78 <__aeabi_dadd>:
 8000f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f7a:	4645      	mov	r5, r8
 8000f7c:	46de      	mov	lr, fp
 8000f7e:	4657      	mov	r7, sl
 8000f80:	464e      	mov	r6, r9
 8000f82:	030c      	lsls	r4, r1, #12
 8000f84:	b5e0      	push	{r5, r6, r7, lr}
 8000f86:	004e      	lsls	r6, r1, #1
 8000f88:	0fc9      	lsrs	r1, r1, #31
 8000f8a:	4688      	mov	r8, r1
 8000f8c:	000d      	movs	r5, r1
 8000f8e:	0a61      	lsrs	r1, r4, #9
 8000f90:	0f44      	lsrs	r4, r0, #29
 8000f92:	430c      	orrs	r4, r1
 8000f94:	00c7      	lsls	r7, r0, #3
 8000f96:	0319      	lsls	r1, r3, #12
 8000f98:	0058      	lsls	r0, r3, #1
 8000f9a:	0fdb      	lsrs	r3, r3, #31
 8000f9c:	469b      	mov	fp, r3
 8000f9e:	0a4b      	lsrs	r3, r1, #9
 8000fa0:	0f51      	lsrs	r1, r2, #29
 8000fa2:	430b      	orrs	r3, r1
 8000fa4:	0d76      	lsrs	r6, r6, #21
 8000fa6:	0d40      	lsrs	r0, r0, #21
 8000fa8:	0019      	movs	r1, r3
 8000faa:	00d2      	lsls	r2, r2, #3
 8000fac:	45d8      	cmp	r8, fp
 8000fae:	d100      	bne.n	8000fb2 <__aeabi_dadd+0x3a>
 8000fb0:	e0ae      	b.n	8001110 <__aeabi_dadd+0x198>
 8000fb2:	1a35      	subs	r5, r6, r0
 8000fb4:	2d00      	cmp	r5, #0
 8000fb6:	dc00      	bgt.n	8000fba <__aeabi_dadd+0x42>
 8000fb8:	e0f6      	b.n	80011a8 <__aeabi_dadd+0x230>
 8000fba:	2800      	cmp	r0, #0
 8000fbc:	d10f      	bne.n	8000fde <__aeabi_dadd+0x66>
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	d100      	bne.n	8000fc4 <__aeabi_dadd+0x4c>
 8000fc2:	e0db      	b.n	800117c <__aeabi_dadd+0x204>
 8000fc4:	1e6b      	subs	r3, r5, #1
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d000      	beq.n	8000fcc <__aeabi_dadd+0x54>
 8000fca:	e137      	b.n	800123c <__aeabi_dadd+0x2c4>
 8000fcc:	1aba      	subs	r2, r7, r2
 8000fce:	4297      	cmp	r7, r2
 8000fd0:	41bf      	sbcs	r7, r7
 8000fd2:	1a64      	subs	r4, r4, r1
 8000fd4:	427f      	negs	r7, r7
 8000fd6:	1be4      	subs	r4, r4, r7
 8000fd8:	2601      	movs	r6, #1
 8000fda:	0017      	movs	r7, r2
 8000fdc:	e024      	b.n	8001028 <__aeabi_dadd+0xb0>
 8000fde:	4bc6      	ldr	r3, [pc, #792]	; (80012f8 <__aeabi_dadd+0x380>)
 8000fe0:	429e      	cmp	r6, r3
 8000fe2:	d04d      	beq.n	8001080 <__aeabi_dadd+0x108>
 8000fe4:	2380      	movs	r3, #128	; 0x80
 8000fe6:	041b      	lsls	r3, r3, #16
 8000fe8:	4319      	orrs	r1, r3
 8000fea:	2d38      	cmp	r5, #56	; 0x38
 8000fec:	dd00      	ble.n	8000ff0 <__aeabi_dadd+0x78>
 8000fee:	e107      	b.n	8001200 <__aeabi_dadd+0x288>
 8000ff0:	2d1f      	cmp	r5, #31
 8000ff2:	dd00      	ble.n	8000ff6 <__aeabi_dadd+0x7e>
 8000ff4:	e138      	b.n	8001268 <__aeabi_dadd+0x2f0>
 8000ff6:	2020      	movs	r0, #32
 8000ff8:	1b43      	subs	r3, r0, r5
 8000ffa:	469a      	mov	sl, r3
 8000ffc:	000b      	movs	r3, r1
 8000ffe:	4650      	mov	r0, sl
 8001000:	4083      	lsls	r3, r0
 8001002:	4699      	mov	r9, r3
 8001004:	0013      	movs	r3, r2
 8001006:	4648      	mov	r0, r9
 8001008:	40eb      	lsrs	r3, r5
 800100a:	4318      	orrs	r0, r3
 800100c:	0003      	movs	r3, r0
 800100e:	4650      	mov	r0, sl
 8001010:	4082      	lsls	r2, r0
 8001012:	1e50      	subs	r0, r2, #1
 8001014:	4182      	sbcs	r2, r0
 8001016:	40e9      	lsrs	r1, r5
 8001018:	431a      	orrs	r2, r3
 800101a:	1aba      	subs	r2, r7, r2
 800101c:	1a61      	subs	r1, r4, r1
 800101e:	4297      	cmp	r7, r2
 8001020:	41a4      	sbcs	r4, r4
 8001022:	0017      	movs	r7, r2
 8001024:	4264      	negs	r4, r4
 8001026:	1b0c      	subs	r4, r1, r4
 8001028:	0223      	lsls	r3, r4, #8
 800102a:	d562      	bpl.n	80010f2 <__aeabi_dadd+0x17a>
 800102c:	0264      	lsls	r4, r4, #9
 800102e:	0a65      	lsrs	r5, r4, #9
 8001030:	2d00      	cmp	r5, #0
 8001032:	d100      	bne.n	8001036 <__aeabi_dadd+0xbe>
 8001034:	e0df      	b.n	80011f6 <__aeabi_dadd+0x27e>
 8001036:	0028      	movs	r0, r5
 8001038:	f000 fb7a 	bl	8001730 <__clzsi2>
 800103c:	0003      	movs	r3, r0
 800103e:	3b08      	subs	r3, #8
 8001040:	2b1f      	cmp	r3, #31
 8001042:	dd00      	ble.n	8001046 <__aeabi_dadd+0xce>
 8001044:	e0d2      	b.n	80011ec <__aeabi_dadd+0x274>
 8001046:	2220      	movs	r2, #32
 8001048:	003c      	movs	r4, r7
 800104a:	1ad2      	subs	r2, r2, r3
 800104c:	409d      	lsls	r5, r3
 800104e:	40d4      	lsrs	r4, r2
 8001050:	409f      	lsls	r7, r3
 8001052:	4325      	orrs	r5, r4
 8001054:	429e      	cmp	r6, r3
 8001056:	dd00      	ble.n	800105a <__aeabi_dadd+0xe2>
 8001058:	e0c4      	b.n	80011e4 <__aeabi_dadd+0x26c>
 800105a:	1b9e      	subs	r6, r3, r6
 800105c:	1c73      	adds	r3, r6, #1
 800105e:	2b1f      	cmp	r3, #31
 8001060:	dd00      	ble.n	8001064 <__aeabi_dadd+0xec>
 8001062:	e0f1      	b.n	8001248 <__aeabi_dadd+0x2d0>
 8001064:	2220      	movs	r2, #32
 8001066:	0038      	movs	r0, r7
 8001068:	0029      	movs	r1, r5
 800106a:	1ad2      	subs	r2, r2, r3
 800106c:	40d8      	lsrs	r0, r3
 800106e:	4091      	lsls	r1, r2
 8001070:	4097      	lsls	r7, r2
 8001072:	002c      	movs	r4, r5
 8001074:	4301      	orrs	r1, r0
 8001076:	1e78      	subs	r0, r7, #1
 8001078:	4187      	sbcs	r7, r0
 800107a:	40dc      	lsrs	r4, r3
 800107c:	2600      	movs	r6, #0
 800107e:	430f      	orrs	r7, r1
 8001080:	077b      	lsls	r3, r7, #29
 8001082:	d009      	beq.n	8001098 <__aeabi_dadd+0x120>
 8001084:	230f      	movs	r3, #15
 8001086:	403b      	ands	r3, r7
 8001088:	2b04      	cmp	r3, #4
 800108a:	d005      	beq.n	8001098 <__aeabi_dadd+0x120>
 800108c:	1d3b      	adds	r3, r7, #4
 800108e:	42bb      	cmp	r3, r7
 8001090:	41bf      	sbcs	r7, r7
 8001092:	427f      	negs	r7, r7
 8001094:	19e4      	adds	r4, r4, r7
 8001096:	001f      	movs	r7, r3
 8001098:	0223      	lsls	r3, r4, #8
 800109a:	d52c      	bpl.n	80010f6 <__aeabi_dadd+0x17e>
 800109c:	4b96      	ldr	r3, [pc, #600]	; (80012f8 <__aeabi_dadd+0x380>)
 800109e:	3601      	adds	r6, #1
 80010a0:	429e      	cmp	r6, r3
 80010a2:	d100      	bne.n	80010a6 <__aeabi_dadd+0x12e>
 80010a4:	e09a      	b.n	80011dc <__aeabi_dadd+0x264>
 80010a6:	4645      	mov	r5, r8
 80010a8:	4b94      	ldr	r3, [pc, #592]	; (80012fc <__aeabi_dadd+0x384>)
 80010aa:	08ff      	lsrs	r7, r7, #3
 80010ac:	401c      	ands	r4, r3
 80010ae:	0760      	lsls	r0, r4, #29
 80010b0:	0576      	lsls	r6, r6, #21
 80010b2:	0264      	lsls	r4, r4, #9
 80010b4:	4307      	orrs	r7, r0
 80010b6:	0b24      	lsrs	r4, r4, #12
 80010b8:	0d76      	lsrs	r6, r6, #21
 80010ba:	2100      	movs	r1, #0
 80010bc:	0324      	lsls	r4, r4, #12
 80010be:	0b23      	lsrs	r3, r4, #12
 80010c0:	0d0c      	lsrs	r4, r1, #20
 80010c2:	4a8f      	ldr	r2, [pc, #572]	; (8001300 <__aeabi_dadd+0x388>)
 80010c4:	0524      	lsls	r4, r4, #20
 80010c6:	431c      	orrs	r4, r3
 80010c8:	4014      	ands	r4, r2
 80010ca:	0533      	lsls	r3, r6, #20
 80010cc:	4323      	orrs	r3, r4
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	07ed      	lsls	r5, r5, #31
 80010d2:	085b      	lsrs	r3, r3, #1
 80010d4:	432b      	orrs	r3, r5
 80010d6:	0038      	movs	r0, r7
 80010d8:	0019      	movs	r1, r3
 80010da:	bc3c      	pop	{r2, r3, r4, r5}
 80010dc:	4690      	mov	r8, r2
 80010de:	4699      	mov	r9, r3
 80010e0:	46a2      	mov	sl, r4
 80010e2:	46ab      	mov	fp, r5
 80010e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80010e6:	4664      	mov	r4, ip
 80010e8:	4304      	orrs	r4, r0
 80010ea:	d100      	bne.n	80010ee <__aeabi_dadd+0x176>
 80010ec:	e211      	b.n	8001512 <__aeabi_dadd+0x59a>
 80010ee:	0004      	movs	r4, r0
 80010f0:	4667      	mov	r7, ip
 80010f2:	077b      	lsls	r3, r7, #29
 80010f4:	d1c6      	bne.n	8001084 <__aeabi_dadd+0x10c>
 80010f6:	4645      	mov	r5, r8
 80010f8:	0760      	lsls	r0, r4, #29
 80010fa:	08ff      	lsrs	r7, r7, #3
 80010fc:	4307      	orrs	r7, r0
 80010fe:	08e4      	lsrs	r4, r4, #3
 8001100:	4b7d      	ldr	r3, [pc, #500]	; (80012f8 <__aeabi_dadd+0x380>)
 8001102:	429e      	cmp	r6, r3
 8001104:	d030      	beq.n	8001168 <__aeabi_dadd+0x1f0>
 8001106:	0324      	lsls	r4, r4, #12
 8001108:	0576      	lsls	r6, r6, #21
 800110a:	0b24      	lsrs	r4, r4, #12
 800110c:	0d76      	lsrs	r6, r6, #21
 800110e:	e7d4      	b.n	80010ba <__aeabi_dadd+0x142>
 8001110:	1a33      	subs	r3, r6, r0
 8001112:	469a      	mov	sl, r3
 8001114:	2b00      	cmp	r3, #0
 8001116:	dd78      	ble.n	800120a <__aeabi_dadd+0x292>
 8001118:	2800      	cmp	r0, #0
 800111a:	d031      	beq.n	8001180 <__aeabi_dadd+0x208>
 800111c:	4876      	ldr	r0, [pc, #472]	; (80012f8 <__aeabi_dadd+0x380>)
 800111e:	4286      	cmp	r6, r0
 8001120:	d0ae      	beq.n	8001080 <__aeabi_dadd+0x108>
 8001122:	2080      	movs	r0, #128	; 0x80
 8001124:	0400      	lsls	r0, r0, #16
 8001126:	4301      	orrs	r1, r0
 8001128:	4653      	mov	r3, sl
 800112a:	2b38      	cmp	r3, #56	; 0x38
 800112c:	dc00      	bgt.n	8001130 <__aeabi_dadd+0x1b8>
 800112e:	e0e9      	b.n	8001304 <__aeabi_dadd+0x38c>
 8001130:	430a      	orrs	r2, r1
 8001132:	1e51      	subs	r1, r2, #1
 8001134:	418a      	sbcs	r2, r1
 8001136:	2100      	movs	r1, #0
 8001138:	19d2      	adds	r2, r2, r7
 800113a:	42ba      	cmp	r2, r7
 800113c:	41bf      	sbcs	r7, r7
 800113e:	1909      	adds	r1, r1, r4
 8001140:	427c      	negs	r4, r7
 8001142:	0017      	movs	r7, r2
 8001144:	190c      	adds	r4, r1, r4
 8001146:	0223      	lsls	r3, r4, #8
 8001148:	d5d3      	bpl.n	80010f2 <__aeabi_dadd+0x17a>
 800114a:	4b6b      	ldr	r3, [pc, #428]	; (80012f8 <__aeabi_dadd+0x380>)
 800114c:	3601      	adds	r6, #1
 800114e:	429e      	cmp	r6, r3
 8001150:	d100      	bne.n	8001154 <__aeabi_dadd+0x1dc>
 8001152:	e13a      	b.n	80013ca <__aeabi_dadd+0x452>
 8001154:	2001      	movs	r0, #1
 8001156:	4b69      	ldr	r3, [pc, #420]	; (80012fc <__aeabi_dadd+0x384>)
 8001158:	401c      	ands	r4, r3
 800115a:	087b      	lsrs	r3, r7, #1
 800115c:	4007      	ands	r7, r0
 800115e:	431f      	orrs	r7, r3
 8001160:	07e0      	lsls	r0, r4, #31
 8001162:	4307      	orrs	r7, r0
 8001164:	0864      	lsrs	r4, r4, #1
 8001166:	e78b      	b.n	8001080 <__aeabi_dadd+0x108>
 8001168:	0023      	movs	r3, r4
 800116a:	433b      	orrs	r3, r7
 800116c:	d100      	bne.n	8001170 <__aeabi_dadd+0x1f8>
 800116e:	e1cb      	b.n	8001508 <__aeabi_dadd+0x590>
 8001170:	2280      	movs	r2, #128	; 0x80
 8001172:	0312      	lsls	r2, r2, #12
 8001174:	4314      	orrs	r4, r2
 8001176:	0324      	lsls	r4, r4, #12
 8001178:	0b24      	lsrs	r4, r4, #12
 800117a:	e79e      	b.n	80010ba <__aeabi_dadd+0x142>
 800117c:	002e      	movs	r6, r5
 800117e:	e77f      	b.n	8001080 <__aeabi_dadd+0x108>
 8001180:	0008      	movs	r0, r1
 8001182:	4310      	orrs	r0, r2
 8001184:	d100      	bne.n	8001188 <__aeabi_dadd+0x210>
 8001186:	e0b4      	b.n	80012f2 <__aeabi_dadd+0x37a>
 8001188:	1e58      	subs	r0, r3, #1
 800118a:	2800      	cmp	r0, #0
 800118c:	d000      	beq.n	8001190 <__aeabi_dadd+0x218>
 800118e:	e0de      	b.n	800134e <__aeabi_dadd+0x3d6>
 8001190:	18ba      	adds	r2, r7, r2
 8001192:	42ba      	cmp	r2, r7
 8001194:	419b      	sbcs	r3, r3
 8001196:	1864      	adds	r4, r4, r1
 8001198:	425b      	negs	r3, r3
 800119a:	18e4      	adds	r4, r4, r3
 800119c:	0017      	movs	r7, r2
 800119e:	2601      	movs	r6, #1
 80011a0:	0223      	lsls	r3, r4, #8
 80011a2:	d5a6      	bpl.n	80010f2 <__aeabi_dadd+0x17a>
 80011a4:	2602      	movs	r6, #2
 80011a6:	e7d5      	b.n	8001154 <__aeabi_dadd+0x1dc>
 80011a8:	2d00      	cmp	r5, #0
 80011aa:	d16e      	bne.n	800128a <__aeabi_dadd+0x312>
 80011ac:	1c70      	adds	r0, r6, #1
 80011ae:	0540      	lsls	r0, r0, #21
 80011b0:	0d40      	lsrs	r0, r0, #21
 80011b2:	2801      	cmp	r0, #1
 80011b4:	dc00      	bgt.n	80011b8 <__aeabi_dadd+0x240>
 80011b6:	e0f9      	b.n	80013ac <__aeabi_dadd+0x434>
 80011b8:	1ab8      	subs	r0, r7, r2
 80011ba:	4684      	mov	ip, r0
 80011bc:	4287      	cmp	r7, r0
 80011be:	4180      	sbcs	r0, r0
 80011c0:	1ae5      	subs	r5, r4, r3
 80011c2:	4240      	negs	r0, r0
 80011c4:	1a2d      	subs	r5, r5, r0
 80011c6:	0228      	lsls	r0, r5, #8
 80011c8:	d400      	bmi.n	80011cc <__aeabi_dadd+0x254>
 80011ca:	e089      	b.n	80012e0 <__aeabi_dadd+0x368>
 80011cc:	1bd7      	subs	r7, r2, r7
 80011ce:	42ba      	cmp	r2, r7
 80011d0:	4192      	sbcs	r2, r2
 80011d2:	1b1c      	subs	r4, r3, r4
 80011d4:	4252      	negs	r2, r2
 80011d6:	1aa5      	subs	r5, r4, r2
 80011d8:	46d8      	mov	r8, fp
 80011da:	e729      	b.n	8001030 <__aeabi_dadd+0xb8>
 80011dc:	4645      	mov	r5, r8
 80011de:	2400      	movs	r4, #0
 80011e0:	2700      	movs	r7, #0
 80011e2:	e76a      	b.n	80010ba <__aeabi_dadd+0x142>
 80011e4:	4c45      	ldr	r4, [pc, #276]	; (80012fc <__aeabi_dadd+0x384>)
 80011e6:	1af6      	subs	r6, r6, r3
 80011e8:	402c      	ands	r4, r5
 80011ea:	e749      	b.n	8001080 <__aeabi_dadd+0x108>
 80011ec:	003d      	movs	r5, r7
 80011ee:	3828      	subs	r0, #40	; 0x28
 80011f0:	4085      	lsls	r5, r0
 80011f2:	2700      	movs	r7, #0
 80011f4:	e72e      	b.n	8001054 <__aeabi_dadd+0xdc>
 80011f6:	0038      	movs	r0, r7
 80011f8:	f000 fa9a 	bl	8001730 <__clzsi2>
 80011fc:	3020      	adds	r0, #32
 80011fe:	e71d      	b.n	800103c <__aeabi_dadd+0xc4>
 8001200:	430a      	orrs	r2, r1
 8001202:	1e51      	subs	r1, r2, #1
 8001204:	418a      	sbcs	r2, r1
 8001206:	2100      	movs	r1, #0
 8001208:	e707      	b.n	800101a <__aeabi_dadd+0xa2>
 800120a:	2b00      	cmp	r3, #0
 800120c:	d000      	beq.n	8001210 <__aeabi_dadd+0x298>
 800120e:	e0f3      	b.n	80013f8 <__aeabi_dadd+0x480>
 8001210:	1c70      	adds	r0, r6, #1
 8001212:	0543      	lsls	r3, r0, #21
 8001214:	0d5b      	lsrs	r3, r3, #21
 8001216:	2b01      	cmp	r3, #1
 8001218:	dc00      	bgt.n	800121c <__aeabi_dadd+0x2a4>
 800121a:	e0ad      	b.n	8001378 <__aeabi_dadd+0x400>
 800121c:	4b36      	ldr	r3, [pc, #216]	; (80012f8 <__aeabi_dadd+0x380>)
 800121e:	4298      	cmp	r0, r3
 8001220:	d100      	bne.n	8001224 <__aeabi_dadd+0x2ac>
 8001222:	e0d1      	b.n	80013c8 <__aeabi_dadd+0x450>
 8001224:	18ba      	adds	r2, r7, r2
 8001226:	42ba      	cmp	r2, r7
 8001228:	41bf      	sbcs	r7, r7
 800122a:	1864      	adds	r4, r4, r1
 800122c:	427f      	negs	r7, r7
 800122e:	19e4      	adds	r4, r4, r7
 8001230:	07e7      	lsls	r7, r4, #31
 8001232:	0852      	lsrs	r2, r2, #1
 8001234:	4317      	orrs	r7, r2
 8001236:	0864      	lsrs	r4, r4, #1
 8001238:	0006      	movs	r6, r0
 800123a:	e721      	b.n	8001080 <__aeabi_dadd+0x108>
 800123c:	482e      	ldr	r0, [pc, #184]	; (80012f8 <__aeabi_dadd+0x380>)
 800123e:	4285      	cmp	r5, r0
 8001240:	d100      	bne.n	8001244 <__aeabi_dadd+0x2cc>
 8001242:	e093      	b.n	800136c <__aeabi_dadd+0x3f4>
 8001244:	001d      	movs	r5, r3
 8001246:	e6d0      	b.n	8000fea <__aeabi_dadd+0x72>
 8001248:	0029      	movs	r1, r5
 800124a:	3e1f      	subs	r6, #31
 800124c:	40f1      	lsrs	r1, r6
 800124e:	2b20      	cmp	r3, #32
 8001250:	d100      	bne.n	8001254 <__aeabi_dadd+0x2dc>
 8001252:	e08d      	b.n	8001370 <__aeabi_dadd+0x3f8>
 8001254:	2240      	movs	r2, #64	; 0x40
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	409d      	lsls	r5, r3
 800125a:	432f      	orrs	r7, r5
 800125c:	1e7d      	subs	r5, r7, #1
 800125e:	41af      	sbcs	r7, r5
 8001260:	2400      	movs	r4, #0
 8001262:	430f      	orrs	r7, r1
 8001264:	2600      	movs	r6, #0
 8001266:	e744      	b.n	80010f2 <__aeabi_dadd+0x17a>
 8001268:	002b      	movs	r3, r5
 800126a:	0008      	movs	r0, r1
 800126c:	3b20      	subs	r3, #32
 800126e:	40d8      	lsrs	r0, r3
 8001270:	0003      	movs	r3, r0
 8001272:	2d20      	cmp	r5, #32
 8001274:	d100      	bne.n	8001278 <__aeabi_dadd+0x300>
 8001276:	e07d      	b.n	8001374 <__aeabi_dadd+0x3fc>
 8001278:	2040      	movs	r0, #64	; 0x40
 800127a:	1b45      	subs	r5, r0, r5
 800127c:	40a9      	lsls	r1, r5
 800127e:	430a      	orrs	r2, r1
 8001280:	1e51      	subs	r1, r2, #1
 8001282:	418a      	sbcs	r2, r1
 8001284:	2100      	movs	r1, #0
 8001286:	431a      	orrs	r2, r3
 8001288:	e6c7      	b.n	800101a <__aeabi_dadd+0xa2>
 800128a:	2e00      	cmp	r6, #0
 800128c:	d050      	beq.n	8001330 <__aeabi_dadd+0x3b8>
 800128e:	4e1a      	ldr	r6, [pc, #104]	; (80012f8 <__aeabi_dadd+0x380>)
 8001290:	42b0      	cmp	r0, r6
 8001292:	d057      	beq.n	8001344 <__aeabi_dadd+0x3cc>
 8001294:	2680      	movs	r6, #128	; 0x80
 8001296:	426b      	negs	r3, r5
 8001298:	4699      	mov	r9, r3
 800129a:	0436      	lsls	r6, r6, #16
 800129c:	4334      	orrs	r4, r6
 800129e:	464b      	mov	r3, r9
 80012a0:	2b38      	cmp	r3, #56	; 0x38
 80012a2:	dd00      	ble.n	80012a6 <__aeabi_dadd+0x32e>
 80012a4:	e0d6      	b.n	8001454 <__aeabi_dadd+0x4dc>
 80012a6:	2b1f      	cmp	r3, #31
 80012a8:	dd00      	ble.n	80012ac <__aeabi_dadd+0x334>
 80012aa:	e135      	b.n	8001518 <__aeabi_dadd+0x5a0>
 80012ac:	2620      	movs	r6, #32
 80012ae:	1af5      	subs	r5, r6, r3
 80012b0:	0026      	movs	r6, r4
 80012b2:	40ae      	lsls	r6, r5
 80012b4:	46b2      	mov	sl, r6
 80012b6:	003e      	movs	r6, r7
 80012b8:	40de      	lsrs	r6, r3
 80012ba:	46ac      	mov	ip, r5
 80012bc:	0035      	movs	r5, r6
 80012be:	4656      	mov	r6, sl
 80012c0:	432e      	orrs	r6, r5
 80012c2:	4665      	mov	r5, ip
 80012c4:	40af      	lsls	r7, r5
 80012c6:	1e7d      	subs	r5, r7, #1
 80012c8:	41af      	sbcs	r7, r5
 80012ca:	40dc      	lsrs	r4, r3
 80012cc:	4337      	orrs	r7, r6
 80012ce:	1bd7      	subs	r7, r2, r7
 80012d0:	42ba      	cmp	r2, r7
 80012d2:	4192      	sbcs	r2, r2
 80012d4:	1b0c      	subs	r4, r1, r4
 80012d6:	4252      	negs	r2, r2
 80012d8:	1aa4      	subs	r4, r4, r2
 80012da:	0006      	movs	r6, r0
 80012dc:	46d8      	mov	r8, fp
 80012de:	e6a3      	b.n	8001028 <__aeabi_dadd+0xb0>
 80012e0:	4664      	mov	r4, ip
 80012e2:	4667      	mov	r7, ip
 80012e4:	432c      	orrs	r4, r5
 80012e6:	d000      	beq.n	80012ea <__aeabi_dadd+0x372>
 80012e8:	e6a2      	b.n	8001030 <__aeabi_dadd+0xb8>
 80012ea:	2500      	movs	r5, #0
 80012ec:	2600      	movs	r6, #0
 80012ee:	2700      	movs	r7, #0
 80012f0:	e706      	b.n	8001100 <__aeabi_dadd+0x188>
 80012f2:	001e      	movs	r6, r3
 80012f4:	e6c4      	b.n	8001080 <__aeabi_dadd+0x108>
 80012f6:	46c0      	nop			; (mov r8, r8)
 80012f8:	000007ff 	.word	0x000007ff
 80012fc:	ff7fffff 	.word	0xff7fffff
 8001300:	800fffff 	.word	0x800fffff
 8001304:	2b1f      	cmp	r3, #31
 8001306:	dc63      	bgt.n	80013d0 <__aeabi_dadd+0x458>
 8001308:	2020      	movs	r0, #32
 800130a:	1ac3      	subs	r3, r0, r3
 800130c:	0008      	movs	r0, r1
 800130e:	4098      	lsls	r0, r3
 8001310:	469c      	mov	ip, r3
 8001312:	4683      	mov	fp, r0
 8001314:	4653      	mov	r3, sl
 8001316:	0010      	movs	r0, r2
 8001318:	40d8      	lsrs	r0, r3
 800131a:	0003      	movs	r3, r0
 800131c:	4658      	mov	r0, fp
 800131e:	4318      	orrs	r0, r3
 8001320:	4663      	mov	r3, ip
 8001322:	409a      	lsls	r2, r3
 8001324:	1e53      	subs	r3, r2, #1
 8001326:	419a      	sbcs	r2, r3
 8001328:	4653      	mov	r3, sl
 800132a:	4302      	orrs	r2, r0
 800132c:	40d9      	lsrs	r1, r3
 800132e:	e703      	b.n	8001138 <__aeabi_dadd+0x1c0>
 8001330:	0026      	movs	r6, r4
 8001332:	433e      	orrs	r6, r7
 8001334:	d006      	beq.n	8001344 <__aeabi_dadd+0x3cc>
 8001336:	43eb      	mvns	r3, r5
 8001338:	4699      	mov	r9, r3
 800133a:	2b00      	cmp	r3, #0
 800133c:	d0c7      	beq.n	80012ce <__aeabi_dadd+0x356>
 800133e:	4e94      	ldr	r6, [pc, #592]	; (8001590 <__aeabi_dadd+0x618>)
 8001340:	42b0      	cmp	r0, r6
 8001342:	d1ac      	bne.n	800129e <__aeabi_dadd+0x326>
 8001344:	000c      	movs	r4, r1
 8001346:	0017      	movs	r7, r2
 8001348:	0006      	movs	r6, r0
 800134a:	46d8      	mov	r8, fp
 800134c:	e698      	b.n	8001080 <__aeabi_dadd+0x108>
 800134e:	4b90      	ldr	r3, [pc, #576]	; (8001590 <__aeabi_dadd+0x618>)
 8001350:	459a      	cmp	sl, r3
 8001352:	d00b      	beq.n	800136c <__aeabi_dadd+0x3f4>
 8001354:	4682      	mov	sl, r0
 8001356:	e6e7      	b.n	8001128 <__aeabi_dadd+0x1b0>
 8001358:	2800      	cmp	r0, #0
 800135a:	d000      	beq.n	800135e <__aeabi_dadd+0x3e6>
 800135c:	e09e      	b.n	800149c <__aeabi_dadd+0x524>
 800135e:	0018      	movs	r0, r3
 8001360:	4310      	orrs	r0, r2
 8001362:	d100      	bne.n	8001366 <__aeabi_dadd+0x3ee>
 8001364:	e0e9      	b.n	800153a <__aeabi_dadd+0x5c2>
 8001366:	001c      	movs	r4, r3
 8001368:	0017      	movs	r7, r2
 800136a:	46d8      	mov	r8, fp
 800136c:	4e88      	ldr	r6, [pc, #544]	; (8001590 <__aeabi_dadd+0x618>)
 800136e:	e687      	b.n	8001080 <__aeabi_dadd+0x108>
 8001370:	2500      	movs	r5, #0
 8001372:	e772      	b.n	800125a <__aeabi_dadd+0x2e2>
 8001374:	2100      	movs	r1, #0
 8001376:	e782      	b.n	800127e <__aeabi_dadd+0x306>
 8001378:	0023      	movs	r3, r4
 800137a:	433b      	orrs	r3, r7
 800137c:	2e00      	cmp	r6, #0
 800137e:	d000      	beq.n	8001382 <__aeabi_dadd+0x40a>
 8001380:	e0ab      	b.n	80014da <__aeabi_dadd+0x562>
 8001382:	2b00      	cmp	r3, #0
 8001384:	d100      	bne.n	8001388 <__aeabi_dadd+0x410>
 8001386:	e0e7      	b.n	8001558 <__aeabi_dadd+0x5e0>
 8001388:	000b      	movs	r3, r1
 800138a:	4313      	orrs	r3, r2
 800138c:	d100      	bne.n	8001390 <__aeabi_dadd+0x418>
 800138e:	e677      	b.n	8001080 <__aeabi_dadd+0x108>
 8001390:	18ba      	adds	r2, r7, r2
 8001392:	42ba      	cmp	r2, r7
 8001394:	41bf      	sbcs	r7, r7
 8001396:	1864      	adds	r4, r4, r1
 8001398:	427f      	negs	r7, r7
 800139a:	19e4      	adds	r4, r4, r7
 800139c:	0223      	lsls	r3, r4, #8
 800139e:	d400      	bmi.n	80013a2 <__aeabi_dadd+0x42a>
 80013a0:	e0f2      	b.n	8001588 <__aeabi_dadd+0x610>
 80013a2:	4b7c      	ldr	r3, [pc, #496]	; (8001594 <__aeabi_dadd+0x61c>)
 80013a4:	0017      	movs	r7, r2
 80013a6:	401c      	ands	r4, r3
 80013a8:	0006      	movs	r6, r0
 80013aa:	e669      	b.n	8001080 <__aeabi_dadd+0x108>
 80013ac:	0020      	movs	r0, r4
 80013ae:	4338      	orrs	r0, r7
 80013b0:	2e00      	cmp	r6, #0
 80013b2:	d1d1      	bne.n	8001358 <__aeabi_dadd+0x3e0>
 80013b4:	2800      	cmp	r0, #0
 80013b6:	d15b      	bne.n	8001470 <__aeabi_dadd+0x4f8>
 80013b8:	001c      	movs	r4, r3
 80013ba:	4314      	orrs	r4, r2
 80013bc:	d100      	bne.n	80013c0 <__aeabi_dadd+0x448>
 80013be:	e0a8      	b.n	8001512 <__aeabi_dadd+0x59a>
 80013c0:	001c      	movs	r4, r3
 80013c2:	0017      	movs	r7, r2
 80013c4:	46d8      	mov	r8, fp
 80013c6:	e65b      	b.n	8001080 <__aeabi_dadd+0x108>
 80013c8:	0006      	movs	r6, r0
 80013ca:	2400      	movs	r4, #0
 80013cc:	2700      	movs	r7, #0
 80013ce:	e697      	b.n	8001100 <__aeabi_dadd+0x188>
 80013d0:	4650      	mov	r0, sl
 80013d2:	000b      	movs	r3, r1
 80013d4:	3820      	subs	r0, #32
 80013d6:	40c3      	lsrs	r3, r0
 80013d8:	4699      	mov	r9, r3
 80013da:	4653      	mov	r3, sl
 80013dc:	2b20      	cmp	r3, #32
 80013de:	d100      	bne.n	80013e2 <__aeabi_dadd+0x46a>
 80013e0:	e095      	b.n	800150e <__aeabi_dadd+0x596>
 80013e2:	2340      	movs	r3, #64	; 0x40
 80013e4:	4650      	mov	r0, sl
 80013e6:	1a1b      	subs	r3, r3, r0
 80013e8:	4099      	lsls	r1, r3
 80013ea:	430a      	orrs	r2, r1
 80013ec:	1e51      	subs	r1, r2, #1
 80013ee:	418a      	sbcs	r2, r1
 80013f0:	464b      	mov	r3, r9
 80013f2:	2100      	movs	r1, #0
 80013f4:	431a      	orrs	r2, r3
 80013f6:	e69f      	b.n	8001138 <__aeabi_dadd+0x1c0>
 80013f8:	2e00      	cmp	r6, #0
 80013fa:	d130      	bne.n	800145e <__aeabi_dadd+0x4e6>
 80013fc:	0026      	movs	r6, r4
 80013fe:	433e      	orrs	r6, r7
 8001400:	d067      	beq.n	80014d2 <__aeabi_dadd+0x55a>
 8001402:	43db      	mvns	r3, r3
 8001404:	469a      	mov	sl, r3
 8001406:	2b00      	cmp	r3, #0
 8001408:	d01c      	beq.n	8001444 <__aeabi_dadd+0x4cc>
 800140a:	4e61      	ldr	r6, [pc, #388]	; (8001590 <__aeabi_dadd+0x618>)
 800140c:	42b0      	cmp	r0, r6
 800140e:	d060      	beq.n	80014d2 <__aeabi_dadd+0x55a>
 8001410:	4653      	mov	r3, sl
 8001412:	2b38      	cmp	r3, #56	; 0x38
 8001414:	dd00      	ble.n	8001418 <__aeabi_dadd+0x4a0>
 8001416:	e096      	b.n	8001546 <__aeabi_dadd+0x5ce>
 8001418:	2b1f      	cmp	r3, #31
 800141a:	dd00      	ble.n	800141e <__aeabi_dadd+0x4a6>
 800141c:	e09f      	b.n	800155e <__aeabi_dadd+0x5e6>
 800141e:	2620      	movs	r6, #32
 8001420:	1af3      	subs	r3, r6, r3
 8001422:	0026      	movs	r6, r4
 8001424:	409e      	lsls	r6, r3
 8001426:	469c      	mov	ip, r3
 8001428:	46b3      	mov	fp, r6
 800142a:	4653      	mov	r3, sl
 800142c:	003e      	movs	r6, r7
 800142e:	40de      	lsrs	r6, r3
 8001430:	0033      	movs	r3, r6
 8001432:	465e      	mov	r6, fp
 8001434:	431e      	orrs	r6, r3
 8001436:	4663      	mov	r3, ip
 8001438:	409f      	lsls	r7, r3
 800143a:	1e7b      	subs	r3, r7, #1
 800143c:	419f      	sbcs	r7, r3
 800143e:	4653      	mov	r3, sl
 8001440:	40dc      	lsrs	r4, r3
 8001442:	4337      	orrs	r7, r6
 8001444:	18bf      	adds	r7, r7, r2
 8001446:	4297      	cmp	r7, r2
 8001448:	4192      	sbcs	r2, r2
 800144a:	1864      	adds	r4, r4, r1
 800144c:	4252      	negs	r2, r2
 800144e:	18a4      	adds	r4, r4, r2
 8001450:	0006      	movs	r6, r0
 8001452:	e678      	b.n	8001146 <__aeabi_dadd+0x1ce>
 8001454:	4327      	orrs	r7, r4
 8001456:	1e7c      	subs	r4, r7, #1
 8001458:	41a7      	sbcs	r7, r4
 800145a:	2400      	movs	r4, #0
 800145c:	e737      	b.n	80012ce <__aeabi_dadd+0x356>
 800145e:	4e4c      	ldr	r6, [pc, #304]	; (8001590 <__aeabi_dadd+0x618>)
 8001460:	42b0      	cmp	r0, r6
 8001462:	d036      	beq.n	80014d2 <__aeabi_dadd+0x55a>
 8001464:	2680      	movs	r6, #128	; 0x80
 8001466:	425b      	negs	r3, r3
 8001468:	0436      	lsls	r6, r6, #16
 800146a:	469a      	mov	sl, r3
 800146c:	4334      	orrs	r4, r6
 800146e:	e7cf      	b.n	8001410 <__aeabi_dadd+0x498>
 8001470:	0018      	movs	r0, r3
 8001472:	4310      	orrs	r0, r2
 8001474:	d100      	bne.n	8001478 <__aeabi_dadd+0x500>
 8001476:	e603      	b.n	8001080 <__aeabi_dadd+0x108>
 8001478:	1ab8      	subs	r0, r7, r2
 800147a:	4684      	mov	ip, r0
 800147c:	4567      	cmp	r7, ip
 800147e:	41ad      	sbcs	r5, r5
 8001480:	1ae0      	subs	r0, r4, r3
 8001482:	426d      	negs	r5, r5
 8001484:	1b40      	subs	r0, r0, r5
 8001486:	0205      	lsls	r5, r0, #8
 8001488:	d400      	bmi.n	800148c <__aeabi_dadd+0x514>
 800148a:	e62c      	b.n	80010e6 <__aeabi_dadd+0x16e>
 800148c:	1bd7      	subs	r7, r2, r7
 800148e:	42ba      	cmp	r2, r7
 8001490:	4192      	sbcs	r2, r2
 8001492:	1b1c      	subs	r4, r3, r4
 8001494:	4252      	negs	r2, r2
 8001496:	1aa4      	subs	r4, r4, r2
 8001498:	46d8      	mov	r8, fp
 800149a:	e5f1      	b.n	8001080 <__aeabi_dadd+0x108>
 800149c:	0018      	movs	r0, r3
 800149e:	4310      	orrs	r0, r2
 80014a0:	d100      	bne.n	80014a4 <__aeabi_dadd+0x52c>
 80014a2:	e763      	b.n	800136c <__aeabi_dadd+0x3f4>
 80014a4:	08f8      	lsrs	r0, r7, #3
 80014a6:	0767      	lsls	r7, r4, #29
 80014a8:	4307      	orrs	r7, r0
 80014aa:	2080      	movs	r0, #128	; 0x80
 80014ac:	08e4      	lsrs	r4, r4, #3
 80014ae:	0300      	lsls	r0, r0, #12
 80014b0:	4204      	tst	r4, r0
 80014b2:	d008      	beq.n	80014c6 <__aeabi_dadd+0x54e>
 80014b4:	08dd      	lsrs	r5, r3, #3
 80014b6:	4205      	tst	r5, r0
 80014b8:	d105      	bne.n	80014c6 <__aeabi_dadd+0x54e>
 80014ba:	08d2      	lsrs	r2, r2, #3
 80014bc:	0759      	lsls	r1, r3, #29
 80014be:	4311      	orrs	r1, r2
 80014c0:	000f      	movs	r7, r1
 80014c2:	002c      	movs	r4, r5
 80014c4:	46d8      	mov	r8, fp
 80014c6:	0f7b      	lsrs	r3, r7, #29
 80014c8:	00e4      	lsls	r4, r4, #3
 80014ca:	431c      	orrs	r4, r3
 80014cc:	00ff      	lsls	r7, r7, #3
 80014ce:	4e30      	ldr	r6, [pc, #192]	; (8001590 <__aeabi_dadd+0x618>)
 80014d0:	e5d6      	b.n	8001080 <__aeabi_dadd+0x108>
 80014d2:	000c      	movs	r4, r1
 80014d4:	0017      	movs	r7, r2
 80014d6:	0006      	movs	r6, r0
 80014d8:	e5d2      	b.n	8001080 <__aeabi_dadd+0x108>
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d038      	beq.n	8001550 <__aeabi_dadd+0x5d8>
 80014de:	000b      	movs	r3, r1
 80014e0:	4313      	orrs	r3, r2
 80014e2:	d100      	bne.n	80014e6 <__aeabi_dadd+0x56e>
 80014e4:	e742      	b.n	800136c <__aeabi_dadd+0x3f4>
 80014e6:	08f8      	lsrs	r0, r7, #3
 80014e8:	0767      	lsls	r7, r4, #29
 80014ea:	4307      	orrs	r7, r0
 80014ec:	2080      	movs	r0, #128	; 0x80
 80014ee:	08e4      	lsrs	r4, r4, #3
 80014f0:	0300      	lsls	r0, r0, #12
 80014f2:	4204      	tst	r4, r0
 80014f4:	d0e7      	beq.n	80014c6 <__aeabi_dadd+0x54e>
 80014f6:	08cb      	lsrs	r3, r1, #3
 80014f8:	4203      	tst	r3, r0
 80014fa:	d1e4      	bne.n	80014c6 <__aeabi_dadd+0x54e>
 80014fc:	08d2      	lsrs	r2, r2, #3
 80014fe:	0749      	lsls	r1, r1, #29
 8001500:	4311      	orrs	r1, r2
 8001502:	000f      	movs	r7, r1
 8001504:	001c      	movs	r4, r3
 8001506:	e7de      	b.n	80014c6 <__aeabi_dadd+0x54e>
 8001508:	2700      	movs	r7, #0
 800150a:	2400      	movs	r4, #0
 800150c:	e5d5      	b.n	80010ba <__aeabi_dadd+0x142>
 800150e:	2100      	movs	r1, #0
 8001510:	e76b      	b.n	80013ea <__aeabi_dadd+0x472>
 8001512:	2500      	movs	r5, #0
 8001514:	2700      	movs	r7, #0
 8001516:	e5f3      	b.n	8001100 <__aeabi_dadd+0x188>
 8001518:	464e      	mov	r6, r9
 800151a:	0025      	movs	r5, r4
 800151c:	3e20      	subs	r6, #32
 800151e:	40f5      	lsrs	r5, r6
 8001520:	464b      	mov	r3, r9
 8001522:	002e      	movs	r6, r5
 8001524:	2b20      	cmp	r3, #32
 8001526:	d02d      	beq.n	8001584 <__aeabi_dadd+0x60c>
 8001528:	2540      	movs	r5, #64	; 0x40
 800152a:	1aed      	subs	r5, r5, r3
 800152c:	40ac      	lsls	r4, r5
 800152e:	4327      	orrs	r7, r4
 8001530:	1e7c      	subs	r4, r7, #1
 8001532:	41a7      	sbcs	r7, r4
 8001534:	2400      	movs	r4, #0
 8001536:	4337      	orrs	r7, r6
 8001538:	e6c9      	b.n	80012ce <__aeabi_dadd+0x356>
 800153a:	2480      	movs	r4, #128	; 0x80
 800153c:	2500      	movs	r5, #0
 800153e:	0324      	lsls	r4, r4, #12
 8001540:	4e13      	ldr	r6, [pc, #76]	; (8001590 <__aeabi_dadd+0x618>)
 8001542:	2700      	movs	r7, #0
 8001544:	e5dc      	b.n	8001100 <__aeabi_dadd+0x188>
 8001546:	4327      	orrs	r7, r4
 8001548:	1e7c      	subs	r4, r7, #1
 800154a:	41a7      	sbcs	r7, r4
 800154c:	2400      	movs	r4, #0
 800154e:	e779      	b.n	8001444 <__aeabi_dadd+0x4cc>
 8001550:	000c      	movs	r4, r1
 8001552:	0017      	movs	r7, r2
 8001554:	4e0e      	ldr	r6, [pc, #56]	; (8001590 <__aeabi_dadd+0x618>)
 8001556:	e593      	b.n	8001080 <__aeabi_dadd+0x108>
 8001558:	000c      	movs	r4, r1
 800155a:	0017      	movs	r7, r2
 800155c:	e590      	b.n	8001080 <__aeabi_dadd+0x108>
 800155e:	4656      	mov	r6, sl
 8001560:	0023      	movs	r3, r4
 8001562:	3e20      	subs	r6, #32
 8001564:	40f3      	lsrs	r3, r6
 8001566:	4699      	mov	r9, r3
 8001568:	4653      	mov	r3, sl
 800156a:	2b20      	cmp	r3, #32
 800156c:	d00e      	beq.n	800158c <__aeabi_dadd+0x614>
 800156e:	2340      	movs	r3, #64	; 0x40
 8001570:	4656      	mov	r6, sl
 8001572:	1b9b      	subs	r3, r3, r6
 8001574:	409c      	lsls	r4, r3
 8001576:	4327      	orrs	r7, r4
 8001578:	1e7c      	subs	r4, r7, #1
 800157a:	41a7      	sbcs	r7, r4
 800157c:	464b      	mov	r3, r9
 800157e:	2400      	movs	r4, #0
 8001580:	431f      	orrs	r7, r3
 8001582:	e75f      	b.n	8001444 <__aeabi_dadd+0x4cc>
 8001584:	2400      	movs	r4, #0
 8001586:	e7d2      	b.n	800152e <__aeabi_dadd+0x5b6>
 8001588:	0017      	movs	r7, r2
 800158a:	e5b2      	b.n	80010f2 <__aeabi_dadd+0x17a>
 800158c:	2400      	movs	r4, #0
 800158e:	e7f2      	b.n	8001576 <__aeabi_dadd+0x5fe>
 8001590:	000007ff 	.word	0x000007ff
 8001594:	ff7fffff 	.word	0xff7fffff

08001598 <__aeabi_i2d>:
 8001598:	b570      	push	{r4, r5, r6, lr}
 800159a:	2800      	cmp	r0, #0
 800159c:	d030      	beq.n	8001600 <__aeabi_i2d+0x68>
 800159e:	17c3      	asrs	r3, r0, #31
 80015a0:	18c4      	adds	r4, r0, r3
 80015a2:	405c      	eors	r4, r3
 80015a4:	0fc5      	lsrs	r5, r0, #31
 80015a6:	0020      	movs	r0, r4
 80015a8:	f000 f8c2 	bl	8001730 <__clzsi2>
 80015ac:	4b17      	ldr	r3, [pc, #92]	; (800160c <__aeabi_i2d+0x74>)
 80015ae:	4a18      	ldr	r2, [pc, #96]	; (8001610 <__aeabi_i2d+0x78>)
 80015b0:	1a1b      	subs	r3, r3, r0
 80015b2:	1ad2      	subs	r2, r2, r3
 80015b4:	2a1f      	cmp	r2, #31
 80015b6:	dd18      	ble.n	80015ea <__aeabi_i2d+0x52>
 80015b8:	4a16      	ldr	r2, [pc, #88]	; (8001614 <__aeabi_i2d+0x7c>)
 80015ba:	1ad2      	subs	r2, r2, r3
 80015bc:	4094      	lsls	r4, r2
 80015be:	2200      	movs	r2, #0
 80015c0:	0324      	lsls	r4, r4, #12
 80015c2:	055b      	lsls	r3, r3, #21
 80015c4:	0b24      	lsrs	r4, r4, #12
 80015c6:	0d5b      	lsrs	r3, r3, #21
 80015c8:	2100      	movs	r1, #0
 80015ca:	0010      	movs	r0, r2
 80015cc:	0324      	lsls	r4, r4, #12
 80015ce:	0d0a      	lsrs	r2, r1, #20
 80015d0:	0b24      	lsrs	r4, r4, #12
 80015d2:	0512      	lsls	r2, r2, #20
 80015d4:	4322      	orrs	r2, r4
 80015d6:	4c10      	ldr	r4, [pc, #64]	; (8001618 <__aeabi_i2d+0x80>)
 80015d8:	051b      	lsls	r3, r3, #20
 80015da:	4022      	ands	r2, r4
 80015dc:	4313      	orrs	r3, r2
 80015de:	005b      	lsls	r3, r3, #1
 80015e0:	07ed      	lsls	r5, r5, #31
 80015e2:	085b      	lsrs	r3, r3, #1
 80015e4:	432b      	orrs	r3, r5
 80015e6:	0019      	movs	r1, r3
 80015e8:	bd70      	pop	{r4, r5, r6, pc}
 80015ea:	0021      	movs	r1, r4
 80015ec:	4091      	lsls	r1, r2
 80015ee:	000a      	movs	r2, r1
 80015f0:	210b      	movs	r1, #11
 80015f2:	1a08      	subs	r0, r1, r0
 80015f4:	40c4      	lsrs	r4, r0
 80015f6:	055b      	lsls	r3, r3, #21
 80015f8:	0324      	lsls	r4, r4, #12
 80015fa:	0b24      	lsrs	r4, r4, #12
 80015fc:	0d5b      	lsrs	r3, r3, #21
 80015fe:	e7e3      	b.n	80015c8 <__aeabi_i2d+0x30>
 8001600:	2500      	movs	r5, #0
 8001602:	2300      	movs	r3, #0
 8001604:	2400      	movs	r4, #0
 8001606:	2200      	movs	r2, #0
 8001608:	e7de      	b.n	80015c8 <__aeabi_i2d+0x30>
 800160a:	46c0      	nop			; (mov r8, r8)
 800160c:	0000041e 	.word	0x0000041e
 8001610:	00000433 	.word	0x00000433
 8001614:	00000413 	.word	0x00000413
 8001618:	800fffff 	.word	0x800fffff

0800161c <__aeabi_d2f>:
 800161c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800161e:	004c      	lsls	r4, r1, #1
 8001620:	0d64      	lsrs	r4, r4, #21
 8001622:	030b      	lsls	r3, r1, #12
 8001624:	1c62      	adds	r2, r4, #1
 8001626:	0f45      	lsrs	r5, r0, #29
 8001628:	0a5b      	lsrs	r3, r3, #9
 800162a:	0552      	lsls	r2, r2, #21
 800162c:	432b      	orrs	r3, r5
 800162e:	0fc9      	lsrs	r1, r1, #31
 8001630:	00c5      	lsls	r5, r0, #3
 8001632:	0d52      	lsrs	r2, r2, #21
 8001634:	2a01      	cmp	r2, #1
 8001636:	dd28      	ble.n	800168a <__aeabi_d2f+0x6e>
 8001638:	4a3a      	ldr	r2, [pc, #232]	; (8001724 <__aeabi_d2f+0x108>)
 800163a:	18a6      	adds	r6, r4, r2
 800163c:	2efe      	cmp	r6, #254	; 0xfe
 800163e:	dc1b      	bgt.n	8001678 <__aeabi_d2f+0x5c>
 8001640:	2e00      	cmp	r6, #0
 8001642:	dd3e      	ble.n	80016c2 <__aeabi_d2f+0xa6>
 8001644:	0180      	lsls	r0, r0, #6
 8001646:	0002      	movs	r2, r0
 8001648:	1e50      	subs	r0, r2, #1
 800164a:	4182      	sbcs	r2, r0
 800164c:	0f6d      	lsrs	r5, r5, #29
 800164e:	432a      	orrs	r2, r5
 8001650:	00db      	lsls	r3, r3, #3
 8001652:	4313      	orrs	r3, r2
 8001654:	075a      	lsls	r2, r3, #29
 8001656:	d004      	beq.n	8001662 <__aeabi_d2f+0x46>
 8001658:	220f      	movs	r2, #15
 800165a:	401a      	ands	r2, r3
 800165c:	2a04      	cmp	r2, #4
 800165e:	d000      	beq.n	8001662 <__aeabi_d2f+0x46>
 8001660:	3304      	adds	r3, #4
 8001662:	2280      	movs	r2, #128	; 0x80
 8001664:	04d2      	lsls	r2, r2, #19
 8001666:	401a      	ands	r2, r3
 8001668:	d05a      	beq.n	8001720 <__aeabi_d2f+0x104>
 800166a:	3601      	adds	r6, #1
 800166c:	2eff      	cmp	r6, #255	; 0xff
 800166e:	d003      	beq.n	8001678 <__aeabi_d2f+0x5c>
 8001670:	019b      	lsls	r3, r3, #6
 8001672:	0a5b      	lsrs	r3, r3, #9
 8001674:	b2f4      	uxtb	r4, r6
 8001676:	e001      	b.n	800167c <__aeabi_d2f+0x60>
 8001678:	24ff      	movs	r4, #255	; 0xff
 800167a:	2300      	movs	r3, #0
 800167c:	0258      	lsls	r0, r3, #9
 800167e:	05e4      	lsls	r4, r4, #23
 8001680:	0a40      	lsrs	r0, r0, #9
 8001682:	07c9      	lsls	r1, r1, #31
 8001684:	4320      	orrs	r0, r4
 8001686:	4308      	orrs	r0, r1
 8001688:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800168a:	2c00      	cmp	r4, #0
 800168c:	d007      	beq.n	800169e <__aeabi_d2f+0x82>
 800168e:	431d      	orrs	r5, r3
 8001690:	d0f2      	beq.n	8001678 <__aeabi_d2f+0x5c>
 8001692:	2080      	movs	r0, #128	; 0x80
 8001694:	00db      	lsls	r3, r3, #3
 8001696:	0480      	lsls	r0, r0, #18
 8001698:	4303      	orrs	r3, r0
 800169a:	26ff      	movs	r6, #255	; 0xff
 800169c:	e7da      	b.n	8001654 <__aeabi_d2f+0x38>
 800169e:	432b      	orrs	r3, r5
 80016a0:	d003      	beq.n	80016aa <__aeabi_d2f+0x8e>
 80016a2:	2305      	movs	r3, #5
 80016a4:	08db      	lsrs	r3, r3, #3
 80016a6:	2cff      	cmp	r4, #255	; 0xff
 80016a8:	d003      	beq.n	80016b2 <__aeabi_d2f+0x96>
 80016aa:	025b      	lsls	r3, r3, #9
 80016ac:	0a5b      	lsrs	r3, r3, #9
 80016ae:	b2e4      	uxtb	r4, r4
 80016b0:	e7e4      	b.n	800167c <__aeabi_d2f+0x60>
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d032      	beq.n	800171c <__aeabi_d2f+0x100>
 80016b6:	2080      	movs	r0, #128	; 0x80
 80016b8:	03c0      	lsls	r0, r0, #15
 80016ba:	4303      	orrs	r3, r0
 80016bc:	025b      	lsls	r3, r3, #9
 80016be:	0a5b      	lsrs	r3, r3, #9
 80016c0:	e7dc      	b.n	800167c <__aeabi_d2f+0x60>
 80016c2:	0032      	movs	r2, r6
 80016c4:	3217      	adds	r2, #23
 80016c6:	db14      	blt.n	80016f2 <__aeabi_d2f+0xd6>
 80016c8:	2280      	movs	r2, #128	; 0x80
 80016ca:	271e      	movs	r7, #30
 80016cc:	0412      	lsls	r2, r2, #16
 80016ce:	4313      	orrs	r3, r2
 80016d0:	1bbf      	subs	r7, r7, r6
 80016d2:	2f1f      	cmp	r7, #31
 80016d4:	dc0f      	bgt.n	80016f6 <__aeabi_d2f+0xda>
 80016d6:	4a14      	ldr	r2, [pc, #80]	; (8001728 <__aeabi_d2f+0x10c>)
 80016d8:	4694      	mov	ip, r2
 80016da:	4464      	add	r4, ip
 80016dc:	002a      	movs	r2, r5
 80016de:	40a5      	lsls	r5, r4
 80016e0:	002e      	movs	r6, r5
 80016e2:	40a3      	lsls	r3, r4
 80016e4:	1e75      	subs	r5, r6, #1
 80016e6:	41ae      	sbcs	r6, r5
 80016e8:	40fa      	lsrs	r2, r7
 80016ea:	4333      	orrs	r3, r6
 80016ec:	4313      	orrs	r3, r2
 80016ee:	2600      	movs	r6, #0
 80016f0:	e7b0      	b.n	8001654 <__aeabi_d2f+0x38>
 80016f2:	2400      	movs	r4, #0
 80016f4:	e7d5      	b.n	80016a2 <__aeabi_d2f+0x86>
 80016f6:	2202      	movs	r2, #2
 80016f8:	4252      	negs	r2, r2
 80016fa:	1b96      	subs	r6, r2, r6
 80016fc:	001a      	movs	r2, r3
 80016fe:	40f2      	lsrs	r2, r6
 8001700:	2f20      	cmp	r7, #32
 8001702:	d009      	beq.n	8001718 <__aeabi_d2f+0xfc>
 8001704:	4809      	ldr	r0, [pc, #36]	; (800172c <__aeabi_d2f+0x110>)
 8001706:	4684      	mov	ip, r0
 8001708:	4464      	add	r4, ip
 800170a:	40a3      	lsls	r3, r4
 800170c:	432b      	orrs	r3, r5
 800170e:	1e5d      	subs	r5, r3, #1
 8001710:	41ab      	sbcs	r3, r5
 8001712:	2600      	movs	r6, #0
 8001714:	4313      	orrs	r3, r2
 8001716:	e79d      	b.n	8001654 <__aeabi_d2f+0x38>
 8001718:	2300      	movs	r3, #0
 800171a:	e7f7      	b.n	800170c <__aeabi_d2f+0xf0>
 800171c:	2300      	movs	r3, #0
 800171e:	e7ad      	b.n	800167c <__aeabi_d2f+0x60>
 8001720:	0034      	movs	r4, r6
 8001722:	e7bf      	b.n	80016a4 <__aeabi_d2f+0x88>
 8001724:	fffffc80 	.word	0xfffffc80
 8001728:	fffffc82 	.word	0xfffffc82
 800172c:	fffffca2 	.word	0xfffffca2

08001730 <__clzsi2>:
 8001730:	211c      	movs	r1, #28
 8001732:	2301      	movs	r3, #1
 8001734:	041b      	lsls	r3, r3, #16
 8001736:	4298      	cmp	r0, r3
 8001738:	d301      	bcc.n	800173e <__clzsi2+0xe>
 800173a:	0c00      	lsrs	r0, r0, #16
 800173c:	3910      	subs	r1, #16
 800173e:	0a1b      	lsrs	r3, r3, #8
 8001740:	4298      	cmp	r0, r3
 8001742:	d301      	bcc.n	8001748 <__clzsi2+0x18>
 8001744:	0a00      	lsrs	r0, r0, #8
 8001746:	3908      	subs	r1, #8
 8001748:	091b      	lsrs	r3, r3, #4
 800174a:	4298      	cmp	r0, r3
 800174c:	d301      	bcc.n	8001752 <__clzsi2+0x22>
 800174e:	0900      	lsrs	r0, r0, #4
 8001750:	3904      	subs	r1, #4
 8001752:	a202      	add	r2, pc, #8	; (adr r2, 800175c <__clzsi2+0x2c>)
 8001754:	5c10      	ldrb	r0, [r2, r0]
 8001756:	1840      	adds	r0, r0, r1
 8001758:	4770      	bx	lr
 800175a:	46c0      	nop			; (mov r8, r8)
 800175c:	02020304 	.word	0x02020304
 8001760:	01010101 	.word	0x01010101
	...

0800176c <APP_Init>:
// Local (static) function prototypes ----------------------------------------------------------------------------------

// Global function definitions -----------------------------------------------------------------------------------------

void APP_Init(void)
{
 800176c:	b510      	push	{r4, lr}
	BSP_LEDStart();
 800176e:	f000 f8d3 	bl	8001918 <BSP_LEDStart>
	//BSP_UARTStart();
	//BSP_ADCStart();
	BSP_InitUART();
 8001772:	f000 f805 	bl	8001780 <BSP_InitUART>
	BSP_PWMStart();
 8001776:	f000 f8db 	bl	8001930 <BSP_PWMStart>
	BSP_emergency_stop_init();
 800177a:	f000 f861 	bl	8001840 <BSP_emergency_stop_init>
}
 800177e:	bd10      	pop	{r4, pc}

08001780 <BSP_InitUART>:

// Global function definitions -----------------------------------------------------------------------------------------

void BSP_InitUART()
{
	CharCount = 0;
 8001780:	2200      	movs	r2, #0
{
 8001782:	b510      	push	{r4, lr}
	CharCount = 0;
 8001784:	4b03      	ldr	r3, [pc, #12]	; (8001794 <BSP_InitUART+0x14>)
	HAL_UART_Receive_IT(MAIN_BOARD_UART, &ReceiveBufferUART[CharCount], 1);
 8001786:	4904      	ldr	r1, [pc, #16]	; (8001798 <BSP_InitUART+0x18>)
	CharCount = 0;
 8001788:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_IT(MAIN_BOARD_UART, &ReceiveBufferUART[CharCount], 1);
 800178a:	4804      	ldr	r0, [pc, #16]	; (800179c <BSP_InitUART+0x1c>)
 800178c:	3201      	adds	r2, #1
 800178e:	f001 fb7d 	bl	8002e8c <HAL_UART_Receive_IT>
}
 8001792:	bd10      	pop	{r4, pc}
 8001794:	20000048 	.word	0x20000048
 8001798:	2000004c 	.word	0x2000004c
 800179c:	2000018c 	.word	0x2000018c

080017a0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80017a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int i = 0;
	int valid = 1;

	if (huart == MAIN_BOARD_UART)
 80017a2:	4e21      	ldr	r6, [pc, #132]	; (8001828 <HAL_UART_RxCpltCallback+0x88>)
 80017a4:	42b0      	cmp	r0, r6
 80017a6:	d133      	bne.n	8001810 <HAL_UART_RxCpltCallback+0x70>
	{
		if (ReceiveBufferUART[CharCount] == '\n' || ReceiveBufferUART[CharCount] == '\r')
 80017a8:	4d20      	ldr	r5, [pc, #128]	; (800182c <HAL_UART_RxCpltCallback+0x8c>)
 80017aa:	4a21      	ldr	r2, [pc, #132]	; (8001830 <HAL_UART_RxCpltCallback+0x90>)
 80017ac:	682b      	ldr	r3, [r5, #0]
 80017ae:	5cd2      	ldrb	r2, [r2, r3]
 80017b0:	2a0a      	cmp	r2, #10
 80017b2:	d001      	beq.n	80017b8 <HAL_UART_RxCpltCallback+0x18>
 80017b4:	2a0d      	cmp	r2, #13
 80017b6:	d134      	bne.n	8001822 <HAL_UART_RxCpltCallback+0x82>
		{
			if (CharCount > 0)
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	dd22      	ble.n	8001802 <HAL_UART_RxCpltCallback+0x62>
 80017bc:	2400      	movs	r4, #0
				{
					valid = 0;
					break;
				}

					Converted *= 10;
 80017be:	210a      	movs	r1, #10
 80017c0:	0022      	movs	r2, r4
				while(ReceiveBufferUART[i] != '\r' && ReceiveBufferUART[i] != '\n')
 80017c2:	4b1b      	ldr	r3, [pc, #108]	; (8001830 <HAL_UART_RxCpltCallback+0x90>)
 80017c4:	5c9b      	ldrb	r3, [r3, r2]
 80017c6:	2b0d      	cmp	r3, #13
 80017c8:	d001      	beq.n	80017ce <HAL_UART_RxCpltCallback+0x2e>
 80017ca:	2b0a      	cmp	r3, #10
 80017cc:	d121      	bne.n	8001812 <HAL_UART_RxCpltCallback+0x72>
					i++;
				}

			if (valid)
			{
				BSP_emergency_stop_reset_timer();
 80017ce:	f000 f841 	bl	8001854 <BSP_emergency_stop_reset_timer>

				ConvertedDutyCycle = Converted + 0.0;
 80017d2:	0020      	movs	r0, r4
 80017d4:	f7ff fee0 	bl	8001598 <__aeabi_i2d>
 80017d8:	2200      	movs	r2, #0
 80017da:	2300      	movs	r3, #0
 80017dc:	f7ff fbcc 	bl	8000f78 <__aeabi_dadd>
 80017e0:	f7ff ff1c 	bl	800161c <__aeabi_d2f>
				ConvertedDutyCycle /= 100;
 80017e4:	4913      	ldr	r1, [pc, #76]	; (8001834 <HAL_UART_RxCpltCallback+0x94>)
 80017e6:	f7fe fefb 	bl	80005e0 <__aeabi_fdiv>
 80017ea:	4f13      	ldr	r7, [pc, #76]	; (8001838 <HAL_UART_RxCpltCallback+0x98>)
 80017ec:	6038      	str	r0, [r7, #0]

				BSP_SetDutyCycle(&ConvertedDutyCycle);
 80017ee:	0038      	movs	r0, r7
 80017f0:	f000 f936 	bl	8001a60 <BSP_SetDutyCycle>
				HAL_UART_Transmit_IT(MAIN_BOARD_UART, response, 5);
 80017f4:	2205      	movs	r2, #5
 80017f6:	4911      	ldr	r1, [pc, #68]	; (800183c <HAL_UART_RxCpltCallback+0x9c>)
 80017f8:	0030      	movs	r0, r6
 80017fa:	f001 fb19 	bl	8002e30 <HAL_UART_Transmit_IT>
			}
				CharCount = 0;
 80017fe:	2300      	movs	r3, #0
			}
		}
		else
		{
			CharCount++;
 8001800:	602b      	str	r3, [r5, #0]
		}

		HAL_UART_Receive_IT(MAIN_BOARD_UART, &ReceiveBufferUART[CharCount], 1);
 8001802:	6829      	ldr	r1, [r5, #0]
 8001804:	4b0a      	ldr	r3, [pc, #40]	; (8001830 <HAL_UART_RxCpltCallback+0x90>)
 8001806:	2201      	movs	r2, #1
 8001808:	1859      	adds	r1, r3, r1
 800180a:	0030      	movs	r0, r6
 800180c:	f001 fb3e 	bl	8002e8c <HAL_UART_Receive_IT>
	}
}
 8001810:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				if (ReceiveBufferUART[i] < '0' || ReceiveBufferUART[i] > '9')
 8001812:	3b30      	subs	r3, #48	; 0x30
 8001814:	b2d8      	uxtb	r0, r3
 8001816:	2809      	cmp	r0, #9
 8001818:	d8f1      	bhi.n	80017fe <HAL_UART_RxCpltCallback+0x5e>
					Converted *= 10;
 800181a:	434c      	muls	r4, r1
					i++;
 800181c:	3201      	adds	r2, #1
					Converted += ReceiveBufferUART[i] - '0';
 800181e:	191c      	adds	r4, r3, r4
 8001820:	e7cf      	b.n	80017c2 <HAL_UART_RxCpltCallback+0x22>
			CharCount++;
 8001822:	3301      	adds	r3, #1
 8001824:	e7ec      	b.n	8001800 <HAL_UART_RxCpltCallback+0x60>
 8001826:	46c0      	nop			; (mov r8, r8)
 8001828:	2000018c 	.word	0x2000018c
 800182c:	20000048 	.word	0x20000048
 8001830:	2000004c 	.word	0x2000004c
 8001834:	42c80000 	.word	0x42c80000
 8001838:	20000028 	.word	0x20000028
 800183c:	20000000 	.word	0x20000000

08001840 <BSP_emergency_stop_init>:

#define ER_TIMER_HANDLE    &htim6
#define ER_TIMER_INSTANCE  TIM6

void BSP_emergency_stop_init()
{
 8001840:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start_IT(ER_TIMER_HANDLE);
 8001842:	4802      	ldr	r0, [pc, #8]	; (800184c <BSP_emergency_stop_init+0xc>)
 8001844:	f001 f83a 	bl	80028bc <HAL_TIM_Base_Start_IT>
}
 8001848:	bd10      	pop	{r4, pc}
 800184a:	46c0      	nop			; (mov r8, r8)
 800184c:	2000010c 	.word	0x2000010c

08001850 <HAL_TIM_PeriodElapsedCallback>:

	if(htim->Instance == ER_TIMER_INSTANCE)	//Motor lellt parancsot itt adjuk meg, ha lejr a timer.
	{
		//BSP_SetDutyCycle(&StopDutyCycle);
	}
}
 8001850:	4770      	bx	lr
	...

08001854 <BSP_emergency_stop_reset_timer>:

void BSP_emergency_stop_reset_timer()
{
	__HAL_TIM_SET_COUNTER(ER_TIMER_HANDLE, 0);
 8001854:	2200      	movs	r2, #0
 8001856:	4b02      	ldr	r3, [pc, #8]	; (8001860 <BSP_emergency_stop_reset_timer+0xc>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800185c:	4770      	bx	lr
 800185e:	46c0      	nop			; (mov r8, r8)
 8001860:	2000010c 	.word	0x2000010c

08001864 <BSP_SetLEDBurstOFF5V>:

// Local (static) function definitions ---------------------------------------------------------------------------------

void BSP_SetLEDBurstOFF5V(void)
{
	 HAL_GPIO_WritePin(BurstOFF5V_GPIO_Port, BurstOFF5V_Pin, GPIO_PIN_SET);
 8001864:	2090      	movs	r0, #144	; 0x90
{
 8001866:	b510      	push	{r4, lr}
	 HAL_GPIO_WritePin(BurstOFF5V_GPIO_Port, BurstOFF5V_Pin, GPIO_PIN_SET);
 8001868:	2201      	movs	r2, #1
 800186a:	2180      	movs	r1, #128	; 0x80
 800186c:	05c0      	lsls	r0, r0, #23
 800186e:	f000 fc0d 	bl	800208c <HAL_GPIO_WritePin>
}
 8001872:	bd10      	pop	{r4, pc}

08001874 <BSP_SetLEDBurtsOFF6V>:

void BSP_SetLEDBurtsOFF6V(void)
{
	HAL_GPIO_WritePin(BurstOFF6V_GPIO_Port, BurstOFF6V_Pin, GPIO_PIN_SET);
 8001874:	2090      	movs	r0, #144	; 0x90
{
 8001876:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(BurstOFF6V_GPIO_Port, BurstOFF6V_Pin, GPIO_PIN_SET);
 8001878:	2201      	movs	r2, #1
 800187a:	2140      	movs	r1, #64	; 0x40
 800187c:	05c0      	lsls	r0, r0, #23
 800187e:	f000 fc05 	bl	800208c <HAL_GPIO_WritePin>
}
 8001882:	bd10      	pop	{r4, pc}

08001884 <BSP_SetLEDHeartbeat>:

void BSP_SetLEDHeartbeat(void)
{
 8001884:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start(&htim3);
 8001886:	4c06      	ldr	r4, [pc, #24]	; (80018a0 <BSP_SetLEDHeartbeat+0x1c>)
 8001888:	0020      	movs	r0, r4
 800188a:	f001 f80b 	bl	80028a4 <HAL_TIM_Base_Start>
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, PERIOD_LED_HEARTBEAT);
 800188e:	2296      	movs	r2, #150	; 0x96
 8001890:	6823      	ldr	r3, [r4, #0]
 8001892:	0112      	lsls	r2, r2, #4
 8001894:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001896:	2108      	movs	r1, #8
 8001898:	0020      	movs	r0, r4
 800189a:	f001 f9f5 	bl	8002c88 <HAL_TIM_PWM_Start>
}
 800189e:	bd10      	pop	{r4, pc}
 80018a0:	200000cc 	.word	0x200000cc

080018a4 <BSP_SetLEDHeartbeatBlinkingDutyCyle>:
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, PERIOD_LED_HEARTBEAT/2);
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
}

void BSP_SetLEDHeartbeatBlinkingDutyCyle(int32_t* CompareValue)
{
 80018a4:	b570      	push	{r4, r5, r6, lr}
 80018a6:	0005      	movs	r5, r0
	//int32_t CompareValue = 0;

	//CompareValue = (*DutyCyle) * PERIOD_LED_HEARTBEAT;

	HAL_TIM_Base_Start(&htim3);
 80018a8:	4c05      	ldr	r4, [pc, #20]	; (80018c0 <BSP_SetLEDHeartbeatBlinkingDutyCyle+0x1c>)
 80018aa:	0020      	movs	r0, r4
 80018ac:	f000 fffa 	bl	80028a4 <HAL_TIM_Base_Start>
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, CompareValue);
 80018b0:	6823      	ldr	r3, [r4, #0]
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80018b2:	2108      	movs	r1, #8
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, CompareValue);
 80018b4:	63dd      	str	r5, [r3, #60]	; 0x3c
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80018b6:	0020      	movs	r0, r4
 80018b8:	f001 f9e6 	bl	8002c88 <HAL_TIM_PWM_Start>
}
 80018bc:	bd70      	pop	{r4, r5, r6, pc}
 80018be:	46c0      	nop			; (mov r8, r8)
 80018c0:	200000cc 	.word	0x200000cc

080018c4 <BSP_SetLEDOrange>:

void BSP_SetLEDOrange(void)
{
 80018c4:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start(&htim3);
 80018c6:	4c06      	ldr	r4, [pc, #24]	; (80018e0 <BSP_SetLEDOrange+0x1c>)
 80018c8:	0020      	movs	r0, r4
 80018ca:	f000 ffeb 	bl	80028a4 <HAL_TIM_Base_Start>
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, PERIOD_LED_HEARTBEAT);
 80018ce:	2296      	movs	r2, #150	; 0x96
 80018d0:	6823      	ldr	r3, [r4, #0]
 80018d2:	0112      	lsls	r2, r2, #4
 80018d4:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80018d6:	210c      	movs	r1, #12
 80018d8:	0020      	movs	r0, r4
 80018da:	f001 f9d5 	bl	8002c88 <HAL_TIM_PWM_Start>
}
 80018de:	bd10      	pop	{r4, pc}
 80018e0:	200000cc 	.word	0x200000cc

080018e4 <BSP_SetLEDOrangeBlinkingDutyCyle>:
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, PERIOD_LED_HEARTBEAT/2);
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
}

void BSP_SetLEDOrangeBlinkingDutyCyle(int32_t* CompareValue)
{
 80018e4:	b570      	push	{r4, r5, r6, lr}
 80018e6:	0005      	movs	r5, r0
	//int32_t CompareValue = 0;

	//CompareValue = (*DutyCyle) * PERIOD_LED_HEARTBEAT;

	HAL_TIM_Base_Start(&htim3);
 80018e8:	4c05      	ldr	r4, [pc, #20]	; (8001900 <BSP_SetLEDOrangeBlinkingDutyCyle+0x1c>)
 80018ea:	0020      	movs	r0, r4
 80018ec:	f000 ffda 	bl	80028a4 <HAL_TIM_Base_Start>
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, CompareValue);
 80018f0:	6823      	ldr	r3, [r4, #0]
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80018f2:	210c      	movs	r1, #12
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, CompareValue);
 80018f4:	641d      	str	r5, [r3, #64]	; 0x40
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80018f6:	0020      	movs	r0, r4
 80018f8:	f001 f9c6 	bl	8002c88 <HAL_TIM_PWM_Start>
}
 80018fc:	bd70      	pop	{r4, r5, r6, pc}
 80018fe:	46c0      	nop			; (mov r8, r8)
 8001900:	200000cc 	.word	0x200000cc

08001904 <BSP_SetLEDFault>:

void BSP_SetLEDFault(void)
{
 8001904:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(LEDProblem_GPIO_Port, LEDProblem_Pin, GPIO_PIN_SET);
 8001906:	2201      	movs	r2, #1
 8001908:	2104      	movs	r1, #4
 800190a:	4802      	ldr	r0, [pc, #8]	; (8001914 <BSP_SetLEDFault+0x10>)
 800190c:	f000 fbbe 	bl	800208c <HAL_GPIO_WritePin>
}
 8001910:	bd10      	pop	{r4, pc}
 8001912:	46c0      	nop			; (mov r8, r8)
 8001914:	48000400 	.word	0x48000400

08001918 <BSP_LEDStart>:
{
	HAL_GPIO_WritePin(LEDProblem_GPIO_Port, LEDProblem_Pin, GPIO_PIN_RESET);
}

void BSP_LEDStart(void)
{
 8001918:	b510      	push	{r4, lr}
	BSP_SetLEDBurstOFF5V();
 800191a:	f7ff ffa3 	bl	8001864 <BSP_SetLEDBurstOFF5V>
	BSP_SetLEDBurtsOFF6V();
 800191e:	f7ff ffa9 	bl	8001874 <BSP_SetLEDBurtsOFF6V>
	BSP_SetLEDHeartbeat();
 8001922:	f7ff ffaf 	bl	8001884 <BSP_SetLEDHeartbeat>
	BSP_SetLEDOrange();
 8001926:	f7ff ffcd 	bl	80018c4 <BSP_SetLEDOrange>
	BSP_SetLEDFault();
 800192a:	f7ff ffeb 	bl	8001904 <BSP_SetLEDFault>
}
 800192e:	bd10      	pop	{r4, pc}

08001930 <BSP_PWMStart>:
// Local (static) function prototypes ----------------------------------------------------------------------------------

// Global function definitions -----------------------------------------------------------------------------------------

void BSP_PWMStart()
{
 8001930:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start(&htim1);
 8001932:	4c07      	ldr	r4, [pc, #28]	; (8001950 <BSP_PWMStart+0x20>)
 8001934:	0020      	movs	r0, r4
 8001936:	f000 ffb5 	bl	80028a4 <HAL_TIM_Base_Start>

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, PERIOD+1);	//to prevent any impulse on the output by starting
 800193a:	22f6      	movs	r2, #246	; 0xf6
 800193c:	6823      	ldr	r3, [r4, #0]
 800193e:	32ff      	adds	r2, #255	; 0xff
 8001940:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, PERIOD+1);	//to prevent any impulse on the output by starting
 8001942:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, PERIOD+1);	//to prevent any impulse on the output by starting
 8001944:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, PERIOD+1);	//to prevent any impulse on the output by starting
 8001946:	641a      	str	r2, [r3, #64]	; 0x40

	polarity = POSITIVE;
 8001948:	2200      	movs	r2, #0
 800194a:	4b02      	ldr	r3, [pc, #8]	; (8001954 <BSP_PWMStart+0x24>)
 800194c:	701a      	strb	r2, [r3, #0]
}
 800194e:	bd10      	pop	{r4, pc}
 8001950:	2000014c 	.word	0x2000014c
 8001954:	20000044 	.word	0x20000044

08001958 <BSP_CreateDutyCycle>:

void BSP_CreateDutyCycle(float DutyCycle, float* DutyCycleHalfBridge1, float* DutyCycleHalfBridge2)
{
 8001958:	b570      	push	{r4, r5, r6, lr}
 800195a:	000e      	movs	r6, r1
	float dutyCycle = DutyCycle;

	if (dutyCycle > DUTY_CYLE_MAX)
 800195c:	490d      	ldr	r1, [pc, #52]	; (8001994 <BSP_CreateDutyCycle+0x3c>)
{
 800195e:	1c04      	adds	r4, r0, #0
 8001960:	0015      	movs	r5, r2
	if (dutyCycle > DUTY_CYLE_MAX)
 8001962:	f7fe fc97 	bl	8000294 <__aeabi_fcmpgt>
 8001966:	2800      	cmp	r0, #0
 8001968:	d000      	beq.n	800196c <BSP_CreateDutyCycle+0x14>
		{
			dutyCycle = DUTY_CYLE_MAX;
 800196a:	4c0a      	ldr	r4, [pc, #40]	; (8001994 <BSP_CreateDutyCycle+0x3c>)
		}

	polarity = NEGATIVE;
 800196c:	2201      	movs	r2, #1
		*DutyCycleHalfBridge2 = (dutyCycle + 1) / 2;
		*DutyCycleHalfBridge1 = 1 - *DutyCycleHalfBridge2;
	}
	if (polarity == NEGATIVE)
	{
		*DutyCycleHalfBridge1 = (dutyCycle + 1) / 2;
 800196e:	21fe      	movs	r1, #254	; 0xfe
	polarity = NEGATIVE;
 8001970:	4b09      	ldr	r3, [pc, #36]	; (8001998 <BSP_CreateDutyCycle+0x40>)
		*DutyCycleHalfBridge1 = (dutyCycle + 1) / 2;
 8001972:	0589      	lsls	r1, r1, #22
	polarity = NEGATIVE;
 8001974:	701a      	strb	r2, [r3, #0]
		*DutyCycleHalfBridge1 = (dutyCycle + 1) / 2;
 8001976:	1c20      	adds	r0, r4, #0
 8001978:	f7fe fca0 	bl	80002bc <__aeabi_fadd>
 800197c:	21fc      	movs	r1, #252	; 0xfc
 800197e:	0589      	lsls	r1, r1, #22
 8001980:	f7ff f81e 	bl	80009c0 <__aeabi_fmul>
 8001984:	6030      	str	r0, [r6, #0]
 8001986:	1c01      	adds	r1, r0, #0
		*DutyCycleHalfBridge2 = 1 - *DutyCycleHalfBridge1;
 8001988:	20fe      	movs	r0, #254	; 0xfe
 800198a:	0580      	lsls	r0, r0, #22
 800198c:	f7ff f938 	bl	8000c00 <__aeabi_fsub>
 8001990:	6028      	str	r0, [r5, #0]
	}
}
 8001992:	bd70      	pop	{r4, r5, r6, pc}
 8001994:	3f4ccccd 	.word	0x3f4ccccd
 8001998:	20000044 	.word	0x20000044

0800199c <BSP_CreateCompareValue>:

void BSP_CreateCompareValue(float* DutyCycleHalfBridge, int32_t* CompareValueHigh, int32_t* CompareValueLow)
{
 800199c:	b570      	push	{r4, r5, r6, lr}
	float dutyCycle = *DutyCycleHalfBridge;
 800199e:	6804      	ldr	r4, [r0, #0]
{
 80019a0:	000e      	movs	r6, r1

	if (dutyCycle > DUTY_CYCLE_HALF_BRIDGE_MAX)
 80019a2:	1c20      	adds	r0, r4, #0
 80019a4:	4910      	ldr	r1, [pc, #64]	; (80019e8 <BSP_CreateCompareValue+0x4c>)
{
 80019a6:	0015      	movs	r5, r2
	if (dutyCycle > DUTY_CYCLE_HALF_BRIDGE_MAX)
 80019a8:	f7fe fc74 	bl	8000294 <__aeabi_fcmpgt>
 80019ac:	2800      	cmp	r0, #0
 80019ae:	d119      	bne.n	80019e4 <BSP_CreateCompareValue+0x48>
	{
		dutyCycle = DUTY_CYCLE_HALF_BRIDGE_MAX;
	}

	if (dutyCycle < DUTY_CYCLE_HALF_BRIDGE_MIN)
 80019b0:	490e      	ldr	r1, [pc, #56]	; (80019ec <BSP_CreateCompareValue+0x50>)
 80019b2:	1c20      	adds	r0, r4, #0
 80019b4:	f7fe fc5a 	bl	800026c <__aeabi_fcmplt>
 80019b8:	2800      	cmp	r0, #0
 80019ba:	d000      	beq.n	80019be <BSP_CreateCompareValue+0x22>
	{
		dutyCycle = DUTY_CYCLE_HALF_BRIDGE_MIN;
 80019bc:	4c0b      	ldr	r4, [pc, #44]	; (80019ec <BSP_CreateCompareValue+0x50>)
	}

	*CompareValueHigh	= dutyCycle * PERIOD + DEADTIME_HIGH;
 80019be:	490c      	ldr	r1, [pc, #48]	; (80019f0 <BSP_CreateCompareValue+0x54>)
 80019c0:	1c20      	adds	r0, r4, #0
 80019c2:	f7fe fffd 	bl	80009c0 <__aeabi_fmul>
 80019c6:	490b      	ldr	r1, [pc, #44]	; (80019f4 <BSP_CreateCompareValue+0x58>)
 80019c8:	1c04      	adds	r4, r0, #0
 80019ca:	f7ff f919 	bl	8000c00 <__aeabi_fsub>
 80019ce:	f7ff fab3 	bl	8000f38 <__aeabi_f2iz>
	*CompareValueLow	= dutyCycle	* PERIOD - DEADTIME_LOW;
 80019d2:	4908      	ldr	r1, [pc, #32]	; (80019f4 <BSP_CreateCompareValue+0x58>)
	*CompareValueHigh	= dutyCycle * PERIOD + DEADTIME_HIGH;
 80019d4:	6030      	str	r0, [r6, #0]
	*CompareValueLow	= dutyCycle	* PERIOD - DEADTIME_LOW;
 80019d6:	1c20      	adds	r0, r4, #0
 80019d8:	f7fe fc70 	bl	80002bc <__aeabi_fadd>
 80019dc:	f7ff faac 	bl	8000f38 <__aeabi_f2iz>
 80019e0:	6028      	str	r0, [r5, #0]
}
 80019e2:	bd70      	pop	{r4, r5, r6, pc}
		dutyCycle = DUTY_CYCLE_HALF_BRIDGE_MAX;
 80019e4:	4c00      	ldr	r4, [pc, #0]	; (80019e8 <BSP_CreateCompareValue+0x4c>)
 80019e6:	e7ea      	b.n	80019be <BSP_CreateCompareValue+0x22>
 80019e8:	3f68f5c3 	.word	0x3f68f5c3
 80019ec:	3db851e8 	.word	0x3db851e8
 80019f0:	43fa0000 	.word	0x43fa0000
 80019f4:	41200000 	.word	0x41200000

080019f8 <BSP_PWMSetCompareRegisters>:
								int32_t* CompareValueHigh2,		//Transistor 3	(because PCB)
								int32_t* CompareValueLow2,		//Transistor 4	(because PCB)
								int32_t* CompareValueHigh1,		//Transistor 1	(because PCB)
								int32_t* CompareValueLow1		//Transistor 2	(because PCB)
							)
{
 80019f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80019fa:	0007      	movs	r7, r0
 80019fc:	000e      	movs	r6, r1
 80019fe:	0015      	movs	r5, r2
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001a00:	4c16      	ldr	r4, [pc, #88]	; (8001a5c <BSP_PWMSetCompareRegisters+0x64>)
 8001a02:	2100      	movs	r1, #0
 8001a04:	0020      	movs	r0, r4
{
 8001a06:	9301      	str	r3, [sp, #4]
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001a08:	f001 f964 	bl	8002cd4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8001a0c:	2104      	movs	r1, #4
 8001a0e:	0020      	movs	r0, r4
 8001a10:	f001 f960 	bl	8002cd4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8001a14:	2108      	movs	r1, #8
 8001a16:	0020      	movs	r0, r4
 8001a18:	f001 f95c 	bl	8002cd4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_4);
 8001a1c:	210c      	movs	r1, #12
 8001a1e:	0020      	movs	r0, r4
 8001a20:	f001 f958 	bl	8002cd4 <HAL_TIM_PWM_Stop>

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, *CompareValueHigh2);		//Transistor 3
 8001a24:	6823      	ldr	r3, [r4, #0]
 8001a26:	683a      	ldr	r2, [r7, #0]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, *CompareValueLow2);		//Transistor 4
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, *CompareValueHigh1);		//Transistor 1
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, *CompareValueLow1);		//Transistor 2

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001a28:	2100      	movs	r1, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, *CompareValueHigh2);		//Transistor 3
 8001a2a:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, *CompareValueLow2);		//Transistor 4
 8001a2c:	6832      	ldr	r2, [r6, #0]
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001a2e:	0020      	movs	r0, r4
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, *CompareValueLow2);		//Transistor 4
 8001a30:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, *CompareValueHigh1);		//Transistor 1
 8001a32:	682a      	ldr	r2, [r5, #0]
 8001a34:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, *CompareValueLow1);		//Transistor 2
 8001a36:	9a01      	ldr	r2, [sp, #4]
 8001a38:	6812      	ldr	r2, [r2, #0]
 8001a3a:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001a3c:	f001 f924 	bl	8002c88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001a40:	2104      	movs	r1, #4
 8001a42:	0020      	movs	r0, r4
 8001a44:	f001 f920 	bl	8002c88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001a48:	2108      	movs	r1, #8
 8001a4a:	0020      	movs	r0, r4
 8001a4c:	f001 f91c 	bl	8002c88 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001a50:	210c      	movs	r1, #12
 8001a52:	0020      	movs	r0, r4
 8001a54:	f001 f918 	bl	8002c88 <HAL_TIM_PWM_Start>
}
 8001a58:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001a5a:	46c0      	nop			; (mov r8, r8)
 8001a5c:	2000014c 	.word	0x2000014c

08001a60 <BSP_SetDutyCycle>:

void BSP_SetDutyCycle(float* DutyCycle)
{
 8001a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	BSP_CreateDutyCycle(*DutyCycle, &DutyCycleHalfBridge1, &DutyCycleHalfBridge2);
 8001a62:	4f10      	ldr	r7, [pc, #64]	; (8001aa4 <BSP_SetDutyCycle+0x44>)
 8001a64:	4e10      	ldr	r6, [pc, #64]	; (8001aa8 <BSP_SetDutyCycle+0x48>)
 8001a66:	003a      	movs	r2, r7
 8001a68:	0031      	movs	r1, r6
 8001a6a:	6800      	ldr	r0, [r0, #0]
 8001a6c:	f7ff ff74 	bl	8001958 <BSP_CreateDutyCycle>
	BSP_CreateCompareValue(&DutyCycleHalfBridge1, &CompareValueHigh1, &CompareValueLow1);
 8001a70:	4d0e      	ldr	r5, [pc, #56]	; (8001aac <BSP_SetDutyCycle+0x4c>)
 8001a72:	4c0f      	ldr	r4, [pc, #60]	; (8001ab0 <BSP_SetDutyCycle+0x50>)
 8001a74:	0029      	movs	r1, r5
 8001a76:	0022      	movs	r2, r4
 8001a78:	0030      	movs	r0, r6
 8001a7a:	f7ff ff8f 	bl	800199c <BSP_CreateCompareValue>
	BSP_CreateCompareValue(&DutyCycleHalfBridge2, &CompareValueHigh2, &CompareValueLow2);
 8001a7e:	4e0d      	ldr	r6, [pc, #52]	; (8001ab4 <BSP_SetDutyCycle+0x54>)
 8001a80:	0038      	movs	r0, r7
 8001a82:	0032      	movs	r2, r6
 8001a84:	490c      	ldr	r1, [pc, #48]	; (8001ab8 <BSP_SetDutyCycle+0x58>)
 8001a86:	f7ff ff89 	bl	800199c <BSP_CreateCompareValue>
	BSP_PWMSetCompareRegisters	(
 8001a8a:	002a      	movs	r2, r5
 8001a8c:	0031      	movs	r1, r6
 8001a8e:	0023      	movs	r3, r4
 8001a90:	4809      	ldr	r0, [pc, #36]	; (8001ab8 <BSP_SetDutyCycle+0x58>)
 8001a92:	f7ff ffb1 	bl	80019f8 <BSP_PWMSetCompareRegisters>
								&CompareValueHigh2,
								&CompareValueLow2,
								&CompareValueHigh1,
								&CompareValueLow1
						);
	BSP_SetLEDHeartbeatBlinkingDutyCyle(&CompareValueHigh1);
 8001a96:	0028      	movs	r0, r5
 8001a98:	f7ff ff04 	bl	80018a4 <BSP_SetLEDHeartbeatBlinkingDutyCyle>
	BSP_SetLEDOrangeBlinkingDutyCyle(&CompareValueLow1);
 8001a9c:	0020      	movs	r0, r4
 8001a9e:	f7ff ff21 	bl	80018e4 <BSP_SetLEDOrangeBlinkingDutyCyle>
}
 8001aa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001aa4:	20000078 	.word	0x20000078
 8001aa8:	2000006c 	.word	0x2000006c
 8001aac:	20000070 	.word	0x20000070
 8001ab0:	20000068 	.word	0x20000068
 8001ab4:	20000074 	.word	0x20000074
 8001ab8:	20000064 	.word	0x20000064

08001abc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001abc:	b510      	push	{r4, lr}
 8001abe:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8001ac0:	f000 fd94 	bl	80025ec <HAL_RCC_GetHCLKFreq>
 8001ac4:	21fa      	movs	r1, #250	; 0xfa
 8001ac6:	0089      	lsls	r1, r1, #2
 8001ac8:	f7fe fb32 	bl	8000130 <__udivsi3>
 8001acc:	f000 f9f0 	bl	8001eb0 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8001ad0:	2001      	movs	r0, #1
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	0021      	movs	r1, r4
 8001ad6:	4240      	negs	r0, r0
 8001ad8:	f000 f9b0 	bl	8001e3c <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8001adc:	2000      	movs	r0, #0
 8001ade:	bd10      	pop	{r4, pc}

08001ae0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ae0:	2310      	movs	r3, #16
 8001ae2:	4a06      	ldr	r2, [pc, #24]	; (8001afc <HAL_Init+0x1c>)
{
 8001ae4:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ae6:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ae8:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001aea:	430b      	orrs	r3, r1
 8001aec:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8001aee:	f7ff ffe5 	bl	8001abc <HAL_InitTick>
  HAL_MspInit();
 8001af2:	f001 fdcf 	bl	8003694 <HAL_MspInit>
}
 8001af6:	2000      	movs	r0, #0
 8001af8:	bd10      	pop	{r4, pc}
 8001afa:	46c0      	nop			; (mov r8, r8)
 8001afc:	40022000 	.word	0x40022000

08001b00 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8001b00:	4a02      	ldr	r2, [pc, #8]	; (8001b0c <HAL_IncTick+0xc>)
 8001b02:	6813      	ldr	r3, [r2, #0]
 8001b04:	3301      	adds	r3, #1
 8001b06:	6013      	str	r3, [r2, #0]
}
 8001b08:	4770      	bx	lr
 8001b0a:	46c0      	nop			; (mov r8, r8)
 8001b0c:	2000007c 	.word	0x2000007c

08001b10 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001b10:	4b01      	ldr	r3, [pc, #4]	; (8001b18 <HAL_GetTick+0x8>)
 8001b12:	6818      	ldr	r0, [r3, #0]
}
 8001b14:	4770      	bx	lr
 8001b16:	46c0      	nop			; (mov r8, r8)
 8001b18:	2000007c 	.word	0x2000007c

08001b1c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b1e:	0004      	movs	r4, r0
  uint32_t tmpCFGR1 = 0U;

  /* Check ADC handle */
  if(hadc == NULL)
  {
    return HAL_ERROR;
 8001b20:	2001      	movs	r0, #1
  if(hadc == NULL)
 8001b22:	2c00      	cmp	r4, #0
 8001b24:	d072      	beq.n	8001c0c <HAL_ADC_Init+0xf0>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b26:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d106      	bne.n	8001b3a <HAL_ADC_Init+0x1e>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b2c:	0022      	movs	r2, r4
 8001b2e:	3240      	adds	r2, #64	; 0x40
    ADC_CLEAR_ERRORCODE(hadc);
 8001b30:	64a3      	str	r3, [r4, #72]	; 0x48
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b32:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 8001b34:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 8001b36:	f001 fcab 	bl	8003490 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001b3a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001b3c:	06db      	lsls	r3, r3, #27
 8001b3e:	d500      	bpl.n	8001b42 <HAL_ADC_Init+0x26>
 8001b40:	e079      	b.n	8001c36 <HAL_ADC_Init+0x11a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001b42:	2204      	movs	r2, #4
 8001b44:	6823      	ldr	r3, [r4, #0]
 8001b46:	6898      	ldr	r0, [r3, #8]
 8001b48:	4010      	ands	r0, r2
      (tmp_hal_status == HAL_OK)                                &&
 8001b4a:	d000      	beq.n	8001b4e <HAL_ADC_Init+0x32>
 8001b4c:	e073      	b.n	8001c36 <HAL_ADC_Init+0x11a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b4e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001b50:	4942      	ldr	r1, [pc, #264]	; (8001c5c <HAL_ADC_Init+0x140>)
 8001b52:	4011      	ands	r1, r2
 8001b54:	2202      	movs	r2, #2
 8001b56:	430a      	orrs	r2, r1
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001b58:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State,
 8001b5a:	6462      	str	r2, [r4, #68]	; 0x44
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001b5c:	689a      	ldr	r2, [r3, #8]
 8001b5e:	400a      	ands	r2, r1
 8001b60:	2a01      	cmp	r2, #1
 8001b62:	d000      	beq.n	8001b66 <HAL_ADC_Init+0x4a>
 8001b64:	e06d      	b.n	8001c42 <HAL_ADC_Init+0x126>
 8001b66:	6819      	ldr	r1, [r3, #0]
 8001b68:	4211      	tst	r1, r2
 8001b6a:	d102      	bne.n	8001b72 <HAL_ADC_Init+0x56>
 8001b6c:	68da      	ldr	r2, [r3, #12]
 8001b6e:	0412      	lsls	r2, r2, #16
 8001b70:	d567      	bpl.n	8001c42 <HAL_ADC_Init+0x126>
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001b72:	68da      	ldr	r2, [r3, #12]
 8001b74:	493a      	ldr	r1, [pc, #232]	; (8001c60 <HAL_ADC_Init+0x144>)
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8001b76:	6a25      	ldr	r5, [r4, #32]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001b78:	400a      	ands	r2, r1
 8001b7a:	60da      	str	r2, [r3, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8001b7c:	69a2      	ldr	r2, [r4, #24]
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8001b7e:	036f      	lsls	r7, r5, #13
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8001b80:	0391      	lsls	r1, r2, #14
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 8001b82:	69e2      	ldr	r2, [r4, #28]
 8001b84:	03d2      	lsls	r2, r2, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8001b86:	4311      	orrs	r1, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8001b88:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001b8a:	3a01      	subs	r2, #1
 8001b8c:	1e56      	subs	r6, r2, #1
 8001b8e:	41b2      	sbcs	r2, r6
 8001b90:	0316      	lsls	r6, r2, #12
 8001b92:	68e2      	ldr	r2, [r4, #12]
 8001b94:	4311      	orrs	r1, r2
                 hadc->Init.DataAlign                                   |
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8001b96:	6922      	ldr	r2, [r4, #16]
 8001b98:	430f      	orrs	r7, r1
 8001b9a:	2a02      	cmp	r2, #2
 8001b9c:	d100      	bne.n	8001ba0 <HAL_ADC_Init+0x84>
 8001b9e:	2004      	movs	r0, #4
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 8001ba0:	6b22      	ldr	r2, [r4, #48]	; 0x30
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ba2:	6a61      	ldr	r1, [r4, #36]	; 0x24
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 8001ba4:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8001ba6:	433a      	orrs	r2, r7
 8001ba8:	4332      	orrs	r2, r6
 8001baa:	4302      	orrs	r2, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001bac:	2901      	cmp	r1, #1
 8001bae:	d104      	bne.n	8001bba <HAL_ADC_Init+0x9e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001bb0:	2d00      	cmp	r5, #0
 8001bb2:	d12c      	bne.n	8001c0e <HAL_ADC_Init+0xf2>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001bb4:	2180      	movs	r1, #128	; 0x80
 8001bb6:	0249      	lsls	r1, r1, #9
 8001bb8:	430a      	orrs	r2, r1
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001bba:	20c2      	movs	r0, #194	; 0xc2
 8001bbc:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001bbe:	30ff      	adds	r0, #255	; 0xff
 8001bc0:	4281      	cmp	r1, r0
 8001bc2:	d002      	beq.n	8001bca <HAL_ADC_Init+0xae>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001bc4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001bc6:	4301      	orrs	r1, r0
 8001bc8:	430a      	orrs	r2, r1
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001bca:	2080      	movs	r0, #128	; 0x80
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001bcc:	68d9      	ldr	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001bce:	0540      	lsls	r0, r0, #21
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001bd0:	4311      	orrs	r1, r2
 8001bd2:	60d9      	str	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001bd4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001bd6:	4281      	cmp	r1, r0
 8001bd8:	d002      	beq.n	8001be0 <HAL_ADC_Init+0xc4>
 8001bda:	1e48      	subs	r0, r1, #1
 8001bdc:	2806      	cmp	r0, #6
 8001bde:	d807      	bhi.n	8001bf0 <HAL_ADC_Init+0xd4>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001be0:	2507      	movs	r5, #7
 8001be2:	6958      	ldr	r0, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001be4:	4029      	ands	r1, r5
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001be6:	43a8      	bics	r0, r5
 8001be8:	6158      	str	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001bea:	6958      	ldr	r0, [r3, #20]
 8001bec:	4301      	orrs	r1, r0
 8001bee:	6159      	str	r1, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	491c      	ldr	r1, [pc, #112]	; (8001c64 <HAL_ADC_Init+0x148>)
 8001bf4:	400b      	ands	r3, r1
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d111      	bne.n	8001c1e <HAL_ADC_Init+0x102>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001bfa:	2000      	movs	r0, #0
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001bfc:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8001bfe:	64a0      	str	r0, [r4, #72]	; 0x48
      ADC_STATE_CLR_SET(hadc->State,
 8001c00:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001c02:	4393      	bics	r3, r2
 8001c04:	001a      	movs	r2, r3
 8001c06:	2301      	movs	r3, #1
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	6463      	str	r3, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 8001c0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c0e:	2020      	movs	r0, #32
 8001c10:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8001c12:	4328      	orrs	r0, r5
 8001c14:	6460      	str	r0, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c16:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001c18:	4301      	orrs	r1, r0
 8001c1a:	64a1      	str	r1, [r4, #72]	; 0x48
 8001c1c:	e7cd      	b.n	8001bba <HAL_ADC_Init+0x9e>
      ADC_STATE_CLR_SET(hadc->State,
 8001c1e:	2212      	movs	r2, #18
 8001c20:	6c63      	ldr	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c22:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8001c24:	4393      	bics	r3, r2
 8001c26:	001a      	movs	r2, r3
 8001c28:	2310      	movs	r3, #16
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c2e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001c30:	4303      	orrs	r3, r0
 8001c32:	64a3      	str	r3, [r4, #72]	; 0x48
 8001c34:	e7ea      	b.n	8001c0c <HAL_ADC_Init+0xf0>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c36:	2310      	movs	r3, #16
 8001c38:	6c62      	ldr	r2, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 8001c3a:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	6463      	str	r3, [r4, #68]	; 0x44
 8001c40:	e7e4      	b.n	8001c0c <HAL_ADC_Init+0xf0>
      MODIFY_REG(hadc->Instance->CFGR1,
 8001c42:	2118      	movs	r1, #24
 8001c44:	68da      	ldr	r2, [r3, #12]
 8001c46:	438a      	bics	r2, r1
 8001c48:	68a1      	ldr	r1, [r4, #8]
 8001c4a:	430a      	orrs	r2, r1
 8001c4c:	60da      	str	r2, [r3, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001c4e:	6919      	ldr	r1, [r3, #16]
 8001c50:	6862      	ldr	r2, [r4, #4]
 8001c52:	0089      	lsls	r1, r1, #2
 8001c54:	0889      	lsrs	r1, r1, #2
 8001c56:	4311      	orrs	r1, r2
 8001c58:	6119      	str	r1, [r3, #16]
 8001c5a:	e78a      	b.n	8001b72 <HAL_ADC_Init+0x56>
 8001c5c:	fffffefd 	.word	0xfffffefd
 8001c60:	fffe0219 	.word	0xfffe0219
 8001c64:	833fffe7 	.word	0x833fffe7

08001c68 <HAL_ADC_ConvCpltCallback>:
 8001c68:	4770      	bx	lr

08001c6a <HAL_ADC_LevelOutOfWindowCallback>:
 8001c6a:	4770      	bx	lr

08001c6c <HAL_ADC_ErrorCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001c6c:	4770      	bx	lr
	...

08001c70 <HAL_ADC_IRQHandler>:
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001c70:	2204      	movs	r2, #4
 8001c72:	6803      	ldr	r3, [r0, #0]
{
 8001c74:	b570      	push	{r4, r5, r6, lr}
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001c76:	6819      	ldr	r1, [r3, #0]
{
 8001c78:	0004      	movs	r4, r0
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001c7a:	4211      	tst	r1, r2
 8001c7c:	d002      	beq.n	8001c84 <HAL_ADC_IRQHandler+0x14>
 8001c7e:	6859      	ldr	r1, [r3, #4]
 8001c80:	4211      	tst	r1, r2
 8001c82:	d106      	bne.n	8001c92 <HAL_ADC_IRQHandler+0x22>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8001c84:	2208      	movs	r2, #8
 8001c86:	6819      	ldr	r1, [r3, #0]
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001c88:	4211      	tst	r1, r2
 8001c8a:	d028      	beq.n	8001cde <HAL_ADC_IRQHandler+0x6e>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8001c8c:	6859      	ldr	r1, [r3, #4]
 8001c8e:	4211      	tst	r1, r2
 8001c90:	d025      	beq.n	8001cde <HAL_ADC_IRQHandler+0x6e>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c92:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001c94:	06d2      	lsls	r2, r2, #27
 8001c96:	d404      	bmi.n	8001ca2 <HAL_ADC_IRQHandler+0x32>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001c98:	2280      	movs	r2, #128	; 0x80
 8001c9a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8001c9c:	0092      	lsls	r2, r2, #2
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	6462      	str	r2, [r4, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ca2:	22c0      	movs	r2, #192	; 0xc0
 8001ca4:	68d9      	ldr	r1, [r3, #12]
 8001ca6:	0112      	lsls	r2, r2, #4
 8001ca8:	4211      	tst	r1, r2
 8001caa:	d112      	bne.n	8001cd2 <HAL_ADC_IRQHandler+0x62>
 8001cac:	6a22      	ldr	r2, [r4, #32]
 8001cae:	2a00      	cmp	r2, #0
 8001cb0:	d10f      	bne.n	8001cd2 <HAL_ADC_IRQHandler+0x62>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	0712      	lsls	r2, r2, #28
 8001cb6:	d50c      	bpl.n	8001cd2 <HAL_ADC_IRQHandler+0x62>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001cb8:	689a      	ldr	r2, [r3, #8]
 8001cba:	0752      	lsls	r2, r2, #29
 8001cbc:	d43c      	bmi.n	8001d38 <HAL_ADC_IRQHandler+0xc8>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001cbe:	210c      	movs	r1, #12
 8001cc0:	685a      	ldr	r2, [r3, #4]
 8001cc2:	438a      	bics	r2, r1
 8001cc4:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8001cc6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001cc8:	4a20      	ldr	r2, [pc, #128]	; (8001d4c <HAL_ADC_IRQHandler+0xdc>)
 8001cca:	401a      	ands	r2, r3
 8001ccc:	2301      	movs	r3, #1
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_ADC_ConvCpltCallback(hadc);
 8001cd2:	0020      	movs	r0, r4
 8001cd4:	f7ff ffc8 	bl	8001c68 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8001cd8:	220c      	movs	r2, #12
 8001cda:	6823      	ldr	r3, [r4, #0]
 8001cdc:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001cde:	2580      	movs	r5, #128	; 0x80
 8001ce0:	6823      	ldr	r3, [r4, #0]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	422a      	tst	r2, r5
 8001ce6:	d00c      	beq.n	8001d02 <HAL_ADC_IRQHandler+0x92>
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	422b      	tst	r3, r5
 8001cec:	d009      	beq.n	8001d02 <HAL_ADC_IRQHandler+0x92>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001cee:	2380      	movs	r3, #128	; 0x80
 8001cf0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001cf2:	025b      	lsls	r3, r3, #9
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	6463      	str	r3, [r4, #68]	; 0x44
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001cf8:	0020      	movs	r0, r4
 8001cfa:	f7ff ffb6 	bl	8001c6a <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001cfe:	6823      	ldr	r3, [r4, #0]
 8001d00:	601d      	str	r5, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8001d02:	2210      	movs	r2, #16
 8001d04:	6823      	ldr	r3, [r4, #0]
 8001d06:	6819      	ldr	r1, [r3, #0]
 8001d08:	4211      	tst	r1, r2
 8001d0a:	d014      	beq.n	8001d36 <HAL_ADC_IRQHandler+0xc6>
 8001d0c:	6859      	ldr	r1, [r3, #4]
 8001d0e:	4211      	tst	r1, r2
 8001d10:	d011      	beq.n	8001d36 <HAL_ADC_IRQHandler+0xc6>
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8001d12:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001d14:	2a01      	cmp	r2, #1
 8001d16:	d002      	beq.n	8001d1e <HAL_ADC_IRQHandler+0xae>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8001d18:	68da      	ldr	r2, [r3, #12]
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8001d1a:	07d2      	lsls	r2, r2, #31
 8001d1c:	d508      	bpl.n	8001d30 <HAL_ADC_IRQHandler+0xc0>
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001d1e:	2202      	movs	r2, #2
 8001d20:	6ca1      	ldr	r1, [r4, #72]	; 0x48
      HAL_ADC_ErrorCallback(hadc);
 8001d22:	0020      	movs	r0, r4
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001d24:	430a      	orrs	r2, r1
 8001d26:	64a2      	str	r2, [r4, #72]	; 0x48
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001d28:	2210      	movs	r2, #16
 8001d2a:	601a      	str	r2, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 8001d2c:	f7ff ff9e 	bl	8001c6c <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001d30:	2210      	movs	r2, #16
 8001d32:	6823      	ldr	r3, [r4, #0]
 8001d34:	601a      	str	r2, [r3, #0]
}
 8001d36:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d38:	2320      	movs	r3, #32
 8001d3a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	6463      	str	r3, [r4, #68]	; 0x44
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d40:	2301      	movs	r3, #1
 8001d42:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001d44:	4313      	orrs	r3, r2
 8001d46:	64a3      	str	r3, [r4, #72]	; 0x48
 8001d48:	e7c3      	b.n	8001cd2 <HAL_ADC_IRQHandler+0x62>
 8001d4a:	46c0      	nop			; (mov r8, r8)
 8001d4c:	fffffefe 	.word	0xfffffefe

08001d50 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001d50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8001d52:	2300      	movs	r3, #0
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d54:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 8001d56:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001d58:	3440      	adds	r4, #64	; 0x40
 8001d5a:	7823      	ldrb	r3, [r4, #0]
{
 8001d5c:	0005      	movs	r5, r0
  __HAL_LOCK(hadc);
 8001d5e:	2002      	movs	r0, #2
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d02b      	beq.n	8001dbc <HAL_ADC_ConfigChannel+0x6c>
 8001d64:	2301      	movs	r3, #1
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001d66:	682a      	ldr	r2, [r5, #0]
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001d68:	6bae      	ldr	r6, [r5, #56]	; 0x38
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001d6a:	6890      	ldr	r0, [r2, #8]
  __HAL_LOCK(hadc);
 8001d6c:	7023      	strb	r3, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001d6e:	0740      	lsls	r0, r0, #29
 8001d70:	d452      	bmi.n	8001e18 <HAL_ADC_ConfigChannel+0xc8>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001d72:	482c      	ldr	r0, [pc, #176]	; (8001e24 <HAL_ADC_ConfigChannel+0xd4>)
 8001d74:	684f      	ldr	r7, [r1, #4]
 8001d76:	680d      	ldr	r5, [r1, #0]
 8001d78:	4287      	cmp	r7, r0
 8001d7a:	d03b      	beq.n	8001df4 <HAL_ADC_ConfigChannel+0xa4>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001d7c:	40ab      	lsls	r3, r5
 8001d7e:	0018      	movs	r0, r3
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001d80:	2380      	movs	r3, #128	; 0x80
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001d82:	6a97      	ldr	r7, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001d84:	055b      	lsls	r3, r3, #21
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001d86:	4338      	orrs	r0, r7
 8001d88:	6290      	str	r0, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001d8a:	429e      	cmp	r6, r3
 8001d8c:	d00f      	beq.n	8001dae <HAL_ADC_ConfigChannel+0x5e>
 8001d8e:	3e01      	subs	r6, #1
 8001d90:	2e06      	cmp	r6, #6
 8001d92:	d90c      	bls.n	8001dae <HAL_ADC_ConfigChannel+0x5e>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001d94:	688b      	ldr	r3, [r1, #8]
 8001d96:	2107      	movs	r1, #7
 8001d98:	6950      	ldr	r0, [r2, #20]
 8001d9a:	4008      	ands	r0, r1
 8001d9c:	4283      	cmp	r3, r0
 8001d9e:	d006      	beq.n	8001dae <HAL_ADC_ConfigChannel+0x5e>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001da0:	6950      	ldr	r0, [r2, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001da2:	400b      	ands	r3, r1
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001da4:	4388      	bics	r0, r1
 8001da6:	6150      	str	r0, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001da8:	6950      	ldr	r0, [r2, #20]
 8001daa:	4303      	orrs	r3, r0
 8001dac:	6153      	str	r3, [r2, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001dae:	002b      	movs	r3, r5
 8001db0:	3b10      	subs	r3, #16
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d903      	bls.n	8001dbe <HAL_ADC_ConfigChannel+0x6e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001db6:	2000      	movs	r0, #0
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001db8:	2300      	movs	r3, #0
 8001dba:	7023      	strb	r3, [r4, #0]
  
  /* Return function status */
  return tmp_hal_status;
}
 8001dbc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001dbe:	4b1a      	ldr	r3, [pc, #104]	; (8001e28 <HAL_ADC_ConfigChannel+0xd8>)
 8001dc0:	2280      	movs	r2, #128	; 0x80
 8001dc2:	6819      	ldr	r1, [r3, #0]
 8001dc4:	2d10      	cmp	r5, #16
 8001dc6:	d013      	beq.n	8001df0 <HAL_ADC_ConfigChannel+0xa0>
 8001dc8:	03d2      	lsls	r2, r2, #15
 8001dca:	430a      	orrs	r2, r1
 8001dcc:	601a      	str	r2, [r3, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001dce:	2d10      	cmp	r5, #16
 8001dd0:	d1f1      	bne.n	8001db6 <HAL_ADC_ConfigChannel+0x66>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001dd2:	4b16      	ldr	r3, [pc, #88]	; (8001e2c <HAL_ADC_ConfigChannel+0xdc>)
 8001dd4:	4916      	ldr	r1, [pc, #88]	; (8001e30 <HAL_ADC_ConfigChannel+0xe0>)
 8001dd6:	6818      	ldr	r0, [r3, #0]
 8001dd8:	f7fe f9aa 	bl	8000130 <__udivsi3>
 8001ddc:	230a      	movs	r3, #10
 8001dde:	4358      	muls	r0, r3
 8001de0:	9001      	str	r0, [sp, #4]
          while(wait_loop_index != 0U)
 8001de2:	9b01      	ldr	r3, [sp, #4]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d0e6      	beq.n	8001db6 <HAL_ADC_ConfigChannel+0x66>
            wait_loop_index--;
 8001de8:	9b01      	ldr	r3, [sp, #4]
 8001dea:	3b01      	subs	r3, #1
 8001dec:	9301      	str	r3, [sp, #4]
 8001dee:	e7f8      	b.n	8001de2 <HAL_ADC_ConfigChannel+0x92>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001df0:	0412      	lsls	r2, r2, #16
 8001df2:	e7ea      	b.n	8001dca <HAL_ADC_ConfigChannel+0x7a>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001df4:	40ab      	lsls	r3, r5
 8001df6:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001df8:	4399      	bics	r1, r3
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001dfa:	002b      	movs	r3, r5
 8001dfc:	3b10      	subs	r3, #16
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001dfe:	6291      	str	r1, [r2, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	d8d8      	bhi.n	8001db6 <HAL_ADC_ConfigChannel+0x66>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001e04:	4b08      	ldr	r3, [pc, #32]	; (8001e28 <HAL_ADC_ConfigChannel+0xd8>)
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	2d10      	cmp	r5, #16
 8001e0a:	d003      	beq.n	8001e14 <HAL_ADC_ConfigChannel+0xc4>
 8001e0c:	4909      	ldr	r1, [pc, #36]	; (8001e34 <HAL_ADC_ConfigChannel+0xe4>)
 8001e0e:	400a      	ands	r2, r1
 8001e10:	601a      	str	r2, [r3, #0]
 8001e12:	e7d0      	b.n	8001db6 <HAL_ADC_ConfigChannel+0x66>
 8001e14:	4908      	ldr	r1, [pc, #32]	; (8001e38 <HAL_ADC_ConfigChannel+0xe8>)
 8001e16:	e7fa      	b.n	8001e0e <HAL_ADC_ConfigChannel+0xbe>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e18:	2220      	movs	r2, #32
 8001e1a:	6c69      	ldr	r1, [r5, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 8001e1c:	0018      	movs	r0, r3
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	646a      	str	r2, [r5, #68]	; 0x44
 8001e22:	e7c9      	b.n	8001db8 <HAL_ADC_ConfigChannel+0x68>
 8001e24:	00001001 	.word	0x00001001
 8001e28:	40012708 	.word	0x40012708
 8001e2c:	20000008 	.word	0x20000008
 8001e30:	000f4240 	.word	0x000f4240
 8001e34:	ffbfffff 	.word	0xffbfffff
 8001e38:	ff7fffff 	.word	0xff7fffff

08001e3c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e3c:	b570      	push	{r4, r5, r6, lr}
 8001e3e:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8001e40:	2800      	cmp	r0, #0
 8001e42:	da14      	bge.n	8001e6e <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e44:	230f      	movs	r3, #15
 8001e46:	b2c0      	uxtb	r0, r0
 8001e48:	4003      	ands	r3, r0
 8001e4a:	3b08      	subs	r3, #8
 8001e4c:	4a11      	ldr	r2, [pc, #68]	; (8001e94 <HAL_NVIC_SetPriority+0x58>)
 8001e4e:	089b      	lsrs	r3, r3, #2
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	189b      	adds	r3, r3, r2
 8001e54:	2203      	movs	r2, #3
 8001e56:	4010      	ands	r0, r2
 8001e58:	4090      	lsls	r0, r2
 8001e5a:	32fc      	adds	r2, #252	; 0xfc
 8001e5c:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001e5e:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e60:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001e62:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e64:	69dc      	ldr	r4, [r3, #28]
 8001e66:	43ac      	bics	r4, r5
 8001e68:	4321      	orrs	r1, r4
 8001e6a:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8001e6c:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e6e:	2503      	movs	r5, #3
 8001e70:	0883      	lsrs	r3, r0, #2
 8001e72:	4028      	ands	r0, r5
 8001e74:	40a8      	lsls	r0, r5
 8001e76:	35fc      	adds	r5, #252	; 0xfc
 8001e78:	002e      	movs	r6, r5
 8001e7a:	4a07      	ldr	r2, [pc, #28]	; (8001e98 <HAL_NVIC_SetPriority+0x5c>)
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	189b      	adds	r3, r3, r2
 8001e80:	22c0      	movs	r2, #192	; 0xc0
 8001e82:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001e84:	4029      	ands	r1, r5
 8001e86:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001e88:	0092      	lsls	r2, r2, #2
 8001e8a:	589c      	ldr	r4, [r3, r2]
 8001e8c:	43b4      	bics	r4, r6
 8001e8e:	4321      	orrs	r1, r4
 8001e90:	5099      	str	r1, [r3, r2]
 8001e92:	e7eb      	b.n	8001e6c <HAL_NVIC_SetPriority+0x30>
 8001e94:	e000ed00 	.word	0xe000ed00
 8001e98:	e000e100 	.word	0xe000e100

08001e9c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001e9c:	231f      	movs	r3, #31
 8001e9e:	4018      	ands	r0, r3
 8001ea0:	3b1e      	subs	r3, #30
 8001ea2:	4083      	lsls	r3, r0
 8001ea4:	4a01      	ldr	r2, [pc, #4]	; (8001eac <HAL_NVIC_EnableIRQ+0x10>)
 8001ea6:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001ea8:	4770      	bx	lr
 8001eaa:	46c0      	nop			; (mov r8, r8)
 8001eac:	e000e100 	.word	0xe000e100

08001eb0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eb0:	4a09      	ldr	r2, [pc, #36]	; (8001ed8 <HAL_SYSTICK_Config+0x28>)
 8001eb2:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eb4:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d80d      	bhi.n	8001ed6 <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001eba:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ebc:	4a07      	ldr	r2, [pc, #28]	; (8001edc <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ebe:	4808      	ldr	r0, [pc, #32]	; (8001ee0 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ec0:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ec2:	6a03      	ldr	r3, [r0, #32]
 8001ec4:	0609      	lsls	r1, r1, #24
 8001ec6:	021b      	lsls	r3, r3, #8
 8001ec8:	0a1b      	lsrs	r3, r3, #8
 8001eca:	430b      	orrs	r3, r1
 8001ecc:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ece:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ed0:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ed2:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ed4:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001ed6:	4770      	bx	lr
 8001ed8:	00ffffff 	.word	0x00ffffff
 8001edc:	e000e010 	.word	0xe000e010
 8001ee0:	e000ed00 	.word	0xe000ed00

08001ee4 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001ee4:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001ee6:	1c84      	adds	r4, r0, #2
 8001ee8:	7fe3      	ldrb	r3, [r4, #31]
 8001eea:	2b02      	cmp	r3, #2
 8001eec:	d004      	beq.n	8001ef8 <HAL_DMA_Abort_IT+0x14>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001eee:	2304      	movs	r3, #4
 8001ef0:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8001ef2:	3b03      	subs	r3, #3
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 8001ef4:	0018      	movs	r0, r3
 8001ef6:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001ef8:	210e      	movs	r1, #14
 8001efa:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001efc:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	438a      	bics	r2, r1
 8001f02:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001f04:	2201      	movs	r2, #1
 8001f06:	6819      	ldr	r1, [r3, #0]
 8001f08:	4391      	bics	r1, r2
 8001f0a:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001f0c:	0011      	movs	r1, r2
 8001f0e:	40a9      	lsls	r1, r5
 8001f10:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8001f12:	6059      	str	r1, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001f14:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8001f16:	2400      	movs	r4, #0
 8001f18:	1883      	adds	r3, r0, r2
    if(hdma->XferAbortCallback != NULL)
 8001f1a:	6b42      	ldr	r2, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8001f1c:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 8001f1e:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 8001f20:	42a2      	cmp	r2, r4
 8001f22:	d0e7      	beq.n	8001ef4 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 8001f24:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8001f26:	0023      	movs	r3, r4
 8001f28:	e7e4      	b.n	8001ef4 <HAL_DMA_Abort_IT+0x10>
	...

08001f2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001f2c:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001f2e:	680b      	ldr	r3, [r1, #0]
{ 
 8001f30:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001f32:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 8001f34:	2300      	movs	r3, #0
{ 
 8001f36:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001f38:	9a02      	ldr	r2, [sp, #8]
 8001f3a:	40da      	lsrs	r2, r3
 8001f3c:	d101      	bne.n	8001f42 <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 8001f3e:	b007      	add	sp, #28
 8001f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001f42:	2201      	movs	r2, #1
 8001f44:	409a      	lsls	r2, r3
 8001f46:	9203      	str	r2, [sp, #12]
 8001f48:	9903      	ldr	r1, [sp, #12]
 8001f4a:	9a02      	ldr	r2, [sp, #8]
 8001f4c:	400a      	ands	r2, r1
 8001f4e:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 8001f50:	d100      	bne.n	8001f54 <HAL_GPIO_Init+0x28>
 8001f52:	e08c      	b.n	800206e <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001f54:	9a01      	ldr	r2, [sp, #4]
 8001f56:	2110      	movs	r1, #16
 8001f58:	6852      	ldr	r2, [r2, #4]
 8001f5a:	0016      	movs	r6, r2
 8001f5c:	438e      	bics	r6, r1
 8001f5e:	2e02      	cmp	r6, #2
 8001f60:	d10e      	bne.n	8001f80 <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8001f62:	2507      	movs	r5, #7
 8001f64:	401d      	ands	r5, r3
 8001f66:	00ad      	lsls	r5, r5, #2
 8001f68:	3901      	subs	r1, #1
 8001f6a:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 8001f6c:	08dc      	lsrs	r4, r3, #3
 8001f6e:	00a4      	lsls	r4, r4, #2
 8001f70:	1904      	adds	r4, r0, r4
 8001f72:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8001f74:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8001f76:	9901      	ldr	r1, [sp, #4]
 8001f78:	6909      	ldr	r1, [r1, #16]
 8001f7a:	40a9      	lsls	r1, r5
 8001f7c:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 8001f7e:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8001f80:	2403      	movs	r4, #3
 8001f82:	005f      	lsls	r7, r3, #1
 8001f84:	40bc      	lsls	r4, r7
 8001f86:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 8001f88:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f8a:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8001f8c:	4025      	ands	r5, r4
 8001f8e:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f90:	2503      	movs	r5, #3
 8001f92:	4015      	ands	r5, r2
 8001f94:	40bd      	lsls	r5, r7
 8001f96:	4661      	mov	r1, ip
 8001f98:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 8001f9a:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f9c:	2e01      	cmp	r6, #1
 8001f9e:	d80f      	bhi.n	8001fc0 <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8001fa0:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 8001fa2:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8001fa4:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fa6:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8001fa8:	40bd      	lsls	r5, r7
 8001faa:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8001fac:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 8001fae:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001fb0:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001fb2:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001fb4:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001fb6:	2101      	movs	r1, #1
 8001fb8:	400d      	ands	r5, r1
 8001fba:	409d      	lsls	r5, r3
 8001fbc:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8001fbe:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 8001fc0:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8001fc2:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001fc4:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8001fc6:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001fc8:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8001fca:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001fcc:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8001fce:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8001fd0:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001fd2:	420a      	tst	r2, r1
 8001fd4:	d04b      	beq.n	800206e <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fd6:	2101      	movs	r1, #1
 8001fd8:	4c26      	ldr	r4, [pc, #152]	; (8002074 <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001fda:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fdc:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001fde:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fe0:	430d      	orrs	r5, r1
 8001fe2:	61a5      	str	r5, [r4, #24]
 8001fe4:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 8001fe6:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fe8:	400c      	ands	r4, r1
 8001fea:	9405      	str	r4, [sp, #20]
 8001fec:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001fee:	240f      	movs	r4, #15
 8001ff0:	4921      	ldr	r1, [pc, #132]	; (8002078 <HAL_GPIO_Init+0x14c>)
 8001ff2:	00ad      	lsls	r5, r5, #2
 8001ff4:	00b6      	lsls	r6, r6, #2
 8001ff6:	186d      	adds	r5, r5, r1
 8001ff8:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ffa:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 8001ffc:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ffe:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8002000:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002002:	2400      	movs	r4, #0
 8002004:	4288      	cmp	r0, r1
 8002006:	d00c      	beq.n	8002022 <HAL_GPIO_Init+0xf6>
 8002008:	491c      	ldr	r1, [pc, #112]	; (800207c <HAL_GPIO_Init+0x150>)
 800200a:	3401      	adds	r4, #1
 800200c:	4288      	cmp	r0, r1
 800200e:	d008      	beq.n	8002022 <HAL_GPIO_Init+0xf6>
 8002010:	491b      	ldr	r1, [pc, #108]	; (8002080 <HAL_GPIO_Init+0x154>)
 8002012:	3401      	adds	r4, #1
 8002014:	4288      	cmp	r0, r1
 8002016:	d004      	beq.n	8002022 <HAL_GPIO_Init+0xf6>
 8002018:	491a      	ldr	r1, [pc, #104]	; (8002084 <HAL_GPIO_Init+0x158>)
 800201a:	3403      	adds	r4, #3
 800201c:	4288      	cmp	r0, r1
 800201e:	d100      	bne.n	8002022 <HAL_GPIO_Init+0xf6>
 8002020:	3c02      	subs	r4, #2
 8002022:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002024:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002026:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 8002028:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 800202a:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 800202c:	4c16      	ldr	r4, [pc, #88]	; (8002088 <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800202e:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 8002030:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 8002032:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002034:	03d1      	lsls	r1, r2, #15
 8002036:	d401      	bmi.n	800203c <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002038:	003e      	movs	r6, r7
 800203a:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 800203c:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 800203e:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 8002040:	9e00      	ldr	r6, [sp, #0]
 8002042:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002044:	0391      	lsls	r1, r2, #14
 8002046:	d401      	bmi.n	800204c <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8002048:	003e      	movs	r6, r7
 800204a:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 800204c:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 800204e:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 8002050:	9e00      	ldr	r6, [sp, #0]
 8002052:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002054:	02d1      	lsls	r1, r2, #11
 8002056:	d401      	bmi.n	800205c <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8002058:	003e      	movs	r6, r7
 800205a:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 800205c:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 800205e:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 8002060:	9f00      	ldr	r7, [sp, #0]
 8002062:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002064:	0292      	lsls	r2, r2, #10
 8002066:	d401      	bmi.n	800206c <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8002068:	402e      	ands	r6, r5
 800206a:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 800206c:	60e7      	str	r7, [r4, #12]
    position++;
 800206e:	3301      	adds	r3, #1
 8002070:	e762      	b.n	8001f38 <HAL_GPIO_Init+0xc>
 8002072:	46c0      	nop			; (mov r8, r8)
 8002074:	40021000 	.word	0x40021000
 8002078:	40010000 	.word	0x40010000
 800207c:	48000400 	.word	0x48000400
 8002080:	48000800 	.word	0x48000800
 8002084:	48000c00 	.word	0x48000c00
 8002088:	40010400 	.word	0x40010400

0800208c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800208c:	2a00      	cmp	r2, #0
 800208e:	d001      	beq.n	8002094 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002090:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002092:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002094:	6281      	str	r1, [r0, #40]	; 0x28
}
 8002096:	e7fc      	b.n	8002092 <HAL_GPIO_WritePin+0x6>

08002098 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002098:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800209a:	6803      	ldr	r3, [r0, #0]
{
 800209c:	b085      	sub	sp, #20
 800209e:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020a0:	07db      	lsls	r3, r3, #31
 80020a2:	d42f      	bmi.n	8002104 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020a4:	682b      	ldr	r3, [r5, #0]
 80020a6:	079b      	lsls	r3, r3, #30
 80020a8:	d500      	bpl.n	80020ac <HAL_RCC_OscConfig+0x14>
 80020aa:	e081      	b.n	80021b0 <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020ac:	682b      	ldr	r3, [r5, #0]
 80020ae:	071b      	lsls	r3, r3, #28
 80020b0:	d500      	bpl.n	80020b4 <HAL_RCC_OscConfig+0x1c>
 80020b2:	e0bc      	b.n	800222e <HAL_RCC_OscConfig+0x196>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020b4:	682b      	ldr	r3, [r5, #0]
 80020b6:	075b      	lsls	r3, r3, #29
 80020b8:	d500      	bpl.n	80020bc <HAL_RCC_OscConfig+0x24>
 80020ba:	e0df      	b.n	800227c <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80020bc:	682b      	ldr	r3, [r5, #0]
 80020be:	06db      	lsls	r3, r3, #27
 80020c0:	d51a      	bpl.n	80020f8 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80020c2:	696a      	ldr	r2, [r5, #20]
 80020c4:	4cb5      	ldr	r4, [pc, #724]	; (800239c <HAL_RCC_OscConfig+0x304>)
 80020c6:	2304      	movs	r3, #4
 80020c8:	2a01      	cmp	r2, #1
 80020ca:	d000      	beq.n	80020ce <HAL_RCC_OscConfig+0x36>
 80020cc:	e14b      	b.n	8002366 <HAL_RCC_OscConfig+0x2ce>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80020ce:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80020d0:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80020d2:	430b      	orrs	r3, r1
 80020d4:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 80020d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80020d8:	431a      	orrs	r2, r3
 80020da:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 80020dc:	f7ff fd18 	bl	8001b10 <HAL_GetTick>
 80020e0:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80020e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80020e4:	4233      	tst	r3, r6
 80020e6:	d100      	bne.n	80020ea <HAL_RCC_OscConfig+0x52>
 80020e8:	e136      	b.n	8002358 <HAL_RCC_OscConfig+0x2c0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80020ea:	21f8      	movs	r1, #248	; 0xf8
 80020ec:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80020ee:	69ab      	ldr	r3, [r5, #24]
 80020f0:	438a      	bics	r2, r1
 80020f2:	00db      	lsls	r3, r3, #3
 80020f4:	4313      	orrs	r3, r2
 80020f6:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020f8:	6a29      	ldr	r1, [r5, #32]
 80020fa:	2900      	cmp	r1, #0
 80020fc:	d000      	beq.n	8002100 <HAL_RCC_OscConfig+0x68>
 80020fe:	e159      	b.n	80023b4 <HAL_RCC_OscConfig+0x31c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8002100:	2000      	movs	r0, #0
 8002102:	e013      	b.n	800212c <HAL_RCC_OscConfig+0x94>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002104:	210c      	movs	r1, #12
 8002106:	4ca5      	ldr	r4, [pc, #660]	; (800239c <HAL_RCC_OscConfig+0x304>)
 8002108:	6862      	ldr	r2, [r4, #4]
 800210a:	400a      	ands	r2, r1
 800210c:	2a04      	cmp	r2, #4
 800210e:	d006      	beq.n	800211e <HAL_RCC_OscConfig+0x86>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002110:	6863      	ldr	r3, [r4, #4]
 8002112:	400b      	ands	r3, r1
 8002114:	2b08      	cmp	r3, #8
 8002116:	d10b      	bne.n	8002130 <HAL_RCC_OscConfig+0x98>
 8002118:	6863      	ldr	r3, [r4, #4]
 800211a:	03db      	lsls	r3, r3, #15
 800211c:	d508      	bpl.n	8002130 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800211e:	6823      	ldr	r3, [r4, #0]
 8002120:	039b      	lsls	r3, r3, #14
 8002122:	d5bf      	bpl.n	80020a4 <HAL_RCC_OscConfig+0xc>
 8002124:	686b      	ldr	r3, [r5, #4]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d1bc      	bne.n	80020a4 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800212a:	2001      	movs	r0, #1
}
 800212c:	b005      	add	sp, #20
 800212e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002130:	686b      	ldr	r3, [r5, #4]
 8002132:	2b01      	cmp	r3, #1
 8002134:	d113      	bne.n	800215e <HAL_RCC_OscConfig+0xc6>
 8002136:	2380      	movs	r3, #128	; 0x80
 8002138:	6822      	ldr	r2, [r4, #0]
 800213a:	025b      	lsls	r3, r3, #9
 800213c:	4313      	orrs	r3, r2
 800213e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002140:	f7ff fce6 	bl	8001b10 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002144:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8002146:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002148:	02b6      	lsls	r6, r6, #10
 800214a:	6823      	ldr	r3, [r4, #0]
 800214c:	4233      	tst	r3, r6
 800214e:	d1a9      	bne.n	80020a4 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002150:	f7ff fcde 	bl	8001b10 <HAL_GetTick>
 8002154:	1bc0      	subs	r0, r0, r7
 8002156:	2864      	cmp	r0, #100	; 0x64
 8002158:	d9f7      	bls.n	800214a <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 800215a:	2003      	movs	r0, #3
 800215c:	e7e6      	b.n	800212c <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800215e:	2b00      	cmp	r3, #0
 8002160:	d116      	bne.n	8002190 <HAL_RCC_OscConfig+0xf8>
 8002162:	6823      	ldr	r3, [r4, #0]
 8002164:	4a8e      	ldr	r2, [pc, #568]	; (80023a0 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002166:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002168:	4013      	ands	r3, r2
 800216a:	6023      	str	r3, [r4, #0]
 800216c:	6823      	ldr	r3, [r4, #0]
 800216e:	4a8d      	ldr	r2, [pc, #564]	; (80023a4 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002170:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002172:	4013      	ands	r3, r2
 8002174:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002176:	f7ff fccb 	bl	8001b10 <HAL_GetTick>
 800217a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800217c:	6823      	ldr	r3, [r4, #0]
 800217e:	4233      	tst	r3, r6
 8002180:	d100      	bne.n	8002184 <HAL_RCC_OscConfig+0xec>
 8002182:	e78f      	b.n	80020a4 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002184:	f7ff fcc4 	bl	8001b10 <HAL_GetTick>
 8002188:	1bc0      	subs	r0, r0, r7
 800218a:	2864      	cmp	r0, #100	; 0x64
 800218c:	d9f6      	bls.n	800217c <HAL_RCC_OscConfig+0xe4>
 800218e:	e7e4      	b.n	800215a <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002190:	2b05      	cmp	r3, #5
 8002192:	d105      	bne.n	80021a0 <HAL_RCC_OscConfig+0x108>
 8002194:	2380      	movs	r3, #128	; 0x80
 8002196:	6822      	ldr	r2, [r4, #0]
 8002198:	02db      	lsls	r3, r3, #11
 800219a:	4313      	orrs	r3, r2
 800219c:	6023      	str	r3, [r4, #0]
 800219e:	e7ca      	b.n	8002136 <HAL_RCC_OscConfig+0x9e>
 80021a0:	6823      	ldr	r3, [r4, #0]
 80021a2:	4a7f      	ldr	r2, [pc, #508]	; (80023a0 <HAL_RCC_OscConfig+0x308>)
 80021a4:	4013      	ands	r3, r2
 80021a6:	6023      	str	r3, [r4, #0]
 80021a8:	6823      	ldr	r3, [r4, #0]
 80021aa:	4a7e      	ldr	r2, [pc, #504]	; (80023a4 <HAL_RCC_OscConfig+0x30c>)
 80021ac:	4013      	ands	r3, r2
 80021ae:	e7c6      	b.n	800213e <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80021b0:	220c      	movs	r2, #12
 80021b2:	4c7a      	ldr	r4, [pc, #488]	; (800239c <HAL_RCC_OscConfig+0x304>)
 80021b4:	6863      	ldr	r3, [r4, #4]
 80021b6:	4213      	tst	r3, r2
 80021b8:	d006      	beq.n	80021c8 <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80021ba:	6863      	ldr	r3, [r4, #4]
 80021bc:	4013      	ands	r3, r2
 80021be:	2b08      	cmp	r3, #8
 80021c0:	d110      	bne.n	80021e4 <HAL_RCC_OscConfig+0x14c>
 80021c2:	6863      	ldr	r3, [r4, #4]
 80021c4:	03db      	lsls	r3, r3, #15
 80021c6:	d40d      	bmi.n	80021e4 <HAL_RCC_OscConfig+0x14c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021c8:	6823      	ldr	r3, [r4, #0]
 80021ca:	079b      	lsls	r3, r3, #30
 80021cc:	d502      	bpl.n	80021d4 <HAL_RCC_OscConfig+0x13c>
 80021ce:	68eb      	ldr	r3, [r5, #12]
 80021d0:	2b01      	cmp	r3, #1
 80021d2:	d1aa      	bne.n	800212a <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021d4:	21f8      	movs	r1, #248	; 0xf8
 80021d6:	6822      	ldr	r2, [r4, #0]
 80021d8:	692b      	ldr	r3, [r5, #16]
 80021da:	438a      	bics	r2, r1
 80021dc:	00db      	lsls	r3, r3, #3
 80021de:	4313      	orrs	r3, r2
 80021e0:	6023      	str	r3, [r4, #0]
 80021e2:	e763      	b.n	80020ac <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021e4:	68ea      	ldr	r2, [r5, #12]
 80021e6:	2301      	movs	r3, #1
 80021e8:	2a00      	cmp	r2, #0
 80021ea:	d00f      	beq.n	800220c <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_ENABLE();
 80021ec:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021ee:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 80021f0:	4313      	orrs	r3, r2
 80021f2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80021f4:	f7ff fc8c 	bl	8001b10 <HAL_GetTick>
 80021f8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021fa:	6823      	ldr	r3, [r4, #0]
 80021fc:	4233      	tst	r3, r6
 80021fe:	d1e9      	bne.n	80021d4 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002200:	f7ff fc86 	bl	8001b10 <HAL_GetTick>
 8002204:	1bc0      	subs	r0, r0, r7
 8002206:	2802      	cmp	r0, #2
 8002208:	d9f7      	bls.n	80021fa <HAL_RCC_OscConfig+0x162>
 800220a:	e7a6      	b.n	800215a <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 800220c:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800220e:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8002210:	439a      	bics	r2, r3
 8002212:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 8002214:	f7ff fc7c 	bl	8001b10 <HAL_GetTick>
 8002218:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800221a:	6823      	ldr	r3, [r4, #0]
 800221c:	4233      	tst	r3, r6
 800221e:	d100      	bne.n	8002222 <HAL_RCC_OscConfig+0x18a>
 8002220:	e744      	b.n	80020ac <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002222:	f7ff fc75 	bl	8001b10 <HAL_GetTick>
 8002226:	1bc0      	subs	r0, r0, r7
 8002228:	2802      	cmp	r0, #2
 800222a:	d9f6      	bls.n	800221a <HAL_RCC_OscConfig+0x182>
 800222c:	e795      	b.n	800215a <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800222e:	69ea      	ldr	r2, [r5, #28]
 8002230:	2301      	movs	r3, #1
 8002232:	4c5a      	ldr	r4, [pc, #360]	; (800239c <HAL_RCC_OscConfig+0x304>)
 8002234:	2a00      	cmp	r2, #0
 8002236:	d010      	beq.n	800225a <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 8002238:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800223a:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 800223c:	4313      	orrs	r3, r2
 800223e:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8002240:	f7ff fc66 	bl	8001b10 <HAL_GetTick>
 8002244:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002246:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002248:	4233      	tst	r3, r6
 800224a:	d000      	beq.n	800224e <HAL_RCC_OscConfig+0x1b6>
 800224c:	e732      	b.n	80020b4 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800224e:	f7ff fc5f 	bl	8001b10 <HAL_GetTick>
 8002252:	1bc0      	subs	r0, r0, r7
 8002254:	2802      	cmp	r0, #2
 8002256:	d9f6      	bls.n	8002246 <HAL_RCC_OscConfig+0x1ae>
 8002258:	e77f      	b.n	800215a <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 800225a:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800225c:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 800225e:	439a      	bics	r2, r3
 8002260:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8002262:	f7ff fc55 	bl	8001b10 <HAL_GetTick>
 8002266:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002268:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800226a:	4233      	tst	r3, r6
 800226c:	d100      	bne.n	8002270 <HAL_RCC_OscConfig+0x1d8>
 800226e:	e721      	b.n	80020b4 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002270:	f7ff fc4e 	bl	8001b10 <HAL_GetTick>
 8002274:	1bc0      	subs	r0, r0, r7
 8002276:	2802      	cmp	r0, #2
 8002278:	d9f6      	bls.n	8002268 <HAL_RCC_OscConfig+0x1d0>
 800227a:	e76e      	b.n	800215a <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800227c:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800227e:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002280:	4c46      	ldr	r4, [pc, #280]	; (800239c <HAL_RCC_OscConfig+0x304>)
 8002282:	0552      	lsls	r2, r2, #21
 8002284:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8002286:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002288:	4213      	tst	r3, r2
 800228a:	d108      	bne.n	800229e <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_PWR_CLK_ENABLE();
 800228c:	69e3      	ldr	r3, [r4, #28]
 800228e:	4313      	orrs	r3, r2
 8002290:	61e3      	str	r3, [r4, #28]
 8002292:	69e3      	ldr	r3, [r4, #28]
 8002294:	4013      	ands	r3, r2
 8002296:	9303      	str	r3, [sp, #12]
 8002298:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800229a:	2301      	movs	r3, #1
 800229c:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800229e:	2780      	movs	r7, #128	; 0x80
 80022a0:	4e41      	ldr	r6, [pc, #260]	; (80023a8 <HAL_RCC_OscConfig+0x310>)
 80022a2:	007f      	lsls	r7, r7, #1
 80022a4:	6833      	ldr	r3, [r6, #0]
 80022a6:	423b      	tst	r3, r7
 80022a8:	d006      	beq.n	80022b8 <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022aa:	68ab      	ldr	r3, [r5, #8]
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d113      	bne.n	80022d8 <HAL_RCC_OscConfig+0x240>
 80022b0:	6a22      	ldr	r2, [r4, #32]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	6223      	str	r3, [r4, #32]
 80022b6:	e030      	b.n	800231a <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022b8:	6833      	ldr	r3, [r6, #0]
 80022ba:	433b      	orrs	r3, r7
 80022bc:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80022be:	f7ff fc27 	bl	8001b10 <HAL_GetTick>
 80022c2:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022c4:	6833      	ldr	r3, [r6, #0]
 80022c6:	423b      	tst	r3, r7
 80022c8:	d1ef      	bne.n	80022aa <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022ca:	f7ff fc21 	bl	8001b10 <HAL_GetTick>
 80022ce:	9b01      	ldr	r3, [sp, #4]
 80022d0:	1ac0      	subs	r0, r0, r3
 80022d2:	2864      	cmp	r0, #100	; 0x64
 80022d4:	d9f6      	bls.n	80022c4 <HAL_RCC_OscConfig+0x22c>
 80022d6:	e740      	b.n	800215a <HAL_RCC_OscConfig+0xc2>
 80022d8:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d114      	bne.n	8002308 <HAL_RCC_OscConfig+0x270>
 80022de:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022e0:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022e2:	4393      	bics	r3, r2
 80022e4:	6223      	str	r3, [r4, #32]
 80022e6:	6a23      	ldr	r3, [r4, #32]
 80022e8:	3203      	adds	r2, #3
 80022ea:	4393      	bics	r3, r2
 80022ec:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80022ee:	f7ff fc0f 	bl	8001b10 <HAL_GetTick>
 80022f2:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022f4:	6a23      	ldr	r3, [r4, #32]
 80022f6:	423b      	tst	r3, r7
 80022f8:	d025      	beq.n	8002346 <HAL_RCC_OscConfig+0x2ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022fa:	f7ff fc09 	bl	8001b10 <HAL_GetTick>
 80022fe:	4b2b      	ldr	r3, [pc, #172]	; (80023ac <HAL_RCC_OscConfig+0x314>)
 8002300:	1b80      	subs	r0, r0, r6
 8002302:	4298      	cmp	r0, r3
 8002304:	d9f6      	bls.n	80022f4 <HAL_RCC_OscConfig+0x25c>
 8002306:	e728      	b.n	800215a <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002308:	2b05      	cmp	r3, #5
 800230a:	d10b      	bne.n	8002324 <HAL_RCC_OscConfig+0x28c>
 800230c:	6a21      	ldr	r1, [r4, #32]
 800230e:	3b01      	subs	r3, #1
 8002310:	430b      	orrs	r3, r1
 8002312:	6223      	str	r3, [r4, #32]
 8002314:	6a23      	ldr	r3, [r4, #32]
 8002316:	431a      	orrs	r2, r3
 8002318:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 800231a:	f7ff fbf9 	bl	8001b10 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800231e:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8002320:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002322:	e00d      	b.n	8002340 <HAL_RCC_OscConfig+0x2a8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002324:	6a23      	ldr	r3, [r4, #32]
 8002326:	4393      	bics	r3, r2
 8002328:	2204      	movs	r2, #4
 800232a:	6223      	str	r3, [r4, #32]
 800232c:	6a23      	ldr	r3, [r4, #32]
 800232e:	4393      	bics	r3, r2
 8002330:	e7c0      	b.n	80022b4 <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002332:	f7ff fbed 	bl	8001b10 <HAL_GetTick>
 8002336:	4b1d      	ldr	r3, [pc, #116]	; (80023ac <HAL_RCC_OscConfig+0x314>)
 8002338:	1b80      	subs	r0, r0, r6
 800233a:	4298      	cmp	r0, r3
 800233c:	d900      	bls.n	8002340 <HAL_RCC_OscConfig+0x2a8>
 800233e:	e70c      	b.n	800215a <HAL_RCC_OscConfig+0xc2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002340:	6a23      	ldr	r3, [r4, #32]
 8002342:	423b      	tst	r3, r7
 8002344:	d0f5      	beq.n	8002332 <HAL_RCC_OscConfig+0x29a>
    if(pwrclkchanged == SET)
 8002346:	9b00      	ldr	r3, [sp, #0]
 8002348:	2b01      	cmp	r3, #1
 800234a:	d000      	beq.n	800234e <HAL_RCC_OscConfig+0x2b6>
 800234c:	e6b6      	b.n	80020bc <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 800234e:	69e3      	ldr	r3, [r4, #28]
 8002350:	4a17      	ldr	r2, [pc, #92]	; (80023b0 <HAL_RCC_OscConfig+0x318>)
 8002352:	4013      	ands	r3, r2
 8002354:	61e3      	str	r3, [r4, #28]
 8002356:	e6b1      	b.n	80020bc <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002358:	f7ff fbda 	bl	8001b10 <HAL_GetTick>
 800235c:	1bc0      	subs	r0, r0, r7
 800235e:	2802      	cmp	r0, #2
 8002360:	d800      	bhi.n	8002364 <HAL_RCC_OscConfig+0x2cc>
 8002362:	e6be      	b.n	80020e2 <HAL_RCC_OscConfig+0x4a>
 8002364:	e6f9      	b.n	800215a <HAL_RCC_OscConfig+0xc2>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002366:	3205      	adds	r2, #5
 8002368:	d103      	bne.n	8002372 <HAL_RCC_OscConfig+0x2da>
      __HAL_RCC_HSI14ADC_ENABLE();
 800236a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800236c:	439a      	bics	r2, r3
 800236e:	6362      	str	r2, [r4, #52]	; 0x34
 8002370:	e6bb      	b.n	80020ea <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 8002372:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002374:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8002376:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8002378:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 800237a:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 800237c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800237e:	4393      	bics	r3, r2
 8002380:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8002382:	f7ff fbc5 	bl	8001b10 <HAL_GetTick>
 8002386:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002388:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800238a:	4233      	tst	r3, r6
 800238c:	d100      	bne.n	8002390 <HAL_RCC_OscConfig+0x2f8>
 800238e:	e6b3      	b.n	80020f8 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002390:	f7ff fbbe 	bl	8001b10 <HAL_GetTick>
 8002394:	1bc0      	subs	r0, r0, r7
 8002396:	2802      	cmp	r0, #2
 8002398:	d9f6      	bls.n	8002388 <HAL_RCC_OscConfig+0x2f0>
 800239a:	e6de      	b.n	800215a <HAL_RCC_OscConfig+0xc2>
 800239c:	40021000 	.word	0x40021000
 80023a0:	fffeffff 	.word	0xfffeffff
 80023a4:	fffbffff 	.word	0xfffbffff
 80023a8:	40007000 	.word	0x40007000
 80023ac:	00001388 	.word	0x00001388
 80023b0:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023b4:	220c      	movs	r2, #12
 80023b6:	4c26      	ldr	r4, [pc, #152]	; (8002450 <HAL_RCC_OscConfig+0x3b8>)
      return HAL_ERROR;
 80023b8:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023ba:	6863      	ldr	r3, [r4, #4]
 80023bc:	4013      	ands	r3, r2
 80023be:	2b08      	cmp	r3, #8
 80023c0:	d100      	bne.n	80023c4 <HAL_RCC_OscConfig+0x32c>
 80023c2:	e6b3      	b.n	800212c <HAL_RCC_OscConfig+0x94>
        __HAL_RCC_PLL_DISABLE();
 80023c4:	6823      	ldr	r3, [r4, #0]
 80023c6:	4a23      	ldr	r2, [pc, #140]	; (8002454 <HAL_RCC_OscConfig+0x3bc>)
 80023c8:	4013      	ands	r3, r2
 80023ca:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023cc:	2902      	cmp	r1, #2
 80023ce:	d12f      	bne.n	8002430 <HAL_RCC_OscConfig+0x398>
        tickstart = HAL_GetTick();
 80023d0:	f7ff fb9e 	bl	8001b10 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023d4:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80023d6:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023d8:	04b6      	lsls	r6, r6, #18
 80023da:	6823      	ldr	r3, [r4, #0]
 80023dc:	4233      	tst	r3, r6
 80023de:	d121      	bne.n	8002424 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023e0:	220f      	movs	r2, #15
 80023e2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80023e4:	4393      	bics	r3, r2
 80023e6:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80023e8:	4313      	orrs	r3, r2
 80023ea:	62e3      	str	r3, [r4, #44]	; 0x2c
 80023ec:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80023ee:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80023f0:	6862      	ldr	r2, [r4, #4]
 80023f2:	430b      	orrs	r3, r1
 80023f4:	4918      	ldr	r1, [pc, #96]	; (8002458 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023f6:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023f8:	400a      	ands	r2, r1
 80023fa:	4313      	orrs	r3, r2
 80023fc:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80023fe:	2380      	movs	r3, #128	; 0x80
 8002400:	6822      	ldr	r2, [r4, #0]
 8002402:	045b      	lsls	r3, r3, #17
 8002404:	4313      	orrs	r3, r2
 8002406:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002408:	f7ff fb82 	bl	8001b10 <HAL_GetTick>
 800240c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800240e:	04ad      	lsls	r5, r5, #18
 8002410:	6823      	ldr	r3, [r4, #0]
 8002412:	422b      	tst	r3, r5
 8002414:	d000      	beq.n	8002418 <HAL_RCC_OscConfig+0x380>
 8002416:	e673      	b.n	8002100 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002418:	f7ff fb7a 	bl	8001b10 <HAL_GetTick>
 800241c:	1b80      	subs	r0, r0, r6
 800241e:	2802      	cmp	r0, #2
 8002420:	d9f6      	bls.n	8002410 <HAL_RCC_OscConfig+0x378>
 8002422:	e69a      	b.n	800215a <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002424:	f7ff fb74 	bl	8001b10 <HAL_GetTick>
 8002428:	1bc0      	subs	r0, r0, r7
 800242a:	2802      	cmp	r0, #2
 800242c:	d9d5      	bls.n	80023da <HAL_RCC_OscConfig+0x342>
 800242e:	e694      	b.n	800215a <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8002430:	f7ff fb6e 	bl	8001b10 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002434:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8002436:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002438:	04ad      	lsls	r5, r5, #18
 800243a:	6823      	ldr	r3, [r4, #0]
 800243c:	422b      	tst	r3, r5
 800243e:	d100      	bne.n	8002442 <HAL_RCC_OscConfig+0x3aa>
 8002440:	e65e      	b.n	8002100 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002442:	f7ff fb65 	bl	8001b10 <HAL_GetTick>
 8002446:	1b80      	subs	r0, r0, r6
 8002448:	2802      	cmp	r0, #2
 800244a:	d9f6      	bls.n	800243a <HAL_RCC_OscConfig+0x3a2>
 800244c:	e685      	b.n	800215a <HAL_RCC_OscConfig+0xc2>
 800244e:	46c0      	nop			; (mov r8, r8)
 8002450:	40021000 	.word	0x40021000
 8002454:	feffffff 	.word	0xfeffffff
 8002458:	ffc2ffff 	.word	0xffc2ffff

0800245c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800245c:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800245e:	4c14      	ldr	r4, [pc, #80]	; (80024b0 <HAL_RCC_GetSysClockFreq+0x54>)
{
 8002460:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002462:	2210      	movs	r2, #16
 8002464:	0021      	movs	r1, r4
 8002466:	4668      	mov	r0, sp
 8002468:	f001 fb98 	bl	8003b9c <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800246c:	0021      	movs	r1, r4
 800246e:	ad04      	add	r5, sp, #16
 8002470:	2210      	movs	r2, #16
 8002472:	3110      	adds	r1, #16
 8002474:	0028      	movs	r0, r5
 8002476:	f001 fb91 	bl	8003b9c <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800247a:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 800247c:	4e0d      	ldr	r6, [pc, #52]	; (80024b4 <HAL_RCC_GetSysClockFreq+0x58>)
 800247e:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002480:	401a      	ands	r2, r3
 8002482:	2a08      	cmp	r2, #8
 8002484:	d111      	bne.n	80024aa <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002486:	200f      	movs	r0, #15
 8002488:	466a      	mov	r2, sp
 800248a:	0c99      	lsrs	r1, r3, #18
 800248c:	4001      	ands	r1, r0
 800248e:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002490:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8002492:	4002      	ands	r2, r0
 8002494:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002496:	03db      	lsls	r3, r3, #15
 8002498:	d505      	bpl.n	80024a6 <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800249a:	4807      	ldr	r0, [pc, #28]	; (80024b8 <HAL_RCC_GetSysClockFreq+0x5c>)
 800249c:	f7fd fe48 	bl	8000130 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 80024a0:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80024a2:	b008      	add	sp, #32
 80024a4:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 80024a6:	4805      	ldr	r0, [pc, #20]	; (80024bc <HAL_RCC_GetSysClockFreq+0x60>)
 80024a8:	e7fa      	b.n	80024a0 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 80024aa:	4803      	ldr	r0, [pc, #12]	; (80024b8 <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 80024ac:	e7f9      	b.n	80024a2 <HAL_RCC_GetSysClockFreq+0x46>
 80024ae:	46c0      	nop			; (mov r8, r8)
 80024b0:	08003bd8 	.word	0x08003bd8
 80024b4:	40021000 	.word	0x40021000
 80024b8:	007a1200 	.word	0x007a1200
 80024bc:	003d0900 	.word	0x003d0900

080024c0 <HAL_RCC_ClockConfig>:
{
 80024c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80024c2:	2201      	movs	r2, #1
 80024c4:	4c43      	ldr	r4, [pc, #268]	; (80025d4 <HAL_RCC_ClockConfig+0x114>)
{
 80024c6:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80024c8:	6823      	ldr	r3, [r4, #0]
{
 80024ca:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80024cc:	4013      	ands	r3, r2
 80024ce:	428b      	cmp	r3, r1
 80024d0:	d31c      	bcc.n	800250c <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024d2:	6832      	ldr	r2, [r6, #0]
 80024d4:	0793      	lsls	r3, r2, #30
 80024d6:	d423      	bmi.n	8002520 <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024d8:	07d3      	lsls	r3, r2, #31
 80024da:	d429      	bmi.n	8002530 <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80024dc:	2301      	movs	r3, #1
 80024de:	6822      	ldr	r2, [r4, #0]
 80024e0:	401a      	ands	r2, r3
 80024e2:	4297      	cmp	r7, r2
 80024e4:	d367      	bcc.n	80025b6 <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024e6:	6833      	ldr	r3, [r6, #0]
 80024e8:	4c3b      	ldr	r4, [pc, #236]	; (80025d8 <HAL_RCC_ClockConfig+0x118>)
 80024ea:	075b      	lsls	r3, r3, #29
 80024ec:	d46a      	bmi.n	80025c4 <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80024ee:	f7ff ffb5 	bl	800245c <HAL_RCC_GetSysClockFreq>
 80024f2:	6863      	ldr	r3, [r4, #4]
 80024f4:	4a39      	ldr	r2, [pc, #228]	; (80025dc <HAL_RCC_ClockConfig+0x11c>)
 80024f6:	061b      	lsls	r3, r3, #24
 80024f8:	0f1b      	lsrs	r3, r3, #28
 80024fa:	5cd3      	ldrb	r3, [r2, r3]
 80024fc:	40d8      	lsrs	r0, r3
 80024fe:	4b38      	ldr	r3, [pc, #224]	; (80025e0 <HAL_RCC_ClockConfig+0x120>)
 8002500:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002502:	2000      	movs	r0, #0
 8002504:	f7ff fada 	bl	8001abc <HAL_InitTick>
  return HAL_OK;
 8002508:	2000      	movs	r0, #0
 800250a:	e008      	b.n	800251e <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800250c:	6823      	ldr	r3, [r4, #0]
 800250e:	4393      	bics	r3, r2
 8002510:	430b      	orrs	r3, r1
 8002512:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002514:	6823      	ldr	r3, [r4, #0]
 8002516:	4013      	ands	r3, r2
 8002518:	4299      	cmp	r1, r3
 800251a:	d0da      	beq.n	80024d2 <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 800251c:	2001      	movs	r0, #1
}
 800251e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002520:	20f0      	movs	r0, #240	; 0xf0
 8002522:	492d      	ldr	r1, [pc, #180]	; (80025d8 <HAL_RCC_ClockConfig+0x118>)
 8002524:	684b      	ldr	r3, [r1, #4]
 8002526:	4383      	bics	r3, r0
 8002528:	68b0      	ldr	r0, [r6, #8]
 800252a:	4303      	orrs	r3, r0
 800252c:	604b      	str	r3, [r1, #4]
 800252e:	e7d3      	b.n	80024d8 <HAL_RCC_ClockConfig+0x18>
 8002530:	4d29      	ldr	r5, [pc, #164]	; (80025d8 <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002532:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002534:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002536:	2a01      	cmp	r2, #1
 8002538:	d11a      	bne.n	8002570 <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800253a:	039b      	lsls	r3, r3, #14
 800253c:	d5ee      	bpl.n	800251c <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800253e:	2103      	movs	r1, #3
 8002540:	686b      	ldr	r3, [r5, #4]
 8002542:	438b      	bics	r3, r1
 8002544:	4313      	orrs	r3, r2
 8002546:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8002548:	f7ff fae2 	bl	8001b10 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800254c:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800254e:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002550:	2b01      	cmp	r3, #1
 8002552:	d115      	bne.n	8002580 <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002554:	220c      	movs	r2, #12
 8002556:	686b      	ldr	r3, [r5, #4]
 8002558:	4013      	ands	r3, r2
 800255a:	2b04      	cmp	r3, #4
 800255c:	d0be      	beq.n	80024dc <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800255e:	f7ff fad7 	bl	8001b10 <HAL_GetTick>
 8002562:	9b01      	ldr	r3, [sp, #4]
 8002564:	1ac0      	subs	r0, r0, r3
 8002566:	4b1f      	ldr	r3, [pc, #124]	; (80025e4 <HAL_RCC_ClockConfig+0x124>)
 8002568:	4298      	cmp	r0, r3
 800256a:	d9f3      	bls.n	8002554 <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 800256c:	2003      	movs	r0, #3
 800256e:	e7d6      	b.n	800251e <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002570:	2a02      	cmp	r2, #2
 8002572:	d102      	bne.n	800257a <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002574:	019b      	lsls	r3, r3, #6
 8002576:	d4e2      	bmi.n	800253e <HAL_RCC_ClockConfig+0x7e>
 8002578:	e7d0      	b.n	800251c <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800257a:	079b      	lsls	r3, r3, #30
 800257c:	d4df      	bmi.n	800253e <HAL_RCC_ClockConfig+0x7e>
 800257e:	e7cd      	b.n	800251c <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002580:	2b02      	cmp	r3, #2
 8002582:	d012      	beq.n	80025aa <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002584:	220c      	movs	r2, #12
 8002586:	686b      	ldr	r3, [r5, #4]
 8002588:	4213      	tst	r3, r2
 800258a:	d0a7      	beq.n	80024dc <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800258c:	f7ff fac0 	bl	8001b10 <HAL_GetTick>
 8002590:	9b01      	ldr	r3, [sp, #4]
 8002592:	1ac0      	subs	r0, r0, r3
 8002594:	4b13      	ldr	r3, [pc, #76]	; (80025e4 <HAL_RCC_ClockConfig+0x124>)
 8002596:	4298      	cmp	r0, r3
 8002598:	d9f4      	bls.n	8002584 <HAL_RCC_ClockConfig+0xc4>
 800259a:	e7e7      	b.n	800256c <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800259c:	f7ff fab8 	bl	8001b10 <HAL_GetTick>
 80025a0:	9b01      	ldr	r3, [sp, #4]
 80025a2:	1ac0      	subs	r0, r0, r3
 80025a4:	4b0f      	ldr	r3, [pc, #60]	; (80025e4 <HAL_RCC_ClockConfig+0x124>)
 80025a6:	4298      	cmp	r0, r3
 80025a8:	d8e0      	bhi.n	800256c <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025aa:	220c      	movs	r2, #12
 80025ac:	686b      	ldr	r3, [r5, #4]
 80025ae:	4013      	ands	r3, r2
 80025b0:	2b08      	cmp	r3, #8
 80025b2:	d1f3      	bne.n	800259c <HAL_RCC_ClockConfig+0xdc>
 80025b4:	e792      	b.n	80024dc <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025b6:	6822      	ldr	r2, [r4, #0]
 80025b8:	439a      	bics	r2, r3
 80025ba:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80025bc:	6822      	ldr	r2, [r4, #0]
 80025be:	421a      	tst	r2, r3
 80025c0:	d1ac      	bne.n	800251c <HAL_RCC_ClockConfig+0x5c>
 80025c2:	e790      	b.n	80024e6 <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80025c4:	6863      	ldr	r3, [r4, #4]
 80025c6:	4a08      	ldr	r2, [pc, #32]	; (80025e8 <HAL_RCC_ClockConfig+0x128>)
 80025c8:	4013      	ands	r3, r2
 80025ca:	68f2      	ldr	r2, [r6, #12]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	6063      	str	r3, [r4, #4]
 80025d0:	e78d      	b.n	80024ee <HAL_RCC_ClockConfig+0x2e>
 80025d2:	46c0      	nop			; (mov r8, r8)
 80025d4:	40022000 	.word	0x40022000
 80025d8:	40021000 	.word	0x40021000
 80025dc:	08003cbc 	.word	0x08003cbc
 80025e0:	20000008 	.word	0x20000008
 80025e4:	00001388 	.word	0x00001388
 80025e8:	fffff8ff 	.word	0xfffff8ff

080025ec <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80025ec:	4b01      	ldr	r3, [pc, #4]	; (80025f4 <HAL_RCC_GetHCLKFreq+0x8>)
 80025ee:	6818      	ldr	r0, [r3, #0]
}
 80025f0:	4770      	bx	lr
 80025f2:	46c0      	nop			; (mov r8, r8)
 80025f4:	20000008 	.word	0x20000008

080025f8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80025f8:	4b04      	ldr	r3, [pc, #16]	; (800260c <HAL_RCC_GetPCLK1Freq+0x14>)
 80025fa:	4a05      	ldr	r2, [pc, #20]	; (8002610 <HAL_RCC_GetPCLK1Freq+0x18>)
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	055b      	lsls	r3, r3, #21
 8002600:	0f5b      	lsrs	r3, r3, #29
 8002602:	5cd3      	ldrb	r3, [r2, r3]
 8002604:	4a03      	ldr	r2, [pc, #12]	; (8002614 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002606:	6810      	ldr	r0, [r2, #0]
 8002608:	40d8      	lsrs	r0, r3
}    
 800260a:	4770      	bx	lr
 800260c:	40021000 	.word	0x40021000
 8002610:	08003ccc 	.word	0x08003ccc
 8002614:	20000008 	.word	0x20000008

08002618 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002618:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800261a:	6803      	ldr	r3, [r0, #0]
{
 800261c:	b085      	sub	sp, #20
 800261e:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002620:	03db      	lsls	r3, r3, #15
 8002622:	d528      	bpl.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002624:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8002626:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002628:	4c37      	ldr	r4, [pc, #220]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 800262a:	0552      	lsls	r2, r2, #21
 800262c:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 800262e:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002630:	4213      	tst	r3, r2
 8002632:	d108      	bne.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002634:	69e3      	ldr	r3, [r4, #28]
 8002636:	4313      	orrs	r3, r2
 8002638:	61e3      	str	r3, [r4, #28]
 800263a:	69e3      	ldr	r3, [r4, #28]
 800263c:	4013      	ands	r3, r2
 800263e:	9303      	str	r3, [sp, #12]
 8002640:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8002642:	2301      	movs	r3, #1
 8002644:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002646:	2780      	movs	r7, #128	; 0x80
 8002648:	4e30      	ldr	r6, [pc, #192]	; (800270c <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 800264a:	007f      	lsls	r7, r7, #1
 800264c:	6833      	ldr	r3, [r6, #0]
 800264e:	423b      	tst	r3, r7
 8002650:	d026      	beq.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x88>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002652:	22c0      	movs	r2, #192	; 0xc0
 8002654:	6a23      	ldr	r3, [r4, #32]
 8002656:	0092      	lsls	r2, r2, #2
 8002658:	4013      	ands	r3, r2
 800265a:	4e2d      	ldr	r6, [pc, #180]	; (8002710 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800265c:	d132      	bne.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0xac>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800265e:	6a23      	ldr	r3, [r4, #32]
 8002660:	401e      	ands	r6, r3
 8002662:	686b      	ldr	r3, [r5, #4]
 8002664:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002666:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002668:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 800266a:	2b01      	cmp	r3, #1
 800266c:	d103      	bne.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800266e:	69e3      	ldr	r3, [r4, #28]
 8002670:	4a28      	ldr	r2, [pc, #160]	; (8002714 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 8002672:	4013      	ands	r3, r2
 8002674:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002676:	682a      	ldr	r2, [r5, #0]
 8002678:	07d3      	lsls	r3, r2, #31
 800267a:	d506      	bpl.n	800268a <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800267c:	2003      	movs	r0, #3
 800267e:	4922      	ldr	r1, [pc, #136]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 8002680:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8002682:	4383      	bics	r3, r0
 8002684:	68a8      	ldr	r0, [r5, #8]
 8002686:	4303      	orrs	r3, r0
 8002688:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800268a:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800268c:	0693      	lsls	r3, r2, #26
 800268e:	d517      	bpl.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0xa8>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002690:	2110      	movs	r1, #16
 8002692:	4a1d      	ldr	r2, [pc, #116]	; (8002708 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 8002694:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002696:	438b      	bics	r3, r1
 8002698:	68e9      	ldr	r1, [r5, #12]
 800269a:	430b      	orrs	r3, r1
 800269c:	6313      	str	r3, [r2, #48]	; 0x30
 800269e:	e00f      	b.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0xa8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026a0:	6833      	ldr	r3, [r6, #0]
 80026a2:	433b      	orrs	r3, r7
 80026a4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80026a6:	f7ff fa33 	bl	8001b10 <HAL_GetTick>
 80026aa:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026ac:	6833      	ldr	r3, [r6, #0]
 80026ae:	423b      	tst	r3, r7
 80026b0:	d1cf      	bne.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026b2:	f7ff fa2d 	bl	8001b10 <HAL_GetTick>
 80026b6:	9b01      	ldr	r3, [sp, #4]
 80026b8:	1ac0      	subs	r0, r0, r3
 80026ba:	2864      	cmp	r0, #100	; 0x64
 80026bc:	d9f6      	bls.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0x94>
          return HAL_TIMEOUT;
 80026be:	2003      	movs	r0, #3
}
 80026c0:	b005      	add	sp, #20
 80026c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80026c4:	6869      	ldr	r1, [r5, #4]
 80026c6:	400a      	ands	r2, r1
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d0c8      	beq.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 80026cc:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80026ce:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80026d0:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80026d2:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 80026d4:	025b      	lsls	r3, r3, #9
 80026d6:	4303      	orrs	r3, r0
 80026d8:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80026da:	6a23      	ldr	r3, [r4, #32]
 80026dc:	480e      	ldr	r0, [pc, #56]	; (8002718 <HAL_RCCEx_PeriphCLKConfig+0x100>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80026de:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 80026e0:	4003      	ands	r3, r0
 80026e2:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 80026e4:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80026e6:	07d3      	lsls	r3, r2, #31
 80026e8:	d5b9      	bpl.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 80026ea:	f7ff fa11 	bl	8001b10 <HAL_GetTick>
 80026ee:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026f0:	2202      	movs	r2, #2
 80026f2:	6a23      	ldr	r3, [r4, #32]
 80026f4:	4213      	tst	r3, r2
 80026f6:	d1b2      	bne.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026f8:	f7ff fa0a 	bl	8001b10 <HAL_GetTick>
 80026fc:	4b07      	ldr	r3, [pc, #28]	; (800271c <HAL_RCCEx_PeriphCLKConfig+0x104>)
 80026fe:	1bc0      	subs	r0, r0, r7
 8002700:	4298      	cmp	r0, r3
 8002702:	d9f5      	bls.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8002704:	e7db      	b.n	80026be <HAL_RCCEx_PeriphCLKConfig+0xa6>
 8002706:	46c0      	nop			; (mov r8, r8)
 8002708:	40021000 	.word	0x40021000
 800270c:	40007000 	.word	0x40007000
 8002710:	fffffcff 	.word	0xfffffcff
 8002714:	efffffff 	.word	0xefffffff
 8002718:	fffeffff 	.word	0xfffeffff
 800271c:	00001388 	.word	0x00001388

08002720 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002720:	2201      	movs	r2, #1
 8002722:	6a03      	ldr	r3, [r0, #32]
{
 8002724:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002726:	4393      	bics	r3, r2
 8002728:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800272a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800272c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800272e:	6985      	ldr	r5, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002730:	3272      	adds	r2, #114	; 0x72
 8002732:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002734:	680a      	ldr	r2, [r1, #0]
 8002736:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002738:	2202      	movs	r2, #2
 800273a:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800273c:	688a      	ldr	r2, [r1, #8]
 800273e:	4313      	orrs	r3, r2

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002740:	4a14      	ldr	r2, [pc, #80]	; (8002794 <TIM_OC1_SetConfig+0x74>)
 8002742:	4290      	cmp	r0, r2
 8002744:	d008      	beq.n	8002758 <TIM_OC1_SetConfig+0x38>
 8002746:	4e14      	ldr	r6, [pc, #80]	; (8002798 <TIM_OC1_SetConfig+0x78>)
 8002748:	42b0      	cmp	r0, r6
 800274a:	d005      	beq.n	8002758 <TIM_OC1_SetConfig+0x38>
 800274c:	4e13      	ldr	r6, [pc, #76]	; (800279c <TIM_OC1_SetConfig+0x7c>)
 800274e:	42b0      	cmp	r0, r6
 8002750:	d002      	beq.n	8002758 <TIM_OC1_SetConfig+0x38>
 8002752:	4e13      	ldr	r6, [pc, #76]	; (80027a0 <TIM_OC1_SetConfig+0x80>)
 8002754:	42b0      	cmp	r0, r6
 8002756:	d116      	bne.n	8002786 <TIM_OC1_SetConfig+0x66>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002758:	2608      	movs	r6, #8
 800275a:	43b3      	bics	r3, r6
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800275c:	68ce      	ldr	r6, [r1, #12]
 800275e:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002760:	2604      	movs	r6, #4
 8002762:	43b3      	bics	r3, r6
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002764:	4290      	cmp	r0, r2
 8002766:	d008      	beq.n	800277a <TIM_OC1_SetConfig+0x5a>
 8002768:	4a0b      	ldr	r2, [pc, #44]	; (8002798 <TIM_OC1_SetConfig+0x78>)
 800276a:	4290      	cmp	r0, r2
 800276c:	d005      	beq.n	800277a <TIM_OC1_SetConfig+0x5a>
 800276e:	4a0b      	ldr	r2, [pc, #44]	; (800279c <TIM_OC1_SetConfig+0x7c>)
 8002770:	4290      	cmp	r0, r2
 8002772:	d002      	beq.n	800277a <TIM_OC1_SetConfig+0x5a>
 8002774:	4a0a      	ldr	r2, [pc, #40]	; (80027a0 <TIM_OC1_SetConfig+0x80>)
 8002776:	4290      	cmp	r0, r2
 8002778:	d105      	bne.n	8002786 <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800277a:	4a0a      	ldr	r2, [pc, #40]	; (80027a4 <TIM_OC1_SetConfig+0x84>)
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800277c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800277e:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002780:	694c      	ldr	r4, [r1, #20]
 8002782:	4334      	orrs	r4, r6
 8002784:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002786:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002788:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800278a:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800278c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800278e:	6203      	str	r3, [r0, #32]
}
 8002790:	bd70      	pop	{r4, r5, r6, pc}
 8002792:	46c0      	nop			; (mov r8, r8)
 8002794:	40012c00 	.word	0x40012c00
 8002798:	40014000 	.word	0x40014000
 800279c:	40014400 	.word	0x40014400
 80027a0:	40014800 	.word	0x40014800
 80027a4:	fffffcff 	.word	0xfffffcff

080027a8 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80027a8:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80027aa:	2573      	movs	r5, #115	; 0x73
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80027ac:	6a03      	ldr	r3, [r0, #32]
 80027ae:	4a17      	ldr	r2, [pc, #92]	; (800280c <TIM_OC3_SetConfig+0x64>)
 80027b0:	4013      	ands	r3, r2
 80027b2:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80027b4:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80027b6:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80027b8:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80027ba:	43ac      	bics	r4, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80027bc:	680d      	ldr	r5, [r1, #0]
 80027be:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80027c0:	4d13      	ldr	r5, [pc, #76]	; (8002810 <TIM_OC3_SetConfig+0x68>)
 80027c2:	402b      	ands	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80027c4:	688d      	ldr	r5, [r1, #8]
 80027c6:	022d      	lsls	r5, r5, #8
 80027c8:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80027ca:	4d12      	ldr	r5, [pc, #72]	; (8002814 <TIM_OC3_SetConfig+0x6c>)
 80027cc:	42a8      	cmp	r0, r5
 80027ce:	d10e      	bne.n	80027ee <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80027d0:	4d11      	ldr	r5, [pc, #68]	; (8002818 <TIM_OC3_SetConfig+0x70>)
 80027d2:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80027d4:	68cb      	ldr	r3, [r1, #12]
 80027d6:	021b      	lsls	r3, r3, #8
 80027d8:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80027da:	4d10      	ldr	r5, [pc, #64]	; (800281c <TIM_OC3_SetConfig+0x74>)
 80027dc:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80027de:	4d10      	ldr	r5, [pc, #64]	; (8002820 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80027e0:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80027e2:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80027e4:	698a      	ldr	r2, [r1, #24]
 80027e6:	4332      	orrs	r2, r6
 80027e8:	0112      	lsls	r2, r2, #4
 80027ea:	432a      	orrs	r2, r5
 80027ec:	e008      	b.n	8002800 <TIM_OC3_SetConfig+0x58>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80027ee:	4d0d      	ldr	r5, [pc, #52]	; (8002824 <TIM_OC3_SetConfig+0x7c>)
 80027f0:	42a8      	cmp	r0, r5
 80027f2:	d0f4      	beq.n	80027de <TIM_OC3_SetConfig+0x36>
 80027f4:	4d0c      	ldr	r5, [pc, #48]	; (8002828 <TIM_OC3_SetConfig+0x80>)
 80027f6:	42a8      	cmp	r0, r5
 80027f8:	d0f1      	beq.n	80027de <TIM_OC3_SetConfig+0x36>
 80027fa:	4d0c      	ldr	r5, [pc, #48]	; (800282c <TIM_OC3_SetConfig+0x84>)
 80027fc:	42a8      	cmp	r0, r5
 80027fe:	d0ee      	beq.n	80027de <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002800:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002802:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002804:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8002806:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002808:	6203      	str	r3, [r0, #32]
}
 800280a:	bd70      	pop	{r4, r5, r6, pc}
 800280c:	fffffeff 	.word	0xfffffeff
 8002810:	fffffdff 	.word	0xfffffdff
 8002814:	40012c00 	.word	0x40012c00
 8002818:	fffff7ff 	.word	0xfffff7ff
 800281c:	fffffbff 	.word	0xfffffbff
 8002820:	ffffcfff 	.word	0xffffcfff
 8002824:	40014000 	.word	0x40014000
 8002828:	40014400 	.word	0x40014400
 800282c:	40014800 	.word	0x40014800

08002830 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002830:	6a03      	ldr	r3, [r0, #32]
 8002832:	4a14      	ldr	r2, [pc, #80]	; (8002884 <TIM_OC4_SetConfig+0x54>)
{
 8002834:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002836:	4013      	ands	r3, r2
 8002838:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800283a:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800283c:	4c12      	ldr	r4, [pc, #72]	; (8002888 <TIM_OC4_SetConfig+0x58>)
  tmpcr2 =  TIMx->CR2;
 800283e:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8002840:	69c5      	ldr	r5, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002842:	4025      	ands	r5, r4

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002844:	680c      	ldr	r4, [r1, #0]
 8002846:	0224      	lsls	r4, r4, #8
 8002848:	4325      	orrs	r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800284a:	4c10      	ldr	r4, [pc, #64]	; (800288c <TIM_OC4_SetConfig+0x5c>)
 800284c:	4022      	ands	r2, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800284e:	688c      	ldr	r4, [r1, #8]
 8002850:	0324      	lsls	r4, r4, #12
 8002852:	4322      	orrs	r2, r4

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002854:	4c0e      	ldr	r4, [pc, #56]	; (8002890 <TIM_OC4_SetConfig+0x60>)
 8002856:	42a0      	cmp	r0, r4
 8002858:	d008      	beq.n	800286c <TIM_OC4_SetConfig+0x3c>
 800285a:	4c0e      	ldr	r4, [pc, #56]	; (8002894 <TIM_OC4_SetConfig+0x64>)
 800285c:	42a0      	cmp	r0, r4
 800285e:	d005      	beq.n	800286c <TIM_OC4_SetConfig+0x3c>
 8002860:	4c0d      	ldr	r4, [pc, #52]	; (8002898 <TIM_OC4_SetConfig+0x68>)
 8002862:	42a0      	cmp	r0, r4
 8002864:	d002      	beq.n	800286c <TIM_OC4_SetConfig+0x3c>
 8002866:	4c0d      	ldr	r4, [pc, #52]	; (800289c <TIM_OC4_SetConfig+0x6c>)
 8002868:	42a0      	cmp	r0, r4
 800286a:	d104      	bne.n	8002876 <TIM_OC4_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800286c:	4c0c      	ldr	r4, [pc, #48]	; (80028a0 <TIM_OC4_SetConfig+0x70>)
 800286e:	4023      	ands	r3, r4
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002870:	694c      	ldr	r4, [r1, #20]
 8002872:	01a4      	lsls	r4, r4, #6
 8002874:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002876:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002878:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800287a:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800287c:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800287e:	6202      	str	r2, [r0, #32]
}
 8002880:	bd30      	pop	{r4, r5, pc}
 8002882:	46c0      	nop			; (mov r8, r8)
 8002884:	ffffefff 	.word	0xffffefff
 8002888:	ffff8cff 	.word	0xffff8cff
 800288c:	ffffdfff 	.word	0xffffdfff
 8002890:	40012c00 	.word	0x40012c00
 8002894:	40014000 	.word	0x40014000
 8002898:	40014400 	.word	0x40014400
 800289c:	40014800 	.word	0x40014800
 80028a0:	ffffbfff 	.word	0xffffbfff

080028a4 <HAL_TIM_Base_Start>:
  htim->State= HAL_TIM_STATE_BUSY;
 80028a4:	0002      	movs	r2, r0
 80028a6:	2302      	movs	r3, #2
  __HAL_TIM_ENABLE(htim);
 80028a8:	2101      	movs	r1, #1
 80028aa:	6800      	ldr	r0, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80028ac:	323d      	adds	r2, #61	; 0x3d
 80028ae:	7013      	strb	r3, [r2, #0]
  __HAL_TIM_ENABLE(htim);
 80028b0:	6803      	ldr	r3, [r0, #0]
 80028b2:	430b      	orrs	r3, r1
 80028b4:	6003      	str	r3, [r0, #0]
}
 80028b6:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80028b8:	7011      	strb	r1, [r2, #0]
}
 80028ba:	4770      	bx	lr

080028bc <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80028bc:	2201      	movs	r2, #1
 80028be:	6803      	ldr	r3, [r0, #0]
 80028c0:	68d9      	ldr	r1, [r3, #12]
}
 80028c2:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80028c4:	4311      	orrs	r1, r2
 80028c6:	60d9      	str	r1, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80028c8:	6819      	ldr	r1, [r3, #0]
 80028ca:	430a      	orrs	r2, r1
 80028cc:	601a      	str	r2, [r3, #0]
}
 80028ce:	4770      	bx	lr

080028d0 <HAL_TIM_OC_DelayElapsedCallback>:
 80028d0:	4770      	bx	lr

080028d2 <HAL_TIM_IC_CaptureCallback>:
 80028d2:	4770      	bx	lr

080028d4 <HAL_TIM_PWM_PulseFinishedCallback>:
 80028d4:	4770      	bx	lr

080028d6 <HAL_TIM_TriggerCallback>:
 80028d6:	4770      	bx	lr

080028d8 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028d8:	2202      	movs	r2, #2
 80028da:	6803      	ldr	r3, [r0, #0]
{
 80028dc:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028de:	6919      	ldr	r1, [r3, #16]
{
 80028e0:	0004      	movs	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028e2:	4211      	tst	r1, r2
 80028e4:	d00e      	beq.n	8002904 <HAL_TIM_IRQHandler+0x2c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80028e6:	68d9      	ldr	r1, [r3, #12]
 80028e8:	4211      	tst	r1, r2
 80028ea:	d00b      	beq.n	8002904 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80028ec:	3a05      	subs	r2, #5
 80028ee:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028f0:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028f2:	3204      	adds	r2, #4
 80028f4:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028f6:	079b      	lsls	r3, r3, #30
 80028f8:	d100      	bne.n	80028fc <HAL_TIM_IRQHandler+0x24>
 80028fa:	e079      	b.n	80029f0 <HAL_TIM_IRQHandler+0x118>
          HAL_TIM_IC_CaptureCallback(htim);
 80028fc:	f7ff ffe9 	bl	80028d2 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002900:	2300      	movs	r3, #0
 8002902:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002904:	2204      	movs	r2, #4
 8002906:	6823      	ldr	r3, [r4, #0]
 8002908:	6919      	ldr	r1, [r3, #16]
 800290a:	4211      	tst	r1, r2
 800290c:	d010      	beq.n	8002930 <HAL_TIM_IRQHandler+0x58>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800290e:	68d9      	ldr	r1, [r3, #12]
 8002910:	4211      	tst	r1, r2
 8002912:	d00d      	beq.n	8002930 <HAL_TIM_IRQHandler+0x58>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002914:	3a09      	subs	r2, #9
 8002916:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002918:	3207      	adds	r2, #7
 800291a:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800291c:	699a      	ldr	r2, [r3, #24]
 800291e:	23c0      	movs	r3, #192	; 0xc0
 8002920:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8002922:	0020      	movs	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002924:	421a      	tst	r2, r3
 8002926:	d069      	beq.n	80029fc <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 8002928:	f7ff ffd3 	bl	80028d2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800292c:	2300      	movs	r3, #0
 800292e:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002930:	2208      	movs	r2, #8
 8002932:	6823      	ldr	r3, [r4, #0]
 8002934:	6919      	ldr	r1, [r3, #16]
 8002936:	4211      	tst	r1, r2
 8002938:	d00e      	beq.n	8002958 <HAL_TIM_IRQHandler+0x80>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800293a:	68d9      	ldr	r1, [r3, #12]
 800293c:	4211      	tst	r1, r2
 800293e:	d00b      	beq.n	8002958 <HAL_TIM_IRQHandler+0x80>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002940:	3a11      	subs	r2, #17
 8002942:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002944:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002946:	320d      	adds	r2, #13
 8002948:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 800294a:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800294c:	079b      	lsls	r3, r3, #30
 800294e:	d05b      	beq.n	8002a08 <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 8002950:	f7ff ffbf 	bl	80028d2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002954:	2300      	movs	r3, #0
 8002956:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002958:	2210      	movs	r2, #16
 800295a:	6823      	ldr	r3, [r4, #0]
 800295c:	6919      	ldr	r1, [r3, #16]
 800295e:	4211      	tst	r1, r2
 8002960:	d010      	beq.n	8002984 <HAL_TIM_IRQHandler+0xac>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002962:	68d9      	ldr	r1, [r3, #12]
 8002964:	4211      	tst	r1, r2
 8002966:	d00d      	beq.n	8002984 <HAL_TIM_IRQHandler+0xac>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002968:	3a21      	subs	r2, #33	; 0x21
 800296a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800296c:	3219      	adds	r2, #25
 800296e:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002970:	69da      	ldr	r2, [r3, #28]
 8002972:	23c0      	movs	r3, #192	; 0xc0
 8002974:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8002976:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002978:	421a      	tst	r2, r3
 800297a:	d04b      	beq.n	8002a14 <HAL_TIM_IRQHandler+0x13c>
        HAL_TIM_IC_CaptureCallback(htim);
 800297c:	f7ff ffa9 	bl	80028d2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002980:	2300      	movs	r3, #0
 8002982:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002984:	2201      	movs	r2, #1
 8002986:	6823      	ldr	r3, [r4, #0]
 8002988:	6919      	ldr	r1, [r3, #16]
 800298a:	4211      	tst	r1, r2
 800298c:	d007      	beq.n	800299e <HAL_TIM_IRQHandler+0xc6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800298e:	68d9      	ldr	r1, [r3, #12]
 8002990:	4211      	tst	r1, r2
 8002992:	d004      	beq.n	800299e <HAL_TIM_IRQHandler+0xc6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002994:	3a03      	subs	r2, #3
 8002996:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002998:	0020      	movs	r0, r4
 800299a:	f7fe ff59 	bl	8001850 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800299e:	2280      	movs	r2, #128	; 0x80
 80029a0:	6823      	ldr	r3, [r4, #0]
 80029a2:	6919      	ldr	r1, [r3, #16]
 80029a4:	4211      	tst	r1, r2
 80029a6:	d008      	beq.n	80029ba <HAL_TIM_IRQHandler+0xe2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80029a8:	68d9      	ldr	r1, [r3, #12]
 80029aa:	4211      	tst	r1, r2
 80029ac:	d005      	beq.n	80029ba <HAL_TIM_IRQHandler+0xe2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80029ae:	3a02      	subs	r2, #2
 80029b0:	3aff      	subs	r2, #255	; 0xff
 80029b2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80029b4:	0020      	movs	r0, r4
 80029b6:	f000 fa2a 	bl	8002e0e <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80029ba:	2240      	movs	r2, #64	; 0x40
 80029bc:	6823      	ldr	r3, [r4, #0]
 80029be:	6919      	ldr	r1, [r3, #16]
 80029c0:	4211      	tst	r1, r2
 80029c2:	d007      	beq.n	80029d4 <HAL_TIM_IRQHandler+0xfc>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80029c4:	68d9      	ldr	r1, [r3, #12]
 80029c6:	4211      	tst	r1, r2
 80029c8:	d004      	beq.n	80029d4 <HAL_TIM_IRQHandler+0xfc>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80029ca:	3a81      	subs	r2, #129	; 0x81
 80029cc:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80029ce:	0020      	movs	r0, r4
 80029d0:	f7ff ff81 	bl	80028d6 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80029d4:	2220      	movs	r2, #32
 80029d6:	6823      	ldr	r3, [r4, #0]
 80029d8:	6919      	ldr	r1, [r3, #16]
 80029da:	4211      	tst	r1, r2
 80029dc:	d007      	beq.n	80029ee <HAL_TIM_IRQHandler+0x116>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80029de:	68d9      	ldr	r1, [r3, #12]
 80029e0:	4211      	tst	r1, r2
 80029e2:	d004      	beq.n	80029ee <HAL_TIM_IRQHandler+0x116>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80029e4:	3a41      	subs	r2, #65	; 0x41
 80029e6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80029e8:	0020      	movs	r0, r4
 80029ea:	f000 fa0f 	bl	8002e0c <HAL_TIMEx_CommutationCallback>
}
 80029ee:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80029f0:	f7ff ff6e 	bl	80028d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029f4:	0020      	movs	r0, r4
 80029f6:	f7ff ff6d 	bl	80028d4 <HAL_TIM_PWM_PulseFinishedCallback>
 80029fa:	e781      	b.n	8002900 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029fc:	f7ff ff68 	bl	80028d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a00:	0020      	movs	r0, r4
 8002a02:	f7ff ff67 	bl	80028d4 <HAL_TIM_PWM_PulseFinishedCallback>
 8002a06:	e791      	b.n	800292c <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a08:	f7ff ff62 	bl	80028d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a0c:	0020      	movs	r0, r4
 8002a0e:	f7ff ff61 	bl	80028d4 <HAL_TIM_PWM_PulseFinishedCallback>
 8002a12:	e79f      	b.n	8002954 <HAL_TIM_IRQHandler+0x7c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a14:	f7ff ff5c 	bl	80028d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a18:	0020      	movs	r0, r4
 8002a1a:	f7ff ff5b 	bl	80028d4 <HAL_TIM_PWM_PulseFinishedCallback>
 8002a1e:	e7af      	b.n	8002980 <HAL_TIM_IRQHandler+0xa8>

08002a20 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a20:	4a1c      	ldr	r2, [pc, #112]	; (8002a94 <TIM_Base_SetConfig+0x74>)
{
 8002a22:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8002a24:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a26:	4290      	cmp	r0, r2
 8002a28:	d002      	beq.n	8002a30 <TIM_Base_SetConfig+0x10>
 8002a2a:	4c1b      	ldr	r4, [pc, #108]	; (8002a98 <TIM_Base_SetConfig+0x78>)
 8002a2c:	42a0      	cmp	r0, r4
 8002a2e:	d108      	bne.n	8002a42 <TIM_Base_SetConfig+0x22>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a30:	2470      	movs	r4, #112	; 0x70
 8002a32:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8002a34:	684c      	ldr	r4, [r1, #4]
 8002a36:	4323      	orrs	r3, r4
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a38:	4290      	cmp	r0, r2
 8002a3a:	d00e      	beq.n	8002a5a <TIM_Base_SetConfig+0x3a>
 8002a3c:	4c16      	ldr	r4, [pc, #88]	; (8002a98 <TIM_Base_SetConfig+0x78>)
 8002a3e:	42a0      	cmp	r0, r4
 8002a40:	d00b      	beq.n	8002a5a <TIM_Base_SetConfig+0x3a>
 8002a42:	4c16      	ldr	r4, [pc, #88]	; (8002a9c <TIM_Base_SetConfig+0x7c>)
 8002a44:	42a0      	cmp	r0, r4
 8002a46:	d008      	beq.n	8002a5a <TIM_Base_SetConfig+0x3a>
 8002a48:	4c15      	ldr	r4, [pc, #84]	; (8002aa0 <TIM_Base_SetConfig+0x80>)
 8002a4a:	42a0      	cmp	r0, r4
 8002a4c:	d005      	beq.n	8002a5a <TIM_Base_SetConfig+0x3a>
 8002a4e:	4c15      	ldr	r4, [pc, #84]	; (8002aa4 <TIM_Base_SetConfig+0x84>)
 8002a50:	42a0      	cmp	r0, r4
 8002a52:	d002      	beq.n	8002a5a <TIM_Base_SetConfig+0x3a>
 8002a54:	4c14      	ldr	r4, [pc, #80]	; (8002aa8 <TIM_Base_SetConfig+0x88>)
 8002a56:	42a0      	cmp	r0, r4
 8002a58:	d103      	bne.n	8002a62 <TIM_Base_SetConfig+0x42>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a5a:	4c14      	ldr	r4, [pc, #80]	; (8002aac <TIM_Base_SetConfig+0x8c>)
 8002a5c:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a5e:	68cc      	ldr	r4, [r1, #12]
 8002a60:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a62:	2480      	movs	r4, #128	; 0x80
 8002a64:	43a3      	bics	r3, r4
 8002a66:	694c      	ldr	r4, [r1, #20]
 8002a68:	4323      	orrs	r3, r4
  TIMx->CR1 = tmpcr1;
 8002a6a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a6c:	688b      	ldr	r3, [r1, #8]
 8002a6e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002a70:	680b      	ldr	r3, [r1, #0]
 8002a72:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a74:	4290      	cmp	r0, r2
 8002a76:	d008      	beq.n	8002a8a <TIM_Base_SetConfig+0x6a>
 8002a78:	4b09      	ldr	r3, [pc, #36]	; (8002aa0 <TIM_Base_SetConfig+0x80>)
 8002a7a:	4298      	cmp	r0, r3
 8002a7c:	d005      	beq.n	8002a8a <TIM_Base_SetConfig+0x6a>
 8002a7e:	4b09      	ldr	r3, [pc, #36]	; (8002aa4 <TIM_Base_SetConfig+0x84>)
 8002a80:	4298      	cmp	r0, r3
 8002a82:	d002      	beq.n	8002a8a <TIM_Base_SetConfig+0x6a>
 8002a84:	4b08      	ldr	r3, [pc, #32]	; (8002aa8 <TIM_Base_SetConfig+0x88>)
 8002a86:	4298      	cmp	r0, r3
 8002a88:	d101      	bne.n	8002a8e <TIM_Base_SetConfig+0x6e>
    TIMx->RCR = Structure->RepetitionCounter;
 8002a8a:	690b      	ldr	r3, [r1, #16]
 8002a8c:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	6143      	str	r3, [r0, #20]
}
 8002a92:	bd10      	pop	{r4, pc}
 8002a94:	40012c00 	.word	0x40012c00
 8002a98:	40000400 	.word	0x40000400
 8002a9c:	40002000 	.word	0x40002000
 8002aa0:	40014000 	.word	0x40014000
 8002aa4:	40014400 	.word	0x40014400
 8002aa8:	40014800 	.word	0x40014800
 8002aac:	fffffcff 	.word	0xfffffcff

08002ab0 <HAL_TIM_Base_Init>:
{
 8002ab0:	b570      	push	{r4, r5, r6, lr}
 8002ab2:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002ab4:	2001      	movs	r0, #1
  if(htim == NULL)
 8002ab6:	2c00      	cmp	r4, #0
 8002ab8:	d014      	beq.n	8002ae4 <HAL_TIM_Base_Init+0x34>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002aba:	0025      	movs	r5, r4
 8002abc:	353d      	adds	r5, #61	; 0x3d
 8002abe:	782b      	ldrb	r3, [r5, #0]
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d105      	bne.n	8002ad2 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8002ac6:	0022      	movs	r2, r4
 8002ac8:	323c      	adds	r2, #60	; 0x3c
 8002aca:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 8002acc:	0020      	movs	r0, r4
 8002ace:	f000 fe95 	bl	80037fc <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002ad2:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ad4:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002ad6:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ad8:	1d21      	adds	r1, r4, #4
 8002ada:	f7ff ffa1 	bl	8002a20 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002ade:	2301      	movs	r3, #1
  return HAL_OK;
 8002ae0:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002ae2:	702b      	strb	r3, [r5, #0]
}
 8002ae4:	bd70      	pop	{r4, r5, r6, pc}

08002ae6 <HAL_TIM_PWM_Init>:
{
 8002ae6:	b570      	push	{r4, r5, r6, lr}
 8002ae8:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002aea:	2001      	movs	r0, #1
  if(htim == NULL)
 8002aec:	2c00      	cmp	r4, #0
 8002aee:	d014      	beq.n	8002b1a <HAL_TIM_PWM_Init+0x34>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002af0:	0025      	movs	r5, r4
 8002af2:	353d      	adds	r5, #61	; 0x3d
 8002af4:	782b      	ldrb	r3, [r5, #0]
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d105      	bne.n	8002b08 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8002afc:	0022      	movs	r2, r4
 8002afe:	323c      	adds	r2, #60	; 0x3c
 8002b00:	7013      	strb	r3, [r2, #0]
    HAL_TIM_PWM_MspInit(htim);
 8002b02:	0020      	movs	r0, r4
 8002b04:	f000 fe4e 	bl	80037a4 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002b08:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b0a:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002b0c:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b0e:	1d21      	adds	r1, r4, #4
 8002b10:	f7ff ff86 	bl	8002a20 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002b14:	2301      	movs	r3, #1
  return HAL_OK;
 8002b16:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002b18:	702b      	strb	r3, [r5, #0]
}
 8002b1a:	bd70      	pop	{r4, r5, r6, pc}

08002b1c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b1c:	2210      	movs	r2, #16
 8002b1e:	6a03      	ldr	r3, [r0, #32]
{
 8002b20:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b22:	4393      	bics	r3, r2
 8002b24:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002b26:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b28:	4d16      	ldr	r5, [pc, #88]	; (8002b84 <TIM_OC2_SetConfig+0x68>)
  tmpcr2 =  TIMx->CR2;
 8002b2a:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002b2c:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b2e:	402c      	ands	r4, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b30:	680d      	ldr	r5, [r1, #0]
 8002b32:	022d      	lsls	r5, r5, #8
 8002b34:	432c      	orrs	r4, r5
  tmpccer &= ~TIM_CCER_CC2P;
 8002b36:	2520      	movs	r5, #32
 8002b38:	43aa      	bics	r2, r5
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b3a:	688d      	ldr	r5, [r1, #8]
 8002b3c:	012d      	lsls	r5, r5, #4
 8002b3e:	432a      	orrs	r2, r5
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002b40:	4d11      	ldr	r5, [pc, #68]	; (8002b88 <TIM_OC2_SetConfig+0x6c>)
 8002b42:	42a8      	cmp	r0, r5
 8002b44:	d10f      	bne.n	8002b66 <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8002b46:	2580      	movs	r5, #128	; 0x80
 8002b48:	43aa      	bics	r2, r5
 8002b4a:	0015      	movs	r5, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b4c:	68ca      	ldr	r2, [r1, #12]
 8002b4e:	0112      	lsls	r2, r2, #4
 8002b50:	432a      	orrs	r2, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8002b52:	2540      	movs	r5, #64	; 0x40
 8002b54:	43aa      	bics	r2, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002b56:	4d0d      	ldr	r5, [pc, #52]	; (8002b8c <TIM_OC2_SetConfig+0x70>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002b58:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002b5a:	401d      	ands	r5, r3
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002b5c:	698b      	ldr	r3, [r1, #24]
 8002b5e:	4333      	orrs	r3, r6
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	432b      	orrs	r3, r5
 8002b64:	e008      	b.n	8002b78 <TIM_OC2_SetConfig+0x5c>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002b66:	4d0a      	ldr	r5, [pc, #40]	; (8002b90 <TIM_OC2_SetConfig+0x74>)
 8002b68:	42a8      	cmp	r0, r5
 8002b6a:	d0f4      	beq.n	8002b56 <TIM_OC2_SetConfig+0x3a>
 8002b6c:	4d09      	ldr	r5, [pc, #36]	; (8002b94 <TIM_OC2_SetConfig+0x78>)
 8002b6e:	42a8      	cmp	r0, r5
 8002b70:	d0f1      	beq.n	8002b56 <TIM_OC2_SetConfig+0x3a>
 8002b72:	4d09      	ldr	r5, [pc, #36]	; (8002b98 <TIM_OC2_SetConfig+0x7c>)
 8002b74:	42a8      	cmp	r0, r5
 8002b76:	d0ee      	beq.n	8002b56 <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8002b78:	6043      	str	r3, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8002b7a:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002b7c:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002b7e:	6383      	str	r3, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002b80:	6202      	str	r2, [r0, #32]
}
 8002b82:	bd70      	pop	{r4, r5, r6, pc}
 8002b84:	ffff8cff 	.word	0xffff8cff
 8002b88:	40012c00 	.word	0x40012c00
 8002b8c:	fffff3ff 	.word	0xfffff3ff
 8002b90:	40014000 	.word	0x40014000
 8002b94:	40014400 	.word	0x40014400
 8002b98:	40014800 	.word	0x40014800

08002b9c <HAL_TIM_PWM_ConfigChannel>:
{
 8002b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8002b9e:	0006      	movs	r6, r0
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	363c      	adds	r6, #60	; 0x3c
{
 8002ba4:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 8002ba6:	7831      	ldrb	r1, [r6, #0]
{
 8002ba8:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8002baa:	0018      	movs	r0, r3
 8002bac:	2901      	cmp	r1, #1
 8002bae:	d025      	beq.n	8002bfc <HAL_TIM_PWM_ConfigChannel+0x60>
  htim->State = HAL_TIM_STATE_BUSY;
 8002bb0:	0027      	movs	r7, r4
  __HAL_LOCK(htim);
 8002bb2:	2101      	movs	r1, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002bb4:	373d      	adds	r7, #61	; 0x3d
  __HAL_LOCK(htim);
 8002bb6:	7031      	strb	r1, [r6, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002bb8:	703b      	strb	r3, [r7, #0]
  switch (Channel)
 8002bba:	2a0c      	cmp	r2, #12
 8002bbc:	d81a      	bhi.n	8002bf4 <HAL_TIM_PWM_ConfigChannel+0x58>
 8002bbe:	0010      	movs	r0, r2
 8002bc0:	f7fd faac 	bl	800011c <__gnu_thumb1_case_uqi>
 8002bc4:	18181807 	.word	0x18181807
 8002bc8:	1818181d 	.word	0x1818181d
 8002bcc:	1818182f 	.word	0x1818182f
 8002bd0:	41          	.byte	0x41
 8002bd1:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002bd2:	0029      	movs	r1, r5
 8002bd4:	6820      	ldr	r0, [r4, #0]
 8002bd6:	f7ff fda3 	bl	8002720 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002bda:	2208      	movs	r2, #8
 8002bdc:	6823      	ldr	r3, [r4, #0]
 8002bde:	6999      	ldr	r1, [r3, #24]
 8002be0:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002be2:	2104      	movs	r1, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002be4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002be6:	699a      	ldr	r2, [r3, #24]
 8002be8:	438a      	bics	r2, r1
 8002bea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002bec:	699a      	ldr	r2, [r3, #24]
 8002bee:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002bf0:	430a      	orrs	r2, r1
 8002bf2:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002bf4:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002bf6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002bf8:	703b      	strb	r3, [r7, #0]
  __HAL_UNLOCK(htim);
 8002bfa:	7030      	strb	r0, [r6, #0]
}
 8002bfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002bfe:	0029      	movs	r1, r5
 8002c00:	6820      	ldr	r0, [r4, #0]
 8002c02:	f7ff ff8b 	bl	8002b1c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002c06:	2280      	movs	r2, #128	; 0x80
 8002c08:	6823      	ldr	r3, [r4, #0]
 8002c0a:	0112      	lsls	r2, r2, #4
 8002c0c:	6999      	ldr	r1, [r3, #24]
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002c12:	699a      	ldr	r2, [r3, #24]
 8002c14:	4915      	ldr	r1, [pc, #84]	; (8002c6c <HAL_TIM_PWM_ConfigChannel+0xd0>)
 8002c16:	400a      	ands	r2, r1
 8002c18:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002c1a:	692a      	ldr	r2, [r5, #16]
 8002c1c:	6999      	ldr	r1, [r3, #24]
 8002c1e:	0212      	lsls	r2, r2, #8
 8002c20:	e7e6      	b.n	8002bf0 <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002c22:	0029      	movs	r1, r5
 8002c24:	6820      	ldr	r0, [r4, #0]
 8002c26:	f7ff fdbf 	bl	80027a8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002c2a:	2208      	movs	r2, #8
 8002c2c:	6823      	ldr	r3, [r4, #0]
 8002c2e:	69d9      	ldr	r1, [r3, #28]
 8002c30:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002c32:	2104      	movs	r1, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002c34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002c36:	69da      	ldr	r2, [r3, #28]
 8002c38:	438a      	bics	r2, r1
 8002c3a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002c3c:	69da      	ldr	r2, [r3, #28]
 8002c3e:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002c40:	430a      	orrs	r2, r1
 8002c42:	61da      	str	r2, [r3, #28]
    break;
 8002c44:	e7d6      	b.n	8002bf4 <HAL_TIM_PWM_ConfigChannel+0x58>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002c46:	0029      	movs	r1, r5
 8002c48:	6820      	ldr	r0, [r4, #0]
 8002c4a:	f7ff fdf1 	bl	8002830 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002c4e:	2280      	movs	r2, #128	; 0x80
 8002c50:	6823      	ldr	r3, [r4, #0]
 8002c52:	0112      	lsls	r2, r2, #4
 8002c54:	69d9      	ldr	r1, [r3, #28]
 8002c56:	430a      	orrs	r2, r1
 8002c58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002c5a:	69da      	ldr	r2, [r3, #28]
 8002c5c:	4903      	ldr	r1, [pc, #12]	; (8002c6c <HAL_TIM_PWM_ConfigChannel+0xd0>)
 8002c5e:	400a      	ands	r2, r1
 8002c60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002c62:	692a      	ldr	r2, [r5, #16]
 8002c64:	69d9      	ldr	r1, [r3, #28]
 8002c66:	0212      	lsls	r2, r2, #8
 8002c68:	e7ea      	b.n	8002c40 <HAL_TIM_PWM_ConfigChannel+0xa4>
 8002c6a:	46c0      	nop			; (mov r8, r8)
 8002c6c:	fffffbff 	.word	0xfffffbff

08002c70 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002c70:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8002c72:	2401      	movs	r4, #1
 8002c74:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002c76:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8002c78:	6a03      	ldr	r3, [r0, #32]
 8002c7a:	43a3      	bics	r3, r4
 8002c7c:	6203      	str	r3, [r0, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002c7e:	6a03      	ldr	r3, [r0, #32]
 8002c80:	431a      	orrs	r2, r3
 8002c82:	6202      	str	r2, [r0, #32]
}
 8002c84:	bd10      	pop	{r4, pc}
	...

08002c88 <HAL_TIM_PWM_Start>:
{
 8002c88:	b510      	push	{r4, lr}
 8002c8a:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	6800      	ldr	r0, [r0, #0]
 8002c90:	f7ff ffee 	bl	8002c70 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c94:	6823      	ldr	r3, [r4, #0]
 8002c96:	4a0b      	ldr	r2, [pc, #44]	; (8002cc4 <HAL_TIM_PWM_Start+0x3c>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d008      	beq.n	8002cae <HAL_TIM_PWM_Start+0x26>
 8002c9c:	4a0a      	ldr	r2, [pc, #40]	; (8002cc8 <HAL_TIM_PWM_Start+0x40>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d005      	beq.n	8002cae <HAL_TIM_PWM_Start+0x26>
 8002ca2:	4a0a      	ldr	r2, [pc, #40]	; (8002ccc <HAL_TIM_PWM_Start+0x44>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d002      	beq.n	8002cae <HAL_TIM_PWM_Start+0x26>
 8002ca8:	4a09      	ldr	r2, [pc, #36]	; (8002cd0 <HAL_TIM_PWM_Start+0x48>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d104      	bne.n	8002cb8 <HAL_TIM_PWM_Start+0x30>
    __HAL_TIM_MOE_ENABLE(htim);
 8002cae:	2280      	movs	r2, #128	; 0x80
 8002cb0:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002cb2:	0212      	lsls	r2, r2, #8
 8002cb4:	430a      	orrs	r2, r1
 8002cb6:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8002cb8:	2201      	movs	r2, #1
 8002cba:	6819      	ldr	r1, [r3, #0]
}
 8002cbc:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8002cbe:	430a      	orrs	r2, r1
 8002cc0:	601a      	str	r2, [r3, #0]
}
 8002cc2:	bd10      	pop	{r4, pc}
 8002cc4:	40012c00 	.word	0x40012c00
 8002cc8:	40014000 	.word	0x40014000
 8002ccc:	40014400 	.word	0x40014400
 8002cd0:	40014800 	.word	0x40014800

08002cd4 <HAL_TIM_PWM_Stop>:
{
 8002cd4:	b510      	push	{r4, lr}
 8002cd6:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002cd8:	2200      	movs	r2, #0
 8002cda:	6800      	ldr	r0, [r0, #0]
 8002cdc:	f7ff ffc8 	bl	8002c70 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002ce0:	6823      	ldr	r3, [r4, #0]
 8002ce2:	4a14      	ldr	r2, [pc, #80]	; (8002d34 <HAL_TIM_PWM_Stop+0x60>)
 8002ce4:	4914      	ldr	r1, [pc, #80]	; (8002d38 <HAL_TIM_PWM_Stop+0x64>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d008      	beq.n	8002cfc <HAL_TIM_PWM_Stop+0x28>
 8002cea:	4a14      	ldr	r2, [pc, #80]	; (8002d3c <HAL_TIM_PWM_Stop+0x68>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d005      	beq.n	8002cfc <HAL_TIM_PWM_Stop+0x28>
 8002cf0:	4a13      	ldr	r2, [pc, #76]	; (8002d40 <HAL_TIM_PWM_Stop+0x6c>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d002      	beq.n	8002cfc <HAL_TIM_PWM_Stop+0x28>
 8002cf6:	4a13      	ldr	r2, [pc, #76]	; (8002d44 <HAL_TIM_PWM_Stop+0x70>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d10a      	bne.n	8002d12 <HAL_TIM_PWM_Stop+0x3e>
    __HAL_TIM_MOE_DISABLE(htim);
 8002cfc:	6a1a      	ldr	r2, [r3, #32]
 8002cfe:	420a      	tst	r2, r1
 8002d00:	d107      	bne.n	8002d12 <HAL_TIM_PWM_Stop+0x3e>
 8002d02:	6a18      	ldr	r0, [r3, #32]
 8002d04:	4a10      	ldr	r2, [pc, #64]	; (8002d48 <HAL_TIM_PWM_Stop+0x74>)
 8002d06:	4210      	tst	r0, r2
 8002d08:	d103      	bne.n	8002d12 <HAL_TIM_PWM_Stop+0x3e>
 8002d0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d0c:	480f      	ldr	r0, [pc, #60]	; (8002d4c <HAL_TIM_PWM_Stop+0x78>)
 8002d0e:	4002      	ands	r2, r0
 8002d10:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8002d12:	6a1a      	ldr	r2, [r3, #32]
 8002d14:	420a      	tst	r2, r1
 8002d16:	d107      	bne.n	8002d28 <HAL_TIM_PWM_Stop+0x54>
 8002d18:	6a19      	ldr	r1, [r3, #32]
 8002d1a:	4a0b      	ldr	r2, [pc, #44]	; (8002d48 <HAL_TIM_PWM_Stop+0x74>)
 8002d1c:	4211      	tst	r1, r2
 8002d1e:	d103      	bne.n	8002d28 <HAL_TIM_PWM_Stop+0x54>
 8002d20:	2101      	movs	r1, #1
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	438a      	bics	r2, r1
 8002d26:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	343d      	adds	r4, #61	; 0x3d
}
 8002d2c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002d2e:	7023      	strb	r3, [r4, #0]
}
 8002d30:	bd10      	pop	{r4, pc}
 8002d32:	46c0      	nop			; (mov r8, r8)
 8002d34:	40012c00 	.word	0x40012c00
 8002d38:	00001111 	.word	0x00001111
 8002d3c:	40014000 	.word	0x40014000
 8002d40:	40014400 	.word	0x40014400
 8002d44:	40014800 	.word	0x40014800
 8002d48:	00000444 	.word	0x00000444
 8002d4c:	ffff7fff 	.word	0xffff7fff

08002d50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8002d50:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002d52:	0004      	movs	r4, r0
 8002d54:	343c      	adds	r4, #60	; 0x3c
 8002d56:	7822      	ldrb	r2, [r4, #0]
{
 8002d58:	0003      	movs	r3, r0
 8002d5a:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8002d5c:	2a01      	cmp	r2, #1
 8002d5e:	d017      	beq.n	8002d90 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8002d60:	001d      	movs	r5, r3

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002d62:	681b      	ldr	r3, [r3, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002d64:	353d      	adds	r5, #61	; 0x3d
 8002d66:	7028      	strb	r0, [r5, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002d68:	685a      	ldr	r2, [r3, #4]
 8002d6a:	306e      	adds	r0, #110	; 0x6e
 8002d6c:	4382      	bics	r2, r0
 8002d6e:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002d70:	685a      	ldr	r2, [r3, #4]
 8002d72:	6808      	ldr	r0, [r1, #0]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002d74:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002d76:	4302      	orrs	r2, r0
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002d78:	2080      	movs	r0, #128	; 0x80
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002d7a:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002d7c:	689a      	ldr	r2, [r3, #8]
 8002d7e:	4382      	bics	r2, r0
 8002d80:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002d82:	689a      	ldr	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8002d84:	2000      	movs	r0, #0
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002d86:	430a      	orrs	r2, r1
 8002d88:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8002d8e:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8002d90:	bd30      	pop	{r4, r5, pc}
	...

08002d94 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */    
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002d94:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d96:	0004      	movs	r4, r0
 8002d98:	343c      	adds	r4, #60	; 0x3c
 8002d9a:	7823      	ldrb	r3, [r4, #0]
{
 8002d9c:	0002      	movs	r2, r0
 8002d9e:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d024      	beq.n	8002dee <HAL_TIMEx_ConfigBreakDeadTime+0x5a>

  htim->State = HAL_TIM_STATE_BUSY;
 8002da4:	0015      	movs	r5, r2
 8002da6:	353d      	adds	r5, #61	; 0x3d
 8002da8:	7028      	strb	r0, [r5, #0]
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002daa:	4b11      	ldr	r3, [pc, #68]	; (8002df0 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>)
 8002dac:	68c8      	ldr	r0, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002dae:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002db0:	4003      	ands	r3, r0
 8002db2:	6888      	ldr	r0, [r1, #8]
 8002db4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002db6:	480f      	ldr	r0, [pc, #60]	; (8002df4 <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 8002db8:	4003      	ands	r3, r0
 8002dba:	6848      	ldr	r0, [r1, #4]
 8002dbc:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002dbe:	480e      	ldr	r0, [pc, #56]	; (8002df8 <HAL_TIMEx_ConfigBreakDeadTime+0x64>)
 8002dc0:	4003      	ands	r3, r0
 8002dc2:	6808      	ldr	r0, [r1, #0]
 8002dc4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002dc6:	480d      	ldr	r0, [pc, #52]	; (8002dfc <HAL_TIMEx_ConfigBreakDeadTime+0x68>)
 8002dc8:	4003      	ands	r3, r0
 8002dca:	6908      	ldr	r0, [r1, #16]
 8002dcc:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002dce:	480c      	ldr	r0, [pc, #48]	; (8002e00 <HAL_TIMEx_ConfigBreakDeadTime+0x6c>)
 8002dd0:	4003      	ands	r3, r0
 8002dd2:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002dd4:	6989      	ldr	r1, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002dd6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002dd8:	480a      	ldr	r0, [pc, #40]	; (8002e04 <HAL_TIMEx_ConfigBreakDeadTime+0x70>)
 8002dda:	4003      	ands	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002ddc:	480a      	ldr	r0, [pc, #40]	; (8002e08 <HAL_TIMEx_ConfigBreakDeadTime+0x74>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002dde:	430b      	orrs	r3, r1
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002de0:	4003      	ands	r3, r0
 8002de2:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 8002de4:	6453      	str	r3, [r2, #68]	; 0x44
  
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8002de6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002de8:	2301      	movs	r3, #1
 8002dea:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8002dec:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8002dee:	bd30      	pop	{r4, r5, pc}
 8002df0:	fffffcff 	.word	0xfffffcff
 8002df4:	fffffbff 	.word	0xfffffbff
 8002df8:	fffff7ff 	.word	0xfffff7ff
 8002dfc:	ffffefff 	.word	0xffffefff
 8002e00:	ffffdfff 	.word	0xffffdfff
 8002e04:	ffffbfff 	.word	0xffffbfff
 8002e08:	ffff7fff 	.word	0xffff7fff

08002e0c <HAL_TIMEx_CommutationCallback>:
 8002e0c:	4770      	bx	lr

08002e0e <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e0e:	4770      	bx	lr

08002e10 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e10:	6803      	ldr	r3, [r0, #0]
 8002e12:	4906      	ldr	r1, [pc, #24]	; (8002e2c <UART_EndRxTransfer+0x1c>)
 8002e14:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e16:	306a      	adds	r0, #106	; 0x6a
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e18:	400a      	ands	r2, r1
 8002e1a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e1c:	689a      	ldr	r2, [r3, #8]
 8002e1e:	3123      	adds	r1, #35	; 0x23
 8002e20:	31ff      	adds	r1, #255	; 0xff
 8002e22:	438a      	bics	r2, r1
 8002e24:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 8002e26:	2320      	movs	r3, #32
 8002e28:	7003      	strb	r3, [r0, #0]
}
 8002e2a:	4770      	bx	lr
 8002e2c:	fffffedf 	.word	0xfffffedf

08002e30 <HAL_UART_Transmit_IT>:
{
 8002e30:	b570      	push	{r4, r5, r6, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 8002e32:	0006      	movs	r6, r0
 8002e34:	3669      	adds	r6, #105	; 0x69
 8002e36:	7833      	ldrb	r3, [r6, #0]
{
 8002e38:	0004      	movs	r4, r0
    return HAL_BUSY;
 8002e3a:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 8002e3c:	2b20      	cmp	r3, #32
 8002e3e:	d124      	bne.n	8002e8a <HAL_UART_Transmit_IT+0x5a>
      return HAL_ERROR;
 8002e40:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8002e42:	2900      	cmp	r1, #0
 8002e44:	d021      	beq.n	8002e8a <HAL_UART_Transmit_IT+0x5a>
 8002e46:	2a00      	cmp	r2, #0
 8002e48:	d01f      	beq.n	8002e8a <HAL_UART_Transmit_IT+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e4a:	2380      	movs	r3, #128	; 0x80
 8002e4c:	68a5      	ldr	r5, [r4, #8]
 8002e4e:	015b      	lsls	r3, r3, #5
 8002e50:	429d      	cmp	r5, r3
 8002e52:	d104      	bne.n	8002e5e <HAL_UART_Transmit_IT+0x2e>
 8002e54:	6923      	ldr	r3, [r4, #16]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d101      	bne.n	8002e5e <HAL_UART_Transmit_IT+0x2e>
      if((((uint32_t)pData)&1U) != 0U)
 8002e5a:	4201      	tst	r1, r0
 8002e5c:	d115      	bne.n	8002e8a <HAL_UART_Transmit_IT+0x5a>
    __HAL_LOCK(huart);
 8002e5e:	0025      	movs	r5, r4
 8002e60:	3568      	adds	r5, #104	; 0x68
 8002e62:	782b      	ldrb	r3, [r5, #0]
    return HAL_BUSY;
 8002e64:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d00f      	beq.n	8002e8a <HAL_UART_Transmit_IT+0x5a>
    huart->TxXferSize = Size;
 8002e6a:	0023      	movs	r3, r4
 8002e6c:	3350      	adds	r3, #80	; 0x50
    huart->pTxBuffPtr = pData;
 8002e6e:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->TxXferCount = Size;
 8002e70:	805a      	strh	r2, [r3, #2]
    huart->TxXferSize = Size;
 8002e72:	801a      	strh	r2, [r3, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e74:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e76:	2221      	movs	r2, #33	; 0x21
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002e78:	6821      	ldr	r1, [r4, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e7a:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e7c:	7032      	strb	r2, [r6, #0]
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002e7e:	6808      	ldr	r0, [r1, #0]
 8002e80:	325f      	adds	r2, #95	; 0x5f
 8002e82:	4302      	orrs	r2, r0
    return HAL_OK;
 8002e84:	0018      	movs	r0, r3
    __HAL_UNLOCK(huart);
 8002e86:	702b      	strb	r3, [r5, #0]
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002e88:	600a      	str	r2, [r1, #0]
}
 8002e8a:	bd70      	pop	{r4, r5, r6, pc}

08002e8c <HAL_UART_Receive_IT>:
{
 8002e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(huart->RxState == HAL_UART_STATE_READY)
 8002e8e:	0006      	movs	r6, r0
 8002e90:	366a      	adds	r6, #106	; 0x6a
 8002e92:	7834      	ldrb	r4, [r6, #0]
{
 8002e94:	0003      	movs	r3, r0
    return HAL_BUSY;
 8002e96:	2002      	movs	r0, #2
  if(huart->RxState == HAL_UART_STATE_READY)
 8002e98:	2c20      	cmp	r4, #32
 8002e9a:	d135      	bne.n	8002f08 <HAL_UART_Receive_IT+0x7c>
      return HAL_ERROR;
 8002e9c:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8002e9e:	2900      	cmp	r1, #0
 8002ea0:	d032      	beq.n	8002f08 <HAL_UART_Receive_IT+0x7c>
 8002ea2:	2a00      	cmp	r2, #0
 8002ea4:	d030      	beq.n	8002f08 <HAL_UART_Receive_IT+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ea6:	2480      	movs	r4, #128	; 0x80
 8002ea8:	689d      	ldr	r5, [r3, #8]
 8002eaa:	0164      	lsls	r4, r4, #5
 8002eac:	42a5      	cmp	r5, r4
 8002eae:	d104      	bne.n	8002eba <HAL_UART_Receive_IT+0x2e>
 8002eb0:	691c      	ldr	r4, [r3, #16]
 8002eb2:	2c00      	cmp	r4, #0
 8002eb4:	d101      	bne.n	8002eba <HAL_UART_Receive_IT+0x2e>
      if((((uint32_t)pData)&1U) != 0U)
 8002eb6:	4201      	tst	r1, r0
 8002eb8:	d126      	bne.n	8002f08 <HAL_UART_Receive_IT+0x7c>
    __HAL_LOCK(huart);
 8002eba:	001c      	movs	r4, r3
 8002ebc:	3468      	adds	r4, #104	; 0x68
 8002ebe:	7827      	ldrb	r7, [r4, #0]
    return HAL_BUSY;
 8002ec0:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8002ec2:	2f01      	cmp	r7, #1
 8002ec4:	d020      	beq.n	8002f08 <HAL_UART_Receive_IT+0x7c>
 8002ec6:	3801      	subs	r0, #1
 8002ec8:	7020      	strb	r0, [r4, #0]
    huart->pRxBuffPtr = pData;
 8002eca:	6559      	str	r1, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8002ecc:	0019      	movs	r1, r3
 8002ece:	3158      	adds	r1, #88	; 0x58
 8002ed0:	800a      	strh	r2, [r1, #0]
    huart->RxXferCount = Size;
 8002ed2:	804a      	strh	r2, [r1, #2]
    UART_MASK_COMPUTATION(huart);
 8002ed4:	2280      	movs	r2, #128	; 0x80
 8002ed6:	0152      	lsls	r2, r2, #5
 8002ed8:	4295      	cmp	r5, r2
 8002eda:	d118      	bne.n	8002f0e <HAL_UART_Receive_IT+0x82>
 8002edc:	691a      	ldr	r2, [r3, #16]
 8002ede:	2a00      	cmp	r2, #0
 8002ee0:	d113      	bne.n	8002f0a <HAL_UART_Receive_IT+0x7e>
 8002ee2:	490e      	ldr	r1, [pc, #56]	; (8002f1c <HAL_UART_Receive_IT+0x90>)
 8002ee4:	001a      	movs	r2, r3
 8002ee6:	325c      	adds	r2, #92	; 0x5c
 8002ee8:	8011      	strh	r1, [r2, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eea:	2000      	movs	r0, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002eec:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eee:	66d8      	str	r0, [r3, #108]	; 0x6c
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ef0:	681b      	ldr	r3, [r3, #0]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002ef2:	7032      	strb	r2, [r6, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ef4:	6899      	ldr	r1, [r3, #8]
 8002ef6:	3a21      	subs	r2, #33	; 0x21
 8002ef8:	430a      	orrs	r2, r1
    __HAL_UNLOCK(huart);
 8002efa:	7020      	strb	r0, [r4, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002efc:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002efe:	2290      	movs	r2, #144	; 0x90
 8002f00:	6819      	ldr	r1, [r3, #0]
 8002f02:	0052      	lsls	r2, r2, #1
 8002f04:	430a      	orrs	r2, r1
 8002f06:	601a      	str	r2, [r3, #0]
}
 8002f08:	bdf0      	pop	{r4, r5, r6, r7, pc}
    UART_MASK_COMPUTATION(huart);
 8002f0a:	21ff      	movs	r1, #255	; 0xff
 8002f0c:	e7ea      	b.n	8002ee4 <HAL_UART_Receive_IT+0x58>
 8002f0e:	2d00      	cmp	r5, #0
 8002f10:	d1eb      	bne.n	8002eea <HAL_UART_Receive_IT+0x5e>
 8002f12:	691a      	ldr	r2, [r3, #16]
 8002f14:	2a00      	cmp	r2, #0
 8002f16:	d0f8      	beq.n	8002f0a <HAL_UART_Receive_IT+0x7e>
 8002f18:	217f      	movs	r1, #127	; 0x7f
 8002f1a:	e7e3      	b.n	8002ee4 <HAL_UART_Receive_IT+0x58>
 8002f1c:	000001ff 	.word	0x000001ff

08002f20 <HAL_UART_TxCpltCallback>:
 8002f20:	4770      	bx	lr

08002f22 <HAL_UART_ErrorCallback>:
 8002f22:	4770      	bx	lr

08002f24 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8002f24:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8002f26:	2300      	movs	r3, #0
 8002f28:	0002      	movs	r2, r0
{
 8002f2a:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 8002f2c:	325a      	adds	r2, #90	; 0x5a
 8002f2e:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 8002f30:	3a08      	subs	r2, #8
 8002f32:	8013      	strh	r3, [r2, #0]

  HAL_UART_ErrorCallback(huart);
 8002f34:	f7ff fff5 	bl	8002f22 <HAL_UART_ErrorCallback>
}
 8002f38:	bd10      	pop	{r4, pc}
	...

08002f3c <UART_SetConfig>:
{
 8002f3c:	b570      	push	{r4, r5, r6, lr}
 8002f3e:	0004      	movs	r4, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002f40:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f42:	69c2      	ldr	r2, [r0, #28]
 8002f44:	6883      	ldr	r3, [r0, #8]
 8002f46:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002f48:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f4a:	4303      	orrs	r3, r0
 8002f4c:	6960      	ldr	r0, [r4, #20]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f4e:	4e3f      	ldr	r6, [pc, #252]	; (800304c <UART_SetConfig+0x110>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f50:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002f52:	483f      	ldr	r0, [pc, #252]	; (8003050 <UART_SetConfig+0x114>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f54:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002f56:	4001      	ands	r1, r0
 8002f58:	430b      	orrs	r3, r1
 8002f5a:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f5c:	686b      	ldr	r3, [r5, #4]
 8002f5e:	493d      	ldr	r1, [pc, #244]	; (8003054 <UART_SetConfig+0x118>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002f60:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f62:	400b      	ands	r3, r1
 8002f64:	68e1      	ldr	r1, [r4, #12]
 8002f66:	430b      	orrs	r3, r1
 8002f68:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002f6a:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002f6c:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002f6e:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002f70:	4839      	ldr	r0, [pc, #228]	; (8003058 <UART_SetConfig+0x11c>)
 8002f72:	4001      	ands	r1, r0
 8002f74:	430b      	orrs	r3, r1
 8002f76:	60ab      	str	r3, [r5, #8]
 8002f78:	2380      	movs	r3, #128	; 0x80
 8002f7a:	021b      	lsls	r3, r3, #8
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f7c:	42b5      	cmp	r5, r6
 8002f7e:	d110      	bne.n	8002fa2 <UART_SetConfig+0x66>
 8002f80:	2003      	movs	r0, #3
 8002f82:	4936      	ldr	r1, [pc, #216]	; (800305c <UART_SetConfig+0x120>)
 8002f84:	6b09      	ldr	r1, [r1, #48]	; 0x30
 8002f86:	4001      	ands	r1, r0
 8002f88:	4835      	ldr	r0, [pc, #212]	; (8003060 <UART_SetConfig+0x124>)
 8002f8a:	5c40      	ldrb	r0, [r0, r1]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d013      	beq.n	8002fb8 <UART_SetConfig+0x7c>
    switch (clocksource)
 8002f90:	2808      	cmp	r0, #8
 8002f92:	d858      	bhi.n	8003046 <UART_SetConfig+0x10a>
 8002f94:	f7fd f8c2 	bl	800011c <__gnu_thumb1_case_uqi>
 8002f98:	57425737 	.word	0x57425737
 8002f9c:	5757574b 	.word	0x5757574b
 8002fa0:	50          	.byte	0x50
 8002fa1:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002fa2:	4930      	ldr	r1, [pc, #192]	; (8003064 <UART_SetConfig+0x128>)
 8002fa4:	428d      	cmp	r5, r1
 8002fa6:	d14c      	bne.n	8003042 <UART_SetConfig+0x106>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d12c      	bne.n	8003006 <UART_SetConfig+0xca>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002fac:	f7ff fb24 	bl	80025f8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002fb0:	6863      	ldr	r3, [r4, #4]
 8002fb2:	0040      	lsls	r0, r0, #1
 8002fb4:	085b      	lsrs	r3, r3, #1
 8002fb6:	e00b      	b.n	8002fd0 <UART_SetConfig+0x94>
    switch (clocksource)
 8002fb8:	2808      	cmp	r0, #8
 8002fba:	d821      	bhi.n	8003000 <UART_SetConfig+0xc4>
 8002fbc:	f7fd f8a4 	bl	8000108 <__gnu_thumb1_case_sqi>
 8002fc0:	200520f6 	.word	0x200520f6
 8002fc4:	20202018 	.word	0x20202018
 8002fc8:	1b          	.byte	0x1b
 8002fc9:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002fca:	6863      	ldr	r3, [r4, #4]
 8002fcc:	0858      	lsrs	r0, r3, #1
 8002fce:	4b26      	ldr	r3, [pc, #152]	; (8003068 <UART_SetConfig+0x12c>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002fd0:	18c0      	adds	r0, r0, r3
 8002fd2:	6861      	ldr	r1, [r4, #4]
 8002fd4:	f7fd f8ac 	bl	8000130 <__udivsi3>
 8002fd8:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8002fda:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8002fdc:	220f      	movs	r2, #15
 8002fde:	0019      	movs	r1, r3
 8002fe0:	4391      	bics	r1, r2
 8002fe2:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002fe4:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 8002fe6:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002fe8:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8002fea:	4313      	orrs	r3, r2
 8002fec:	60cb      	str	r3, [r1, #12]
}
 8002fee:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002ff0:	f7ff fa34 	bl	800245c <HAL_RCC_GetSysClockFreq>
 8002ff4:	e7dc      	b.n	8002fb0 <UART_SetConfig+0x74>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002ff6:	6863      	ldr	r3, [r4, #4]
 8002ff8:	0858      	lsrs	r0, r3, #1
 8002ffa:	2380      	movs	r3, #128	; 0x80
 8002ffc:	025b      	lsls	r3, r3, #9
 8002ffe:	e7e7      	b.n	8002fd0 <UART_SetConfig+0x94>
        ret = HAL_ERROR;
 8003000:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8003002:	2300      	movs	r3, #0
 8003004:	e7ea      	b.n	8002fdc <UART_SetConfig+0xa0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003006:	f7ff faf7 	bl	80025f8 <HAL_RCC_GetPCLK1Freq>
 800300a:	6861      	ldr	r1, [r4, #4]
 800300c:	084b      	lsrs	r3, r1, #1
 800300e:	1818      	adds	r0, r3, r0
 8003010:	f7fd f88e 	bl	8000130 <__udivsi3>
 8003014:	b280      	uxth	r0, r0
 8003016:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003018:	2000      	movs	r0, #0
        break;
 800301a:	e7e8      	b.n	8002fee <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800301c:	6861      	ldr	r1, [r4, #4]
 800301e:	4b13      	ldr	r3, [pc, #76]	; (800306c <UART_SetConfig+0x130>)
 8003020:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003022:	18c0      	adds	r0, r0, r3
 8003024:	f7fd f884 	bl	8000130 <__udivsi3>
 8003028:	b280      	uxth	r0, r0
 800302a:	60f0      	str	r0, [r6, #12]
 800302c:	e7f4      	b.n	8003018 <UART_SetConfig+0xdc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800302e:	f7ff fa15 	bl	800245c <HAL_RCC_GetSysClockFreq>
 8003032:	6861      	ldr	r1, [r4, #4]
 8003034:	084b      	lsrs	r3, r1, #1
 8003036:	e7f4      	b.n	8003022 <UART_SetConfig+0xe6>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003038:	2380      	movs	r3, #128	; 0x80
 800303a:	6861      	ldr	r1, [r4, #4]
 800303c:	021b      	lsls	r3, r3, #8
 800303e:	0848      	lsrs	r0, r1, #1
 8003040:	e7ef      	b.n	8003022 <UART_SetConfig+0xe6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003042:	429a      	cmp	r2, r3
 8003044:	d0dc      	beq.n	8003000 <UART_SetConfig+0xc4>
        ret = HAL_ERROR;
 8003046:	2001      	movs	r0, #1
  return ret;
 8003048:	e7d1      	b.n	8002fee <UART_SetConfig+0xb2>
 800304a:	46c0      	nop			; (mov r8, r8)
 800304c:	40013800 	.word	0x40013800
 8003050:	ffff69f3 	.word	0xffff69f3
 8003054:	ffffcfff 	.word	0xffffcfff
 8003058:	fffff4ff 	.word	0xfffff4ff
 800305c:	40021000 	.word	0x40021000
 8003060:	08003cb8 	.word	0x08003cb8
 8003064:	40004400 	.word	0x40004400
 8003068:	00f42400 	.word	0x00f42400
 800306c:	007a1200 	.word	0x007a1200

08003070 <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003070:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8003072:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003074:	07da      	lsls	r2, r3, #31
 8003076:	d506      	bpl.n	8003086 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003078:	6801      	ldr	r1, [r0, #0]
 800307a:	4c28      	ldr	r4, [pc, #160]	; (800311c <UART_AdvFeatureConfig+0xac>)
 800307c:	684a      	ldr	r2, [r1, #4]
 800307e:	4022      	ands	r2, r4
 8003080:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8003082:	4322      	orrs	r2, r4
 8003084:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003086:	079a      	lsls	r2, r3, #30
 8003088:	d506      	bpl.n	8003098 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800308a:	6801      	ldr	r1, [r0, #0]
 800308c:	4c24      	ldr	r4, [pc, #144]	; (8003120 <UART_AdvFeatureConfig+0xb0>)
 800308e:	684a      	ldr	r2, [r1, #4]
 8003090:	4022      	ands	r2, r4
 8003092:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003094:	4322      	orrs	r2, r4
 8003096:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003098:	075a      	lsls	r2, r3, #29
 800309a:	d506      	bpl.n	80030aa <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800309c:	6801      	ldr	r1, [r0, #0]
 800309e:	4c21      	ldr	r4, [pc, #132]	; (8003124 <UART_AdvFeatureConfig+0xb4>)
 80030a0:	684a      	ldr	r2, [r1, #4]
 80030a2:	4022      	ands	r2, r4
 80030a4:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80030a6:	4322      	orrs	r2, r4
 80030a8:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80030aa:	071a      	lsls	r2, r3, #28
 80030ac:	d506      	bpl.n	80030bc <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80030ae:	6801      	ldr	r1, [r0, #0]
 80030b0:	4c1d      	ldr	r4, [pc, #116]	; (8003128 <UART_AdvFeatureConfig+0xb8>)
 80030b2:	684a      	ldr	r2, [r1, #4]
 80030b4:	4022      	ands	r2, r4
 80030b6:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80030b8:	4322      	orrs	r2, r4
 80030ba:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80030bc:	06da      	lsls	r2, r3, #27
 80030be:	d506      	bpl.n	80030ce <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80030c0:	6801      	ldr	r1, [r0, #0]
 80030c2:	4c1a      	ldr	r4, [pc, #104]	; (800312c <UART_AdvFeatureConfig+0xbc>)
 80030c4:	688a      	ldr	r2, [r1, #8]
 80030c6:	4022      	ands	r2, r4
 80030c8:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80030ca:	4322      	orrs	r2, r4
 80030cc:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80030ce:	069a      	lsls	r2, r3, #26
 80030d0:	d506      	bpl.n	80030e0 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80030d2:	6801      	ldr	r1, [r0, #0]
 80030d4:	4c16      	ldr	r4, [pc, #88]	; (8003130 <UART_AdvFeatureConfig+0xc0>)
 80030d6:	688a      	ldr	r2, [r1, #8]
 80030d8:	4022      	ands	r2, r4
 80030da:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80030dc:	4322      	orrs	r2, r4
 80030de:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80030e0:	065a      	lsls	r2, r3, #25
 80030e2:	d510      	bpl.n	8003106 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80030e4:	6801      	ldr	r1, [r0, #0]
 80030e6:	4d13      	ldr	r5, [pc, #76]	; (8003134 <UART_AdvFeatureConfig+0xc4>)
 80030e8:	684a      	ldr	r2, [r1, #4]
 80030ea:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80030ec:	402a      	ands	r2, r5
 80030ee:	4322      	orrs	r2, r4
 80030f0:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80030f2:	2280      	movs	r2, #128	; 0x80
 80030f4:	0352      	lsls	r2, r2, #13
 80030f6:	4294      	cmp	r4, r2
 80030f8:	d105      	bne.n	8003106 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80030fa:	684a      	ldr	r2, [r1, #4]
 80030fc:	4c0e      	ldr	r4, [pc, #56]	; (8003138 <UART_AdvFeatureConfig+0xc8>)
 80030fe:	4022      	ands	r2, r4
 8003100:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003102:	4322      	orrs	r2, r4
 8003104:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003106:	061b      	lsls	r3, r3, #24
 8003108:	d506      	bpl.n	8003118 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800310a:	6802      	ldr	r2, [r0, #0]
 800310c:	490b      	ldr	r1, [pc, #44]	; (800313c <UART_AdvFeatureConfig+0xcc>)
 800310e:	6853      	ldr	r3, [r2, #4]
 8003110:	400b      	ands	r3, r1
 8003112:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003114:	430b      	orrs	r3, r1
 8003116:	6053      	str	r3, [r2, #4]
}
 8003118:	bd30      	pop	{r4, r5, pc}
 800311a:	46c0      	nop			; (mov r8, r8)
 800311c:	fffdffff 	.word	0xfffdffff
 8003120:	fffeffff 	.word	0xfffeffff
 8003124:	fffbffff 	.word	0xfffbffff
 8003128:	ffff7fff 	.word	0xffff7fff
 800312c:	ffffefff 	.word	0xffffefff
 8003130:	ffffdfff 	.word	0xffffdfff
 8003134:	ffefffff 	.word	0xffefffff
 8003138:	ff9fffff 	.word	0xff9fffff
 800313c:	fff7ffff 	.word	0xfff7ffff

08003140 <HAL_UART_Init>:
{
 8003140:	b570      	push	{r4, r5, r6, lr}
 8003142:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 8003144:	d101      	bne.n	800314a <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8003146:	2001      	movs	r0, #1
}
 8003148:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 800314a:	0005      	movs	r5, r0
 800314c:	3569      	adds	r5, #105	; 0x69
 800314e:	782b      	ldrb	r3, [r5, #0]
 8003150:	b2db      	uxtb	r3, r3
 8003152:	2b00      	cmp	r3, #0
 8003154:	d104      	bne.n	8003160 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8003156:	0002      	movs	r2, r0
 8003158:	3268      	adds	r2, #104	; 0x68
 800315a:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 800315c:	f000 fc96 	bl	8003a8c <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8003160:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8003162:	2101      	movs	r1, #1
 8003164:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003166:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8003168:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800316a:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 800316c:	438b      	bics	r3, r1
 800316e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003170:	f7ff fee4 	bl	8002f3c <UART_SetConfig>
 8003174:	2801      	cmp	r0, #1
 8003176:	d0e6      	beq.n	8003146 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003178:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800317a:	2b00      	cmp	r3, #0
 800317c:	d002      	beq.n	8003184 <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 800317e:	0020      	movs	r0, r4
 8003180:	f7ff ff76 	bl	8003070 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8003184:	6823      	ldr	r3, [r4, #0]
 8003186:	490b      	ldr	r1, [pc, #44]	; (80031b4 <HAL_UART_Init+0x74>)
 8003188:	685a      	ldr	r2, [r3, #4]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800318a:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800318c:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800318e:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8003190:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003192:	689a      	ldr	r2, [r3, #8]
 8003194:	438a      	bics	r2, r1
 8003196:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003198:	2201      	movs	r2, #1
 800319a:	6819      	ldr	r1, [r3, #0]
 800319c:	430a      	orrs	r2, r1
 800319e:	601a      	str	r2, [r3, #0]
  huart->RxState = HAL_UART_STATE_READY;
 80031a0:	0022      	movs	r2, r4
  huart->gState  = HAL_UART_STATE_READY;
 80031a2:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031a4:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxState = HAL_UART_STATE_READY;
 80031a6:	326a      	adds	r2, #106	; 0x6a
  __HAL_UNLOCK(huart);
 80031a8:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 80031aa:	702b      	strb	r3, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 80031ac:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 80031ae:	7020      	strb	r0, [r4, #0]
  return (UART_CheckIdleState(huart));
 80031b0:	e7ca      	b.n	8003148 <HAL_UART_Init+0x8>
 80031b2:	46c0      	nop			; (mov r8, r8)
 80031b4:	fffff7ff 	.word	0xfffff7ff

080031b8 <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80031b8:	0003      	movs	r3, r0
{
 80031ba:	b530      	push	{r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80031bc:	3369      	adds	r3, #105	; 0x69
 80031be:	781b      	ldrb	r3, [r3, #0]
{
 80031c0:	0002      	movs	r2, r0
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 80031c2:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80031c4:	2b21      	cmp	r3, #33	; 0x21
 80031c6:	d10f      	bne.n	80031e8 <UART_Transmit_IT+0x30>
    if(huart->TxXferCount == 0U)
 80031c8:	0014      	movs	r4, r2
 80031ca:	3452      	adds	r4, #82	; 0x52
 80031cc:	8823      	ldrh	r3, [r4, #0]
 80031ce:	6811      	ldr	r1, [r2, #0]
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d109      	bne.n	80031ea <UART_Transmit_IT+0x32>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80031d6:	680a      	ldr	r2, [r1, #0]
 80031d8:	307e      	adds	r0, #126	; 0x7e
 80031da:	4382      	bics	r2, r0
 80031dc:	600a      	str	r2, [r1, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80031de:	2240      	movs	r2, #64	; 0x40
 80031e0:	6808      	ldr	r0, [r1, #0]
 80031e2:	4302      	orrs	r2, r0
 80031e4:	600a      	str	r2, [r1, #0]
      return HAL_OK;
 80031e6:	2000      	movs	r0, #0
  }
}
 80031e8:	bd30      	pop	{r4, r5, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031ea:	2080      	movs	r0, #128	; 0x80
 80031ec:	6895      	ldr	r5, [r2, #8]
 80031ee:	0140      	lsls	r0, r0, #5
 80031f0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80031f2:	4285      	cmp	r5, r0
 80031f4:	d10d      	bne.n	8003212 <UART_Transmit_IT+0x5a>
 80031f6:	6910      	ldr	r0, [r2, #16]
 80031f8:	2800      	cmp	r0, #0
 80031fa:	d10a      	bne.n	8003212 <UART_Transmit_IT+0x5a>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80031fc:	8818      	ldrh	r0, [r3, #0]
        huart->pTxBuffPtr += 2U;
 80031fe:	3302      	adds	r3, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8003200:	05c0      	lsls	r0, r0, #23
 8003202:	0dc0      	lsrs	r0, r0, #23
 8003204:	8508      	strh	r0, [r1, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8003206:	64d3      	str	r3, [r2, #76]	; 0x4c
      huart->TxXferCount--;
 8003208:	8823      	ldrh	r3, [r4, #0]
 800320a:	3b01      	subs	r3, #1
 800320c:	b29b      	uxth	r3, r3
 800320e:	8023      	strh	r3, [r4, #0]
 8003210:	e7e9      	b.n	80031e6 <UART_Transmit_IT+0x2e>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8003212:	1c58      	adds	r0, r3, #1
 8003214:	64d0      	str	r0, [r2, #76]	; 0x4c
 8003216:	781b      	ldrb	r3, [r3, #0]
 8003218:	850b      	strh	r3, [r1, #40]	; 0x28
 800321a:	e7f5      	b.n	8003208 <UART_Transmit_IT+0x50>

0800321c <UART_EndTransmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800321c:	2140      	movs	r1, #64	; 0x40
 800321e:	6802      	ldr	r2, [r0, #0]
{
 8003220:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003222:	6813      	ldr	r3, [r2, #0]
 8003224:	438b      	bics	r3, r1
 8003226:	6013      	str	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003228:	0003      	movs	r3, r0
 800322a:	2220      	movs	r2, #32
 800322c:	3369      	adds	r3, #105	; 0x69
 800322e:	701a      	strb	r2, [r3, #0]

  HAL_UART_TxCpltCallback(huart);
 8003230:	f7ff fe76 	bl	8002f20 <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 8003234:	2000      	movs	r0, #0
 8003236:	bd10      	pop	{r4, pc}

08003238 <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003238:	0002      	movs	r2, r0
{
 800323a:	b570      	push	{r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 800323c:	326a      	adds	r2, #106	; 0x6a
 800323e:	7811      	ldrb	r1, [r2, #0]
 8003240:	6803      	ldr	r3, [r0, #0]
 8003242:	2922      	cmp	r1, #34	; 0x22
 8003244:	d12d      	bne.n	80032a2 <UART_Receive_IT+0x6a>
  uint16_t  uhMask = huart->Mask;
 8003246:	0001      	movs	r1, r0
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003248:	2480      	movs	r4, #128	; 0x80
  uint16_t  uhMask = huart->Mask;
 800324a:	315c      	adds	r1, #92	; 0x5c
 800324c:	880d      	ldrh	r5, [r1, #0]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800324e:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003250:	0164      	lsls	r4, r4, #5
 8003252:	4029      	ands	r1, r5
 8003254:	6885      	ldr	r5, [r0, #8]
 8003256:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003258:	42a5      	cmp	r5, r4
 800325a:	d11e      	bne.n	800329a <UART_Receive_IT+0x62>
 800325c:	6904      	ldr	r4, [r0, #16]
 800325e:	2c00      	cmp	r4, #0
 8003260:	d11b      	bne.n	800329a <UART_Receive_IT+0x62>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 8003262:	8019      	strh	r1, [r3, #0]
      huart->pRxBuffPtr +=2U;
 8003264:	3302      	adds	r3, #2
 8003266:	6543      	str	r3, [r0, #84]	; 0x54
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 8003268:	0001      	movs	r1, r0
      HAL_UART_RxCpltCallback(huart);

      return HAL_OK;
    }

    return HAL_OK;
 800326a:	2400      	movs	r4, #0
    if(--huart->RxXferCount == 0U)
 800326c:	315a      	adds	r1, #90	; 0x5a
 800326e:	880b      	ldrh	r3, [r1, #0]
 8003270:	3b01      	subs	r3, #1
 8003272:	b29b      	uxth	r3, r3
 8003274:	800b      	strh	r3, [r1, #0]
 8003276:	42a3      	cmp	r3, r4
 8003278:	d10d      	bne.n	8003296 <UART_Receive_IT+0x5e>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800327a:	6803      	ldr	r3, [r0, #0]
 800327c:	4d0c      	ldr	r5, [pc, #48]	; (80032b0 <UART_Receive_IT+0x78>)
 800327e:	6819      	ldr	r1, [r3, #0]
 8003280:	4029      	ands	r1, r5
 8003282:	6019      	str	r1, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003284:	6899      	ldr	r1, [r3, #8]
 8003286:	3523      	adds	r5, #35	; 0x23
 8003288:	35ff      	adds	r5, #255	; 0xff
 800328a:	43a9      	bics	r1, r5
 800328c:	6099      	str	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 800328e:	2320      	movs	r3, #32
 8003290:	7013      	strb	r3, [r2, #0]
      HAL_UART_RxCpltCallback(huart);
 8003292:	f7fe fa85 	bl	80017a0 <HAL_UART_RxCpltCallback>
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 8003296:	0020      	movs	r0, r4
 8003298:	bd70      	pop	{r4, r5, r6, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 800329a:	1c5c      	adds	r4, r3, #1
 800329c:	6544      	str	r4, [r0, #84]	; 0x54
 800329e:	7019      	strb	r1, [r3, #0]
 80032a0:	e7e2      	b.n	8003268 <UART_Receive_IT+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80032a2:	2208      	movs	r2, #8
 80032a4:	6999      	ldr	r1, [r3, #24]
    return HAL_BUSY;
 80032a6:	2402      	movs	r4, #2
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80032a8:	430a      	orrs	r2, r1
 80032aa:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 80032ac:	e7f3      	b.n	8003296 <UART_Receive_IT+0x5e>
 80032ae:	46c0      	nop			; (mov r8, r8)
 80032b0:	fffffedf 	.word	0xfffffedf

080032b4 <HAL_UART_IRQHandler>:
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80032b4:	220f      	movs	r2, #15
{
 80032b6:	b570      	push	{r4, r5, r6, lr}
 80032b8:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80032ba:	6800      	ldr	r0, [r0, #0]
 80032bc:	69c3      	ldr	r3, [r0, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80032be:	6801      	ldr	r1, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80032c0:	401a      	ands	r2, r3
  if (errorflags == RESET)
 80032c2:	d108      	bne.n	80032d6 <HAL_UART_IRQHandler+0x22>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80032c4:	2520      	movs	r5, #32
 80032c6:	422b      	tst	r3, r5
 80032c8:	d005      	beq.n	80032d6 <HAL_UART_IRQHandler+0x22>
 80032ca:	4229      	tst	r1, r5
 80032cc:	d003      	beq.n	80032d6 <HAL_UART_IRQHandler+0x22>
      UART_Receive_IT(huart);
 80032ce:	0020      	movs	r0, r4
 80032d0:	f7ff ffb2 	bl	8003238 <UART_Receive_IT>
}
 80032d4:	bd70      	pop	{r4, r5, r6, pc}
  cr3its = READ_REG(huart->Instance->CR3);
 80032d6:	6885      	ldr	r5, [r0, #8]
  if(   (errorflags != RESET)
 80032d8:	2a00      	cmp	r2, #0
 80032da:	d060      	beq.n	800339e <HAL_UART_IRQHandler+0xea>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 80032dc:	2201      	movs	r2, #1
 80032de:	4015      	ands	r5, r2
 80032e0:	d103      	bne.n	80032ea <HAL_UART_IRQHandler+0x36>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 80032e2:	2690      	movs	r6, #144	; 0x90
 80032e4:	0076      	lsls	r6, r6, #1
 80032e6:	4231      	tst	r1, r6
 80032e8:	d059      	beq.n	800339e <HAL_UART_IRQHandler+0xea>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80032ea:	4213      	tst	r3, r2
 80032ec:	d005      	beq.n	80032fa <HAL_UART_IRQHandler+0x46>
 80032ee:	05ce      	lsls	r6, r1, #23
 80032f0:	d503      	bpl.n	80032fa <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 80032f2:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80032f4:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 80032f6:	4332      	orrs	r2, r6
 80032f8:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80032fa:	2202      	movs	r2, #2
 80032fc:	4213      	tst	r3, r2
 80032fe:	d006      	beq.n	800330e <HAL_UART_IRQHandler+0x5a>
 8003300:	2d00      	cmp	r5, #0
 8003302:	d004      	beq.n	800330e <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8003304:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003306:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8003308:	1892      	adds	r2, r2, r2
 800330a:	4332      	orrs	r2, r6
 800330c:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800330e:	2204      	movs	r2, #4
 8003310:	4213      	tst	r3, r2
 8003312:	d006      	beq.n	8003322 <HAL_UART_IRQHandler+0x6e>
 8003314:	2d00      	cmp	r5, #0
 8003316:	d004      	beq.n	8003322 <HAL_UART_IRQHandler+0x6e>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8003318:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800331a:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 800331c:	3a02      	subs	r2, #2
 800331e:	4332      	orrs	r2, r6
 8003320:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8003322:	071a      	lsls	r2, r3, #28
 8003324:	d508      	bpl.n	8003338 <HAL_UART_IRQHandler+0x84>
 8003326:	068a      	lsls	r2, r1, #26
 8003328:	d401      	bmi.n	800332e <HAL_UART_IRQHandler+0x7a>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800332a:	2d00      	cmp	r5, #0
 800332c:	d004      	beq.n	8003338 <HAL_UART_IRQHandler+0x84>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 800332e:	2208      	movs	r2, #8
 8003330:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003332:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8003334:	4302      	orrs	r2, r0
 8003336:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003338:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800333a:	2a00      	cmp	r2, #0
 800333c:	d0ca      	beq.n	80032d4 <HAL_UART_IRQHandler+0x20>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800333e:	2220      	movs	r2, #32
 8003340:	4213      	tst	r3, r2
 8003342:	d004      	beq.n	800334e <HAL_UART_IRQHandler+0x9a>
 8003344:	4211      	tst	r1, r2
 8003346:	d002      	beq.n	800334e <HAL_UART_IRQHandler+0x9a>
        UART_Receive_IT(huart);
 8003348:	0020      	movs	r0, r4
 800334a:	f7ff ff75 	bl	8003238 <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800334e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        UART_EndRxTransfer(huart);
 8003350:	0020      	movs	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8003352:	071b      	lsls	r3, r3, #28
 8003354:	d404      	bmi.n	8003360 <HAL_UART_IRQHandler+0xac>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8003356:	6823      	ldr	r3, [r4, #0]
 8003358:	689d      	ldr	r5, [r3, #8]
 800335a:	2340      	movs	r3, #64	; 0x40
 800335c:	401d      	ands	r5, r3
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800335e:	d01a      	beq.n	8003396 <HAL_UART_IRQHandler+0xe2>
        UART_EndRxTransfer(huart);
 8003360:	f7ff fd56 	bl	8002e10 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003364:	2140      	movs	r1, #64	; 0x40
 8003366:	6823      	ldr	r3, [r4, #0]
 8003368:	689a      	ldr	r2, [r3, #8]
 800336a:	420a      	tst	r2, r1
 800336c:	d00f      	beq.n	800338e <HAL_UART_IRQHandler+0xda>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800336e:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8003370:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003372:	438a      	bics	r2, r1
 8003374:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8003376:	2800      	cmp	r0, #0
 8003378:	d009      	beq.n	800338e <HAL_UART_IRQHandler+0xda>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800337a:	4b13      	ldr	r3, [pc, #76]	; (80033c8 <HAL_UART_IRQHandler+0x114>)
 800337c:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800337e:	f7fe fdb1 	bl	8001ee4 <HAL_DMA_Abort_IT>
 8003382:	2800      	cmp	r0, #0
 8003384:	d0a6      	beq.n	80032d4 <HAL_UART_IRQHandler+0x20>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003386:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8003388:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800338a:	4798      	blx	r3
 800338c:	e7a2      	b.n	80032d4 <HAL_UART_IRQHandler+0x20>
            HAL_UART_ErrorCallback(huart);
 800338e:	0020      	movs	r0, r4
 8003390:	f7ff fdc7 	bl	8002f22 <HAL_UART_ErrorCallback>
 8003394:	e79e      	b.n	80032d4 <HAL_UART_IRQHandler+0x20>
        HAL_UART_ErrorCallback(huart);
 8003396:	f7ff fdc4 	bl	8002f22 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800339a:	66e5      	str	r5, [r4, #108]	; 0x6c
 800339c:	e79a      	b.n	80032d4 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800339e:	2280      	movs	r2, #128	; 0x80
 80033a0:	4213      	tst	r3, r2
 80033a2:	d005      	beq.n	80033b0 <HAL_UART_IRQHandler+0xfc>
 80033a4:	4211      	tst	r1, r2
 80033a6:	d003      	beq.n	80033b0 <HAL_UART_IRQHandler+0xfc>
    UART_Transmit_IT(huart);
 80033a8:	0020      	movs	r0, r4
 80033aa:	f7ff ff05 	bl	80031b8 <UART_Transmit_IT>
    return;
 80033ae:	e791      	b.n	80032d4 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80033b0:	2240      	movs	r2, #64	; 0x40
 80033b2:	4213      	tst	r3, r2
 80033b4:	d100      	bne.n	80033b8 <HAL_UART_IRQHandler+0x104>
 80033b6:	e78d      	b.n	80032d4 <HAL_UART_IRQHandler+0x20>
 80033b8:	4211      	tst	r1, r2
 80033ba:	d100      	bne.n	80033be <HAL_UART_IRQHandler+0x10a>
 80033bc:	e78a      	b.n	80032d4 <HAL_UART_IRQHandler+0x20>
    UART_EndTransmit_IT(huart);
 80033be:	0020      	movs	r0, r4
 80033c0:	f7ff ff2c 	bl	800321c <UART_EndTransmit_IT>
    return;
 80033c4:	e786      	b.n	80032d4 <HAL_UART_IRQHandler+0x20>
 80033c6:	46c0      	nop			; (mov r8, r8)
 80033c8:	08002f25 	.word	0x08002f25

080033cc <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 80033cc:	b530      	push	{r4, r5, lr}
 80033ce:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 80033d0:	220c      	movs	r2, #12
 80033d2:	2100      	movs	r1, #0
 80033d4:	a801      	add	r0, sp, #4
 80033d6:	f000 fbea 	bl	8003bae <memset>

  /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 80033da:	4c2b      	ldr	r4, [pc, #172]	; (8003488 <MX_ADC_Init+0xbc>)
 80033dc:	4b2b      	ldr	r3, [pc, #172]	; (800348c <MX_ADC_Init+0xc0>)
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80033de:	2204      	movs	r2, #4
  hadc.Instance = ADC1;
 80033e0:	6023      	str	r3, [r4, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80033e2:	2380      	movs	r3, #128	; 0x80
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80033e4:	6162      	str	r2, [r4, #20]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80033e6:	061b      	lsls	r3, r3, #24
  hadc.Init.LowPowerAutoWait = DISABLE;
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
  hadc.Init.ContinuousConvMode = DISABLE;
  hadc.Init.DiscontinuousConvMode = DISABLE;
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80033e8:	22c2      	movs	r2, #194	; 0xc2
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80033ea:	2500      	movs	r5, #0
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80033ec:	6063      	str	r3, [r4, #4]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80033ee:	2301      	movs	r3, #1
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80033f0:	32ff      	adds	r2, #255	; 0xff
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc.Init.DMAContinuousRequests = DISABLE;
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80033f2:	0020      	movs	r0, r4
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80033f4:	60a5      	str	r5, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80033f6:	60e5      	str	r5, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80033f8:	6123      	str	r3, [r4, #16]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80033fa:	61a5      	str	r5, [r4, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80033fc:	61e5      	str	r5, [r4, #28]
  hadc.Init.ContinuousConvMode = DISABLE;
 80033fe:	6225      	str	r5, [r4, #32]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8003400:	6265      	str	r5, [r4, #36]	; 0x24
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003402:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003404:	62e5      	str	r5, [r4, #44]	; 0x2c
  hadc.Init.DMAContinuousRequests = DISABLE;
 8003406:	6325      	str	r5, [r4, #48]	; 0x30
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003408:	6363      	str	r3, [r4, #52]	; 0x34
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800340a:	f7fe fb87 	bl	8001b1c <HAL_ADC_Init>
 800340e:	42a8      	cmp	r0, r5
 8003410:	d001      	beq.n	8003416 <MX_ADC_Init+0x4a>
  {
    Error_Handler();
 8003412:	f000 f93e 	bl	8003692 <Error_Handler>
  }
  /**Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003416:	2380      	movs	r3, #128	; 0x80
 8003418:	015b      	lsls	r3, r3, #5
 800341a:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800341c:	2380      	movs	r3, #128	; 0x80
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800341e:	a901      	add	r1, sp, #4
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003420:	055b      	lsls	r3, r3, #21
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003422:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_0;
 8003424:	9501      	str	r5, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003426:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003428:	f7fe fc92 	bl	8001d50 <HAL_ADC_ConfigChannel>
 800342c:	2800      	cmp	r0, #0
 800342e:	d001      	beq.n	8003434 <MX_ADC_Init+0x68>
  {
    Error_Handler();
 8003430:	f000 f92f 	bl	8003692 <Error_Handler>
  }
  /**Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003434:	2301      	movs	r3, #1
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003436:	a901      	add	r1, sp, #4
 8003438:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_1;
 800343a:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800343c:	f7fe fc88 	bl	8001d50 <HAL_ADC_ConfigChannel>
 8003440:	2800      	cmp	r0, #0
 8003442:	d001      	beq.n	8003448 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8003444:	f000 f925 	bl	8003692 <Error_Handler>
  }
  /**Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8003448:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800344a:	a901      	add	r1, sp, #4
 800344c:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_2;
 800344e:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003450:	f7fe fc7e 	bl	8001d50 <HAL_ADC_ConfigChannel>
 8003454:	2800      	cmp	r0, #0
 8003456:	d001      	beq.n	800345c <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8003458:	f000 f91b 	bl	8003692 <Error_Handler>
  }
  /**Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800345c:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800345e:	a901      	add	r1, sp, #4
 8003460:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_3;
 8003462:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003464:	f7fe fc74 	bl	8001d50 <HAL_ADC_ConfigChannel>
 8003468:	2800      	cmp	r0, #0
 800346a:	d001      	beq.n	8003470 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 800346c:	f000 f911 	bl	8003692 <Error_Handler>
  }
  /**Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8003470:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003472:	a901      	add	r1, sp, #4
 8003474:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_4;
 8003476:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003478:	f7fe fc6a 	bl	8001d50 <HAL_ADC_ConfigChannel>
 800347c:	2800      	cmp	r0, #0
 800347e:	d001      	beq.n	8003484 <MX_ADC_Init+0xb8>
  {
    Error_Handler();
 8003480:	f000 f907 	bl	8003692 <Error_Handler>
  }

}
 8003484:	b005      	add	sp, #20
 8003486:	bd30      	pop	{r4, r5, pc}
 8003488:	20000080 	.word	0x20000080
 800348c:	40012400 	.word	0x40012400

08003490 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003490:	b510      	push	{r4, lr}
 8003492:	0004      	movs	r4, r0
 8003494:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003496:	2214      	movs	r2, #20
 8003498:	2100      	movs	r1, #0
 800349a:	a803      	add	r0, sp, #12
 800349c:	f000 fb87 	bl	8003bae <memset>
  if(adcHandle->Instance==ADC1)
 80034a0:	4b14      	ldr	r3, [pc, #80]	; (80034f4 <HAL_ADC_MspInit+0x64>)
 80034a2:	6822      	ldr	r2, [r4, #0]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d123      	bne.n	80034f0 <HAL_ADC_MspInit+0x60>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80034a8:	2080      	movs	r0, #128	; 0x80
 80034aa:	4b13      	ldr	r3, [pc, #76]	; (80034f8 <HAL_ADC_MspInit+0x68>)
 80034ac:	0080      	lsls	r0, r0, #2
 80034ae:	6999      	ldr	r1, [r3, #24]
 80034b0:	4301      	orrs	r1, r0
 80034b2:	6199      	str	r1, [r3, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034b4:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 80034b6:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034b8:	0289      	lsls	r1, r1, #10
    __HAL_RCC_ADC1_CLK_ENABLE();
 80034ba:	4002      	ands	r2, r0
 80034bc:	9201      	str	r2, [sp, #4]
 80034be:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034c0:	695a      	ldr	r2, [r3, #20]
    */
    GPIO_InitStruct.Pin = ADCMotorCurrent_Pin|ADCServoCurrent_Pin|ADCSystemCurrent_Pin|ADCSecBatVoltage_Pin 
                          |ADCMainBatVoltage_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034c2:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034c4:	430a      	orrs	r2, r1
 80034c6:	615a      	str	r2, [r3, #20]
 80034c8:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034ca:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034cc:	400b      	ands	r3, r1
 80034ce:	9302      	str	r3, [sp, #8]
 80034d0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = ADCMotorCurrent_Pin|ADCServoCurrent_Pin|ADCSystemCurrent_Pin|ADCSecBatVoltage_Pin 
 80034d2:	231f      	movs	r3, #31
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034d4:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = ADCMotorCurrent_Pin|ADCServoCurrent_Pin|ADCSystemCurrent_Pin|ADCSecBatVoltage_Pin 
 80034d6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80034d8:	3b1c      	subs	r3, #28
 80034da:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034dc:	f7fe fd26 	bl	8001f2c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80034e0:	2200      	movs	r2, #0
 80034e2:	200c      	movs	r0, #12
 80034e4:	0011      	movs	r1, r2
 80034e6:	f7fe fca9 	bl	8001e3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80034ea:	200c      	movs	r0, #12
 80034ec:	f7fe fcd6 	bl	8001e9c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80034f0:	b008      	add	sp, #32
 80034f2:	bd10      	pop	{r4, pc}
 80034f4:	40012400 	.word	0x40012400
 80034f8:	40021000 	.word	0x40021000

080034fc <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80034fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034fe:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003500:	2214      	movs	r2, #20
 8003502:	2100      	movs	r1, #0
 8003504:	a805      	add	r0, sp, #20
 8003506:	f000 fb52 	bl	8003bae <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800350a:	2080      	movs	r0, #128	; 0x80
 800350c:	4b34      	ldr	r3, [pc, #208]	; (80035e0 <MX_GPIO_Init+0xe4>)
 800350e:	0300      	lsls	r0, r0, #12
 8003510:	6959      	ldr	r1, [r3, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BurstOFF6V_Pin|BurstOFF5V_Pin, GPIO_PIN_RESET);
 8003512:	2790      	movs	r7, #144	; 0x90
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003514:	4301      	orrs	r1, r0
 8003516:	6159      	str	r1, [r3, #20]
 8003518:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, BurstOFF6V_Pin|BurstOFF5V_Pin, GPIO_PIN_RESET);
 800351a:	05ff      	lsls	r7, r7, #23
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800351c:	4002      	ands	r2, r0
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800351e:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003520:	9201      	str	r2, [sp, #4]
 8003522:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003524:	6959      	ldr	r1, [r3, #20]
 8003526:	03c0      	lsls	r0, r0, #15
 8003528:	4301      	orrs	r1, r0
 800352a:	6159      	str	r1, [r3, #20]
 800352c:	695a      	ldr	r2, [r3, #20]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LEDProblem_GPIO_Port, LEDProblem_Pin, GPIO_PIN_RESET);
 800352e:	4e2d      	ldr	r6, [pc, #180]	; (80035e4 <MX_GPIO_Init+0xe8>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003530:	4002      	ands	r2, r0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003532:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003534:	9202      	str	r2, [sp, #8]
 8003536:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003538:	6959      	ldr	r1, [r3, #20]
 800353a:	0280      	lsls	r0, r0, #10
 800353c:	4301      	orrs	r1, r0
 800353e:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003540:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003542:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003544:	02c9      	lsls	r1, r1, #11
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003546:	4002      	ands	r2, r0
 8003548:	9203      	str	r2, [sp, #12]
 800354a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800354c:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, BurstOFF6V_Pin|BurstOFF5V_Pin, GPIO_PIN_RESET);
 800354e:	0038      	movs	r0, r7
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003550:	430a      	orrs	r2, r1
 8003552:	615a      	str	r2, [r3, #20]
 8003554:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, BurstOFF6V_Pin|BurstOFF5V_Pin, GPIO_PIN_RESET);
 8003556:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003558:	400b      	ands	r3, r1
 800355a:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, BurstOFF6V_Pin|BurstOFF5V_Pin, GPIO_PIN_RESET);
 800355c:	21c0      	movs	r1, #192	; 0xc0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800355e:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, BurstOFF6V_Pin|BurstOFF5V_Pin, GPIO_PIN_RESET);
 8003560:	f7fe fd94 	bl	800208c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LEDProblem_GPIO_Port, LEDProblem_Pin, GPIO_PIN_RESET);
 8003564:	2200      	movs	r2, #0
 8003566:	0030      	movs	r0, r6
 8003568:	2104      	movs	r1, #4
 800356a:	f7fe fd8f 	bl	800208c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800356e:	23e0      	movs	r3, #224	; 0xe0
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003570:	2400      	movs	r4, #0
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003572:	2503      	movs	r5, #3
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003574:	021b      	lsls	r3, r3, #8
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003576:	a905      	add	r1, sp, #20
 8003578:	481b      	ldr	r0, [pc, #108]	; (80035e8 <MX_GPIO_Init+0xec>)
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800357a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800357c:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800357e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003580:	f7fe fcd4 	bl	8001f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15;
 8003584:	4b19      	ldr	r3, [pc, #100]	; (80035ec <MX_GPIO_Init+0xf0>)
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003586:	a905      	add	r1, sp, #20
 8003588:	0038      	movs	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15;
 800358a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800358c:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800358e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003590:	f7fe fccc 	bl	8001f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BurstOFF6V_Pin|BurstOFF5V_Pin;
 8003594:	23c0      	movs	r3, #192	; 0xc0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003596:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = BurstOFF6V_Pin|BurstOFF5V_Pin;
 8003598:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800359a:	0038      	movs	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800359c:	3bbf      	subs	r3, #191	; 0xbf
 800359e:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035a0:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035a2:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035a4:	f7fe fcc2 	bl	8001f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LEDProblem_Pin;
 80035a8:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LEDProblem_GPIO_Port, &GPIO_InitStruct);
 80035aa:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = LEDProblem_Pin;
 80035ac:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(LEDProblem_GPIO_Port, &GPIO_InitStruct);
 80035ae:	0030      	movs	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035b0:	3b03      	subs	r3, #3
 80035b2:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035b4:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035b6:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LEDProblem_GPIO_Port, &GPIO_InitStruct);
 80035b8:	f7fe fcb8 	bl	8001f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13 
                           PB14 PB15 PB3 PB4 
                           PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 80035bc:	4b0c      	ldr	r3, [pc, #48]	; (80035f0 <MX_GPIO_Init+0xf4>)
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035be:	a905      	add	r1, sp, #20
 80035c0:	0030      	movs	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 80035c2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80035c4:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035c6:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035c8:	f7fe fcb0 	bl	8001f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80035cc:	23c0      	movs	r3, #192	; 0xc0
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80035ce:	a905      	add	r1, sp, #20
 80035d0:	4808      	ldr	r0, [pc, #32]	; (80035f4 <MX_GPIO_Init+0xf8>)
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80035d2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80035d4:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035d6:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80035d8:	f7fe fca8 	bl	8001f2c <HAL_GPIO_Init>

}
 80035dc:	b00b      	add	sp, #44	; 0x2c
 80035de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035e0:	40021000 	.word	0x40021000
 80035e4:	48000400 	.word	0x48000400
 80035e8:	48000800 	.word	0x48000800
 80035ec:	00009020 	.word	0x00009020
 80035f0:	0000ff38 	.word	0x0000ff38
 80035f4:	48001400 	.word	0x48001400

080035f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80035f8:	b530      	push	{r4, r5, lr}
 80035fa:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80035fc:	2230      	movs	r2, #48	; 0x30
 80035fe:	2100      	movs	r1, #0
 8003600:	a808      	add	r0, sp, #32
 8003602:	f000 fad4 	bl	8003bae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003606:	2210      	movs	r2, #16
 8003608:	2100      	movs	r1, #0
 800360a:	4668      	mov	r0, sp
 800360c:	f000 facf 	bl	8003bae <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003610:	2210      	movs	r2, #16
 8003612:	2100      	movs	r1, #0
 8003614:	a804      	add	r0, sp, #16
 8003616:	f000 faca 	bl	8003bae <memset>
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800361a:	2380      	movs	r3, #128	; 0x80
 800361c:	025b      	lsls	r3, r3, #9
 800361e:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8003620:	23a0      	movs	r3, #160	; 0xa0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003622:	2401      	movs	r4, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003624:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8003626:	039b      	lsls	r3, r3, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003628:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800362a:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800362c:	9409      	str	r4, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800362e:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8003630:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 8003632:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003634:	f7fe fd30 	bl	8002098 <HAL_RCC_OscConfig>
 8003638:	2800      	cmp	r0, #0
 800363a:	d000      	beq.n	800363e <SystemClock_Config+0x46>
 800363c:	e7fe      	b.n	800363c <SystemClock_Config+0x44>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800363e:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003640:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003642:	9003      	str	r0, [sp, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003644:	0021      	movs	r1, r4
 8003646:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003648:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800364a:	9501      	str	r5, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800364c:	f7fe ff38 	bl	80024c0 <HAL_RCC_ClockConfig>
 8003650:	2800      	cmp	r0, #0
 8003652:	d000      	beq.n	8003656 <SystemClock_Config+0x5e>
 8003654:	e7fe      	b.n	8003654 <SystemClock_Config+0x5c>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003656:	9006      	str	r0, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003658:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800365a:	9404      	str	r4, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800365c:	f7fe ffdc 	bl	8002618 <HAL_RCCEx_PeriphCLKConfig>
 8003660:	2800      	cmp	r0, #0
 8003662:	d000      	beq.n	8003666 <SystemClock_Config+0x6e>
 8003664:	e7fe      	b.n	8003664 <SystemClock_Config+0x6c>
  {
    Error_Handler();
  }
}
 8003666:	b015      	add	sp, #84	; 0x54
 8003668:	bd30      	pop	{r4, r5, pc}

0800366a <main>:
{
 800366a:	b510      	push	{r4, lr}
  HAL_Init();
 800366c:	f7fe fa38 	bl	8001ae0 <HAL_Init>
  SystemClock_Config();
 8003670:	f7ff ffc2 	bl	80035f8 <SystemClock_Config>
  MX_GPIO_Init();
 8003674:	f7ff ff42 	bl	80034fc <MX_GPIO_Init>
  MX_TIM1_Init();
 8003678:	f000 f91e 	bl	80038b8 <MX_TIM1_Init>
  MX_ADC_Init();
 800367c:	f7ff fea6 	bl	80033cc <MX_ADC_Init>
  MX_USART1_UART_Init();
 8003680:	f000 f9e8 	bl	8003a54 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8003684:	f000 f998 	bl	80039b8 <MX_TIM3_Init>
  MX_TIM6_Init();
 8003688:	f000 f874 	bl	8003774 <MX_TIM6_Init>
  APP_Init();
 800368c:	f7fe f86e 	bl	800176c <APP_Init>
 8003690:	e7fe      	b.n	8003690 <main+0x26>

08003692 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003692:	e7fe      	b.n	8003692 <Error_Handler>

08003694 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003694:	2001      	movs	r0, #1
 8003696:	4b0a      	ldr	r3, [pc, #40]	; (80036c0 <HAL_MspInit+0x2c>)
{
 8003698:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800369a:	6999      	ldr	r1, [r3, #24]
 800369c:	4301      	orrs	r1, r0
 800369e:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80036a0:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036a2:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80036a4:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036a6:	4002      	ands	r2, r0
 80036a8:	9200      	str	r2, [sp, #0]
 80036aa:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80036ac:	69da      	ldr	r2, [r3, #28]
 80036ae:	430a      	orrs	r2, r1
 80036b0:	61da      	str	r2, [r3, #28]
 80036b2:	69db      	ldr	r3, [r3, #28]
 80036b4:	400b      	ands	r3, r1
 80036b6:	9301      	str	r3, [sp, #4]
 80036b8:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036ba:	b002      	add	sp, #8
 80036bc:	4770      	bx	lr
 80036be:	46c0      	nop			; (mov r8, r8)
 80036c0:	40021000 	.word	0x40021000

080036c4 <NMI_Handler>:
 80036c4:	4770      	bx	lr

080036c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036c6:	e7fe      	b.n	80036c6 <HardFault_Handler>

080036c8 <SVC_Handler>:
 80036c8:	4770      	bx	lr

080036ca <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80036ca:	4770      	bx	lr

080036cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80036cc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80036ce:	f7fe fa17 	bl	8001b00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80036d2:	bd10      	pop	{r4, pc}

080036d4 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC global interrupt.
  */
void ADC1_IRQHandler(void)
{
 80036d4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 80036d6:	4802      	ldr	r0, [pc, #8]	; (80036e0 <ADC1_IRQHandler+0xc>)
 80036d8:	f7fe faca 	bl	8001c70 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80036dc:	bd10      	pop	{r4, pc}
 80036de:	46c0      	nop			; (mov r8, r8)
 80036e0:	20000080 	.word	0x20000080

080036e4 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 80036e4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80036e6:	4802      	ldr	r0, [pc, #8]	; (80036f0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0xc>)
 80036e8:	f7ff f8f6 	bl	80028d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 80036ec:	bd10      	pop	{r4, pc}
 80036ee:	46c0      	nop			; (mov r8, r8)
 80036f0:	2000014c 	.word	0x2000014c

080036f4 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80036f4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80036f6:	4802      	ldr	r0, [pc, #8]	; (8003700 <TIM6_IRQHandler+0xc>)
 80036f8:	f7ff f8ee 	bl	80028d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80036fc:	bd10      	pop	{r4, pc}
 80036fe:	46c0      	nop			; (mov r8, r8)
 8003700:	2000010c 	.word	0x2000010c

08003704 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003704:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003706:	4802      	ldr	r0, [pc, #8]	; (8003710 <USART1_IRQHandler+0xc>)
 8003708:	f7ff fdd4 	bl	80032b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800370c:	bd10      	pop	{r4, pc}
 800370e:	46c0      	nop			; (mov r8, r8)
 8003710:	2000018c 	.word	0x2000018c

08003714 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8003714:	2101      	movs	r1, #1
 8003716:	4b11      	ldr	r3, [pc, #68]	; (800375c <SystemInit+0x48>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8003718:	4811      	ldr	r0, [pc, #68]	; (8003760 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	430a      	orrs	r2, r1
 800371e:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8003720:	685a      	ldr	r2, [r3, #4]
 8003722:	4002      	ands	r2, r0
 8003724:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	480e      	ldr	r0, [pc, #56]	; (8003764 <SystemInit+0x50>)
 800372a:	4002      	ands	r2, r0
 800372c:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	480d      	ldr	r0, [pc, #52]	; (8003768 <SystemInit+0x54>)
 8003732:	4002      	ands	r2, r0
 8003734:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8003736:	685a      	ldr	r2, [r3, #4]
 8003738:	480c      	ldr	r0, [pc, #48]	; (800376c <SystemInit+0x58>)
 800373a:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 800373c:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 800373e:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8003740:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003742:	4382      	bics	r2, r0
 8003744:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 8003746:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003748:	4809      	ldr	r0, [pc, #36]	; (8003770 <SystemInit+0x5c>)
 800374a:	4002      	ands	r2, r0
 800374c:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 800374e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003750:	438a      	bics	r2, r1
 8003752:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8003754:	2200      	movs	r2, #0
 8003756:	609a      	str	r2, [r3, #8]

}
 8003758:	4770      	bx	lr
 800375a:	46c0      	nop			; (mov r8, r8)
 800375c:	40021000 	.word	0x40021000
 8003760:	08ffb80c 	.word	0x08ffb80c
 8003764:	fef6ffff 	.word	0xfef6ffff
 8003768:	fffbffff 	.word	0xfffbffff
 800376c:	ffc0ffff 	.word	0xffc0ffff
 8003770:	fffffeec 	.word	0xfffffeec

08003774 <MX_TIM6_Init>:
}
/* TIM6 init function */
void MX_TIM6_Init(void)
{

  htim6.Instance = TIM6;
 8003774:	4808      	ldr	r0, [pc, #32]	; (8003798 <MX_TIM6_Init+0x24>)
 8003776:	4b09      	ldr	r3, [pc, #36]	; (800379c <MX_TIM6_Init+0x28>)
{
 8003778:	b510      	push	{r4, lr}
  htim6.Instance = TIM6;
 800377a:	6003      	str	r3, [r0, #0]
  htim6.Init.Prescaler = 48-1;
 800377c:	232f      	movs	r3, #47	; 0x2f
 800377e:	6043      	str	r3, [r0, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003780:	2300      	movs	r3, #0
  htim6.Init.Period = 20000-1;
 8003782:	4a07      	ldr	r2, [pc, #28]	; (80037a0 <MX_TIM6_Init+0x2c>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003784:	6083      	str	r3, [r0, #8]
  htim6.Init.Period = 20000-1;
 8003786:	60c2      	str	r2, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003788:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800378a:	f7ff f991 	bl	8002ab0 <HAL_TIM_Base_Init>
 800378e:	2800      	cmp	r0, #0
 8003790:	d001      	beq.n	8003796 <MX_TIM6_Init+0x22>
  {
    Error_Handler();
 8003792:	f7ff ff7e 	bl	8003692 <Error_Handler>
  }

}
 8003796:	bd10      	pop	{r4, pc}
 8003798:	2000010c 	.word	0x2000010c
 800379c:	40001000 	.word	0x40001000
 80037a0:	00004e1f 	.word	0x00004e1f

080037a4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80037a4:	b507      	push	{r0, r1, r2, lr}

  if(tim_pwmHandle->Instance==TIM1)
 80037a6:	6803      	ldr	r3, [r0, #0]
 80037a8:	4a11      	ldr	r2, [pc, #68]	; (80037f0 <HAL_TIM_PWM_MspInit+0x4c>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d112      	bne.n	80037d4 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80037ae:	2080      	movs	r0, #128	; 0x80
 80037b0:	4a10      	ldr	r2, [pc, #64]	; (80037f4 <HAL_TIM_PWM_MspInit+0x50>)
 80037b2:	0100      	lsls	r0, r0, #4
 80037b4:	6991      	ldr	r1, [r2, #24]
 80037b6:	4301      	orrs	r1, r0
 80037b8:	6191      	str	r1, [r2, #24]
 80037ba:	6993      	ldr	r3, [r2, #24]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 80037bc:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 80037be:	4003      	ands	r3, r0
 80037c0:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 80037c2:	200d      	movs	r0, #13
 80037c4:	0011      	movs	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 80037c6:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 80037c8:	f7fe fb38 	bl	8001e3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 80037cc:	200d      	movs	r0, #13
 80037ce:	f7fe fb65 	bl	8001e9c <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80037d2:	bd07      	pop	{r0, r1, r2, pc}
  else if(tim_pwmHandle->Instance==TIM3)
 80037d4:	4a08      	ldr	r2, [pc, #32]	; (80037f8 <HAL_TIM_PWM_MspInit+0x54>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d1fb      	bne.n	80037d2 <HAL_TIM_PWM_MspInit+0x2e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80037da:	2002      	movs	r0, #2
 80037dc:	4a05      	ldr	r2, [pc, #20]	; (80037f4 <HAL_TIM_PWM_MspInit+0x50>)
 80037de:	69d1      	ldr	r1, [r2, #28]
 80037e0:	4301      	orrs	r1, r0
 80037e2:	61d1      	str	r1, [r2, #28]
 80037e4:	69d3      	ldr	r3, [r2, #28]
 80037e6:	4003      	ands	r3, r0
 80037e8:	9301      	str	r3, [sp, #4]
 80037ea:	9b01      	ldr	r3, [sp, #4]
}
 80037ec:	e7f1      	b.n	80037d2 <HAL_TIM_PWM_MspInit+0x2e>
 80037ee:	46c0      	nop			; (mov r8, r8)
 80037f0:	40012c00 	.word	0x40012c00
 80037f4:	40021000 	.word	0x40021000
 80037f8:	40000400 	.word	0x40000400

080037fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80037fc:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM6)
 80037fe:	4b0b      	ldr	r3, [pc, #44]	; (800382c <HAL_TIM_Base_MspInit+0x30>)
 8003800:	6802      	ldr	r2, [r0, #0]
 8003802:	429a      	cmp	r2, r3
 8003804:	d110      	bne.n	8003828 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003806:	2010      	movs	r0, #16
 8003808:	4a09      	ldr	r2, [pc, #36]	; (8003830 <HAL_TIM_Base_MspInit+0x34>)
 800380a:	69d1      	ldr	r1, [r2, #28]
 800380c:	4301      	orrs	r1, r0
 800380e:	61d1      	str	r1, [r2, #28]
 8003810:	69d3      	ldr	r3, [r2, #28]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8003812:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003814:	4003      	ands	r3, r0
 8003816:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8003818:	3001      	adds	r0, #1
 800381a:	0011      	movs	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 800381c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 800381e:	f7fe fb0d 	bl	8001e3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8003822:	2011      	movs	r0, #17
 8003824:	f7fe fb3a 	bl	8001e9c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8003828:	bd07      	pop	{r0, r1, r2, pc}
 800382a:	46c0      	nop			; (mov r8, r8)
 800382c:	40001000 	.word	0x40001000
 8003830:	40021000 	.word	0x40021000

08003834 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003834:	b510      	push	{r4, lr}
 8003836:	0004      	movs	r4, r0
 8003838:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800383a:	2214      	movs	r2, #20
 800383c:	2100      	movs	r1, #0
 800383e:	a803      	add	r0, sp, #12
 8003840:	f000 f9b5 	bl	8003bae <memset>
  if(timHandle->Instance==TIM1)
 8003844:	6823      	ldr	r3, [r4, #0]
 8003846:	4a18      	ldr	r2, [pc, #96]	; (80038a8 <HAL_TIM_MspPostInit+0x74>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d116      	bne.n	800387a <HAL_TIM_MspPostInit+0x46>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800384c:	2080      	movs	r0, #128	; 0x80
 800384e:	4a17      	ldr	r2, [pc, #92]	; (80038ac <HAL_TIM_MspPostInit+0x78>)
 8003850:	0280      	lsls	r0, r0, #10
 8003852:	6951      	ldr	r1, [r2, #20]
 8003854:	4301      	orrs	r1, r0
 8003856:	6151      	str	r1, [r2, #20]
 8003858:	6953      	ldr	r3, [r2, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800385a:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800385c:	4003      	ands	r3, r0
 800385e:	9301      	str	r3, [sp, #4]
 8003860:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8003862:	23f0      	movs	r3, #240	; 0xf0
 8003864:	011b      	lsls	r3, r3, #4
 8003866:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003868:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800386a:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800386c:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800386e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003870:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pin = LEDHeartbeat_Pin|LEDOrange_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003872:	f7fe fb5b 	bl	8001f2c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003876:	b008      	add	sp, #32
 8003878:	bd10      	pop	{r4, pc}
  else if(timHandle->Instance==TIM3)
 800387a:	4a0d      	ldr	r2, [pc, #52]	; (80038b0 <HAL_TIM_MspPostInit+0x7c>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d1fa      	bne.n	8003876 <HAL_TIM_MspPostInit+0x42>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003880:	2080      	movs	r0, #128	; 0x80
 8003882:	4a0a      	ldr	r2, [pc, #40]	; (80038ac <HAL_TIM_MspPostInit+0x78>)
 8003884:	02c0      	lsls	r0, r0, #11
 8003886:	6951      	ldr	r1, [r2, #20]
 8003888:	4301      	orrs	r1, r0
 800388a:	6151      	str	r1, [r2, #20]
 800388c:	6953      	ldr	r3, [r2, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800388e:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003890:	4003      	ands	r3, r0
 8003892:	9302      	str	r3, [sp, #8]
 8003894:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = LEDHeartbeat_Pin|LEDOrange_Pin;
 8003896:	2303      	movs	r3, #3
 8003898:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800389a:	3b01      	subs	r3, #1
 800389c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 800389e:	3b01      	subs	r3, #1
 80038a0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038a2:	4804      	ldr	r0, [pc, #16]	; (80038b4 <HAL_TIM_MspPostInit+0x80>)
 80038a4:	e7e5      	b.n	8003872 <HAL_TIM_MspPostInit+0x3e>
 80038a6:	46c0      	nop			; (mov r8, r8)
 80038a8:	40012c00 	.word	0x40012c00
 80038ac:	40021000 	.word	0x40021000
 80038b0:	40000400 	.word	0x40000400
 80038b4:	48000400 	.word	0x48000400

080038b8 <MX_TIM1_Init>:
{
 80038b8:	b530      	push	{r4, r5, lr}
 80038ba:	b091      	sub	sp, #68	; 0x44
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038bc:	2208      	movs	r2, #8
 80038be:	2100      	movs	r1, #0
 80038c0:	4668      	mov	r0, sp
 80038c2:	f000 f974 	bl	8003bae <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80038c6:	221c      	movs	r2, #28
 80038c8:	2100      	movs	r1, #0
 80038ca:	a802      	add	r0, sp, #8
 80038cc:	f000 f96f 	bl	8003bae <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80038d0:	221c      	movs	r2, #28
 80038d2:	2100      	movs	r1, #0
 80038d4:	a809      	add	r0, sp, #36	; 0x24
 80038d6:	f000 f96a 	bl	8003bae <memset>
  htim1.Instance = TIM1;
 80038da:	4c35      	ldr	r4, [pc, #212]	; (80039b0 <MX_TIM1_Init+0xf8>)
 80038dc:	4b35      	ldr	r3, [pc, #212]	; (80039b4 <MX_TIM1_Init+0xfc>)
  htim1.Init.Prescaler = 0;
 80038de:	2500      	movs	r5, #0
  htim1.Instance = TIM1;
 80038e0:	6023      	str	r3, [r4, #0]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80038e2:	2320      	movs	r3, #32
 80038e4:	60a3      	str	r3, [r4, #8]
  htim1.Init.Period = 1000/2;
 80038e6:	33d5      	adds	r3, #213	; 0xd5
 80038e8:	33ff      	adds	r3, #255	; 0xff
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80038ea:	0020      	movs	r0, r4
  htim1.Init.Prescaler = 0;
 80038ec:	6065      	str	r5, [r4, #4]
  htim1.Init.Period = 1000/2;
 80038ee:	60e3      	str	r3, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038f0:	6125      	str	r5, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 80038f2:	6165      	str	r5, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038f4:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80038f6:	f7ff f8f6 	bl	8002ae6 <HAL_TIM_PWM_Init>
 80038fa:	42a8      	cmp	r0, r5
 80038fc:	d001      	beq.n	8003902 <MX_TIM1_Init+0x4a>
    Error_Handler();
 80038fe:	f7ff fec8 	bl	8003692 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003902:	4669      	mov	r1, sp
 8003904:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003906:	9500      	str	r5, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003908:	9501      	str	r5, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800390a:	f7ff fa21 	bl	8002d50 <HAL_TIMEx_MasterConfigSynchronization>
 800390e:	2800      	cmp	r0, #0
 8003910:	d001      	beq.n	8003916 <MX_TIM1_Init+0x5e>
    Error_Handler();
 8003912:	f7ff febe 	bl	8003692 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003916:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003918:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800391a:	9302      	str	r3, [sp, #8]
  sConfigOC.Pulse = 600;
 800391c:	33f9      	adds	r3, #249	; 0xf9
 800391e:	33ff      	adds	r3, #255	; 0xff
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003920:	a902      	add	r1, sp, #8
 8003922:	0020      	movs	r0, r4
  sConfigOC.Pulse = 600;
 8003924:	9303      	str	r3, [sp, #12]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003926:	9204      	str	r2, [sp, #16]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003928:	9205      	str	r2, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800392a:	9206      	str	r2, [sp, #24]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800392c:	9207      	str	r2, [sp, #28]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800392e:	9208      	str	r2, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003930:	f7ff f934 	bl	8002b9c <HAL_TIM_PWM_ConfigChannel>
 8003934:	2800      	cmp	r0, #0
 8003936:	d001      	beq.n	800393c <MX_TIM1_Init+0x84>
    Error_Handler();
 8003938:	f7ff feab 	bl	8003692 <Error_Handler>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800393c:	2302      	movs	r3, #2
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800393e:	2204      	movs	r2, #4
 8003940:	a902      	add	r1, sp, #8
 8003942:	0020      	movs	r0, r4
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8003944:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003946:	f7ff f929 	bl	8002b9c <HAL_TIM_PWM_ConfigChannel>
 800394a:	2800      	cmp	r0, #0
 800394c:	d001      	beq.n	8003952 <MX_TIM1_Init+0x9a>
    Error_Handler();
 800394e:	f7ff fea0 	bl	8003692 <Error_Handler>
  sConfigOC.Pulse = 0;
 8003952:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003954:	2208      	movs	r2, #8
 8003956:	a902      	add	r1, sp, #8
 8003958:	0020      	movs	r0, r4
  sConfigOC.Pulse = 0;
 800395a:	9303      	str	r3, [sp, #12]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800395c:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800395e:	f7ff f91d 	bl	8002b9c <HAL_TIM_PWM_ConfigChannel>
 8003962:	2800      	cmp	r0, #0
 8003964:	d001      	beq.n	800396a <MX_TIM1_Init+0xb2>
    Error_Handler();
 8003966:	f7ff fe94 	bl	8003692 <Error_Handler>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800396a:	2302      	movs	r3, #2
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800396c:	220c      	movs	r2, #12
 800396e:	a902      	add	r1, sp, #8
 8003970:	0020      	movs	r0, r4
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8003972:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003974:	f7ff f912 	bl	8002b9c <HAL_TIM_PWM_ConfigChannel>
 8003978:	2800      	cmp	r0, #0
 800397a:	d001      	beq.n	8003980 <MX_TIM1_Init+0xc8>
    Error_Handler();
 800397c:	f7ff fe89 	bl	8003692 <Error_Handler>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003980:	2280      	movs	r2, #128	; 0x80
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003982:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003984:	0192      	lsls	r2, r2, #6
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003986:	a909      	add	r1, sp, #36	; 0x24
 8003988:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800398a:	9309      	str	r3, [sp, #36]	; 0x24
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800398c:	930a      	str	r3, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800398e:	930b      	str	r3, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.DeadTime = 0;
 8003990:	930c      	str	r3, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003992:	930d      	str	r3, [sp, #52]	; 0x34
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003994:	920e      	str	r2, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003996:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003998:	f7ff f9fc 	bl	8002d94 <HAL_TIMEx_ConfigBreakDeadTime>
 800399c:	2800      	cmp	r0, #0
 800399e:	d001      	beq.n	80039a4 <MX_TIM1_Init+0xec>
    Error_Handler();
 80039a0:	f7ff fe77 	bl	8003692 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 80039a4:	0020      	movs	r0, r4
 80039a6:	f7ff ff45 	bl	8003834 <HAL_TIM_MspPostInit>
}
 80039aa:	b011      	add	sp, #68	; 0x44
 80039ac:	bd30      	pop	{r4, r5, pc}
 80039ae:	46c0      	nop			; (mov r8, r8)
 80039b0:	2000014c 	.word	0x2000014c
 80039b4:	40012c00 	.word	0x40012c00

080039b8 <MX_TIM3_Init>:
{
 80039b8:	b530      	push	{r4, r5, lr}
 80039ba:	b08b      	sub	sp, #44	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039bc:	2208      	movs	r2, #8
 80039be:	2100      	movs	r1, #0
 80039c0:	a801      	add	r0, sp, #4
 80039c2:	f000 f8f4 	bl	8003bae <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80039c6:	221c      	movs	r2, #28
 80039c8:	2100      	movs	r1, #0
 80039ca:	a803      	add	r0, sp, #12
 80039cc:	f000 f8ef 	bl	8003bae <memset>
  htim3.Instance = TIM3;
 80039d0:	4c1d      	ldr	r4, [pc, #116]	; (8003a48 <MX_TIM3_Init+0x90>)
 80039d2:	4b1e      	ldr	r3, [pc, #120]	; (8003a4c <MX_TIM3_Init+0x94>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039d4:	2500      	movs	r5, #0
  htim3.Instance = TIM3;
 80039d6:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 10000;
 80039d8:	4b1d      	ldr	r3, [pc, #116]	; (8003a50 <MX_TIM3_Init+0x98>)
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80039da:	0020      	movs	r0, r4
  htim3.Init.Prescaler = 10000;
 80039dc:	6063      	str	r3, [r4, #4]
  htim3.Init.Period = 2400;
 80039de:	2396      	movs	r3, #150	; 0x96
 80039e0:	011b      	lsls	r3, r3, #4
 80039e2:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80039e4:	2380      	movs	r3, #128	; 0x80
 80039e6:	009b      	lsls	r3, r3, #2
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039e8:	60a5      	str	r5, [r4, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80039ea:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039ec:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80039ee:	f7ff f87a 	bl	8002ae6 <HAL_TIM_PWM_Init>
 80039f2:	42a8      	cmp	r0, r5
 80039f4:	d001      	beq.n	80039fa <MX_TIM3_Init+0x42>
    Error_Handler();
 80039f6:	f7ff fe4c 	bl	8003692 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80039fa:	a901      	add	r1, sp, #4
 80039fc:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039fe:	9501      	str	r5, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a00:	9502      	str	r5, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003a02:	f7ff f9a5 	bl	8002d50 <HAL_TIMEx_MasterConfigSynchronization>
 8003a06:	2800      	cmp	r0, #0
 8003a08:	d001      	beq.n	8003a0e <MX_TIM3_Init+0x56>
    Error_Handler();
 8003a0a:	f7ff fe42 	bl	8003692 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003a0e:	2360      	movs	r3, #96	; 0x60
 8003a10:	9303      	str	r3, [sp, #12]
  sConfigOC.Pulse = 0;
 8003a12:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003a14:	2208      	movs	r2, #8
 8003a16:	a903      	add	r1, sp, #12
 8003a18:	0020      	movs	r0, r4
  sConfigOC.Pulse = 0;
 8003a1a:	9304      	str	r3, [sp, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003a1c:	9305      	str	r3, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a1e:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003a20:	f7ff f8bc 	bl	8002b9c <HAL_TIM_PWM_ConfigChannel>
 8003a24:	2800      	cmp	r0, #0
 8003a26:	d001      	beq.n	8003a2c <MX_TIM3_Init+0x74>
    Error_Handler();
 8003a28:	f7ff fe33 	bl	8003692 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003a2c:	220c      	movs	r2, #12
 8003a2e:	a903      	add	r1, sp, #12
 8003a30:	0020      	movs	r0, r4
 8003a32:	f7ff f8b3 	bl	8002b9c <HAL_TIM_PWM_ConfigChannel>
 8003a36:	2800      	cmp	r0, #0
 8003a38:	d001      	beq.n	8003a3e <MX_TIM3_Init+0x86>
    Error_Handler();
 8003a3a:	f7ff fe2a 	bl	8003692 <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 8003a3e:	0020      	movs	r0, r4
 8003a40:	f7ff fef8 	bl	8003834 <HAL_TIM_MspPostInit>
}
 8003a44:	b00b      	add	sp, #44	; 0x2c
 8003a46:	bd30      	pop	{r4, r5, pc}
 8003a48:	200000cc 	.word	0x200000cc
 8003a4c:	40000400 	.word	0x40000400
 8003a50:	00002710 	.word	0x00002710

08003a54 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 8003a54:	480b      	ldr	r0, [pc, #44]	; (8003a84 <MX_USART1_UART_Init+0x30>)
 8003a56:	4b0c      	ldr	r3, [pc, #48]	; (8003a88 <MX_USART1_UART_Init+0x34>)
{
 8003a58:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 8003a5a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8003a5c:	23e1      	movs	r3, #225	; 0xe1
 8003a5e:	025b      	lsls	r3, r3, #9
 8003a60:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003a62:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003a64:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003a66:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003a68:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003a6a:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003a6c:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a6e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a70:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003a72:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003a74:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003a76:	f7ff fb63 	bl	8003140 <HAL_UART_Init>
 8003a7a:	2800      	cmp	r0, #0
 8003a7c:	d001      	beq.n	8003a82 <MX_USART1_UART_Init+0x2e>
  {
    Error_Handler();
 8003a7e:	f7ff fe08 	bl	8003692 <Error_Handler>
  }

}
 8003a82:	bd10      	pop	{r4, pc}
 8003a84:	2000018c 	.word	0x2000018c
 8003a88:	40013800 	.word	0x40013800

08003a8c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003a8c:	b510      	push	{r4, lr}
 8003a8e:	0004      	movs	r4, r0
 8003a90:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a92:	2214      	movs	r2, #20
 8003a94:	2100      	movs	r1, #0
 8003a96:	a803      	add	r0, sp, #12
 8003a98:	f000 f889 	bl	8003bae <memset>
  if(uartHandle->Instance==USART1)
 8003a9c:	4b15      	ldr	r3, [pc, #84]	; (8003af4 <HAL_UART_MspInit+0x68>)
 8003a9e:	6822      	ldr	r2, [r4, #0]
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d124      	bne.n	8003aee <HAL_UART_MspInit+0x62>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003aa4:	2080      	movs	r0, #128	; 0x80
 8003aa6:	4b14      	ldr	r3, [pc, #80]	; (8003af8 <HAL_UART_MspInit+0x6c>)
 8003aa8:	01c0      	lsls	r0, r0, #7
 8003aaa:	6999      	ldr	r1, [r3, #24]
 8003aac:	4301      	orrs	r1, r0
 8003aae:	6199      	str	r1, [r3, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ab0:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 8003ab2:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ab4:	02c9      	lsls	r1, r1, #11
    __HAL_RCC_USART1_CLK_ENABLE();
 8003ab6:	4002      	ands	r2, r0
 8003ab8:	9201      	str	r2, [sp, #4]
 8003aba:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003abc:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003abe:	480f      	ldr	r0, [pc, #60]	; (8003afc <HAL_UART_MspInit+0x70>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ac0:	430a      	orrs	r2, r1
 8003ac2:	615a      	str	r2, [r3, #20]
 8003ac4:	695b      	ldr	r3, [r3, #20]
 8003ac6:	400b      	ands	r3, r1
 8003ac8:	9302      	str	r3, [sp, #8]
 8003aca:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003acc:	23c0      	movs	r3, #192	; 0xc0
 8003ace:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ad0:	3bbe      	subs	r3, #190	; 0xbe
 8003ad2:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ad4:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ad6:	3301      	adds	r3, #1
 8003ad8:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ada:	f7fe fa27 	bl	8001f2c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003ade:	2200      	movs	r2, #0
 8003ae0:	201b      	movs	r0, #27
 8003ae2:	0011      	movs	r1, r2
 8003ae4:	f7fe f9aa 	bl	8001e3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003ae8:	201b      	movs	r0, #27
 8003aea:	f7fe f9d7 	bl	8001e9c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003aee:	b008      	add	sp, #32
 8003af0:	bd10      	pop	{r4, pc}
 8003af2:	46c0      	nop			; (mov r8, r8)
 8003af4:	40013800 	.word	0x40013800
 8003af8:	40021000 	.word	0x40021000
 8003afc:	48000400 	.word	0x48000400

08003b00 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003b00:	480d      	ldr	r0, [pc, #52]	; (8003b38 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003b02:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003b04:	480d      	ldr	r0, [pc, #52]	; (8003b3c <LoopForever+0x6>)
  ldr r1, =_edata
 8003b06:	490e      	ldr	r1, [pc, #56]	; (8003b40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003b08:	4a0e      	ldr	r2, [pc, #56]	; (8003b44 <LoopForever+0xe>)
  movs r3, #0
 8003b0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b0c:	e002      	b.n	8003b14 <LoopCopyDataInit>

08003b0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b12:	3304      	adds	r3, #4

08003b14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b18:	d3f9      	bcc.n	8003b0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b1a:	4a0b      	ldr	r2, [pc, #44]	; (8003b48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003b1c:	4c0b      	ldr	r4, [pc, #44]	; (8003b4c <LoopForever+0x16>)
  movs r3, #0
 8003b1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b20:	e001      	b.n	8003b26 <LoopFillZerobss>

08003b22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b24:	3204      	adds	r2, #4

08003b26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b28:	d3fb      	bcc.n	8003b22 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003b2a:	f7ff fdf3 	bl	8003714 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8003b2e:	f000 f811 	bl	8003b54 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003b32:	f7ff fd9a 	bl	800366a <main>

08003b36 <LoopForever>:

LoopForever:
    b LoopForever
 8003b36:	e7fe      	b.n	8003b36 <LoopForever>
  ldr   r0, =_estack
 8003b38:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003b3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b40:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8003b44:	08003cdc 	.word	0x08003cdc
  ldr r2, =_sbss
 8003b48:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8003b4c:	200001fc 	.word	0x200001fc

08003b50 <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003b50:	e7fe      	b.n	8003b50 <DMA1_Channel1_IRQHandler>
	...

08003b54 <__libc_init_array>:
 8003b54:	b570      	push	{r4, r5, r6, lr}
 8003b56:	2600      	movs	r6, #0
 8003b58:	4d0c      	ldr	r5, [pc, #48]	; (8003b8c <__libc_init_array+0x38>)
 8003b5a:	4c0d      	ldr	r4, [pc, #52]	; (8003b90 <__libc_init_array+0x3c>)
 8003b5c:	1b64      	subs	r4, r4, r5
 8003b5e:	10a4      	asrs	r4, r4, #2
 8003b60:	42a6      	cmp	r6, r4
 8003b62:	d109      	bne.n	8003b78 <__libc_init_array+0x24>
 8003b64:	2600      	movs	r6, #0
 8003b66:	f000 f82b 	bl	8003bc0 <_init>
 8003b6a:	4d0a      	ldr	r5, [pc, #40]	; (8003b94 <__libc_init_array+0x40>)
 8003b6c:	4c0a      	ldr	r4, [pc, #40]	; (8003b98 <__libc_init_array+0x44>)
 8003b6e:	1b64      	subs	r4, r4, r5
 8003b70:	10a4      	asrs	r4, r4, #2
 8003b72:	42a6      	cmp	r6, r4
 8003b74:	d105      	bne.n	8003b82 <__libc_init_array+0x2e>
 8003b76:	bd70      	pop	{r4, r5, r6, pc}
 8003b78:	00b3      	lsls	r3, r6, #2
 8003b7a:	58eb      	ldr	r3, [r5, r3]
 8003b7c:	4798      	blx	r3
 8003b7e:	3601      	adds	r6, #1
 8003b80:	e7ee      	b.n	8003b60 <__libc_init_array+0xc>
 8003b82:	00b3      	lsls	r3, r6, #2
 8003b84:	58eb      	ldr	r3, [r5, r3]
 8003b86:	4798      	blx	r3
 8003b88:	3601      	adds	r6, #1
 8003b8a:	e7f2      	b.n	8003b72 <__libc_init_array+0x1e>
 8003b8c:	08003cd4 	.word	0x08003cd4
 8003b90:	08003cd4 	.word	0x08003cd4
 8003b94:	08003cd4 	.word	0x08003cd4
 8003b98:	08003cd8 	.word	0x08003cd8

08003b9c <memcpy>:
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	b510      	push	{r4, lr}
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d100      	bne.n	8003ba6 <memcpy+0xa>
 8003ba4:	bd10      	pop	{r4, pc}
 8003ba6:	5ccc      	ldrb	r4, [r1, r3]
 8003ba8:	54c4      	strb	r4, [r0, r3]
 8003baa:	3301      	adds	r3, #1
 8003bac:	e7f8      	b.n	8003ba0 <memcpy+0x4>

08003bae <memset>:
 8003bae:	0003      	movs	r3, r0
 8003bb0:	1882      	adds	r2, r0, r2
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d100      	bne.n	8003bb8 <memset+0xa>
 8003bb6:	4770      	bx	lr
 8003bb8:	7019      	strb	r1, [r3, #0]
 8003bba:	3301      	adds	r3, #1
 8003bbc:	e7f9      	b.n	8003bb2 <memset+0x4>
	...

08003bc0 <_init>:
 8003bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bc2:	46c0      	nop			; (mov r8, r8)
 8003bc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bc6:	bc08      	pop	{r3}
 8003bc8:	469e      	mov	lr, r3
 8003bca:	4770      	bx	lr

08003bcc <_fini>:
 8003bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bce:	46c0      	nop			; (mov r8, r8)
 8003bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bd2:	bc08      	pop	{r3}
 8003bd4:	469e      	mov	lr, r3
 8003bd6:	4770      	bx	lr
