Release 6.3.03i - xst G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.58 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.59 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: output_level_monitor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : output_level_monitor.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : output_level_monitor
Output Format                      : NGC
Target Device                      : xc3s200-5-pq208

---- Source Options
Top Module Name                    : output_level_monitor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : output_level_monitor.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : YES

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/output_level_monitor.vhd in Library work.
Entity <output_level_monitor> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <output_level_monitor> (Architecture <Behavioral>).
Entity <output_level_monitor> analyzed. Unit <output_level_monitor> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <output_level_monitor>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/trilevelmodule2/output_level_monitor.vhd.
    Found 1-bit register for signal <output_ok_o>.
    Found 5-bit subtractor for signal <$n0009> created at line 63.
    Found 1-bit register for signal <state<0>>.
    Found 5-bit register for signal <state_count>.
    Found 1-bit register for signal <tsg_level>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <output_level_monitor> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 5-bit subtractor                  : 1
# Registers                        : 4
 1-bit register                    : 3
 5-bit register                    : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <output_level_monitor> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block output_level_monitor, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : output_level_monitor.ngr
Top Level Output File Name         : output_level_monitor
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 7

Macro Statistics :
# Registers                        : 4
#      1-bit register              : 3
#      5-bit register              : 1

Cell Usage :
# BELS                             : 17
#      LUT1                        : 2
#      LUT2                        : 3
#      LUT2_L                      : 1
#      LUT3                        : 2
#      LUT3_L                      : 2
#      LUT4                        : 3
#      LUT4_D                      : 2
#      LUT4_L                      : 2
# FlipFlops/Latches                : 8
#      FDCE                        : 1
#      FDE                         : 1
#      FDP                         : 1
#      FDPE                        : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 5
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                       9  out of   1920     0%  
 Number of Slice Flip Flops:             8  out of   3840     0%  
 Number of 4 input LUTs:                17  out of   3840     0%  
 Number of bonded IOBs:                  6  out of    141     4%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.664ns (Maximum Frequency: 272.926MHz)
   Minimum input arrival time before clock: 4.636ns
   Maximum output required time after clock: 5.106ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk_i'
Delay:               3.664ns (Levels of Logic = 2)
  Source:            state_0 (FF)
  Destination:       state_count_0 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: state_0 to state_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.626   0.658  state_0 (state_0)
     LUT4:I3->O            1   0.479   0.240  _n00205_SW0 (N1580)
     LUT4:I3->O            5   0.479   0.658  _n002015 (_n0020)
     FDPE:CE                   0.524          state_count_0
    ----------------------------------------
    Total                      3.664ns (2.108ns logic, 1.556ns route)
                                       (57.5% logic, 42.5% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
Offset:              4.636ns (Levels of Logic = 3)
  Source:            spl_is_zero_i (PAD)
  Destination:       state_count_0 (FF)
  Destination Clock: clk_i rising

  Data Path: spl_is_zero_i to state_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.679   0.577  spl_is_zero_i_IBUF (spl_is_zero_i_IBUF)
     LUT2:I0->O            1   0.479   0.240  _n002012 (CHOICE141)
     LUT4:I1->O            5   0.479   0.658  _n002015 (_n0020)
     FDPE:CE                   0.524          state_count_0
    ----------------------------------------
    Total                      4.636ns (3.161ns logic, 1.475ns route)
                                       (68.2% logic, 31.8% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
Offset:              5.106ns (Levels of Logic = 1)
  Source:            output_ok_o (FF)
  Destination:       output_ok_o (PAD)
  Source Clock:      clk_i rising

  Data Path: output_ok_o to output_ok_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.626   0.240  output_ok_o (output_ok_o_OBUF)
     OBUF:I->O                 4.240          output_ok_o_OBUF (output_ok_o)
    ----------------------------------------
    Total                      5.106ns (4.866ns logic, 0.240ns route)
                                       (95.3% logic, 4.7% route)

=========================================================================
CPU : 5.28 / 6.38 s | Elapsed : 5.00 / 6.00 s
 
--> 

Total memory usage is 65548 kilobytes


