INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/fir_filter_optimized.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_filter_optimized
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/fir_filter_serial_input_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_filter_serial_input_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/fir_filter_serial_output_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_filter_serial_output_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/fir_filter_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_filter_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.srcs/sources_1/new/fir_uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mukul/Vivado Projects/Fir_Filter/Fir_Filter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
