INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilpes/Desktop/Didattica/project_2_operatoriShift_logical_arithmetic/project_2_operatoriShift_logical_arithmetic.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/ilpes/Desktop/Didattica/project_2_operatoriShift_logical_arithmetic/project_2_operatoriShift_logical_arithmetic.srcs/sources_1/new/top.v:38]
