
Robot_head.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000004  00800100  000026ca  0000275e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000026ca  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000e5  00800104  00800104  00002762  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00002764  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00002e30  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000a18  00000000  00000000  00002eb8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00005263  00000000  00000000  000038d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001494  00000000  00000000  00008b33  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00005ed3  00000000  00000000  00009fc7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000013d0  00000000  00000000  0000fe9c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00003239  00000000  00000000  0001126c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002a34  00000000  00000000  000144a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macinfo 000b2e84  00000000  00000000  00016ed9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000810  00000000  00000000  000c9d5d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
       8:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
       c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      10:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      14:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      18:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      1c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      20:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      24:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      28:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      2c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      30:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      34:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      38:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      3c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      40:	0c 94 5b 08 	jmp	0x10b6	; 0x10b6 <__vector_16>
      44:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      48:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      4c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      50:	0c 94 35 0a 	jmp	0x146a	; 0x146a <__vector_20>
      54:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      58:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      5c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      60:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      64:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      68:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      6c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      70:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      74:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      78:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      7c:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      80:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      84:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>
      88:	0c 94 66 00 	jmp	0xcc	; 0xcc <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	c0 e0       	ldi	r28, 0x00	; 0
      92:	d0 e4       	ldi	r29, 0x40	; 64
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	ea ec       	ldi	r30, 0xCA	; 202
      a0:	f6 e2       	ldi	r31, 0x26	; 38
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a4 30       	cpi	r26, 0x04	; 4
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>
      b2:	1b be       	out	0x3b, r1	; 59

000000b4 <__do_clear_bss>:
      b4:	11 e0       	ldi	r17, 0x01	; 1
      b6:	a4 e0       	ldi	r26, 0x04	; 4
      b8:	b1 e0       	ldi	r27, 0x01	; 1
      ba:	01 c0       	rjmp	.+2      	; 0xbe <.do_clear_bss_start>

000000bc <.do_clear_bss_loop>:
      bc:	1d 92       	st	X+, r1

000000be <.do_clear_bss_start>:
      be:	a9 3e       	cpi	r26, 0xE9	; 233
      c0:	b1 07       	cpc	r27, r17
      c2:	e1 f7       	brne	.-8      	; 0xbc <.do_clear_bss_loop>
      c4:	0e 94 21 12 	call	0x2442	; 0x2442 <main>
      c8:	0c 94 63 13 	jmp	0x26c6	; 0x26c6 <_exit>

000000cc <__bad_interrupt>:
      cc:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d0 <CtrlEye>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlEye( void ) 
{ 
	//on active les yeux
	DrvLed();
      d0:	0e 94 fe 04 	call	0x9fc	; 0x9fc <DrvLed>
}
      d4:	08 95       	ret

000000d6 <CtrlEyeState>:
}			

//on joue un etat sur l'oeil
void CtrlEyeState( Int8U eye, ELedState state ) 
{
	if(eye == LEFT)
      d6:	81 30       	cpi	r24, 0x01	; 1
      d8:	59 f4       	brne	.+22     	; 0xf0 <CtrlEyeState+0x1a>
	{
		if (state == STATE_LED_ON)
      da:	61 15       	cp	r22, r1
      dc:	71 05       	cpc	r23, r1
      de:	21 f4       	brne	.+8      	; 0xe8 <CtrlEyeState+0x12>
		{
			DrvLedOn(CONF_INDEX_EYE_LEFT) ;
      e0:	80 e0       	ldi	r24, 0x00	; 0
      e2:	0e 94 7c 04 	call	0x8f8	; 0x8f8 <DrvLedOn>
      e6:	08 95       	ret
		}
		else
		{
			DrvLedOff(CONF_INDEX_EYE_LEFT) ;
      e8:	80 e0       	ldi	r24, 0x00	; 0
      ea:	0e 94 bd 04 	call	0x97a	; 0x97a <DrvLedOff>
      ee:	08 95       	ret
		}
	}
	else if(eye == RIGHT)
      f0:	82 30       	cpi	r24, 0x02	; 2
      f2:	51 f4       	brne	.+20     	; 0x108 <CtrlEyeState+0x32>
	{
		if (state == STATE_LED_ON)
      f4:	61 15       	cp	r22, r1
      f6:	71 05       	cpc	r23, r1
      f8:	21 f4       	brne	.+8      	; 0x102 <CtrlEyeState+0x2c>
		{
			DrvLedOn(CONF_INDEX_EYE_RIGHT) ;
      fa:	81 e0       	ldi	r24, 0x01	; 1
      fc:	0e 94 7c 04 	call	0x8f8	; 0x8f8 <DrvLedOn>
     100:	08 95       	ret
		}
		else
		{
			DrvLedOff(CONF_INDEX_EYE_RIGHT) ;
     102:	81 e0       	ldi	r24, 0x01	; 1
     104:	0e 94 bd 04 	call	0x97a	; 0x97a <DrvLedOff>
     108:	08 95       	ret

0000010a <CtrlEyeToggle>:


//on toggle l'etat sur l'oeil
void CtrlEyeToggle( Int8U eye)
{
	if(eye == LEFT)
     10a:	81 30       	cpi	r24, 0x01	; 1
     10c:	21 f4       	brne	.+8      	; 0x116 <CtrlEyeToggle+0xc>
	{
		DrvLedToggle(CONF_INDEX_EYE_LEFT);		
     10e:	80 e0       	ldi	r24, 0x00	; 0
     110:	0e 94 fd 05 	call	0xbfa	; 0xbfa <DrvLedToggle>
     114:	08 95       	ret
	}
	else if(eye == RIGHT)
     116:	82 30       	cpi	r24, 0x02	; 2
     118:	19 f4       	brne	.+6      	; 0x120 <CtrlEyeToggle+0x16>
	{
		DrvLedToggle(CONF_INDEX_EYE_RIGHT);			
     11a:	81 e0       	ldi	r24, 0x01	; 1
     11c:	0e 94 fd 05 	call	0xbfa	; 0xbfa <DrvLedToggle>
     120:	08 95       	ret

00000122 <CtrlEyeLeftBlink>:
	}
}

//on fait clignoter l oeil de gauche
void CtrlEyeLeftBlink( Int8U nb_blink ) 
{ 
     122:	68 2f       	mov	r22, r24
	DrvLedFlash(CONF_INDEX_EYE_LEFT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     124:	80 e0       	ldi	r24, 0x00	; 0
     126:	45 e0       	ldi	r20, 0x05	; 5
     128:	50 e0       	ldi	r21, 0x00	; 0
     12a:	2a e0       	ldi	r18, 0x0A	; 10
     12c:	30 e0       	ldi	r19, 0x00	; 0
     12e:	0e 94 13 06 	call	0xc26	; 0xc26 <DrvLedFlash>
}
     132:	08 95       	ret

00000134 <CtrlEyeRightBlink>:

//on fait clignoter l oeil de droite
void CtrlEyeRightBlink( Int8U nb_blink ) 
{ 
     134:	68 2f       	mov	r22, r24
	DrvLedFlash(CONF_INDEX_EYE_RIGHT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     136:	81 e0       	ldi	r24, 0x01	; 1
     138:	45 e0       	ldi	r20, 0x05	; 5
     13a:	50 e0       	ldi	r21, 0x00	; 0
     13c:	2a e0       	ldi	r18, 0x0A	; 10
     13e:	30 e0       	ldi	r19, 0x00	; 0
     140:	0e 94 13 06 	call	0xc26	; 0xc26 <DrvLedFlash>
}
     144:	08 95       	ret

00000146 <CtrlEyeBlink>:

//on fait clignoter les yeux
void CtrlEyeBlink( Int8U nb_blink ) 
{ 
     146:	cf 93       	push	r28
     148:	c8 2f       	mov	r28, r24
	DrvLedFlash(CONF_INDEX_EYE_LEFT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     14a:	80 e0       	ldi	r24, 0x00	; 0
     14c:	6c 2f       	mov	r22, r28
     14e:	45 e0       	ldi	r20, 0x05	; 5
     150:	50 e0       	ldi	r21, 0x00	; 0
     152:	2a e0       	ldi	r18, 0x0A	; 10
     154:	30 e0       	ldi	r19, 0x00	; 0
     156:	0e 94 13 06 	call	0xc26	; 0xc26 <DrvLedFlash>
	DrvLedFlash(CONF_INDEX_EYE_RIGHT, nb_blink, BLINK_ON_TIME, BLINK_OFF_TIME);
     15a:	81 e0       	ldi	r24, 0x01	; 1
     15c:	6c 2f       	mov	r22, r28
     15e:	45 e0       	ldi	r20, 0x05	; 5
     160:	50 e0       	ldi	r21, 0x00	; 0
     162:	2a e0       	ldi	r18, 0x0A	; 10
     164:	30 e0       	ldi	r19, 0x00	; 0
     166:	0e 94 13 06 	call	0xc26	; 0xc26 <DrvLedFlash>
}
     16a:	cf 91       	pop	r28
     16c:	08 95       	ret

0000016e <CtrlEyeBlinkSpeed>:

//on fait clignoter les yeux
void CtrlEyeBlinkSpeed( Int8U nb_blink ,Int8U speed ) 
{ 
     16e:	1f 93       	push	r17
     170:	cf 93       	push	r28
     172:	df 93       	push	r29
     174:	18 2f       	mov	r17, r24
	DrvLedDirectFlash(CONF_INDEX_EYE_LEFT, nb_blink, (speed / 2U)+1U, (speed / 2U)+1U);
     176:	c6 2f       	mov	r28, r22
     178:	c6 95       	lsr	r28
     17a:	d0 e0       	ldi	r29, 0x00	; 0
     17c:	21 96       	adiw	r28, 0x01	; 1
     17e:	80 e0       	ldi	r24, 0x00	; 0
     180:	61 2f       	mov	r22, r17
     182:	ae 01       	movw	r20, r28
     184:	9e 01       	movw	r18, r28
     186:	0e 94 bd 06 	call	0xd7a	; 0xd7a <DrvLedDirectFlash>
	DrvLedDirectFlash(CONF_INDEX_EYE_RIGHT, nb_blink, (speed / 2U)+1U, (speed / 2U)+1U);
     18a:	81 e0       	ldi	r24, 0x01	; 1
     18c:	61 2f       	mov	r22, r17
     18e:	ae 01       	movw	r20, r28
     190:	9e 01       	movw	r18, r28
     192:	0e 94 bd 06 	call	0xd7a	; 0xd7a <DrvLedDirectFlash>
}
     196:	df 91       	pop	r29
     198:	cf 91       	pop	r28
     19a:	1f 91       	pop	r17
     19c:	08 95       	ret

0000019e <CtrlEyeHeartBeat>:

//on active ou non le hearbeat sur les leds
void CtrlEyeHeartBeat ( Boolean enable )
{
     19e:	cf 93       	push	r28
     1a0:	c8 2f       	mov	r28, r24
	DrvLedDirectFlash(CONF_INDEX_EYE_LEFT, 2U,20,100);
     1a2:	80 e0       	ldi	r24, 0x00	; 0
     1a4:	62 e0       	ldi	r22, 0x02	; 2
     1a6:	44 e1       	ldi	r20, 0x14	; 20
     1a8:	50 e0       	ldi	r21, 0x00	; 0
     1aa:	24 e6       	ldi	r18, 0x64	; 100
     1ac:	30 e0       	ldi	r19, 0x00	; 0
     1ae:	0e 94 bd 06 	call	0xd7a	; 0xd7a <DrvLedDirectFlash>
	DrvLedDirectFlash(CONF_INDEX_EYE_RIGHT, 2U,20,100);
     1b2:	81 e0       	ldi	r24, 0x01	; 1
     1b4:	62 e0       	ldi	r22, 0x02	; 2
     1b6:	44 e1       	ldi	r20, 0x14	; 20
     1b8:	50 e0       	ldi	r21, 0x00	; 0
     1ba:	24 e6       	ldi	r18, 0x64	; 100
     1bc:	30 e0       	ldi	r19, 0x00	; 0
     1be:	0e 94 bd 06 	call	0xd7a	; 0xd7a <DrvLedDirectFlash>
	hearbeat_enable = enable;
     1c2:	c0 93 04 01 	sts	0x0104, r28
}
     1c6:	cf 91       	pop	r28
     1c8:	08 95       	ret

000001ca <CtrlEyeDispatcher>:
	//on active les yeux
	DrvLed();
}

void CtrlEyeDispatcher( Event_t event )
{
     1ca:	cf 93       	push	r28
     1cc:	df 93       	push	r29
     1ce:	ec 01       	movw	r28, r24
	if ( DrvEventTestEvent( event, CONF_EVENT_TIMER_1S ))
     1d0:	62 e0       	ldi	r22, 0x02	; 2
     1d2:	0e 94 25 03 	call	0x64a	; 0x64a <DrvEventTestEvent>
     1d6:	88 23       	and	r24, r24
     1d8:	31 f0       	breq	.+12     	; 0x1e6 <CtrlEyeDispatcher+0x1c>
	{
		if(hearbeat_enable == TRUE)
     1da:	80 91 04 01 	lds	r24, 0x0104
     1de:	81 30       	cpi	r24, 0x01	; 1
     1e0:	11 f4       	brne	.+4      	; 0x1e6 <CtrlEyeDispatcher+0x1c>
		{
			CtrlEyeHeartBeat(hearbeat_enable);
     1e2:	0e 94 cf 00 	call	0x19e	; 0x19e <CtrlEyeHeartBeat>
		}
	}
	if ( DrvEventTestEvent( event, CONF_EVENT_TIMER_1S ))
     1e6:	ce 01       	movw	r24, r28
     1e8:	62 e0       	ldi	r22, 0x02	; 2
     1ea:	0e 94 25 03 	call	0x64a	; 0x64a <DrvEventTestEvent>
     1ee:	88 23       	and	r24, r24
     1f0:	31 f0       	breq	.+12     	; 0x1fe <CtrlEyeDispatcher+0x34>
	{
		CtrlEyeBlinkSpeed( 5 ,CtrlUltraSonReadMesure());
     1f2:	0e 94 45 02 	call	0x48a	; 0x48a <CtrlUltraSonReadMesure>
     1f6:	68 2f       	mov	r22, r24
     1f8:	85 e0       	ldi	r24, 0x05	; 5
     1fa:	0e 94 b7 00 	call	0x16e	; 0x16e <CtrlEyeBlinkSpeed>
	}
}			
     1fe:	df 91       	pop	r29
     200:	cf 91       	pop	r28
     202:	08 95       	ret

00000204 <CtrlLight>:
Int16U nb_ldr_mesures =0U;
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlLight( void ) 
{
	nb_ldr_mesures = 0U;
     204:	10 92 06 01 	sts	0x0106, r1
     208:	10 92 05 01 	sts	0x0105, r1
	mesure_ldr_gauche = 0U;
     20c:	10 92 0e 01 	sts	0x010E, r1
     210:	10 92 0d 01 	sts	0x010D, r1
	mesure_ldr_droite = 0U;
     214:	10 92 0c 01 	sts	0x010C, r1
     218:	10 92 0b 01 	sts	0x010B, r1
	mesure_ldr_gauche_moy = 0U;
     21c:	10 92 0a 01 	sts	0x010A, r1
     220:	10 92 09 01 	sts	0x0109, r1
	mesure_ldr_droite_moy = 0U;
     224:	10 92 08 01 	sts	0x0108, r1
     228:	10 92 07 01 	sts	0x0107, r1
}
     22c:	08 95       	ret

0000022e <CtrlLightSendUartLightMesure>:
}


//permet d'envoyer sur l'uart 
void CtrlLightSendUartLightMesure( void ) 
{
     22e:	cf 93       	push	r28
     230:	df 93       	push	r29
     232:	cd b7       	in	r28, 0x3d	; 61
     234:	de b7       	in	r29, 0x3e	; 62
     236:	29 97       	sbiw	r28, 0x09	; 9
     238:	0f b6       	in	r0, 0x3f	; 63
     23a:	f8 94       	cli
     23c:	de bf       	out	0x3e, r29	; 62
     23e:	0f be       	out	0x3f, r0	; 63
     240:	cd bf       	out	0x3d, r28	; 61
	Char buffer[9U];
	
	buffer[0U] = '*';
     242:	8a e2       	ldi	r24, 0x2A	; 42
     244:	89 83       	std	Y+1, r24	; 0x01
	buffer[1U] = E_PROTOCOLE_HEAD;
     246:	1a 82       	std	Y+2, r1	; 0x02
	buffer[2U] = E_PROTOCOLE_WHO_LIGHT;
     248:	82 e0       	ldi	r24, 0x02	; 2
     24a:	8b 83       	std	Y+3, r24	; 0x03
	buffer[3U] = mesure_ldr_gauche_moy>>8U;
     24c:	80 91 09 01 	lds	r24, 0x0109
     250:	90 91 0a 01 	lds	r25, 0x010A
     254:	9c 83       	std	Y+4, r25	; 0x04
	buffer[4U] = mesure_ldr_gauche_moy;
     256:	8d 83       	std	Y+5, r24	; 0x05
	buffer[5U] = mesure_ldr_droite_moy>>8U;
     258:	80 91 07 01 	lds	r24, 0x0107
     25c:	90 91 08 01 	lds	r25, 0x0108
     260:	9e 83       	std	Y+6, r25	; 0x06
	buffer[6U] = mesure_ldr_droite_moy;
     262:	8f 83       	std	Y+7, r24	; 0x07
	buffer[7U] = '#';
     264:	83 e2       	ldi	r24, 0x23	; 35
     266:	88 87       	std	Y+8, r24	; 0x08
	buffer[8U] = '#';
     268:	89 87       	std	Y+9, r24	; 0x09
	DrvUartDirectSendBytes(CONF_UART_0_INDEX,(Int8U*)buffer,9U);
     26a:	80 e0       	ldi	r24, 0x00	; 0
     26c:	be 01       	movw	r22, r28
     26e:	6f 5f       	subi	r22, 0xFF	; 255
     270:	7f 4f       	sbci	r23, 0xFF	; 255
     272:	49 e0       	ldi	r20, 0x09	; 9
     274:	0e 94 bf 09 	call	0x137e	; 0x137e <DrvUartDirectSendBytes>
     278:	29 96       	adiw	r28, 0x09	; 9
     27a:	0f b6       	in	r0, 0x3f	; 63
     27c:	f8 94       	cli
     27e:	de bf       	out	0x3e, r29	; 62
     280:	0f be       	out	0x3f, r0	; 63
     282:	cd bf       	out	0x3d, r28	; 61
     284:	df 91       	pop	r29
     286:	cf 91       	pop	r28
     288:	08 95       	ret

0000028a <CtrlLightDispatcher>:
}

//dispatcher
void CtrlLightDispatcher( Event_t event )  
{
	if ( DrvEventTestEvent( event, CONF_EVENT_TIMER_100MS ))
     28a:	61 e0       	ldi	r22, 0x01	; 1
     28c:	0e 94 25 03 	call	0x64a	; 0x64a <DrvEventTestEvent>
     290:	88 23       	and	r24, r24
     292:	09 f4       	brne	.+2      	; 0x296 <CtrlLightDispatcher+0xc>
     294:	4e c0       	rjmp	.+156    	; 0x332 <CtrlLightDispatcher+0xa8>
	{	
		//on lance la convertion 
		mesure_ldr_gauche += DrvAdcReadChannel( CONF_ADC_LDR_GAUCHE );
     296:	82 e0       	ldi	r24, 0x02	; 2
     298:	90 e0       	ldi	r25, 0x00	; 0
     29a:	0e 94 00 03 	call	0x600	; 0x600 <DrvAdcReadChannel>
     29e:	20 91 0d 01 	lds	r18, 0x010D
     2a2:	30 91 0e 01 	lds	r19, 0x010E
     2a6:	28 0f       	add	r18, r24
     2a8:	39 1f       	adc	r19, r25
     2aa:	30 93 0e 01 	sts	0x010E, r19
     2ae:	20 93 0d 01 	sts	0x010D, r18
		//on lance la convertion 
		mesure_ldr_droite += DrvAdcReadChannel( CONF_ADC_LDR_DROITE );			
     2b2:	83 e0       	ldi	r24, 0x03	; 3
     2b4:	90 e0       	ldi	r25, 0x00	; 0
     2b6:	0e 94 00 03 	call	0x600	; 0x600 <DrvAdcReadChannel>
     2ba:	20 91 0b 01 	lds	r18, 0x010B
     2be:	30 91 0c 01 	lds	r19, 0x010C
     2c2:	28 0f       	add	r18, r24
     2c4:	39 1f       	adc	r19, r25
     2c6:	30 93 0c 01 	sts	0x010C, r19
     2ca:	20 93 0b 01 	sts	0x010B, r18
		
		nb_ldr_mesures++;
     2ce:	80 91 05 01 	lds	r24, 0x0105
     2d2:	90 91 06 01 	lds	r25, 0x0106
     2d6:	01 96       	adiw	r24, 0x01	; 1
     2d8:	90 93 06 01 	sts	0x0106, r25
     2dc:	80 93 05 01 	sts	0x0105, r24
		if(nb_ldr_mesures == 8)
     2e0:	88 30       	cpi	r24, 0x08	; 8
     2e2:	91 05       	cpc	r25, r1
     2e4:	31 f5       	brne	.+76     	; 0x332 <CtrlLightDispatcher+0xa8>
		{
			nb_ldr_mesures = 0;
     2e6:	10 92 06 01 	sts	0x0106, r1
     2ea:	10 92 05 01 	sts	0x0105, r1
			//on divise par 8
			mesure_ldr_gauche_moy = mesure_ldr_gauche >> 3;
     2ee:	80 91 0d 01 	lds	r24, 0x010D
     2f2:	90 91 0e 01 	lds	r25, 0x010E
     2f6:	96 95       	lsr	r25
     2f8:	87 95       	ror	r24
     2fa:	96 95       	lsr	r25
     2fc:	87 95       	ror	r24
     2fe:	96 95       	lsr	r25
     300:	87 95       	ror	r24
     302:	90 93 0a 01 	sts	0x010A, r25
     306:	80 93 09 01 	sts	0x0109, r24
			mesure_ldr_droite_moy = mesure_ldr_droite >> 3;
     30a:	36 95       	lsr	r19
     30c:	27 95       	ror	r18
     30e:	36 95       	lsr	r19
     310:	27 95       	ror	r18
     312:	36 95       	lsr	r19
     314:	27 95       	ror	r18
     316:	30 93 08 01 	sts	0x0108, r19
     31a:	20 93 07 01 	sts	0x0107, r18
			mesure_ldr_gauche = 0;
     31e:	10 92 0e 01 	sts	0x010E, r1
     322:	10 92 0d 01 	sts	0x010D, r1
			mesure_ldr_droite = 0;
     326:	10 92 0c 01 	sts	0x010C, r1
     32a:	10 92 0b 01 	sts	0x010B, r1
			CtrlLightSendUartLightMesure();			
     32e:	0e 94 17 01 	call	0x22e	; 0x22e <CtrlLightSendUartLightMesure>
     332:	08 95       	ret

00000334 <CtrlUartProtocole>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//init
void CtrlUartProtocole( void )
{
}
     334:	08 95       	ret

00000336 <CtrlUartProtocoleDispatcher>:

//dispatcher
void CtrlUartProtocoleDispatcher( Event_t event )
{			
	//si on a un message valide
	if ( DrvEventTestEvent(event ,CONF_EVENT_UART_MSG_RCV ))
     336:	64 e0       	ldi	r22, 0x04	; 4
     338:	0e 94 25 03 	call	0x64a	; 0x64a <DrvEventTestEvent>
     33c:	88 23       	and	r24, r24
     33e:	09 f4       	brne	.+2      	; 0x342 <CtrlUartProtocoleDispatcher+0xc>
     340:	4e c0       	rjmp	.+156    	; 0x3de <CtrlUartProtocoleDispatcher+0xa8>
	{	
		//on lit le message
		DrvUart0ReadMessage( i_message_from_body, &i_message_len_from_body );
     342:	82 e2       	ldi	r24, 0x22	; 34
     344:	91 e0       	ldi	r25, 0x01	; 1
     346:	6f e0       	ldi	r22, 0x0F	; 15
     348:	71 e0       	ldi	r23, 0x01	; 1
     34a:	0e 94 09 0a 	call	0x1412	; 0x1412 <DrvUart0ReadMessage>
		//on test si on prend des infos
		if( i_message_len_from_body > 0U )
     34e:	80 91 0f 01 	lds	r24, 0x010F
     352:	88 23       	and	r24, r24
     354:	09 f4       	brne	.+2      	; 0x358 <CtrlUartProtocoleDispatcher+0x22>
     356:	43 c0       	rjmp	.+134    	; 0x3de <CtrlUartProtocoleDispatcher+0xa8>
		{
			if( ( Int8U ) i_message_from_body[ 2U ] == E_PROTOCOLE_WHO_EYES )
     358:	80 91 24 01 	lds	r24, 0x0124
     35c:	83 30       	cpi	r24, 0x03	; 3
     35e:	b1 f5       	brne	.+108    	; 0x3cc <CtrlUartProtocoleDispatcher+0x96>
			{						
				if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_LEFT_EYE_TOGGLE)
     360:	80 91 25 01 	lds	r24, 0x0125
     364:	81 30       	cpi	r24, 0x01	; 1
     366:	19 f4       	brne	.+6      	; 0x36e <CtrlUartProtocoleDispatcher+0x38>
				{
					CtrlEyeToggle( LEFT )	;
     368:	0e 94 85 00 	call	0x10a	; 0x10a <CtrlEyeToggle>
     36c:	08 95       	ret
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_RIGHT_EYE_TOGGLE )
     36e:	82 30       	cpi	r24, 0x02	; 2
     370:	19 f4       	brne	.+6      	; 0x378 <CtrlUartProtocoleDispatcher+0x42>
				{
					CtrlEyeToggle( RIGHT )	;
     372:	0e 94 85 00 	call	0x10a	; 0x10a <CtrlEyeToggle>
     376:	08 95       	ret
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_EYES_ON )
     378:	83 30       	cpi	r24, 0x03	; 3
     37a:	59 f4       	brne	.+22     	; 0x392 <CtrlUartProtocoleDispatcher+0x5c>
				{
					CtrlEyeState( LEFT, STATE_LED_ON )	;
     37c:	81 e0       	ldi	r24, 0x01	; 1
     37e:	60 e0       	ldi	r22, 0x00	; 0
     380:	70 e0       	ldi	r23, 0x00	; 0
     382:	0e 94 6b 00 	call	0xd6	; 0xd6 <CtrlEyeState>
					CtrlEyeState( RIGHT, STATE_LED_ON )	;
     386:	82 e0       	ldi	r24, 0x02	; 2
     388:	60 e0       	ldi	r22, 0x00	; 0
     38a:	70 e0       	ldi	r23, 0x00	; 0
     38c:	0e 94 6b 00 	call	0xd6	; 0xd6 <CtrlEyeState>
     390:	08 95       	ret
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_EYES_OFF )
     392:	84 30       	cpi	r24, 0x04	; 4
     394:	59 f4       	brne	.+22     	; 0x3ac <CtrlUartProtocoleDispatcher+0x76>
				{
					CtrlEyeState( LEFT, STATE_LED_OFF )	;
     396:	81 e0       	ldi	r24, 0x01	; 1
     398:	61 e0       	ldi	r22, 0x01	; 1
     39a:	70 e0       	ldi	r23, 0x00	; 0
     39c:	0e 94 6b 00 	call	0xd6	; 0xd6 <CtrlEyeState>
					CtrlEyeState( RIGHT, STATE_LED_OFF );
     3a0:	82 e0       	ldi	r24, 0x02	; 2
     3a2:	61 e0       	ldi	r22, 0x01	; 1
     3a4:	70 e0       	ldi	r23, 0x00	; 0
     3a6:	0e 94 6b 00 	call	0xd6	; 0xd6 <CtrlEyeState>
     3aa:	08 95       	ret
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_EYES_TOGGLE )
     3ac:	85 30       	cpi	r24, 0x05	; 5
     3ae:	39 f4       	brne	.+14     	; 0x3be <CtrlUartProtocoleDispatcher+0x88>
				{
					CtrlEyeToggle( LEFT );
     3b0:	81 e0       	ldi	r24, 0x01	; 1
     3b2:	0e 94 85 00 	call	0x10a	; 0x10a <CtrlEyeToggle>
					CtrlEyeToggle( RIGHT );
     3b6:	82 e0       	ldi	r24, 0x02	; 2
     3b8:	0e 94 85 00 	call	0x10a	; 0x10a <CtrlEyeToggle>
     3bc:	08 95       	ret
				}
				else if( ( Int8U ) i_message_from_body[ 3U ] == E_PROTOCOLE_CMD_EYES_HEARBEAT )
     3be:	86 30       	cpi	r24, 0x06	; 6
     3c0:	71 f4       	brne	.+28     	; 0x3de <CtrlUartProtocoleDispatcher+0xa8>
				{
					Boolean enable = ( Boolean ) i_message_from_body[ 4U ]; 
					CtrlEyeHeartBeat(enable);
     3c2:	80 91 26 01 	lds	r24, 0x0126
     3c6:	0e 94 cf 00 	call	0x19e	; 0x19e <CtrlEyeHeartBeat>
     3ca:	08 95       	ret
				}
			}	
			else if( ( Int8U ) i_message_from_body[ 2U ] == E_PROTOCOLE_WHO_LIGHT )
     3cc:	82 30       	cpi	r24, 0x02	; 2
     3ce:	19 f4       	brne	.+6      	; 0x3d6 <CtrlUartProtocoleDispatcher+0xa0>
			{
				CtrlLightSendUartLightMesure();
     3d0:	0e 94 17 01 	call	0x22e	; 0x22e <CtrlLightSendUartLightMesure>
     3d4:	08 95       	ret
			}	
			else if( ( Int8U ) i_message_from_body[ 2U ] == E_PROTOCOLE_WHO_US )
     3d6:	88 23       	and	r24, r24
     3d8:	11 f4       	brne	.+4      	; 0x3de <CtrlUartProtocoleDispatcher+0xa8>
			{
				CtrlUltraSendUartProximity();
     3da:	0e 94 4a 02 	call	0x494	; 0x494 <CtrlUltraSendUartProximity>
     3de:	08 95       	ret

000003e0 <CtrlUartProtocoleValidAscii>:

////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////

//fonction de de decodage de trame de type ASCII
Boolean CtrlUartProtocoleValidAscii( Char *trame , Int8U payload_size )
{
     3e0:	af 92       	push	r10
     3e2:	bf 92       	push	r11
     3e4:	cf 92       	push	r12
     3e6:	df 92       	push	r13
     3e8:	ff 92       	push	r15
     3ea:	0f 93       	push	r16
     3ec:	1f 93       	push	r17
     3ee:	cf 93       	push	r28
     3f0:	df 93       	push	r29
     3f2:	0f 92       	push	r0
     3f4:	cd b7       	in	r28, 0x3d	; 61
     3f6:	de b7       	in	r29, 0x3e	; 62
     3f8:	5c 01       	movw	r10, r24
	Boolean o_success = TRUE;
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
     3fa:	70 e0       	ldi	r23, 0x00	; 0
     3fc:	0f 2e       	mov	r0, r31
     3fe:	fe ef       	ldi	r31, 0xFE	; 254
     400:	cf 2e       	mov	r12, r31
     402:	ff ef       	ldi	r31, 0xFF	; 255
     404:	df 2e       	mov	r13, r31
     406:	f0 2d       	mov	r31, r0
     408:	c6 0e       	add	r12, r22
     40a:	d7 1e       	adc	r13, r23
     40c:	c1 14       	cp	r12, r1
     40e:	d1 04       	cpc	r13, r1
     410:	39 f1       	breq	.+78     	; 0x460 <CtrlUartProtocoleValidAscii+0x80>
     412:	01 e0       	ldi	r16, 0x01	; 1
     414:	10 e0       	ldi	r17, 0x00	; 0
     416:	ff 24       	eor	r15, r15
     418:	f3 94       	inc	r15
	{
		if (
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
     41a:	0a 0d       	add	r16, r10
     41c:	1b 1d       	adc	r17, r11
     41e:	f8 01       	movw	r30, r16
     420:	80 81       	ld	r24, Z
     422:	be 01       	movw	r22, r28
     424:	6f 5f       	subi	r22, 0xFF	; 255
     426:	7f 4f       	sbci	r23, 0xFF	; 255
     428:	0e 94 f2 12 	call	0x25e4	; 0x25e4 <TlsStringConvertAsciiToByte>
	Boolean o_success = TRUE;
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
	{
		if (
     42c:	88 23       	and	r24, r24
     42e:	41 f4       	brne	.+16     	; 0x440 <CtrlUartProtocoleValidAscii+0x60>
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
			( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) )
     430:	f8 01       	movw	r30, r16
     432:	80 81       	ld	r24, Z
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
	{
		if (
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
     434:	8a 32       	cpi	r24, 0x2A	; 42
     436:	61 f0       	breq	.+24     	; 0x450 <CtrlUartProtocoleValidAscii+0x70>
			( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) )
     438:	83 32       	cpi	r24, 0x23	; 35
     43a:	51 f0       	breq	.+20     	; 0x450 <CtrlUartProtocoleValidAscii+0x70>
				trame[ loop ] = caract_temp ;				
			}
		}
		else
		{
			return FALSE ;	
     43c:	80 e0       	ldi	r24, 0x00	; 0
     43e:	11 c0       	rjmp	.+34     	; 0x462 <CtrlUartProtocoleValidAscii+0x82>
		if (
			( TlsStringConvertAsciiToByte( trame[ loop ], &caract_temp ) ) || 
			( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) )
		   )
		{
			if( !( ( trame[ loop ] == '*' ) || ( trame[ loop ] == '#' ) ) )
     440:	f8 01       	movw	r30, r16
     442:	80 81       	ld	r24, Z
     444:	8a 32       	cpi	r24, 0x2A	; 42
     446:	21 f0       	breq	.+8      	; 0x450 <CtrlUartProtocoleValidAscii+0x70>
     448:	83 32       	cpi	r24, 0x23	; 35
     44a:	11 f0       	breq	.+4      	; 0x450 <CtrlUartProtocoleValidAscii+0x70>
			{
				trame[ loop ] = caract_temp ;				
     44c:	89 81       	ldd	r24, Y+1	; 0x01
     44e:	80 83       	st	Z, r24
Boolean CtrlUartProtocoleValidAscii( Char *trame , Int8U payload_size )
{
	Boolean o_success = TRUE;
	Char caract_temp;
	//on boucle sur la trame
	for( Int8U loop = 1U; loop <= payload_size - 2U; loop++ )
     450:	f3 94       	inc	r15
     452:	0f 2d       	mov	r16, r15
     454:	10 e0       	ldi	r17, 0x00	; 0
     456:	c0 16       	cp	r12, r16
     458:	d1 06       	cpc	r13, r17
     45a:	f8 f6       	brcc	.-66     	; 0x41a <CtrlUartProtocoleValidAscii+0x3a>
		else
		{
			return FALSE ;	
		}
	}
	return o_success;
     45c:	81 e0       	ldi	r24, 0x01	; 1
     45e:	01 c0       	rjmp	.+2      	; 0x462 <CtrlUartProtocoleValidAscii+0x82>
     460:	81 e0       	ldi	r24, 0x01	; 1
}
     462:	0f 90       	pop	r0
     464:	df 91       	pop	r29
     466:	cf 91       	pop	r28
     468:	1f 91       	pop	r17
     46a:	0f 91       	pop	r16
     46c:	ff 90       	pop	r15
     46e:	df 90       	pop	r13
     470:	cf 90       	pop	r12
     472:	bf 90       	pop	r11
     474:	af 90       	pop	r10
     476:	08 95       	ret

00000478 <CtrlUltraSon>:

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//init
void CtrlUltraSon( void ) 
{
	DrvI2CUltraSon();
     478:	0e 94 3d 03 	call	0x67a	; 0x67a <DrvI2CUltraSon>
	send_pulse = FALSE;
     47c:	10 92 12 01 	sts	0x0112, r1
	us_mesure = 0;
     480:	10 92 11 01 	sts	0x0111, r1
     484:	10 92 10 01 	sts	0x0110, r1
}
     488:	08 95       	ret

0000048a <CtrlUltraSonReadMesure>:

//retourne la mesure 
Int16U CtrlUltraSonReadMesure( void ) 
{
	return us_mesure;
}
     48a:	80 91 10 01 	lds	r24, 0x0110
     48e:	90 91 11 01 	lds	r25, 0x0111
     492:	08 95       	ret

00000494 <CtrlUltraSendUartProximity>:
}	


//permet d'envoyer sur l'uart un objet proche
void CtrlUltraSendUartProximity( void ) 
{
     494:	cf 93       	push	r28
     496:	df 93       	push	r29
     498:	cd b7       	in	r28, 0x3d	; 61
     49a:	de b7       	in	r29, 0x3e	; 62
     49c:	27 97       	sbiw	r28, 0x07	; 7
     49e:	0f b6       	in	r0, 0x3f	; 63
     4a0:	f8 94       	cli
     4a2:	de bf       	out	0x3e, r29	; 62
     4a4:	0f be       	out	0x3f, r0	; 63
     4a6:	cd bf       	out	0x3d, r28	; 61
	Char buffer[7U];
	
	buffer[0U] = '*';
     4a8:	8a e2       	ldi	r24, 0x2A	; 42
     4aa:	89 83       	std	Y+1, r24	; 0x01
	buffer[1U] = E_PROTOCOLE_HEAD;
     4ac:	1a 82       	std	Y+2, r1	; 0x02
	buffer[2U] = E_PROTOCOLE_WHO_US;
     4ae:	1b 82       	std	Y+3, r1	; 0x03
	buffer[3U] = us_mesure >> 8U;
     4b0:	80 91 10 01 	lds	r24, 0x0110
     4b4:	90 91 11 01 	lds	r25, 0x0111
     4b8:	9c 83       	std	Y+4, r25	; 0x04
	buffer[4U] = us_mesure;
     4ba:	8d 83       	std	Y+5, r24	; 0x05
	buffer[5U] = '#';
     4bc:	83 e2       	ldi	r24, 0x23	; 35
     4be:	8e 83       	std	Y+6, r24	; 0x06
	buffer[6U] = '#';
     4c0:	8f 83       	std	Y+7, r24	; 0x07
	DrvUartDirectSendBytes(CONF_UART_0_INDEX,(Int8U*)buffer,7U);
     4c2:	80 e0       	ldi	r24, 0x00	; 0
     4c4:	be 01       	movw	r22, r28
     4c6:	6f 5f       	subi	r22, 0xFF	; 255
     4c8:	7f 4f       	sbci	r23, 0xFF	; 255
     4ca:	47 e0       	ldi	r20, 0x07	; 7
     4cc:	0e 94 bf 09 	call	0x137e	; 0x137e <DrvUartDirectSendBytes>
     4d0:	27 96       	adiw	r28, 0x07	; 7
     4d2:	0f b6       	in	r0, 0x3f	; 63
     4d4:	f8 94       	cli
     4d6:	de bf       	out	0x3e, r29	; 62
     4d8:	0f be       	out	0x3f, r0	; 63
     4da:	cd bf       	out	0x3d, r28	; 61
     4dc:	df 91       	pop	r29
     4de:	cf 91       	pop	r28
     4e0:	08 95       	ret

000004e2 <CtrlUltraSonDispatcher>:
	us_mesure = 0;
}

//dispatcher
void CtrlUltraSonDispatcher( Event_t event ) 
{
     4e2:	af 92       	push	r10
     4e4:	bf 92       	push	r11
     4e6:	cf 92       	push	r12
     4e8:	df 92       	push	r13
     4ea:	ef 92       	push	r14
     4ec:	ff 92       	push	r15
     4ee:	0f 93       	push	r16
     4f0:	1f 93       	push	r17
     4f2:	cf 93       	push	r28
     4f4:	df 93       	push	r29
     4f6:	cd b7       	in	r28, 0x3d	; 61
     4f8:	de b7       	in	r29, 0x3e	; 62
     4fa:	a0 97       	sbiw	r28, 0x20	; 32
     4fc:	0f b6       	in	r0, 0x3f	; 63
     4fe:	f8 94       	cli
     500:	de bf       	out	0x3e, r29	; 62
     502:	0f be       	out	0x3f, r0	; 63
     504:	cd bf       	out	0x3d, r28	; 61
	if ( DrvEventTestEvent(event, CONF_EVENT_TIMER_100MS ))
     506:	61 e0       	ldi	r22, 0x01	; 1
     508:	0e 94 25 03 	call	0x64a	; 0x64a <DrvEventTestEvent>
     50c:	88 23       	and	r24, r24
     50e:	09 f4       	brne	.+2      	; 0x512 <CtrlUltraSonDispatcher+0x30>
     510:	5f c0       	rjmp	.+190    	; 0x5d0 <CtrlUltraSonDispatcher+0xee>
	{
		if ( send_pulse == FALSE )
     512:	80 91 12 01 	lds	r24, 0x0112
     516:	88 23       	and	r24, r24
     518:	49 f4       	brne	.+18     	; 0x52c <CtrlUltraSonDispatcher+0x4a>
}

//permet d'envoyé un pulse 
static void CtrlUltraSonSendPulse( void ) 
{
	DrvI2CUltraSonTransmit(SRF08_SLAVE_ADDRESS, 0x00, 0x51);
     51a:	80 ee       	ldi	r24, 0xE0	; 224
     51c:	60 e0       	ldi	r22, 0x00	; 0
     51e:	41 e5       	ldi	r20, 0x51	; 81
     520:	0e 94 3e 03 	call	0x67c	; 0x67c <DrvI2CUltraSonTransmit>
	if ( DrvEventTestEvent(event, CONF_EVENT_TIMER_100MS ))
	{
		if ( send_pulse == FALSE )
		{
			CtrlUltraSonSendPulse();
			send_pulse = TRUE;
     524:	81 e0       	ldi	r24, 0x01	; 1
     526:	80 93 12 01 	sts	0x0112, r24
     52a:	52 c0       	rjmp	.+164    	; 0x5d0 <CtrlUltraSonDispatcher+0xee>
     52c:	6e 01       	movw	r12, r28
     52e:	08 94       	sec
     530:	c1 1c       	adc	r12, r1
     532:	d1 1c       	adc	r13, r1
//dispatcher
void CtrlUltraSonDispatcher( Event_t event ) 
{
	if ( DrvEventTestEvent(event, CONF_EVENT_TIMER_100MS ))
	{
		if ( send_pulse == FALSE )
     534:	ee 24       	eor	r14, r14
     536:	ff 24       	eor	r15, r15
     538:	e3 94       	inc	r14
     53a:	13 e0       	ldi	r17, 0x03	; 3
	send_pulse = FALSE;
	us_mesure = 0;
}

//dispatcher
void CtrlUltraSonDispatcher( Event_t event ) 
     53c:	6e 2d       	mov	r22, r14
     53e:	66 0f       	add	r22, r22
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     540:	80 ee       	ldi	r24, 0xE0	; 224
     542:	0e 94 bd 03 	call	0x77a	; 0x77a <DrvI2CUltraSonRead>
     546:	08 2f       	mov	r16, r24
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     548:	80 ee       	ldi	r24, 0xE0	; 224
     54a:	61 2f       	mov	r22, r17
     54c:	0e 94 bd 03 	call	0x77a	; 0x77a <DrvI2CUltraSonRead>
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
	{
		//on prend la vaeur de l'echo
		us_mesure_tab_echo[ loop_echo ] = DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2)  + 2) << 8;
     550:	b0 2e       	mov	r11, r16
     552:	aa 24       	eor	r10, r10
		us_mesure_tab_echo[ loop_echo ] |= DrvI2CUltraSonRead(SRF08_SLAVE_ADDRESS,(loop_echo *2) + 3);
     554:	90 e0       	ldi	r25, 0x00	; 0
     556:	8a 29       	or	r24, r10
     558:	9b 29       	or	r25, r11
		//on la div par le nb d'Alle Retour
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
     55a:	b7 01       	movw	r22, r14
     55c:	0e 94 2d 13 	call	0x265a	; 0x265a <__udivmodhi4>
     560:	f6 01       	movw	r30, r12
     562:	61 93       	st	Z+, r22
     564:	71 93       	st	Z+, r23
     566:	6f 01       	movw	r12, r30
		us_mesure += us_mesure_tab_echo[ loop_echo ];
     568:	80 91 10 01 	lds	r24, 0x0110
     56c:	90 91 11 01 	lds	r25, 0x0111
     570:	68 0f       	add	r22, r24
     572:	79 1f       	adc	r23, r25
     574:	70 93 11 01 	sts	0x0111, r23
     578:	60 93 10 01 	sts	0x0110, r22
     57c:	1e 5f       	subi	r17, 0xFE	; 254
     57e:	08 94       	sec
     580:	e1 1c       	adc	r14, r1
     582:	f1 1c       	adc	r15, r1
//permet de lire la valeur mesuré en cm par le dernier pulse envoyé
static void CtrlUltraSonReadSensorMesure( void ) 
{
	Int16U us_mesure_tab_echo[16U];
	//calcul de distance
	for( Int8U loop_echo = 0 ; loop_echo < 16U ; loop_echo++)
     584:	13 32       	cpi	r17, 0x23	; 35
     586:	d1 f6       	brne	.-76     	; 0x53c <CtrlUltraSonDispatcher+0x5a>
		us_mesure_tab_echo[ loop_echo ] /= (loop_echo + 1);
		us_mesure += us_mesure_tab_echo[ loop_echo ];
	}
	
	//on fait la moyenne
	us_mesure /= 16U;		
     588:	72 95       	swap	r23
     58a:	62 95       	swap	r22
     58c:	6f 70       	andi	r22, 0x0F	; 15
     58e:	67 27       	eor	r22, r23
     590:	7f 70       	andi	r23, 0x0F	; 15
     592:	67 27       	eor	r22, r23
     594:	70 93 11 01 	sts	0x0111, r23
     598:	60 93 10 01 	sts	0x0110, r22
	
	if (us_mesure_tab_echo[0] < SECURITY_PERIMETER)
     59c:	89 81       	ldd	r24, Y+1	; 0x01
     59e:	9a 81       	ldd	r25, Y+2	; 0x02
     5a0:	8e 31       	cpi	r24, 0x1E	; 30
     5a2:	91 05       	cpc	r25, r1
     5a4:	88 f4       	brcc	.+34     	; 0x5c8 <CtrlUltraSonDispatcher+0xe6>
	{
		us_mesure = us_mesure_tab_echo[0];
		//si inf à 5cm on laisse 5 cm
		if(us_mesure_tab_echo[0] < 5 )
     5a6:	85 30       	cpi	r24, 0x05	; 5
     5a8:	91 05       	cpc	r25, r1
     5aa:	20 f4       	brcc	.+8      	; 0x5b4 <CtrlUltraSonDispatcher+0xd2>
		{
			us_mesure_tab_echo[0] = 5;
     5ac:	85 e0       	ldi	r24, 0x05	; 5
     5ae:	90 e0       	ldi	r25, 0x00	; 0
     5b0:	9a 83       	std	Y+2, r25	; 0x02
     5b2:	89 83       	std	Y+1, r24	; 0x01
		}
		us_mesure = us_mesure_tab_echo[0];
     5b4:	89 81       	ldd	r24, Y+1	; 0x01
     5b6:	9a 81       	ldd	r25, Y+2	; 0x02
     5b8:	90 93 11 01 	sts	0x0111, r25
     5bc:	80 93 10 01 	sts	0x0110, r24
		
		
		DrvEventAddEvent( CONF_EVENT_US_ALARM_PROX );
     5c0:	88 e0       	ldi	r24, 0x08	; 8
     5c2:	90 e0       	ldi	r25, 0x00	; 0
     5c4:	0e 94 2e 03 	call	0x65c	; 0x65c <DrvEventAddEvent>
	}	
	CtrlUltraSendUartProximity() ;
     5c8:	0e 94 4a 02 	call	0x494	; 0x494 <CtrlUltraSendUartProximity>
			send_pulse = TRUE;
		}
		else
		{	
			CtrlUltraSonReadSensorMesure();	
			send_pulse = FALSE;
     5cc:	10 92 12 01 	sts	0x0112, r1
		}		
	}	
}
     5d0:	a0 96       	adiw	r28, 0x20	; 32
     5d2:	0f b6       	in	r0, 0x3f	; 63
     5d4:	f8 94       	cli
     5d6:	de bf       	out	0x3e, r29	; 62
     5d8:	0f be       	out	0x3f, r0	; 63
     5da:	cd bf       	out	0x3d, r28	; 61
     5dc:	df 91       	pop	r29
     5de:	cf 91       	pop	r28
     5e0:	1f 91       	pop	r17
     5e2:	0f 91       	pop	r16
     5e4:	ff 90       	pop	r15
     5e6:	ef 90       	pop	r14
     5e8:	df 90       	pop	r13
     5ea:	cf 90       	pop	r12
     5ec:	bf 90       	pop	r11
     5ee:	af 90       	pop	r10
     5f0:	08 95       	ret

000005f2 <DrvAdc>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Adc 
void DrvAdc( void )
{		
	//on fixe la ref
	micAdcSetReferenceSelectionBits(E_ADC_REF_AVCC_WITH_CAPA_AREF);
     5f2:	80 e4       	ldi	r24, 0x40	; 64
     5f4:	90 e0       	ldi	r25, 0x00	; 0
     5f6:	0e 94 9d 0a 	call	0x153a	; 0x153a <micAdcSetReferenceSelectionBits>
	//on active l'adc
	micAdcSetAdcEnable();
     5fa:	0e 94 c7 0a 	call	0x158e	; 0x158e <micAdcSetAdcEnable>
}
     5fe:	08 95       	ret

00000600 <DrvAdcReadChannel>:

//fait une convertion immediate sur un canal de l'adc
Int16U DrvAdcReadChannel( EAdcChannelSelection channel ) 
{
	Int16U o_adc_value = 0xffff;
	micAdcSetAnalogChannelandGainSelectionBits( channel );
     600:	0e 94 b8 0a 	call	0x1570	; 0x1570 <micAdcSetAnalogChannelandGainSelectionBits>
	micAdcSetStartConversion();	
     604:	0e 94 d5 0a 	call	0x15aa	; 0x15aa <micAdcSetStartConversion>
	while(_SFR_BYTE(ADCSRA) & _BV(ADSC) ) ;
     608:	ea e7       	ldi	r30, 0x7A	; 122
     60a:	f0 e0       	ldi	r31, 0x00	; 0
     60c:	80 81       	ld	r24, Z
     60e:	86 fd       	sbrc	r24, 6
     610:	fd cf       	rjmp	.-6      	; 0x60c <DrvAdcReadChannel+0xc>
	o_adc_value = micAdcReadData16();
     612:	0e 94 1c 0b 	call	0x1638	; 0x1638 <micAdcReadData16>
	return o_adc_value;	
}
     616:	08 95       	ret

00000618 <DrvEvent>:
  
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Event 
void DrvEvent( void )
{
	event_flags = 0;
     618:	10 92 14 01 	sts	0x0114, r1
     61c:	10 92 13 01 	sts	0x0113, r1
}
     620:	08 95       	ret

00000622 <DrvEventKillEvent>:
////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////

//
void DrvEventKillEvent(Event_t in_event) 
{
	ATOMIC(
     622:	f8 94       	cli
     624:	20 91 13 01 	lds	r18, 0x0113
     628:	30 91 14 01 	lds	r19, 0x0114
     62c:	80 95       	com	r24
     62e:	90 95       	com	r25
     630:	82 23       	and	r24, r18
     632:	93 23       	and	r25, r19
     634:	90 93 14 01 	sts	0x0114, r25
     638:	80 93 13 01 	sts	0x0113, r24
     63c:	78 94       	sei
		event_flags = ~(in_event | ~event_flags);
	)
}
     63e:	08 95       	ret

00000640 <DrvEventGetEvent>:

//
Event_t DrvEventGetEvent(void)
{
  return event_flags;
}
     640:	80 91 13 01 	lds	r24, 0x0113
     644:	90 91 14 01 	lds	r25, 0x0114
     648:	08 95       	ret

0000064a <DrvEventTestEvent>:

//
Boolean DrvEventTestEvent(Event_t in_event,Int8U conf_event ) 
{
	if (( in_event & conf_event) > 0 )
     64a:	70 e0       	ldi	r23, 0x00	; 0
     64c:	68 23       	and	r22, r24
     64e:	79 23       	and	r23, r25
	{
		return TRUE;
     650:	81 e0       	ldi	r24, 0x01	; 1
     652:	61 15       	cp	r22, r1
     654:	71 05       	cpc	r23, r1
     656:	09 f4       	brne	.+2      	; 0x65a <DrvEventTestEvent+0x10>
     658:	80 e0       	ldi	r24, 0x00	; 0
	}
	else
	{
		return FALSE;
	}
}
     65a:	08 95       	ret

0000065c <DrvEventAddEvent>:

//
Boolean DrvEventAddEvent(Event_t event)
{
     65c:	9c 01       	movw	r18, r24
	Boolean o_success = FALSE;
	ATOMIC(
     65e:	f8 94       	cli
     660:	80 91 13 01 	lds	r24, 0x0113
     664:	90 91 14 01 	lds	r25, 0x0114
     668:	82 2b       	or	r24, r18
     66a:	93 2b       	or	r25, r19
     66c:	90 93 14 01 	sts	0x0114, r25
     670:	80 93 13 01 	sts	0x0113, r24
     674:	78 94       	sei
		event_flags |= event ;
		o_success = TRUE;
	)
	
	return o_success;
}
     676:	81 e0       	ldi	r24, 0x01	; 1
     678:	08 95       	ret

0000067a <DrvI2CUltraSon>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv I2C 
void DrvI2CUltraSon( void )
{

}
     67a:	08 95       	ret

0000067c <DrvI2CUltraSonTransmit>:

//on envoie un octet sur le registre
void DrvI2CUltraSonTransmit(Int8U address, Int8U reg, Int8U data)
{
     67c:	74 2f       	mov	r23, r20
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
     67e:	94 ea       	ldi	r25, 0xA4	; 164
     680:	90 93 bc 00 	sts	0x00BC, r25
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     684:	ec eb       	ldi	r30, 0xBC	; 188
     686:	f0 e0       	ldi	r31, 0x00	; 0
     688:	14 c0       	rjmp	.+40     	; 0x6b2 <DrvI2CUltraSonTransmit+0x36>
	{
		if(timeout_ic++ > 1000)
     68a:	20 91 15 01 	lds	r18, 0x0115
     68e:	30 91 16 01 	lds	r19, 0x0116
     692:	a9 01       	movw	r20, r18
     694:	4f 5f       	subi	r20, 0xFF	; 255
     696:	5f 4f       	sbci	r21, 0xFF	; 255
     698:	50 93 16 01 	sts	0x0116, r21
     69c:	40 93 15 01 	sts	0x0115, r20
     6a0:	93 e0       	ldi	r25, 0x03	; 3
     6a2:	29 3e       	cpi	r18, 0xE9	; 233
     6a4:	39 07       	cpc	r19, r25
     6a6:	28 f0       	brcs	.+10     	; 0x6b2 <DrvI2CUltraSonTransmit+0x36>
		{
			timeout_ic = 0;
     6a8:	10 92 16 01 	sts	0x0116, r1
     6ac:	10 92 15 01 	sts	0x0115, r1
			break;
     6b0:	03 c0       	rjmp	.+6      	; 0x6b8 <DrvI2CUltraSonTransmit+0x3c>

//on envoie un octet sur le registre
void DrvI2CUltraSonTransmit(Int8U address, Int8U reg, Int8U data)
{
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     6b2:	90 81       	ld	r25, Z
     6b4:	99 23       	and	r25, r25
     6b6:	4c f7       	brge	.-46     	; 0x68a <DrvI2CUltraSonTransmit+0xe>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = address;                                               // load address of i2c device
     6b8:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = 0x84;                                                  // transmit
     6bc:	84 e8       	ldi	r24, 0x84	; 132
     6be:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     6c2:	ec eb       	ldi	r30, 0xBC	; 188
     6c4:	f0 e0       	ldi	r31, 0x00	; 0
     6c6:	14 c0       	rjmp	.+40     	; 0x6f0 <DrvI2CUltraSonTransmit+0x74>
	{
		if(timeout_ic++ > 1000)
     6c8:	80 91 15 01 	lds	r24, 0x0115
     6cc:	90 91 16 01 	lds	r25, 0x0116
     6d0:	9c 01       	movw	r18, r24
     6d2:	2f 5f       	subi	r18, 0xFF	; 255
     6d4:	3f 4f       	sbci	r19, 0xFF	; 255
     6d6:	30 93 16 01 	sts	0x0116, r19
     6da:	20 93 15 01 	sts	0x0115, r18
     6de:	23 e0       	ldi	r18, 0x03	; 3
     6e0:	89 3e       	cpi	r24, 0xE9	; 233
     6e2:	92 07       	cpc	r25, r18
     6e4:	28 f0       	brcs	.+10     	; 0x6f0 <DrvI2CUltraSonTransmit+0x74>
		{
			timeout_ic = 0;
     6e6:	10 92 16 01 	sts	0x0116, r1
     6ea:	10 92 15 01 	sts	0x0115, r1
			break;
     6ee:	03 c0       	rjmp	.+6      	; 0x6f6 <DrvI2CUltraSonTransmit+0x7a>
			break;
		}
	}
	TWDR = address;                                               // load address of i2c device
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     6f0:	80 81       	ld	r24, Z
     6f2:	88 23       	and	r24, r24
     6f4:	4c f7       	brge	.-46     	; 0x6c8 <DrvI2CUltraSonTransmit+0x4c>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = reg;
     6f6:	60 93 bb 00 	sts	0x00BB, r22
	TWCR = 0x84;                                                  // transmit
     6fa:	84 e8       	ldi	r24, 0x84	; 132
     6fc:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     700:	ec eb       	ldi	r30, 0xBC	; 188
     702:	f0 e0       	ldi	r31, 0x00	; 0
     704:	14 c0       	rjmp	.+40     	; 0x72e <DrvI2CUltraSonTransmit+0xb2>
	{
		if(timeout_ic++ > 1000)
     706:	80 91 15 01 	lds	r24, 0x0115
     70a:	90 91 16 01 	lds	r25, 0x0116
     70e:	9c 01       	movw	r18, r24
     710:	2f 5f       	subi	r18, 0xFF	; 255
     712:	3f 4f       	sbci	r19, 0xFF	; 255
     714:	30 93 16 01 	sts	0x0116, r19
     718:	20 93 15 01 	sts	0x0115, r18
     71c:	23 e0       	ldi	r18, 0x03	; 3
     71e:	89 3e       	cpi	r24, 0xE9	; 233
     720:	92 07       	cpc	r25, r18
     722:	28 f0       	brcs	.+10     	; 0x72e <DrvI2CUltraSonTransmit+0xb2>
		{
			timeout_ic = 0;
     724:	10 92 16 01 	sts	0x0116, r1
     728:	10 92 15 01 	sts	0x0115, r1
			break;
     72c:	03 c0       	rjmp	.+6      	; 0x734 <DrvI2CUltraSonTransmit+0xb8>
			break;
		}
	}
	TWDR = reg;
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     72e:	80 81       	ld	r24, Z
     730:	88 23       	and	r24, r24
     732:	4c f7       	brge	.-46     	; 0x706 <DrvI2CUltraSonTransmit+0x8a>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = data;
     734:	70 93 bb 00 	sts	0x00BB, r23
	TWCR = 0x84;                                                  // transmit
     738:	84 e8       	ldi	r24, 0x84	; 132
     73a:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     73e:	ec eb       	ldi	r30, 0xBC	; 188
     740:	f0 e0       	ldi	r31, 0x00	; 0
     742:	14 c0       	rjmp	.+40     	; 0x76c <DrvI2CUltraSonTransmit+0xf0>
	{
		if(timeout_ic++ > 1000)
     744:	80 91 15 01 	lds	r24, 0x0115
     748:	90 91 16 01 	lds	r25, 0x0116
     74c:	9c 01       	movw	r18, r24
     74e:	2f 5f       	subi	r18, 0xFF	; 255
     750:	3f 4f       	sbci	r19, 0xFF	; 255
     752:	30 93 16 01 	sts	0x0116, r19
     756:	20 93 15 01 	sts	0x0115, r18
     75a:	23 e0       	ldi	r18, 0x03	; 3
     75c:	89 3e       	cpi	r24, 0xE9	; 233
     75e:	92 07       	cpc	r25, r18
     760:	28 f0       	brcs	.+10     	; 0x76c <DrvI2CUltraSonTransmit+0xf0>
		{
			timeout_ic = 0;
     762:	10 92 16 01 	sts	0x0116, r1
     766:	10 92 15 01 	sts	0x0115, r1
			break;
     76a:	03 c0       	rjmp	.+6      	; 0x772 <DrvI2CUltraSonTransmit+0xf6>
			break;
		}
	}
	TWDR = data;
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     76c:	80 81       	ld	r24, Z
     76e:	88 23       	and	r24, r24
     770:	4c f7       	brge	.-46     	; 0x744 <DrvI2CUltraSonTransmit+0xc8>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWCR = 0x94;                                                  // stop bit
     772:	84 e9       	ldi	r24, 0x94	; 148
     774:	80 93 bc 00 	sts	0x00BC, r24
}
     778:	08 95       	ret

0000077a <DrvI2CUltraSonRead>:

//on recois un octet
Int8U DrvI2CUltraSonRead(Int8U address, Int8U reg)
{
     77a:	48 2f       	mov	r20, r24
	timeout_ic=0;
     77c:	10 92 16 01 	sts	0x0116, r1
     780:	10 92 15 01 	sts	0x0115, r1
	Int8U read_data = 0;
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
     784:	84 ea       	ldi	r24, 0xA4	; 164
     786:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     78a:	ec eb       	ldi	r30, 0xBC	; 188
     78c:	f0 e0       	ldi	r31, 0x00	; 0
     78e:	14 c0       	rjmp	.+40     	; 0x7b8 <DrvI2CUltraSonRead+0x3e>
	{
		if(timeout_ic++ > 1000)
     790:	80 91 15 01 	lds	r24, 0x0115
     794:	90 91 16 01 	lds	r25, 0x0116
     798:	9c 01       	movw	r18, r24
     79a:	2f 5f       	subi	r18, 0xFF	; 255
     79c:	3f 4f       	sbci	r19, 0xFF	; 255
     79e:	30 93 16 01 	sts	0x0116, r19
     7a2:	20 93 15 01 	sts	0x0115, r18
     7a6:	23 e0       	ldi	r18, 0x03	; 3
     7a8:	89 3e       	cpi	r24, 0xE9	; 233
     7aa:	92 07       	cpc	r25, r18
     7ac:	28 f0       	brcs	.+10     	; 0x7b8 <DrvI2CUltraSonRead+0x3e>
		{
			timeout_ic = 0;
     7ae:	10 92 16 01 	sts	0x0116, r1
     7b2:	10 92 15 01 	sts	0x0115, r1
			break;
     7b6:	03 c0       	rjmp	.+6      	; 0x7be <DrvI2CUltraSonRead+0x44>
Int8U DrvI2CUltraSonRead(Int8U address, Int8U reg)
{
	timeout_ic=0;
	Int8U read_data = 0;
	TWCR = 0xA4;                                                  // send a start bit on i2c bus
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     7b8:	80 81       	ld	r24, Z
     7ba:	88 23       	and	r24, r24
     7bc:	4c f7       	brge	.-46     	; 0x790 <DrvI2CUltraSonRead+0x16>
		{
			timeout_ic = 0;
			break;
		}
	}                                         
	TWDR = address;                                               // load address of i2c device
     7be:	40 93 bb 00 	sts	0x00BB, r20
	TWCR = 0x84;                                                  // transmit 
     7c2:	84 e8       	ldi	r24, 0x84	; 132
     7c4:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     7c8:	ec eb       	ldi	r30, 0xBC	; 188
     7ca:	f0 e0       	ldi	r31, 0x00	; 0
     7cc:	14 c0       	rjmp	.+40     	; 0x7f6 <DrvI2CUltraSonRead+0x7c>
	{
		if(timeout_ic++ > 1000)
     7ce:	80 91 15 01 	lds	r24, 0x0115
     7d2:	90 91 16 01 	lds	r25, 0x0116
     7d6:	9c 01       	movw	r18, r24
     7d8:	2f 5f       	subi	r18, 0xFF	; 255
     7da:	3f 4f       	sbci	r19, 0xFF	; 255
     7dc:	30 93 16 01 	sts	0x0116, r19
     7e0:	20 93 15 01 	sts	0x0115, r18
     7e4:	23 e0       	ldi	r18, 0x03	; 3
     7e6:	89 3e       	cpi	r24, 0xE9	; 233
     7e8:	92 07       	cpc	r25, r18
     7ea:	28 f0       	brcs	.+10     	; 0x7f6 <DrvI2CUltraSonRead+0x7c>
		{
			timeout_ic = 0;
     7ec:	10 92 16 01 	sts	0x0116, r1
     7f0:	10 92 15 01 	sts	0x0115, r1
			break;
     7f4:	03 c0       	rjmp	.+6      	; 0x7fc <DrvI2CUltraSonRead+0x82>
			break;
		}
	}                                         
	TWDR = address;                                               // load address of i2c device
	TWCR = 0x84;                                                  // transmit 
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     7f6:	80 81       	ld	r24, Z
     7f8:	88 23       	and	r24, r24
     7fa:	4c f7       	brge	.-46     	; 0x7ce <DrvI2CUltraSonRead+0x54>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = reg;                                                   // send register number to read from
     7fc:	60 93 bb 00 	sts	0x00BB, r22
	TWCR = 0x84;                                                  // transmit
     800:	84 e8       	ldi	r24, 0x84	; 132
     802:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     806:	ec eb       	ldi	r30, 0xBC	; 188
     808:	f0 e0       	ldi	r31, 0x00	; 0
     80a:	14 c0       	rjmp	.+40     	; 0x834 <DrvI2CUltraSonRead+0xba>
	{
		if(timeout_ic++ > 1000)
     80c:	80 91 15 01 	lds	r24, 0x0115
     810:	90 91 16 01 	lds	r25, 0x0116
     814:	9c 01       	movw	r18, r24
     816:	2f 5f       	subi	r18, 0xFF	; 255
     818:	3f 4f       	sbci	r19, 0xFF	; 255
     81a:	30 93 16 01 	sts	0x0116, r19
     81e:	20 93 15 01 	sts	0x0115, r18
     822:	23 e0       	ldi	r18, 0x03	; 3
     824:	89 3e       	cpi	r24, 0xE9	; 233
     826:	92 07       	cpc	r25, r18
     828:	28 f0       	brcs	.+10     	; 0x834 <DrvI2CUltraSonRead+0xba>
		{
			timeout_ic = 0;
     82a:	10 92 16 01 	sts	0x0116, r1
     82e:	10 92 15 01 	sts	0x0115, r1
			break;
     832:	03 c0       	rjmp	.+6      	; 0x83a <DrvI2CUltraSonRead+0xc0>
			break;
		}
	}
	TWDR = reg;                                                   // send register number to read from
	TWCR = 0x84;                                                  // transmit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     834:	80 81       	ld	r24, Z
     836:	88 23       	and	r24, r24
     838:	4c f7       	brge	.-46     	; 0x80c <DrvI2CUltraSonRead+0x92>
			timeout_ic = 0;
			break;
		}
	}

	TWCR = 0xA4;                                                  // send repeated start bit
     83a:	84 ea       	ldi	r24, 0xA4	; 164
     83c:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     840:	ec eb       	ldi	r30, 0xBC	; 188
     842:	f0 e0       	ldi	r31, 0x00	; 0
     844:	14 c0       	rjmp	.+40     	; 0x86e <DrvI2CUltraSonRead+0xf4>
	{
		if(timeout_ic++ > 1000)
     846:	80 91 15 01 	lds	r24, 0x0115
     84a:	90 91 16 01 	lds	r25, 0x0116
     84e:	9c 01       	movw	r18, r24
     850:	2f 5f       	subi	r18, 0xFF	; 255
     852:	3f 4f       	sbci	r19, 0xFF	; 255
     854:	30 93 16 01 	sts	0x0116, r19
     858:	20 93 15 01 	sts	0x0115, r18
     85c:	23 e0       	ldi	r18, 0x03	; 3
     85e:	89 3e       	cpi	r24, 0xE9	; 233
     860:	92 07       	cpc	r25, r18
     862:	28 f0       	brcs	.+10     	; 0x86e <DrvI2CUltraSonRead+0xf4>
		{
			timeout_ic = 0;
     864:	10 92 16 01 	sts	0x0116, r1
     868:	10 92 15 01 	sts	0x0115, r1
			break;
     86c:	03 c0       	rjmp	.+6      	; 0x874 <DrvI2CUltraSonRead+0xfa>
			break;
		}
	}

	TWCR = 0xA4;                                                  // send repeated start bit
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     86e:	80 81       	ld	r24, Z
     870:	88 23       	and	r24, r24
     872:	4c f7       	brge	.-46     	; 0x846 <DrvI2CUltraSonRead+0xcc>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWDR = address+1;                                             // transmit address of i2c device with readbit set
     874:	4f 5f       	subi	r20, 0xFF	; 255
     876:	40 93 bb 00 	sts	0x00BB, r20
	TWCR = 0xC4;                                                  // clear transmit interupt flag
     87a:	84 ec       	ldi	r24, 0xC4	; 196
     87c:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     880:	ec eb       	ldi	r30, 0xBC	; 188
     882:	f0 e0       	ldi	r31, 0x00	; 0
     884:	14 c0       	rjmp	.+40     	; 0x8ae <DrvI2CUltraSonRead+0x134>
	{
		if(timeout_ic++ > 1000)
     886:	80 91 15 01 	lds	r24, 0x0115
     88a:	90 91 16 01 	lds	r25, 0x0116
     88e:	9c 01       	movw	r18, r24
     890:	2f 5f       	subi	r18, 0xFF	; 255
     892:	3f 4f       	sbci	r19, 0xFF	; 255
     894:	30 93 16 01 	sts	0x0116, r19
     898:	20 93 15 01 	sts	0x0115, r18
     89c:	23 e0       	ldi	r18, 0x03	; 3
     89e:	89 3e       	cpi	r24, 0xE9	; 233
     8a0:	92 07       	cpc	r25, r18
     8a2:	28 f0       	brcs	.+10     	; 0x8ae <DrvI2CUltraSonRead+0x134>
		{
			timeout_ic = 0;
     8a4:	10 92 16 01 	sts	0x0116, r1
     8a8:	10 92 15 01 	sts	0x0115, r1
			break;
     8ac:	03 c0       	rjmp	.+6      	; 0x8b4 <DrvI2CUltraSonRead+0x13a>
			break;
		}
	}
	TWDR = address+1;                                             // transmit address of i2c device with readbit set
	TWCR = 0xC4;                                                  // clear transmit interupt flag
	while(!(TWCR & 0x80))										  // wait for confirmation of transmit 
     8ae:	80 81       	ld	r24, Z
     8b0:	88 23       	and	r24, r24
     8b2:	4c f7       	brge	.-46     	; 0x886 <DrvI2CUltraSonRead+0x10c>
		{
			timeout_ic = 0;
			break;
		}
	}
	TWCR = 0x84;                                                  // transmit, nack (last byte request)
     8b4:	84 e8       	ldi	r24, 0x84	; 132
     8b6:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & 0x80))
     8ba:	ec eb       	ldi	r30, 0xBC	; 188
     8bc:	f0 e0       	ldi	r31, 0x00	; 0
     8be:	0f c0       	rjmp	.+30     	; 0x8de <DrvI2CUltraSonRead+0x164>
	{
		if(timeout_ic++ > 1000)
     8c0:	80 91 15 01 	lds	r24, 0x0115
     8c4:	90 91 16 01 	lds	r25, 0x0116
     8c8:	9c 01       	movw	r18, r24
     8ca:	2f 5f       	subi	r18, 0xFF	; 255
     8cc:	3f 4f       	sbci	r19, 0xFF	; 255
     8ce:	30 93 16 01 	sts	0x0116, r19
     8d2:	20 93 15 01 	sts	0x0115, r18
     8d6:	23 e0       	ldi	r18, 0x03	; 3
     8d8:	89 3e       	cpi	r24, 0xE9	; 233
     8da:	92 07       	cpc	r25, r18
     8dc:	18 f4       	brcc	.+6      	; 0x8e4 <DrvI2CUltraSonRead+0x16a>
			timeout_ic = 0;
			break;
		}
	}
	TWCR = 0x84;                                                  // transmit, nack (last byte request)
	while(!(TWCR & 0x80))
     8de:	80 81       	ld	r24, Z
     8e0:	88 23       	and	r24, r24
     8e2:	74 f7       	brge	.-36     	; 0x8c0 <DrvI2CUltraSonRead+0x146>
		if(timeout_ic++ > 1000)
		{
			break;
		}
	}										  // wait for confirmation of transmit 		
	read_data = TWDR;                                             // and grab the target data
     8e4:	80 91 bb 00 	lds	r24, 0x00BB
	TWCR = 0x94;                                                  // send a stop bit on i2c bus
     8e8:	94 e9       	ldi	r25, 0x94	; 148
     8ea:	90 93 bc 00 	sts	0x00BC, r25
	return read_data;	

}
     8ee:	08 95       	ret

000008f0 <DrvInterruptClearAllInterrupts>:
  
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// On clear toutes les ITs 
void DrvInterruptClearAllInterrupts( void )
{
	cli();
     8f0:	f8 94       	cli
}	
     8f2:	08 95       	ret

000008f4 <DrvInterruptSetAllInterrupts>:

// On clear toutes les ITs 
void DrvInterruptSetAllInterrupts( void )
{
	sei();
     8f4:	78 94       	sei
}
     8f6:	08 95       	ret

000008f8 <DrvLedOn>:
}

// Allume la led
void DrvLedOn ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
     8f8:	28 2f       	mov	r18, r24
     8fa:	30 e0       	ldi	r19, 0x00	; 0
     8fc:	22 0f       	add	r18, r18
     8fe:	33 1f       	adc	r19, r19
     900:	22 0f       	add	r18, r18
     902:	33 1f       	adc	r19, r19
     904:	f9 01       	movw	r30, r18
     906:	ee 0f       	add	r30, r30
     908:	ff 1f       	adc	r31, r31
     90a:	ee 0f       	add	r30, r30
     90c:	ff 1f       	adc	r31, r31
     90e:	2e 0f       	add	r18, r30
     910:	3f 1f       	adc	r19, r31
     912:	f9 01       	movw	r30, r18
     914:	ec 5a       	subi	r30, 0xAC	; 172
     916:	fe 4f       	sbci	r31, 0xFE	; 254
     918:	22 81       	ldd	r18, Z+2	; 0x02
     91a:	33 81       	ldd	r19, Z+3	; 0x03
     91c:	21 30       	cpi	r18, 0x01	; 1
     91e:	31 05       	cpc	r19, r1
     920:	b1 f4       	brne	.+44     	; 0x94e <DrvLedOn+0x56>
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
     922:	28 2f       	mov	r18, r24
     924:	30 e0       	ldi	r19, 0x00	; 0
     926:	c9 01       	movw	r24, r18
     928:	88 0f       	add	r24, r24
     92a:	99 1f       	adc	r25, r25
     92c:	88 0f       	add	r24, r24
     92e:	99 1f       	adc	r25, r25
     930:	fc 01       	movw	r30, r24
     932:	ee 0f       	add	r30, r30
     934:	ff 1f       	adc	r31, r31
     936:	ee 0f       	add	r30, r30
     938:	ff 1f       	adc	r31, r31
     93a:	8e 0f       	add	r24, r30
     93c:	9f 1f       	adc	r25, r31
     93e:	fc 01       	movw	r30, r24
     940:	ec 5a       	subi	r30, 0xAC	; 172
     942:	fe 4f       	sbci	r31, 0xFE	; 254
     944:	80 81       	ld	r24, Z
     946:	91 81       	ldd	r25, Z+1	; 0x01
     948:	0e 94 89 0d 	call	0x1b12	; 0x1b12 <micIoPortsConfigureToHighLevel>
     94c:	08 95       	ret
	}
	else
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
     94e:	28 2f       	mov	r18, r24
     950:	30 e0       	ldi	r19, 0x00	; 0
     952:	c9 01       	movw	r24, r18
     954:	88 0f       	add	r24, r24
     956:	99 1f       	adc	r25, r25
     958:	88 0f       	add	r24, r24
     95a:	99 1f       	adc	r25, r25
     95c:	fc 01       	movw	r30, r24
     95e:	ee 0f       	add	r30, r30
     960:	ff 1f       	adc	r31, r31
     962:	ee 0f       	add	r30, r30
     964:	ff 1f       	adc	r31, r31
     966:	8e 0f       	add	r24, r30
     968:	9f 1f       	adc	r25, r31
     96a:	fc 01       	movw	r30, r24
     96c:	ec 5a       	subi	r30, 0xAC	; 172
     96e:	fe 4f       	sbci	r31, 0xFE	; 254
     970:	80 81       	ld	r24, Z
     972:	91 81       	ldd	r25, Z+1	; 0x01
     974:	0e 94 96 0d 	call	0x1b2c	; 0x1b2c <micIoPortsConfigureToLowLevel>
     978:	08 95       	ret

0000097a <DrvLedOff>:
}

// Etiends la led
void DrvLedOff ( Int8U led_name )
{
	if( MesLeds[ led_name ].active_level == IO_LEVEL_VCC )
     97a:	28 2f       	mov	r18, r24
     97c:	30 e0       	ldi	r19, 0x00	; 0
     97e:	22 0f       	add	r18, r18
     980:	33 1f       	adc	r19, r19
     982:	22 0f       	add	r18, r18
     984:	33 1f       	adc	r19, r19
     986:	f9 01       	movw	r30, r18
     988:	ee 0f       	add	r30, r30
     98a:	ff 1f       	adc	r31, r31
     98c:	ee 0f       	add	r30, r30
     98e:	ff 1f       	adc	r31, r31
     990:	2e 0f       	add	r18, r30
     992:	3f 1f       	adc	r19, r31
     994:	f9 01       	movw	r30, r18
     996:	ec 5a       	subi	r30, 0xAC	; 172
     998:	fe 4f       	sbci	r31, 0xFE	; 254
     99a:	22 81       	ldd	r18, Z+2	; 0x02
     99c:	33 81       	ldd	r19, Z+3	; 0x03
     99e:	21 30       	cpi	r18, 0x01	; 1
     9a0:	31 05       	cpc	r19, r1
     9a2:	b1 f4       	brne	.+44     	; 0x9d0 <DrvLedOff+0x56>
	{
		micIoPortsConfigureToLowLevel(MesLeds[ led_name ].pin_name);
     9a4:	28 2f       	mov	r18, r24
     9a6:	30 e0       	ldi	r19, 0x00	; 0
     9a8:	c9 01       	movw	r24, r18
     9aa:	88 0f       	add	r24, r24
     9ac:	99 1f       	adc	r25, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	99 1f       	adc	r25, r25
     9b2:	fc 01       	movw	r30, r24
     9b4:	ee 0f       	add	r30, r30
     9b6:	ff 1f       	adc	r31, r31
     9b8:	ee 0f       	add	r30, r30
     9ba:	ff 1f       	adc	r31, r31
     9bc:	8e 0f       	add	r24, r30
     9be:	9f 1f       	adc	r25, r31
     9c0:	fc 01       	movw	r30, r24
     9c2:	ec 5a       	subi	r30, 0xAC	; 172
     9c4:	fe 4f       	sbci	r31, 0xFE	; 254
     9c6:	80 81       	ld	r24, Z
     9c8:	91 81       	ldd	r25, Z+1	; 0x01
     9ca:	0e 94 96 0d 	call	0x1b2c	; 0x1b2c <micIoPortsConfigureToLowLevel>
     9ce:	08 95       	ret
	}
	else
	{
		micIoPortsConfigureToHighLevel(MesLeds[ led_name ].pin_name);
     9d0:	28 2f       	mov	r18, r24
     9d2:	30 e0       	ldi	r19, 0x00	; 0
     9d4:	c9 01       	movw	r24, r18
     9d6:	88 0f       	add	r24, r24
     9d8:	99 1f       	adc	r25, r25
     9da:	88 0f       	add	r24, r24
     9dc:	99 1f       	adc	r25, r25
     9de:	fc 01       	movw	r30, r24
     9e0:	ee 0f       	add	r30, r30
     9e2:	ff 1f       	adc	r31, r31
     9e4:	ee 0f       	add	r30, r30
     9e6:	ff 1f       	adc	r31, r31
     9e8:	8e 0f       	add	r24, r30
     9ea:	9f 1f       	adc	r25, r31
     9ec:	fc 01       	movw	r30, r24
     9ee:	ec 5a       	subi	r30, 0xAC	; 172
     9f0:	fe 4f       	sbci	r31, 0xFE	; 254
     9f2:	80 81       	ld	r24, Z
     9f4:	91 81       	ldd	r25, Z+1	; 0x01
     9f6:	0e 94 89 0d 	call	0x1b12	; 0x1b12 <micIoPortsConfigureToHighLevel>
     9fa:	08 95       	ret

000009fc <DrvLed>:
static void DrvLedFlash_ISR( void );

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv LED 
void DrvLed ( void )
{
     9fc:	af 92       	push	r10
     9fe:	bf 92       	push	r11
     a00:	cf 92       	push	r12
     a02:	df 92       	push	r13
     a04:	ff 92       	push	r15
     a06:	0f 93       	push	r16
     a08:	1f 93       	push	r17
     a0a:	cf 93       	push	r28
     a0c:	df 93       	push	r29
	//on met le timer pour la fonction flash des leds
	DrvTimerPlayTimer( CONF_TIMER_LED, 1, E_TIMER_MODE_PERIODIC, DrvLedFlash_ISR );
     a0e:	80 e0       	ldi	r24, 0x00	; 0
     a10:	61 e0       	ldi	r22, 0x01	; 1
     a12:	70 e0       	ldi	r23, 0x00	; 0
     a14:	41 e0       	ldi	r20, 0x01	; 1
     a16:	50 e0       	ldi	r21, 0x00	; 0
     a18:	2e e5       	ldi	r18, 0x5E	; 94
     a1a:	35 e0       	ldi	r19, 0x05	; 5
     a1c:	0e 94 53 07 	call	0xea6	; 0xea6 <DrvTimerPlayTimer>
     a20:	0f 2e       	mov	r0, r31
     a22:	f0 e0       	ldi	r31, 0x00	; 0
     a24:	af 2e       	mov	r10, r31
     a26:	f1 e0       	ldi	r31, 0x01	; 1
     a28:	bf 2e       	mov	r11, r31
     a2a:	f0 2d       	mov	r31, r0
     a2c:	c4 e5       	ldi	r28, 0x54	; 84
     a2e:	d1 e0       	ldi	r29, 0x01	; 1
     a30:	8e 01       	movw	r16, r28
     a32:	0d 5e       	subi	r16, 0xED	; 237
     a34:	1f 4f       	sbci	r17, 0xFF	; 255
	//on configure chaque LED
	for (Int8U loop_led = 0 ; loop_led < CONF_LED_NB ; loop_led++)
     a36:	ff 24       	eor	r15, r15
	{
		MesLeds[ loop_led ].pin_name		= led_pin_name[ loop_led ];
		MesLeds[ loop_led ].active_level	= IO_LEVEL_VCC;
     a38:	cc 24       	eor	r12, r12
     a3a:	dd 24       	eor	r13, r13
     a3c:	c3 94       	inc	r12
	//on met le timer pour la fonction flash des leds
	DrvTimerPlayTimer( CONF_TIMER_LED, 1, E_TIMER_MODE_PERIODIC, DrvLedFlash_ISR );
	//on configure chaque LED
	for (Int8U loop_led = 0 ; loop_led < CONF_LED_NB ; loop_led++)
	{
		MesLeds[ loop_led ].pin_name		= led_pin_name[ loop_led ];
     a3e:	f5 01       	movw	r30, r10
     a40:	81 91       	ld	r24, Z+
     a42:	91 91       	ld	r25, Z+
     a44:	5f 01       	movw	r10, r30
     a46:	99 83       	std	Y+1, r25	; 0x01
     a48:	88 83       	st	Y, r24
		MesLeds[ loop_led ].active_level	= IO_LEVEL_VCC;
     a4a:	db 82       	std	Y+3, r13	; 0x03
     a4c:	ca 82       	std	Y+2, r12	; 0x02
		MesLeds[ loop_led ].init_state		= STATE_LED_OFF;
     a4e:	dd 82       	std	Y+5, r13	; 0x05
     a50:	cc 82       	std	Y+4, r12	; 0x04
		MesLeds[ loop_led ].actual_state	= STATE_LED_OFF;
     a52:	df 82       	std	Y+7, r13	; 0x07
     a54:	ce 82       	std	Y+6, r12	; 0x06
//ISR de flash de la led
static void DrvLedFlash_ISR( void );

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv LED 
void DrvLed ( void )
     a56:	f8 01       	movw	r30, r16
     a58:	3b 97       	sbiw	r30, 0x0b	; 11
	{
		MesLeds[ loop_led ].pin_name		= led_pin_name[ loop_led ];
		MesLeds[ loop_led ].active_level	= IO_LEVEL_VCC;
		MesLeds[ loop_led ].init_state		= STATE_LED_OFF;
		MesLeds[ loop_led ].actual_state	= STATE_LED_OFF;
		MesLeds[ loop_led ].flash_active	= FALSE;
     a5a:	10 82       	st	Z, r1
//ISR de flash de la led
static void DrvLedFlash_ISR( void );

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv LED 
void DrvLed ( void )
     a5c:	f8 01       	movw	r30, r16
     a5e:	3a 97       	sbiw	r30, 0x0a	; 10
		MesLeds[ loop_led ].pin_name		= led_pin_name[ loop_led ];
		MesLeds[ loop_led ].active_level	= IO_LEVEL_VCC;
		MesLeds[ loop_led ].init_state		= STATE_LED_OFF;
		MesLeds[ loop_led ].actual_state	= STATE_LED_OFF;
		MesLeds[ loop_led ].flash_active	= FALSE;
		MesLeds[ loop_led ].heartbeat		= FALSE;
     a60:	10 82       	st	Z, r1
		MesLeds[ loop_led ].time_on			= 0U;
     a62:	1b 86       	std	Y+11, r1	; 0x0b
     a64:	1a 86       	std	Y+10, r1	; 0x0a
		MesLeds[ loop_led ].cpt_time_on		= 0U;
     a66:	1d 86       	std	Y+13, r1	; 0x0d
     a68:	1c 86       	std	Y+12, r1	; 0x0c
		MesLeds[ loop_led ].time_off		= 0U;
     a6a:	1f 86       	std	Y+15, r1	; 0x0f
     a6c:	1e 86       	std	Y+14, r1	; 0x0e
		MesLeds[ loop_led ].cpt_time_off	= 0U;
     a6e:	19 8a       	std	Y+17, r1	; 0x11
     a70:	18 8a       	std	Y+16, r1	; 0x10
//ISR de flash de la led
static void DrvLedFlash_ISR( void );

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv LED 
void DrvLed ( void )
     a72:	f8 01       	movw	r30, r16
     a74:	31 97       	sbiw	r30, 0x01	; 1
		MesLeds[ loop_led ].heartbeat		= FALSE;
		MesLeds[ loop_led ].time_on			= 0U;
		MesLeds[ loop_led ].cpt_time_on		= 0U;
		MesLeds[ loop_led ].time_off		= 0U;
		MesLeds[ loop_led ].cpt_time_off	= 0U;
		MesLeds[ loop_led ].nb_flash		= 0U;
     a76:	10 82       	st	Z, r1
		MesLeds[ loop_led ].cpt_nb_flash	= 0U;
     a78:	f8 01       	movw	r30, r16
     a7a:	10 82       	st	Z, r1
		
		//on configure l'IO en sortie
		micIoPortsConfigureOutput(MesLeds[ loop_led ].pin_name);
     a7c:	88 81       	ld	r24, Y
     a7e:	99 81       	ldd	r25, Y+1	; 0x01
     a80:	0e 94 06 0e 	call	0x1c0c	; 0x1c0c <micIoPortsConfigureOutput>
		//on init l'etat initial de la led
		if( MesLeds[ loop_led ].init_state == STATE_LED_ON )
     a84:	8c 81       	ldd	r24, Y+4	; 0x04
     a86:	9d 81       	ldd	r25, Y+5	; 0x05
     a88:	00 97       	sbiw	r24, 0x00	; 0
     a8a:	21 f4       	brne	.+8      	; 0xa94 <DrvLed+0x98>
		{
			DrvLedOn( loop_led );
     a8c:	8f 2d       	mov	r24, r15
     a8e:	0e 94 7c 04 	call	0x8f8	; 0x8f8 <DrvLedOn>
     a92:	03 c0       	rjmp	.+6      	; 0xa9a <DrvLed+0x9e>
		}
		else
		{
			DrvLedOff( loop_led );
     a94:	8f 2d       	mov	r24, r15
     a96:	0e 94 bd 04 	call	0x97a	; 0x97a <DrvLedOff>
void DrvLed ( void )
{
	//on met le timer pour la fonction flash des leds
	DrvTimerPlayTimer( CONF_TIMER_LED, 1, E_TIMER_MODE_PERIODIC, DrvLedFlash_ISR );
	//on configure chaque LED
	for (Int8U loop_led = 0 ; loop_led < CONF_LED_NB ; loop_led++)
     a9a:	f3 94       	inc	r15
     a9c:	64 96       	adiw	r28, 0x14	; 20
     a9e:	0c 5e       	subi	r16, 0xEC	; 236
     aa0:	1f 4f       	sbci	r17, 0xFF	; 255
     aa2:	f2 e0       	ldi	r31, 0x02	; 2
     aa4:	ff 16       	cp	r15, r31
     aa6:	59 f6       	brne	.-106    	; 0xa3e <DrvLed+0x42>
		{
			DrvLedOff( loop_led );
		}
	}
	
}
     aa8:	df 91       	pop	r29
     aaa:	cf 91       	pop	r28
     aac:	1f 91       	pop	r17
     aae:	0f 91       	pop	r16
     ab0:	ff 90       	pop	r15
     ab2:	df 90       	pop	r13
     ab4:	cf 90       	pop	r12
     ab6:	bf 90       	pop	r11
     ab8:	af 90       	pop	r10
     aba:	08 95       	ret

00000abc <DrvLedFlash_ISR>:


/////////////////////////////////////ISR PUBLIC FUNCTIONS////////////////////////////////////////
//ISR de flash de la led
static void DrvLedFlash_ISR( void )
{
     abc:	4f 92       	push	r4
     abe:	5f 92       	push	r5
     ac0:	6f 92       	push	r6
     ac2:	7f 92       	push	r7
     ac4:	8f 92       	push	r8
     ac6:	9f 92       	push	r9
     ac8:	af 92       	push	r10
     aca:	bf 92       	push	r11
     acc:	cf 92       	push	r12
     ace:	df 92       	push	r13
     ad0:	ef 92       	push	r14
     ad2:	ff 92       	push	r15
     ad4:	1f 93       	push	r17
     ad6:	cf 93       	push	r28
     ad8:	df 93       	push	r29
	for (Int8U loop_index = 0U ; loop_index < CONF_LED_NB ; loop_index++ )
     ada:	cc e5       	ldi	r28, 0x5C	; 92
     adc:	d1 e0       	ldi	r29, 0x01	; 1
     ade:	0f 2e       	mov	r0, r31
     ae0:	fa e0       	ldi	r31, 0x0A	; 10
     ae2:	af 2e       	mov	r10, r31
     ae4:	bb 24       	eor	r11, r11
     ae6:	f0 2d       	mov	r31, r0
     ae8:	ac 0e       	add	r10, r28
     aea:	bd 1e       	adc	r11, r29
     aec:	0f 2e       	mov	r0, r31
     aee:	fb e0       	ldi	r31, 0x0B	; 11
     af0:	cf 2e       	mov	r12, r31
     af2:	dd 24       	eor	r13, r13
     af4:	f0 2d       	mov	r31, r0
     af6:	cc 0e       	add	r12, r28
     af8:	dd 1e       	adc	r13, r29
     afa:	0f 2e       	mov	r0, r31
     afc:	fe ef       	ldi	r31, 0xFE	; 254
     afe:	ef 2e       	mov	r14, r31
     b00:	ff ef       	ldi	r31, 0xFF	; 255
     b02:	ff 2e       	mov	r15, r31
     b04:	f0 2d       	mov	r31, r0
     b06:	ec 0e       	add	r14, r28
     b08:	fd 1e       	adc	r15, r29
     b0a:	10 e0       	ldi	r17, 0x00	; 0
					MesLeds[ loop_index ].cpt_time_on++;
					if( MesLeds[ loop_index ].cpt_time_on == MesLeds[ loop_index ].time_on )
					{
						//fin de period de ON on met a OFF	
						DrvLedOff( loop_index );
						MesLeds[ loop_index ].actual_state = STATE_LED_OFF;
     b0c:	88 24       	eor	r8, r8
     b0e:	99 24       	eor	r9, r9
     b10:	83 94       	inc	r8
//ISR de flash de la led
static void DrvLedFlash_ISR( void )
{
	for (Int8U loop_index = 0U ; loop_index < CONF_LED_NB ; loop_index++ )
	{
		if( MesLeds[ loop_index ].flash_active == TRUE )
     b12:	88 81       	ld	r24, Y
     b14:	81 30       	cpi	r24, 0x01	; 1
     b16:	09 f0       	breq	.+2      	; 0xb1a <DrvLedFlash_ISR+0x5e>
     b18:	53 c0       	rjmp	.+166    	; 0xbc0 <DrvLedFlash_ISR+0x104>
		{
			if(MesLeds[ loop_index ].cpt_nb_flash < MesLeds[ loop_index ].nb_flash)
     b1a:	d6 01       	movw	r26, r12
     b1c:	9c 91       	ld	r25, X
     b1e:	d5 01       	movw	r26, r10
     b20:	8c 91       	ld	r24, X
     b22:	98 17       	cp	r25, r24
     b24:	b8 f5       	brcc	.+110    	; 0xb94 <DrvLedFlash_ISR+0xd8>
			{
				//paire on allume
				if( MesLeds[ loop_index ].actual_state == STATE_LED_OFF )
     b26:	f7 01       	movw	r30, r14
     b28:	80 81       	ld	r24, Z
     b2a:	91 81       	ldd	r25, Z+1	; 0x01
     b2c:	81 30       	cpi	r24, 0x01	; 1
     b2e:	91 05       	cpc	r25, r1
     b30:	b1 f4       	brne	.+44     	; 0xb5e <DrvLedFlash_ISR+0xa2>
				{
					MesLeds[ loop_index ].cpt_time_off++;
     b32:	82 85       	ldd	r24, Z+10	; 0x0a
     b34:	93 85       	ldd	r25, Z+11	; 0x0b
     b36:	01 96       	adiw	r24, 0x01	; 1
     b38:	93 87       	std	Z+11, r25	; 0x0b
     b3a:	82 87       	std	Z+10, r24	; 0x0a
					if( MesLeds[ loop_index ].cpt_time_off == MesLeds[ loop_index ].time_off )
     b3c:	20 85       	ldd	r18, Z+8	; 0x08
     b3e:	31 85       	ldd	r19, Z+9	; 0x09
     b40:	82 17       	cp	r24, r18
     b42:	93 07       	cpc	r25, r19
     b44:	e9 f5       	brne	.+122    	; 0xbc0 <DrvLedFlash_ISR+0x104>
					{
						//fin de period de OFF on met a ON	
						DrvLedOn( loop_index );
     b46:	81 2f       	mov	r24, r17
     b48:	0e 94 7c 04 	call	0x8f8	; 0x8f8 <DrvLedOn>
						MesLeds[ loop_index ].actual_state = STATE_LED_ON;
     b4c:	d7 01       	movw	r26, r14
     b4e:	11 96       	adiw	r26, 0x01	; 1
     b50:	1c 92       	st	X, r1
     b52:	1e 92       	st	-X, r1
						MesLeds[ loop_index ].cpt_time_off = 0;		
     b54:	1b 96       	adiw	r26, 0x0b	; 11
     b56:	1c 92       	st	X, r1
     b58:	1e 92       	st	-X, r1
     b5a:	1a 97       	sbiw	r26, 0x0a	; 10
     b5c:	31 c0       	rjmp	.+98     	; 0xbc0 <DrvLedFlash_ISR+0x104>
					}			
				}	
				//impaire on eteinds
				else
				{
					MesLeds[ loop_index ].cpt_time_on++;
     b5e:	f7 01       	movw	r30, r14
     b60:	86 81       	ldd	r24, Z+6	; 0x06
     b62:	97 81       	ldd	r25, Z+7	; 0x07
     b64:	01 96       	adiw	r24, 0x01	; 1
     b66:	97 83       	std	Z+7, r25	; 0x07
     b68:	86 83       	std	Z+6, r24	; 0x06
					if( MesLeds[ loop_index ].cpt_time_on == MesLeds[ loop_index ].time_on )
     b6a:	24 81       	ldd	r18, Z+4	; 0x04
     b6c:	35 81       	ldd	r19, Z+5	; 0x05
     b6e:	82 17       	cp	r24, r18
     b70:	93 07       	cpc	r25, r19
     b72:	31 f5       	brne	.+76     	; 0xbc0 <DrvLedFlash_ISR+0x104>
					{
						//fin de period de ON on met a OFF	
						DrvLedOff( loop_index );
     b74:	81 2f       	mov	r24, r17
     b76:	0e 94 bd 04 	call	0x97a	; 0x97a <DrvLedOff>
						MesLeds[ loop_index ].actual_state = STATE_LED_OFF;
     b7a:	d7 01       	movw	r26, r14
     b7c:	11 96       	adiw	r26, 0x01	; 1
     b7e:	9c 92       	st	X, r9
     b80:	8e 92       	st	-X, r8
						MesLeds[ loop_index ].cpt_time_on = 0;	
     b82:	17 96       	adiw	r26, 0x07	; 7
     b84:	1c 92       	st	X, r1
     b86:	1e 92       	st	-X, r1
     b88:	16 97       	sbiw	r26, 0x06	; 6
						//on incremente le nombre de flash a chaque passage a off
						MesLeds[ loop_index ].cpt_nb_flash++;
     b8a:	f6 01       	movw	r30, r12
     b8c:	80 81       	ld	r24, Z
     b8e:	8f 5f       	subi	r24, 0xFF	; 255
     b90:	80 83       	st	Z, r24
     b92:	16 c0       	rjmp	.+44     	; 0xbc0 <DrvLedFlash_ISR+0x104>
				}	
			}	
			//plus de flash a faire
			else
			{
				MesLeds[ loop_index ].flash_active	= FALSE;
     b94:	18 82       	st	Y, r1
				MesLeds[ loop_index ].time_on		= 0U;
     b96:	d7 01       	movw	r26, r14
     b98:	15 96       	adiw	r26, 0x05	; 5
     b9a:	1c 92       	st	X, r1
     b9c:	1e 92       	st	-X, r1
     b9e:	14 97       	sbiw	r26, 0x04	; 4
				MesLeds[ loop_index ].cpt_time_on	= 0U;
     ba0:	17 96       	adiw	r26, 0x07	; 7
     ba2:	1c 92       	st	X, r1
     ba4:	1e 92       	st	-X, r1
     ba6:	16 97       	sbiw	r26, 0x06	; 6
				MesLeds[ loop_index ].time_off		= 0U;
     ba8:	19 96       	adiw	r26, 0x09	; 9
     baa:	1c 92       	st	X, r1
     bac:	1e 92       	st	-X, r1
     bae:	18 97       	sbiw	r26, 0x08	; 8
				MesLeds[ loop_index ].cpt_time_off	= 0U;
     bb0:	1b 96       	adiw	r26, 0x0b	; 11
     bb2:	1c 92       	st	X, r1
     bb4:	1e 92       	st	-X, r1
     bb6:	1a 97       	sbiw	r26, 0x0a	; 10
				MesLeds[ loop_index ].nb_flash		= 0U;
     bb8:	f5 01       	movw	r30, r10
     bba:	10 82       	st	Z, r1
				MesLeds[ loop_index ].cpt_nb_flash	= 0U;
     bbc:	d6 01       	movw	r26, r12
     bbe:	1c 92       	st	X, r1

/////////////////////////////////////ISR PUBLIC FUNCTIONS////////////////////////////////////////
//ISR de flash de la led
static void DrvLedFlash_ISR( void )
{
	for (Int8U loop_index = 0U ; loop_index < CONF_LED_NB ; loop_index++ )
     bc0:	1f 5f       	subi	r17, 0xFF	; 255
     bc2:	64 96       	adiw	r28, 0x14	; 20
     bc4:	e4 e1       	ldi	r30, 0x14	; 20
     bc6:	f0 e0       	ldi	r31, 0x00	; 0
     bc8:	ae 0e       	add	r10, r30
     bca:	bf 1e       	adc	r11, r31
     bcc:	ce 0e       	add	r12, r30
     bce:	df 1e       	adc	r13, r31
     bd0:	ee 0e       	add	r14, r30
     bd2:	ff 1e       	adc	r15, r31
     bd4:	12 30       	cpi	r17, 0x02	; 2
     bd6:	09 f0       	breq	.+2      	; 0xbda <DrvLedFlash_ISR+0x11e>
     bd8:	9c cf       	rjmp	.-200    	; 0xb12 <DrvLedFlash_ISR+0x56>
				MesLeds[ loop_index ].nb_flash		= 0U;
				MesLeds[ loop_index ].cpt_nb_flash	= 0U;
			}
		}
	}
     bda:	df 91       	pop	r29
     bdc:	cf 91       	pop	r28
     bde:	1f 91       	pop	r17
     be0:	ff 90       	pop	r15
     be2:	ef 90       	pop	r14
     be4:	df 90       	pop	r13
     be6:	cf 90       	pop	r12
     be8:	bf 90       	pop	r11
     bea:	af 90       	pop	r10
     bec:	9f 90       	pop	r9
     bee:	8f 90       	pop	r8
     bf0:	7f 90       	pop	r7
     bf2:	6f 90       	pop	r6
     bf4:	5f 90       	pop	r5
     bf6:	4f 90       	pop	r4
     bf8:	08 95       	ret

00000bfa <DrvLedToggle>:
}

// Toggle la led
void DrvLedToggle ( Int8U led_name )
{
	micIoPortsConfigureToToggleLevel(MesLeds[ led_name ].pin_name);
     bfa:	28 2f       	mov	r18, r24
     bfc:	30 e0       	ldi	r19, 0x00	; 0
     bfe:	c9 01       	movw	r24, r18
     c00:	88 0f       	add	r24, r24
     c02:	99 1f       	adc	r25, r25
     c04:	88 0f       	add	r24, r24
     c06:	99 1f       	adc	r25, r25
     c08:	fc 01       	movw	r30, r24
     c0a:	ee 0f       	add	r30, r30
     c0c:	ff 1f       	adc	r31, r31
     c0e:	ee 0f       	add	r30, r30
     c10:	ff 1f       	adc	r31, r31
     c12:	8e 0f       	add	r24, r30
     c14:	9f 1f       	adc	r25, r31
     c16:	fc 01       	movw	r30, r24
     c18:	ec 5a       	subi	r30, 0xAC	; 172
     c1a:	fe 4f       	sbci	r31, 0xFE	; 254
     c1c:	80 81       	ld	r24, Z
     c1e:	91 81       	ldd	r25, Z+1	; 0x01
     c20:	0e 94 ea 0b 	call	0x17d4	; 0x17d4 <micIoPortsConfigureToToggleLevel>
}
     c24:	08 95       	ret

00000c26 <DrvLedFlash>:

// Flash la led
void DrvLedFlash ( Int8U led_name, Int8U nb_flash, Int16U time_on, Int16U time_off )
{
     c26:	cf 93       	push	r28
     c28:	df 93       	push	r29
     c2a:	78 2f       	mov	r23, r24
     c2c:	da 01       	movw	r26, r20
     c2e:	e9 01       	movw	r28, r18
	if(MesLeds[ led_name ].flash_active	!= TRUE)
     c30:	90 e0       	ldi	r25, 0x00	; 0
     c32:	88 0f       	add	r24, r24
     c34:	99 1f       	adc	r25, r25
     c36:	88 0f       	add	r24, r24
     c38:	99 1f       	adc	r25, r25
     c3a:	9c 01       	movw	r18, r24
     c3c:	22 0f       	add	r18, r18
     c3e:	33 1f       	adc	r19, r19
     c40:	22 0f       	add	r18, r18
     c42:	33 1f       	adc	r19, r19
     c44:	82 0f       	add	r24, r18
     c46:	93 1f       	adc	r25, r19
     c48:	fc 01       	movw	r30, r24
     c4a:	ec 5a       	subi	r30, 0xAC	; 172
     c4c:	fe 4f       	sbci	r31, 0xFE	; 254
     c4e:	80 85       	ldd	r24, Z+8	; 0x08
     c50:	81 30       	cpi	r24, 0x01	; 1
     c52:	09 f4       	brne	.+2      	; 0xc56 <DrvLedFlash+0x30>
     c54:	8f c0       	rjmp	.+286    	; 0xd74 <DrvLedFlash+0x14e>
	{
		MesLeds[ led_name ].time_on			= time_on;
     c56:	44 e5       	ldi	r20, 0x54	; 84
     c58:	51 e0       	ldi	r21, 0x01	; 1
     c5a:	87 2f       	mov	r24, r23
     c5c:	90 e0       	ldi	r25, 0x00	; 0
     c5e:	88 0f       	add	r24, r24
     c60:	99 1f       	adc	r25, r25
     c62:	88 0f       	add	r24, r24
     c64:	99 1f       	adc	r25, r25
     c66:	9c 01       	movw	r18, r24
     c68:	22 0f       	add	r18, r18
     c6a:	33 1f       	adc	r19, r19
     c6c:	22 0f       	add	r18, r18
     c6e:	33 1f       	adc	r19, r19
     c70:	82 0f       	add	r24, r18
     c72:	93 1f       	adc	r25, r19
     c74:	fa 01       	movw	r30, r20
     c76:	e8 0f       	add	r30, r24
     c78:	f9 1f       	adc	r31, r25
     c7a:	b3 87       	std	Z+11, r27	; 0x0b
     c7c:	a2 87       	std	Z+10, r26	; 0x0a
		MesLeds[ led_name ].cpt_time_on		= 0U;
     c7e:	87 2f       	mov	r24, r23
     c80:	90 e0       	ldi	r25, 0x00	; 0
     c82:	88 0f       	add	r24, r24
     c84:	99 1f       	adc	r25, r25
     c86:	88 0f       	add	r24, r24
     c88:	99 1f       	adc	r25, r25
     c8a:	9c 01       	movw	r18, r24
     c8c:	22 0f       	add	r18, r18
     c8e:	33 1f       	adc	r19, r19
     c90:	22 0f       	add	r18, r18
     c92:	33 1f       	adc	r19, r19
     c94:	82 0f       	add	r24, r18
     c96:	93 1f       	adc	r25, r19
     c98:	fa 01       	movw	r30, r20
     c9a:	e8 0f       	add	r30, r24
     c9c:	f9 1f       	adc	r31, r25
     c9e:	15 86       	std	Z+13, r1	; 0x0d
     ca0:	14 86       	std	Z+12, r1	; 0x0c
		MesLeds[ led_name ].time_off		= time_off;
     ca2:	87 2f       	mov	r24, r23
     ca4:	90 e0       	ldi	r25, 0x00	; 0
     ca6:	88 0f       	add	r24, r24
     ca8:	99 1f       	adc	r25, r25
     caa:	88 0f       	add	r24, r24
     cac:	99 1f       	adc	r25, r25
     cae:	9c 01       	movw	r18, r24
     cb0:	22 0f       	add	r18, r18
     cb2:	33 1f       	adc	r19, r19
     cb4:	22 0f       	add	r18, r18
     cb6:	33 1f       	adc	r19, r19
     cb8:	82 0f       	add	r24, r18
     cba:	93 1f       	adc	r25, r19
     cbc:	fa 01       	movw	r30, r20
     cbe:	e8 0f       	add	r30, r24
     cc0:	f9 1f       	adc	r31, r25
     cc2:	d7 87       	std	Z+15, r29	; 0x0f
     cc4:	c6 87       	std	Z+14, r28	; 0x0e
		MesLeds[ led_name ].cpt_time_off	= 0U;
     cc6:	87 2f       	mov	r24, r23
     cc8:	90 e0       	ldi	r25, 0x00	; 0
     cca:	88 0f       	add	r24, r24
     ccc:	99 1f       	adc	r25, r25
     cce:	88 0f       	add	r24, r24
     cd0:	99 1f       	adc	r25, r25
     cd2:	9c 01       	movw	r18, r24
     cd4:	22 0f       	add	r18, r18
     cd6:	33 1f       	adc	r19, r19
     cd8:	22 0f       	add	r18, r18
     cda:	33 1f       	adc	r19, r19
     cdc:	82 0f       	add	r24, r18
     cde:	93 1f       	adc	r25, r19
     ce0:	fa 01       	movw	r30, r20
     ce2:	e8 0f       	add	r30, r24
     ce4:	f9 1f       	adc	r31, r25
     ce6:	11 8a       	std	Z+17, r1	; 0x11
     ce8:	10 8a       	std	Z+16, r1	; 0x10
		MesLeds[ led_name ].nb_flash		= nb_flash;
     cea:	87 2f       	mov	r24, r23
     cec:	90 e0       	ldi	r25, 0x00	; 0
     cee:	88 0f       	add	r24, r24
     cf0:	99 1f       	adc	r25, r25
     cf2:	88 0f       	add	r24, r24
     cf4:	99 1f       	adc	r25, r25
     cf6:	9c 01       	movw	r18, r24
     cf8:	22 0f       	add	r18, r18
     cfa:	33 1f       	adc	r19, r19
     cfc:	22 0f       	add	r18, r18
     cfe:	33 1f       	adc	r19, r19
     d00:	82 0f       	add	r24, r18
     d02:	93 1f       	adc	r25, r19
     d04:	fa 01       	movw	r30, r20
     d06:	e8 0f       	add	r30, r24
     d08:	f9 1f       	adc	r31, r25
     d0a:	62 8b       	std	Z+18, r22	; 0x12
		MesLeds[ led_name ].cpt_nb_flash	= 0U;
     d0c:	87 2f       	mov	r24, r23
     d0e:	90 e0       	ldi	r25, 0x00	; 0
     d10:	88 0f       	add	r24, r24
     d12:	99 1f       	adc	r25, r25
     d14:	88 0f       	add	r24, r24
     d16:	99 1f       	adc	r25, r25
     d18:	9c 01       	movw	r18, r24
     d1a:	22 0f       	add	r18, r18
     d1c:	33 1f       	adc	r19, r19
     d1e:	22 0f       	add	r18, r18
     d20:	33 1f       	adc	r19, r19
     d22:	82 0f       	add	r24, r18
     d24:	93 1f       	adc	r25, r19
     d26:	fa 01       	movw	r30, r20
     d28:	e8 0f       	add	r30, r24
     d2a:	f9 1f       	adc	r31, r25
     d2c:	13 8a       	std	Z+19, r1	; 0x13
		MesLeds[ led_name ].heartbeat		= FALSE;
     d2e:	87 2f       	mov	r24, r23
     d30:	90 e0       	ldi	r25, 0x00	; 0
     d32:	88 0f       	add	r24, r24
     d34:	99 1f       	adc	r25, r25
     d36:	88 0f       	add	r24, r24
     d38:	99 1f       	adc	r25, r25
     d3a:	9c 01       	movw	r18, r24
     d3c:	22 0f       	add	r18, r18
     d3e:	33 1f       	adc	r19, r19
     d40:	22 0f       	add	r18, r18
     d42:	33 1f       	adc	r19, r19
     d44:	82 0f       	add	r24, r18
     d46:	93 1f       	adc	r25, r19
     d48:	fa 01       	movw	r30, r20
     d4a:	e8 0f       	add	r30, r24
     d4c:	f9 1f       	adc	r31, r25
     d4e:	11 86       	std	Z+9, r1	; 0x09
		MesLeds[ led_name ].flash_active	= TRUE;
     d50:	87 2f       	mov	r24, r23
     d52:	90 e0       	ldi	r25, 0x00	; 0
     d54:	88 0f       	add	r24, r24
     d56:	99 1f       	adc	r25, r25
     d58:	88 0f       	add	r24, r24
     d5a:	99 1f       	adc	r25, r25
     d5c:	9c 01       	movw	r18, r24
     d5e:	22 0f       	add	r18, r18
     d60:	33 1f       	adc	r19, r19
     d62:	22 0f       	add	r18, r18
     d64:	33 1f       	adc	r19, r19
     d66:	82 0f       	add	r24, r18
     d68:	93 1f       	adc	r25, r19
     d6a:	48 0f       	add	r20, r24
     d6c:	59 1f       	adc	r21, r25
     d6e:	81 e0       	ldi	r24, 0x01	; 1
     d70:	fa 01       	movw	r30, r20
     d72:	80 87       	std	Z+8, r24	; 0x08
	}
}
     d74:	df 91       	pop	r29
     d76:	cf 91       	pop	r28
     d78:	08 95       	ret

00000d7a <DrvLedDirectFlash>:

// Flash direct de la led
void DrvLedDirectFlash ( Int8U led_name, Int8U nb_flash, Int16U time_on, Int16U time_off )
{
     d7a:	cf 93       	push	r28
     d7c:	df 93       	push	r29
     d7e:	78 2f       	mov	r23, r24
     d80:	e9 01       	movw	r28, r18
	MesLeds[ led_name ].time_on			= time_on;
     d82:	a4 e5       	ldi	r26, 0x54	; 84
     d84:	b1 e0       	ldi	r27, 0x01	; 1
     d86:	90 e0       	ldi	r25, 0x00	; 0
     d88:	88 0f       	add	r24, r24
     d8a:	99 1f       	adc	r25, r25
     d8c:	88 0f       	add	r24, r24
     d8e:	99 1f       	adc	r25, r25
     d90:	9c 01       	movw	r18, r24
     d92:	22 0f       	add	r18, r18
     d94:	33 1f       	adc	r19, r19
     d96:	22 0f       	add	r18, r18
     d98:	33 1f       	adc	r19, r19
     d9a:	82 0f       	add	r24, r18
     d9c:	93 1f       	adc	r25, r19
     d9e:	fd 01       	movw	r30, r26
     da0:	e8 0f       	add	r30, r24
     da2:	f9 1f       	adc	r31, r25
     da4:	53 87       	std	Z+11, r21	; 0x0b
     da6:	42 87       	std	Z+10, r20	; 0x0a
	MesLeds[ led_name ].cpt_time_on		= 0U;
     da8:	87 2f       	mov	r24, r23
     daa:	90 e0       	ldi	r25, 0x00	; 0
     dac:	88 0f       	add	r24, r24
     dae:	99 1f       	adc	r25, r25
     db0:	88 0f       	add	r24, r24
     db2:	99 1f       	adc	r25, r25
     db4:	9c 01       	movw	r18, r24
     db6:	22 0f       	add	r18, r18
     db8:	33 1f       	adc	r19, r19
     dba:	22 0f       	add	r18, r18
     dbc:	33 1f       	adc	r19, r19
     dbe:	82 0f       	add	r24, r18
     dc0:	93 1f       	adc	r25, r19
     dc2:	fd 01       	movw	r30, r26
     dc4:	e8 0f       	add	r30, r24
     dc6:	f9 1f       	adc	r31, r25
     dc8:	15 86       	std	Z+13, r1	; 0x0d
     dca:	14 86       	std	Z+12, r1	; 0x0c
	MesLeds[ led_name ].time_off		= time_off;
     dcc:	87 2f       	mov	r24, r23
     dce:	90 e0       	ldi	r25, 0x00	; 0
     dd0:	88 0f       	add	r24, r24
     dd2:	99 1f       	adc	r25, r25
     dd4:	88 0f       	add	r24, r24
     dd6:	99 1f       	adc	r25, r25
     dd8:	9c 01       	movw	r18, r24
     dda:	22 0f       	add	r18, r18
     ddc:	33 1f       	adc	r19, r19
     dde:	22 0f       	add	r18, r18
     de0:	33 1f       	adc	r19, r19
     de2:	82 0f       	add	r24, r18
     de4:	93 1f       	adc	r25, r19
     de6:	fd 01       	movw	r30, r26
     de8:	e8 0f       	add	r30, r24
     dea:	f9 1f       	adc	r31, r25
     dec:	d7 87       	std	Z+15, r29	; 0x0f
     dee:	c6 87       	std	Z+14, r28	; 0x0e
	MesLeds[ led_name ].cpt_time_off	= 0U;
     df0:	87 2f       	mov	r24, r23
     df2:	90 e0       	ldi	r25, 0x00	; 0
     df4:	88 0f       	add	r24, r24
     df6:	99 1f       	adc	r25, r25
     df8:	88 0f       	add	r24, r24
     dfa:	99 1f       	adc	r25, r25
     dfc:	9c 01       	movw	r18, r24
     dfe:	22 0f       	add	r18, r18
     e00:	33 1f       	adc	r19, r19
     e02:	22 0f       	add	r18, r18
     e04:	33 1f       	adc	r19, r19
     e06:	82 0f       	add	r24, r18
     e08:	93 1f       	adc	r25, r19
     e0a:	fd 01       	movw	r30, r26
     e0c:	e8 0f       	add	r30, r24
     e0e:	f9 1f       	adc	r31, r25
     e10:	11 8a       	std	Z+17, r1	; 0x11
     e12:	10 8a       	std	Z+16, r1	; 0x10
	MesLeds[ led_name ].nb_flash		= nb_flash;
     e14:	87 2f       	mov	r24, r23
     e16:	90 e0       	ldi	r25, 0x00	; 0
     e18:	88 0f       	add	r24, r24
     e1a:	99 1f       	adc	r25, r25
     e1c:	88 0f       	add	r24, r24
     e1e:	99 1f       	adc	r25, r25
     e20:	9c 01       	movw	r18, r24
     e22:	22 0f       	add	r18, r18
     e24:	33 1f       	adc	r19, r19
     e26:	22 0f       	add	r18, r18
     e28:	33 1f       	adc	r19, r19
     e2a:	82 0f       	add	r24, r18
     e2c:	93 1f       	adc	r25, r19
     e2e:	fd 01       	movw	r30, r26
     e30:	e8 0f       	add	r30, r24
     e32:	f9 1f       	adc	r31, r25
     e34:	62 8b       	std	Z+18, r22	; 0x12
	MesLeds[ led_name ].cpt_nb_flash	= 0U;
     e36:	87 2f       	mov	r24, r23
     e38:	90 e0       	ldi	r25, 0x00	; 0
     e3a:	88 0f       	add	r24, r24
     e3c:	99 1f       	adc	r25, r25
     e3e:	88 0f       	add	r24, r24
     e40:	99 1f       	adc	r25, r25
     e42:	9c 01       	movw	r18, r24
     e44:	22 0f       	add	r18, r18
     e46:	33 1f       	adc	r19, r19
     e48:	22 0f       	add	r18, r18
     e4a:	33 1f       	adc	r19, r19
     e4c:	82 0f       	add	r24, r18
     e4e:	93 1f       	adc	r25, r19
     e50:	fd 01       	movw	r30, r26
     e52:	e8 0f       	add	r30, r24
     e54:	f9 1f       	adc	r31, r25
     e56:	13 8a       	std	Z+19, r1	; 0x13
	MesLeds[ led_name ].flash_active	= TRUE;
     e58:	87 2f       	mov	r24, r23
     e5a:	90 e0       	ldi	r25, 0x00	; 0
     e5c:	88 0f       	add	r24, r24
     e5e:	99 1f       	adc	r25, r25
     e60:	88 0f       	add	r24, r24
     e62:	99 1f       	adc	r25, r25
     e64:	9c 01       	movw	r18, r24
     e66:	22 0f       	add	r18, r18
     e68:	33 1f       	adc	r19, r19
     e6a:	22 0f       	add	r18, r18
     e6c:	33 1f       	adc	r19, r19
     e6e:	82 0f       	add	r24, r18
     e70:	93 1f       	adc	r25, r19
     e72:	fd 01       	movw	r30, r26
     e74:	e8 0f       	add	r30, r24
     e76:	f9 1f       	adc	r31, r25
     e78:	81 e0       	ldi	r24, 0x01	; 1
     e7a:	80 87       	std	Z+8, r24	; 0x08
	MesLeds[ led_name ].heartbeat		= FALSE;
     e7c:	87 2f       	mov	r24, r23
     e7e:	90 e0       	ldi	r25, 0x00	; 0
     e80:	88 0f       	add	r24, r24
     e82:	99 1f       	adc	r25, r25
     e84:	88 0f       	add	r24, r24
     e86:	99 1f       	adc	r25, r25
     e88:	9c 01       	movw	r18, r24
     e8a:	22 0f       	add	r18, r18
     e8c:	33 1f       	adc	r19, r19
     e8e:	22 0f       	add	r18, r18
     e90:	33 1f       	adc	r19, r19
     e92:	82 0f       	add	r24, r18
     e94:	93 1f       	adc	r25, r19
     e96:	a8 0f       	add	r26, r24
     e98:	b9 1f       	adc	r27, r25
     e9a:	19 96       	adiw	r26, 0x09	; 9
     e9c:	1c 92       	st	X, r1
     e9e:	19 97       	sbiw	r26, 0x09	; 9
}
     ea0:	df 91       	pop	r29
     ea2:	cf 91       	pop	r28
     ea4:	08 95       	ret

00000ea6 <DrvTimerPlayTimer>:
}

	
//fct qui parametre le timer
void DrvTimerPlayTimer( Int8U index_timer, Int16U delay, ETimerMode mode, ptrfct_Isr_Callback_Timer ptrfct )
{
     ea6:	db 01       	movw	r26, r22
     ea8:	ba 01       	movw	r22, r20
     eaa:	a9 01       	movw	r20, r18
	MesTimer[ index_timer ].enable = TRUE;
     eac:	90 e0       	ldi	r25, 0x00	; 0
     eae:	9c 01       	movw	r18, r24
     eb0:	22 0f       	add	r18, r18
     eb2:	33 1f       	adc	r19, r19
     eb4:	22 0f       	add	r18, r18
     eb6:	33 1f       	adc	r19, r19
     eb8:	22 0f       	add	r18, r18
     eba:	33 1f       	adc	r19, r19
     ebc:	82 0f       	add	r24, r18
     ebe:	93 1f       	adc	r25, r19
     ec0:	fc 01       	movw	r30, r24
     ec2:	e4 58       	subi	r30, 0x84	; 132
     ec4:	fe 4f       	sbci	r31, 0xFE	; 254
     ec6:	81 e0       	ldi	r24, 0x01	; 1
     ec8:	80 83       	st	Z, r24
	MesTimer[ index_timer ].delay = delay;
     eca:	b2 83       	std	Z+2, r27	; 0x02
     ecc:	a1 83       	std	Z+1, r26	; 0x01
	MesTimer[ index_timer ].cpt_delay = 0U;
     ece:	14 82       	std	Z+4, r1	; 0x04
     ed0:	13 82       	std	Z+3, r1	; 0x03
	MesTimer[ index_timer ].mode = mode;
     ed2:	76 83       	std	Z+6, r23	; 0x06
     ed4:	65 83       	std	Z+5, r22	; 0x05
	MesTimer[ index_timer ].ptrfct = ptrfct;
     ed6:	50 87       	std	Z+8, r21	; 0x08
     ed8:	47 83       	std	Z+7, r20	; 0x07
}
     eda:	08 95       	ret

00000edc <DrvTimerPauseTimer>:

//fct qui met en pause le timer
void DrvTimerPauseTimer( Int8U index_timer )
{	
	MesTimer[ index_timer ].enable = FALSE;
     edc:	90 e0       	ldi	r25, 0x00	; 0
     ede:	fc 01       	movw	r30, r24
     ee0:	ee 0f       	add	r30, r30
     ee2:	ff 1f       	adc	r31, r31
     ee4:	ee 0f       	add	r30, r30
     ee6:	ff 1f       	adc	r31, r31
     ee8:	ee 0f       	add	r30, r30
     eea:	ff 1f       	adc	r31, r31
     eec:	8e 0f       	add	r24, r30
     eee:	9f 1f       	adc	r25, r31
     ef0:	fc 01       	movw	r30, r24
     ef2:	e4 58       	subi	r30, 0x84	; 132
     ef4:	fe 4f       	sbci	r31, 0xFE	; 254
     ef6:	10 82       	st	Z, r1
}
     ef8:	08 95       	ret

00000efa <DrvTimerStopTimer>:

//fct qui remet a zero les parametres du timer
void DrvTimerStopTimer( Int8U index_timer )
{	
	MesTimer[ index_timer ].enable    = FALSE;
     efa:	90 e0       	ldi	r25, 0x00	; 0
     efc:	fc 01       	movw	r30, r24
     efe:	ee 0f       	add	r30, r30
     f00:	ff 1f       	adc	r31, r31
     f02:	ee 0f       	add	r30, r30
     f04:	ff 1f       	adc	r31, r31
     f06:	ee 0f       	add	r30, r30
     f08:	ff 1f       	adc	r31, r31
     f0a:	e8 0f       	add	r30, r24
     f0c:	f9 1f       	adc	r31, r25
     f0e:	e4 58       	subi	r30, 0x84	; 132
     f10:	fe 4f       	sbci	r31, 0xFE	; 254
     f12:	10 82       	st	Z, r1
	MesTimer[ index_timer ].delay     = 0U ;
     f14:	12 82       	std	Z+2, r1	; 0x02
     f16:	11 82       	std	Z+1, r1	; 0x01
	MesTimer[ index_timer ].cpt_delay = 0U;
     f18:	14 82       	std	Z+4, r1	; 0x04
     f1a:	13 82       	std	Z+3, r1	; 0x03
	MesTimer[ index_timer ].mode      = E_TIMER_MODE_NONE;
     f1c:	82 e0       	ldi	r24, 0x02	; 2
     f1e:	90 e0       	ldi	r25, 0x00	; 0
     f20:	96 83       	std	Z+6, r25	; 0x06
     f22:	85 83       	std	Z+5, r24	; 0x05
	MesTimer[ index_timer ].ptrfct    = NULL;
     f24:	10 86       	std	Z+8, r1	; 0x08
     f26:	17 82       	std	Z+7, r1	; 0x07
}
     f28:	08 95       	ret

00000f2a <DrvTimerResetTimer>:

//fct qui reseter le timer
void DrvTimerResetTimer( Int8U index_timer )
{
	MesTimer[ index_timer ].cpt_delay = 0U;	
     f2a:	90 e0       	ldi	r25, 0x00	; 0
     f2c:	fc 01       	movw	r30, r24
     f2e:	ee 0f       	add	r30, r30
     f30:	ff 1f       	adc	r31, r31
     f32:	ee 0f       	add	r30, r30
     f34:	ff 1f       	adc	r31, r31
     f36:	ee 0f       	add	r30, r30
     f38:	ff 1f       	adc	r31, r31
     f3a:	8e 0f       	add	r24, r30
     f3c:	9f 1f       	adc	r25, r31
     f3e:	fc 01       	movw	r30, r24
     f40:	e4 58       	subi	r30, 0x84	; 132
     f42:	fe 4f       	sbci	r31, 0xFE	; 254
     f44:	14 82       	std	Z+4, r1	; 0x04
     f46:	13 82       	std	Z+3, r1	; 0x03
}
     f48:	08 95       	ret

00000f4a <DrvTimerDelayTimer>:


//fct qui fixe un delay au timer
void DrvTimerDelayTimer( Int8U index_timer , Int16U delay)
{
	MesTimer[ index_timer ].cpt_delay = 0U;	
     f4a:	90 e0       	ldi	r25, 0x00	; 0
     f4c:	fc 01       	movw	r30, r24
     f4e:	ee 0f       	add	r30, r30
     f50:	ff 1f       	adc	r31, r31
     f52:	ee 0f       	add	r30, r30
     f54:	ff 1f       	adc	r31, r31
     f56:	ee 0f       	add	r30, r30
     f58:	ff 1f       	adc	r31, r31
     f5a:	e8 0f       	add	r30, r24
     f5c:	f9 1f       	adc	r31, r25
     f5e:	e4 58       	subi	r30, 0x84	; 132
     f60:	fe 4f       	sbci	r31, 0xFE	; 254
     f62:	14 82       	std	Z+4, r1	; 0x04
     f64:	13 82       	std	Z+3, r1	; 0x03
	MesTimer[ index_timer ].delay	  = delay;
     f66:	72 83       	std	Z+2, r23	; 0x02
     f68:	61 83       	std	Z+1, r22	; 0x01
}
     f6a:	08 95       	ret

00000f6c <DrvTimerComputeOCR>:
	
}

//On calcule le registre OCR en fonction du temp souhaité
Int16U DrvTimerComputeOCR(Int32U us_time , ETimer0Clock *clock_div)
{  
     f6c:	8f 92       	push	r8
     f6e:	9f 92       	push	r9
     f70:	af 92       	push	r10
     f72:	bf 92       	push	r11
     f74:	cf 92       	push	r12
     f76:	df 92       	push	r13
     f78:	ef 92       	push	r14
     f7a:	ff 92       	push	r15
     f7c:	cf 93       	push	r28
     f7e:	df 93       	push	r29
     f80:	4b 01       	movw	r8, r22
     f82:	5c 01       	movw	r10, r24
     f84:	ea 01       	movw	r28, r20
	Int16U div;
	Int32U ocr;
	Int16U min_div;
	min_div = ( ( ( (CONF_FOSC_HZ / 1000UL ) * us_time ) + 255999UL ) / 256000UL );
     f86:	20 e8       	ldi	r18, 0x80	; 128
     f88:	3e e3       	ldi	r19, 0x3E	; 62
     f8a:	40 e0       	ldi	r20, 0x00	; 0
     f8c:	50 e0       	ldi	r21, 0x00	; 0
     f8e:	0e 94 0e 13 	call	0x261c	; 0x261c <__mulsi3>
     f92:	61 50       	subi	r22, 0x01	; 1
     f94:	78 41       	sbci	r23, 0x18	; 24
     f96:	8c 4f       	sbci	r24, 0xFC	; 252
     f98:	9f 4f       	sbci	r25, 0xFF	; 255
     f9a:	20 e0       	ldi	r18, 0x00	; 0
     f9c:	38 ee       	ldi	r19, 0xE8	; 232
     f9e:	43 e0       	ldi	r20, 0x03	; 3
     fa0:	50 e0       	ldi	r21, 0x00	; 0
     fa2:	0e 94 41 13 	call	0x2682	; 0x2682 <__udivmodsi4>
	if(min_div >= 256)
     fa6:	2f 3f       	cpi	r18, 0xFF	; 255
     fa8:	31 05       	cpc	r19, r1
     faa:	41 f0       	breq	.+16     	; 0xfbc <DrvTimerComputeOCR+0x50>
     fac:	38 f0       	brcs	.+14     	; 0xfbc <DrvTimerComputeOCR+0x50>
	{
		div = 1024;
		*clock_div = TIMER_0_CLK_DIV_1024;
     fae:	85 e0       	ldi	r24, 0x05	; 5
     fb0:	90 e0       	ldi	r25, 0x00	; 0
     fb2:	99 83       	std	Y+1, r25	; 0x01
     fb4:	88 83       	st	Y, r24
	Int32U ocr;
	Int16U min_div;
	min_div = ( ( ( (CONF_FOSC_HZ / 1000UL ) * us_time ) + 255999UL ) / 256000UL );
	if(min_div >= 256)
	{
		div = 1024;
     fb6:	80 e0       	ldi	r24, 0x00	; 0
     fb8:	94 e0       	ldi	r25, 0x04	; 4
     fba:	22 c0       	rjmp	.+68     	; 0x1000 <DrvTimerComputeOCR+0x94>
		*clock_div = TIMER_0_CLK_DIV_1024;
	}
	else if(min_div >= 128)
     fbc:	20 38       	cpi	r18, 0x80	; 128
     fbe:	31 05       	cpc	r19, r1
     fc0:	38 f0       	brcs	.+14     	; 0xfd0 <DrvTimerComputeOCR+0x64>
	{
		div = 256;
		*clock_div = TIMER_0_CLK_DIV_256;
     fc2:	84 e0       	ldi	r24, 0x04	; 4
     fc4:	90 e0       	ldi	r25, 0x00	; 0
     fc6:	99 83       	std	Y+1, r25	; 0x01
     fc8:	88 83       	st	Y, r24
		div = 1024;
		*clock_div = TIMER_0_CLK_DIV_1024;
	}
	else if(min_div >= 128)
	{
		div = 256;
     fca:	80 e0       	ldi	r24, 0x00	; 0
     fcc:	91 e0       	ldi	r25, 0x01	; 1
     fce:	18 c0       	rjmp	.+48     	; 0x1000 <DrvTimerComputeOCR+0x94>
		*clock_div = TIMER_0_CLK_DIV_256;
	}
	else if(min_div >= 8)
     fd0:	28 30       	cpi	r18, 0x08	; 8
     fd2:	31 05       	cpc	r19, r1
     fd4:	38 f0       	brcs	.+14     	; 0xfe4 <DrvTimerComputeOCR+0x78>
	{
		div = 64;
		*clock_div = TIMER_0_CLK_DIV_64;
     fd6:	83 e0       	ldi	r24, 0x03	; 3
     fd8:	90 e0       	ldi	r25, 0x00	; 0
     fda:	99 83       	std	Y+1, r25	; 0x01
     fdc:	88 83       	st	Y, r24
		div = 256;
		*clock_div = TIMER_0_CLK_DIV_256;
	}
	else if(min_div >= 8)
	{
		div = 64;
     fde:	80 e4       	ldi	r24, 0x40	; 64
     fe0:	90 e0       	ldi	r25, 0x00	; 0
     fe2:	0e c0       	rjmp	.+28     	; 0x1000 <DrvTimerComputeOCR+0x94>
		*clock_div = TIMER_0_CLK_DIV_64;
	}
	else if(min_div > 1)
     fe4:	22 30       	cpi	r18, 0x02	; 2
     fe6:	31 05       	cpc	r19, r1
     fe8:	38 f0       	brcs	.+14     	; 0xff8 <DrvTimerComputeOCR+0x8c>
	{
		div = 8;
		*clock_div = TIMER_0_CLK_DIV_8;
     fea:	82 e0       	ldi	r24, 0x02	; 2
     fec:	90 e0       	ldi	r25, 0x00	; 0
     fee:	99 83       	std	Y+1, r25	; 0x01
     ff0:	88 83       	st	Y, r24
		div = 64;
		*clock_div = TIMER_0_CLK_DIV_64;
	}
	else if(min_div > 1)
	{
		div = 8;
     ff2:	88 e0       	ldi	r24, 0x08	; 8
     ff4:	90 e0       	ldi	r25, 0x00	; 0
     ff6:	04 c0       	rjmp	.+8      	; 0x1000 <DrvTimerComputeOCR+0x94>
		*clock_div = TIMER_0_CLK_DIV_8;
	}
	else
	{
		div = 1;
		*clock_div = TIMER_0_CLK_DIV_1;
     ff8:	81 e0       	ldi	r24, 0x01	; 1
     ffa:	90 e0       	ldi	r25, 0x00	; 0
     ffc:	99 83       	std	Y+1, r25	; 0x01
     ffe:	88 83       	st	Y, r24
	}
  
	ocr =  ( CONF_FOSC_HZ / (2 * div * ( 1000000 / us_time ) ) ) - 1;
    1000:	6c 01       	movw	r12, r24
    1002:	cc 0c       	add	r12, r12
    1004:	dd 1c       	adc	r13, r13
    1006:	ee 24       	eor	r14, r14
    1008:	ff 24       	eor	r15, r15
    100a:	60 e4       	ldi	r22, 0x40	; 64
    100c:	72 e4       	ldi	r23, 0x42	; 66
    100e:	8f e0       	ldi	r24, 0x0F	; 15
    1010:	90 e0       	ldi	r25, 0x00	; 0
    1012:	a5 01       	movw	r20, r10
    1014:	94 01       	movw	r18, r8
    1016:	0e 94 41 13 	call	0x2682	; 0x2682 <__udivmodsi4>
    101a:	c7 01       	movw	r24, r14
    101c:	b6 01       	movw	r22, r12
    101e:	0e 94 0e 13 	call	0x261c	; 0x261c <__mulsi3>
    1022:	9b 01       	movw	r18, r22
    1024:	ac 01       	movw	r20, r24
    1026:	60 e0       	ldi	r22, 0x00	; 0
    1028:	74 e2       	ldi	r23, 0x24	; 36
    102a:	84 ef       	ldi	r24, 0xF4	; 244
    102c:	90 e0       	ldi	r25, 0x00	; 0
    102e:	0e 94 41 13 	call	0x2682	; 0x2682 <__udivmodsi4>
	ocr *= 2;
	ocr += 2;
    1032:	ba 01       	movw	r22, r20
    1034:	a9 01       	movw	r20, r18
    1036:	44 0f       	add	r20, r20
    1038:	55 1f       	adc	r21, r21
    103a:	66 1f       	adc	r22, r22
    103c:	77 1f       	adc	r23, r23
  
  return ocr;
 
}
    103e:	84 2f       	mov	r24, r20
    1040:	95 2f       	mov	r25, r21
    1042:	df 91       	pop	r29
    1044:	cf 91       	pop	r28
    1046:	ff 90       	pop	r15
    1048:	ef 90       	pop	r14
    104a:	df 90       	pop	r13
    104c:	cf 90       	pop	r12
    104e:	bf 90       	pop	r11
    1050:	af 90       	pop	r10
    1052:	9f 90       	pop	r9
    1054:	8f 90       	pop	r8
    1056:	08 95       	ret

00001058 <DrvTimerInitSystemTimer>:


////////////////////////////////////////PRIVATE FUNCTIONS/////////////////////////////////////////
// fait tourner le timer 0 compA a 1 ms
void DrvTimerInitSystemTimer( void )
{
    1058:	cf 93       	push	r28
    105a:	df 93       	push	r29
    105c:	00 d0       	rcall	.+0      	; 0x105e <DrvTimerInitSystemTimer+0x6>
    105e:	cd b7       	in	r28, 0x3d	; 61
    1060:	de b7       	in	r29, 0x3e	; 62
	//timer system a la ms
	ETimer0Clock clock_div;
	DrvTimerComputeOCR( 10000U , &clock_div );
    1062:	60 e1       	ldi	r22, 0x10	; 16
    1064:	77 e2       	ldi	r23, 0x27	; 39
    1066:	80 e0       	ldi	r24, 0x00	; 0
    1068:	90 e0       	ldi	r25, 0x00	; 0
    106a:	ae 01       	movw	r20, r28
    106c:	4f 5f       	subi	r20, 0xFF	; 255
    106e:	5f 4f       	sbci	r21, 0xFF	; 255
    1070:	0e 94 b6 07 	call	0xf6c	; 0xf6c <DrvTimerComputeOCR>
	micTimer0SetOutputCompareRegisterA( 0x9C );
    1074:	8c e9       	ldi	r24, 0x9C	; 156
    1076:	0e 94 7e 0f 	call	0x1efc	; 0x1efc <micTimer0SetOutputCompareRegisterA>
    micTimer0SetClockDivision( clock_div ) ;
    107a:	89 81       	ldd	r24, Y+1	; 0x01
    107c:	9a 81       	ldd	r25, Y+2	; 0x02
    107e:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <micTimer0SetClockDivision>
	micTimer0WaveformGenerationMode( TIMER_0_CLEAR_ON_COMPARE ); 
    1082:	82 e0       	ldi	r24, 0x02	; 2
    1084:	90 e0       	ldi	r25, 0x00	; 0
    1086:	0e 94 51 0f 	call	0x1ea2	; 0x1ea2 <micTimer0WaveformGenerationMode>
	micTimer0ClearTimerCounterInterruptFlagRegister( TIMER_0_COMPARE_A_FLAG );
    108a:	82 e0       	ldi	r24, 0x02	; 2
    108c:	90 e0       	ldi	r25, 0x00	; 0
    108e:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <micTimer0ClearTimerCounterInterruptFlagRegister>
	micTimer0SetTimerCounterInterrupt( TIMER_0_COMPARE_A_INTERRUPT );
    1092:	82 e0       	ldi	r24, 0x02	; 2
    1094:	90 e0       	ldi	r25, 0x00	; 0
    1096:	0e 94 86 0f 	call	0x1f0c	; 0x1f0c <micTimer0SetTimerCounterInterrupt>
	
}
    109a:	0f 90       	pop	r0
    109c:	0f 90       	pop	r0
    109e:	df 91       	pop	r29
    10a0:	cf 91       	pop	r28
    10a2:	08 95       	ret

000010a4 <DrvTimer>:
void DrvTimer( void )
{
	//on configure les timers autre que le timer event
	for(Int8U loop_index = 0U; loop_index < CONF_TIMER_NB ; loop_index++ )
	{
		MesTimer[ loop_index ].enable = FALSE;
    10a4:	10 92 7c 01 	sts	0x017C, r1
		MesTimer[ loop_index ].ptrfct = NULL;
    10a8:	10 92 84 01 	sts	0x0184, r1
    10ac:	10 92 83 01 	sts	0x0183, r1
	}		
	//on init le timer system a 1 ms
	DrvTimerInitSystemTimer();
    10b0:	0e 94 2c 08 	call	0x1058	; 0x1058 <DrvTimerInitSystemTimer>
}
    10b4:	08 95       	ret

000010b6 <__vector_16>:
/////////////////////////////////////ISR PRIVATE FUNCTIONS////////////////////////////////////////
//ISR timer system 10 ms
volatile Int8U timeout_ms =0;
volatile Int8U timeout_s =0;
ISR(TIMER0_COMPA_vect)
{
    10b6:	1f 92       	push	r1
    10b8:	0f 92       	push	r0
    10ba:	0f b6       	in	r0, 0x3f	; 63
    10bc:	0f 92       	push	r0
    10be:	0b b6       	in	r0, 0x3b	; 59
    10c0:	0f 92       	push	r0
    10c2:	11 24       	eor	r1, r1
    10c4:	2f 93       	push	r18
    10c6:	3f 93       	push	r19
    10c8:	4f 93       	push	r20
    10ca:	5f 93       	push	r21
    10cc:	6f 93       	push	r22
    10ce:	7f 93       	push	r23
    10d0:	8f 93       	push	r24
    10d2:	9f 93       	push	r25
    10d4:	af 93       	push	r26
    10d6:	bf 93       	push	r27
    10d8:	ef 93       	push	r30
    10da:	ff 93       	push	r31
	//on gere l'evenement 100 ms
	timeout_ms++;
    10dc:	80 91 18 01 	lds	r24, 0x0118
    10e0:	8f 5f       	subi	r24, 0xFF	; 255
    10e2:	80 93 18 01 	sts	0x0118, r24
	if(timeout_ms == 10)
    10e6:	80 91 18 01 	lds	r24, 0x0118
    10ea:	8a 30       	cpi	r24, 0x0A	; 10
    10ec:	a9 f4       	brne	.+42     	; 0x1118 <__vector_16+0x62>
	{
		timeout_ms = 0;
    10ee:	10 92 18 01 	sts	0x0118, r1
		DrvEventAddEvent( CONF_EVENT_TIMER_100MS );	
    10f2:	81 e0       	ldi	r24, 0x01	; 1
    10f4:	90 e0       	ldi	r25, 0x00	; 0
    10f6:	0e 94 2e 03 	call	0x65c	; 0x65c <DrvEventAddEvent>
		//on gere l'evenement 1 s
		timeout_s++;
    10fa:	80 91 17 01 	lds	r24, 0x0117
    10fe:	8f 5f       	subi	r24, 0xFF	; 255
    1100:	80 93 17 01 	sts	0x0117, r24
		if(timeout_s == 10)
    1104:	80 91 17 01 	lds	r24, 0x0117
    1108:	8a 30       	cpi	r24, 0x0A	; 10
    110a:	31 f4       	brne	.+12     	; 0x1118 <__vector_16+0x62>
		{
			timeout_s =0;
    110c:	10 92 17 01 	sts	0x0117, r1
			DrvEventAddEvent( CONF_EVENT_TIMER_1S );	
    1110:	82 e0       	ldi	r24, 0x02	; 2
    1112:	90 e0       	ldi	r25, 0x00	; 0
    1114:	0e 94 2e 03 	call	0x65c	; 0x65c <DrvEventAddEvent>
	}
	
	for(Int8U loop_index = 0U; loop_index < CONF_TIMER_NB ; loop_index++ )
	{
		//si le timer est activé
		if( MesTimer[ loop_index ].enable == TRUE )
    1118:	80 91 7c 01 	lds	r24, 0x017C
    111c:	81 30       	cpi	r24, 0x01	; 1
    111e:	79 f5       	brne	.+94     	; 0x117e <__vector_16+0xc8>
		{
			//on incremente le compteur
			MesTimer[ loop_index ].cpt_delay++;
    1120:	80 91 7f 01 	lds	r24, 0x017F
    1124:	90 91 80 01 	lds	r25, 0x0180
    1128:	01 96       	adiw	r24, 0x01	; 1
    112a:	90 93 80 01 	sts	0x0180, r25
    112e:	80 93 7f 01 	sts	0x017F, r24
			
			//on test par rapport a la valeur utilisateur
			if(MesTimer[ loop_index ].cpt_delay == MesTimer[ loop_index ].delay )
    1132:	20 91 7f 01 	lds	r18, 0x017F
    1136:	30 91 80 01 	lds	r19, 0x0180
    113a:	80 91 7d 01 	lds	r24, 0x017D
    113e:	90 91 7e 01 	lds	r25, 0x017E
    1142:	28 17       	cp	r18, r24
    1144:	39 07       	cpc	r19, r25
    1146:	d9 f4       	brne	.+54     	; 0x117e <__vector_16+0xc8>
			{
				if( MesTimer[ loop_index ].mode != E_TIMER_MODE_NONE )
    1148:	80 91 81 01 	lds	r24, 0x0181
    114c:	90 91 82 01 	lds	r25, 0x0182
    1150:	82 30       	cpi	r24, 0x02	; 2
    1152:	91 05       	cpc	r25, r1
    1154:	a1 f0       	breq	.+40     	; 0x117e <__vector_16+0xc8>
				{
					//on remet a zero le compteur
					MesTimer[ loop_index ].cpt_delay = 0U;
    1156:	10 92 80 01 	sts	0x0180, r1
    115a:	10 92 7f 01 	sts	0x017F, r1
					
					//on appelle la fonction
					if( MesTimer[ loop_index ].ptrfct != NULL )
    115e:	e0 91 83 01 	lds	r30, 0x0183
    1162:	f0 91 84 01 	lds	r31, 0x0184
    1166:	30 97       	sbiw	r30, 0x00	; 0
    1168:	09 f0       	breq	.+2      	; 0x116c <__vector_16+0xb6>
					{
						MesTimer[ loop_index ].ptrfct();
    116a:	09 95       	icall
					}
					//si on est en mode ONE SHOT 
					//on vient d'excecuter la fct
					if (MesTimer[ loop_index ].mode == E_TIMER_MODE_ONE_SHOT)
    116c:	80 91 81 01 	lds	r24, 0x0181
    1170:	90 91 82 01 	lds	r25, 0x0182
    1174:	00 97       	sbiw	r24, 0x00	; 0
    1176:	19 f4       	brne	.+6      	; 0x117e <__vector_16+0xc8>
					{
						//on reinit le timer
						DrvTimerStopTimer( loop_index );
    1178:	80 e0       	ldi	r24, 0x00	; 0
    117a:	0e 94 7d 07 	call	0xefa	; 0xefa <DrvTimerStopTimer>
					}
				}
			}
		}			
	}
	TCNT0 = 0;
    117e:	16 bc       	out	0x26, r1	; 38
    1180:	ff 91       	pop	r31
    1182:	ef 91       	pop	r30
    1184:	bf 91       	pop	r27
    1186:	af 91       	pop	r26
    1188:	9f 91       	pop	r25
    118a:	8f 91       	pop	r24
    118c:	7f 91       	pop	r23
    118e:	6f 91       	pop	r22
    1190:	5f 91       	pop	r21
    1192:	4f 91       	pop	r20
    1194:	3f 91       	pop	r19
    1196:	2f 91       	pop	r18
    1198:	0f 90       	pop	r0
    119a:	0b be       	out	0x3b, r0	; 59
    119c:	0f 90       	pop	r0
    119e:	0f be       	out	0x3f, r0	; 63
    11a0:	0f 90       	pop	r0
    11a2:	1f 90       	pop	r1
    11a4:	18 95       	reti

000011a6 <DrvTwi>:

void WaitTransmissionI2C(void);

void DrvTwi(void) 
{
  TWSR = 0;                                    // no prescaler => prescaler = 1
    11a6:	10 92 b9 00 	sts	0x00B9, r1
  TWBR = ((CONF_FOSC_HZ / 400000) - 16) / 2;   // change the I2C clock rate
    11aa:	8c e0       	ldi	r24, 0x0C	; 12
    11ac:	80 93 b8 00 	sts	0x00B8, r24
  TWCR = 1<<TWEN;                              // enable twi module, no interrupt
    11b0:	84 e0       	ldi	r24, 0x04	; 4
    11b2:	80 93 bc 00 	sts	0x00BC, r24
}
    11b6:	08 95       	ret

000011b8 <DrvTwiStop>:
  WaitTransmissionI2C();                       // wail until transmission completed
}

void DrvTwiStop(void) 
{
  TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
    11b8:	84 e9       	ldi	r24, 0x94	; 148
    11ba:	80 93 bc 00 	sts	0x00BC, r24
  //  while(TWCR & (1<<TWSTO));                // <- can produce a blocking state with some WMP clones
}
    11be:	08 95       	ret

000011c0 <WaitTransmissionI2C>:
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    11c0:	8f ef       	ldi	r24, 0xFF	; 255
    11c2:	90 e0       	ldi	r25, 0x00	; 0
    11c4:	ec eb       	ldi	r30, 0xBC	; 188
    11c6:	f0 e0       	ldi	r31, 0x00	; 0
    11c8:	05 c0       	rjmp	.+10     	; 0x11d4 <WaitTransmissionI2C+0x14>
    11ca:	01 97       	sbiw	r24, 0x01	; 1
    count--;
    if (count==0) {              //we are in a blocking state => we don't insist
    11cc:	19 f4       	brne	.+6      	; 0x11d4 <WaitTransmissionI2C+0x14>
      TWCR = 0;                  //and we force a reset on TWINT register
    11ce:	10 92 bc 00 	sts	0x00BC, r1
      break;
    11d2:	08 95       	ret
}

void WaitTransmissionI2C() 
{
  uint16_t count = 255;
  while (!(TWCR & (1<<TWINT))) {
    11d4:	20 81       	ld	r18, Z
    11d6:	22 23       	and	r18, r18
    11d8:	c4 f7       	brge	.-16     	; 0x11ca <WaitTransmissionI2C+0xa>
    11da:	08 95       	ret

000011dc <DrvTwiRead>:
  TWCR = (1<<TWINT) | (1<<TWEN);
  WaitTransmissionI2C();
}

uint8_t DrvTwiRead(uint8_t ack) 
{
    11dc:	cf 93       	push	r28
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
    11de:	88 23       	and	r24, r24
    11e0:	51 f0       	breq	.+20     	; 0x11f6 <DrvTwiRead+0x1a>
    11e2:	84 ec       	ldi	r24, 0xC4	; 196
    11e4:	80 93 bc 00 	sts	0x00BC, r24
  WaitTransmissionI2C();
    11e8:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <WaitTransmissionI2C>
  uint8_t r = TWDR;
    11ec:	c0 91 bb 00 	lds	r28, 0x00BB
  if (!ack) DrvTwiStop();
  return r;
}
    11f0:	8c 2f       	mov	r24, r28
    11f2:	cf 91       	pop	r28
    11f4:	08 95       	ret
  WaitTransmissionI2C();
}

uint8_t DrvTwiRead(uint8_t ack) 
{
  TWCR = (1<<TWINT) | (1<<TWEN) | (ack? (1<<TWEA) : 0);
    11f6:	84 e8       	ldi	r24, 0x84	; 132
    11f8:	80 93 bc 00 	sts	0x00BC, r24
  WaitTransmissionI2C();
    11fc:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <WaitTransmissionI2C>
  uint8_t r = TWDR;
    1200:	c0 91 bb 00 	lds	r28, 0x00BB
  if (!ack) DrvTwiStop();
    1204:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <DrvTwiStop>
    1208:	f3 cf       	rjmp	.-26     	; 0x11f0 <DrvTwiRead+0x14>

0000120a <DrvTwiReadNak>:
  return DrvTwiRead(1);
}

uint8_t DrvTwiReadNak(void) 
{
  return DrvTwiRead(0);
    120a:	80 e0       	ldi	r24, 0x00	; 0
    120c:	0e 94 ee 08 	call	0x11dc	; 0x11dc <DrvTwiRead>
}
    1210:	08 95       	ret

00001212 <DrvTwiReadAck>:
  return r;
}

uint8_t DrvTwiReadAck() 
{
  return DrvTwiRead(1);
    1212:	81 e0       	ldi	r24, 0x01	; 1
    1214:	0e 94 ee 08 	call	0x11dc	; 0x11dc <DrvTwiRead>
}
    1218:	08 95       	ret

0000121a <DrvTwiWrite>:
  //  while(TWCR & (1<<TWSTO));                // <- can produce a blocking state with some WMP clones
}

void DrvTwiWrite(uint8_t data ) 
{	
  TWDR = data;                                 // send data to the previously addressed device
    121a:	80 93 bb 00 	sts	0x00BB, r24
  TWCR = (1<<TWINT) | (1<<TWEN);
    121e:	84 e8       	ldi	r24, 0x84	; 132
    1220:	80 93 bc 00 	sts	0x00BC, r24
  WaitTransmissionI2C();
    1224:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <WaitTransmissionI2C>
}
    1228:	08 95       	ret

0000122a <DrvTwiRepStart>:
  TWBR = ((CONF_FOSC_HZ / 400000) - 16) / 2;   // change the I2C clock rate
  TWCR = 1<<TWEN;                              // enable twi module, no interrupt
}

void DrvTwiRepStart(uint8_t address) 
{
    122a:	1f 93       	push	r17
    122c:	cf 93       	push	r28
    122e:	df 93       	push	r29
    1230:	18 2f       	mov	r17, r24
  TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN) ; // send REPEAT START condition
    1232:	cc eb       	ldi	r28, 0xBC	; 188
    1234:	d0 e0       	ldi	r29, 0x00	; 0
    1236:	84 ea       	ldi	r24, 0xA4	; 164
    1238:	88 83       	st	Y, r24
  WaitTransmissionI2C();                       // wait until transmission completed
    123a:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <WaitTransmissionI2C>
  TWDR = address;                              // send device address
    123e:	10 93 bb 00 	sts	0x00BB, r17
  TWCR = (1<<TWINT) | (1<<TWEN);
    1242:	84 e8       	ldi	r24, 0x84	; 132
    1244:	88 83       	st	Y, r24
  WaitTransmissionI2C();                       // wail until transmission completed
    1246:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <WaitTransmissionI2C>
}
    124a:	df 91       	pop	r29
    124c:	cf 91       	pop	r28
    124e:	1f 91       	pop	r17
    1250:	08 95       	ret

00001252 <DrvTwiReadToBuf>:
    }
  }
}

Int8U DrvTwiReadToBuf(uint8_t add, void *buf, Int8U size) 
{
    1252:	ef 92       	push	r14
    1254:	ff 92       	push	r15
    1256:	0f 93       	push	r16
    1258:	1f 93       	push	r17
    125a:	cf 93       	push	r28
    125c:	df 93       	push	r29
    125e:	06 2f       	mov	r16, r22
    1260:	f7 2e       	mov	r15, r23
    1262:	e4 2e       	mov	r14, r20
  DrvTwiRepStart((add<<1) | 1);	// I2C read direction
    1264:	88 0f       	add	r24, r24
    1266:	81 60       	ori	r24, 0x01	; 1
    1268:	0e 94 15 09 	call	0x122a	; 0x122a <DrvTwiRepStart>
  Int8U bytes_read = 0;
  uint8_t *b = (uint8_t*)buf;
  while (size--) {
    126c:	ee 20       	and	r14, r14
    126e:	81 f0       	breq	.+32     	; 0x1290 <DrvTwiReadToBuf+0x3e>
    1270:	1e 2d       	mov	r17, r14

Int8U DrvTwiReadToBuf(uint8_t add, void *buf, Int8U size) 
{
  DrvTwiRepStart((add<<1) | 1);	// I2C read direction
  Int8U bytes_read = 0;
  uint8_t *b = (uint8_t*)buf;
    1272:	c0 2f       	mov	r28, r16
    1274:	df 2d       	mov	r29, r15
  while (size--) {
    /* acknowledge all but the final byte */
    *b++ = DrvTwiRead(size > 0);
    1276:	01 e0       	ldi	r16, 0x01	; 1
    1278:	ff 24       	eor	r15, r15
    127a:	80 2f       	mov	r24, r16
    127c:	11 30       	cpi	r17, 0x01	; 1
    127e:	09 f4       	brne	.+2      	; 0x1282 <DrvTwiReadToBuf+0x30>
    1280:	8f 2d       	mov	r24, r15
    1282:	0e 94 ee 08 	call	0x11dc	; 0x11dc <DrvTwiRead>
    1286:	89 93       	st	Y+, r24
    1288:	11 50       	subi	r17, 0x01	; 1
Int8U DrvTwiReadToBuf(uint8_t add, void *buf, Int8U size) 
{
  DrvTwiRepStart((add<<1) | 1);	// I2C read direction
  Int8U bytes_read = 0;
  uint8_t *b = (uint8_t*)buf;
  while (size--) {
    128a:	b9 f7       	brne	.-18     	; 0x127a <DrvTwiReadToBuf+0x28>
    /* acknowledge all but the final byte */
    *b++ = DrvTwiRead(size > 0);
    /* TODO catch I2C errors here and abort */
    bytes_read++;
    128c:	8e 2d       	mov	r24, r14
    128e:	01 c0       	rjmp	.+2      	; 0x1292 <DrvTwiReadToBuf+0x40>
}

Int8U DrvTwiReadToBuf(uint8_t add, void *buf, Int8U size) 
{
  DrvTwiRepStart((add<<1) | 1);	// I2C read direction
  Int8U bytes_read = 0;
    1290:	80 e0       	ldi	r24, 0x00	; 0
    *b++ = DrvTwiRead(size > 0);
    /* TODO catch I2C errors here and abort */
    bytes_read++;
  }
  return bytes_read;
}
    1292:	df 91       	pop	r29
    1294:	cf 91       	pop	r28
    1296:	1f 91       	pop	r17
    1298:	0f 91       	pop	r16
    129a:	ff 90       	pop	r15
    129c:	ef 90       	pop	r14
    129e:	08 95       	ret

000012a0 <DrvTwiReadRegBuf>:

Int8U DrvTwiReadRegBuf(uint8_t add, uint8_t reg, void *buf, Int8U size) 
{
    12a0:	ff 92       	push	r15
    12a2:	0f 93       	push	r16
    12a4:	1f 93       	push	r17
    12a6:	cf 93       	push	r28
    12a8:	df 93       	push	r29
    12aa:	18 2f       	mov	r17, r24
    12ac:	06 2f       	mov	r16, r22
    12ae:	ea 01       	movw	r28, r20
    12b0:	f2 2e       	mov	r15, r18
  DrvTwiRepStart(add<<1); // I2C write direction
    12b2:	88 0f       	add	r24, r24
    12b4:	0e 94 15 09 	call	0x122a	; 0x122a <DrvTwiRepStart>
  DrvTwiWrite(reg);        // register selection
    12b8:	80 2f       	mov	r24, r16
    12ba:	0e 94 0d 09 	call	0x121a	; 0x121a <DrvTwiWrite>
  return DrvTwiReadToBuf(add, buf, size);
    12be:	81 2f       	mov	r24, r17
    12c0:	be 01       	movw	r22, r28
    12c2:	4f 2d       	mov	r20, r15
    12c4:	0e 94 29 09 	call	0x1252	; 0x1252 <DrvTwiReadToBuf>
}
    12c8:	df 91       	pop	r29
    12ca:	cf 91       	pop	r28
    12cc:	1f 91       	pop	r17
    12ce:	0f 91       	pop	r16
    12d0:	ff 90       	pop	r15
    12d2:	08 95       	ret

000012d4 <DrvTwiWriteReg>:




void DrvTwiWriteReg(uint8_t add, uint8_t reg, uint8_t val)
 {
    12d4:	cf 93       	push	r28
    12d6:	df 93       	push	r29
    12d8:	d6 2f       	mov	r29, r22
    12da:	c4 2f       	mov	r28, r20
  DrvTwiRepStart(add<<1); // I2C write direction
    12dc:	88 0f       	add	r24, r24
    12de:	0e 94 15 09 	call	0x122a	; 0x122a <DrvTwiRepStart>
  DrvTwiWrite(reg);        // register selection
    12e2:	8d 2f       	mov	r24, r29
    12e4:	0e 94 0d 09 	call	0x121a	; 0x121a <DrvTwiWrite>
  DrvTwiWrite(val);        // value to write in register
    12e8:	8c 2f       	mov	r24, r28
    12ea:	0e 94 0d 09 	call	0x121a	; 0x121a <DrvTwiWrite>
  DrvTwiStop();
    12ee:	0e 94 dc 08 	call	0x11b8	; 0x11b8 <DrvTwiStop>
}
    12f2:	df 91       	pop	r29
    12f4:	cf 91       	pop	r28
    12f6:	08 95       	ret

000012f8 <DrvTwiReadReg>:

uint8_t DrvTwiReadReg(uint8_t add, uint8_t reg)
 {
    12f8:	cf 93       	push	r28
    12fa:	df 93       	push	r29
    12fc:	0f 92       	push	r0
    12fe:	cd b7       	in	r28, 0x3d	; 61
    1300:	de b7       	in	r29, 0x3e	; 62
  uint8_t val;
  DrvTwiReadRegBuf(add, reg, &val, 1);
    1302:	ae 01       	movw	r20, r28
    1304:	4f 5f       	subi	r20, 0xFF	; 255
    1306:	5f 4f       	sbci	r21, 0xFF	; 255
    1308:	21 e0       	ldi	r18, 0x01	; 1
    130a:	0e 94 50 09 	call	0x12a0	; 0x12a0 <DrvTwiReadRegBuf>
  return val;
    130e:	89 81       	ldd	r24, Y+1	; 0x01
    1310:	0f 90       	pop	r0
    1312:	df 91       	pop	r29
    1314:	cf 91       	pop	r28
    1316:	08 95       	ret

00001318 <DrvUart>:
 
  
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
// Init du Drv Uart 
void DrvUart( )
{
    1318:	cf 93       	push	r28
    131a:	df 93       	push	r29
	#ifdef CONF_UART_0_INDEX 
		UBRR0 = 0x0010U;
    131c:	c0 e1       	ldi	r28, 0x10	; 16
    131e:	d0 e0       	ldi	r29, 0x00	; 0
    1320:	d0 93 c5 00 	sts	0x00C5, r29
    1324:	c0 93 c4 00 	sts	0x00C4, r28
		micUsart0SetDataSize( USART_8_BITS_DATA ) ;
    1328:	83 e0       	ldi	r24, 0x03	; 3
    132a:	90 e0       	ldi	r25, 0x00	; 0
    132c:	0e 94 59 10 	call	0x20b2	; 0x20b2 <micUsart0SetDataSize>
		micUsart0SetParityMode( USART_NO_PARITY ) ;
    1330:	80 e0       	ldi	r24, 0x00	; 0
    1332:	90 e0       	ldi	r25, 0x00	; 0
    1334:	0e 94 7d 10 	call	0x20fa	; 0x20fa <micUsart0SetParityMode>
		micUsart0SetStopBits( USART_1_STOP_BIT ) ;
    1338:	80 e0       	ldi	r24, 0x00	; 0
    133a:	90 e0       	ldi	r25, 0x00	; 0
    133c:	0e 94 8f 10 	call	0x211e	; 0x211e <micUsart0SetStopBits>
		micUsart0SetTransmitterEnable();
    1340:	0e 94 21 10 	call	0x2042	; 0x2042 <micUsart0SetTransmitterEnable>
		micUsart0SetReceiverEnable();
    1344:	0e 94 3d 10 	call	0x207a	; 0x207a <micUsart0SetReceiverEnable>
		micUsart0SetRxInterrupt();
    1348:	0e 94 a1 10 	call	0x2142	; 0x2142 <micUsart0SetRxInterrupt>

	#endif
			
	#ifdef CONF_UART_1_INDEX
				
		UBRR1 = 0x0010U;
    134c:	d0 93 cd 00 	sts	0x00CD, r29
    1350:	c0 93 cc 00 	sts	0x00CC, r28
		micUsart1SetDataSize( USART_8_BITS_DATA ) ;
    1354:	83 e0       	ldi	r24, 0x03	; 3
    1356:	90 e0       	ldi	r25, 0x00	; 0
    1358:	0e 94 6b 10 	call	0x20d6	; 0x20d6 <micUsart1SetDataSize>
		micUsart1SetParityMode( USART_NO_PARITY ) ;
    135c:	80 e0       	ldi	r24, 0x00	; 0
    135e:	90 e0       	ldi	r25, 0x00	; 0
    1360:	0e 94 86 10 	call	0x210c	; 0x210c <micUsart1SetParityMode>
		micUsart1SetStopBits( USART_1_STOP_BIT ) ;
    1364:	80 e0       	ldi	r24, 0x00	; 0
    1366:	90 e0       	ldi	r25, 0x00	; 0
    1368:	0e 94 98 10 	call	0x2130	; 0x2130 <micUsart1SetStopBits>
		micUsart1SetTransmitterEnable();
    136c:	0e 94 28 10 	call	0x2050	; 0x2050 <micUsart1SetTransmitterEnable>
		micUsart1SetReceiverEnable();
    1370:	0e 94 44 10 	call	0x2088	; 0x2088 <micUsart1SetReceiverEnable>
		micUsart1SetRxInterrupt();
    1374:	0e 94 a8 10 	call	0x2150	; 0x2150 <micUsart1SetRxInterrupt>

	#endif
}
    1378:	df 91       	pop	r29
    137a:	cf 91       	pop	r28
    137c:	08 95       	ret

0000137e <DrvUartDirectSendBytes>:

//envoie d'octets sur la liason serie en direct sans IT
Boolean DrvUartDirectSendBytes( const Int8U index_uart , const Int8U* ptr_byte_to_send , const Int8U nb_bytes )
{
    137e:	cf 93       	push	r28
    1380:	df 93       	push	r29
	Boolean o_success = FALSE;
	Int8U loop_send;
	if( index_uart== E_USART_0 )
    1382:	88 23       	and	r24, r24
    1384:	99 f4       	brne	.+38     	; 0x13ac <DrvUartDirectSendBytes+0x2e>
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    1386:	44 23       	and	r20, r20
    1388:	89 f0       	breq	.+34     	; 0x13ac <DrvUartDirectSendBytes+0x2e>
    138a:	a6 2f       	mov	r26, r22
    138c:	b7 2f       	mov	r27, r23
    138e:	90 e0       	ldi	r25, 0x00	; 0
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR0A & (1<<UDRE0)) );
    1390:	e0 ec       	ldi	r30, 0xC0	; 192
    1392:	f0 e0       	ldi	r31, 0x00	; 0
			UDR0 = ptr_byte_to_send [ loop_send ];
    1394:	c6 ec       	ldi	r28, 0xC6	; 198
    1396:	d0 e0       	ldi	r29, 0x00	; 0
	if( index_uart== E_USART_0 )
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR0A & (1<<UDRE0)) );
    1398:	80 81       	ld	r24, Z
    139a:	85 ff       	sbrs	r24, 5
    139c:	fd cf       	rjmp	.-6      	; 0x1398 <DrvUartDirectSendBytes+0x1a>
			UDR0 = ptr_byte_to_send [ loop_send ];
    139e:	8d 91       	ld	r24, X+
    13a0:	88 83       	st	Y, r24
{
	Boolean o_success = FALSE;
	Int8U loop_send;
	if( index_uart== E_USART_0 )
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    13a2:	9f 5f       	subi	r25, 0xFF	; 255
    13a4:	94 17       	cp	r25, r20
    13a6:	c1 f7       	brne	.-16     	; 0x1398 <DrvUartDirectSendBytes+0x1a>
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR0A & (1<<UDRE0)) );
			UDR0 = ptr_byte_to_send [ loop_send ];
			o_success = TRUE;
    13a8:	81 e0       	ldi	r24, 0x01	; 1
    13aa:	18 c0       	rjmp	.+48     	; 0x13dc <DrvUartDirectSendBytes+0x5e>
		}			
	}
	if( index_uart == E_USART_1 )
    13ac:	81 30       	cpi	r24, 0x01	; 1
    13ae:	99 f4       	brne	.+38     	; 0x13d6 <DrvUartDirectSendBytes+0x58>
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    13b0:	44 23       	and	r20, r20
    13b2:	99 f0       	breq	.+38     	; 0x13da <DrvUartDirectSendBytes+0x5c>
    13b4:	a6 2f       	mov	r26, r22
    13b6:	b7 2f       	mov	r27, r23
    13b8:	90 e0       	ldi	r25, 0x00	; 0
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR1A & (1<<UDRE1)) );
    13ba:	e8 ec       	ldi	r30, 0xC8	; 200
    13bc:	f0 e0       	ldi	r31, 0x00	; 0
			UDR1 = ptr_byte_to_send [ loop_send ];
    13be:	ce ec       	ldi	r28, 0xCE	; 206
    13c0:	d0 e0       	ldi	r29, 0x00	; 0
	if( index_uart == E_USART_1 )
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR1A & (1<<UDRE1)) );
    13c2:	80 81       	ld	r24, Z
    13c4:	85 ff       	sbrs	r24, 5
    13c6:	fd cf       	rjmp	.-6      	; 0x13c2 <DrvUartDirectSendBytes+0x44>
			UDR1 = ptr_byte_to_send [ loop_send ];
    13c8:	8d 91       	ld	r24, X+
    13ca:	88 83       	st	Y, r24
			o_success = TRUE;
		}			
	}
	if( index_uart == E_USART_1 )
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    13cc:	9f 5f       	subi	r25, 0xFF	; 255
    13ce:	94 17       	cp	r25, r20
    13d0:	c1 f7       	brne	.-16     	; 0x13c2 <DrvUartDirectSendBytes+0x44>
		{
			//on attend que le registre d'envoie soit vide
			while ( !( UCSR1A & (1<<UDRE1)) );
			UDR1 = ptr_byte_to_send [ loop_send ];
			o_success = TRUE;
    13d2:	81 e0       	ldi	r24, 0x01	; 1
    13d4:	03 c0       	rjmp	.+6      	; 0x13dc <DrvUartDirectSendBytes+0x5e>
			while ( !( UCSR0A & (1<<UDRE0)) );
			UDR0 = ptr_byte_to_send [ loop_send ];
			o_success = TRUE;
		}			
	}
	if( index_uart == E_USART_1 )
    13d6:	80 e0       	ldi	r24, 0x00	; 0
    13d8:	01 c0       	rjmp	.+2      	; 0x13dc <DrvUartDirectSendBytes+0x5e>
	{
		for ( loop_send = 0U ; loop_send < nb_bytes ; loop_send++ )
    13da:	80 e0       	ldi	r24, 0x00	; 0
			UDR1 = ptr_byte_to_send [ loop_send ];
			o_success = TRUE;
		}
	}	
	return o_success;
}	
    13dc:	df 91       	pop	r29
    13de:	cf 91       	pop	r28
    13e0:	08 95       	ret

000013e2 <DrvUartSendByte>:

//envoie de bytes sur la liason serie
Boolean DrvUartSendByte( const Int8U index_uart , Int8U byte_to_send )
{
	Boolean o_success = FALSE;
	if( index_uart== E_USART_0 )
    13e2:	88 23       	and	r24, r24
    13e4:	49 f4       	brne	.+18     	; 0x13f8 <DrvUartSendByte+0x16>
	{
		//on attend que le registre d'envoie soit vide
		while ( !( UCSR0A & (1<<UDRE0)) );
    13e6:	e0 ec       	ldi	r30, 0xC0	; 192
    13e8:	f0 e0       	ldi	r31, 0x00	; 0
    13ea:	80 81       	ld	r24, Z
    13ec:	85 ff       	sbrs	r24, 5
    13ee:	fd cf       	rjmp	.-6      	; 0x13ea <DrvUartSendByte+0x8>
		UDR0 = byte_to_send;
    13f0:	60 93 c6 00 	sts	0x00C6, r22
		o_success = TRUE;
    13f4:	81 e0       	ldi	r24, 0x01	; 1
    13f6:	08 95       	ret
	}
	else if( index_uart == E_USART_1 )
    13f8:	81 30       	cpi	r24, 0x01	; 1
    13fa:	49 f4       	brne	.+18     	; 0x140e <DrvUartSendByte+0x2c>
	{
		//on attend que le registre d'envoie soit vide
		while ( !( UCSR1A & (1<<UDRE1)) );
    13fc:	e8 ec       	ldi	r30, 0xC8	; 200
    13fe:	f0 e0       	ldi	r31, 0x00	; 0
    1400:	80 81       	ld	r24, Z
    1402:	85 ff       	sbrs	r24, 5
    1404:	fd cf       	rjmp	.-6      	; 0x1400 <DrvUartSendByte+0x1e>
		UDR1 = byte_to_send;
    1406:	60 93 ce 00 	sts	0x00CE, r22
		o_success = TRUE;
    140a:	81 e0       	ldi	r24, 0x01	; 1
    140c:	08 95       	ret


//envoie de bytes sur la liason serie
Boolean DrvUartSendByte( const Int8U index_uart , Int8U byte_to_send )
{
	Boolean o_success = FALSE;
    140e:	80 e0       	ldi	r24, 0x00	; 0
		while ( !( UCSR1A & (1<<UDRE1)) );
		UDR1 = byte_to_send;
		o_success = TRUE;
	}
	return o_success;
}	
    1410:	08 95       	ret

00001412 <DrvUart0ReadMessage>:

//on recupere le message
void DrvUart0ReadMessage( Int8U *i_message, Int8U *i_message_len )
{
    1412:	cf 93       	push	r28
    1414:	df 93       	push	r29
    1416:	ac 01       	movw	r20, r24
	//on enregistre le message 
	for ( Int8U loop_send = 0U ; loop_send < in_message_len_0 ; loop_send++)
    1418:	80 91 1b 01 	lds	r24, 0x011B
    141c:	88 23       	and	r24, r24
    141e:	91 f0       	breq	.+36     	; 0x1444 <DrvUart0ReadMessage+0x32>
    1420:	a0 e0       	ldi	r26, 0x00	; 0
	{
		i_message[ loop_send ] = in_message_0[ loop_send ];
    1422:	25 e8       	ldi	r18, 0x85	; 133
    1424:	31 e0       	ldi	r19, 0x01	; 1
    1426:	8a 2f       	mov	r24, r26
    1428:	90 e0       	ldi	r25, 0x00	; 0
    142a:	f9 01       	movw	r30, r18
    142c:	e8 0f       	add	r30, r24
    142e:	f9 1f       	adc	r31, r25
    1430:	e0 81       	ld	r30, Z
    1432:	84 0f       	add	r24, r20
    1434:	95 1f       	adc	r25, r21
    1436:	ec 01       	movw	r28, r24
    1438:	e8 83       	st	Y, r30

//on recupere le message
void DrvUart0ReadMessage( Int8U *i_message, Int8U *i_message_len )
{
	//on enregistre le message 
	for ( Int8U loop_send = 0U ; loop_send < in_message_len_0 ; loop_send++)
    143a:	af 5f       	subi	r26, 0xFF	; 255
    143c:	80 91 1b 01 	lds	r24, 0x011B
    1440:	a8 17       	cp	r26, r24
    1442:	88 f3       	brcs	.-30     	; 0x1426 <DrvUart0ReadMessage+0x14>
	{
		i_message[ loop_send ] = in_message_0[ loop_send ];
	} 
	*i_message_len = in_message_len_0;
    1444:	fb 01       	movw	r30, r22
    1446:	80 83       	st	Z, r24
}
    1448:	df 91       	pop	r29
    144a:	cf 91       	pop	r28
    144c:	08 95       	ret

0000144e <DrvUartSetPtrfctReceiveComplete>:

//reception d'octets sur la liason serie
void DrvUartSetPtrfctReceiveComplete( const Int8U index_uart , ptrfct_Isr_Callback_Uart_RX ptrfct )
{
	#ifdef CONF_UART_0_INDEX
		if(index_uart == CONF_UART_0_INDEX)
    144e:	88 23       	and	r24, r24
    1450:	29 f4       	brne	.+10     	; 0x145c <DrvUartSetPtrfctReceiveComplete+0xe>
		{
			loc_ptrfct_Isr_Callback_Uart0_RX = ptrfct ;
    1452:	70 93 1f 01 	sts	0x011F, r23
    1456:	60 93 1e 01 	sts	0x011E, r22
    145a:	08 95       	ret
		}
	#endif
	#ifdef CONF_UART_1_INDEX
		if(index_uart == CONF_UART_1_INDEX)
    145c:	81 30       	cpi	r24, 0x01	; 1
    145e:	21 f4       	brne	.+8      	; 0x1468 <DrvUartSetPtrfctReceiveComplete+0x1a>
		{
			loc_ptrfct_Isr_Callback_Uart1_RX = ptrfct ;
    1460:	70 93 1d 01 	sts	0x011D, r23
    1464:	60 93 1c 01 	sts	0x011C, r22
    1468:	08 95       	ret

0000146a <__vector_20>:
//UART0
//-------------------

//ISR uart octet recu 
ISR(USART0_RX_vect)
{
    146a:	1f 92       	push	r1
    146c:	0f 92       	push	r0
    146e:	0f b6       	in	r0, 0x3f	; 63
    1470:	0f 92       	push	r0
    1472:	0b b6       	in	r0, 0x3b	; 59
    1474:	0f 92       	push	r0
    1476:	11 24       	eor	r1, r1
    1478:	2f 93       	push	r18
    147a:	3f 93       	push	r19
    147c:	4f 93       	push	r20
    147e:	5f 93       	push	r21
    1480:	6f 93       	push	r22
    1482:	7f 93       	push	r23
    1484:	8f 93       	push	r24
    1486:	9f 93       	push	r25
    1488:	af 93       	push	r26
    148a:	bf 93       	push	r27
    148c:	ef 93       	push	r30
    148e:	ff 93       	push	r31
	#ifdef CONF_UART_0_INDEX	
		Int8U rcv_byte = 0U;
		//on enregistre l'octet recu
		rcv_byte = UDR0;
    1490:	80 91 c6 00 	lds	r24, 0x00C6
		//si on a deja recu le start frame
		if( start_frame_uart_0 == FALSE )
    1494:	90 91 19 01 	lds	r25, 0x0119
    1498:	99 23       	and	r25, r25
    149a:	51 f4       	brne	.+20     	; 0x14b0 <__vector_20+0x46>
        {
			//si c'est un debut de trame
			if(rcv_byte == '*' )
    149c:	8a 32       	cpi	r24, 0x2A	; 42
    149e:	d1 f5       	brne	.+116    	; 0x1514 <__vector_20+0xaa>
			{
				buff_uart_0[ 0U ] = '*';
    14a0:	80 93 b7 01 	sts	0x01B7, r24
				ptr_buff_uart_0 = 1U;
    14a4:	81 e0       	ldi	r24, 0x01	; 1
    14a6:	80 93 1a 01 	sts	0x011A, r24
				//on a recu le start frame
				start_frame_uart_0 = TRUE;
    14aa:	80 93 19 01 	sts	0x0119, r24
    14ae:	32 c0       	rjmp	.+100    	; 0x1514 <__vector_20+0xaa>
			}
		}
		else
		{
			//on charge le message dans le buff_uart_0er
			buff_uart_0[ptr_buff_uart_0] = rcv_byte;
    14b0:	30 91 1a 01 	lds	r19, 0x011A
    14b4:	47 eb       	ldi	r20, 0xB7	; 183
    14b6:	51 e0       	ldi	r21, 0x01	; 1
    14b8:	fa 01       	movw	r30, r20
    14ba:	e3 0f       	add	r30, r19
    14bc:	f1 1d       	adc	r31, r1
    14be:	80 83       	st	Z, r24
			ptr_buff_uart_0++;	
    14c0:	23 2f       	mov	r18, r19
    14c2:	2f 5f       	subi	r18, 0xFF	; 255
    14c4:	20 93 1a 01 	sts	0x011A, r18
			if(( buff_uart_0[ptr_buff_uart_0 - 1U] == '#' ) && ( buff_uart_0[ptr_buff_uart_0 - 2U] == '#' ))
    14c8:	82 2f       	mov	r24, r18
    14ca:	90 e0       	ldi	r25, 0x00	; 0
    14cc:	48 0f       	add	r20, r24
    14ce:	59 1f       	adc	r21, r25
    14d0:	fa 01       	movw	r30, r20
    14d2:	31 97       	sbiw	r30, 0x01	; 1
    14d4:	40 81       	ld	r20, Z
    14d6:	43 32       	cpi	r20, 0x23	; 35
    14d8:	e9 f4       	brne	.+58     	; 0x1514 <__vector_20+0xaa>
    14da:	8b 54       	subi	r24, 0x4B	; 75
    14dc:	9e 4f       	sbci	r25, 0xFE	; 254
    14de:	fc 01       	movw	r30, r24
    14e0:	80 81       	ld	r24, Z
    14e2:	83 32       	cpi	r24, 0x23	; 35
    14e4:	b9 f4       	brne	.+46     	; 0x1514 <__vector_20+0xaa>
			{
				//on charge le message
				for ( Int8U loop_send = 0U ; loop_send < ptr_buff_uart_0 ; loop_send++)
    14e6:	22 23       	and	r18, r18
    14e8:	69 f0       	breq	.+26     	; 0x1504 <__vector_20+0x9a>
    14ea:	e7 eb       	ldi	r30, 0xB7	; 183
    14ec:	f1 e0       	ldi	r31, 0x01	; 1
    14ee:	a5 e8       	ldi	r26, 0x85	; 133
    14f0:	b1 e0       	ldi	r27, 0x01	; 1

//UART0
//-------------------

//ISR uart octet recu 
ISR(USART0_RX_vect)
    14f2:	cf 01       	movw	r24, r30
    14f4:	01 96       	adiw	r24, 0x01	; 1
    14f6:	83 0f       	add	r24, r19
    14f8:	91 1d       	adc	r25, r1
			if(( buff_uart_0[ptr_buff_uart_0 - 1U] == '#' ) && ( buff_uart_0[ptr_buff_uart_0 - 2U] == '#' ))
			{
				//on charge le message
				for ( Int8U loop_send = 0U ; loop_send < ptr_buff_uart_0 ; loop_send++)
				{
					in_message_0[ loop_send ] = buff_uart_0[ loop_send ];
    14fa:	31 91       	ld	r19, Z+
    14fc:	3d 93       	st	X+, r19
			buff_uart_0[ptr_buff_uart_0] = rcv_byte;
			ptr_buff_uart_0++;	
			if(( buff_uart_0[ptr_buff_uart_0 - 1U] == '#' ) && ( buff_uart_0[ptr_buff_uart_0 - 2U] == '#' ))
			{
				//on charge le message
				for ( Int8U loop_send = 0U ; loop_send < ptr_buff_uart_0 ; loop_send++)
    14fe:	e8 17       	cp	r30, r24
    1500:	f9 07       	cpc	r31, r25
    1502:	d9 f7       	brne	.-10     	; 0x14fa <__vector_20+0x90>
				{
					in_message_0[ loop_send ] = buff_uart_0[ loop_send ];
				} 
				//on stock la taille
				in_message_len_0 = ptr_buff_uart_0;
    1504:	20 93 1b 01 	sts	0x011B, r18
				//on attend le start frame
				start_frame_uart_0 = FALSE;				
    1508:	10 92 19 01 	sts	0x0119, r1
				//on lance l'event
				DrvEventAddEvent( CONF_EVENT_UART_MSG_RCV );
    150c:	84 e0       	ldi	r24, 0x04	; 4
    150e:	90 e0       	ldi	r25, 0x00	; 0
    1510:	0e 94 2e 03 	call	0x65c	; 0x65c <DrvEventAddEvent>
			}			
		}		
	#endif
}
    1514:	ff 91       	pop	r31
    1516:	ef 91       	pop	r30
    1518:	bf 91       	pop	r27
    151a:	af 91       	pop	r26
    151c:	9f 91       	pop	r25
    151e:	8f 91       	pop	r24
    1520:	7f 91       	pop	r23
    1522:	6f 91       	pop	r22
    1524:	5f 91       	pop	r21
    1526:	4f 91       	pop	r20
    1528:	3f 91       	pop	r19
    152a:	2f 91       	pop	r18
    152c:	0f 90       	pop	r0
    152e:	0b be       	out	0x3b, r0	; 59
    1530:	0f 90       	pop	r0
    1532:	0f be       	out	0x3f, r0	; 63
    1534:	0f 90       	pop	r0
    1536:	1f 90       	pop	r1
    1538:	18 95       	reti

0000153a <micAdcSetReferenceSelectionBits>:

//Set the REFS1:0: Reference Selection Bits
Boolean micAdcSetReferenceSelectionBits( EAdcReferenceSelectionBits mode ) 
{
	Boolean o_success = TRUE;
	ADMUX = ( ADMUX & ~( ( 1U << REFS1 ) | ( 1U << REFS0 ) ) ) |\
    153a:	ec e7       	ldi	r30, 0x7C	; 124
    153c:	f0 e0       	ldi	r31, 0x00	; 0
    153e:	90 81       	ld	r25, Z
    1540:	80 7c       	andi	r24, 0xC0	; 192
    1542:	9f 73       	andi	r25, 0x3F	; 63
    1544:	98 2b       	or	r25, r24
    1546:	90 83       	st	Z, r25
             ( mode   &  ( ( 1U << REFS1 ) | ( 1U << REFS0 ) ) );
	return o_success;
}
    1548:	81 e0       	ldi	r24, 0x01	; 1
    154a:	08 95       	ret

0000154c <micAdcSetLeftAdjustResult>:

//Set the ADLAR: ADC Left Adjust Result
Boolean micAdcSetLeftAdjustResult( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADMUX,ADLAR,TRUE);
    154c:	ec e7       	ldi	r30, 0x7C	; 124
    154e:	f0 e0       	ldi	r31, 0x00	; 0
    1550:	80 81       	ld	r24, Z
    1552:	80 62       	ori	r24, 0x20	; 32
    1554:	80 83       	st	Z, r24
	return o_success;
}
    1556:	81 e0       	ldi	r24, 0x01	; 1
    1558:	08 95       	ret

0000155a <micAdcGetLeftAdjustResult>:

//Get the ADLAR: ADC Left Adjust Result
Boolean micAdcGetLeftAdjustResult( void ) 
{
	return (Boolean)(ADMUX & ( 1 << ADLAR) >> ADLAR);
    155a:	80 91 7c 00 	lds	r24, 0x007C
}
    155e:	81 70       	andi	r24, 0x01	; 1
    1560:	08 95       	ret

00001562 <micAdcClearLeftAdjustResult>:

//Clear the ADLAR: ADC Left Adjust Result
Boolean micAdcClearLeftAdjustResult( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADMUX,ADLAR,FALSE);
    1562:	ec e7       	ldi	r30, 0x7C	; 124
    1564:	f0 e0       	ldi	r31, 0x00	; 0
    1566:	80 81       	ld	r24, Z
    1568:	8f 7d       	andi	r24, 0xDF	; 223
    156a:	80 83       	st	Z, r24
	return o_success;
}
    156c:	81 e0       	ldi	r24, 0x01	; 1
    156e:	08 95       	ret

00001570 <micAdcSetAnalogChannelandGainSelectionBits>:

//Set the MUX4:0: Analog Channel and Gain Selection Bits
Boolean micAdcSetAnalogChannelandGainSelectionBits( EAdcChannelSelection adc_channel ) 
{
	Boolean o_success = TRUE;
	ADMUX = (ADMUX & ~( (1U << MUX4) | (1U << MUX3) | (1U << MUX2) | (1U << MUX1) | (1U << MUX0) )) |
    1570:	ec e7       	ldi	r30, 0x7C	; 124
    1572:	f0 e0       	ldi	r31, 0x00	; 0
    1574:	90 81       	ld	r25, Z
    1576:	8f 71       	andi	r24, 0x1F	; 31
    1578:	90 7e       	andi	r25, 0xE0	; 224
    157a:	98 2b       	or	r25, r24
    157c:	90 83       	st	Z, r25
	         (adc_channel & ( (1U << MUX4) | (1U << MUX3) | (1U << MUX2) | (1U << MUX1) | (1U << MUX0) ) );
	return o_success;
}
    157e:	81 e0       	ldi	r24, 0x01	; 1
    1580:	08 95       	ret

00001582 <micAdcGetAnalogChannelandGainSelectionBits>:

//Get the MUX4:0: Analog Channel and Gain Selection Bits
EAdcChannelSelection micAdcGetAnalogChannelandGainSelectionBits( void ) 
{
	return (EAdcChannelSelection)( ADMUX & ( (1U << MUX4) | (1U << MUX3) | (1U << MUX2) | (1U << MUX1) | (1U << MUX0) ) );
    1582:	80 91 7c 00 	lds	r24, 0x007C
    1586:	90 e0       	ldi	r25, 0x00	; 0
    1588:	8f 71       	andi	r24, 0x1F	; 31
    158a:	90 70       	andi	r25, 0x00	; 0
}
    158c:	08 95       	ret

0000158e <micAdcSetAdcEnable>:

//Set the ADEN: ADC Enable
Boolean micAdcSetAdcEnable( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADEN,TRUE);
    158e:	ea e7       	ldi	r30, 0x7A	; 122
    1590:	f0 e0       	ldi	r31, 0x00	; 0
    1592:	80 81       	ld	r24, Z
    1594:	80 68       	ori	r24, 0x80	; 128
    1596:	80 83       	st	Z, r24
	return o_success;
}
    1598:	81 e0       	ldi	r24, 0x01	; 1
    159a:	08 95       	ret

0000159c <micAdcSetAdcDisable>:

//Set the ADEN: ADC Disable
Boolean micAdcSetAdcDisable( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADEN,FALSE);
    159c:	ea e7       	ldi	r30, 0x7A	; 122
    159e:	f0 e0       	ldi	r31, 0x00	; 0
    15a0:	80 81       	ld	r24, Z
    15a2:	8f 77       	andi	r24, 0x7F	; 127
    15a4:	80 83       	st	Z, r24
	return o_success;
}
    15a6:	81 e0       	ldi	r24, 0x01	; 1
    15a8:	08 95       	ret

000015aa <micAdcSetStartConversion>:

//Set the ADSC: ADC Start Conversion
Boolean micAdcSetStartConversion( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADSC,TRUE);
    15aa:	ea e7       	ldi	r30, 0x7A	; 122
    15ac:	f0 e0       	ldi	r31, 0x00	; 0
    15ae:	80 81       	ld	r24, Z
    15b0:	80 64       	ori	r24, 0x40	; 64
    15b2:	80 83       	st	Z, r24
	return o_success;
}
    15b4:	81 e0       	ldi	r24, 0x01	; 1
    15b6:	08 95       	ret

000015b8 <micAdcSetAutoTriggerEnable>:

//Set the ADATE: ADC Auto Trigger Enable
Boolean micAdcSetAutoTriggerEnable( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADATE,TRUE);
    15b8:	ea e7       	ldi	r30, 0x7A	; 122
    15ba:	f0 e0       	ldi	r31, 0x00	; 0
    15bc:	80 81       	ld	r24, Z
    15be:	80 62       	ori	r24, 0x20	; 32
    15c0:	80 83       	st	Z, r24
	return o_success;
}
    15c2:	81 e0       	ldi	r24, 0x01	; 1
    15c4:	08 95       	ret

000015c6 <micAdcSetAutoTriggerDisable>:

//Set the ADATE: ADC Auto Trigger Disable
Boolean micAdcSetAutoTriggerDisable( void ) 
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADATE,FALSE);
    15c6:	ea e7       	ldi	r30, 0x7A	; 122
    15c8:	f0 e0       	ldi	r31, 0x00	; 0
    15ca:	80 81       	ld	r24, Z
    15cc:	8f 7d       	andi	r24, 0xDF	; 223
    15ce:	80 83       	st	Z, r24
	return o_success;
}
    15d0:	81 e0       	ldi	r24, 0x01	; 1
    15d2:	08 95       	ret

000015d4 <micAdcClearConversionCompletedFlag>:
//Clear the ADIF: ADC Interrupt Flag
Boolean micAdcClearConversionCompletedFlag(void) 
{
	Boolean o_success = TRUE;
	// To avoid to restart a conversion when clearing ADIF
	ADCSRA = ( ADCSRA & ~( 1U << ADSC ) ) | ( 1U<< ADIF );
    15d4:	ea e7       	ldi	r30, 0x7A	; 122
    15d6:	f0 e0       	ldi	r31, 0x00	; 0
    15d8:	80 81       	ld	r24, Z
    15da:	8f 7a       	andi	r24, 0xAF	; 175
    15dc:	80 61       	ori	r24, 0x10	; 16
    15de:	80 83       	st	Z, r24
	return o_success;
}
    15e0:	81 e0       	ldi	r24, 0x01	; 1
    15e2:	08 95       	ret

000015e4 <micAdcSetInterrupt>:

//Set the ADIE: ADC Interrupt Enable
Boolean micAdcSetInterrupt(void)
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADIE,TRUE);
    15e4:	ea e7       	ldi	r30, 0x7A	; 122
    15e6:	f0 e0       	ldi	r31, 0x00	; 0
    15e8:	80 81       	ld	r24, Z
    15ea:	88 60       	ori	r24, 0x08	; 8
    15ec:	80 83       	st	Z, r24
	return o_success;
}
    15ee:	81 e0       	ldi	r24, 0x01	; 1
    15f0:	08 95       	ret

000015f2 <micAdcClearInterrupt>:

//Set the ADIE: ADC Interrupt Disable
Boolean micAdcClearInterrupt(void)
{
	Boolean o_success = TRUE;
	BIT_SET(ADCSRA,ADIE,FALSE);
    15f2:	ea e7       	ldi	r30, 0x7A	; 122
    15f4:	f0 e0       	ldi	r31, 0x00	; 0
    15f6:	80 81       	ld	r24, Z
    15f8:	87 7f       	andi	r24, 0xF7	; 247
    15fa:	80 83       	st	Z, r24
	return o_success;
}
    15fc:	81 e0       	ldi	r24, 0x01	; 1
    15fe:	08 95       	ret

00001600 <micAdcSetPrescalerSelectBits>:

//Set the ADPS2:0: ADC Prescaler Select Bits
Boolean micAdcSetPrescalerSelectBits( EAdcClock adc_clock )
{
	Boolean o_success = TRUE;
	ADCSRA = (ADCSRA & ~((1U << ADPS2) | (1U << ADPS1) | (1U << ADPS0))) |\
    1600:	ea e7       	ldi	r30, 0x7A	; 122
    1602:	f0 e0       	ldi	r31, 0x00	; 0
    1604:	90 81       	ld	r25, Z
    1606:	87 70       	andi	r24, 0x07	; 7
    1608:	98 7f       	andi	r25, 0xF8	; 248
    160a:	98 2b       	or	r25, r24
    160c:	90 83       	st	Z, r25
			 (adc_clock & ((1U << ADPS2) | (1U << ADPS1) | (1U << ADPS0)));
	return o_success;
}
    160e:	81 e0       	ldi	r24, 0x01	; 1
    1610:	08 95       	ret

00001612 <micAdcSetAutoTriggerSource>:

//Set the ADTS2:0: ADC Auto Trigger Source
Boolean micAdcSetAutoTriggerSource( EAdcTrigger adc_trigger_source )
{
	Boolean o_success = TRUE;
    ADCSRB = (ADCSRB &  ~((1U << ADTS2) | (1U << ADTS1) | (1U << ADTS0))) |\
    1612:	eb e7       	ldi	r30, 0x7B	; 123
    1614:	f0 e0       	ldi	r31, 0x00	; 0
    1616:	90 81       	ld	r25, Z
    1618:	87 70       	andi	r24, 0x07	; 7
    161a:	98 7f       	andi	r25, 0xF8	; 248
    161c:	98 2b       	or	r25, r24
    161e:	90 83       	st	Z, r25
             (adc_trigger_source &  ((1U << ADTS2) | (1U << ADTS1) | (1U << ADTS0)));
	return o_success;
}
    1620:	81 e0       	ldi	r24, 0x01	; 1
    1622:	08 95       	ret

00001624 <micAdcReadData8>:

//Get the ADC Conversion Result
Int8U micAdcReadData8( void )
{
	if(micAdcGetLeftAdjustResult() == TRUE)
    1624:	0e 94 ad 0a 	call	0x155a	; 0x155a <micAdcGetLeftAdjustResult>
    1628:	81 30       	cpi	r24, 0x01	; 1
    162a:	19 f4       	brne	.+6      	; 0x1632 <micAdcReadData8+0xe>
	{	
		return ADCH;	
    162c:	80 91 79 00 	lds	r24, 0x0079
    1630:	08 95       	ret
	}
	else
	{
		return ADCL;	
    1632:	80 91 78 00 	lds	r24, 0x0078
	}
}
    1636:	08 95       	ret

00001638 <micAdcReadData16>:

//Get the ADC Conversion Result
Int16U micAdcReadData16( void )
{
	return ADC;	
    1638:	80 91 78 00 	lds	r24, 0x0078
    163c:	90 91 79 00 	lds	r25, 0x0079
}
    1640:	08 95       	ret

00001642 <micInterruptMasterControlUnitInterruptVectorSelect>:

//set the IVSEL: Interrupt Vector Select
Boolean micInterruptMasterControlUnitInterruptVectorSelect( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,IVSEL,enable);
    1642:	88 23       	and	r24, r24
    1644:	21 f0       	breq	.+8      	; 0x164e <micInterruptMasterControlUnitInterruptVectorSelect+0xc>
    1646:	85 b7       	in	r24, 0x35	; 53
    1648:	82 60       	ori	r24, 0x02	; 2
    164a:	85 bf       	out	0x35, r24	; 53
    164c:	03 c0       	rjmp	.+6      	; 0x1654 <micInterruptMasterControlUnitInterruptVectorSelect+0x12>
    164e:	85 b7       	in	r24, 0x35	; 53
    1650:	8d 7f       	andi	r24, 0xFD	; 253
    1652:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    1654:	81 e0       	ldi	r24, 0x01	; 1
    1656:	08 95       	ret

00001658 <micInterruptMasterControlUnitInterruptVectorChangeEnable>:

//set the IVCE: Interrupt Vector Change Enable
Boolean micInterruptMasterControlUnitInterruptVectorChangeEnable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,IVCE,enable);
    1658:	88 23       	and	r24, r24
    165a:	21 f0       	breq	.+8      	; 0x1664 <micInterruptMasterControlUnitInterruptVectorChangeEnable+0xc>
    165c:	85 b7       	in	r24, 0x35	; 53
    165e:	81 60       	ori	r24, 0x01	; 1
    1660:	85 bf       	out	0x35, r24	; 53
    1662:	03 c0       	rjmp	.+6      	; 0x166a <micInterruptMasterControlUnitInterruptVectorChangeEnable+0x12>
    1664:	85 b7       	in	r24, 0x35	; 53
    1666:	8e 7f       	andi	r24, 0xFE	; 254
    1668:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    166a:	81 e0       	ldi	r24, 0x01	; 1
    166c:	08 95       	ret

0000166e <micInterruptSenseControlBits0>:

//set the ISC21, ISC20  ISC00, ISC00: External Interrupt 2 - 0 Sense Control Bits
Boolean micInterruptSenseControlBits0( EInterruptTrigger_0  trigger ) 
{
	Boolean o_success = TRUE;
	EICRA |= trigger;
    166e:	e9 e6       	ldi	r30, 0x69	; 105
    1670:	f0 e0       	ldi	r31, 0x00	; 0
    1672:	90 81       	ld	r25, Z
    1674:	89 2b       	or	r24, r25
    1676:	80 83       	st	Z, r24
	return o_success;
}
    1678:	81 e0       	ldi	r24, 0x01	; 1
    167a:	08 95       	ret

0000167c <micInterruptSenseControlBits1>:

//set the ISC21, ISC20  ISC00, ISC00: External Interrupt 2 - 0 Sense Control Bits
Boolean micInterruptSenseControlBits1( EInterruptTrigger_1  trigger ) 
{
	Boolean o_success = TRUE;
	EICRA |= trigger;
    167c:	e9 e6       	ldi	r30, 0x69	; 105
    167e:	f0 e0       	ldi	r31, 0x00	; 0
    1680:	90 81       	ld	r25, Z
    1682:	89 2b       	or	r24, r25
    1684:	80 83       	st	Z, r24
	return o_success;
}
    1686:	81 e0       	ldi	r24, 0x01	; 1
    1688:	08 95       	ret

0000168a <micInterruptSenseControlBits2>:

//set the ISC21, ISC20  ISC00, ISC00: External Interrupt 2 - 0 Sense Control Bits
Boolean micInterruptSenseControlBits2( EInterruptTrigger_2  trigger ) 
{
	Boolean o_success = TRUE;
	EICRA |= trigger;
    168a:	e9 e6       	ldi	r30, 0x69	; 105
    168c:	f0 e0       	ldi	r31, 0x00	; 0
    168e:	90 81       	ld	r25, Z
    1690:	89 2b       	or	r24, r25
    1692:	80 83       	st	Z, r24
	return o_success;
}
    1694:	81 e0       	ldi	r24, 0x01	; 1
    1696:	08 95       	ret

00001698 <micInterruptExternalInterruptRequestEnable0>:

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable0( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIMSK,INT0,enable);
    1698:	88 23       	and	r24, r24
    169a:	11 f0       	breq	.+4      	; 0x16a0 <micInterruptExternalInterruptRequestEnable0+0x8>
    169c:	e8 9a       	sbi	0x1d, 0	; 29
    169e:	01 c0       	rjmp	.+2      	; 0x16a2 <micInterruptExternalInterruptRequestEnable0+0xa>
    16a0:	e8 98       	cbi	0x1d, 0	; 29
	return o_success;
}
    16a2:	81 e0       	ldi	r24, 0x01	; 1
    16a4:	08 95       	ret

000016a6 <micInterruptExternalInterruptRequestEnable1>:

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable1( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIMSK,INT1,enable);
    16a6:	88 23       	and	r24, r24
    16a8:	11 f0       	breq	.+4      	; 0x16ae <micInterruptExternalInterruptRequestEnable1+0x8>
    16aa:	e9 9a       	sbi	0x1d, 1	; 29
    16ac:	01 c0       	rjmp	.+2      	; 0x16b0 <micInterruptExternalInterruptRequestEnable1+0xa>
    16ae:	e9 98       	cbi	0x1d, 1	; 29
	return o_success;
}
    16b0:	81 e0       	ldi	r24, 0x01	; 1
    16b2:	08 95       	ret

000016b4 <micInterruptExternalInterruptRequestEnable2>:

//set the INT2:0: External Interrupt Request 2 - 0 Enable
Boolean micInterruptExternalInterruptRequestEnable2( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIMSK,INT2,enable);
    16b4:	88 23       	and	r24, r24
    16b6:	11 f0       	breq	.+4      	; 0x16bc <micInterruptExternalInterruptRequestEnable2+0x8>
    16b8:	ea 9a       	sbi	0x1d, 2	; 29
    16ba:	01 c0       	rjmp	.+2      	; 0x16be <micInterruptExternalInterruptRequestEnable2+0xa>
    16bc:	ea 98       	cbi	0x1d, 2	; 29
	return o_success;
}
    16be:	81 e0       	ldi	r24, 0x01	; 1
    16c0:	08 95       	ret

000016c2 <micInterruptExternalInterruptFlags0>:

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags0( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIFR,INTF0,enable);
    16c2:	88 23       	and	r24, r24
    16c4:	11 f0       	breq	.+4      	; 0x16ca <micInterruptExternalInterruptFlags0+0x8>
    16c6:	e0 9a       	sbi	0x1c, 0	; 28
    16c8:	01 c0       	rjmp	.+2      	; 0x16cc <micInterruptExternalInterruptFlags0+0xa>
    16ca:	e0 98       	cbi	0x1c, 0	; 28
	return o_success;
}
    16cc:	81 e0       	ldi	r24, 0x01	; 1
    16ce:	08 95       	ret

000016d0 <micInterruptExternalInterruptFlags1>:

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags1( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIFR,INTF1,enable);
    16d0:	88 23       	and	r24, r24
    16d2:	11 f0       	breq	.+4      	; 0x16d8 <micInterruptExternalInterruptFlags1+0x8>
    16d4:	e1 9a       	sbi	0x1c, 1	; 28
    16d6:	01 c0       	rjmp	.+2      	; 0x16da <micInterruptExternalInterruptFlags1+0xa>
    16d8:	e1 98       	cbi	0x1c, 1	; 28
	return o_success;
}
    16da:	81 e0       	ldi	r24, 0x01	; 1
    16dc:	08 95       	ret

000016de <micInterruptExternalInterruptFlags2>:

//set the INTF2:0: External Interrupt Flags 2 - 0
Boolean micInterruptExternalInterruptFlags2( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(EIFR,INTF2,enable);
    16de:	88 23       	and	r24, r24
    16e0:	11 f0       	breq	.+4      	; 0x16e6 <micInterruptExternalInterruptFlags2+0x8>
    16e2:	e2 9a       	sbi	0x1c, 2	; 28
    16e4:	01 c0       	rjmp	.+2      	; 0x16e8 <micInterruptExternalInterruptFlags2+0xa>
    16e6:	e2 98       	cbi	0x1c, 2	; 28
	return o_success;
}
    16e8:	81 e0       	ldi	r24, 0x01	; 1
    16ea:	08 95       	ret

000016ec <micInterruptPinChangeInterruptEnable0>:

//set the PCIE0: Pin Change Interrupt Enable 0
Boolean micInterruptPinChangeInterruptEnable0( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCICR,PCIE0,enable);
    16ec:	88 23       	and	r24, r24
    16ee:	31 f0       	breq	.+12     	; 0x16fc <micInterruptPinChangeInterruptEnable0+0x10>
    16f0:	e8 e6       	ldi	r30, 0x68	; 104
    16f2:	f0 e0       	ldi	r31, 0x00	; 0
    16f4:	80 81       	ld	r24, Z
    16f6:	81 60       	ori	r24, 0x01	; 1
    16f8:	80 83       	st	Z, r24
    16fa:	05 c0       	rjmp	.+10     	; 0x1706 <micInterruptPinChangeInterruptEnable0+0x1a>
    16fc:	e8 e6       	ldi	r30, 0x68	; 104
    16fe:	f0 e0       	ldi	r31, 0x00	; 0
    1700:	80 81       	ld	r24, Z
    1702:	8e 7f       	andi	r24, 0xFE	; 254
    1704:	80 83       	st	Z, r24
	return o_success;
}
    1706:	81 e0       	ldi	r24, 0x01	; 1
    1708:	08 95       	ret

0000170a <micInterruptPinChangeInterruptEnable1>:

//set the PCIE1: Pin Change Interrupt Enable 1
Boolean micInterruptPinChangeInterruptEnable1( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCICR,PCIE1,enable);
    170a:	88 23       	and	r24, r24
    170c:	31 f0       	breq	.+12     	; 0x171a <micInterruptPinChangeInterruptEnable1+0x10>
    170e:	e8 e6       	ldi	r30, 0x68	; 104
    1710:	f0 e0       	ldi	r31, 0x00	; 0
    1712:	80 81       	ld	r24, Z
    1714:	82 60       	ori	r24, 0x02	; 2
    1716:	80 83       	st	Z, r24
    1718:	05 c0       	rjmp	.+10     	; 0x1724 <micInterruptPinChangeInterruptEnable1+0x1a>
    171a:	e8 e6       	ldi	r30, 0x68	; 104
    171c:	f0 e0       	ldi	r31, 0x00	; 0
    171e:	80 81       	ld	r24, Z
    1720:	8d 7f       	andi	r24, 0xFD	; 253
    1722:	80 83       	st	Z, r24
	return o_success;
}
    1724:	81 e0       	ldi	r24, 0x01	; 1
    1726:	08 95       	ret

00001728 <micInterruptPinChangeInterruptEnable2>:

//set the PCIE2: Pin Change Interrupt Enable 2
Boolean micInterruptPinChangeInterruptEnable2( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCICR,PCIE2,enable);
    1728:	88 23       	and	r24, r24
    172a:	31 f0       	breq	.+12     	; 0x1738 <micInterruptPinChangeInterruptEnable2+0x10>
    172c:	e8 e6       	ldi	r30, 0x68	; 104
    172e:	f0 e0       	ldi	r31, 0x00	; 0
    1730:	80 81       	ld	r24, Z
    1732:	84 60       	ori	r24, 0x04	; 4
    1734:	80 83       	st	Z, r24
    1736:	05 c0       	rjmp	.+10     	; 0x1742 <micInterruptPinChangeInterruptEnable2+0x1a>
    1738:	e8 e6       	ldi	r30, 0x68	; 104
    173a:	f0 e0       	ldi	r31, 0x00	; 0
    173c:	80 81       	ld	r24, Z
    173e:	8b 7f       	andi	r24, 0xFB	; 251
    1740:	80 83       	st	Z, r24
	return o_success;
}
    1742:	81 e0       	ldi	r24, 0x01	; 1
    1744:	08 95       	ret

00001746 <micInterruptPinChangeInterruptEnable3>:

//set the PCIE2: Pin Change Interrupt Enable 3
Boolean micInterruptPinChangeInterruptEnable3( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCICR,PCIE3,enable);
    1746:	88 23       	and	r24, r24
    1748:	31 f0       	breq	.+12     	; 0x1756 <micInterruptPinChangeInterruptEnable3+0x10>
    174a:	e8 e6       	ldi	r30, 0x68	; 104
    174c:	f0 e0       	ldi	r31, 0x00	; 0
    174e:	80 81       	ld	r24, Z
    1750:	88 60       	ori	r24, 0x08	; 8
    1752:	80 83       	st	Z, r24
    1754:	05 c0       	rjmp	.+10     	; 0x1760 <micInterruptPinChangeInterruptEnable3+0x1a>
    1756:	e8 e6       	ldi	r30, 0x68	; 104
    1758:	f0 e0       	ldi	r31, 0x00	; 0
    175a:	80 81       	ld	r24, Z
    175c:	87 7f       	andi	r24, 0xF7	; 247
    175e:	80 83       	st	Z, r24
	return o_success;
}
    1760:	81 e0       	ldi	r24, 0x01	; 1
    1762:	08 95       	ret

00001764 <micInterruptPinChangeInterruptFlag0>:

//set the PCIF0: Pin Change Interrupt Flag 0
Boolean micInterruptPinChangeInterruptFlag0( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCIFR,PCIF0,enable);
    1764:	88 23       	and	r24, r24
    1766:	11 f0       	breq	.+4      	; 0x176c <micInterruptPinChangeInterruptFlag0+0x8>
    1768:	d8 9a       	sbi	0x1b, 0	; 27
    176a:	01 c0       	rjmp	.+2      	; 0x176e <micInterruptPinChangeInterruptFlag0+0xa>
    176c:	d8 98       	cbi	0x1b, 0	; 27
	return o_success;
}
    176e:	81 e0       	ldi	r24, 0x01	; 1
    1770:	08 95       	ret

00001772 <micInterruptPinChangeInterruptFlag1>:

//set the PCIF1: Pin Change Interrupt Flag 1
Boolean micInterruptPinChangeInterruptFlag1( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCIFR,PCIF1,enable);
    1772:	88 23       	and	r24, r24
    1774:	11 f0       	breq	.+4      	; 0x177a <micInterruptPinChangeInterruptFlag1+0x8>
    1776:	d9 9a       	sbi	0x1b, 1	; 27
    1778:	01 c0       	rjmp	.+2      	; 0x177c <micInterruptPinChangeInterruptFlag1+0xa>
    177a:	d9 98       	cbi	0x1b, 1	; 27
	return o_success;
}
    177c:	81 e0       	ldi	r24, 0x01	; 1
    177e:	08 95       	ret

00001780 <micInterruptPinChangeInterruptFlag2>:

//set the PCIF2: Pin Change Interrupt Flag 2
Boolean micInterruptPinChangeInterruptFlag2( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCIFR,PCIF2,enable);
    1780:	88 23       	and	r24, r24
    1782:	11 f0       	breq	.+4      	; 0x1788 <micInterruptPinChangeInterruptFlag2+0x8>
    1784:	da 9a       	sbi	0x1b, 2	; 27
    1786:	01 c0       	rjmp	.+2      	; 0x178a <micInterruptPinChangeInterruptFlag2+0xa>
    1788:	da 98       	cbi	0x1b, 2	; 27
	return o_success;
}
    178a:	81 e0       	ldi	r24, 0x01	; 1
    178c:	08 95       	ret

0000178e <micInterruptPinChangeInterruptFlag3>:

//set the PCIF3: Pin Change Interrupt Flag 3
Boolean micInterruptPinChangeInterruptFlag3( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PCIFR,PCIF3,enable);
    178e:	88 23       	and	r24, r24
    1790:	11 f0       	breq	.+4      	; 0x1796 <micInterruptPinChangeInterruptFlag3+0x8>
    1792:	db 9a       	sbi	0x1b, 3	; 27
    1794:	01 c0       	rjmp	.+2      	; 0x1798 <micInterruptPinChangeInterruptFlag3+0xa>
    1796:	db 98       	cbi	0x1b, 3	; 27
	return o_success;
}
    1798:	81 e0       	ldi	r24, 0x01	; 1
    179a:	08 95       	ret

0000179c <micInterruptPinChangeEnableMask3>:

//set the PCINT31:24: Pin Change Enable Mask 31:24
Boolean micInterruptPinChangeEnableMask3( Int8U val ) 
{
	Boolean o_success = TRUE;
	PCMSK3 |= val;
    179c:	e3 e7       	ldi	r30, 0x73	; 115
    179e:	f0 e0       	ldi	r31, 0x00	; 0
    17a0:	90 81       	ld	r25, Z
    17a2:	89 2b       	or	r24, r25
    17a4:	80 83       	st	Z, r24
	return o_success;
}
    17a6:	81 e0       	ldi	r24, 0x01	; 1
    17a8:	08 95       	ret

000017aa <micInterruptPinChangeEnableMask2>:

//set the PCINT23:16: Pin Change Enable Mask 23..16
Boolean micInterruptPinChangeEnableMask2( Int8U val ) 
{
	Boolean o_success = TRUE;
	PCMSK2 |= val;
    17aa:	ed e6       	ldi	r30, 0x6D	; 109
    17ac:	f0 e0       	ldi	r31, 0x00	; 0
    17ae:	90 81       	ld	r25, Z
    17b0:	89 2b       	or	r24, r25
    17b2:	80 83       	st	Z, r24
	return o_success;
}
    17b4:	81 e0       	ldi	r24, 0x01	; 1
    17b6:	08 95       	ret

000017b8 <micInterruptPinChangeEnableMask1>:

//set the PCINT15:8: Pin Change Enable Mask 15..8
Boolean micInterruptPinChangeEnableMask1( Int8U val ) 
{
	Boolean o_success = TRUE;
	PCMSK1 |= val;
    17b8:	ec e6       	ldi	r30, 0x6C	; 108
    17ba:	f0 e0       	ldi	r31, 0x00	; 0
    17bc:	90 81       	ld	r25, Z
    17be:	89 2b       	or	r24, r25
    17c0:	80 83       	st	Z, r24
	return o_success;
}
    17c2:	81 e0       	ldi	r24, 0x01	; 1
    17c4:	08 95       	ret

000017c6 <micInterruptPinChangeEnableMask0>:

//set the PCINT7:0: Pin Change Enable Mask 7..0
Boolean micInterruptPinChangeEnableMask0( Int8U val ) 
{
	Boolean o_success = TRUE;
	PCMSK0 |= val;
    17c6:	eb e6       	ldi	r30, 0x6B	; 107
    17c8:	f0 e0       	ldi	r31, 0x00	; 0
    17ca:	90 81       	ld	r25, Z
    17cc:	89 2b       	or	r24, r25
    17ce:	80 83       	st	Z, r24
	return o_success;
    17d0:	81 e0       	ldi	r24, 0x01	; 1
    17d2:	08 95       	ret

000017d4 <micIoPortsConfigureToToggleLevel>:

//Toggle IO pin
Boolean micIoPortsConfigureToToggleLevel( EIoPin io_pin )
{
	Boolean o_success = TRUE;
	Int8U port = ( io_pin / 8 ) ;
    17d4:	9c 01       	movw	r18, r24
    17d6:	36 95       	lsr	r19
    17d8:	27 95       	ror	r18
    17da:	36 95       	lsr	r19
    17dc:	27 95       	ror	r18
    17de:	36 95       	lsr	r19
    17e0:	27 95       	ror	r18
	Int8U pin =  ( io_pin % 8 ) ;
    17e2:	87 70       	andi	r24, 0x07	; 7
	if( port == 0 )
    17e4:	22 23       	and	r18, r18
    17e6:	69 f4       	brne	.+26     	; 0x1802 <micIoPortsConfigureToToggleLevel+0x2e>
	{
		BIT_TOGGLE(PORTA,pin);
    17e8:	42 b1       	in	r20, 0x02	; 2
    17ea:	21 e0       	ldi	r18, 0x01	; 1
    17ec:	30 e0       	ldi	r19, 0x00	; 0
    17ee:	b9 01       	movw	r22, r18
    17f0:	02 c0       	rjmp	.+4      	; 0x17f6 <micIoPortsConfigureToToggleLevel+0x22>
    17f2:	66 0f       	add	r22, r22
    17f4:	77 1f       	adc	r23, r23
    17f6:	8a 95       	dec	r24
    17f8:	e2 f7       	brpl	.-8      	; 0x17f2 <micIoPortsConfigureToToggleLevel+0x1e>
    17fa:	cb 01       	movw	r24, r22
    17fc:	84 27       	eor	r24, r20
    17fe:	82 b9       	out	0x02, r24	; 2
    1800:	2c c0       	rjmp	.+88     	; 0x185a <micIoPortsConfigureToToggleLevel+0x86>
	}
	else if( port == 1 )
    1802:	21 30       	cpi	r18, 0x01	; 1
    1804:	69 f4       	brne	.+26     	; 0x1820 <micIoPortsConfigureToToggleLevel+0x4c>
	{
		BIT_TOGGLE(PORTB,pin);
    1806:	45 b1       	in	r20, 0x05	; 5
    1808:	21 e0       	ldi	r18, 0x01	; 1
    180a:	30 e0       	ldi	r19, 0x00	; 0
    180c:	b9 01       	movw	r22, r18
    180e:	02 c0       	rjmp	.+4      	; 0x1814 <micIoPortsConfigureToToggleLevel+0x40>
    1810:	66 0f       	add	r22, r22
    1812:	77 1f       	adc	r23, r23
    1814:	8a 95       	dec	r24
    1816:	e2 f7       	brpl	.-8      	; 0x1810 <micIoPortsConfigureToToggleLevel+0x3c>
    1818:	cb 01       	movw	r24, r22
    181a:	84 27       	eor	r24, r20
    181c:	85 b9       	out	0x05, r24	; 5
    181e:	1d c0       	rjmp	.+58     	; 0x185a <micIoPortsConfigureToToggleLevel+0x86>
	}
	else if( port == 2 )
    1820:	22 30       	cpi	r18, 0x02	; 2
    1822:	69 f4       	brne	.+26     	; 0x183e <micIoPortsConfigureToToggleLevel+0x6a>
	{
		BIT_TOGGLE(PORTC,pin);
    1824:	48 b1       	in	r20, 0x08	; 8
    1826:	21 e0       	ldi	r18, 0x01	; 1
    1828:	30 e0       	ldi	r19, 0x00	; 0
    182a:	b9 01       	movw	r22, r18
    182c:	02 c0       	rjmp	.+4      	; 0x1832 <micIoPortsConfigureToToggleLevel+0x5e>
    182e:	66 0f       	add	r22, r22
    1830:	77 1f       	adc	r23, r23
    1832:	8a 95       	dec	r24
    1834:	e2 f7       	brpl	.-8      	; 0x182e <micIoPortsConfigureToToggleLevel+0x5a>
    1836:	cb 01       	movw	r24, r22
    1838:	84 27       	eor	r24, r20
    183a:	88 b9       	out	0x08, r24	; 8
    183c:	0e c0       	rjmp	.+28     	; 0x185a <micIoPortsConfigureToToggleLevel+0x86>
	}
	else if( port == 3 )
    183e:	23 30       	cpi	r18, 0x03	; 3
    1840:	61 f4       	brne	.+24     	; 0x185a <micIoPortsConfigureToToggleLevel+0x86>
	{
		BIT_TOGGLE(PORTD,pin);
    1842:	4b b1       	in	r20, 0x0b	; 11
    1844:	21 e0       	ldi	r18, 0x01	; 1
    1846:	30 e0       	ldi	r19, 0x00	; 0
    1848:	b9 01       	movw	r22, r18
    184a:	02 c0       	rjmp	.+4      	; 0x1850 <micIoPortsConfigureToToggleLevel+0x7c>
    184c:	66 0f       	add	r22, r22
    184e:	77 1f       	adc	r23, r23
    1850:	8a 95       	dec	r24
    1852:	e2 f7       	brpl	.-8      	; 0x184c <micIoPortsConfigureToToggleLevel+0x78>
    1854:	cb 01       	movw	r24, r22
    1856:	84 27       	eor	r24, r20
    1858:	8b b9       	out	0x0b, r24	; 11
	}
	
	return o_success;
}
    185a:	81 e0       	ldi	r24, 0x01	; 1
    185c:	08 95       	ret

0000185e <micIoPortsMasterControlUnitPullUpDisable>:

//set the PUD: PUD: Pull-up Disable
Boolean micIoPortsMasterControlUnitPullUpDisable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,PUD,enable);
    185e:	88 23       	and	r24, r24
    1860:	21 f0       	breq	.+8      	; 0x186a <micIoPortsMasterControlUnitPullUpDisable+0xc>
    1862:	85 b7       	in	r24, 0x35	; 53
    1864:	80 61       	ori	r24, 0x10	; 16
    1866:	85 bf       	out	0x35, r24	; 53
    1868:	03 c0       	rjmp	.+6      	; 0x1870 <micIoPortsMasterControlUnitPullUpDisable+0x12>
    186a:	85 b7       	in	r24, 0x35	; 53
    186c:	8f 7e       	andi	r24, 0xEF	; 239
    186e:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    1870:	81 e0       	ldi	r24, 0x01	; 1
    1872:	08 95       	ret

00001874 <micIoPortsDataRegisterA>:

//set the Port A Data Register
Boolean micIoPortsDataRegisterA( Int8U pin_io, Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PORTA,pin_io,value);
    1874:	66 23       	and	r22, r22
    1876:	69 f0       	breq	.+26     	; 0x1892 <micIoPortsDataRegisterA+0x1e>
    1878:	42 b1       	in	r20, 0x02	; 2
    187a:	21 e0       	ldi	r18, 0x01	; 1
    187c:	30 e0       	ldi	r19, 0x00	; 0
    187e:	b9 01       	movw	r22, r18
    1880:	02 c0       	rjmp	.+4      	; 0x1886 <micIoPortsDataRegisterA+0x12>
    1882:	66 0f       	add	r22, r22
    1884:	77 1f       	adc	r23, r23
    1886:	8a 95       	dec	r24
    1888:	e2 f7       	brpl	.-8      	; 0x1882 <micIoPortsDataRegisterA+0xe>
    188a:	cb 01       	movw	r24, r22
    188c:	84 2b       	or	r24, r20
    188e:	82 b9       	out	0x02, r24	; 2
    1890:	0d c0       	rjmp	.+26     	; 0x18ac <micIoPortsDataRegisterA+0x38>
    1892:	42 b1       	in	r20, 0x02	; 2
    1894:	21 e0       	ldi	r18, 0x01	; 1
    1896:	30 e0       	ldi	r19, 0x00	; 0
    1898:	b9 01       	movw	r22, r18
    189a:	02 c0       	rjmp	.+4      	; 0x18a0 <micIoPortsDataRegisterA+0x2c>
    189c:	66 0f       	add	r22, r22
    189e:	77 1f       	adc	r23, r23
    18a0:	8a 95       	dec	r24
    18a2:	e2 f7       	brpl	.-8      	; 0x189c <micIoPortsDataRegisterA+0x28>
    18a4:	cb 01       	movw	r24, r22
    18a6:	80 95       	com	r24
    18a8:	84 23       	and	r24, r20
    18aa:	82 b9       	out	0x02, r24	; 2
	return o_success;
}
    18ac:	81 e0       	ldi	r24, 0x01	; 1
    18ae:	08 95       	ret

000018b0 <micIoPortsReadDataRegisterA>:

//Read the Port A Data Register
Int8U micIoPortsReadDataRegisterA( void ) 
{
	return PORTA;
    18b0:	82 b1       	in	r24, 0x02	; 2
}
    18b2:	08 95       	ret

000018b4 <micIoPortsDirectionRegisterA>:

//set the Port A Data Direction Register
Boolean micIoPortsDirectionRegisterA( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PORTA,pin_io,value);
    18b4:	66 23       	and	r22, r22
    18b6:	69 f0       	breq	.+26     	; 0x18d2 <micIoPortsDirectionRegisterA+0x1e>
    18b8:	42 b1       	in	r20, 0x02	; 2
    18ba:	21 e0       	ldi	r18, 0x01	; 1
    18bc:	30 e0       	ldi	r19, 0x00	; 0
    18be:	b9 01       	movw	r22, r18
    18c0:	02 c0       	rjmp	.+4      	; 0x18c6 <micIoPortsDirectionRegisterA+0x12>
    18c2:	66 0f       	add	r22, r22
    18c4:	77 1f       	adc	r23, r23
    18c6:	8a 95       	dec	r24
    18c8:	e2 f7       	brpl	.-8      	; 0x18c2 <micIoPortsDirectionRegisterA+0xe>
    18ca:	cb 01       	movw	r24, r22
    18cc:	84 2b       	or	r24, r20
    18ce:	82 b9       	out	0x02, r24	; 2
    18d0:	0d c0       	rjmp	.+26     	; 0x18ec <micIoPortsDirectionRegisterA+0x38>
    18d2:	42 b1       	in	r20, 0x02	; 2
    18d4:	21 e0       	ldi	r18, 0x01	; 1
    18d6:	30 e0       	ldi	r19, 0x00	; 0
    18d8:	b9 01       	movw	r22, r18
    18da:	02 c0       	rjmp	.+4      	; 0x18e0 <micIoPortsDirectionRegisterA+0x2c>
    18dc:	66 0f       	add	r22, r22
    18de:	77 1f       	adc	r23, r23
    18e0:	8a 95       	dec	r24
    18e2:	e2 f7       	brpl	.-8      	; 0x18dc <micIoPortsDirectionRegisterA+0x28>
    18e4:	cb 01       	movw	r24, r22
    18e6:	80 95       	com	r24
    18e8:	84 23       	and	r24, r20
    18ea:	82 b9       	out	0x02, r24	; 2
	return o_success;
}
    18ec:	81 e0       	ldi	r24, 0x01	; 1
    18ee:	08 95       	ret

000018f0 <micIoPortsInputPinsAddressA>:

//set the Port A Input Pins Address
Boolean micIoPortsInputPinsAddressA( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PINA,pin_io,value);
    18f0:	66 23       	and	r22, r22
    18f2:	69 f0       	breq	.+26     	; 0x190e <micIoPortsInputPinsAddressA+0x1e>
    18f4:	40 b1       	in	r20, 0x00	; 0
    18f6:	21 e0       	ldi	r18, 0x01	; 1
    18f8:	30 e0       	ldi	r19, 0x00	; 0
    18fa:	b9 01       	movw	r22, r18
    18fc:	02 c0       	rjmp	.+4      	; 0x1902 <micIoPortsInputPinsAddressA+0x12>
    18fe:	66 0f       	add	r22, r22
    1900:	77 1f       	adc	r23, r23
    1902:	8a 95       	dec	r24
    1904:	e2 f7       	brpl	.-8      	; 0x18fe <micIoPortsInputPinsAddressA+0xe>
    1906:	cb 01       	movw	r24, r22
    1908:	84 2b       	or	r24, r20
    190a:	80 b9       	out	0x00, r24	; 0
    190c:	0d c0       	rjmp	.+26     	; 0x1928 <micIoPortsInputPinsAddressA+0x38>
    190e:	40 b1       	in	r20, 0x00	; 0
    1910:	21 e0       	ldi	r18, 0x01	; 1
    1912:	30 e0       	ldi	r19, 0x00	; 0
    1914:	b9 01       	movw	r22, r18
    1916:	02 c0       	rjmp	.+4      	; 0x191c <micIoPortsInputPinsAddressA+0x2c>
    1918:	66 0f       	add	r22, r22
    191a:	77 1f       	adc	r23, r23
    191c:	8a 95       	dec	r24
    191e:	e2 f7       	brpl	.-8      	; 0x1918 <micIoPortsInputPinsAddressA+0x28>
    1920:	cb 01       	movw	r24, r22
    1922:	80 95       	com	r24
    1924:	84 23       	and	r24, r20
    1926:	80 b9       	out	0x00, r24	; 0
	return o_success;
}
    1928:	81 e0       	ldi	r24, 0x01	; 1
    192a:	08 95       	ret

0000192c <micIoPortsDataRegisterB>:

//set the Port B Data Register
Boolean micIoPortsDataRegisterB( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PORTB,pin_io,value);
    192c:	66 23       	and	r22, r22
    192e:	69 f0       	breq	.+26     	; 0x194a <micIoPortsDataRegisterB+0x1e>
    1930:	45 b1       	in	r20, 0x05	; 5
    1932:	21 e0       	ldi	r18, 0x01	; 1
    1934:	30 e0       	ldi	r19, 0x00	; 0
    1936:	b9 01       	movw	r22, r18
    1938:	02 c0       	rjmp	.+4      	; 0x193e <micIoPortsDataRegisterB+0x12>
    193a:	66 0f       	add	r22, r22
    193c:	77 1f       	adc	r23, r23
    193e:	8a 95       	dec	r24
    1940:	e2 f7       	brpl	.-8      	; 0x193a <micIoPortsDataRegisterB+0xe>
    1942:	cb 01       	movw	r24, r22
    1944:	84 2b       	or	r24, r20
    1946:	85 b9       	out	0x05, r24	; 5
    1948:	0d c0       	rjmp	.+26     	; 0x1964 <micIoPortsDataRegisterB+0x38>
    194a:	45 b1       	in	r20, 0x05	; 5
    194c:	21 e0       	ldi	r18, 0x01	; 1
    194e:	30 e0       	ldi	r19, 0x00	; 0
    1950:	b9 01       	movw	r22, r18
    1952:	02 c0       	rjmp	.+4      	; 0x1958 <micIoPortsDataRegisterB+0x2c>
    1954:	66 0f       	add	r22, r22
    1956:	77 1f       	adc	r23, r23
    1958:	8a 95       	dec	r24
    195a:	e2 f7       	brpl	.-8      	; 0x1954 <micIoPortsDataRegisterB+0x28>
    195c:	cb 01       	movw	r24, r22
    195e:	80 95       	com	r24
    1960:	84 23       	and	r24, r20
    1962:	85 b9       	out	0x05, r24	; 5
	return o_success;
}
    1964:	81 e0       	ldi	r24, 0x01	; 1
    1966:	08 95       	ret

00001968 <micIoPortsReadDataRegisterB>:

//Read the Port B Data Register
Int8U micIoPortsReadDataRegisterB( void ) 
{
	return PORTB;
    1968:	85 b1       	in	r24, 0x05	; 5
}
    196a:	08 95       	ret

0000196c <micIoPortsDirectionRegisterB>:

//set the Port B Data Direction Register
Boolean micIoPortsDirectionRegisterB( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(DDRB,pin_io,value);
    196c:	66 23       	and	r22, r22
    196e:	69 f0       	breq	.+26     	; 0x198a <micIoPortsDirectionRegisterB+0x1e>
    1970:	44 b1       	in	r20, 0x04	; 4
    1972:	21 e0       	ldi	r18, 0x01	; 1
    1974:	30 e0       	ldi	r19, 0x00	; 0
    1976:	b9 01       	movw	r22, r18
    1978:	02 c0       	rjmp	.+4      	; 0x197e <micIoPortsDirectionRegisterB+0x12>
    197a:	66 0f       	add	r22, r22
    197c:	77 1f       	adc	r23, r23
    197e:	8a 95       	dec	r24
    1980:	e2 f7       	brpl	.-8      	; 0x197a <micIoPortsDirectionRegisterB+0xe>
    1982:	cb 01       	movw	r24, r22
    1984:	84 2b       	or	r24, r20
    1986:	84 b9       	out	0x04, r24	; 4
    1988:	0d c0       	rjmp	.+26     	; 0x19a4 <micIoPortsDirectionRegisterB+0x38>
    198a:	44 b1       	in	r20, 0x04	; 4
    198c:	21 e0       	ldi	r18, 0x01	; 1
    198e:	30 e0       	ldi	r19, 0x00	; 0
    1990:	b9 01       	movw	r22, r18
    1992:	02 c0       	rjmp	.+4      	; 0x1998 <micIoPortsDirectionRegisterB+0x2c>
    1994:	66 0f       	add	r22, r22
    1996:	77 1f       	adc	r23, r23
    1998:	8a 95       	dec	r24
    199a:	e2 f7       	brpl	.-8      	; 0x1994 <micIoPortsDirectionRegisterB+0x28>
    199c:	cb 01       	movw	r24, r22
    199e:	80 95       	com	r24
    19a0:	84 23       	and	r24, r20
    19a2:	84 b9       	out	0x04, r24	; 4
	return o_success;
}
    19a4:	81 e0       	ldi	r24, 0x01	; 1
    19a6:	08 95       	ret

000019a8 <micIoPortsInputPinsAddressB>:

//set the Port B Input Pins Address
Boolean micIoPortsInputPinsAddressB( Int8U pin_io , Boolean value ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PINB,pin_io,value);
    19a8:	66 23       	and	r22, r22
    19aa:	69 f0       	breq	.+26     	; 0x19c6 <micIoPortsInputPinsAddressB+0x1e>
    19ac:	43 b1       	in	r20, 0x03	; 3
    19ae:	21 e0       	ldi	r18, 0x01	; 1
    19b0:	30 e0       	ldi	r19, 0x00	; 0
    19b2:	b9 01       	movw	r22, r18
    19b4:	02 c0       	rjmp	.+4      	; 0x19ba <micIoPortsInputPinsAddressB+0x12>
    19b6:	66 0f       	add	r22, r22
    19b8:	77 1f       	adc	r23, r23
    19ba:	8a 95       	dec	r24
    19bc:	e2 f7       	brpl	.-8      	; 0x19b6 <micIoPortsInputPinsAddressB+0xe>
    19be:	cb 01       	movw	r24, r22
    19c0:	84 2b       	or	r24, r20
    19c2:	83 b9       	out	0x03, r24	; 3
    19c4:	0d c0       	rjmp	.+26     	; 0x19e0 <micIoPortsInputPinsAddressB+0x38>
    19c6:	43 b1       	in	r20, 0x03	; 3
    19c8:	21 e0       	ldi	r18, 0x01	; 1
    19ca:	30 e0       	ldi	r19, 0x00	; 0
    19cc:	b9 01       	movw	r22, r18
    19ce:	02 c0       	rjmp	.+4      	; 0x19d4 <micIoPortsInputPinsAddressB+0x2c>
    19d0:	66 0f       	add	r22, r22
    19d2:	77 1f       	adc	r23, r23
    19d4:	8a 95       	dec	r24
    19d6:	e2 f7       	brpl	.-8      	; 0x19d0 <micIoPortsInputPinsAddressB+0x28>
    19d8:	cb 01       	movw	r24, r22
    19da:	80 95       	com	r24
    19dc:	84 23       	and	r24, r20
    19de:	83 b9       	out	0x03, r24	; 3
	return o_success;
}
    19e0:	81 e0       	ldi	r24, 0x01	; 1
    19e2:	08 95       	ret

000019e4 <micIoPortsDataRegisterC>:

//set the Port C Data Register
Boolean micIoPortsDataRegisterC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PORTC,pin_io,value);
    19e4:	66 23       	and	r22, r22
    19e6:	69 f0       	breq	.+26     	; 0x1a02 <micIoPortsDataRegisterC+0x1e>
    19e8:	48 b1       	in	r20, 0x08	; 8
    19ea:	21 e0       	ldi	r18, 0x01	; 1
    19ec:	30 e0       	ldi	r19, 0x00	; 0
    19ee:	b9 01       	movw	r22, r18
    19f0:	02 c0       	rjmp	.+4      	; 0x19f6 <micIoPortsDataRegisterC+0x12>
    19f2:	66 0f       	add	r22, r22
    19f4:	77 1f       	adc	r23, r23
    19f6:	8a 95       	dec	r24
    19f8:	e2 f7       	brpl	.-8      	; 0x19f2 <micIoPortsDataRegisterC+0xe>
    19fa:	cb 01       	movw	r24, r22
    19fc:	84 2b       	or	r24, r20
    19fe:	88 b9       	out	0x08, r24	; 8
    1a00:	0d c0       	rjmp	.+26     	; 0x1a1c <micIoPortsDataRegisterC+0x38>
    1a02:	48 b1       	in	r20, 0x08	; 8
    1a04:	21 e0       	ldi	r18, 0x01	; 1
    1a06:	30 e0       	ldi	r19, 0x00	; 0
    1a08:	b9 01       	movw	r22, r18
    1a0a:	02 c0       	rjmp	.+4      	; 0x1a10 <micIoPortsDataRegisterC+0x2c>
    1a0c:	66 0f       	add	r22, r22
    1a0e:	77 1f       	adc	r23, r23
    1a10:	8a 95       	dec	r24
    1a12:	e2 f7       	brpl	.-8      	; 0x1a0c <micIoPortsDataRegisterC+0x28>
    1a14:	cb 01       	movw	r24, r22
    1a16:	80 95       	com	r24
    1a18:	84 23       	and	r24, r20
    1a1a:	88 b9       	out	0x08, r24	; 8
	return o_success;
}
    1a1c:	81 e0       	ldi	r24, 0x01	; 1
    1a1e:	08 95       	ret

00001a20 <micIoPortsReadDataRegisterC>:

//Read the Port C Data Register
Int8U micIoPortsReadDataRegisterC( void ) 
{
	return PORTC;
    1a20:	88 b1       	in	r24, 0x08	; 8
}
    1a22:	08 95       	ret

00001a24 <micIoPortsDirectionRegisterC>:

//set the Port C Data Direction Register
Boolean micIoPortsDirectionRegisterC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(DDRC,pin_io,value);
    1a24:	66 23       	and	r22, r22
    1a26:	69 f0       	breq	.+26     	; 0x1a42 <micIoPortsDirectionRegisterC+0x1e>
    1a28:	47 b1       	in	r20, 0x07	; 7
    1a2a:	21 e0       	ldi	r18, 0x01	; 1
    1a2c:	30 e0       	ldi	r19, 0x00	; 0
    1a2e:	b9 01       	movw	r22, r18
    1a30:	02 c0       	rjmp	.+4      	; 0x1a36 <micIoPortsDirectionRegisterC+0x12>
    1a32:	66 0f       	add	r22, r22
    1a34:	77 1f       	adc	r23, r23
    1a36:	8a 95       	dec	r24
    1a38:	e2 f7       	brpl	.-8      	; 0x1a32 <micIoPortsDirectionRegisterC+0xe>
    1a3a:	cb 01       	movw	r24, r22
    1a3c:	84 2b       	or	r24, r20
    1a3e:	87 b9       	out	0x07, r24	; 7
    1a40:	0d c0       	rjmp	.+26     	; 0x1a5c <micIoPortsDirectionRegisterC+0x38>
    1a42:	47 b1       	in	r20, 0x07	; 7
    1a44:	21 e0       	ldi	r18, 0x01	; 1
    1a46:	30 e0       	ldi	r19, 0x00	; 0
    1a48:	b9 01       	movw	r22, r18
    1a4a:	02 c0       	rjmp	.+4      	; 0x1a50 <micIoPortsDirectionRegisterC+0x2c>
    1a4c:	66 0f       	add	r22, r22
    1a4e:	77 1f       	adc	r23, r23
    1a50:	8a 95       	dec	r24
    1a52:	e2 f7       	brpl	.-8      	; 0x1a4c <micIoPortsDirectionRegisterC+0x28>
    1a54:	cb 01       	movw	r24, r22
    1a56:	80 95       	com	r24
    1a58:	84 23       	and	r24, r20
    1a5a:	87 b9       	out	0x07, r24	; 7
	return o_success;
}
    1a5c:	81 e0       	ldi	r24, 0x01	; 1
    1a5e:	08 95       	ret

00001a60 <micIoPortsInputPinsAddressC>:

//set the Port C Input Pins Address
Boolean micIoPortsInputPinsAddressC( Int8U pin_io , Boolean value )  
{
	Boolean o_success = TRUE;
	BIT_SET(PINC,pin_io,value);
    1a60:	66 23       	and	r22, r22
    1a62:	69 f0       	breq	.+26     	; 0x1a7e <micIoPortsInputPinsAddressC+0x1e>
    1a64:	46 b1       	in	r20, 0x06	; 6
    1a66:	21 e0       	ldi	r18, 0x01	; 1
    1a68:	30 e0       	ldi	r19, 0x00	; 0
    1a6a:	b9 01       	movw	r22, r18
    1a6c:	02 c0       	rjmp	.+4      	; 0x1a72 <micIoPortsInputPinsAddressC+0x12>
    1a6e:	66 0f       	add	r22, r22
    1a70:	77 1f       	adc	r23, r23
    1a72:	8a 95       	dec	r24
    1a74:	e2 f7       	brpl	.-8      	; 0x1a6e <micIoPortsInputPinsAddressC+0xe>
    1a76:	cb 01       	movw	r24, r22
    1a78:	84 2b       	or	r24, r20
    1a7a:	86 b9       	out	0x06, r24	; 6
    1a7c:	0d c0       	rjmp	.+26     	; 0x1a98 <micIoPortsInputPinsAddressC+0x38>
    1a7e:	46 b1       	in	r20, 0x06	; 6
    1a80:	21 e0       	ldi	r18, 0x01	; 1
    1a82:	30 e0       	ldi	r19, 0x00	; 0
    1a84:	b9 01       	movw	r22, r18
    1a86:	02 c0       	rjmp	.+4      	; 0x1a8c <micIoPortsInputPinsAddressC+0x2c>
    1a88:	66 0f       	add	r22, r22
    1a8a:	77 1f       	adc	r23, r23
    1a8c:	8a 95       	dec	r24
    1a8e:	e2 f7       	brpl	.-8      	; 0x1a88 <micIoPortsInputPinsAddressC+0x28>
    1a90:	cb 01       	movw	r24, r22
    1a92:	80 95       	com	r24
    1a94:	84 23       	and	r24, r20
    1a96:	86 b9       	out	0x06, r24	; 6
	return o_success;
}
    1a98:	81 e0       	ldi	r24, 0x01	; 1
    1a9a:	08 95       	ret

00001a9c <micIoPortsDataRegisterD>:

//set the Port D Data Register
Boolean micIoPortsDataRegisterD( Int8U pin_io , Boolean value )  
{
	Boolean o_suDDess = TRUE;
	BIT_SET(PORTD,pin_io,value);
    1a9c:	66 23       	and	r22, r22
    1a9e:	69 f0       	breq	.+26     	; 0x1aba <micIoPortsDataRegisterD+0x1e>
    1aa0:	4b b1       	in	r20, 0x0b	; 11
    1aa2:	21 e0       	ldi	r18, 0x01	; 1
    1aa4:	30 e0       	ldi	r19, 0x00	; 0
    1aa6:	b9 01       	movw	r22, r18
    1aa8:	02 c0       	rjmp	.+4      	; 0x1aae <micIoPortsDataRegisterD+0x12>
    1aaa:	66 0f       	add	r22, r22
    1aac:	77 1f       	adc	r23, r23
    1aae:	8a 95       	dec	r24
    1ab0:	e2 f7       	brpl	.-8      	; 0x1aaa <micIoPortsDataRegisterD+0xe>
    1ab2:	cb 01       	movw	r24, r22
    1ab4:	84 2b       	or	r24, r20
    1ab6:	8b b9       	out	0x0b, r24	; 11
    1ab8:	0d c0       	rjmp	.+26     	; 0x1ad4 <micIoPortsDataRegisterD+0x38>
    1aba:	4b b1       	in	r20, 0x0b	; 11
    1abc:	21 e0       	ldi	r18, 0x01	; 1
    1abe:	30 e0       	ldi	r19, 0x00	; 0
    1ac0:	b9 01       	movw	r22, r18
    1ac2:	02 c0       	rjmp	.+4      	; 0x1ac8 <micIoPortsDataRegisterD+0x2c>
    1ac4:	66 0f       	add	r22, r22
    1ac6:	77 1f       	adc	r23, r23
    1ac8:	8a 95       	dec	r24
    1aca:	e2 f7       	brpl	.-8      	; 0x1ac4 <micIoPortsDataRegisterD+0x28>
    1acc:	cb 01       	movw	r24, r22
    1ace:	80 95       	com	r24
    1ad0:	84 23       	and	r24, r20
    1ad2:	8b b9       	out	0x0b, r24	; 11
	return o_suDDess;
}
    1ad4:	81 e0       	ldi	r24, 0x01	; 1
    1ad6:	08 95       	ret

00001ad8 <micIoPortsDataRegister>:

//set the Port A|B|C|D Data Register
Boolean micIoPortsDataRegister( Int8U port_name, Int8U pin_io, Boolean value ) 
{
	Boolean o_success = TRUE;
	if( port_name == 0 )
    1ad8:	88 23       	and	r24, r24
    1ada:	29 f4       	brne	.+10     	; 0x1ae6 <micIoPortsDataRegister+0xe>
	{
		micIoPortsDataRegisterA(pin_io,value);
    1adc:	86 2f       	mov	r24, r22
    1ade:	64 2f       	mov	r22, r20
    1ae0:	0e 94 3a 0c 	call	0x1874	; 0x1874 <micIoPortsDataRegisterA>
    1ae4:	14 c0       	rjmp	.+40     	; 0x1b0e <micIoPortsDataRegister+0x36>
	}
	else if( port_name == 1 )
    1ae6:	81 30       	cpi	r24, 0x01	; 1
    1ae8:	29 f4       	brne	.+10     	; 0x1af4 <micIoPortsDataRegister+0x1c>
	{
		micIoPortsDataRegisterB(pin_io,value);
    1aea:	86 2f       	mov	r24, r22
    1aec:	64 2f       	mov	r22, r20
    1aee:	0e 94 96 0c 	call	0x192c	; 0x192c <micIoPortsDataRegisterB>
    1af2:	0d c0       	rjmp	.+26     	; 0x1b0e <micIoPortsDataRegister+0x36>
	}
	else if( port_name == 2 )
    1af4:	82 30       	cpi	r24, 0x02	; 2
    1af6:	29 f4       	brne	.+10     	; 0x1b02 <micIoPortsDataRegister+0x2a>
	{
		micIoPortsDataRegisterC(pin_io,value);
    1af8:	86 2f       	mov	r24, r22
    1afa:	64 2f       	mov	r22, r20
    1afc:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <micIoPortsDataRegisterC>
    1b00:	06 c0       	rjmp	.+12     	; 0x1b0e <micIoPortsDataRegister+0x36>
	}
	else if( port_name == 3 )
    1b02:	83 30       	cpi	r24, 0x03	; 3
    1b04:	21 f4       	brne	.+8      	; 0x1b0e <micIoPortsDataRegister+0x36>
	{
		micIoPortsDataRegisterD(pin_io,value);
    1b06:	86 2f       	mov	r24, r22
    1b08:	64 2f       	mov	r22, r20
    1b0a:	0e 94 4e 0d 	call	0x1a9c	; 0x1a9c <micIoPortsDataRegisterD>
	}
	return o_success;
}
    1b0e:	81 e0       	ldi	r24, 0x01	; 1
    1b10:	08 95       	ret

00001b12 <micIoPortsConfigureToHighLevel>:
	return o_success;
}

//Set IO pin as High Level 
Boolean micIoPortsConfigureToHighLevel( EIoPin io_pin )
{
    1b12:	bc 01       	movw	r22, r24
	Boolean o_success = TRUE;
	Int8U port = ( io_pin / 8 ) ;
    1b14:	96 95       	lsr	r25
    1b16:	87 95       	ror	r24
    1b18:	96 95       	lsr	r25
    1b1a:	87 95       	ror	r24
    1b1c:	96 95       	lsr	r25
    1b1e:	87 95       	ror	r24
	Int8U pin =  ( io_pin % 8 ) ;
    1b20:	67 70       	andi	r22, 0x07	; 7
	micIoPortsDataRegister(port,pin,TRUE);
    1b22:	41 e0       	ldi	r20, 0x01	; 1
    1b24:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <micIoPortsDataRegister>
	
	return o_success;
}
    1b28:	81 e0       	ldi	r24, 0x01	; 1
    1b2a:	08 95       	ret

00001b2c <micIoPortsConfigureToLowLevel>:
	return o_success;
}

//Set IO pin as Low Level 
Boolean micIoPortsConfigureToLowLevel( EIoPin io_pin )
{
    1b2c:	bc 01       	movw	r22, r24
	Boolean o_success = TRUE;
	Int8U port = ( io_pin / 8 ) ;
    1b2e:	96 95       	lsr	r25
    1b30:	87 95       	ror	r24
    1b32:	96 95       	lsr	r25
    1b34:	87 95       	ror	r24
    1b36:	96 95       	lsr	r25
    1b38:	87 95       	ror	r24
	Int8U pin =  ( io_pin % 8 ) ;
    1b3a:	67 70       	andi	r22, 0x07	; 7
	micIoPortsDataRegister(port,pin,FALSE);
    1b3c:	40 e0       	ldi	r20, 0x00	; 0
    1b3e:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <micIoPortsDataRegister>
	
	return o_success;
}
    1b42:	81 e0       	ldi	r24, 0x01	; 1
    1b44:	08 95       	ret

00001b46 <micIoPortsReadDataRegisterD>:
}

//Read the Port D Data Register
Int8U micIoPortsReadDataRegisterD( void ) 
{
	return PORTD;
    1b46:	8b b1       	in	r24, 0x0b	; 11
}
    1b48:	08 95       	ret

00001b4a <micIoPortsDirectionRegisterD>:

//set the Port D Data DireDtion Register
Boolean micIoPortsDirectionRegisterD( Int8U pin_io , Boolean value ) 
{
	Boolean o_suDDess = TRUE;
	BIT_SET(DDRD,pin_io,value);
    1b4a:	66 23       	and	r22, r22
    1b4c:	69 f0       	breq	.+26     	; 0x1b68 <micIoPortsDirectionRegisterD+0x1e>
    1b4e:	4a b1       	in	r20, 0x0a	; 10
    1b50:	21 e0       	ldi	r18, 0x01	; 1
    1b52:	30 e0       	ldi	r19, 0x00	; 0
    1b54:	b9 01       	movw	r22, r18
    1b56:	02 c0       	rjmp	.+4      	; 0x1b5c <micIoPortsDirectionRegisterD+0x12>
    1b58:	66 0f       	add	r22, r22
    1b5a:	77 1f       	adc	r23, r23
    1b5c:	8a 95       	dec	r24
    1b5e:	e2 f7       	brpl	.-8      	; 0x1b58 <micIoPortsDirectionRegisterD+0xe>
    1b60:	cb 01       	movw	r24, r22
    1b62:	84 2b       	or	r24, r20
    1b64:	8a b9       	out	0x0a, r24	; 10
    1b66:	0d c0       	rjmp	.+26     	; 0x1b82 <micIoPortsDirectionRegisterD+0x38>
    1b68:	4a b1       	in	r20, 0x0a	; 10
    1b6a:	21 e0       	ldi	r18, 0x01	; 1
    1b6c:	30 e0       	ldi	r19, 0x00	; 0
    1b6e:	b9 01       	movw	r22, r18
    1b70:	02 c0       	rjmp	.+4      	; 0x1b76 <micIoPortsDirectionRegisterD+0x2c>
    1b72:	66 0f       	add	r22, r22
    1b74:	77 1f       	adc	r23, r23
    1b76:	8a 95       	dec	r24
    1b78:	e2 f7       	brpl	.-8      	; 0x1b72 <micIoPortsDirectionRegisterD+0x28>
    1b7a:	cb 01       	movw	r24, r22
    1b7c:	80 95       	com	r24
    1b7e:	84 23       	and	r24, r20
    1b80:	8a b9       	out	0x0a, r24	; 10
	return o_suDDess;
}
    1b82:	81 e0       	ldi	r24, 0x01	; 1
    1b84:	08 95       	ret

00001b86 <micIoPortsDirectionRegister>:

//set the Port A|B|C|D Data Direction Register
Boolean micIoPortsDirectionRegister( Int8U port_name, Int8U pin_io, Boolean value ) 
{
	Boolean o_success = TRUE;
	if( port_name == 0 )
    1b86:	88 23       	and	r24, r24
    1b88:	29 f4       	brne	.+10     	; 0x1b94 <micIoPortsDirectionRegister+0xe>
	{
		micIoPortsDirectionRegisterA(pin_io,value);
    1b8a:	86 2f       	mov	r24, r22
    1b8c:	64 2f       	mov	r22, r20
    1b8e:	0e 94 5a 0c 	call	0x18b4	; 0x18b4 <micIoPortsDirectionRegisterA>
    1b92:	14 c0       	rjmp	.+40     	; 0x1bbc <micIoPortsDirectionRegister+0x36>
	}
	else if( port_name == 1 )
    1b94:	81 30       	cpi	r24, 0x01	; 1
    1b96:	29 f4       	brne	.+10     	; 0x1ba2 <micIoPortsDirectionRegister+0x1c>
	{
		micIoPortsDirectionRegisterB(pin_io,value);
    1b98:	86 2f       	mov	r24, r22
    1b9a:	64 2f       	mov	r22, r20
    1b9c:	0e 94 b6 0c 	call	0x196c	; 0x196c <micIoPortsDirectionRegisterB>
    1ba0:	0d c0       	rjmp	.+26     	; 0x1bbc <micIoPortsDirectionRegister+0x36>
	}
	else if( port_name == 2 )
    1ba2:	82 30       	cpi	r24, 0x02	; 2
    1ba4:	29 f4       	brne	.+10     	; 0x1bb0 <micIoPortsDirectionRegister+0x2a>
	{
		micIoPortsDirectionRegisterC(pin_io,value);
    1ba6:	86 2f       	mov	r24, r22
    1ba8:	64 2f       	mov	r22, r20
    1baa:	0e 94 12 0d 	call	0x1a24	; 0x1a24 <micIoPortsDirectionRegisterC>
    1bae:	06 c0       	rjmp	.+12     	; 0x1bbc <micIoPortsDirectionRegister+0x36>
	}
	else if( port_name == 3 )
    1bb0:	83 30       	cpi	r24, 0x03	; 3
    1bb2:	21 f4       	brne	.+8      	; 0x1bbc <micIoPortsDirectionRegister+0x36>
	{
		micIoPortsDirectionRegisterD(pin_io,value);
    1bb4:	86 2f       	mov	r24, r22
    1bb6:	64 2f       	mov	r22, r20
    1bb8:	0e 94 a5 0d 	call	0x1b4a	; 0x1b4a <micIoPortsDirectionRegisterD>
	}
	return o_success;
}
    1bbc:	81 e0       	ldi	r24, 0x01	; 1
    1bbe:	08 95       	ret

00001bc0 <micIoPortsConfigureInput>:
	return o_success;
}

//Set IO as input and add pull up if necessary 
Boolean micIoPortsConfigureInput( EIoPin IO, EInputPullUp pull_up_enable )
{
    1bc0:	0f 93       	push	r16
    1bc2:	1f 93       	push	r17
    1bc4:	cf 93       	push	r28
    1bc6:	df 93       	push	r29
    1bc8:	ec 01       	movw	r28, r24
    1bca:	8b 01       	movw	r16, r22
	Boolean o_success = TRUE;
	Int8U port = ( IO / 8 ) ;
    1bcc:	96 95       	lsr	r25
    1bce:	87 95       	ror	r24
    1bd0:	96 95       	lsr	r25
    1bd2:	87 95       	ror	r24
    1bd4:	96 95       	lsr	r25
    1bd6:	87 95       	ror	r24
    1bd8:	d8 2f       	mov	r29, r24
	Int8U pin =  ( IO % 8 ) ;
    1bda:	c7 70       	andi	r28, 0x07	; 7
	micIoPortsDirectionRegister(port,pin,FALSE);
    1bdc:	6c 2f       	mov	r22, r28
    1bde:	40 e0       	ldi	r20, 0x00	; 0
    1be0:	0e 94 c3 0d 	call	0x1b86	; 0x1b86 <micIoPortsDirectionRegister>
	if(pull_up_enable == PORT_PULL_UP)
    1be4:	01 30       	cpi	r16, 0x01	; 1
    1be6:	11 05       	cpc	r17, r1
    1be8:	31 f4       	brne	.+12     	; 0x1bf6 <micIoPortsConfigureInput+0x36>
	{
		micIoPortsDataRegister(port,pin,TRUE);
    1bea:	8d 2f       	mov	r24, r29
    1bec:	6c 2f       	mov	r22, r28
    1bee:	41 e0       	ldi	r20, 0x01	; 1
    1bf0:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <micIoPortsDataRegister>
    1bf4:	05 c0       	rjmp	.+10     	; 0x1c00 <micIoPortsConfigureInput+0x40>
	}
	else
	{
		micIoPortsDataRegister(port,pin,FALSE);
    1bf6:	8d 2f       	mov	r24, r29
    1bf8:	6c 2f       	mov	r22, r28
    1bfa:	40 e0       	ldi	r20, 0x00	; 0
    1bfc:	0e 94 6c 0d 	call	0x1ad8	; 0x1ad8 <micIoPortsDataRegister>
	}		
	
	return o_success;
}
    1c00:	81 e0       	ldi	r24, 0x01	; 1
    1c02:	df 91       	pop	r29
    1c04:	cf 91       	pop	r28
    1c06:	1f 91       	pop	r17
    1c08:	0f 91       	pop	r16
    1c0a:	08 95       	ret

00001c0c <micIoPortsConfigureOutput>:

//////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////

//Set IO pin as output 
Boolean micIoPortsConfigureOutput( EIoPin io_pin )
{
    1c0c:	bc 01       	movw	r22, r24
	Boolean o_success = TRUE;
	Int8U port = ( io_pin / 8 ) ;
    1c0e:	96 95       	lsr	r25
    1c10:	87 95       	ror	r24
    1c12:	96 95       	lsr	r25
    1c14:	87 95       	ror	r24
    1c16:	96 95       	lsr	r25
    1c18:	87 95       	ror	r24
	Int8U pin =  ( io_pin % 8 ) ;
    1c1a:	67 70       	andi	r22, 0x07	; 7
	micIoPortsDirectionRegister(port,pin,TRUE);
    1c1c:	41 e0       	ldi	r20, 0x01	; 1
    1c1e:	0e 94 c3 0d 	call	0x1b86	; 0x1b86 <micIoPortsDirectionRegister>
	
	return o_success;
}
    1c22:	81 e0       	ldi	r24, 0x01	; 1
    1c24:	08 95       	ret

00001c26 <micIoPortsInputPinsAddressD>:

//set the Port D Input Pins Address
Boolean micIoPortsInputPinsAddressD( Int8U pin_io , Boolean value )  
{
	Boolean o_suDDess = TRUE;
	BIT_SET(PIND,pin_io,value);
    1c26:	66 23       	and	r22, r22
    1c28:	69 f0       	breq	.+26     	; 0x1c44 <micIoPortsInputPinsAddressD+0x1e>
    1c2a:	49 b1       	in	r20, 0x09	; 9
    1c2c:	21 e0       	ldi	r18, 0x01	; 1
    1c2e:	30 e0       	ldi	r19, 0x00	; 0
    1c30:	b9 01       	movw	r22, r18
    1c32:	02 c0       	rjmp	.+4      	; 0x1c38 <micIoPortsInputPinsAddressD+0x12>
    1c34:	66 0f       	add	r22, r22
    1c36:	77 1f       	adc	r23, r23
    1c38:	8a 95       	dec	r24
    1c3a:	e2 f7       	brpl	.-8      	; 0x1c34 <micIoPortsInputPinsAddressD+0xe>
    1c3c:	cb 01       	movw	r24, r22
    1c3e:	84 2b       	or	r24, r20
    1c40:	89 b9       	out	0x09, r24	; 9
    1c42:	0d c0       	rjmp	.+26     	; 0x1c5e <micIoPortsInputPinsAddressD+0x38>
    1c44:	49 b1       	in	r20, 0x09	; 9
    1c46:	21 e0       	ldi	r18, 0x01	; 1
    1c48:	30 e0       	ldi	r19, 0x00	; 0
    1c4a:	b9 01       	movw	r22, r18
    1c4c:	02 c0       	rjmp	.+4      	; 0x1c52 <micIoPortsInputPinsAddressD+0x2c>
    1c4e:	66 0f       	add	r22, r22
    1c50:	77 1f       	adc	r23, r23
    1c52:	8a 95       	dec	r24
    1c54:	e2 f7       	brpl	.-8      	; 0x1c4e <micIoPortsInputPinsAddressD+0x28>
    1c56:	cb 01       	movw	r24, r22
    1c58:	80 95       	com	r24
    1c5a:	84 23       	and	r24, r20
    1c5c:	89 b9       	out	0x09, r24	; 9
	return o_suDDess;
    1c5e:	81 e0       	ldi	r24, 0x01	; 1
    1c60:	08 95       	ret

00001c62 <micIoPortsInputPinsAddress>:

//set the Port A|B|C|D Input Pins Address
Boolean micIoPortsInputPinsAddress( Int8U port_name, Int8U pin_io, Boolean value ) 
{
	Boolean o_success = TRUE;
	if( port_name == 0 )
    1c62:	88 23       	and	r24, r24
    1c64:	29 f4       	brne	.+10     	; 0x1c70 <micIoPortsInputPinsAddress+0xe>
	{
		micIoPortsInputPinsAddressA(pin_io,value);
    1c66:	86 2f       	mov	r24, r22
    1c68:	64 2f       	mov	r22, r20
    1c6a:	0e 94 78 0c 	call	0x18f0	; 0x18f0 <micIoPortsInputPinsAddressA>
    1c6e:	14 c0       	rjmp	.+40     	; 0x1c98 <micIoPortsInputPinsAddress+0x36>
	}
	else if( port_name == 1 )
    1c70:	81 30       	cpi	r24, 0x01	; 1
    1c72:	29 f4       	brne	.+10     	; 0x1c7e <micIoPortsInputPinsAddress+0x1c>
	{
		micIoPortsInputPinsAddressB(pin_io,value);
    1c74:	86 2f       	mov	r24, r22
    1c76:	64 2f       	mov	r22, r20
    1c78:	0e 94 d4 0c 	call	0x19a8	; 0x19a8 <micIoPortsInputPinsAddressB>
    1c7c:	0d c0       	rjmp	.+26     	; 0x1c98 <micIoPortsInputPinsAddress+0x36>
	}
	else if( port_name == 2 )
    1c7e:	82 30       	cpi	r24, 0x02	; 2
    1c80:	29 f4       	brne	.+10     	; 0x1c8c <micIoPortsInputPinsAddress+0x2a>
	{
		micIoPortsInputPinsAddressC(pin_io,value);
    1c82:	86 2f       	mov	r24, r22
    1c84:	64 2f       	mov	r22, r20
    1c86:	0e 94 30 0d 	call	0x1a60	; 0x1a60 <micIoPortsInputPinsAddressC>
    1c8a:	06 c0       	rjmp	.+12     	; 0x1c98 <micIoPortsInputPinsAddress+0x36>
	}
	else if( port_name == 3 )
    1c8c:	83 30       	cpi	r24, 0x03	; 3
    1c8e:	21 f4       	brne	.+8      	; 0x1c98 <micIoPortsInputPinsAddress+0x36>
	{
		micIoPortsInputPinsAddressD(pin_io,value);
    1c90:	86 2f       	mov	r24, r22
    1c92:	64 2f       	mov	r22, r20
    1c94:	0e 94 13 0e 	call	0x1c26	; 0x1c26 <micIoPortsInputPinsAddressD>
	}
	return o_success;
}
    1c98:	81 e0       	ldi	r24, 0x01	; 1
    1c9a:	08 95       	ret

00001c9c <micPowerMangementSleepMode>:

//set the SM2:0: Sleep Mode Select Bits 2, 1, and 0
Boolean micPowerMangementSleepMode ( PowerMangementStanbyMode sleep_mode ) 
{
	Boolean o_success = TRUE;
	SMCR |= sleep_mode;
    1c9c:	93 b7       	in	r25, 0x33	; 51
    1c9e:	89 2b       	or	r24, r25
    1ca0:	83 bf       	out	0x33, r24	; 51
	return o_success;
}
    1ca2:	81 e0       	ldi	r24, 0x01	; 1
    1ca4:	08 95       	ret

00001ca6 <micPowerMangementSleepEnable>:

//set the SE: Sleep Enable
Boolean micPowerMangementSleepEnable ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(SMCR,SE,enable);
    1ca6:	88 23       	and	r24, r24
    1ca8:	21 f0       	breq	.+8      	; 0x1cb2 <micPowerMangementSleepEnable+0xc>
    1caa:	83 b7       	in	r24, 0x33	; 51
    1cac:	81 60       	ori	r24, 0x01	; 1
    1cae:	83 bf       	out	0x33, r24	; 51
    1cb0:	03 c0       	rjmp	.+6      	; 0x1cb8 <micPowerMangementSleepEnable+0x12>
    1cb2:	83 b7       	in	r24, 0x33	; 51
    1cb4:	8e 7f       	andi	r24, 0xFE	; 254
    1cb6:	83 bf       	out	0x33, r24	; 51
	return o_success;
}
    1cb8:	81 e0       	ldi	r24, 0x01	; 1
    1cba:	08 95       	ret

00001cbc <micPowerMangementMasterControlUnitBrownOutVoltageSleep>:

//set the BODS: BOD Sleep
Boolean micPowerMangementMasterControlUnitBrownOutVoltageSleep ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,BODS,enable);
    1cbc:	88 23       	and	r24, r24
    1cbe:	21 f0       	breq	.+8      	; 0x1cc8 <micPowerMangementMasterControlUnitBrownOutVoltageSleep+0xc>
    1cc0:	85 b7       	in	r24, 0x35	; 53
    1cc2:	80 64       	ori	r24, 0x40	; 64
    1cc4:	85 bf       	out	0x35, r24	; 53
    1cc6:	03 c0       	rjmp	.+6      	; 0x1cce <micPowerMangementMasterControlUnitBrownOutVoltageSleep+0x12>
    1cc8:	85 b7       	in	r24, 0x35	; 53
    1cca:	8f 7b       	andi	r24, 0xBF	; 191
    1ccc:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    1cce:	81 e0       	ldi	r24, 0x01	; 1
    1cd0:	08 95       	ret

00001cd2 <micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable>:

//set the BODSE: BOD Sleep Enable
Boolean micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(MCUCR,BODSE,enable);
    1cd2:	88 23       	and	r24, r24
    1cd4:	21 f0       	breq	.+8      	; 0x1cde <micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable+0xc>
    1cd6:	85 b7       	in	r24, 0x35	; 53
    1cd8:	80 62       	ori	r24, 0x20	; 32
    1cda:	85 bf       	out	0x35, r24	; 53
    1cdc:	03 c0       	rjmp	.+6      	; 0x1ce4 <micPowerMangementMasterControlUnitBrownOutVoltageSleepEnable+0x12>
    1cde:	85 b7       	in	r24, 0x35	; 53
    1ce0:	8f 7d       	andi	r24, 0xDF	; 223
    1ce2:	85 bf       	out	0x35, r24	; 53
	return o_success;
}
    1ce4:	81 e0       	ldi	r24, 0x01	; 1
    1ce6:	08 95       	ret

00001ce8 <micPowerMangementPowerReductionTWI>:

//set the PRTWI: Power Reduction TWI
Boolean micPowerMangementPowerReductionTWI ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRTWI,enable);
    1ce8:	88 23       	and	r24, r24
    1cea:	31 f0       	breq	.+12     	; 0x1cf8 <micPowerMangementPowerReductionTWI+0x10>
    1cec:	e4 e6       	ldi	r30, 0x64	; 100
    1cee:	f0 e0       	ldi	r31, 0x00	; 0
    1cf0:	80 81       	ld	r24, Z
    1cf2:	80 68       	ori	r24, 0x80	; 128
    1cf4:	80 83       	st	Z, r24
    1cf6:	05 c0       	rjmp	.+10     	; 0x1d02 <micPowerMangementPowerReductionTWI+0x1a>
    1cf8:	e4 e6       	ldi	r30, 0x64	; 100
    1cfa:	f0 e0       	ldi	r31, 0x00	; 0
    1cfc:	80 81       	ld	r24, Z
    1cfe:	8f 77       	andi	r24, 0x7F	; 127
    1d00:	80 83       	st	Z, r24
	return o_success;
}
    1d02:	81 e0       	ldi	r24, 0x01	; 1
    1d04:	08 95       	ret

00001d06 <micPowerMangementPowerReductionTimerCounter2>:

//set the PRTIM2: Power Reduction Timer/Counter2
Boolean micPowerMangementPowerReductionTimerCounter2 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRTIM2,enable);
    1d06:	88 23       	and	r24, r24
    1d08:	31 f0       	breq	.+12     	; 0x1d16 <micPowerMangementPowerReductionTimerCounter2+0x10>
    1d0a:	e4 e6       	ldi	r30, 0x64	; 100
    1d0c:	f0 e0       	ldi	r31, 0x00	; 0
    1d0e:	80 81       	ld	r24, Z
    1d10:	80 64       	ori	r24, 0x40	; 64
    1d12:	80 83       	st	Z, r24
    1d14:	05 c0       	rjmp	.+10     	; 0x1d20 <micPowerMangementPowerReductionTimerCounter2+0x1a>
    1d16:	e4 e6       	ldi	r30, 0x64	; 100
    1d18:	f0 e0       	ldi	r31, 0x00	; 0
    1d1a:	80 81       	ld	r24, Z
    1d1c:	8f 7b       	andi	r24, 0xBF	; 191
    1d1e:	80 83       	st	Z, r24
	return o_success;
}
    1d20:	81 e0       	ldi	r24, 0x01	; 1
    1d22:	08 95       	ret

00001d24 <micPowerMangementPowerReductionTimerCounter0>:

//set the PRTIM2: Power Reduction Timer/Counter0
Boolean micPowerMangementPowerReductionTimerCounter0 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRTIM0,enable);
    1d24:	88 23       	and	r24, r24
    1d26:	31 f0       	breq	.+12     	; 0x1d34 <micPowerMangementPowerReductionTimerCounter0+0x10>
    1d28:	e4 e6       	ldi	r30, 0x64	; 100
    1d2a:	f0 e0       	ldi	r31, 0x00	; 0
    1d2c:	80 81       	ld	r24, Z
    1d2e:	80 62       	ori	r24, 0x20	; 32
    1d30:	80 83       	st	Z, r24
    1d32:	05 c0       	rjmp	.+10     	; 0x1d3e <micPowerMangementPowerReductionTimerCounter0+0x1a>
    1d34:	e4 e6       	ldi	r30, 0x64	; 100
    1d36:	f0 e0       	ldi	r31, 0x00	; 0
    1d38:	80 81       	ld	r24, Z
    1d3a:	8f 7d       	andi	r24, 0xDF	; 223
    1d3c:	80 83       	st	Z, r24
	return o_success;
}
    1d3e:	81 e0       	ldi	r24, 0x01	; 1
    1d40:	08 95       	ret

00001d42 <micPowerMangementPowerReductionUSART1>:

//set the PRUSART1: Power Reduction USART1
Boolean micPowerMangementPowerReductionUSART1 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRUSART1,enable);
    1d42:	88 23       	and	r24, r24
    1d44:	31 f0       	breq	.+12     	; 0x1d52 <micPowerMangementPowerReductionUSART1+0x10>
    1d46:	e4 e6       	ldi	r30, 0x64	; 100
    1d48:	f0 e0       	ldi	r31, 0x00	; 0
    1d4a:	80 81       	ld	r24, Z
    1d4c:	80 61       	ori	r24, 0x10	; 16
    1d4e:	80 83       	st	Z, r24
    1d50:	05 c0       	rjmp	.+10     	; 0x1d5c <micPowerMangementPowerReductionUSART1+0x1a>
    1d52:	e4 e6       	ldi	r30, 0x64	; 100
    1d54:	f0 e0       	ldi	r31, 0x00	; 0
    1d56:	80 81       	ld	r24, Z
    1d58:	8f 7e       	andi	r24, 0xEF	; 239
    1d5a:	80 83       	st	Z, r24
	return o_success;
}
    1d5c:	81 e0       	ldi	r24, 0x01	; 1
    1d5e:	08 95       	ret

00001d60 <micPowerMangementPowerReductionTimerCounter1>:

//set the PRTIM2: Power Reduction Timer/Counter1
Boolean micPowerMangementPowerReductionTimerCounter1 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRTIM1,enable);
    1d60:	88 23       	and	r24, r24
    1d62:	31 f0       	breq	.+12     	; 0x1d70 <micPowerMangementPowerReductionTimerCounter1+0x10>
    1d64:	e4 e6       	ldi	r30, 0x64	; 100
    1d66:	f0 e0       	ldi	r31, 0x00	; 0
    1d68:	80 81       	ld	r24, Z
    1d6a:	88 60       	ori	r24, 0x08	; 8
    1d6c:	80 83       	st	Z, r24
    1d6e:	05 c0       	rjmp	.+10     	; 0x1d7a <micPowerMangementPowerReductionTimerCounter1+0x1a>
    1d70:	e4 e6       	ldi	r30, 0x64	; 100
    1d72:	f0 e0       	ldi	r31, 0x00	; 0
    1d74:	80 81       	ld	r24, Z
    1d76:	87 7f       	andi	r24, 0xF7	; 247
    1d78:	80 83       	st	Z, r24
	return o_success;
}
    1d7a:	81 e0       	ldi	r24, 0x01	; 1
    1d7c:	08 95       	ret

00001d7e <micPowerMangementPowerReductionSPI>:

//set the PRSPI: Power Reduction Serial Peripheral Interface
Boolean micPowerMangementPowerReductionSPI ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRSPI,enable);
    1d7e:	88 23       	and	r24, r24
    1d80:	31 f0       	breq	.+12     	; 0x1d8e <micPowerMangementPowerReductionSPI+0x10>
    1d82:	e4 e6       	ldi	r30, 0x64	; 100
    1d84:	f0 e0       	ldi	r31, 0x00	; 0
    1d86:	80 81       	ld	r24, Z
    1d88:	84 60       	ori	r24, 0x04	; 4
    1d8a:	80 83       	st	Z, r24
    1d8c:	05 c0       	rjmp	.+10     	; 0x1d98 <micPowerMangementPowerReductionSPI+0x1a>
    1d8e:	e4 e6       	ldi	r30, 0x64	; 100
    1d90:	f0 e0       	ldi	r31, 0x00	; 0
    1d92:	80 81       	ld	r24, Z
    1d94:	8b 7f       	andi	r24, 0xFB	; 251
    1d96:	80 83       	st	Z, r24
	return o_success;
}
    1d98:	81 e0       	ldi	r24, 0x01	; 1
    1d9a:	08 95       	ret

00001d9c <micPowerMangementPowerReductionUSART0>:

//set the PRUSART1: Power Reduction USART0
Boolean micPowerMangementPowerReductionUSART0 ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRUSART0,enable);
    1d9c:	88 23       	and	r24, r24
    1d9e:	31 f0       	breq	.+12     	; 0x1dac <micPowerMangementPowerReductionUSART0+0x10>
    1da0:	e4 e6       	ldi	r30, 0x64	; 100
    1da2:	f0 e0       	ldi	r31, 0x00	; 0
    1da4:	80 81       	ld	r24, Z
    1da6:	82 60       	ori	r24, 0x02	; 2
    1da8:	80 83       	st	Z, r24
    1daa:	05 c0       	rjmp	.+10     	; 0x1db6 <micPowerMangementPowerReductionUSART0+0x1a>
    1dac:	e4 e6       	ldi	r30, 0x64	; 100
    1dae:	f0 e0       	ldi	r31, 0x00	; 0
    1db0:	80 81       	ld	r24, Z
    1db2:	8d 7f       	andi	r24, 0xFD	; 253
    1db4:	80 83       	st	Z, r24
	return o_success;
}
    1db6:	81 e0       	ldi	r24, 0x01	; 1
    1db8:	08 95       	ret

00001dba <micPowerMangementPowerReductionADC>:

//set the PRADC: Power Reduction ADC
Boolean micPowerMangementPowerReductionADC ( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(PRR0,PRADC,enable);
    1dba:	88 23       	and	r24, r24
    1dbc:	31 f0       	breq	.+12     	; 0x1dca <micPowerMangementPowerReductionADC+0x10>
    1dbe:	e4 e6       	ldi	r30, 0x64	; 100
    1dc0:	f0 e0       	ldi	r31, 0x00	; 0
    1dc2:	80 81       	ld	r24, Z
    1dc4:	81 60       	ori	r24, 0x01	; 1
    1dc6:	80 83       	st	Z, r24
    1dc8:	05 c0       	rjmp	.+10     	; 0x1dd4 <micPowerMangementPowerReductionADC+0x1a>
    1dca:	e4 e6       	ldi	r30, 0x64	; 100
    1dcc:	f0 e0       	ldi	r31, 0x00	; 0
    1dce:	80 81       	ld	r24, Z
    1dd0:	8e 7f       	andi	r24, 0xFE	; 254
    1dd2:	80 83       	st	Z, r24
	return o_success;
    1dd4:	81 e0       	ldi	r24, 0x01	; 1
    1dd6:	08 95       	ret

00001dd8 <micSystemClockOscillatorCalibrationValue>:
//set the CAL7:0: Oscillator Calibration Value
Boolean micSystemClockOscillatorCalibrationValue( Int8U osccal_value ) 
{
	Boolean o_success = TRUE;
	
	OSCCAL = osccal_value;
    1dd8:	80 93 66 00 	sts	0x0066, r24
	return o_success;
}
    1ddc:	81 e0       	ldi	r24, 0x01	; 1
    1dde:	08 95       	ret

00001de0 <micSystemClockPrescalerChangeEnable>:

//set the CLKPCE: Clock Prescaler Change Enable
Boolean micSystemClockPrescalerChangeEnable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(CLKPR,CLKPCE,enable);
    1de0:	88 23       	and	r24, r24
    1de2:	31 f0       	breq	.+12     	; 0x1df0 <micSystemClockPrescalerChangeEnable+0x10>
    1de4:	e1 e6       	ldi	r30, 0x61	; 97
    1de6:	f0 e0       	ldi	r31, 0x00	; 0
    1de8:	80 81       	ld	r24, Z
    1dea:	80 68       	ori	r24, 0x80	; 128
    1dec:	80 83       	st	Z, r24
    1dee:	05 c0       	rjmp	.+10     	; 0x1dfa <micSystemClockPrescalerChangeEnable+0x1a>
    1df0:	e1 e6       	ldi	r30, 0x61	; 97
    1df2:	f0 e0       	ldi	r31, 0x00	; 0
    1df4:	80 81       	ld	r24, Z
    1df6:	8f 77       	andi	r24, 0x7F	; 127
    1df8:	80 83       	st	Z, r24
	return o_success;
}
    1dfa:	81 e0       	ldi	r24, 0x01	; 1
    1dfc:	08 95       	ret

00001dfe <micSystemClockPrescalerSelectBits>:

//set the CLKPS3:0: Clock Prescaler Select Bits 3 - 0
Boolean micSystemClockPrescalerSelectBits( SystemClockPrescaler prescaler_value ) 
{
	Boolean o_success = TRUE;
	CLKPR |= (prescaler_value & 0x0F);
    1dfe:	e1 e6       	ldi	r30, 0x61	; 97
    1e00:	f0 e0       	ldi	r31, 0x00	; 0
    1e02:	90 81       	ld	r25, Z
    1e04:	8f 70       	andi	r24, 0x0F	; 15
    1e06:	98 2b       	or	r25, r24
    1e08:	90 83       	st	Z, r25
	return o_success;
}
    1e0a:	81 e0       	ldi	r24, 0x01	; 1
    1e0c:	08 95       	ret

00001e0e <micSystemControlMasterControlUnitJtagResetFlag>:

//get the JTRF: JTAG Reset Flag
Boolean micSystemControlMasterControlUnitJtagResetFlag( void ) 
{
	Boolean o_success;
	o_success = (MCUSR & JTRF) >> JTRF;
    1e0e:	84 b7       	in	r24, 0x34	; 52
	return o_success;
}
    1e10:	80 e0       	ldi	r24, 0x00	; 0
    1e12:	08 95       	ret

00001e14 <micSystemControlMasterControlUnitWatchdogResetFlag>:

//get the WDRF: Watchdog Reset Flag
Boolean micSystemControlMasterControlUnitWatchdogResetFlag( void ) 
{
	Boolean o_success;
	o_success = (MCUSR & WDRF) >> WDRF;
    1e14:	84 b7       	in	r24, 0x34	; 52
	return o_success;
}
    1e16:	80 e0       	ldi	r24, 0x00	; 0
    1e18:	08 95       	ret

00001e1a <micSystemControlMasterControlUnitBrownOutResetFlag>:

//get the BORF: Brown-out Reset Flag
Boolean micSystemControlMasterControlUnitBrownOutResetFlag( void ) 
{
	Boolean o_success;
	o_success = (MCUSR & BORF) >> BORF;
    1e1a:	84 b7       	in	r24, 0x34	; 52
	return o_success;
}
    1e1c:	80 e0       	ldi	r24, 0x00	; 0
    1e1e:	08 95       	ret

00001e20 <micSystemControlMasterControlUnitExternalResetFlag>:

//get the EXTRF: External Reset Flag
Boolean micSystemControlMasterControlUnitExternalResetFlag( void ) 
{
	Boolean o_success;
	o_success = (MCUSR & JTRF) >> JTRF;
    1e20:	84 b7       	in	r24, 0x34	; 52
	return o_success;
}
    1e22:	80 e0       	ldi	r24, 0x00	; 0
    1e24:	08 95       	ret

00001e26 <micSystemControlMasterControlUnitPowerOnResetFlag>:

//get the PORF: Power-on Reset Flag
Boolean micSystemControlMasterControlUnitPowerOnResetFlag( void ) 
{
	Boolean o_success;
	o_success = (MCUSR & PORF) >> PORF;
    1e26:	84 b7       	in	r24, 0x34	; 52
	return o_success;
}
    1e28:	80 e0       	ldi	r24, 0x00	; 0
    1e2a:	08 95       	ret

00001e2c <micSystemControlWatchdogTimerControlWatchdogFlag>:

//get the WDIF: Watchdog Interrupt Flag
Boolean micSystemControlWatchdogTimerControlWatchdogFlag( void ) 
{
	Boolean o_success;
	o_success = (WDTCSR & WDIF) >> WDIF;
    1e2c:	80 91 60 00 	lds	r24, 0x0060
	return o_success;
}
    1e30:	80 e0       	ldi	r24, 0x00	; 0
    1e32:	08 95       	ret

00001e34 <micSystemControlWatchdogTimerControlWatchdogInterruptEnable>:

//set the WDIE: Watchdog Interrupt Enable
Boolean micSystemControlWatchdogTimerControlWatchdogInterruptEnable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(WDTCSR,WDIE,enable);
    1e34:	88 23       	and	r24, r24
    1e36:	31 f0       	breq	.+12     	; 0x1e44 <micSystemControlWatchdogTimerControlWatchdogInterruptEnable+0x10>
    1e38:	e0 e6       	ldi	r30, 0x60	; 96
    1e3a:	f0 e0       	ldi	r31, 0x00	; 0
    1e3c:	80 81       	ld	r24, Z
    1e3e:	80 64       	ori	r24, 0x40	; 64
    1e40:	80 83       	st	Z, r24
    1e42:	05 c0       	rjmp	.+10     	; 0x1e4e <micSystemControlWatchdogTimerControlWatchdogInterruptEnable+0x1a>
    1e44:	e0 e6       	ldi	r30, 0x60	; 96
    1e46:	f0 e0       	ldi	r31, 0x00	; 0
    1e48:	80 81       	ld	r24, Z
    1e4a:	8f 7b       	andi	r24, 0xBF	; 191
    1e4c:	80 83       	st	Z, r24
	return o_success;
}
    1e4e:	81 e0       	ldi	r24, 0x01	; 1
    1e50:	08 95       	ret

00001e52 <micSystemControlWatchdogTimerControlWatchdogChangeEnable>:

//get the WDCE: Watchdog Change Enable
Boolean micSystemControlWatchdogTimerControlWatchdogChangeEnable( void ) 
{
	Boolean o_success;
	o_success = (WDTCSR & WDCE) >> WDCE;
    1e52:	80 91 60 00 	lds	r24, 0x0060
	return o_success;
}
    1e56:	80 e0       	ldi	r24, 0x00	; 0
    1e58:	08 95       	ret

00001e5a <micSystemControlWatchdogTimerControlWatchdogSystemResetEnable>:

//set the WDE: Watchdog System Reset Enable
Boolean micSystemControlWatchdogTimerControlWatchdogSystemResetEnable( Boolean enable ) 
{
	Boolean o_success = TRUE;
	BIT_SET(WDTCSR,WDE,enable);
    1e5a:	88 23       	and	r24, r24
    1e5c:	31 f0       	breq	.+12     	; 0x1e6a <micSystemControlWatchdogTimerControlWatchdogSystemResetEnable+0x10>
    1e5e:	e0 e6       	ldi	r30, 0x60	; 96
    1e60:	f0 e0       	ldi	r31, 0x00	; 0
    1e62:	80 81       	ld	r24, Z
    1e64:	88 60       	ori	r24, 0x08	; 8
    1e66:	80 83       	st	Z, r24
    1e68:	05 c0       	rjmp	.+10     	; 0x1e74 <micSystemControlWatchdogTimerControlWatchdogSystemResetEnable+0x1a>
    1e6a:	e0 e6       	ldi	r30, 0x60	; 96
    1e6c:	f0 e0       	ldi	r31, 0x00	; 0
    1e6e:	80 81       	ld	r24, Z
    1e70:	87 7f       	andi	r24, 0xF7	; 247
    1e72:	80 83       	st	Z, r24
	return o_success;
}
    1e74:	81 e0       	ldi	r24, 0x01	; 1
    1e76:	08 95       	ret

00001e78 <micSystemControlWatchdogTimerControlWatchdogTimerPrescaler>:

//set the WDP3:0: Watchdog Timer Prescaler 3, 2, 1 and 0
Boolean micSystemControlWatchdogTimerControlWatchdogTimerPrescaler( ESystemWatchdogPrescaler prescaler_value ) 
{
	Boolean o_success = TRUE;
	WDTCSR |= prescaler_value;
    1e78:	e0 e6       	ldi	r30, 0x60	; 96
    1e7a:	f0 e0       	ldi	r31, 0x00	; 0
    1e7c:	90 81       	ld	r25, Z
    1e7e:	89 2b       	or	r24, r25
    1e80:	80 83       	st	Z, r24
	return o_success;
    1e82:	81 e0       	ldi	r24, 0x01	; 1
    1e84:	08 95       	ret

00001e86 <micTimer0CompareMatchOutputAMode>:

//set the COM0A1:0: Compare Match Output A Mode
Boolean micTimer0CompareMatchOutputAMode( ETimer0CompareMatchOutputAMode mode ) 
{
	Boolean o_success = TRUE;
	TCCR0A = ( TCCR0A & ~( ( 1U << COM0A1 ) | ( 1U << COM0A0 ) ) ) |
    1e86:	94 b5       	in	r25, 0x24	; 36
    1e88:	80 7c       	andi	r24, 0xC0	; 192
    1e8a:	9f 73       	andi	r25, 0x3F	; 63
    1e8c:	98 2b       	or	r25, r24
    1e8e:	94 bd       	out	0x24, r25	; 36
             ( mode   &  ( ( 1U << COM0A1 ) | ( 1U << COM0A0 ) ) );
	return o_success;
}
    1e90:	81 e0       	ldi	r24, 0x01	; 1
    1e92:	08 95       	ret

00001e94 <micTimer0CompareMatchOutputBMode>:

//set the COM0B1:0: Compare Match Output B Mode
Boolean micTimer0CompareMatchOutputBMode( ETimer0CompareMatchOutputBMode mode ) 
{
	Boolean o_success = TRUE;
	TCCR0B = ( TCCR0B & ~( ( 1U << COM0B1 ) | ( 1U << COM0B0 ) ) ) |
    1e94:	95 b5       	in	r25, 0x25	; 37
    1e96:	80 73       	andi	r24, 0x30	; 48
    1e98:	9f 7c       	andi	r25, 0xCF	; 207
    1e9a:	98 2b       	or	r25, r24
    1e9c:	95 bd       	out	0x25, r25	; 37
             ( mode   &  ( ( 1U << COM0B1 ) | ( 1U << COM0B0 ) ) );
	return o_success;
}
    1e9e:	81 e0       	ldi	r24, 0x01	; 1
    1ea0:	08 95       	ret

00001ea2 <micTimer0WaveformGenerationMode>:

//set the WGM01:0: Waveform Generation Mode
Boolean micTimer0WaveformGenerationMode( ETimer0GeneratorMode mode ) 
{
	Boolean o_success = TRUE;
	BIT_SET(TCCR0A , WGM00,( mode & ( 1U << WGM00 ) ) );
    1ea2:	80 ff       	sbrs	r24, 0
    1ea4:	04 c0       	rjmp	.+8      	; 0x1eae <micTimer0WaveformGenerationMode+0xc>
    1ea6:	94 b5       	in	r25, 0x24	; 36
    1ea8:	91 60       	ori	r25, 0x01	; 1
    1eaa:	94 bd       	out	0x24, r25	; 36
    1eac:	03 c0       	rjmp	.+6      	; 0x1eb4 <micTimer0WaveformGenerationMode+0x12>
    1eae:	94 b5       	in	r25, 0x24	; 36
    1eb0:	9e 7f       	andi	r25, 0xFE	; 254
    1eb2:	94 bd       	out	0x24, r25	; 36
	BIT_SET(TCCR0A , WGM01,( mode & ( 1U << WGM01 ) ) >> 1U );
    1eb4:	81 ff       	sbrs	r24, 1
    1eb6:	04 c0       	rjmp	.+8      	; 0x1ec0 <micTimer0WaveformGenerationMode+0x1e>
    1eb8:	94 b5       	in	r25, 0x24	; 36
    1eba:	92 60       	ori	r25, 0x02	; 2
    1ebc:	94 bd       	out	0x24, r25	; 36
    1ebe:	03 c0       	rjmp	.+6      	; 0x1ec6 <micTimer0WaveformGenerationMode+0x24>
    1ec0:	94 b5       	in	r25, 0x24	; 36
    1ec2:	9d 7f       	andi	r25, 0xFD	; 253
    1ec4:	94 bd       	out	0x24, r25	; 36
	BIT_SET(TCCR0B , WGM02,( mode & ( 1U << WGM02 ) ) >> 2U );
    1ec6:	83 ff       	sbrs	r24, 3
    1ec8:	04 c0       	rjmp	.+8      	; 0x1ed2 <micTimer0WaveformGenerationMode+0x30>
    1eca:	85 b5       	in	r24, 0x25	; 37
    1ecc:	88 60       	ori	r24, 0x08	; 8
    1ece:	85 bd       	out	0x25, r24	; 37
    1ed0:	03 c0       	rjmp	.+6      	; 0x1ed8 <micTimer0WaveformGenerationMode+0x36>
    1ed2:	85 b5       	in	r24, 0x25	; 37
    1ed4:	87 7f       	andi	r24, 0xF7	; 247
    1ed6:	85 bd       	out	0x25, r24	; 37
	
	return o_success;
}
    1ed8:	81 e0       	ldi	r24, 0x01	; 1
    1eda:	08 95       	ret

00001edc <micTimer0ForceOutputCompareA>:

//set the FOC0A: Force Output Compare A
Boolean micTimer0ForceOutputCompareA( ETimer0ForceCompare mode ) 
{
	Boolean o_success = TRUE;
	TCCR0B |= mode & ( ( 1U << FOC0B ) | ( 1U << FOC0A ) );
    1edc:	95 b5       	in	r25, 0x25	; 37
    1ede:	80 7c       	andi	r24, 0xC0	; 192
    1ee0:	98 2b       	or	r25, r24
    1ee2:	95 bd       	out	0x25, r25	; 37
	return o_success;
}
    1ee4:	81 e0       	ldi	r24, 0x01	; 1
    1ee6:	08 95       	ret

00001ee8 <micTimer0SetClockDivision>:

//set the CS02:0: Clock Select
void micTimer0SetClockDivision( ETimer0Clock clock_div )
{
	TCCR0B = ( TCCR0B    & ~( ( 1U << CS02 ) | ( 1U << CS01 ) | ( 1U << CS00 ) ) ) |
    1ee8:	95 b5       	in	r25, 0x25	; 37
    1eea:	87 70       	andi	r24, 0x07	; 7
    1eec:	98 7f       	andi	r25, 0xF8	; 248
    1eee:	98 2b       	or	r25, r24
    1ef0:	95 bd       	out	0x25, r25	; 37
             ( clock_div &  ( ( 1U << CS02 ) | ( 1U << CS01 ) | ( 1U << CS00 ) ) );
}
    1ef2:	08 95       	ret

00001ef4 <micTimer0SetTimerCounterRegister>:

//set the TCNT0 Timer/Counter Register
void micTimer0SetTimerCounterRegister( Int8U tcnt0 )
{
	TCNT0 = tcnt0 ;
    1ef4:	86 bd       	out	0x26, r24	; 38
}
    1ef6:	08 95       	ret

00001ef8 <micTimer0GetTimerCounterRegister>:

//Get the TCNT0 Timer/Counter Register
Int8U micTimer0GetTimerCounterRegister( void )
{
	return TCNT0 ;
    1ef8:	86 b5       	in	r24, 0x26	; 38
}
    1efa:	08 95       	ret

00001efc <micTimer0SetOutputCompareRegisterA>:

//set the OCR0A Output Compare Register A
void micTimer0SetOutputCompareRegisterA( Int8U ocr0a )
{
	OCR0A = ocr0a ;
    1efc:	87 bd       	out	0x27, r24	; 39
}
    1efe:	08 95       	ret

00001f00 <micTimer0GetOutputCompareRegisterA>:

//Get the OCR0A Output Compare Register A
Int8U micTimer0GetOutputCompareRegisterA( void )
{
	return OCR0A ;
    1f00:	87 b5       	in	r24, 0x27	; 39
}
    1f02:	08 95       	ret

00001f04 <micTimer0SetOutputCompareRegisterB>:

//set the OCR0A Output Compare Register B
void micTimer0SetOutputCompareRegisterB( Int8U ocr0b )
{
	OCR0B = ocr0b ;
    1f04:	88 bd       	out	0x28, r24	; 40
}
    1f06:	08 95       	ret

00001f08 <micTimer0GetOutputCompareRegisterB>:

//Get the OCR0A Output Compare Register B
Int8U micTimer0GetOutputCompareRegisterB( void )
{
	return OCR0B ;
    1f08:	88 b5       	in	r24, 0x28	; 40
}
    1f0a:	08 95       	ret

00001f0c <micTimer0SetTimerCounterInterrupt>:

//set the TIMSK0 Timer/Counter Interrupt Mask Register
void micTimer0SetTimerCounterInterrupt( ETimer0Interrupts it )
{
	TIMSK0 |= ( it & ( ( 1U << OCIE0B ) | ( 1U << OCIE0A ) | ( 1U << TOIE0 ) ) );
    1f0c:	ee e6       	ldi	r30, 0x6E	; 110
    1f0e:	f0 e0       	ldi	r31, 0x00	; 0
    1f10:	90 81       	ld	r25, Z
    1f12:	87 70       	andi	r24, 0x07	; 7
    1f14:	98 2b       	or	r25, r24
    1f16:	90 83       	st	Z, r25
}
    1f18:	08 95       	ret

00001f1a <micTimer0ClearTimerCounterInterrupt>:

//Clear the TIMSK0 Timer/Counter Interrupt Unmask Register
void micTimer0ClearTimerCounterInterrupt( ETimer0Interrupts it )
{
	TIMSK0 &= ~ ( it & ( ( 1U << OCIE0B ) | ( 1U << OCIE0A ) | ( 1U << TOIE0 ) ) );
    1f1a:	ee e6       	ldi	r30, 0x6E	; 110
    1f1c:	f0 e0       	ldi	r31, 0x00	; 0
    1f1e:	90 81       	ld	r25, Z
    1f20:	87 70       	andi	r24, 0x07	; 7
    1f22:	80 95       	com	r24
    1f24:	98 23       	and	r25, r24
    1f26:	90 83       	st	Z, r25
}
    1f28:	08 95       	ret

00001f2a <micTimer0ClearTimerCounterInterruptFlagRegister>:

//Clear the TIFR0 Timer/Counter 0 Interrupt Flag Register
void micTimer0ClearTimerCounterInterruptFlagRegister( ETimer0Flags flag )
{
	TIMSK0 &= ~ ( flag & ( ( 1U << OCF0B ) | ( 1U << OCF0A ) | ( 1U << TOV0 ) ) );
    1f2a:	ee e6       	ldi	r30, 0x6E	; 110
    1f2c:	f0 e0       	ldi	r31, 0x00	; 0
    1f2e:	90 81       	ld	r25, Z
    1f30:	87 70       	andi	r24, 0x07	; 7
    1f32:	80 95       	com	r24
    1f34:	98 23       	and	r25, r24
    1f36:	90 83       	st	Z, r25
    1f38:	08 95       	ret

00001f3a <micUsart0SetIODataRegister>:

//set the UDRn  USART I/O Data Register 0
Boolean micUsart0SetIODataRegister( Int8U udr0 ) 
{
	Boolean o_success = TRUE;
	UDR0 = udr0;
    1f3a:	80 93 c6 00 	sts	0x00C6, r24
	return o_success;
}
    1f3e:	81 e0       	ldi	r24, 0x01	; 1
    1f40:	08 95       	ret

00001f42 <micUsart1SetIODataRegister>:
//set the UDRn  USART I/O Data Register 1
Boolean micUsart1SetIODataRegister( Int8U udr1 ) 
{
	Boolean o_success = TRUE;
	UDR1 = udr1;
    1f42:	80 93 ce 00 	sts	0x00CE, r24
	return o_success;
}
    1f46:	81 e0       	ldi	r24, 0x01	; 1
    1f48:	08 95       	ret

00001f4a <micUsart0GetIODataRegister>:

//Get the UDRn  USART I/O Data Register 0
Int8U micUsart0GetIODataRegister( void ) 
{
	return UDR0 ;
    1f4a:	80 91 c6 00 	lds	r24, 0x00C6
}
    1f4e:	08 95       	ret

00001f50 <micUsart1GetIODataRegister>:
//Get the UDRn  USART I/O Data Register 1
Int8U micUsart1GetIODataRegister( void ) 
{
	return UDR1 ;
    1f50:	80 91 ce 00 	lds	r24, 0x00CE
}
    1f54:	08 95       	ret

00001f56 <micUsart0GetRegisterEmpty>:

//Get the UDREn: USART Data Register Empty
Boolean micUsart0GetRegisterEmpty( void )
{
  return ( UCSR0A & (1U << UDRE0 ) );
    1f56:	80 91 c0 00 	lds	r24, 0x00C0
}
    1f5a:	80 72       	andi	r24, 0x20	; 32
    1f5c:	08 95       	ret

00001f5e <micUsart1GetRegisterEmpty>:
//Get the UDREn: USART Data Register Empty
Boolean micUsart1GetRegisterEmpty( void )
{
  return ( UCSR1A & (1U << UDRE1 ) );
    1f5e:	80 91 c8 00 	lds	r24, 0x00C8
}
    1f62:	80 72       	andi	r24, 0x20	; 32
    1f64:	08 95       	ret

00001f66 <micUsart0GetError>:

//Get the Error bits -> Framing, Data Overrun and Parity
EUsartError micUsart0GetError( void )
{ 
  return ( UCSR0A & ( ( 1U << FE0 ) | ( 1U << DOR0 ) | ( 1U << UPE0 ) ) );
    1f66:	80 91 c0 00 	lds	r24, 0x00C0
    1f6a:	90 e0       	ldi	r25, 0x00	; 0
    1f6c:	8c 71       	andi	r24, 0x1C	; 28
    1f6e:	90 70       	andi	r25, 0x00	; 0
}
    1f70:	08 95       	ret

00001f72 <micUsart1GetError>:
//Get the Error bits -> Framing, Data Overrun and Parity
EUsartError micUsart1GetError( void )
{ 
  return ( UCSR1A & ( ( 1U << FE1 ) | ( 1U << DOR1 ) | ( 1U << UPE1 ) ) );
    1f72:	80 91 c8 00 	lds	r24, 0x00C8
    1f76:	90 e0       	ldi	r25, 0x00	; 0
    1f78:	8c 71       	andi	r24, 0x1C	; 28
    1f7a:	90 70       	andi	r25, 0x00	; 0
}
    1f7c:	08 95       	ret

00001f7e <micUsart0SetSpeedMode>:

//Set the U2Xn: Double the USART Transmission Speed
void micUsart0SetSpeedMode( EUsartSpeedMode mode )
{
	if( mode == E_USART_SPEED_NORMAL )
    1f7e:	00 97       	sbiw	r24, 0x00	; 0
    1f80:	29 f4       	brne	.+10     	; 0x1f8c <micUsart0SetSpeedMode+0xe>
	{
		UCSR0A &= ~mode;
    1f82:	e0 ec       	ldi	r30, 0xC0	; 192
    1f84:	f0 e0       	ldi	r31, 0x00	; 0
    1f86:	80 81       	ld	r24, Z
    1f88:	80 83       	st	Z, r24
    1f8a:	08 95       	ret
	}
	else
	{
		UCSR0A |= mode;
    1f8c:	e0 ec       	ldi	r30, 0xC0	; 192
    1f8e:	f0 e0       	ldi	r31, 0x00	; 0
    1f90:	90 81       	ld	r25, Z
    1f92:	89 2b       	or	r24, r25
    1f94:	80 83       	st	Z, r24
    1f96:	08 95       	ret

00001f98 <micUsart1SetSpeedMode>:
	}		
}
//Set the U2Xn: Double the USART Transmission Speed
void micUsart1SetSpeedMode( EUsartSpeedMode mode )
{
	if( mode == E_USART_SPEED_NORMAL )
    1f98:	00 97       	sbiw	r24, 0x00	; 0
    1f9a:	29 f4       	brne	.+10     	; 0x1fa6 <micUsart1SetSpeedMode+0xe>
	{
		UCSR1A &= ~mode;
    1f9c:	e8 ec       	ldi	r30, 0xC8	; 200
    1f9e:	f0 e0       	ldi	r31, 0x00	; 0
    1fa0:	80 81       	ld	r24, Z
    1fa2:	80 83       	st	Z, r24
    1fa4:	08 95       	ret
	}
	else
	{
		UCSR1A |= mode;
    1fa6:	e8 ec       	ldi	r30, 0xC8	; 200
    1fa8:	f0 e0       	ldi	r31, 0x00	; 0
    1faa:	90 81       	ld	r25, Z
    1fac:	89 2b       	or	r24, r25
    1fae:	80 83       	st	Z, r24
    1fb0:	08 95       	ret

00001fb2 <micUsart0GetSpeedMode>:
}

//Get the U2Xn: Double the USART Transmission Speed
EUsartSpeedMode micUsart0GetSpeedMode( void )
{
	return ( UCSR0A & ( 1U << U2X0 ) );	
    1fb2:	80 91 c0 00 	lds	r24, 0x00C0
    1fb6:	90 e0       	ldi	r25, 0x00	; 0
    1fb8:	82 70       	andi	r24, 0x02	; 2
    1fba:	90 70       	andi	r25, 0x00	; 0
}
    1fbc:	08 95       	ret

00001fbe <micUsart1GetSpeedMode>:
//Get the U2Xn: Double the USART Transmission Speed
EUsartSpeedMode micUsart1GetSpeedMode( void )
{
	return ( UCSR1A & ( 1U << U2X1 ) );	
    1fbe:	80 91 c8 00 	lds	r24, 0x00C8
    1fc2:	90 e0       	ldi	r25, 0x00	; 0
    1fc4:	82 70       	andi	r24, 0x02	; 2
    1fc6:	90 70       	andi	r25, 0x00	; 0
}
    1fc8:	08 95       	ret

00001fca <micUsart0SetMultiProcessorMode>:

//Set the MPCMn: Multi-processor Communication Mode
Boolean micUsart0SetMultiProcessorMode( void )
{
	Boolean o_success = TRUE;
	UCSR0A = UCSR0A | ( 1U << MPCM0);
    1fca:	e0 ec       	ldi	r30, 0xC0	; 192
    1fcc:	f0 e0       	ldi	r31, 0x00	; 0
    1fce:	80 81       	ld	r24, Z
    1fd0:	81 60       	ori	r24, 0x01	; 1
    1fd2:	80 83       	st	Z, r24
	return o_success;
}
    1fd4:	81 e0       	ldi	r24, 0x01	; 1
    1fd6:	08 95       	ret

00001fd8 <micUsart1SetMultiProcessorMode>:
//Set the MPCMn: Multi-processor Communication Mode
Boolean micUsart1SetMultiProcessorMode( void )
{
	Boolean o_success = TRUE;
	UCSR1A = UCSR1A | ( 1U << MPCM1);
    1fd8:	e8 ec       	ldi	r30, 0xC8	; 200
    1fda:	f0 e0       	ldi	r31, 0x00	; 0
    1fdc:	80 81       	ld	r24, Z
    1fde:	81 60       	ori	r24, 0x01	; 1
    1fe0:	80 83       	st	Z, r24
	return o_success;
}
    1fe2:	81 e0       	ldi	r24, 0x01	; 1
    1fe4:	08 95       	ret

00001fe6 <micUsart0GetMultiProcessorMode>:

//Get the MPCMn: Multi-processor Communication Mode
Boolean micUsart0GetMultiProcessorMode( void )
{
	return ( UCSR0A & ( 1U << MPCM0 ) );
    1fe6:	80 91 c0 00 	lds	r24, 0x00C0
}
    1fea:	81 70       	andi	r24, 0x01	; 1
    1fec:	08 95       	ret

00001fee <micUsart1GetMultiProcessorMode>:
//Get the MPCMn: Multi-processor Communication Mode
Boolean micUsart1GetMultiProcessorMode( void )
{
	return ( UCSR1A & ( 1U << MPCM1 ) );
    1fee:	80 91 c8 00 	lds	r24, 0x00C8
}
    1ff2:	81 70       	andi	r24, 0x01	; 1
    1ff4:	08 95       	ret

00001ff6 <micUsart0GetReceiptCompleted>:

//Get the RXCn: USART Receive Complete
Boolean micUsart0GetReceiptCompleted(void)
{
  return ( UCSR0A & ( 1U << RXC0 ) );
    1ff6:	80 91 c0 00 	lds	r24, 0x00C0
}
    1ffa:	80 78       	andi	r24, 0x80	; 128
    1ffc:	08 95       	ret

00001ffe <micUsart1GetReceiptCompleted>:
//Get the RXCn: USART Receive Complete
Boolean micUsart1GetReceiptCompleted(void)
{
  return ( UCSR1A & ( 1U << RXC1 ) );
    1ffe:	80 91 c8 00 	lds	r24, 0x00C8
}
    2002:	80 78       	andi	r24, 0x80	; 128
    2004:	08 95       	ret

00002006 <micUsart0SetTransmitCompleted>:

//Set the TXCn: USART Transmit Complete
Boolean micUsart0SetTransmitCompleted(void)
{
	Boolean o_success = TRUE;
	UCSR0A |= ( 1U << TXC0);
    2006:	e0 ec       	ldi	r30, 0xC0	; 192
    2008:	f0 e0       	ldi	r31, 0x00	; 0
    200a:	80 81       	ld	r24, Z
    200c:	80 64       	ori	r24, 0x40	; 64
    200e:	80 83       	st	Z, r24
	return o_success;
}
    2010:	81 e0       	ldi	r24, 0x01	; 1
    2012:	08 95       	ret

00002014 <micUsart1SetTransmitCompleted>:
//Set the TXCn: USART Transmit Complete
Boolean micUsart1SetTransmitCompleted(void)
{
	Boolean o_success = TRUE;
	UCSR1A |= ( 1U << TXC1);
    2014:	e8 ec       	ldi	r30, 0xC8	; 200
    2016:	f0 e0       	ldi	r31, 0x00	; 0
    2018:	80 81       	ld	r24, Z
    201a:	80 64       	ori	r24, 0x40	; 64
    201c:	80 83       	st	Z, r24
	return o_success;
}
    201e:	81 e0       	ldi	r24, 0x01	; 1
    2020:	08 95       	ret

00002022 <micUsart0GetTransmitCompleted>:

//Get the TXCn: USART Transmit Complete
Boolean micUsart0GetTransmitCompleted(void)
{
  return ( UCSR0A & ( 1U << TXC0 ) );
    2022:	80 91 c0 00 	lds	r24, 0x00C0
}
    2026:	80 74       	andi	r24, 0x40	; 64
    2028:	08 95       	ret

0000202a <micUsart1GetTransmitCompleted>:
//Get the TXCn: USART Transmit Complete
Boolean micUsart1GetTransmitCompleted(void)
{
  return ( UCSR1A & ( 1U << TXC1 ) );
    202a:	80 91 c8 00 	lds	r24, 0x00C8
}
    202e:	80 74       	andi	r24, 0x40	; 64
    2030:	08 95       	ret

00002032 <micUsart0GetDataRegisterEmpty>:

//Get the UDREn: USART Data Register Empty
Boolean micUsart0GetDataRegisterEmpty(void)
{
  return ( UCSR0A & ( 1U << UDRE0 ) );
    2032:	80 91 c0 00 	lds	r24, 0x00C0
}
    2036:	80 72       	andi	r24, 0x20	; 32
    2038:	08 95       	ret

0000203a <micUsart1GetDataRegisterEmpty>:
//Get the UDREn: USART Data Register Empty
Boolean micUsart1GetDataRegisterEmpty(void)
{
  return ( UCSR1A & ( 1U << UDRE1 ) );
    203a:	80 91 c8 00 	lds	r24, 0x00C8
}
    203e:	80 72       	andi	r24, 0x20	; 32
    2040:	08 95       	ret

00002042 <micUsart0SetTransmitterEnable>:

//Set the TXENn: Transmitter Enable 0
Boolean micUsart0SetTransmitterEnable( void )
{
	Boolean o_success = TRUE;
	UCSR0B = UCSR0B | ( 1U << TXEN0);
    2042:	e1 ec       	ldi	r30, 0xC1	; 193
    2044:	f0 e0       	ldi	r31, 0x00	; 0
    2046:	80 81       	ld	r24, Z
    2048:	88 60       	ori	r24, 0x08	; 8
    204a:	80 83       	st	Z, r24
	return o_success;
}
    204c:	81 e0       	ldi	r24, 0x01	; 1
    204e:	08 95       	ret

00002050 <micUsart1SetTransmitterEnable>:
//Set the TXENn: Transmitter Enable 0
Boolean micUsart1SetTransmitterEnable( void )
{
	Boolean o_success = TRUE;
	UCSR1B = UCSR1B | ( 1U << TXEN1);
    2050:	e9 ec       	ldi	r30, 0xC9	; 201
    2052:	f0 e0       	ldi	r31, 0x00	; 0
    2054:	80 81       	ld	r24, Z
    2056:	88 60       	ori	r24, 0x08	; 8
    2058:	80 83       	st	Z, r24
	return o_success;
}
    205a:	81 e0       	ldi	r24, 0x01	; 1
    205c:	08 95       	ret

0000205e <micUsart0SetTransmitterDisable>:

//Set the TXENn: Transmitter Disable 0
Boolean micUsart0SetTransmitterDisable( void )
{
	Boolean o_success = TRUE;
	UCSR0B &= ~( 1U << TXEN0 );
    205e:	e1 ec       	ldi	r30, 0xC1	; 193
    2060:	f0 e0       	ldi	r31, 0x00	; 0
    2062:	80 81       	ld	r24, Z
    2064:	87 7f       	andi	r24, 0xF7	; 247
    2066:	80 83       	st	Z, r24
	return o_success;
}
    2068:	81 e0       	ldi	r24, 0x01	; 1
    206a:	08 95       	ret

0000206c <micUsart1SetTransmitterDisable>:
//Set the TXENn: Transmitter Disable 0
Boolean micUsart1SetTransmitterDisable( void )
{
	Boolean o_success = TRUE;
	UCSR1B &= ~( 1U << TXEN1 );
    206c:	e9 ec       	ldi	r30, 0xC9	; 201
    206e:	f0 e0       	ldi	r31, 0x00	; 0
    2070:	80 81       	ld	r24, Z
    2072:	87 7f       	andi	r24, 0xF7	; 247
    2074:	80 83       	st	Z, r24
	return o_success;
}
    2076:	81 e0       	ldi	r24, 0x01	; 1
    2078:	08 95       	ret

0000207a <micUsart0SetReceiverEnable>:

//Set the RXENn: Receiver Enable 0
Boolean micUsart0SetReceiverEnable( void )
{
	Boolean o_success = TRUE;
	UCSR0B = UCSR0B | ( 1U << RXEN0);
    207a:	e1 ec       	ldi	r30, 0xC1	; 193
    207c:	f0 e0       	ldi	r31, 0x00	; 0
    207e:	80 81       	ld	r24, Z
    2080:	80 61       	ori	r24, 0x10	; 16
    2082:	80 83       	st	Z, r24
	return o_success;
}
    2084:	81 e0       	ldi	r24, 0x01	; 1
    2086:	08 95       	ret

00002088 <micUsart1SetReceiverEnable>:
//Set the RXENn: Receiver Enable 0
Boolean micUsart1SetReceiverEnable( void )
{
	Boolean o_success = TRUE;
	UCSR1B = UCSR1B | ( 1U << RXEN1);
    2088:	e9 ec       	ldi	r30, 0xC9	; 201
    208a:	f0 e0       	ldi	r31, 0x00	; 0
    208c:	80 81       	ld	r24, Z
    208e:	80 61       	ori	r24, 0x10	; 16
    2090:	80 83       	st	Z, r24
	return o_success;
}
    2092:	81 e0       	ldi	r24, 0x01	; 1
    2094:	08 95       	ret

00002096 <micUsart0SetReceiverDisable>:

//Set the RXENn: Receiver Disable 0
Boolean micUsart0SetReceiverDisable( void )
{
	Boolean o_success = TRUE;
	UCSR0B &= ~( 1U << RXEN0 );
    2096:	e1 ec       	ldi	r30, 0xC1	; 193
    2098:	f0 e0       	ldi	r31, 0x00	; 0
    209a:	80 81       	ld	r24, Z
    209c:	8f 7e       	andi	r24, 0xEF	; 239
    209e:	80 83       	st	Z, r24
	return o_success;
}
    20a0:	81 e0       	ldi	r24, 0x01	; 1
    20a2:	08 95       	ret

000020a4 <micUsart1SetReceiverDisable>:
//Set the RXENn: Receiver Disable 0
Boolean micUsart1SetReceiverDisable( void )
{
	Boolean o_success = TRUE;
	UCSR1B &= ~( 1U << RXEN1 );
    20a4:	e9 ec       	ldi	r30, 0xC9	; 201
    20a6:	f0 e0       	ldi	r31, 0x00	; 0
    20a8:	80 81       	ld	r24, Z
    20aa:	8f 7e       	andi	r24, 0xEF	; 239
    20ac:	80 83       	st	Z, r24
	return o_success;
}
    20ae:	81 e0       	ldi	r24, 0x01	; 1
    20b0:	08 95       	ret

000020b2 <micUsart0SetDataSize>:

//Set the UCSZn : Character Size n
Boolean micUsart0SetDataSize( EUsartDataSize data_size )
{
	Boolean o_success = TRUE;
	UCSR0B = ( UCSR0B & ~(1U << UCSZ02)) |
    20b2:	e1 ec       	ldi	r30, 0xC1	; 193
    20b4:	f0 e0       	ldi	r31, 0x00	; 0
    20b6:	90 81       	ld	r25, Z
    20b8:	28 2f       	mov	r18, r24
    20ba:	24 70       	andi	r18, 0x04	; 4
    20bc:	9b 7f       	andi	r25, 0xFB	; 251
    20be:	92 2b       	or	r25, r18
    20c0:	90 83       	st	Z, r25
			( data_size & (1U << UCSZ02));

	UCSR0C = ( UCSR0C & ~((1U << UCSZ01) | (1U << UCSZ00))) |
    20c2:	e2 ec       	ldi	r30, 0xC2	; 194
    20c4:	f0 e0       	ldi	r31, 0x00	; 0
    20c6:	90 81       	ld	r25, Z
			( (Int8U)(data_size << 1U) & ((1U << UCSZ01) | (1U << UCSZ00)));
    20c8:	88 0f       	add	r24, r24
{
	Boolean o_success = TRUE;
	UCSR0B = ( UCSR0B & ~(1U << UCSZ02)) |
			( data_size & (1U << UCSZ02));

	UCSR0C = ( UCSR0C & ~((1U << UCSZ01) | (1U << UCSZ00))) |
    20ca:	86 70       	andi	r24, 0x06	; 6
    20cc:	99 7f       	andi	r25, 0xF9	; 249
    20ce:	89 2b       	or	r24, r25
    20d0:	80 83       	st	Z, r24
			( (Int8U)(data_size << 1U) & ((1U << UCSZ01) | (1U << UCSZ00)));
	return o_success;
}
    20d2:	81 e0       	ldi	r24, 0x01	; 1
    20d4:	08 95       	ret

000020d6 <micUsart1SetDataSize>:
//Set the UCSZn : Character Size n
Boolean micUsart1SetDataSize( EUsartDataSize data_size )
{
	Boolean o_success = TRUE;
	UCSR1B = ( UCSR1B & ~(1U << UCSZ12)) |
    20d6:	e9 ec       	ldi	r30, 0xC9	; 201
    20d8:	f0 e0       	ldi	r31, 0x00	; 0
    20da:	90 81       	ld	r25, Z
    20dc:	28 2f       	mov	r18, r24
    20de:	24 70       	andi	r18, 0x04	; 4
    20e0:	9b 7f       	andi	r25, 0xFB	; 251
    20e2:	92 2b       	or	r25, r18
    20e4:	90 83       	st	Z, r25
			( data_size & (1U << UCSZ12));

	UCSR1C = ( UCSR1C & ~((1U << UCSZ11) | (1U << UCSZ10))) |
    20e6:	ea ec       	ldi	r30, 0xCA	; 202
    20e8:	f0 e0       	ldi	r31, 0x00	; 0
    20ea:	90 81       	ld	r25, Z
			( (Int8U)(data_size << 1U) & ((1U << UCSZ11) | (1U << UCSZ10)));
    20ec:	88 0f       	add	r24, r24
{
	Boolean o_success = TRUE;
	UCSR1B = ( UCSR1B & ~(1U << UCSZ12)) |
			( data_size & (1U << UCSZ12));

	UCSR1C = ( UCSR1C & ~((1U << UCSZ11) | (1U << UCSZ10))) |
    20ee:	86 70       	andi	r24, 0x06	; 6
    20f0:	99 7f       	andi	r25, 0xF9	; 249
    20f2:	89 2b       	or	r24, r25
    20f4:	80 83       	st	Z, r24
			( (Int8U)(data_size << 1U) & ((1U << UCSZ11) | (1U << UCSZ10)));
	return o_success;
}
    20f6:	81 e0       	ldi	r24, 0x01	; 1
    20f8:	08 95       	ret

000020fa <micUsart0SetParityMode>:

//Set the UPMn1:0: Parity Mode
Boolean micUsart0SetParityMode( EUsartParityMode parity_mode )
{
	Boolean o_success = TRUE;
	UCSR0C = (UCSR0C & ~((1U << UPM01) | (1U << UPM00))) |
    20fa:	e2 ec       	ldi	r30, 0xC2	; 194
    20fc:	f0 e0       	ldi	r31, 0x00	; 0
    20fe:	90 81       	ld	r25, Z
    2100:	80 73       	andi	r24, 0x30	; 48
    2102:	9f 7c       	andi	r25, 0xCF	; 207
    2104:	98 2b       	or	r25, r24
    2106:	90 83       	st	Z, r25
			(parity_mode & ((1U << UPM01) | (1U << UPM00)));
	return o_success;
}
    2108:	81 e0       	ldi	r24, 0x01	; 1
    210a:	08 95       	ret

0000210c <micUsart1SetParityMode>:
//Set the UPMn1:0: Parity Mode
Boolean micUsart1SetParityMode( EUsartParityMode parity_mode )
{
	Boolean o_success = TRUE;
	UCSR1C = (UCSR1C & ~((1U << UPM11) | (1U << UPM10))) |
    210c:	ea ec       	ldi	r30, 0xCA	; 202
    210e:	f0 e0       	ldi	r31, 0x00	; 0
    2110:	90 81       	ld	r25, Z
    2112:	80 73       	andi	r24, 0x30	; 48
    2114:	9f 7c       	andi	r25, 0xCF	; 207
    2116:	98 2b       	or	r25, r24
    2118:	90 83       	st	Z, r25
			(parity_mode & ((1U << UPM11) | (1U << UPM10)));
	return o_success;
}
    211a:	81 e0       	ldi	r24, 0x01	; 1
    211c:	08 95       	ret

0000211e <micUsart0SetStopBits>:

//Set the USBSn: Stop Bit Select
Boolean micUsart0SetStopBits( EUsartStopBits stop_bits)
{
	Boolean o_success = TRUE;
	UCSR0C = (UCSR0C & ~(1U << USBS0)) |
    211e:	e2 ec       	ldi	r30, 0xC2	; 194
    2120:	f0 e0       	ldi	r31, 0x00	; 0
    2122:	90 81       	ld	r25, Z
    2124:	88 70       	andi	r24, 0x08	; 8
    2126:	97 7f       	andi	r25, 0xF7	; 247
    2128:	98 2b       	or	r25, r24
    212a:	90 83       	st	Z, r25
			(stop_bits & (1U << USBS0));
	return o_success;
}
    212c:	81 e0       	ldi	r24, 0x01	; 1
    212e:	08 95       	ret

00002130 <micUsart1SetStopBits>:
//Set the USBSn: Stop Bit Select
Boolean micUsart1SetStopBits( EUsartStopBits stop_bits)
{
	Boolean o_success = TRUE;
	UCSR1C = (UCSR1C & ~(1U << USBS1)) |
    2130:	ea ec       	ldi	r30, 0xCA	; 202
    2132:	f0 e0       	ldi	r31, 0x00	; 0
    2134:	90 81       	ld	r25, Z
    2136:	88 70       	andi	r24, 0x08	; 8
    2138:	97 7f       	andi	r25, 0xF7	; 247
    213a:	98 2b       	or	r25, r24
    213c:	90 83       	st	Z, r25
			(stop_bits & (1U << USBS1));
	return o_success;
}
    213e:	81 e0       	ldi	r24, 0x01	; 1
    2140:	08 95       	ret

00002142 <micUsart0SetRxInterrupt>:

//Set RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart0SetRxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B |= (1U << RXCIE0);
    2142:	e1 ec       	ldi	r30, 0xC1	; 193
    2144:	f0 e0       	ldi	r31, 0x00	; 0
    2146:	80 81       	ld	r24, Z
    2148:	80 68       	ori	r24, 0x80	; 128
    214a:	80 83       	st	Z, r24

	return o_success;
}
    214c:	81 e0       	ldi	r24, 0x01	; 1
    214e:	08 95       	ret

00002150 <micUsart1SetRxInterrupt>:
//Set RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart1SetRxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B |= (1U << RXCIE1);
    2150:	e9 ec       	ldi	r30, 0xC9	; 201
    2152:	f0 e0       	ldi	r31, 0x00	; 0
    2154:	80 81       	ld	r24, Z
    2156:	80 68       	ori	r24, 0x80	; 128
    2158:	80 83       	st	Z, r24

	return o_success;
}
    215a:	81 e0       	ldi	r24, 0x01	; 1
    215c:	08 95       	ret

0000215e <micUsart0ClearRxInterrupt>:

//Clear RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart0ClearRxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B &= ~(1U << RXCIE0);
    215e:	e1 ec       	ldi	r30, 0xC1	; 193
    2160:	f0 e0       	ldi	r31, 0x00	; 0
    2162:	80 81       	ld	r24, Z
    2164:	8f 77       	andi	r24, 0x7F	; 127
    2166:	80 83       	st	Z, r24

	return o_success;
}
    2168:	81 e0       	ldi	r24, 0x01	; 1
    216a:	08 95       	ret

0000216c <micUsart1ClearRxInterrupt>:
//Clear RXCIEn: RX Complete Interrupt Enable 0
Boolean micUsart1ClearRxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B &= ~(1U << RXCIE1);
    216c:	e9 ec       	ldi	r30, 0xC9	; 201
    216e:	f0 e0       	ldi	r31, 0x00	; 0
    2170:	80 81       	ld	r24, Z
    2172:	8f 77       	andi	r24, 0x7F	; 127
    2174:	80 83       	st	Z, r24

	return o_success;
}
    2176:	81 e0       	ldi	r24, 0x01	; 1
    2178:	08 95       	ret

0000217a <micUsart0SetTxInterrupt>:

//Set TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart0SetTxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B |= (1U << TXCIE0);
    217a:	e1 ec       	ldi	r30, 0xC1	; 193
    217c:	f0 e0       	ldi	r31, 0x00	; 0
    217e:	80 81       	ld	r24, Z
    2180:	80 64       	ori	r24, 0x40	; 64
    2182:	80 83       	st	Z, r24

	return o_success;
}
    2184:	81 e0       	ldi	r24, 0x01	; 1
    2186:	08 95       	ret

00002188 <micUsart1SetTxInterrupt>:
//Set TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart1SetTxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B |= (1U << TXCIE1);
    2188:	e9 ec       	ldi	r30, 0xC9	; 201
    218a:	f0 e0       	ldi	r31, 0x00	; 0
    218c:	80 81       	ld	r24, Z
    218e:	80 64       	ori	r24, 0x40	; 64
    2190:	80 83       	st	Z, r24

	return o_success;
}
    2192:	81 e0       	ldi	r24, 0x01	; 1
    2194:	08 95       	ret

00002196 <micUsart0ClearTxInterrupt>:

//Clear TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart0ClearTxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B &= ~(1U << TXCIE0);
    2196:	e1 ec       	ldi	r30, 0xC1	; 193
    2198:	f0 e0       	ldi	r31, 0x00	; 0
    219a:	80 81       	ld	r24, Z
    219c:	8f 7b       	andi	r24, 0xBF	; 191
    219e:	80 83       	st	Z, r24

	return o_success;
}
    21a0:	81 e0       	ldi	r24, 0x01	; 1
    21a2:	08 95       	ret

000021a4 <micUsart1ClearTxInterrupt>:
//Clear TXCIEn: TX Complete Interrupt Enable 0
Boolean micUsart1ClearTxInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B &= ~(1U << TXCIE1);
    21a4:	e9 ec       	ldi	r30, 0xC9	; 201
    21a6:	f0 e0       	ldi	r31, 0x00	; 0
    21a8:	80 81       	ld	r24, Z
    21aa:	8f 7b       	andi	r24, 0xBF	; 191
    21ac:	80 83       	st	Z, r24

	return o_success;
}
    21ae:	81 e0       	ldi	r24, 0x01	; 1
    21b0:	08 95       	ret

000021b2 <micUsart0SetDataRegisterEmptyInterrupt>:

//Set UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart0SetDataRegisterEmptyInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B |= (1U << UDRIE0);
    21b2:	e1 ec       	ldi	r30, 0xC1	; 193
    21b4:	f0 e0       	ldi	r31, 0x00	; 0
    21b6:	80 81       	ld	r24, Z
    21b8:	80 62       	ori	r24, 0x20	; 32
    21ba:	80 83       	st	Z, r24

	return o_success;
}
    21bc:	81 e0       	ldi	r24, 0x01	; 1
    21be:	08 95       	ret

000021c0 <micUsart1SetDataRegisterEmptyInterrupt>:
//Set UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart1SetDataRegisterEmptyInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B |= (1U << UDRIE1);
    21c0:	e9 ec       	ldi	r30, 0xC9	; 201
    21c2:	f0 e0       	ldi	r31, 0x00	; 0
    21c4:	80 81       	ld	r24, Z
    21c6:	80 62       	ori	r24, 0x20	; 32
    21c8:	80 83       	st	Z, r24

	return o_success;
}
    21ca:	81 e0       	ldi	r24, 0x01	; 1
    21cc:	08 95       	ret

000021ce <micUsart0ClearDataRegisterEmptyInterrupt>:

//Clear UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart0ClearDataRegisterEmptyInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR0B &= ~(1U << UDRIE0);
    21ce:	e1 ec       	ldi	r30, 0xC1	; 193
    21d0:	f0 e0       	ldi	r31, 0x00	; 0
    21d2:	80 81       	ld	r24, Z
    21d4:	8f 7d       	andi	r24, 0xDF	; 223
    21d6:	80 83       	st	Z, r24

	return o_success;
}
    21d8:	81 e0       	ldi	r24, 0x01	; 1
    21da:	08 95       	ret

000021dc <micUsart1ClearDataRegisterEmptyInterrupt>:
//Clear UDRIEn: USART Data Register Empty Interrupt Enable n
Boolean micUsart1ClearDataRegisterEmptyInterrupt( void )
{
	Boolean o_success = TRUE;
	UCSR1B &= ~(1U << UDRIE1);
    21dc:	e9 ec       	ldi	r30, 0xC9	; 201
    21de:	f0 e0       	ldi	r31, 0x00	; 0
    21e0:	80 81       	ld	r24, Z
    21e2:	8f 7d       	andi	r24, 0xDF	; 223
    21e4:	80 83       	st	Z, r24

	return o_success;
}
    21e6:	81 e0       	ldi	r24, 0x01	; 1
    21e8:	08 95       	ret

000021ea <micUsart0SetSynchronousClockPolarity>:

//Set UCPOLn: Clock Polarity
Boolean micUsart0SetSynchronousClockPolarity( EUsartClockPolarity polarity )
{
	Boolean o_success = TRUE;
	UCSR0C = (UCSR0C & ~(1U << UCPOL0)) | (polarity & (1U << UCPOL0));
    21ea:	e2 ec       	ldi	r30, 0xC2	; 194
    21ec:	f0 e0       	ldi	r31, 0x00	; 0
    21ee:	90 81       	ld	r25, Z
    21f0:	81 70       	andi	r24, 0x01	; 1
    21f2:	9e 7f       	andi	r25, 0xFE	; 254
    21f4:	98 2b       	or	r25, r24
    21f6:	90 83       	st	Z, r25
  
	return o_success;
}
    21f8:	81 e0       	ldi	r24, 0x01	; 1
    21fa:	08 95       	ret

000021fc <micUsart1SetSynchronousClockPolarity>:
//Set UCPOLn: Clock Polarity
Boolean micUsart1SetSynchronousClockPolarity( EUsartClockPolarity polarity )
{
	Boolean o_success = TRUE;
	UCSR1C = (UCSR1C & ~(1U << UCPOL1)) | (polarity & (1U << UCPOL1));
    21fc:	ea ec       	ldi	r30, 0xCA	; 202
    21fe:	f0 e0       	ldi	r31, 0x00	; 0
    2200:	90 81       	ld	r25, Z
    2202:	81 70       	andi	r24, 0x01	; 1
    2204:	9e 7f       	andi	r25, 0xFE	; 254
    2206:	98 2b       	or	r25, r24
    2208:	90 83       	st	Z, r25
  
	return o_success;
}
    220a:	81 e0       	ldi	r24, 0x01	; 1
    220c:	08 95       	ret

0000220e <micUsart0SetBaudRateAsynchronousNormalMode>:

//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart0SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
    220e:	cf 92       	push	r12
    2210:	df 92       	push	r13
    2212:	ef 92       	push	r14
    2214:	ff 92       	push	r15
    2216:	6b 01       	movw	r12, r22
    2218:	7c 01       	movw	r14, r24
	Boolean o_success = FALSE;
	
	if( FALSE == micUsart0GetMultiProcessorMode( ) )
    221a:	0e 94 f3 0f 	call	0x1fe6	; 0x1fe6 <micUsart0GetMultiProcessorMode>
    221e:	88 23       	and	r24, r24
    2220:	21 f5       	brne	.+72     	; 0x226a <micUsart0SetBaudRateAsynchronousNormalMode+0x5c>
	{
		if( E_USART_SPEED_NORMAL == micUsart0GetSpeedMode( ) )
    2222:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <micUsart0GetSpeedMode>
    2226:	00 97       	sbiw	r24, 0x00	; 0
    2228:	11 f5       	brne	.+68     	; 0x226e <micUsart0SetBaudRateAsynchronousNormalMode+0x60>
		{
			UBRR0 = ( CONF_FOSC_HZ / ( 16 * baudrate ) ) - 1 ; 
    222a:	cc 0c       	add	r12, r12
    222c:	dd 1c       	adc	r13, r13
    222e:	ee 1c       	adc	r14, r14
    2230:	ff 1c       	adc	r15, r15
    2232:	cc 0c       	add	r12, r12
    2234:	dd 1c       	adc	r13, r13
    2236:	ee 1c       	adc	r14, r14
    2238:	ff 1c       	adc	r15, r15
    223a:	a7 01       	movw	r20, r14
    223c:	96 01       	movw	r18, r12
    223e:	22 0f       	add	r18, r18
    2240:	33 1f       	adc	r19, r19
    2242:	44 1f       	adc	r20, r20
    2244:	55 1f       	adc	r21, r21
    2246:	22 0f       	add	r18, r18
    2248:	33 1f       	adc	r19, r19
    224a:	44 1f       	adc	r20, r20
    224c:	55 1f       	adc	r21, r21
    224e:	60 e0       	ldi	r22, 0x00	; 0
    2250:	74 e2       	ldi	r23, 0x24	; 36
    2252:	84 ef       	ldi	r24, 0xF4	; 244
    2254:	90 e0       	ldi	r25, 0x00	; 0
    2256:	0e 94 41 13 	call	0x2682	; 0x2682 <__udivmodsi4>
    225a:	21 50       	subi	r18, 0x01	; 1
    225c:	30 40       	sbci	r19, 0x00	; 0
    225e:	30 93 c5 00 	sts	0x00C5, r19
    2262:	20 93 c4 00 	sts	0x00C4, r18
			o_success = TRUE;
    2266:	81 e0       	ldi	r24, 0x01	; 1
    2268:	03 c0       	rjmp	.+6      	; 0x2270 <micUsart0SetBaudRateAsynchronousNormalMode+0x62>
}

//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart0SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
	Boolean o_success = FALSE;
    226a:	80 e0       	ldi	r24, 0x00	; 0
    226c:	01 c0       	rjmp	.+2      	; 0x2270 <micUsart0SetBaudRateAsynchronousNormalMode+0x62>
    226e:	80 e0       	ldi	r24, 0x00	; 0
			o_success = TRUE;
		}
	}	
	
	return o_success;
}	
    2270:	ff 90       	pop	r15
    2272:	ef 90       	pop	r14
    2274:	df 90       	pop	r13
    2276:	cf 90       	pop	r12
    2278:	08 95       	ret

0000227a <micUsart1SetBaudRateAsynchronousNormalMode>:
//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart1SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
    227a:	cf 92       	push	r12
    227c:	df 92       	push	r13
    227e:	ef 92       	push	r14
    2280:	ff 92       	push	r15
    2282:	6b 01       	movw	r12, r22
    2284:	7c 01       	movw	r14, r24
	Boolean o_success = FALSE;
	
	if( FALSE == micUsart1GetMultiProcessorMode( ) )
    2286:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <micUsart1GetMultiProcessorMode>
    228a:	88 23       	and	r24, r24
    228c:	21 f5       	brne	.+72     	; 0x22d6 <micUsart1SetBaudRateAsynchronousNormalMode+0x5c>
	{
		if( E_USART_SPEED_NORMAL == micUsart1GetSpeedMode( ) )
    228e:	0e 94 df 0f 	call	0x1fbe	; 0x1fbe <micUsart1GetSpeedMode>
    2292:	00 97       	sbiw	r24, 0x00	; 0
    2294:	11 f5       	brne	.+68     	; 0x22da <micUsart1SetBaudRateAsynchronousNormalMode+0x60>
		{
			UBRR1 = ( CONF_FOSC_HZ / ( 16 * baudrate ) ) - 1 ; 
    2296:	cc 0c       	add	r12, r12
    2298:	dd 1c       	adc	r13, r13
    229a:	ee 1c       	adc	r14, r14
    229c:	ff 1c       	adc	r15, r15
    229e:	cc 0c       	add	r12, r12
    22a0:	dd 1c       	adc	r13, r13
    22a2:	ee 1c       	adc	r14, r14
    22a4:	ff 1c       	adc	r15, r15
    22a6:	a7 01       	movw	r20, r14
    22a8:	96 01       	movw	r18, r12
    22aa:	22 0f       	add	r18, r18
    22ac:	33 1f       	adc	r19, r19
    22ae:	44 1f       	adc	r20, r20
    22b0:	55 1f       	adc	r21, r21
    22b2:	22 0f       	add	r18, r18
    22b4:	33 1f       	adc	r19, r19
    22b6:	44 1f       	adc	r20, r20
    22b8:	55 1f       	adc	r21, r21
    22ba:	60 e0       	ldi	r22, 0x00	; 0
    22bc:	74 e2       	ldi	r23, 0x24	; 36
    22be:	84 ef       	ldi	r24, 0xF4	; 244
    22c0:	90 e0       	ldi	r25, 0x00	; 0
    22c2:	0e 94 41 13 	call	0x2682	; 0x2682 <__udivmodsi4>
    22c6:	21 50       	subi	r18, 0x01	; 1
    22c8:	30 40       	sbci	r19, 0x00	; 0
    22ca:	30 93 cd 00 	sts	0x00CD, r19
    22ce:	20 93 cc 00 	sts	0x00CC, r18
			o_success = TRUE;
    22d2:	81 e0       	ldi	r24, 0x01	; 1
    22d4:	03 c0       	rjmp	.+6      	; 0x22dc <micUsart1SetBaudRateAsynchronousNormalMode+0x62>
	return o_success;
}	
//Set UBRRn: Baud Rate Asynchronous Normal mode (U2Xn = 0)
Boolean micUsart1SetBaudRateAsynchronousNormalMode( EUsartBaudRate baudrate )
{
	Boolean o_success = FALSE;
    22d6:	80 e0       	ldi	r24, 0x00	; 0
    22d8:	01 c0       	rjmp	.+2      	; 0x22dc <micUsart1SetBaudRateAsynchronousNormalMode+0x62>
    22da:	80 e0       	ldi	r24, 0x00	; 0
			o_success = TRUE;
		}
	}	
	
	return o_success;
}	
    22dc:	ff 90       	pop	r15
    22de:	ef 90       	pop	r14
    22e0:	df 90       	pop	r13
    22e2:	cf 90       	pop	r12
    22e4:	08 95       	ret

000022e6 <micUsart0SetBaudRateAsynchronousDoubleSpeedMode>:

//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart0SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
    22e6:	cf 92       	push	r12
    22e8:	df 92       	push	r13
    22ea:	ef 92       	push	r14
    22ec:	ff 92       	push	r15
    22ee:	6b 01       	movw	r12, r22
    22f0:	7c 01       	movw	r14, r24
	Boolean o_success = FALSE;
	
	if( FALSE == micUsart0GetMultiProcessorMode( ) )
    22f2:	0e 94 f3 0f 	call	0x1fe6	; 0x1fe6 <micUsart0GetMultiProcessorMode>
    22f6:	88 23       	and	r24, r24
    22f8:	09 f5       	brne	.+66     	; 0x233c <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0x56>
	{
		if( E_USART_SPEED_HIGH_SPEED == micUsart0GetSpeedMode( ) )
    22fa:	0e 94 d9 0f 	call	0x1fb2	; 0x1fb2 <micUsart0GetSpeedMode>
    22fe:	82 30       	cpi	r24, 0x02	; 2
    2300:	91 05       	cpc	r25, r1
    2302:	f1 f4       	brne	.+60     	; 0x2340 <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0x5a>
		{
			UBRR0 = ( CONF_FOSC_HZ / ( 8 * baudrate ) ) - 1 ; 
    2304:	cc 0c       	add	r12, r12
    2306:	dd 1c       	adc	r13, r13
    2308:	ee 1c       	adc	r14, r14
    230a:	ff 1c       	adc	r15, r15
    230c:	cc 0c       	add	r12, r12
    230e:	dd 1c       	adc	r13, r13
    2310:	ee 1c       	adc	r14, r14
    2312:	ff 1c       	adc	r15, r15
    2314:	a7 01       	movw	r20, r14
    2316:	96 01       	movw	r18, r12
    2318:	22 0f       	add	r18, r18
    231a:	33 1f       	adc	r19, r19
    231c:	44 1f       	adc	r20, r20
    231e:	55 1f       	adc	r21, r21
    2320:	60 e0       	ldi	r22, 0x00	; 0
    2322:	74 e2       	ldi	r23, 0x24	; 36
    2324:	84 ef       	ldi	r24, 0xF4	; 244
    2326:	90 e0       	ldi	r25, 0x00	; 0
    2328:	0e 94 41 13 	call	0x2682	; 0x2682 <__udivmodsi4>
    232c:	21 50       	subi	r18, 0x01	; 1
    232e:	30 40       	sbci	r19, 0x00	; 0
    2330:	30 93 c5 00 	sts	0x00C5, r19
    2334:	20 93 c4 00 	sts	0x00C4, r18
			o_success = TRUE;
    2338:	81 e0       	ldi	r24, 0x01	; 1
    233a:	03 c0       	rjmp	.+6      	; 0x2342 <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0x5c>
}	

//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart0SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
    233c:	80 e0       	ldi	r24, 0x00	; 0
    233e:	01 c0       	rjmp	.+2      	; 0x2342 <micUsart0SetBaudRateAsynchronousDoubleSpeedMode+0x5c>
    2340:	80 e0       	ldi	r24, 0x00	; 0
		
		}	
	}
	
	return o_success;
}
    2342:	ff 90       	pop	r15
    2344:	ef 90       	pop	r14
    2346:	df 90       	pop	r13
    2348:	cf 90       	pop	r12
    234a:	08 95       	ret

0000234c <micUsart1SetBaudRateAsynchronousDoubleSpeedMode>:
//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart1SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
    234c:	cf 92       	push	r12
    234e:	df 92       	push	r13
    2350:	ef 92       	push	r14
    2352:	ff 92       	push	r15
    2354:	6b 01       	movw	r12, r22
    2356:	7c 01       	movw	r14, r24
	Boolean o_success = FALSE;
	
	if( FALSE == micUsart1GetMultiProcessorMode( ) )
    2358:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <micUsart1GetMultiProcessorMode>
    235c:	88 23       	and	r24, r24
    235e:	09 f5       	brne	.+66     	; 0x23a2 <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0x56>
	{
		if( E_USART_SPEED_HIGH_SPEED == micUsart1GetSpeedMode( ) )
    2360:	0e 94 df 0f 	call	0x1fbe	; 0x1fbe <micUsart1GetSpeedMode>
    2364:	82 30       	cpi	r24, 0x02	; 2
    2366:	91 05       	cpc	r25, r1
    2368:	f1 f4       	brne	.+60     	; 0x23a6 <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0x5a>
		{
			UBRR1 = ( CONF_FOSC_HZ / ( 8 * baudrate ) ) - 1 ; 
    236a:	cc 0c       	add	r12, r12
    236c:	dd 1c       	adc	r13, r13
    236e:	ee 1c       	adc	r14, r14
    2370:	ff 1c       	adc	r15, r15
    2372:	cc 0c       	add	r12, r12
    2374:	dd 1c       	adc	r13, r13
    2376:	ee 1c       	adc	r14, r14
    2378:	ff 1c       	adc	r15, r15
    237a:	a7 01       	movw	r20, r14
    237c:	96 01       	movw	r18, r12
    237e:	22 0f       	add	r18, r18
    2380:	33 1f       	adc	r19, r19
    2382:	44 1f       	adc	r20, r20
    2384:	55 1f       	adc	r21, r21
    2386:	60 e0       	ldi	r22, 0x00	; 0
    2388:	74 e2       	ldi	r23, 0x24	; 36
    238a:	84 ef       	ldi	r24, 0xF4	; 244
    238c:	90 e0       	ldi	r25, 0x00	; 0
    238e:	0e 94 41 13 	call	0x2682	; 0x2682 <__udivmodsi4>
    2392:	21 50       	subi	r18, 0x01	; 1
    2394:	30 40       	sbci	r19, 0x00	; 0
    2396:	30 93 cd 00 	sts	0x00CD, r19
    239a:	20 93 cc 00 	sts	0x00CC, r18
			o_success = TRUE;
    239e:	81 e0       	ldi	r24, 0x01	; 1
    23a0:	03 c0       	rjmp	.+6      	; 0x23a8 <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0x5c>
	return o_success;
}
//Set UBRRn: Baud Rate Asynchronous Double Speed mode (U2Xn = 1)
Boolean micUsart1SetBaudRateAsynchronousDoubleSpeedMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
    23a2:	80 e0       	ldi	r24, 0x00	; 0
    23a4:	01 c0       	rjmp	.+2      	; 0x23a8 <micUsart1SetBaudRateAsynchronousDoubleSpeedMode+0x5c>
    23a6:	80 e0       	ldi	r24, 0x00	; 0
		
		}	
	}
	
	return o_success;
}
    23a8:	ff 90       	pop	r15
    23aa:	ef 90       	pop	r14
    23ac:	df 90       	pop	r13
    23ae:	cf 90       	pop	r12
    23b0:	08 95       	ret

000023b2 <micUsart0SetBaudRateSynchronousMasterMode>:

//Set UBRRn: Baud Rate Synchronous Master mode
Boolean micUsart0SetBaudRateSynchronousMasterMode( EUsartBaudRate baudrate )
{	
    23b2:	cf 92       	push	r12
    23b4:	df 92       	push	r13
    23b6:	ef 92       	push	r14
    23b8:	ff 92       	push	r15
    23ba:	6b 01       	movw	r12, r22
    23bc:	7c 01       	movw	r14, r24
	Boolean o_success = FALSE;
	
	if( TRUE == micUsart0GetMultiProcessorMode( ) )
    23be:	0e 94 f3 0f 	call	0x1fe6	; 0x1fe6 <micUsart0GetMultiProcessorMode>
    23c2:	81 30       	cpi	r24, 0x01	; 1
    23c4:	a1 f4       	brne	.+40     	; 0x23ee <micUsart0SetBaudRateSynchronousMasterMode+0x3c>
	{
		UBRR0 = ( CONF_FOSC_HZ / ( 2 * baudrate ) ) - 1 ; 
    23c6:	a7 01       	movw	r20, r14
    23c8:	96 01       	movw	r18, r12
    23ca:	22 0f       	add	r18, r18
    23cc:	33 1f       	adc	r19, r19
    23ce:	44 1f       	adc	r20, r20
    23d0:	55 1f       	adc	r21, r21
    23d2:	60 e0       	ldi	r22, 0x00	; 0
    23d4:	74 e2       	ldi	r23, 0x24	; 36
    23d6:	84 ef       	ldi	r24, 0xF4	; 244
    23d8:	90 e0       	ldi	r25, 0x00	; 0
    23da:	0e 94 41 13 	call	0x2682	; 0x2682 <__udivmodsi4>
    23de:	21 50       	subi	r18, 0x01	; 1
    23e0:	30 40       	sbci	r19, 0x00	; 0
    23e2:	30 93 c5 00 	sts	0x00C5, r19
    23e6:	20 93 c4 00 	sts	0x00C4, r18
		o_success = TRUE;
    23ea:	81 e0       	ldi	r24, 0x01	; 1
    23ec:	01 c0       	rjmp	.+2      	; 0x23f0 <micUsart0SetBaudRateSynchronousMasterMode+0x3e>
}

//Set UBRRn: Baud Rate Synchronous Master mode
Boolean micUsart0SetBaudRateSynchronousMasterMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
    23ee:	80 e0       	ldi	r24, 0x00	; 0
		UBRR0 = ( CONF_FOSC_HZ / ( 2 * baudrate ) ) - 1 ; 
		o_success = TRUE;
	}
	
	return o_success;
}
    23f0:	ff 90       	pop	r15
    23f2:	ef 90       	pop	r14
    23f4:	df 90       	pop	r13
    23f6:	cf 90       	pop	r12
    23f8:	08 95       	ret

000023fa <micUsart1SetBaudRateSynchronousMasterMode>:
//Set UBRRn: Baud Rate Synchronous Master mode
Boolean micUsart1SetBaudRateSynchronousMasterMode( EUsartBaudRate baudrate )
{	
    23fa:	cf 92       	push	r12
    23fc:	df 92       	push	r13
    23fe:	ef 92       	push	r14
    2400:	ff 92       	push	r15
    2402:	6b 01       	movw	r12, r22
    2404:	7c 01       	movw	r14, r24
	Boolean o_success = FALSE;
	
	if( TRUE == micUsart1GetMultiProcessorMode( ) )
    2406:	0e 94 f7 0f 	call	0x1fee	; 0x1fee <micUsart1GetMultiProcessorMode>
    240a:	81 30       	cpi	r24, 0x01	; 1
    240c:	a1 f4       	brne	.+40     	; 0x2436 <micUsart1SetBaudRateSynchronousMasterMode+0x3c>
	{
		UBRR1 = ( CONF_FOSC_HZ / ( 2 * baudrate ) ) - 1 ; 
    240e:	a7 01       	movw	r20, r14
    2410:	96 01       	movw	r18, r12
    2412:	22 0f       	add	r18, r18
    2414:	33 1f       	adc	r19, r19
    2416:	44 1f       	adc	r20, r20
    2418:	55 1f       	adc	r21, r21
    241a:	60 e0       	ldi	r22, 0x00	; 0
    241c:	74 e2       	ldi	r23, 0x24	; 36
    241e:	84 ef       	ldi	r24, 0xF4	; 244
    2420:	90 e0       	ldi	r25, 0x00	; 0
    2422:	0e 94 41 13 	call	0x2682	; 0x2682 <__udivmodsi4>
    2426:	21 50       	subi	r18, 0x01	; 1
    2428:	30 40       	sbci	r19, 0x00	; 0
    242a:	30 93 cd 00 	sts	0x00CD, r19
    242e:	20 93 cc 00 	sts	0x00CC, r18
		o_success = TRUE;
    2432:	81 e0       	ldi	r24, 0x01	; 1
    2434:	01 c0       	rjmp	.+2      	; 0x2438 <micUsart1SetBaudRateSynchronousMasterMode+0x3e>
	return o_success;
}
//Set UBRRn: Baud Rate Synchronous Master mode
Boolean micUsart1SetBaudRateSynchronousMasterMode( EUsartBaudRate baudrate )
{	
	Boolean o_success = FALSE;
    2436:	80 e0       	ldi	r24, 0x00	; 0
		UBRR1 = ( CONF_FOSC_HZ / ( 2 * baudrate ) ) - 1 ; 
		o_success = TRUE;
	}
	
	return o_success;
    2438:	ff 90       	pop	r15
    243a:	ef 90       	pop	r14
    243c:	df 90       	pop	r13
    243e:	cf 90       	pop	r12
    2440:	08 95       	ret

00002442 <main>:
static Boolean MainInitSystemDrivers(void)
{
	Boolean o_success = TRUE;
	
	//init des drivers
	DrvUart();
    2442:	0e 94 8c 09 	call	0x1318	; 0x1318 <DrvUart>
	DrvTimer();
    2446:	0e 94 52 08 	call	0x10a4	; 0x10a4 <DrvTimer>
	DrvEvent();
    244a:	0e 94 0c 03 	call	0x618	; 0x618 <DrvEvent>
	DrvAdc();
    244e:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <DrvAdc>
	DrvTwi();;
    2452:	0e 94 d3 08 	call	0x11a6	; 0x11a6 <DrvTwi>
		
	//on active la pin d'alim du control des LDR et des yeux
	micIoPortsConfigureOutput(CONF_CMD_ALIM_LDR);
    2456:	8a e0       	ldi	r24, 0x0A	; 10
    2458:	90 e0       	ldi	r25, 0x00	; 0
    245a:	0e 94 06 0e 	call	0x1c0c	; 0x1c0c <micIoPortsConfigureOutput>
	micIoPortsConfigureToLowLevel(CONF_CMD_ALIM_LDR);
    245e:	8a e0       	ldi	r24, 0x0A	; 10
    2460:	90 e0       	ldi	r25, 0x00	; 0
    2462:	0e 94 96 0d 	call	0x1b2c	; 0x1b2c <micIoPortsConfigureToLowLevel>
	
	//on active la pin d'alim du control de l'ultrason
	micIoPortsConfigureOutput(CONF_CMD_ALIM_ULTRASON);
    2466:	89 e0       	ldi	r24, 0x09	; 9
    2468:	90 e0       	ldi	r25, 0x00	; 0
    246a:	0e 94 06 0e 	call	0x1c0c	; 0x1c0c <micIoPortsConfigureOutput>
	micIoPortsConfigureToLowLevel(CONF_CMD_ALIM_ULTRASON);
    246e:	89 e0       	ldi	r24, 0x09	; 9
    2470:	90 e0       	ldi	r25, 0x00	; 0
    2472:	0e 94 96 0d 	call	0x1b2c	; 0x1b2c <micIoPortsConfigureToLowLevel>
static Boolean MainInitSystemControl( void ) 
{
	Boolean o_success = TRUE;
	
	//init des controls
	CtrlUartProtocole();
    2476:	0e 94 9a 01 	call	0x334	; 0x334 <CtrlUartProtocole>
	CtrlUltraSon();
    247a:	0e 94 3c 02 	call	0x478	; 0x478 <CtrlUltraSon>
	//CtrlMicrophone();
	CtrlEye();
    247e:	0e 94 68 00 	call	0xd0	; 0xd0 <CtrlEye>
	CtrlLight();
    2482:	0e 94 02 01 	call	0x204	; 0x204 <CtrlLight>
	
	//on lance nos controles
	MainInitSystemControl();
	
	//lance les its
	DrvInterruptSetAllInterrupts();
    2486:	0e 94 7a 04 	call	0x8f4	; 0x8f4 <DrvInterruptSetAllInterrupts>

	//on a fini l'init 
	CtrlEyeBlink(3);
    248a:	83 e0       	ldi	r24, 0x03	; 3
    248c:	0e 94 a3 00 	call	0x146	; 0x146 <CtrlEyeBlink>
	
	//on boucle
    while( TRUE )
    {
		//on prend les events 
		main_event_flags = DrvEventGetEvent();
    2490:	0e 94 20 03 	call	0x640	; 0x640 <DrvEventGetEvent>
    2494:	90 93 21 01 	sts	0x0121, r25
    2498:	80 93 20 01 	sts	0x0120, r24

//excecution du dispatcher d'evenement
static void MainSystemControlDispatcher( void )
{
	//get next event
	if(main_event_flags > 0)
    249c:	00 97       	sbiw	r24, 0x00	; 0
    249e:	a1 f0       	breq	.+40     	; 0x24c8 <main+0x86>
	{
		//on dispatch l'event 
		CtrlUartProtocoleDispatcher( main_event_flags );
    24a0:	0e 94 9b 01 	call	0x336	; 0x336 <CtrlUartProtocoleDispatcher>
		CtrlUltraSonDispatcher( main_event_flags );
    24a4:	80 91 20 01 	lds	r24, 0x0120
    24a8:	90 91 21 01 	lds	r25, 0x0121
    24ac:	0e 94 71 02 	call	0x4e2	; 0x4e2 <CtrlUltraSonDispatcher>
		CtrlLightDispatcher( main_event_flags );
    24b0:	80 91 20 01 	lds	r24, 0x0120
    24b4:	90 91 21 01 	lds	r25, 0x0121
    24b8:	0e 94 45 01 	call	0x28a	; 0x28a <CtrlLightDispatcher>
		CtrlEyeDispatcher( main_event_flags );
    24bc:	80 91 20 01 	lds	r24, 0x0120
    24c0:	90 91 21 01 	lds	r25, 0x0121
    24c4:	0e 94 e5 00 	call	0x1ca	; 0x1ca <CtrlEyeDispatcher>
		
		//excecution du dispatcher d'evenements
		MainSystemControlDispatcher( );
				
		//on kill les events
		DrvEventKillEvent( main_event_flags );	
    24c8:	80 91 20 01 	lds	r24, 0x0120
    24cc:	90 91 21 01 	lds	r25, 0x0121
    24d0:	0e 94 11 03 	call	0x622	; 0x622 <DrvEventKillEvent>
    }
    24d4:	dd cf       	rjmp	.-70     	; 0x2490 <main+0x4e>

000024d6 <TlsStringSearchChar>:
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//search un caractere dans une string
Int8U TlsStringSearchChar(Char* string, Char caract, Int8U end)
{
	Int8U index_caract = 0U;
	for ( Int8U loop_end = 0; loop_end < end ; loop_end ++)
    24d6:	44 23       	and	r20, r20
    24d8:	79 f0       	breq	.+30     	; 0x24f8 <TlsStringSearchChar+0x22>
	{
		if( string[ loop_end ] == caract )
    24da:	fc 01       	movw	r30, r24
    24dc:	20 81       	ld	r18, Z
    24de:	26 17       	cp	r18, r22
    24e0:	69 f0       	breq	.+26     	; 0x24fc <TlsStringSearchChar+0x26>
#include "tools_string.h"


/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//search un caractere dans une string
Int8U TlsStringSearchChar(Char* string, Char caract, Int8U end)
    24e2:	31 96       	adiw	r30, 0x01	; 1
{
	Int8U index_caract = 0U;
	for ( Int8U loop_end = 0; loop_end < end ; loop_end ++)
    24e4:	80 e0       	ldi	r24, 0x00	; 0
    24e6:	03 c0       	rjmp	.+6      	; 0x24ee <TlsStringSearchChar+0x18>
	{
		if( string[ loop_end ] == caract )
    24e8:	91 91       	ld	r25, Z+
    24ea:	96 17       	cp	r25, r22
    24ec:	41 f0       	breq	.+16     	; 0x24fe <TlsStringSearchChar+0x28>
/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//search un caractere dans une string
Int8U TlsStringSearchChar(Char* string, Char caract, Int8U end)
{
	Int8U index_caract = 0U;
	for ( Int8U loop_end = 0; loop_end < end ; loop_end ++)
    24ee:	8f 5f       	subi	r24, 0xFF	; 255
    24f0:	84 17       	cp	r24, r20
    24f2:	d1 f7       	brne	.-12     	; 0x24e8 <TlsStringSearchChar+0x12>

/////////////////////////////////////////PUBLIC FUNCTIONS/////////////////////////////////////////
//search un caractere dans une string
Int8U TlsStringSearchChar(Char* string, Char caract, Int8U end)
{
	Int8U index_caract = 0U;
    24f4:	80 e0       	ldi	r24, 0x00	; 0
    24f6:	08 95       	ret
    24f8:	80 e0       	ldi	r24, 0x00	; 0
    24fa:	08 95       	ret
	for ( Int8U loop_end = 0; loop_end < end ; loop_end ++)
    24fc:	80 e0       	ldi	r24, 0x00	; 0
			index_caract = loop_end;
			break;		
		}
	}	
	return index_caract;
}
    24fe:	08 95       	ret

00002500 <TlsStringConvertByteToAscii>:

//converti un byte ASCII en byte hex  9 => '9' 
Boolean TlsStringConvertByteToAscii(Int8U data_in ,Int8U *data_out)
{
	if( ( data_in >= 0 ) && ( data_in <= 9 ) )
    2500:	8a 30       	cpi	r24, 0x0A	; 10
    2502:	28 f4       	brcc	.+10     	; 0x250e <TlsStringConvertByteToAscii+0xe>
	{
		data_out[0U] = data_in + '0';	
    2504:	80 5d       	subi	r24, 0xD0	; 208
    2506:	fb 01       	movw	r30, r22
    2508:	80 83       	st	Z, r24
		return TRUE;
    250a:	81 e0       	ldi	r24, 0x01	; 1
    250c:	08 95       	ret
	}
	return FALSE;
    250e:	80 e0       	ldi	r24, 0x00	; 0
}
    2510:	08 95       	ret

00002512 <TlsStringConvertBytesToAscii>:

//converti un byte ASCII en bytes hex  9 => '9' hex  250 => '250' 
Boolean TlsStringConvertBytesToAscii(Int8U data_in ,Int8U data_out[4], Int8U *lenght)
{
    2512:	6f 92       	push	r6
    2514:	7f 92       	push	r7
    2516:	8f 92       	push	r8
    2518:	9f 92       	push	r9
    251a:	af 92       	push	r10
    251c:	bf 92       	push	r11
    251e:	df 92       	push	r13
    2520:	ef 92       	push	r14
    2522:	ff 92       	push	r15
    2524:	0f 93       	push	r16
    2526:	1f 93       	push	r17
    2528:	cf 93       	push	r28
    252a:	df 93       	push	r29
    252c:	0f 92       	push	r0
    252e:	cd b7       	in	r28, 0x3d	; 61
    2530:	de b7       	in	r29, 0x3e	; 62
    2532:	4b 01       	movw	r8, r22
    2534:	5a 01       	movw	r10, r20
	Int16U unit = 1000U;
	*lenght = 0;
    2536:	fa 01       	movw	r30, r20
    2538:	10 82       	st	Z, r1
	Int16U temp_data = data_in;
	
	if( data_in == 0 )
    253a:	88 23       	and	r24, r24
    253c:	41 f4       	brne	.+16     	; 0x254e <TlsStringConvertBytesToAscii+0x3c>
	{
		data_out[*lenght] = 0x30;
    253e:	80 e3       	ldi	r24, 0x30	; 48
    2540:	fb 01       	movw	r30, r22
    2542:	80 83       	st	Z, r24
		*lenght +=1U;
    2544:	fa 01       	movw	r30, r20
    2546:	80 81       	ld	r24, Z
    2548:	8f 5f       	subi	r24, 0xFF	; 255
    254a:	80 83       	st	Z, r24
    254c:	3c c0       	rjmp	.+120    	; 0x25c6 <TlsStringConvertBytesToAscii+0xb4>
//converti un byte ASCII en bytes hex  9 => '9' hex  250 => '250' 
Boolean TlsStringConvertBytesToAscii(Int8U data_in ,Int8U data_out[4], Int8U *lenght)
{
	Int16U unit = 1000U;
	*lenght = 0;
	Int16U temp_data = data_in;
    254e:	18 2f       	mov	r17, r24
    2550:	00 e0       	ldi	r16, 0x00	; 0
    2552:	dd 24       	eor	r13, r13
    2554:	68 94       	set
    2556:	d2 f8       	bld	r13, 2
    2558:	0f 2e       	mov	r0, r31
    255a:	f8 ee       	ldi	r31, 0xE8	; 232
    255c:	ef 2e       	mov	r14, r31
    255e:	f3 e0       	ldi	r31, 0x03	; 3
    2560:	ff 2e       	mov	r15, r31
    2562:	f0 2d       	mov	r31, r0
				temp_data -= ((temp_data / unit) * unit);
				data_out[*lenght] = val;
				*lenght +=1U;
			
			}
			unit /=10;
    2564:	0f 2e       	mov	r0, r31
    2566:	fa e0       	ldi	r31, 0x0A	; 10
    2568:	6f 2e       	mov	r6, r31
    256a:	77 24       	eor	r7, r7
    256c:	f0 2d       	mov	r31, r0
	}
	else
	{
		for ( Int8U loop_end = 0; loop_end < 4U ; loop_end ++)
		{
			if(( (temp_data / unit) > 0U) || (*lenght > 0)) 
    256e:	81 2f       	mov	r24, r17
    2570:	90 2f       	mov	r25, r16
    2572:	b7 01       	movw	r22, r14
    2574:	0e 94 2d 13 	call	0x265a	; 0x265a <__udivmodhi4>
    2578:	61 15       	cp	r22, r1
    257a:	71 05       	cpc	r23, r1
    257c:	21 f4       	brne	.+8      	; 0x2586 <TlsStringConvertBytesToAscii+0x74>
    257e:	f5 01       	movw	r30, r10
    2580:	80 81       	ld	r24, Z
    2582:	88 23       	and	r24, r24
    2584:	c9 f0       	breq	.+50     	; 0x25b8 <TlsStringConvertBytesToAscii+0xa6>
			{
				Int8U val = 0U;
    2586:	19 82       	std	Y+1, r1	; 0x01
				TlsStringConvertByteToAscii((temp_data / unit),&val);
    2588:	86 2f       	mov	r24, r22
    258a:	be 01       	movw	r22, r28
    258c:	6f 5f       	subi	r22, 0xFF	; 255
    258e:	7f 4f       	sbci	r23, 0xFF	; 255
    2590:	0e 94 80 12 	call	0x2500	; 0x2500 <TlsStringConvertByteToAscii>
				temp_data -= ((temp_data / unit) * unit);
    2594:	81 2f       	mov	r24, r17
    2596:	90 2f       	mov	r25, r16
    2598:	b7 01       	movw	r22, r14
    259a:	0e 94 2d 13 	call	0x265a	; 0x265a <__udivmodhi4>
    259e:	18 2f       	mov	r17, r24
    25a0:	09 2f       	mov	r16, r25
				data_out[*lenght] = val;
    25a2:	f5 01       	movw	r30, r10
    25a4:	80 81       	ld	r24, Z
    25a6:	f4 01       	movw	r30, r8
    25a8:	e8 0f       	add	r30, r24
    25aa:	f1 1d       	adc	r31, r1
    25ac:	89 81       	ldd	r24, Y+1	; 0x01
    25ae:	80 83       	st	Z, r24
				*lenght +=1U;
    25b0:	f5 01       	movw	r30, r10
    25b2:	80 81       	ld	r24, Z
    25b4:	8f 5f       	subi	r24, 0xFF	; 255
    25b6:	80 83       	st	Z, r24
			
			}
			unit /=10;
    25b8:	c7 01       	movw	r24, r14
    25ba:	b3 01       	movw	r22, r6
    25bc:	0e 94 2d 13 	call	0x265a	; 0x265a <__udivmodhi4>
    25c0:	7b 01       	movw	r14, r22
    25c2:	da 94       	dec	r13
		data_out[*lenght] = 0x30;
		*lenght +=1U;
	}
	else
	{
		for ( Int8U loop_end = 0; loop_end < 4U ; loop_end ++)
    25c4:	a1 f6       	brne	.-88     	; 0x256e <TlsStringConvertBytesToAscii+0x5c>
			
			}
			unit /=10;
		}
	}		
}
    25c6:	0f 90       	pop	r0
    25c8:	df 91       	pop	r29
    25ca:	cf 91       	pop	r28
    25cc:	1f 91       	pop	r17
    25ce:	0f 91       	pop	r16
    25d0:	ff 90       	pop	r15
    25d2:	ef 90       	pop	r14
    25d4:	df 90       	pop	r13
    25d6:	bf 90       	pop	r11
    25d8:	af 90       	pop	r10
    25da:	9f 90       	pop	r9
    25dc:	8f 90       	pop	r8
    25de:	7f 90       	pop	r7
    25e0:	6f 90       	pop	r6
    25e2:	08 95       	ret

000025e4 <TlsStringConvertAsciiToByte>:
{
  Boolean o_success = TRUE;
  
  //de '0' a '9'
  if(
     ( i_caract >= '0' ) &&
    25e4:	98 2f       	mov	r25, r24
    25e6:	90 53       	subi	r25, 0x30	; 48
Boolean TlsStringConvertAsciiToByte( Char i_caract, Char *o_caract )
{
  Boolean o_success = TRUE;
  
  //de '0' a '9'
  if(
    25e8:	9a 30       	cpi	r25, 0x0A	; 10
    25ea:	20 f4       	brcc	.+8      	; 0x25f4 <TlsStringConvertAsciiToByte+0x10>
     ( i_caract >= '0' ) &&
     ( i_caract <= '9' )
    )
  {
    *o_caract = i_caract - '0';
    25ec:	fb 01       	movw	r30, r22
    25ee:	90 83       	st	Z, r25


//converti un byte ASCII en byte hex  
Boolean TlsStringConvertAsciiToByte( Char i_caract, Char *o_caract )
{
  Boolean o_success = TRUE;
    25f0:	81 e0       	ldi	r24, 0x01	; 1
    25f2:	08 95       	ret
    *o_caract = i_caract - '0';
  }
  
  //de 'a' a 'f'
  else if(
           ( i_caract >= 'a' ) &&
    25f4:	98 2f       	mov	r25, r24
    25f6:	91 56       	subi	r25, 0x61	; 97
  {
    *o_caract = i_caract - '0';
  }
  
  //de 'a' a 'f'
  else if(
    25f8:	96 30       	cpi	r25, 0x06	; 6
    25fa:	28 f4       	brcc	.+10     	; 0x2606 <TlsStringConvertAsciiToByte+0x22>
           ( i_caract >= 'a' ) &&
           ( i_caract <= 'f' )
          )
  {
    *o_caract = ( i_caract - 'a' ) + 0x10U;
    25fc:	81 55       	subi	r24, 0x51	; 81
    25fe:	fb 01       	movw	r30, r22
    2600:	80 83       	st	Z, r24


//converti un byte ASCII en byte hex  
Boolean TlsStringConvertAsciiToByte( Char i_caract, Char *o_caract )
{
  Boolean o_success = TRUE;
    2602:	81 e0       	ldi	r24, 0x01	; 1
    2604:	08 95       	ret
  {
    *o_caract = ( i_caract - 'a' ) + 0x10U;
  }
  //de 'A' a 'B'
  else if(
           ( i_caract >= 'A' ) &&
    2606:	98 2f       	mov	r25, r24
    2608:	91 54       	subi	r25, 0x41	; 65
          )
  {
    *o_caract = ( i_caract - 'a' ) + 0x10U;
  }
  //de 'A' a 'B'
  else if(
    260a:	96 30       	cpi	r25, 0x06	; 6
    260c:	28 f4       	brcc	.+10     	; 0x2618 <TlsStringConvertAsciiToByte+0x34>
           ( i_caract >= 'A' ) &&
           ( i_caract <= 'F' )
          )
  {
    *o_caract = ( i_caract - 'A' ) + 0x10U;
    260e:	81 53       	subi	r24, 0x31	; 49
    2610:	fb 01       	movw	r30, r22
    2612:	80 83       	st	Z, r24


//converti un byte ASCII en byte hex  
Boolean TlsStringConvertAsciiToByte( Char i_caract, Char *o_caract )
{
  Boolean o_success = TRUE;
    2614:	81 e0       	ldi	r24, 0x01	; 1
    2616:	08 95       	ret
  {
    *o_caract = ( i_caract - 'A' ) + 0x10U;
  }
  else
  {
    o_success = FALSE;
    2618:	80 e0       	ldi	r24, 0x00	; 0
  }
  
  return o_success;
}
    261a:	08 95       	ret

0000261c <__mulsi3>:
    261c:	62 9f       	mul	r22, r18
    261e:	d0 01       	movw	r26, r0
    2620:	73 9f       	mul	r23, r19
    2622:	f0 01       	movw	r30, r0
    2624:	82 9f       	mul	r24, r18
    2626:	e0 0d       	add	r30, r0
    2628:	f1 1d       	adc	r31, r1
    262a:	64 9f       	mul	r22, r20
    262c:	e0 0d       	add	r30, r0
    262e:	f1 1d       	adc	r31, r1
    2630:	92 9f       	mul	r25, r18
    2632:	f0 0d       	add	r31, r0
    2634:	83 9f       	mul	r24, r19
    2636:	f0 0d       	add	r31, r0
    2638:	74 9f       	mul	r23, r20
    263a:	f0 0d       	add	r31, r0
    263c:	65 9f       	mul	r22, r21
    263e:	f0 0d       	add	r31, r0
    2640:	99 27       	eor	r25, r25
    2642:	72 9f       	mul	r23, r18
    2644:	b0 0d       	add	r27, r0
    2646:	e1 1d       	adc	r30, r1
    2648:	f9 1f       	adc	r31, r25
    264a:	63 9f       	mul	r22, r19
    264c:	b0 0d       	add	r27, r0
    264e:	e1 1d       	adc	r30, r1
    2650:	f9 1f       	adc	r31, r25
    2652:	bd 01       	movw	r22, r26
    2654:	cf 01       	movw	r24, r30
    2656:	11 24       	eor	r1, r1
    2658:	08 95       	ret

0000265a <__udivmodhi4>:
    265a:	aa 1b       	sub	r26, r26
    265c:	bb 1b       	sub	r27, r27
    265e:	51 e1       	ldi	r21, 0x11	; 17
    2660:	07 c0       	rjmp	.+14     	; 0x2670 <__udivmodhi4_ep>

00002662 <__udivmodhi4_loop>:
    2662:	aa 1f       	adc	r26, r26
    2664:	bb 1f       	adc	r27, r27
    2666:	a6 17       	cp	r26, r22
    2668:	b7 07       	cpc	r27, r23
    266a:	10 f0       	brcs	.+4      	; 0x2670 <__udivmodhi4_ep>
    266c:	a6 1b       	sub	r26, r22
    266e:	b7 0b       	sbc	r27, r23

00002670 <__udivmodhi4_ep>:
    2670:	88 1f       	adc	r24, r24
    2672:	99 1f       	adc	r25, r25
    2674:	5a 95       	dec	r21
    2676:	a9 f7       	brne	.-22     	; 0x2662 <__udivmodhi4_loop>
    2678:	80 95       	com	r24
    267a:	90 95       	com	r25
    267c:	bc 01       	movw	r22, r24
    267e:	cd 01       	movw	r24, r26
    2680:	08 95       	ret

00002682 <__udivmodsi4>:
    2682:	a1 e2       	ldi	r26, 0x21	; 33
    2684:	1a 2e       	mov	r1, r26
    2686:	aa 1b       	sub	r26, r26
    2688:	bb 1b       	sub	r27, r27
    268a:	fd 01       	movw	r30, r26
    268c:	0d c0       	rjmp	.+26     	; 0x26a8 <__udivmodsi4_ep>

0000268e <__udivmodsi4_loop>:
    268e:	aa 1f       	adc	r26, r26
    2690:	bb 1f       	adc	r27, r27
    2692:	ee 1f       	adc	r30, r30
    2694:	ff 1f       	adc	r31, r31
    2696:	a2 17       	cp	r26, r18
    2698:	b3 07       	cpc	r27, r19
    269a:	e4 07       	cpc	r30, r20
    269c:	f5 07       	cpc	r31, r21
    269e:	20 f0       	brcs	.+8      	; 0x26a8 <__udivmodsi4_ep>
    26a0:	a2 1b       	sub	r26, r18
    26a2:	b3 0b       	sbc	r27, r19
    26a4:	e4 0b       	sbc	r30, r20
    26a6:	f5 0b       	sbc	r31, r21

000026a8 <__udivmodsi4_ep>:
    26a8:	66 1f       	adc	r22, r22
    26aa:	77 1f       	adc	r23, r23
    26ac:	88 1f       	adc	r24, r24
    26ae:	99 1f       	adc	r25, r25
    26b0:	1a 94       	dec	r1
    26b2:	69 f7       	brne	.-38     	; 0x268e <__udivmodsi4_loop>
    26b4:	60 95       	com	r22
    26b6:	70 95       	com	r23
    26b8:	80 95       	com	r24
    26ba:	90 95       	com	r25
    26bc:	9b 01       	movw	r18, r22
    26be:	ac 01       	movw	r20, r24
    26c0:	bd 01       	movw	r22, r26
    26c2:	cf 01       	movw	r24, r30
    26c4:	08 95       	ret

000026c6 <_exit>:
    26c6:	f8 94       	cli

000026c8 <__stop_program>:
    26c8:	ff cf       	rjmp	.-2      	; 0x26c8 <__stop_program>
