#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffff2496300 .scope module, "BancoPrubas_PHY" "BancoPrubas_PHY" 2 4;
 .timescale 0 0;
v0x7ffff24b7a40_0 .net "active", 0 0, v0x7ffff24b6e80_0;  1 drivers
v0x7ffff24b7b00_0 .net "clk_2f", 0 0, v0x7ffff24b6f70_0;  1 drivers
v0x7ffff24b7c50_0 .net "clk_4f", 0 0, v0x7ffff24b7030_0;  1 drivers
v0x7ffff24b7cf0_0 .net "clk_f", 0 0, v0x7ffff24b70d0_0;  1 drivers
v0x7ffff24b7d90_0 .net "data_input", 31 0, v0x7ffff24b71a0_0;  1 drivers
v0x7ffff24b7e80_0 .net "lane_0", 31 0, v0x7ffff24b5c80_0;  1 drivers
v0x7ffff24b7f20_0 .net "lane_1", 31 0, v0x7ffff24b5be0_0;  1 drivers
v0x7ffff24b7fc0_0 .net "reset", 0 0, v0x7ffff24b74e0_0;  1 drivers
v0x7ffff24b8060_0 .net "valid", 0 0, v0x7ffff24b75d0_0;  1 drivers
v0x7ffff24b8190_0 .net "valid_out0", 0 0, v0x7ffff24b5fd0_0;  1 drivers
v0x7ffff24b8230_0 .net "valid_out1", 0 0, v0x7ffff24b6070_0;  1 drivers
S_0x7ffff2496480 .scope module, "PHY_TX" "PHY_TX" 2 8, 3 5 0, S_0x7ffff2496300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_input"
    .port_info 1 /INPUT 1 "valid"
    .port_info 2 /INPUT 1 "active"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "clk_2f"
    .port_info 5 /INPUT 1 "clk_f"
    .port_info 6 /OUTPUT 32 "lane_0"
    .port_info 7 /OUTPUT 32 "lane_1"
    .port_info 8 /OUTPUT 1 "valid_out0"
    .port_info 9 /OUTPUT 1 "valid_out1"
v0x7ffff24b6230_0 .net "active", 0 0, v0x7ffff24b6e80_0;  alias, 1 drivers
v0x7ffff24b62f0_0 .net "clk_2f", 0 0, v0x7ffff24b6f70_0;  alias, 1 drivers
v0x7ffff24b6390_0 .net "clk_f", 0 0, v0x7ffff24b70d0_0;  alias, 1 drivers
v0x7ffff24b6430_0 .net "data_input", 31 0, v0x7ffff24b71a0_0;  alias, 1 drivers
v0x7ffff24b64d0_0 .net "demux_0", 31 0, v0x7ffff247fe10_0;  1 drivers
v0x7ffff24b6610_0 .net "demux_1_probador", 31 0, v0x7ffff24803c0_0;  1 drivers
v0x7ffff24b66d0_0 .net "lane_0", 31 0, v0x7ffff24b5c80_0;  alias, 1 drivers
v0x7ffff24b6770_0 .net "lane_1", 31 0, v0x7ffff24b5be0_0;  alias, 1 drivers
v0x7ffff24b6840_0 .net "reset", 0 0, v0x7ffff24b74e0_0;  alias, 1 drivers
v0x7ffff24b6910_0 .net "valid", 0 0, v0x7ffff24b75d0_0;  alias, 1 drivers
v0x7ffff24b69e0_0 .net "valid_out", 0 0, v0x7ffff247cd90_0;  1 drivers
v0x7ffff24b6a80_0 .net "valid_out0", 0 0, v0x7ffff24b5fd0_0;  alias, 1 drivers
v0x7ffff24b6b20_0 .net "valid_out1", 0 0, v0x7ffff24b6070_0;  alias, 1 drivers
S_0x7ffff2491280 .scope module, "recirculador_inicial" "recirculador" 3 21, 4 1 0, S_0x7ffff2496480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_2f"
    .port_info 1 /INPUT 32 "data_input"
    .port_info 2 /INPUT 1 "valid"
    .port_info 3 /INPUT 1 "active"
    .port_info 4 /OUTPUT 32 "demux_0"
    .port_info 5 /OUTPUT 32 "demux_1_probador"
    .port_info 6 /OUTPUT 1 "valid_out"
v0x7ffff247ed00_0 .net "active", 0 0, v0x7ffff24b6e80_0;  alias, 1 drivers
v0x7ffff247f2b0_0 .net "clk_2f", 0 0, v0x7ffff24b6f70_0;  alias, 1 drivers
v0x7ffff247f860_0 .net "data_input", 31 0, v0x7ffff24b71a0_0;  alias, 1 drivers
v0x7ffff247fe10_0 .var "demux_0", 31 0;
v0x7ffff24803c0_0 .var "demux_1_probador", 31 0;
v0x7ffff2480590_0 .net "valid", 0 0, v0x7ffff24b75d0_0;  alias, 1 drivers
v0x7ffff247cd90_0 .var "valid_out", 0 0;
E_0x7ffff249b020 .event posedge, v0x7ffff247f2b0_0;
S_0x7ffff24b5860 .scope module, "u_demux_striping" "demux_striping" 3 31, 5 1 0, S_0x7ffff2496480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_2f"
    .port_info 1 /INPUT 32 "data_input"
    .port_info 2 /INPUT 1 "valid_in"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 32 "lane_0"
    .port_info 5 /OUTPUT 32 "lane_1"
    .port_info 6 /OUTPUT 1 "valid_out0"
    .port_info 7 /OUTPUT 1 "valid_out1"
v0x7ffff24b5aa0_0 .net "clk_2f", 0 0, v0x7ffff24b6f70_0;  alias, 1 drivers
v0x7ffff24b5b40_0 .net "data_input", 31 0, v0x7ffff247fe10_0;  alias, 1 drivers
v0x7ffff24b5be0_0 .var "lane_0", 31 0;
v0x7ffff24b5c80_0 .var "lane_1", 31 0;
v0x7ffff24b5d60_0 .net "reset", 0 0, v0x7ffff24b74e0_0;  alias, 1 drivers
v0x7ffff24b5e70_0 .var "sel", 0 0;
v0x7ffff24b5f30_0 .net "valid_in", 0 0, v0x7ffff247cd90_0;  alias, 1 drivers
v0x7ffff24b5fd0_0 .var "valid_out0", 0 0;
v0x7ffff24b6070_0 .var "valid_out1", 0 0;
S_0x7ffff24b6c90 .scope module, "u_probador" "probador" 2 21, 6 1 0, S_0x7ffff2496300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "lane_0"
    .port_info 1 /INPUT 32 "lane_1"
    .port_info 2 /INPUT 1 "valid_0"
    .port_info 3 /INPUT 1 "valid_1"
    .port_info 4 /OUTPUT 1 "active"
    .port_info 5 /OUTPUT 1 "valid"
    .port_info 6 /OUTPUT 1 "reset"
    .port_info 7 /OUTPUT 32 "data_input"
    .port_info 8 /OUTPUT 1 "clk_f"
    .port_info 9 /OUTPUT 1 "clk_2f"
    .port_info 10 /OUTPUT 1 "clk_4f"
v0x7ffff24b6e80_0 .var "active", 0 0;
v0x7ffff24b6f70_0 .var "clk_2f", 0 0;
v0x7ffff24b7030_0 .var "clk_4f", 0 0;
v0x7ffff24b70d0_0 .var "clk_f", 0 0;
v0x7ffff24b71a0_0 .var "data_input", 31 0;
v0x7ffff24b72e0_0 .net "lane_0", 31 0, v0x7ffff24b5c80_0;  alias, 1 drivers
v0x7ffff24b73d0_0 .net "lane_1", 31 0, v0x7ffff24b5be0_0;  alias, 1 drivers
v0x7ffff24b74e0_0 .var "reset", 0 0;
v0x7ffff24b75d0_0 .var "valid", 0 0;
v0x7ffff24b7700_0 .net "valid_0", 0 0, v0x7ffff24b5fd0_0;  alias, 1 drivers
v0x7ffff24b77f0_0 .net "valid_1", 0 0, v0x7ffff24b6070_0;  alias, 1 drivers
    .scope S_0x7ffff2491280;
T_0 ;
    %wait E_0x7ffff249b020;
    %load/vec4 v0x7ffff2480590_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff247ed00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7ffff247f860_0;
    %assign/vec4 v0x7ffff247fe10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff247cd90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ffff2480590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7ffff247ed00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7ffff247f860_0;
    %assign/vec4 v0x7ffff24803c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff247cd90_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ffff24b5860;
T_1 ;
    %wait E_0x7ffff249b020;
    %load/vec4 v0x7ffff24b5d60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff24b5e70_0, 0, 1;
T_1.0 ;
    %load/vec4 v0x7ffff24b5f30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff24b5e70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7ffff24b5b40_0;
    %assign/vec4 v0x7ffff24b5be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b5e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b5fd0_0, 0;
T_1.2 ;
    %load/vec4 v0x7ffff24b5f30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff24b5e70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7ffff24b5b40_0;
    %assign/vec4 v0x7ffff24b5c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff24b5e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b6070_0, 0;
T_1.4 ;
    %load/vec4 v0x7ffff24b5f30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff24b5e70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b5e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff24b5fd0_0, 0;
T_1.6 ;
    %load/vec4 v0x7ffff24b5f30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffff24b5e70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff24b5e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff24b6070_0, 0;
T_1.8 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ffff24b6c90;
T_2 ;
    %vpi_call 6 13 "$dumpfile", "TX.vcd" {0 0 0};
    %vpi_call 6 14 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x7ffff24b74e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7ffff24b6e80_0, 0;
    %assign/vec4 v0x7ffff24b75d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ffff24b71a0_0, 0;
    %wait E_0x7ffff249b020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b6e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b75d0_0, 0;
    %pushi/vec4 4294962926, 0, 32;
    %assign/vec4 v0x7ffff24b71a0_0, 0;
    %wait E_0x7ffff249b020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b74e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b6e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b75d0_0, 0;
    %pushi/vec4 4293848814, 0, 32;
    %assign/vec4 v0x7ffff24b71a0_0, 0;
    %wait E_0x7ffff249b020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b6e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b75d0_0, 0;
    %pushi/vec4 4293848814, 0, 32;
    %assign/vec4 v0x7ffff24b71a0_0, 0;
    %wait E_0x7ffff249b020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b6e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b75d0_0, 0;
    %pushi/vec4 3438210798, 0, 32;
    %assign/vec4 v0x7ffff24b71a0_0, 0;
    %wait E_0x7ffff249b020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b6e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b75d0_0, 0;
    %pushi/vec4 2863272500, 0, 32;
    %assign/vec4 v0x7ffff24b71a0_0, 0;
    %wait E_0x7ffff249b020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b6e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b75d0_0, 0;
    %pushi/vec4 305419896, 0, 32;
    %assign/vec4 v0x7ffff24b71a0_0, 0;
    %wait E_0x7ffff249b020;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b6e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b75d0_0, 0;
    %pushi/vec4 3149638314, 0, 32;
    %assign/vec4 v0x7ffff24b71a0_0, 0;
    %wait E_0x7ffff249b020;
    %wait E_0x7ffff249b020;
    %vpi_call 6 59 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7ffff24b6c90;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b70d0_0, 0;
    %end;
    .thread T_3;
    .scope S_0x7ffff24b6c90;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b6f70_0, 0;
    %end;
    .thread T_4;
    .scope S_0x7ffff24b6c90;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff24b7030_0, 0;
    %end;
    .thread T_5;
    .scope S_0x7ffff24b6c90;
T_6 ;
    %delay 4, 0;
    %load/vec4 v0x7ffff24b70d0_0;
    %inv;
    %assign/vec4 v0x7ffff24b70d0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ffff24b6c90;
T_7 ;
    %delay 2, 0;
    %load/vec4 v0x7ffff24b6f70_0;
    %inv;
    %assign/vec4 v0x7ffff24b6f70_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ffff24b6c90;
T_8 ;
    %delay 1, 0;
    %load/vec4 v0x7ffff24b7030_0;
    %inv;
    %assign/vec4 v0x7ffff24b7030_0, 0;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "BancoPrueba_TX.v";
    "./phy_TX.v";
    "./../recirculador/recirculador.v";
    "./../demux_striping/demux_striping.v";
    "././probador_TX.v";
