Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axis_ann_tb_behav xil_defaultlib.axis_ann_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_4/ann.v:171]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_4/ann.v:173]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_4/ann.v:249]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_4/ann.v:251]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'a_out' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_4/systolicnew.v:122]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'a_out' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_4/systolicnew.v:170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'a_out' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_4/systolicnew.v:218]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'a_out' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_4/systolicnew.v:266]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'a_out' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_4/systolicnew.v:314]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'a_out' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_4/systolicnew.v:363]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_4/ann.v:695]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_4/ann.v:697]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_4/axis_ann.v" Line 1. Module axis_ann doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hp/Folder_Tugas_VIVADO/ASSEMBLY_4/axis_ann.v" Line 1. Module axis_ann doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=256,TDA...
Compiling module xil_defaultlib.register(WIDTH=1)
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1024...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=10...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=512,...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=51...
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pe
Compiling module xil_defaultlib.systolicnew
Compiling module xil_defaultlib.sigmoid
Compiling module xil_defaultlib.ann
Compiling module xil_defaultlib.axis_ann
Compiling module xil_defaultlib.axis_ann_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot axis_ann_tb_behav
