{"Source Block": ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@116:126@HdlIdDef", "  wire   [ 13:0]  up_waddr_s;\n  wire   [ 31:0]  up_wdata_s;\n  wire   [127:0]  pwm_width_s;\n  wire   [127:0]  pwm_period_s;\n  wire   [127:0]  pwm_offset_s;\n  wire   [ 31:0]  pwm_counter[0:N_PWMS-1];\n  wire            load_config_s;\n  wire            pwm_gen_resetn;\n  wire            ext_sync_s;\n\n  assign up_clk = s_axi_aclk;\n"], "Clone Blocks": [["hdl/library/axi_pulse_gen/axi_pulse_gen.v@85:95", "  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  pulse_width_s;\n  wire    [31:0]  pulse_period_s;\n  wire            load_config_s;\n  wire            pulse_gen_resetn;\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@110:120", "  wire            up_rreq_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n  wire   [ 13:0]  up_raddr_s;\n  wire   [ 31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire   [ 13:0]  up_waddr_s;\n  wire   [ 31:0]  up_wdata_s;\n  wire   [127:0]  pwm_width_s;\n  wire   [127:0]  pwm_period_s;\n  wire   [127:0]  pwm_offset_s;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@111:121", "  wire            up_wack_s;\n  wire            up_rack_s;\n  wire   [ 13:0]  up_raddr_s;\n  wire   [ 31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire   [ 13:0]  up_waddr_s;\n  wire   [ 31:0]  up_wdata_s;\n  wire   [127:0]  pwm_width_s;\n  wire   [127:0]  pwm_period_s;\n  wire   [127:0]  pwm_offset_s;\n  wire   [ 31:0]  pwm_counter[0:N_PWMS-1];\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@114:124", "  wire   [ 31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire   [ 13:0]  up_waddr_s;\n  wire   [ 31:0]  up_wdata_s;\n  wire   [127:0]  pwm_width_s;\n  wire   [127:0]  pwm_period_s;\n  wire   [127:0]  pwm_offset_s;\n  wire   [ 31:0]  pwm_counter[0:N_PWMS-1];\n  wire            load_config_s;\n  wire            pwm_gen_resetn;\n  wire            ext_sync_s;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@117:127", "  wire   [ 31:0]  up_wdata_s;\n  wire   [127:0]  pwm_width_s;\n  wire   [127:0]  pwm_period_s;\n  wire   [127:0]  pwm_offset_s;\n  wire   [ 31:0]  pwm_counter[0:N_PWMS-1];\n  wire            load_config_s;\n  wire            pwm_gen_resetn;\n  wire            ext_sync_s;\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@113:123", "  wire   [ 13:0]  up_raddr_s;\n  wire   [ 31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire   [ 13:0]  up_waddr_s;\n  wire   [ 31:0]  up_wdata_s;\n  wire   [127:0]  pwm_width_s;\n  wire   [127:0]  pwm_period_s;\n  wire   [127:0]  pwm_offset_s;\n  wire   [ 31:0]  pwm_counter[0:N_PWMS-1];\n  wire            load_config_s;\n  wire            pwm_gen_resetn;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@119:129", "  wire   [127:0]  pwm_period_s;\n  wire   [127:0]  pwm_offset_s;\n  wire   [ 31:0]  pwm_counter[0:N_PWMS-1];\n  wire            load_config_s;\n  wire            pwm_gen_resetn;\n  wire            ext_sync_s;\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n  axi_pwm_gen_regmap #(\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@118:128", "  wire   [127:0]  pwm_width_s;\n  wire   [127:0]  pwm_period_s;\n  wire   [127:0]  pwm_offset_s;\n  wire   [ 31:0]  pwm_counter[0:N_PWMS-1];\n  wire            load_config_s;\n  wire            pwm_gen_resetn;\n  wire            ext_sync_s;\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@112:122", "  wire            up_rack_s;\n  wire   [ 13:0]  up_raddr_s;\n  wire   [ 31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire   [ 13:0]  up_waddr_s;\n  wire   [ 31:0]  up_wdata_s;\n  wire   [127:0]  pwm_width_s;\n  wire   [127:0]  pwm_period_s;\n  wire   [127:0]  pwm_offset_s;\n  wire   [ 31:0]  pwm_counter[0:N_PWMS-1];\n  wire            load_config_s;\n"], ["hdl/library/axi_pulse_gen/axi_pulse_gen.v@86:96", "  wire    [31:0]  up_rdata_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  pulse_width_s;\n  wire    [31:0]  pulse_period_s;\n  wire            load_config_s;\n  wire            pulse_gen_resetn;\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_pwm_gen/axi_pwm_gen.v@115:125", "  wire            up_wreq_s;\n  wire   [ 13:0]  up_waddr_s;\n  wire   [ 31:0]  up_wdata_s;\n  wire   [127:0]  pwm_width_s;\n  wire   [127:0]  pwm_period_s;\n  wire   [127:0]  pwm_offset_s;\n  wire   [ 31:0]  pwm_counter[0:N_PWMS-1];\n  wire            load_config_s;\n  wire            pwm_gen_resetn;\n  wire            ext_sync_s;\n\n"]], "Diff Content": {"Delete": [[121, "  wire   [ 31:0]  pwm_counter[0:N_PWMS-1];\n"]], "Add": [[121, "  wire   [ 31:0]  pwm_counter[0:3];\n"]]}}