comb add(a:u8, b:u8) -> (result:u8) { result = a + b } // Combinational logic
pipe counter() -> (reg count:u8) { count += 1 }        // Pipelined with registers
flow alu(in1, in2) -> (out) { /* explicit timing */ }  // Dataflow with timing
