{
  "name": "Tapas Rout",
  "brandName": "AsicBytes",
  "profilePicture": "https://media.licdn.com/dms/image/v2/D5603AQGSQlfl9vWxmA/profile-displayphoto-shrink_200_200/B56ZUhmNU1GQAY-/0/1740025419686?e=1748476800&v=beta&t=iEb2U8gKpBaYEGyzHsygi8O_mDM5Sh5BtgJyUdIXq7s",
  "title": "Doctoral Researcher",
  "organization": "IIT Bhubaneswar",
  "email": "your.email@example.com",
  "socialLinks": {
    "website": "https://asicbytes.github.io",
    "linkedin": "#",
    "github": "#",
    "googleScholar": "#"
  },
  "skills": [
    {
      "category": "Languages", 
      "value": "C, C++, Python, Verilog, VHDL"
    },
    {
      "category": "Tools", 
      "value": "Vivado, ModelSim, Quartus, MATLAB, LaTeX"
    }
  ],
  "education": [
    {
      "degree": "PhD in SoC Design",
      "institution": "IIT Bhubaneswar",
      "period": "2025 - Present",
      "logo": "https://via.placeholder.com/50",
      "description": "Focusing on advanced System-on-Chip architectures for low-power and high-performance computing..."
    },
    {
      "degree": "B.Tech in ECE",
      "institution": "XYZ University",
      "period": "2023 - 2025",
      "logo": "https://via.placeholder.com/50",
      "description": "Specialized in VLSI design with a focus on digital and mixed-signal circuits..."
    }
  ],
  "experience": [
    {
      "position": "Junior Research Fellow",
      "company": "IIT Bhubaneswar",
      "period": "Jan 2025 - Present",
      "logo": "https://cdn1.iconfinder.com/data/icons/google-s-logo/150/Google_Icons-09-512.png",
      "description": "Conducting research on optimized System-on-Chip (SoC) architectures for low-power applications..."
    },
    {
      "position": "Summer Intern",
      "company": "XYZ Company",
      "period": "May 2024 - July 2024",
      "logo": "https://cdn1.iconfinder.com/data/icons/google-s-logo/150/Google_Icons-09-512.png",
      "description": "Worked on the development of high-speed communication protocols for embedded systems..."
    }
  ],
  "publications": [
    {
      "title": "Advanced SoC Architectures for Low-Power AI Applications",
      "venue": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
      "year": 2025,
      "links": {
        "paper": "https://example.com/paper1",
        "github": "https://github.com/asicbytes/soc-ai-lowpower"
      }
    },
    {
      "title": "Energy-Efficient FPGA Designs for Edge Computing",
      "venue": "ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED)",
      "year": 2024,
      "links": {
        "paper": "https://example.com/paper2",
        "github": "https://github.com/asicbytes/fpga-edge-computing"
      }
    },
    {
      "title": "Novel Interconnect Technologies for Next-Generation SoCs",
      "venue": "Design, Automation & Test in Europe Conference & Exhibition (DATE)",
      "year": 2024,
      "links": {
        "paper": "https://example.com/paper3"
      }
    },
    {
      "title": "Optimization Techniques for Energy-Efficient SoC Designs in IoT Applications",
      "venue": "IEEE Internet of Things Journal",
      "year": 2023,
      "links": {
        "paper": "https://example.com/paper4",
        "github": "https://github.com/asicbytes/iot-soc-optimization"
      }
    }
  ]
}

