# FPGA

Some buggy FPGA projects by Verilog

EDA : Vivado 2017.1

***

1. [stop_watch](https://github.com/IdlessChaye/FPGA/tree/master/stop_watch)

2. [Hello_FPGA](https://github.com/IdlessChaye/FPGA/tree/master/HELLO_FPGA)

![HelloFPGA](https://github.com/IdlessChaye/FPGA/blob/master/HELLO_FPGA/HELLO_FPGA.jpg)

3. [bad_apple](https://github.com/IdlessChaye/FPGA/tree/master/badapple)

![bad_apple](https://github.com/IdlessChaye/FPGA/blob/master/badapple/badapple.png)
