WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500045 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 16 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500046 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 16 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500046 (Simulation time: 0 hr 0 min 16 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 10855864 heartbeat IPC: 1.19678 cumulative IPC: 1.19678 (Simulation time: 0 hr 1 min 0 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 19224111 heartbeat IPC: 1.195 cumulative IPC: 1.19589 (Simulation time: 0 hr 1 min 43 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 27592842 heartbeat IPC: 1.19493 cumulative IPC: 1.19557 (Simulation time: 0 hr 2 min 27 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 35958691 heartbeat IPC: 1.19534 cumulative IPC: 1.19551 (Simulation time: 0 hr 3 min 10 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 44315412 heartbeat IPC: 1.19665 cumulative IPC: 1.19574 (Simulation time: 0 hr 3 min 54 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 41815368 cumulative IPC: 1.19574 (Simulation time: 0 hr 3 min 54 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 41815368 (Simulation time: 0 hr 3 min 54 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/649.fotonik3d_s-1176B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.19574 instructions: 50000004 cycles: 41815368
CPU 0 Branch Prediction Accuracy: 99.9751% MPKI: 0.00438 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.00438
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     914228  HIT:     475728  MISS:     438500
LLC LOAD         ACCESS:     475259  HIT:      36809  MISS:     438450
LLC RFO          ACCESS:        109  HIT:        109  MISS:          0
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     438591  HIT:     438591  MISS:          0
LLC TRANSLATION  ACCESS:        269  HIT:        219  MISS:         50
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 290.318 cycles
cpu0_DTLB TOTAL       ACCESS:   13457682  HIT:   13369783  MISS:      87899
cpu0_DTLB LOAD         ACCESS:   13457682  HIT:   13369783  MISS:      87899
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.574 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16773618  HIT:   13627543  MISS:    3146075
cpu0_L1D LOAD         ACCESS:   13256412  HIT:   10113274  MISS:    3143138
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3510318  HIT:    3507653  MISS:       2665
cpu0_L1D TRANSLATION  ACCESS:       6888  HIT:       6616  MISS:        272
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 45.8919 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    1101189  HIT:     596576  MISS:     504613
cpu0_L2C LOAD         ACCESS:     660912  HIT:     185652  MISS:     475260
cpu0_L2C RFO          ACCESS:        763  HIT:        654  MISS:        109
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     439245  HIT:     410270  MISS:      28975
cpu0_L2C TRANSLATION  ACCESS:        269  HIT:          0  MISS:        269
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 272.003 cycles
cpu0_STLB TOTAL       ACCESS:      11645  HIT:       4782  MISS:       6863
cpu0_STLB LOAD         ACCESS:      11645  HIT:       4782  MISS:       6863
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 210.496 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      17347
  ROW_BUFFER_MISS:     421152
 AVG DBUS CONGESTED CYCLE:    3.97954
 WQ ROW_BUFFER_HIT:     112983
  ROW_BUFFER_MISS:     325231  FULL:          0
