// Seed: 4289611184
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    input uwire id_5
    , id_7
);
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    output wire id_2,
    input tri0 id_3,
    input uwire id_4
    , id_16,
    input tri id_5,
    output supply1 id_6,
    output tri0 id_7,
    input supply0 id_8,
    input uwire id_9,
    output wire id_10,
    input wor id_11,
    output uwire id_12,
    output supply1 id_13,
    input wand id_14
);
  assign id_7 = id_5 < 1;
  module_0(
      id_9, id_10, id_2, id_5, id_5, id_3
  );
endmodule
