// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module StreamWriter(
  input          clock,
                 reset,
                 auto_out_a_ready,
                 auto_out_d_valid,
  input  [3:0]   auto_out_d_bits_size,
                 auto_out_d_bits_source,
  input          io_req_valid,
  input  [39:0]  io_req_bits_vaddr,
  input  [511:0] io_req_bits_data,
  input  [6:0]   io_req_bits_len,
  input  [7:0]   io_req_bits_block,
  input          io_req_bits_status_debug,
                 io_req_bits_status_cease,
                 io_req_bits_status_wfi,
  input  [31:0]  io_req_bits_status_isa,
  input  [1:0]   io_req_bits_status_dprv,
  input          io_req_bits_status_dv,
  input  [1:0]   io_req_bits_status_prv,
  input          io_req_bits_status_v,
                 io_req_bits_status_sd,
  input  [22:0]  io_req_bits_status_zero2,
  input          io_req_bits_status_mpv,
                 io_req_bits_status_gva,
                 io_req_bits_status_mbe,
                 io_req_bits_status_sbe,
  input  [1:0]   io_req_bits_status_sxl,
                 io_req_bits_status_uxl,
  input          io_req_bits_status_sd_rv32,
  input  [7:0]   io_req_bits_status_zero1,
  input          io_req_bits_status_tsr,
                 io_req_bits_status_tw,
                 io_req_bits_status_tvm,
                 io_req_bits_status_mxr,
                 io_req_bits_status_sum,
                 io_req_bits_status_mprv,
  input  [1:0]   io_req_bits_status_xs,
                 io_req_bits_status_fs,
                 io_req_bits_status_mpp,
                 io_req_bits_status_vs,
  input          io_req_bits_status_spp,
                 io_req_bits_status_mpie,
                 io_req_bits_status_ube,
                 io_req_bits_status_spie,
                 io_req_bits_status_upie,
                 io_req_bits_status_mie,
                 io_req_bits_status_hie,
                 io_req_bits_status_sie,
                 io_req_bits_status_uie,
                 io_req_bits_pool_en,
                 io_req_bits_store_en,
                 io_tlb_resp_miss,
  input  [31:0]  io_tlb_resp_paddr,
  input          io_counter_external_reset,
  output         auto_out_a_valid,
  output [2:0]   auto_out_a_bits_opcode,
                 auto_out_a_bits_param,
  output [3:0]   auto_out_a_bits_size,
                 auto_out_a_bits_source,
  output [31:0]  auto_out_a_bits_address,
  output [15:0]  auto_out_a_bits_mask,
  output [127:0] auto_out_a_bits_data,
  output         auto_out_a_bits_corrupt,
                 auto_out_d_ready,
                 io_req_ready,
                 io_tlb_req_valid,
  output [39:0]  io_tlb_req_bits_tlb_req_vaddr,
  output         io_tlb_req_bits_status_debug,
                 io_tlb_req_bits_status_mxr,
                 io_tlb_req_bits_status_sum,
                 io_busy,
                 io_counter_event_signal_21,
                 io_counter_event_signal_22,
                 io_counter_event_signal_23,
  output [31:0]  io_counter_external_values_5,
                 io_counter_external_values_7
);

  wire            retry_a_valid;	// @[DMA.scala:540:47]
  wire            untranslated_a_valid;	// @[DMA.scala:506:90]
  wire            _translate_q_io_enq_ready;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_valid;	// @[DMA.scala:531:29]
  wire [2:0]      _translate_q_io_deq_bits_tl_a_opcode;	// @[DMA.scala:531:29]
  wire [2:0]      _translate_q_io_deq_bits_tl_a_param;	// @[DMA.scala:531:29]
  wire [3:0]      _translate_q_io_deq_bits_tl_a_size;	// @[DMA.scala:531:29]
  wire [3:0]      _translate_q_io_deq_bits_tl_a_source;	// @[DMA.scala:531:29]
  wire [31:0]     _translate_q_io_deq_bits_tl_a_address;	// @[DMA.scala:531:29]
  wire [15:0]     _translate_q_io_deq_bits_tl_a_mask;	// @[DMA.scala:531:29]
  wire [127:0]    _translate_q_io_deq_bits_tl_a_data;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_tl_a_corrupt;	// @[DMA.scala:531:29]
  wire [38:0]     _translate_q_io_deq_bits_vaddr;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_debug;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_cease;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_wfi;	// @[DMA.scala:531:29]
  wire [31:0]     _translate_q_io_deq_bits_status_isa;	// @[DMA.scala:531:29]
  wire [1:0]      _translate_q_io_deq_bits_status_dprv;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_dv;	// @[DMA.scala:531:29]
  wire [1:0]      _translate_q_io_deq_bits_status_prv;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_v;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_sd;	// @[DMA.scala:531:29]
  wire [22:0]     _translate_q_io_deq_bits_status_zero2;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_mpv;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_gva;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_mbe;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_sbe;	// @[DMA.scala:531:29]
  wire [1:0]      _translate_q_io_deq_bits_status_sxl;	// @[DMA.scala:531:29]
  wire [1:0]      _translate_q_io_deq_bits_status_uxl;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_sd_rv32;	// @[DMA.scala:531:29]
  wire [7:0]      _translate_q_io_deq_bits_status_zero1;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_tsr;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_tw;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_tvm;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_mxr;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_sum;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_mprv;	// @[DMA.scala:531:29]
  wire [1:0]      _translate_q_io_deq_bits_status_xs;	// @[DMA.scala:531:29]
  wire [1:0]      _translate_q_io_deq_bits_status_fs;	// @[DMA.scala:531:29]
  wire [1:0]      _translate_q_io_deq_bits_status_mpp;	// @[DMA.scala:531:29]
  wire [1:0]      _translate_q_io_deq_bits_status_vs;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_spp;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_mpie;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_ube;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_spie;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_upie;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_mie;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_hie;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_sie;	// @[DMA.scala:531:29]
  wire            _translate_q_io_deq_bits_status_uie;	// @[DMA.scala:531:29]
  wire            _tlb_q_io_enq_ready;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_valid;	// @[DMA.scala:521:23]
  wire [2:0]      _tlb_q_io_deq_bits_tl_a_opcode;	// @[DMA.scala:521:23]
  wire [2:0]      _tlb_q_io_deq_bits_tl_a_param;	// @[DMA.scala:521:23]
  wire [3:0]      _tlb_q_io_deq_bits_tl_a_size;	// @[DMA.scala:521:23]
  wire [3:0]      _tlb_q_io_deq_bits_tl_a_source;	// @[DMA.scala:521:23]
  wire [31:0]     _tlb_q_io_deq_bits_tl_a_address;	// @[DMA.scala:521:23]
  wire [15:0]     _tlb_q_io_deq_bits_tl_a_mask;	// @[DMA.scala:521:23]
  wire [127:0]    _tlb_q_io_deq_bits_tl_a_data;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_tl_a_corrupt;	// @[DMA.scala:521:23]
  wire [38:0]     _tlb_q_io_deq_bits_vaddr;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_debug;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_cease;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_wfi;	// @[DMA.scala:521:23]
  wire [31:0]     _tlb_q_io_deq_bits_status_isa;	// @[DMA.scala:521:23]
  wire [1:0]      _tlb_q_io_deq_bits_status_dprv;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_dv;	// @[DMA.scala:521:23]
  wire [1:0]      _tlb_q_io_deq_bits_status_prv;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_v;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_sd;	// @[DMA.scala:521:23]
  wire [22:0]     _tlb_q_io_deq_bits_status_zero2;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_mpv;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_gva;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_mbe;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_sbe;	// @[DMA.scala:521:23]
  wire [1:0]      _tlb_q_io_deq_bits_status_sxl;	// @[DMA.scala:521:23]
  wire [1:0]      _tlb_q_io_deq_bits_status_uxl;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_sd_rv32;	// @[DMA.scala:521:23]
  wire [7:0]      _tlb_q_io_deq_bits_status_zero1;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_tsr;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_tw;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_tvm;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_mxr;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_sum;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_mprv;	// @[DMA.scala:521:23]
  wire [1:0]      _tlb_q_io_deq_bits_status_xs;	// @[DMA.scala:521:23]
  wire [1:0]      _tlb_q_io_deq_bits_status_fs;	// @[DMA.scala:521:23]
  wire [1:0]      _tlb_q_io_deq_bits_status_mpp;	// @[DMA.scala:521:23]
  wire [1:0]      _tlb_q_io_deq_bits_status_vs;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_spp;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_mpie;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_ube;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_spie;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_upie;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_mie;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_hie;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_sie;	// @[DMA.scala:521:23]
  wire            _tlb_q_io_deq_bits_status_uie;	// @[DMA.scala:521:23]
  wire            _tlb_arb_io_in_0_ready;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_in_1_ready;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_in_2_ready;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_valid;	// @[DMA.scala:516:25]
  wire [2:0]      _tlb_arb_io_out_bits_tl_a_opcode;	// @[DMA.scala:516:25]
  wire [2:0]      _tlb_arb_io_out_bits_tl_a_param;	// @[DMA.scala:516:25]
  wire [3:0]      _tlb_arb_io_out_bits_tl_a_size;	// @[DMA.scala:516:25]
  wire [3:0]      _tlb_arb_io_out_bits_tl_a_source;	// @[DMA.scala:516:25]
  wire [31:0]     _tlb_arb_io_out_bits_tl_a_address;	// @[DMA.scala:516:25]
  wire [15:0]     _tlb_arb_io_out_bits_tl_a_mask;	// @[DMA.scala:516:25]
  wire [127:0]    _tlb_arb_io_out_bits_tl_a_data;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_tl_a_corrupt;	// @[DMA.scala:516:25]
  wire [38:0]     _tlb_arb_io_out_bits_vaddr;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_debug;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_cease;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_wfi;	// @[DMA.scala:516:25]
  wire [31:0]     _tlb_arb_io_out_bits_status_isa;	// @[DMA.scala:516:25]
  wire [1:0]      _tlb_arb_io_out_bits_status_dprv;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_dv;	// @[DMA.scala:516:25]
  wire [1:0]      _tlb_arb_io_out_bits_status_prv;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_v;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_sd;	// @[DMA.scala:516:25]
  wire [22:0]     _tlb_arb_io_out_bits_status_zero2;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_mpv;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_gva;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_mbe;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_sbe;	// @[DMA.scala:516:25]
  wire [1:0]      _tlb_arb_io_out_bits_status_sxl;	// @[DMA.scala:516:25]
  wire [1:0]      _tlb_arb_io_out_bits_status_uxl;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_sd_rv32;	// @[DMA.scala:516:25]
  wire [7:0]      _tlb_arb_io_out_bits_status_zero1;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_tsr;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_tw;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_tvm;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_mxr;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_sum;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_mprv;	// @[DMA.scala:516:25]
  wire [1:0]      _tlb_arb_io_out_bits_status_xs;	// @[DMA.scala:516:25]
  wire [1:0]      _tlb_arb_io_out_bits_status_fs;	// @[DMA.scala:516:25]
  wire [1:0]      _tlb_arb_io_out_bits_status_mpp;	// @[DMA.scala:516:25]
  wire [1:0]      _tlb_arb_io_out_bits_status_vs;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_spp;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_mpie;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_ube;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_spie;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_upie;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_mie;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_hie;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_sie;	// @[DMA.scala:516:25]
  wire            _tlb_arb_io_out_bits_status_uie;	// @[DMA.scala:516:25]
  wire            _shadow_retry_a_io_deq_valid;	// @[DMA.scala:513:32]
  wire [2:0]      _shadow_retry_a_io_deq_bits_tl_a_opcode;	// @[DMA.scala:513:32]
  wire [2:0]      _shadow_retry_a_io_deq_bits_tl_a_param;	// @[DMA.scala:513:32]
  wire [3:0]      _shadow_retry_a_io_deq_bits_tl_a_size;	// @[DMA.scala:513:32]
  wire [3:0]      _shadow_retry_a_io_deq_bits_tl_a_source;	// @[DMA.scala:513:32]
  wire [31:0]     _shadow_retry_a_io_deq_bits_tl_a_address;	// @[DMA.scala:513:32]
  wire [15:0]     _shadow_retry_a_io_deq_bits_tl_a_mask;	// @[DMA.scala:513:32]
  wire [127:0]    _shadow_retry_a_io_deq_bits_tl_a_data;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_tl_a_corrupt;	// @[DMA.scala:513:32]
  wire [38:0]     _shadow_retry_a_io_deq_bits_vaddr;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_debug;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_cease;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_wfi;	// @[DMA.scala:513:32]
  wire [31:0]     _shadow_retry_a_io_deq_bits_status_isa;	// @[DMA.scala:513:32]
  wire [1:0]      _shadow_retry_a_io_deq_bits_status_dprv;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_dv;	// @[DMA.scala:513:32]
  wire [1:0]      _shadow_retry_a_io_deq_bits_status_prv;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_v;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_sd;	// @[DMA.scala:513:32]
  wire [22:0]     _shadow_retry_a_io_deq_bits_status_zero2;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_mpv;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_gva;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_mbe;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_sbe;	// @[DMA.scala:513:32]
  wire [1:0]      _shadow_retry_a_io_deq_bits_status_sxl;	// @[DMA.scala:513:32]
  wire [1:0]      _shadow_retry_a_io_deq_bits_status_uxl;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_sd_rv32;	// @[DMA.scala:513:32]
  wire [7:0]      _shadow_retry_a_io_deq_bits_status_zero1;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_tsr;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_tw;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_tvm;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_mxr;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_sum;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_mprv;	// @[DMA.scala:513:32]
  wire [1:0]      _shadow_retry_a_io_deq_bits_status_xs;	// @[DMA.scala:513:32]
  wire [1:0]      _shadow_retry_a_io_deq_bits_status_fs;	// @[DMA.scala:513:32]
  wire [1:0]      _shadow_retry_a_io_deq_bits_status_mpp;	// @[DMA.scala:513:32]
  wire [1:0]      _shadow_retry_a_io_deq_bits_status_vs;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_spp;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_mpie;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_ube;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_spie;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_upie;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_mie;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_hie;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_sie;	// @[DMA.scala:513:32]
  wire            _shadow_retry_a_io_deq_bits_status_uie;	// @[DMA.scala:513:32]
  reg  [1:0]      state;	// @[DMA.scala:378:24]
  reg  [39:0]     req_vaddr;	// @[DMA.scala:380:18]
  reg  [6:0]      req_len;	// @[DMA.scala:380:18]
  reg  [7:0]      req_block;	// @[DMA.scala:380:18]
  reg             req_status_debug;	// @[DMA.scala:380:18]
  reg             req_status_cease;	// @[DMA.scala:380:18]
  reg             req_status_wfi;	// @[DMA.scala:380:18]
  reg  [31:0]     req_status_isa;	// @[DMA.scala:380:18]
  reg  [1:0]      req_status_dprv;	// @[DMA.scala:380:18]
  reg             req_status_dv;	// @[DMA.scala:380:18]
  reg  [1:0]      req_status_prv;	// @[DMA.scala:380:18]
  reg             req_status_v;	// @[DMA.scala:380:18]
  reg             req_status_sd;	// @[DMA.scala:380:18]
  reg  [22:0]     req_status_zero2;	// @[DMA.scala:380:18]
  reg             req_status_mpv;	// @[DMA.scala:380:18]
  reg             req_status_gva;	// @[DMA.scala:380:18]
  reg             req_status_mbe;	// @[DMA.scala:380:18]
  reg             req_status_sbe;	// @[DMA.scala:380:18]
  reg  [1:0]      req_status_sxl;	// @[DMA.scala:380:18]
  reg  [1:0]      req_status_uxl;	// @[DMA.scala:380:18]
  reg             req_status_sd_rv32;	// @[DMA.scala:380:18]
  reg  [7:0]      req_status_zero1;	// @[DMA.scala:380:18]
  reg             req_status_tsr;	// @[DMA.scala:380:18]
  reg             req_status_tw;	// @[DMA.scala:380:18]
  reg             req_status_tvm;	// @[DMA.scala:380:18]
  reg             req_status_mxr;	// @[DMA.scala:380:18]
  reg             req_status_sum;	// @[DMA.scala:380:18]
  reg             req_status_mprv;	// @[DMA.scala:380:18]
  reg  [1:0]      req_status_xs;	// @[DMA.scala:380:18]
  reg  [1:0]      req_status_fs;	// @[DMA.scala:380:18]
  reg  [1:0]      req_status_mpp;	// @[DMA.scala:380:18]
  reg  [1:0]      req_status_vs;	// @[DMA.scala:380:18]
  reg             req_status_spp;	// @[DMA.scala:380:18]
  reg             req_status_mpie;	// @[DMA.scala:380:18]
  reg             req_status_ube;	// @[DMA.scala:380:18]
  reg             req_status_spie;	// @[DMA.scala:380:18]
  reg             req_status_upie;	// @[DMA.scala:380:18]
  reg             req_status_mie;	// @[DMA.scala:380:18]
  reg             req_status_hie;	// @[DMA.scala:380:18]
  reg             req_status_sie;	// @[DMA.scala:380:18]
  reg             req_status_uie;	// @[DMA.scala:380:18]
  reg  [127:0]    data_blocks_0;	// @[DMA.scala:383:26]
  reg  [127:0]    data_blocks_1;	// @[DMA.scala:383:26]
  reg  [127:0]    data_blocks_2;	// @[DMA.scala:383:26]
  reg  [127:0]    data_blocks_3;	// @[DMA.scala:383:26]
  reg  [511:0]    data_single_block;	// @[DMA.scala:384:32]
  wire [511:0]    data = req_block == 8'h0 ? data_single_block : {data_blocks_3, data_blocks_2, data_blocks_1, data_blocks_0};	// @[DMA.scala:380:18, :383:26, :384:32, :385:{19,30,70}, :451:30]
  reg  [6:0]      bytesSent;	// @[DMA.scala:387:24]
  wire [6:0]      bytesLeft = req_len - bytesSent;	// @[DMA.scala:380:18, :387:24, :388:29]
  reg  [15:0]     xactBusy;	// @[DMA.scala:390:27]
  wire [15:0]     _xactOnehot_T = ~xactBusy;	// @[DMA.scala:390:27, :391:40]
  wire [14:0]     _GEN = _xactOnehot_T[0] ? 15'h0 : _xactOnehot_T[1] ? 15'h1 : _xactOnehot_T[2] ? 15'h2 : _xactOnehot_T[3] ? 15'h4 : _xactOnehot_T[4] ? 15'h8 : _xactOnehot_T[5] ? 15'h10 : _xactOnehot_T[6] ? 15'h20 : _xactOnehot_T[7] ? 15'h40 : _xactOnehot_T[8] ? 15'h80 : _xactOnehot_T[9] ? 15'h100 : _xactOnehot_T[10] ? 15'h200 : _xactOnehot_T[11] ? 15'h400 : _xactOnehot_T[12] ? 15'h800 : _xactOnehot_T[13] ? 15'h1000 : _xactOnehot_T[14] ? 15'h2000 : {_xactOnehot_T[15], 14'h0};	// @[DMA.scala:391:40, Mux.scala:47:70, OneHot.scala:84:71]
  wire [6:0]      _GEN_0 = _GEN[14:8] | _GEN[6:0];	// @[Mux.scala:47:70, OneHot.scala:30:18, :31:18, :32:28]
  wire [2:0]      _GEN_1 = _GEN_0[6:4] | _GEN_0[2:0];	// @[OneHot.scala:30:18, :31:18, :32:28]
  wire            _xactId_T_6 = _GEN_1[2] | _GEN_1[0];	// @[OneHot.scala:30:18, :31:18, :32:28]
  wire [3:0]      xactId = {|(_GEN[14:7]), |(_GEN_0[6:3]), |(_GEN_1[2:1]), _xactId_T_6};	// @[Cat.scala:33:92, Mux.scala:47:70, OneHot.scala:30:18, :32:{14,28}]
  wire            _state_machine_ready_for_req_T = state == 2'h0;	// @[DMA.scala:378:24, :399:54]
  wire [38:0]     write_packets_0_vaddr = {req_vaddr[38:4], 4'h0};	// @[Cat.scala:33:92, DMA.scala:380:18, :426:67]
  wire [7:0]      _GEN_2 = {1'h0, bytesLeft};	// @[DMA.scala:388:29, :429:90]
  wire [7:0]      _write_packets_too_late_T_3 = {4'h0, req_vaddr[3:0]} + _GEN_2;	// @[Cat.scala:33:92, DMA.scala:380:18, :427:42, :429:90]
  wire            _write_packets_WIRE_4_0_0 = req_vaddr[3:0] == 4'h0 & (|_write_packets_too_late_T_3);	// @[Cat.scala:33:92, DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_4_0_1 = req_vaddr[3:0] < 4'h2 & (|(_write_packets_too_late_T_3[7:1]));	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}, Mux.scala:47:70]
  wire            _write_packets_WIRE_4_0_2 = req_vaddr[3:0] < 4'h3 & _write_packets_too_late_T_3 > 8'h2;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}, Mux.scala:47:70]
  wire            _write_packets_WIRE_4_0_3 = req_vaddr[3:0] < 4'h4 & (|(_write_packets_too_late_T_3[7:2]));	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}, Mux.scala:47:70]
  wire            _write_packets_WIRE_4_0_4 = req_vaddr[3:0] < 4'h5 & _write_packets_too_late_T_3 > 8'h4;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}, Mux.scala:47:70]
  wire            _write_packets_WIRE_4_0_5 = req_vaddr[3:0] < 4'h6 & _write_packets_too_late_T_3 > 8'h5;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}, Mux.scala:47:70]
  wire            _write_packets_WIRE_4_0_6 = req_vaddr[3:0] < 4'h7 & _write_packets_too_late_T_3 > 8'h6;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}, Mux.scala:47:70]
  wire            _write_packets_WIRE_4_0_7 = ~(req_vaddr[3]) & (|(_write_packets_too_late_T_3[7:3]));	// @[DMA.scala:380:18, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_4_0_8 = req_vaddr[3:0] < 4'h9 & _write_packets_too_late_T_3 > 8'h8;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_4_0_9 = req_vaddr[3:0] < 4'hA & _write_packets_too_late_T_3 > 8'h9;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_4_0_10 = req_vaddr[3:0] < 4'hB & _write_packets_too_late_T_3 > 8'hA;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_4_0_11 = req_vaddr[3:2] != 2'h3 & _write_packets_too_late_T_3 > 8'hB;	// @[DMA.scala:380:18, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_4_0_12 = req_vaddr[3:0] < 4'hD & _write_packets_too_late_T_3 > 8'hC;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_4_0_13 = req_vaddr[3:1] != 3'h7 & _write_packets_too_late_T_3 > 8'hD;	// @[DMA.scala:380:18, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_4_0_14 = req_vaddr[3:0] != 4'hF & _write_packets_too_late_T_3 > 8'hE;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_bytes_written_T_1 = _write_packets_too_late_T_3 > 8'h10;	// @[DMA.scala:429:90, :432:39]
  wire [4:0]      _GEN_3 = {1'h0, req_vaddr[3:0]};	// @[DMA.scala:380:18, :427:42, :432:50]
  wire [6:0]      _GEN_4 = {2'h0, 5'h10 - _GEN_3};	// @[DMA.scala:429:52, :432:{12,50}]
  wire [6:0]      write_packets_0_bytes_written = _write_packets_bytes_written_T_1 ? _GEN_4 : bytesLeft;	// @[DMA.scala:388:29, :432:{12,39}]
  wire            write_packets_0_is_full = _write_packets_WIRE_4_0_0 & _write_packets_WIRE_4_0_1 & _write_packets_WIRE_4_0_2 & _write_packets_WIRE_4_0_3 & _write_packets_WIRE_4_0_4 & _write_packets_WIRE_4_0_5 & _write_packets_WIRE_4_0_6 & _write_packets_WIRE_4_0_7 & _write_packets_WIRE_4_0_8 & _write_packets_WIRE_4_0_9 & _write_packets_WIRE_4_0_10 & _write_packets_WIRE_4_0_11 & _write_packets_WIRE_4_0_12 & _write_packets_WIRE_4_0_13 & _write_packets_WIRE_4_0_14 & (|(_write_packets_too_late_T_3[7:4]));	// @[DMA.scala:429:{68,75,90}, :440:47]
  wire [4:0]      _GEN_5 = 5'h10 - _write_packets_too_late_T_3[4:0];	// @[DMA.scala:429:{52,90}, :452:25]
  wire [4:0]      write_packets_0_bytes_written_per_beat_0 = _write_packets_too_late_T_3 == 8'h0 ? 5'h0 : 5'h10 - (_GEN_3 + (_write_packets_too_late_T_3 < 8'h10 ? _GEN_5 : 5'h0));	// @[Cat.scala:33:92, DMA.scala:429:{52,90}, :432:{39,50}, :451:{30,105}, :452:25, :456:50, :458:{17,58,72}]
  wire [4:0]      _GEN_6 = 5'h0 - _write_packets_too_late_T_3[4:0];	// @[Cat.scala:33:92, DMA.scala:429:90, :452:25]
  wire [4:0]      write_packets_0_bytes_written_per_beat_1 = _write_packets_too_late_T_3 < 8'h11 ? 5'h0 : 5'h10 - ((|(_write_packets_too_late_T_3[7:4])) & _write_packets_too_late_T_3 < 8'h20 ? _GEN_6 : 5'h0);	// @[Cat.scala:33:92, DMA.scala:429:{52,75,90}, :451:{30,57,76,105}, :452:25, :456:50, :458:{17,58}]
  wire [4:0]      write_packets_0_bytes_written_per_beat_2 = _write_packets_too_late_T_3 < 8'h21 ? 5'h0 : 5'h10 - ((|(_write_packets_too_late_T_3[7:5])) & _write_packets_too_late_T_3 < 8'h30 ? _GEN_5 : 5'h0);	// @[Cat.scala:33:92, DMA.scala:429:{52,75,90}, :451:{30,57,76,105}, :452:25, :456:50, :458:{17,58}]
  wire [4:0]      write_packets_0_bytes_written_per_beat_3 = _write_packets_too_late_T_3 < 8'h31 ? 5'h0 : 5'h10 - (_write_packets_too_late_T_3 > 8'h2F & _write_packets_too_late_T_3 < 8'h40 ? _GEN_6 : 5'h0);	// @[Cat.scala:33:92, DMA.scala:429:{52,75,90}, :451:{30,57,76,105}, :452:25, :456:50, :458:{17,58}]
  wire [38:0]     write_packets_1_vaddr = {req_vaddr[38:5], 5'h0};	// @[Cat.scala:33:92, DMA.scala:380:18, :426:67]
  wire [7:0]      _write_packets_too_late_T_7 = {3'h0, req_vaddr[4:0]} + _GEN_2;	// @[DMA.scala:380:18, :427:42, :429:90, Edges.scala:466:15]
  wire            _write_packets_WIRE_9_0_0 = req_vaddr[4:0] == 5'h0 & (|_write_packets_too_late_T_7);	// @[Cat.scala:33:92, DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_0_1 = req_vaddr[4:0] < 5'h2 & (|(_write_packets_too_late_T_7[7:1]));	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_0_2 = req_vaddr[4:0] < 5'h3 & _write_packets_too_late_T_7 > 8'h2;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_0_3 = req_vaddr[4:0] < 5'h4 & (|(_write_packets_too_late_T_7[7:2]));	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_0_4 = req_vaddr[4:0] < 5'h5 & _write_packets_too_late_T_7 > 8'h4;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_0_5 = req_vaddr[4:0] < 5'h6 & _write_packets_too_late_T_7 > 8'h5;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_0_6 = req_vaddr[4:0] < 5'h7 & _write_packets_too_late_T_7 > 8'h6;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_0_7 = req_vaddr[4:0] < 5'h8 & (|(_write_packets_too_late_T_7[7:3]));	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_0_8 = req_vaddr[4:0] < 5'h9 & _write_packets_too_late_T_7 > 8'h8;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_0_9 = req_vaddr[4:0] < 5'hA & _write_packets_too_late_T_7 > 8'h9;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_0_10 = req_vaddr[4:0] < 5'hB & _write_packets_too_late_T_7 > 8'hA;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_0_11 = req_vaddr[4:0] < 5'hC & _write_packets_too_late_T_7 > 8'hB;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_0_12 = req_vaddr[4:0] < 5'hD & _write_packets_too_late_T_7 > 8'hC;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_0_13 = req_vaddr[4:0] < 5'hE & _write_packets_too_late_T_7 > 8'hD;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_0_14 = req_vaddr[4:0] < 5'hF & _write_packets_too_late_T_7 > 8'hE;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_0_15 = ~(req_vaddr[4]) & (|(_write_packets_too_late_T_7[7:4]));	// @[DMA.scala:380:18, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_1_0 = req_vaddr[4:0] < 5'h11 & _write_packets_too_late_T_7 > 8'h10;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}, :432:39]
  wire            _write_packets_WIRE_9_1_1 = req_vaddr[4:0] < 5'h12 & _write_packets_too_late_T_7 > 8'h11;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_1_2 = req_vaddr[4:0] < 5'h13 & _write_packets_too_late_T_7 > 8'h12;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_1_3 = req_vaddr[4:0] < 5'h14 & _write_packets_too_late_T_7 > 8'h13;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_1_4 = req_vaddr[4:0] < 5'h15 & _write_packets_too_late_T_7 > 8'h14;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_1_5 = req_vaddr[4:0] < 5'h16 & _write_packets_too_late_T_7 > 8'h15;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_1_6 = req_vaddr[4:0] < 5'h17 & _write_packets_too_late_T_7 > 8'h16;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_1_7 = req_vaddr[4:3] != 2'h3 & _write_packets_too_late_T_7 > 8'h17;	// @[DMA.scala:380:18, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_1_8 = req_vaddr[4:0] < 5'h19 & _write_packets_too_late_T_7 > 8'h18;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_1_9 = req_vaddr[4:0] < 5'h1A & _write_packets_too_late_T_7 > 8'h19;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_1_10 = req_vaddr[4:0] < 5'h1B & _write_packets_too_late_T_7 > 8'h1A;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_1_11 = req_vaddr[4:2] != 3'h7 & _write_packets_too_late_T_7 > 8'h1B;	// @[DMA.scala:380:18, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_1_12 = req_vaddr[4:0] < 5'h1D & _write_packets_too_late_T_7 > 8'h1C;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_1_13 = req_vaddr[4:1] != 4'hF & _write_packets_too_late_T_7 > 8'h1D;	// @[DMA.scala:380:18, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_9_1_14 = req_vaddr[4:0] != 5'h1F & _write_packets_too_late_T_7 > 8'h1E;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_bytes_written_T_5 = _write_packets_too_late_T_7 > 8'h20;	// @[DMA.scala:429:90, :432:39, :451:105]
  wire [6:0]      _GEN_7 = {1'h0, 6'h20 - {1'h0, req_vaddr[4:0]}};	// @[DMA.scala:380:18, :427:42, :429:52, :432:{12,50}]
  wire [6:0]      write_packets_1_bytes_written = _write_packets_bytes_written_T_5 ? _GEN_7 : bytesLeft;	// @[DMA.scala:388:29, :432:{12,39}]
  wire            write_packets_1_is_full = _write_packets_WIRE_9_0_0 & _write_packets_WIRE_9_0_1 & _write_packets_WIRE_9_0_2 & _write_packets_WIRE_9_0_3 & _write_packets_WIRE_9_0_4 & _write_packets_WIRE_9_0_5 & _write_packets_WIRE_9_0_6 & _write_packets_WIRE_9_0_7 & _write_packets_WIRE_9_0_8 & _write_packets_WIRE_9_0_9 & _write_packets_WIRE_9_0_10 & _write_packets_WIRE_9_0_11 & _write_packets_WIRE_9_0_12 & _write_packets_WIRE_9_0_13 & _write_packets_WIRE_9_0_14 & _write_packets_WIRE_9_0_15 & _write_packets_WIRE_9_1_0 & _write_packets_WIRE_9_1_1 & _write_packets_WIRE_9_1_2 & _write_packets_WIRE_9_1_3 & _write_packets_WIRE_9_1_4 & _write_packets_WIRE_9_1_5 & _write_packets_WIRE_9_1_6 & _write_packets_WIRE_9_1_7 & _write_packets_WIRE_9_1_8 & _write_packets_WIRE_9_1_9 & _write_packets_WIRE_9_1_10 & _write_packets_WIRE_9_1_11 & _write_packets_WIRE_9_1_12 & _write_packets_WIRE_9_1_13 & _write_packets_WIRE_9_1_14 & (|(_write_packets_too_late_T_7[7:5]));	// @[DMA.scala:429:{68,75,90}, :440:47]
  wire [4:0]      _GEN_8 = 5'h10 - _write_packets_too_late_T_7[4:0];	// @[DMA.scala:429:{52,90}, :452:25]
  wire [4:0]      write_packets_1_bytes_written_per_beat_0 = req_vaddr[4] | _write_packets_too_late_T_7 == 8'h0 ? 5'h0 : 5'h10 - ((req_vaddr[4] ? 5'h0 : req_vaddr[4:0]) + (_write_packets_too_late_T_7 < 8'h10 ? _GEN_8 : 5'h0));	// @[Cat.scala:33:92, DMA.scala:380:18, :427:42, :429:{52,90}, :432:39, :447:29, :451:{30,105}, :452:25, :455:38, :456:50, :458:{17,28,58,72}]
  wire [4:0]      _GEN_9 = 5'h0 - _write_packets_too_late_T_7[4:0];	// @[Cat.scala:33:92, DMA.scala:429:90, :452:25]
  wire [4:0]      write_packets_1_bytes_written_per_beat_1 = _write_packets_too_late_T_7 < 8'h11 ? 5'h0 : 5'h10 - ((req_vaddr[4] ? req_vaddr[4:0] - 5'h10 : 5'h0) + ((|(_write_packets_too_late_T_7[7:4])) & _write_packets_too_late_T_7 < 8'h20 ? _GEN_9 : 5'h0));	// @[Cat.scala:33:92, DMA.scala:380:18, :427:42, :429:{52,75,90}, :447:29, :448:24, :451:{30,57,76,105}, :452:25, :455:38, :456:50, :458:{17,58,72}]
  wire [4:0]      write_packets_1_bytes_written_per_beat_2 = _write_packets_too_late_T_7 < 8'h21 ? 5'h0 : 5'h10 - ((|(_write_packets_too_late_T_7[7:5])) & _write_packets_too_late_T_7 < 8'h30 ? _GEN_8 : 5'h0);	// @[Cat.scala:33:92, DMA.scala:429:{52,75,90}, :451:{30,57,76,105}, :452:25, :456:50, :458:{17,58}]
  wire [4:0]      write_packets_1_bytes_written_per_beat_3 = _write_packets_too_late_T_7 < 8'h31 ? 5'h0 : 5'h10 - (_write_packets_too_late_T_7 > 8'h2F & _write_packets_too_late_T_7 < 8'h40 ? _GEN_9 : 5'h0);	// @[Cat.scala:33:92, DMA.scala:429:{52,75,90}, :451:{30,57,76,105}, :452:25, :456:50, :458:{17,58}]
  wire [38:0]     write_packets_2_vaddr = {req_vaddr[38:6], 6'h0};	// @[Cat.scala:33:92, DMA.scala:380:18, :426:67]
  wire [7:0]      _write_packets_too_late_T_11 = {2'h0, req_vaddr[5:0]} + _GEN_2;	// @[DMA.scala:380:18, :427:42, :429:90]
  wire            _write_packets_WIRE_14_0_0 = req_vaddr[5:0] == 6'h0 & (|_write_packets_too_late_T_11);	// @[Cat.scala:33:92, DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_0_1 = req_vaddr[5:0] < 6'h2 & (|(_write_packets_too_late_T_11[7:1]));	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_0_2 = req_vaddr[5:0] < 6'h3 & _write_packets_too_late_T_11 > 8'h2;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_0_3 = req_vaddr[5:0] < 6'h4 & (|(_write_packets_too_late_T_11[7:2]));	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_0_4 = req_vaddr[5:0] < 6'h5 & _write_packets_too_late_T_11 > 8'h4;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_0_5 = req_vaddr[5:0] < 6'h6 & _write_packets_too_late_T_11 > 8'h5;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_0_6 = req_vaddr[5:0] < 6'h7 & _write_packets_too_late_T_11 > 8'h6;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_0_7 = req_vaddr[5:0] < 6'h8 & (|(_write_packets_too_late_T_11[7:3]));	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_0_8 = req_vaddr[5:0] < 6'h9 & _write_packets_too_late_T_11 > 8'h8;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_0_9 = req_vaddr[5:0] < 6'hA & _write_packets_too_late_T_11 > 8'h9;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_0_10 = req_vaddr[5:0] < 6'hB & _write_packets_too_late_T_11 > 8'hA;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_0_11 = req_vaddr[5:0] < 6'hC & _write_packets_too_late_T_11 > 8'hB;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_0_12 = req_vaddr[5:0] < 6'hD & _write_packets_too_late_T_11 > 8'hC;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_0_13 = req_vaddr[5:0] < 6'hE & _write_packets_too_late_T_11 > 8'hD;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_0_14 = req_vaddr[5:0] < 6'hF & _write_packets_too_late_T_11 > 8'hE;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_0_15 = req_vaddr[5:0] < 6'h10 & (|(_write_packets_too_late_T_11[7:4]));	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}, :432:50]
  wire            _write_packets_WIRE_14_1_0 = req_vaddr[5:0] < 6'h11 & _write_packets_too_late_T_11 > 8'h10;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}, :432:39]
  wire            _write_packets_WIRE_14_1_1 = req_vaddr[5:0] < 6'h12 & _write_packets_too_late_T_11 > 8'h11;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_1_2 = req_vaddr[5:0] < 6'h13 & _write_packets_too_late_T_11 > 8'h12;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_1_3 = req_vaddr[5:0] < 6'h14 & _write_packets_too_late_T_11 > 8'h13;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_1_4 = req_vaddr[5:0] < 6'h15 & _write_packets_too_late_T_11 > 8'h14;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_1_5 = req_vaddr[5:0] < 6'h16 & _write_packets_too_late_T_11 > 8'h15;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_1_6 = req_vaddr[5:0] < 6'h17 & _write_packets_too_late_T_11 > 8'h16;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_1_7 = req_vaddr[5:0] < 6'h18 & _write_packets_too_late_T_11 > 8'h17;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_1_8 = req_vaddr[5:0] < 6'h19 & _write_packets_too_late_T_11 > 8'h18;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_1_9 = req_vaddr[5:0] < 6'h1A & _write_packets_too_late_T_11 > 8'h19;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_1_10 = req_vaddr[5:0] < 6'h1B & _write_packets_too_late_T_11 > 8'h1A;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_1_11 = req_vaddr[5:0] < 6'h1C & _write_packets_too_late_T_11 > 8'h1B;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_1_12 = req_vaddr[5:0] < 6'h1D & _write_packets_too_late_T_11 > 8'h1C;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_1_13 = req_vaddr[5:0] < 6'h1E & _write_packets_too_late_T_11 > 8'h1D;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_1_14 = req_vaddr[5:0] < 6'h1F & _write_packets_too_late_T_11 > 8'h1E;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_1_15 = ~(req_vaddr[5]) & (|(_write_packets_too_late_T_11[7:5]));	// @[DMA.scala:380:18, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_2_0 = req_vaddr[5:0] < 6'h21 & _write_packets_too_late_T_11 > 8'h20;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}, :451:105]
  wire            _write_packets_WIRE_14_2_1 = req_vaddr[5:0] < 6'h22 & _write_packets_too_late_T_11 > 8'h21;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_2_2 = req_vaddr[5:0] < 6'h23 & _write_packets_too_late_T_11 > 8'h22;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_2_3 = req_vaddr[5:0] < 6'h24 & _write_packets_too_late_T_11 > 8'h23;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_2_4 = req_vaddr[5:0] < 6'h25 & _write_packets_too_late_T_11 > 8'h24;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_2_5 = req_vaddr[5:0] < 6'h26 & _write_packets_too_late_T_11 > 8'h25;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_2_6 = req_vaddr[5:0] < 6'h27 & _write_packets_too_late_T_11 > 8'h26;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_2_7 = req_vaddr[5:0] < 6'h28 & _write_packets_too_late_T_11 > 8'h27;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_2_8 = req_vaddr[5:0] < 6'h29 & _write_packets_too_late_T_11 > 8'h28;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_2_9 = req_vaddr[5:0] < 6'h2A & _write_packets_too_late_T_11 > 8'h29;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_2_10 = req_vaddr[5:0] < 6'h2B & _write_packets_too_late_T_11 > 8'h2A;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_2_11 = req_vaddr[5:0] < 6'h2C & _write_packets_too_late_T_11 > 8'h2B;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_2_12 = req_vaddr[5:0] < 6'h2D & _write_packets_too_late_T_11 > 8'h2C;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_2_13 = req_vaddr[5:0] < 6'h2E & _write_packets_too_late_T_11 > 8'h2D;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_2_14 = req_vaddr[5:0] < 6'h2F & _write_packets_too_late_T_11 > 8'h2E;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_2_15 = req_vaddr[5:4] != 2'h3 & _write_packets_too_late_T_11 > 8'h2F;	// @[DMA.scala:380:18, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_3_0 = req_vaddr[5:0] < 6'h31 & _write_packets_too_late_T_11 > 8'h30;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}, :451:105]
  wire            _write_packets_WIRE_14_3_1 = req_vaddr[5:0] < 6'h32 & _write_packets_too_late_T_11 > 8'h31;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_3_2 = req_vaddr[5:0] < 6'h33 & _write_packets_too_late_T_11 > 8'h32;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_3_3 = req_vaddr[5:0] < 6'h34 & _write_packets_too_late_T_11 > 8'h33;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_3_4 = req_vaddr[5:0] < 6'h35 & _write_packets_too_late_T_11 > 8'h34;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_3_5 = req_vaddr[5:0] < 6'h36 & _write_packets_too_late_T_11 > 8'h35;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_3_6 = req_vaddr[5:0] < 6'h37 & _write_packets_too_late_T_11 > 8'h36;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_3_7 = req_vaddr[5:3] != 3'h7 & _write_packets_too_late_T_11 > 8'h37;	// @[DMA.scala:380:18, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_3_8 = req_vaddr[5:0] < 6'h39 & _write_packets_too_late_T_11 > 8'h38;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_3_9 = req_vaddr[5:0] < 6'h3A & _write_packets_too_late_T_11 > 8'h39;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_3_10 = req_vaddr[5:0] < 6'h3B & _write_packets_too_late_T_11 > 8'h3A;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_3_11 = req_vaddr[5:2] != 4'hF & _write_packets_too_late_T_11 > 8'h3B;	// @[DMA.scala:380:18, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_3_12 = req_vaddr[5:0] < 6'h3D & _write_packets_too_late_T_11 > 8'h3C;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_3_13 = req_vaddr[5:1] != 5'h1F & _write_packets_too_late_T_11 > 8'h3D;	// @[DMA.scala:380:18, :429:{52,68,75,90}]
  wire            _write_packets_WIRE_14_3_14 = req_vaddr[5:0] != 6'h3F & _write_packets_too_late_T_11 > 8'h3E;	// @[DMA.scala:380:18, :427:42, :429:{52,68,75,90}]
  wire            _write_packets_bytes_written_T_9 = _write_packets_too_late_T_11 > 8'h40;	// @[DMA.scala:429:90, :432:39, :451:105]
  wire [6:0]      _write_packets_bytes_written_T_11 = 7'h40 - {1'h0, req_vaddr[5:0]};	// @[DMA.scala:380:18, :427:42, :429:90, :432:50, :447:78]
  wire [6:0]      write_packets_2_bytes_written = _write_packets_bytes_written_T_9 ? _write_packets_bytes_written_T_11 : bytesLeft;	// @[DMA.scala:388:29, :432:{12,39,50}]
  wire            write_packets_2_is_full = _write_packets_WIRE_14_0_0 & _write_packets_WIRE_14_0_1 & _write_packets_WIRE_14_0_2 & _write_packets_WIRE_14_0_3 & _write_packets_WIRE_14_0_4 & _write_packets_WIRE_14_0_5 & _write_packets_WIRE_14_0_6 & _write_packets_WIRE_14_0_7 & _write_packets_WIRE_14_0_8 & _write_packets_WIRE_14_0_9 & _write_packets_WIRE_14_0_10 & _write_packets_WIRE_14_0_11 & _write_packets_WIRE_14_0_12 & _write_packets_WIRE_14_0_13 & _write_packets_WIRE_14_0_14 & _write_packets_WIRE_14_0_15 & _write_packets_WIRE_14_1_0 & _write_packets_WIRE_14_1_1 & _write_packets_WIRE_14_1_2 & _write_packets_WIRE_14_1_3 & _write_packets_WIRE_14_1_4 & _write_packets_WIRE_14_1_5 & _write_packets_WIRE_14_1_6 & _write_packets_WIRE_14_1_7 & _write_packets_WIRE_14_1_8 & _write_packets_WIRE_14_1_9 & _write_packets_WIRE_14_1_10 & _write_packets_WIRE_14_1_11 & _write_packets_WIRE_14_1_12 & _write_packets_WIRE_14_1_13 & _write_packets_WIRE_14_1_14 & _write_packets_WIRE_14_1_15 & _write_packets_WIRE_14_2_0 & _write_packets_WIRE_14_2_1 & _write_packets_WIRE_14_2_2 & _write_packets_WIRE_14_2_3 & _write_packets_WIRE_14_2_4 & _write_packets_WIRE_14_2_5 & _write_packets_WIRE_14_2_6 & _write_packets_WIRE_14_2_7 & _write_packets_WIRE_14_2_8 & _write_packets_WIRE_14_2_9 & _write_packets_WIRE_14_2_10 & _write_packets_WIRE_14_2_11 & _write_packets_WIRE_14_2_12 & _write_packets_WIRE_14_2_13 & _write_packets_WIRE_14_2_14 & _write_packets_WIRE_14_2_15 & _write_packets_WIRE_14_3_0 & _write_packets_WIRE_14_3_1 & _write_packets_WIRE_14_3_2 & _write_packets_WIRE_14_3_3 & _write_packets_WIRE_14_3_4 & _write_packets_WIRE_14_3_5 & _write_packets_WIRE_14_3_6 & _write_packets_WIRE_14_3_7 & _write_packets_WIRE_14_3_8 & _write_packets_WIRE_14_3_9 & _write_packets_WIRE_14_3_10 & _write_packets_WIRE_14_3_11 & _write_packets_WIRE_14_3_12 & _write_packets_WIRE_14_3_13 & _write_packets_WIRE_14_3_14 & (|(_write_packets_too_late_T_11[7:6]));	// @[DMA.scala:429:{68,75,90}, :440:47]
  wire [4:0]      _GEN_10 = 5'h10 - _write_packets_too_late_T_11[4:0];	// @[DMA.scala:429:{52,90}, :452:25]
  wire [4:0]      write_packets_2_bytes_written_per_beat_0 = (|(req_vaddr[5:4])) | _write_packets_too_late_T_11 == 8'h0 ? 5'h0 : 5'h10 - ((req_vaddr[5:0] < 6'h10 ? req_vaddr[4:0] : 5'h0) + (_write_packets_too_late_T_11 < 8'h10 ? _GEN_10 : 5'h0));	// @[Cat.scala:33:92, DMA.scala:380:18, :427:42, :429:{52,90}, :432:{39,50}, :447:{29,78}, :451:{30,105}, :452:25, :455:38, :456:50, :458:{17,28,58,72}]
  wire [4:0]      _GEN_11 = req_vaddr[4:0] - 5'h10;	// @[DMA.scala:380:18, :427:42, :448:24]
  wire [4:0]      _GEN_12 = 5'h0 - _write_packets_too_late_T_11[4:0];	// @[Cat.scala:33:92, DMA.scala:429:90, :452:25]
  wire [4:0]      write_packets_2_bytes_written_per_beat_1 = req_vaddr[5] | _write_packets_too_late_T_11 < 8'h11 ? 5'h0 : 5'h10 - (((|(req_vaddr[5:4])) & ~(req_vaddr[5]) ? _GEN_11 : 5'h0) + ((|(_write_packets_too_late_T_11[7:4])) & _write_packets_too_late_T_11 < 8'h20 ? _GEN_12 : 5'h0));	// @[Cat.scala:33:92, DMA.scala:380:18, :429:{52,75,90}, :447:{29,62,78}, :448:24, :451:{30,57,76,105}, :452:25, :455:38, :456:50, :458:{17,28,58,72}]
  wire            write_packets_too_early_10 = req_vaddr[5:0] > 6'h2F;	// @[DMA.scala:380:18, :427:42, :429:52, :455:38]
  wire [4:0]      write_packets_2_bytes_written_per_beat_2 = write_packets_too_early_10 | _write_packets_too_late_T_11 < 8'h21 ? 5'h0 : 5'h10 - ((req_vaddr[5] & req_vaddr[5:4] != 2'h3 ? req_vaddr[4:0] : 5'h0) + ((|(_write_packets_too_late_T_11[7:5])) & _write_packets_too_late_T_11 < 8'h30 ? _GEN_10 : 5'h0));	// @[Cat.scala:33:92, DMA.scala:380:18, :427:42, :429:{52,75,90}, :447:{29,62,78}, :451:{30,57,76,105}, :452:25, :455:38, :456:50, :458:{17,28,58,72}]
  wire [4:0]      write_packets_2_bytes_written_per_beat_3 = _write_packets_too_late_T_11 < 8'h31 ? 5'h0 : 5'h10 - ((write_packets_too_early_10 ? _GEN_11 : 5'h0) + (_write_packets_too_late_T_11 > 8'h2F & _write_packets_too_late_T_11 < 8'h40 ? _GEN_12 : 5'h0));	// @[Cat.scala:33:92, DMA.scala:429:{52,75,90}, :447:29, :448:24, :451:{30,57,76,105}, :452:25, :455:38, :456:50, :458:{17,58,72}]
  wire            _best_write_packet_T = write_packets_1_bytes_written > write_packets_0_bytes_written;	// @[DMA.scala:432:12, :464:27]
  wire [2:0]      _best_write_packet_T_1_lg_size = {2'h2, _best_write_packet_T};	// @[DMA.scala:429:52, :464:{10,27}]
  wire            _best_write_packet_T_1_mask_1_0 = _best_write_packet_T & _write_packets_WIRE_9_1_0;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            _best_write_packet_T_1_mask_1_1 = _best_write_packet_T & _write_packets_WIRE_9_1_1;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            _best_write_packet_T_1_mask_1_2 = _best_write_packet_T & _write_packets_WIRE_9_1_2;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            _best_write_packet_T_1_mask_1_3 = _best_write_packet_T & _write_packets_WIRE_9_1_3;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            _best_write_packet_T_1_mask_1_4 = _best_write_packet_T & _write_packets_WIRE_9_1_4;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            _best_write_packet_T_1_mask_1_5 = _best_write_packet_T & _write_packets_WIRE_9_1_5;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            _best_write_packet_T_1_mask_1_6 = _best_write_packet_T & _write_packets_WIRE_9_1_6;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            _best_write_packet_T_1_mask_1_7 = _best_write_packet_T & _write_packets_WIRE_9_1_7;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            _best_write_packet_T_1_mask_1_8 = _best_write_packet_T & _write_packets_WIRE_9_1_8;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            _best_write_packet_T_1_mask_1_9 = _best_write_packet_T & _write_packets_WIRE_9_1_9;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            _best_write_packet_T_1_mask_1_10 = _best_write_packet_T & _write_packets_WIRE_9_1_10;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            _best_write_packet_T_1_mask_1_11 = _best_write_packet_T & _write_packets_WIRE_9_1_11;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            _best_write_packet_T_1_mask_1_12 = _best_write_packet_T & _write_packets_WIRE_9_1_12;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            _best_write_packet_T_1_mask_1_13 = _best_write_packet_T & _write_packets_WIRE_9_1_13;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            _best_write_packet_T_1_mask_1_14 = _best_write_packet_T & _write_packets_WIRE_9_1_14;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            _best_write_packet_T_1_mask_1_15 = _best_write_packet_T & (|(_write_packets_too_late_T_7[7:5]));	// @[DMA.scala:429:{75,90}, :464:{10,27}]
  wire [6:0]      _best_write_packet_T_1_bytes_written = _best_write_packet_T ? write_packets_1_bytes_written : write_packets_0_bytes_written;	// @[DMA.scala:432:12, :464:{10,27}]
  wire            _best_write_packet_T_2 = write_packets_2_bytes_written > _best_write_packet_T_1_bytes_written;	// @[DMA.scala:432:12, :464:{10,27}]
  wire            best_write_packet_mask_2_0 = _best_write_packet_T_2 & _write_packets_WIRE_14_2_0;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_2_1 = _best_write_packet_T_2 & _write_packets_WIRE_14_2_1;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_2_2 = _best_write_packet_T_2 & _write_packets_WIRE_14_2_2;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_2_3 = _best_write_packet_T_2 & _write_packets_WIRE_14_2_3;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_2_4 = _best_write_packet_T_2 & _write_packets_WIRE_14_2_4;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_2_5 = _best_write_packet_T_2 & _write_packets_WIRE_14_2_5;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_2_6 = _best_write_packet_T_2 & _write_packets_WIRE_14_2_6;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_2_7 = _best_write_packet_T_2 & _write_packets_WIRE_14_2_7;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_2_8 = _best_write_packet_T_2 & _write_packets_WIRE_14_2_8;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_2_9 = _best_write_packet_T_2 & _write_packets_WIRE_14_2_9;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_2_10 = _best_write_packet_T_2 & _write_packets_WIRE_14_2_10;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_2_11 = _best_write_packet_T_2 & _write_packets_WIRE_14_2_11;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_2_12 = _best_write_packet_T_2 & _write_packets_WIRE_14_2_12;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_2_13 = _best_write_packet_T_2 & _write_packets_WIRE_14_2_13;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_2_14 = _best_write_packet_T_2 & _write_packets_WIRE_14_2_14;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_2_15 = _best_write_packet_T_2 & _write_packets_WIRE_14_2_15;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_3_0 = _best_write_packet_T_2 & _write_packets_WIRE_14_3_0;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_3_1 = _best_write_packet_T_2 & _write_packets_WIRE_14_3_1;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_3_2 = _best_write_packet_T_2 & _write_packets_WIRE_14_3_2;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_3_3 = _best_write_packet_T_2 & _write_packets_WIRE_14_3_3;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_3_4 = _best_write_packet_T_2 & _write_packets_WIRE_14_3_4;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_3_5 = _best_write_packet_T_2 & _write_packets_WIRE_14_3_5;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_3_6 = _best_write_packet_T_2 & _write_packets_WIRE_14_3_6;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_3_7 = _best_write_packet_T_2 & _write_packets_WIRE_14_3_7;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_3_8 = _best_write_packet_T_2 & _write_packets_WIRE_14_3_8;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_3_9 = _best_write_packet_T_2 & _write_packets_WIRE_14_3_9;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_3_10 = _best_write_packet_T_2 & _write_packets_WIRE_14_3_10;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_3_11 = _best_write_packet_T_2 & _write_packets_WIRE_14_3_11;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_3_12 = _best_write_packet_T_2 & _write_packets_WIRE_14_3_12;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_3_13 = _best_write_packet_T_2 & _write_packets_WIRE_14_3_13;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_3_14 = _best_write_packet_T_2 & _write_packets_WIRE_14_3_14;	// @[DMA.scala:429:68, :464:{10,27}]
  wire            best_write_packet_mask_3_15 = _best_write_packet_T_2 & (|(_write_packets_too_late_T_11[7:6]));	// @[DMA.scala:429:{75,90}, :464:{10,27}]
  wire            _T_7 = state == 2'h1;	// @[DMA.scala:378:24, :466:63]
  reg  [6:0]      write_packet_buf_size;	// @[Reg.scala:19:16]
  reg  [2:0]      write_packet_buf_lg_size;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_0_0;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_0_1;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_0_2;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_0_3;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_0_4;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_0_5;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_0_6;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_0_7;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_0_8;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_0_9;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_0_10;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_0_11;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_0_12;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_0_13;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_0_14;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_0_15;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_1_0;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_1_1;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_1_2;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_1_3;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_1_4;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_1_5;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_1_6;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_1_7;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_1_8;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_1_9;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_1_10;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_1_11;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_1_12;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_1_13;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_1_14;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_1_15;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_2_0;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_2_1;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_2_2;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_2_3;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_2_4;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_2_5;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_2_6;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_2_7;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_2_8;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_2_9;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_2_10;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_2_11;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_2_12;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_2_13;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_2_14;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_2_15;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_3_0;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_3_1;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_3_2;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_3_3;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_3_4;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_3_5;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_3_6;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_3_7;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_3_8;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_3_9;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_3_10;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_3_11;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_3_12;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_3_13;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_3_14;	// @[Reg.scala:19:16]
  reg             write_packet_buf_mask_3_15;	// @[Reg.scala:19:16]
  reg  [38:0]     write_packet_buf_vaddr;	// @[Reg.scala:19:16]
  reg             write_packet_buf_is_full;	// @[Reg.scala:19:16]
  reg  [6:0]      write_packet_buf_bytes_written;	// @[Reg.scala:19:16]
  reg  [4:0]      write_packet_buf_bytes_written_per_beat_0;	// @[Reg.scala:19:16]
  reg  [4:0]      write_packet_buf_bytes_written_per_beat_1;	// @[Reg.scala:19:16]
  reg  [4:0]      write_packet_buf_bytes_written_per_beat_2;	// @[Reg.scala:19:16]
  reg  [4:0]      write_packet_buf_bytes_written_per_beat_3;	// @[Reg.scala:19:16]
  wire [6:0]      write_packet_size = _T_7 ? (_best_write_packet_T_2 ? 7'h40 : _best_write_packet_T ? 7'h20 : 7'h10) : write_packet_buf_size;	// @[DMA.scala:416:75, :436:19, :447:78, :464:{10,27}, :466:63, Reg.scala:19:16, Util.scala:91:8]
  wire [2:0]      write_packet_lg_size = _T_7 ? (_best_write_packet_T_2 ? 3'h6 : _best_write_packet_T_1_lg_size) : write_packet_buf_lg_size;	// @[DMA.scala:429:52, :464:{10,27}, :466:63, Reg.scala:19:16, Util.scala:91:8]
  wire            write_packet_is_full = _T_7 ? (_best_write_packet_T_2 ? write_packets_2_is_full : _best_write_packet_T ? write_packets_1_is_full : write_packets_0_is_full) : write_packet_buf_is_full;	// @[DMA.scala:440:47, :464:{10,27}, :466:63, Reg.scala:19:16, Util.scala:91:8]
  wire [6:0]      write_beats = write_packet_size < 7'h10 ? 7'h1 : write_packet_size / 7'h10;	// @[DMA.scala:416:{44,50,75}, Util.scala:91:8]
  reg  [5:0]      beatsLeft;	// @[DMA.scala:474:24]
  wire [1:0]      _bytes_written_this_beat_T = _T_7 ? 2'h0 : write_beats[1:0] - beatsLeft[1:0];	// @[DMA.scala:416:44, :466:63, :474:24, :475:{24,73}]
  wire [3:0]      _GEN_13 = _T_7 ? {{best_write_packet_mask_3_0}, {best_write_packet_mask_2_0}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_1_0 : _best_write_packet_T_1_mask_1_0}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_0_0 : _best_write_packet_T ? _write_packets_WIRE_9_0_0 : _write_packets_WIRE_4_0_0}} : {{write_packet_buf_mask_3_0}, {write_packet_buf_mask_2_0}, {write_packet_buf_mask_1_0}, {write_packet_buf_mask_0_0}};	// @[DMA.scala:429:68, :464:{10,27}, :466:63, Mux.scala:47:70, Reg.scala:19:16, Util.scala:91:8]
  wire            _GEN_14 = _GEN_13[_bytes_written_this_beat_T];	// @[DMA.scala:475:24, Mux.scala:47:70]
  wire [3:0]      _GEN_15 = _T_7 ? {{best_write_packet_mask_3_1}, {best_write_packet_mask_2_1}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_1_1 : _best_write_packet_T_1_mask_1_1}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_0_1 : _best_write_packet_T ? _write_packets_WIRE_9_0_1 : _write_packets_WIRE_4_0_1}} : {{write_packet_buf_mask_3_1}, {write_packet_buf_mask_2_1}, {write_packet_buf_mask_1_1}, {write_packet_buf_mask_0_1}};	// @[DMA.scala:429:68, :464:{10,27}, :466:63, Mux.scala:47:70, Reg.scala:19:16, Util.scala:91:8]
  wire            _GEN_16 = _GEN_15[_bytes_written_this_beat_T];	// @[DMA.scala:475:24, Mux.scala:47:70]
  wire [3:0]      _GEN_17 = _T_7 ? {{best_write_packet_mask_3_2}, {best_write_packet_mask_2_2}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_1_2 : _best_write_packet_T_1_mask_1_2}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_0_2 : _best_write_packet_T ? _write_packets_WIRE_9_0_2 : _write_packets_WIRE_4_0_2}} : {{write_packet_buf_mask_3_2}, {write_packet_buf_mask_2_2}, {write_packet_buf_mask_1_2}, {write_packet_buf_mask_0_2}};	// @[DMA.scala:429:68, :464:{10,27}, :466:63, Mux.scala:47:70, Reg.scala:19:16, Util.scala:91:8]
  wire            _GEN_18 = _GEN_17[_bytes_written_this_beat_T];	// @[DMA.scala:475:24, Mux.scala:47:70]
  wire [3:0]      _GEN_19 = _T_7 ? {{best_write_packet_mask_3_3}, {best_write_packet_mask_2_3}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_1_3 : _best_write_packet_T_1_mask_1_3}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_0_3 : _best_write_packet_T ? _write_packets_WIRE_9_0_3 : _write_packets_WIRE_4_0_3}} : {{write_packet_buf_mask_3_3}, {write_packet_buf_mask_2_3}, {write_packet_buf_mask_1_3}, {write_packet_buf_mask_0_3}};	// @[DMA.scala:429:68, :464:{10,27}, :466:63, Mux.scala:47:70, Reg.scala:19:16, Util.scala:91:8]
  wire            _GEN_20 = _GEN_19[_bytes_written_this_beat_T];	// @[DMA.scala:475:24, Mux.scala:47:70]
  wire [3:0]      _GEN_21 = _T_7 ? {{best_write_packet_mask_3_4}, {best_write_packet_mask_2_4}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_1_4 : _best_write_packet_T_1_mask_1_4}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_0_4 : _best_write_packet_T ? _write_packets_WIRE_9_0_4 : _write_packets_WIRE_4_0_4}} : {{write_packet_buf_mask_3_4}, {write_packet_buf_mask_2_4}, {write_packet_buf_mask_1_4}, {write_packet_buf_mask_0_4}};	// @[DMA.scala:429:68, :464:{10,27}, :466:63, Mux.scala:47:70, Reg.scala:19:16, Util.scala:91:8]
  wire            _GEN_22 = _GEN_21[_bytes_written_this_beat_T];	// @[DMA.scala:475:24, Mux.scala:47:70]
  wire [3:0]      _GEN_23 = _T_7 ? {{best_write_packet_mask_3_5}, {best_write_packet_mask_2_5}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_1_5 : _best_write_packet_T_1_mask_1_5}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_0_5 : _best_write_packet_T ? _write_packets_WIRE_9_0_5 : _write_packets_WIRE_4_0_5}} : {{write_packet_buf_mask_3_5}, {write_packet_buf_mask_2_5}, {write_packet_buf_mask_1_5}, {write_packet_buf_mask_0_5}};	// @[DMA.scala:429:68, :464:{10,27}, :466:63, Mux.scala:47:70, Reg.scala:19:16, Util.scala:91:8]
  wire            _GEN_24 = _GEN_23[_bytes_written_this_beat_T];	// @[DMA.scala:475:24, Mux.scala:47:70]
  wire [3:0]      _GEN_25 = _T_7 ? {{best_write_packet_mask_3_6}, {best_write_packet_mask_2_6}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_1_6 : _best_write_packet_T_1_mask_1_6}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_0_6 : _best_write_packet_T ? _write_packets_WIRE_9_0_6 : _write_packets_WIRE_4_0_6}} : {{write_packet_buf_mask_3_6}, {write_packet_buf_mask_2_6}, {write_packet_buf_mask_1_6}, {write_packet_buf_mask_0_6}};	// @[DMA.scala:429:68, :464:{10,27}, :466:63, Mux.scala:47:70, Reg.scala:19:16, Util.scala:91:8]
  wire            _GEN_26 = _GEN_25[_bytes_written_this_beat_T];	// @[DMA.scala:475:24, Mux.scala:47:70]
  wire [3:0]      _GEN_27 = _T_7 ? {{best_write_packet_mask_3_7}, {best_write_packet_mask_2_7}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_1_7 : _best_write_packet_T_1_mask_1_7}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_0_7 : _best_write_packet_T ? _write_packets_WIRE_9_0_7 : _write_packets_WIRE_4_0_7}} : {{write_packet_buf_mask_3_7}, {write_packet_buf_mask_2_7}, {write_packet_buf_mask_1_7}, {write_packet_buf_mask_0_7}};	// @[DMA.scala:429:68, :464:{10,27}, :466:63, Mux.scala:47:70, Reg.scala:19:16, Util.scala:91:8]
  wire            _GEN_28 = _GEN_27[_bytes_written_this_beat_T];	// @[DMA.scala:475:24, Mux.scala:47:70]
  wire [3:0]      _GEN_29 = _T_7 ? {{best_write_packet_mask_3_8}, {best_write_packet_mask_2_8}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_1_8 : _best_write_packet_T_1_mask_1_8}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_0_8 : _best_write_packet_T ? _write_packets_WIRE_9_0_8 : _write_packets_WIRE_4_0_8}} : {{write_packet_buf_mask_3_8}, {write_packet_buf_mask_2_8}, {write_packet_buf_mask_1_8}, {write_packet_buf_mask_0_8}};	// @[DMA.scala:429:68, :464:{10,27}, :466:63, Mux.scala:47:70, Reg.scala:19:16, Util.scala:91:8]
  wire            _GEN_30 = _GEN_29[_bytes_written_this_beat_T];	// @[DMA.scala:475:24, Mux.scala:47:70]
  wire [3:0]      _GEN_31 = _T_7 ? {{best_write_packet_mask_3_9}, {best_write_packet_mask_2_9}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_1_9 : _best_write_packet_T_1_mask_1_9}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_0_9 : _best_write_packet_T ? _write_packets_WIRE_9_0_9 : _write_packets_WIRE_4_0_9}} : {{write_packet_buf_mask_3_9}, {write_packet_buf_mask_2_9}, {write_packet_buf_mask_1_9}, {write_packet_buf_mask_0_9}};	// @[DMA.scala:429:68, :464:{10,27}, :466:63, Mux.scala:47:70, Reg.scala:19:16, Util.scala:91:8]
  wire            _GEN_32 = _GEN_31[_bytes_written_this_beat_T];	// @[DMA.scala:475:24, Mux.scala:47:70]
  wire [3:0]      _GEN_33 = _T_7 ? {{best_write_packet_mask_3_10}, {best_write_packet_mask_2_10}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_1_10 : _best_write_packet_T_1_mask_1_10}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_0_10 : _best_write_packet_T ? _write_packets_WIRE_9_0_10 : _write_packets_WIRE_4_0_10}} : {{write_packet_buf_mask_3_10}, {write_packet_buf_mask_2_10}, {write_packet_buf_mask_1_10}, {write_packet_buf_mask_0_10}};	// @[DMA.scala:429:68, :464:{10,27}, :466:63, Mux.scala:47:70, Reg.scala:19:16, Util.scala:91:8]
  wire            _GEN_34 = _GEN_33[_bytes_written_this_beat_T];	// @[DMA.scala:475:24, Mux.scala:47:70]
  wire [3:0]      _GEN_35 = _T_7 ? {{best_write_packet_mask_3_11}, {best_write_packet_mask_2_11}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_1_11 : _best_write_packet_T_1_mask_1_11}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_0_11 : _best_write_packet_T ? _write_packets_WIRE_9_0_11 : _write_packets_WIRE_4_0_11}} : {{write_packet_buf_mask_3_11}, {write_packet_buf_mask_2_11}, {write_packet_buf_mask_1_11}, {write_packet_buf_mask_0_11}};	// @[DMA.scala:429:68, :464:{10,27}, :466:63, Mux.scala:47:70, Reg.scala:19:16, Util.scala:91:8]
  wire            _GEN_36 = _GEN_35[_bytes_written_this_beat_T];	// @[DMA.scala:475:24, Mux.scala:47:70]
  wire [3:0]      _GEN_37 = _T_7 ? {{best_write_packet_mask_3_12}, {best_write_packet_mask_2_12}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_1_12 : _best_write_packet_T_1_mask_1_12}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_0_12 : _best_write_packet_T ? _write_packets_WIRE_9_0_12 : _write_packets_WIRE_4_0_12}} : {{write_packet_buf_mask_3_12}, {write_packet_buf_mask_2_12}, {write_packet_buf_mask_1_12}, {write_packet_buf_mask_0_12}};	// @[DMA.scala:429:68, :464:{10,27}, :466:63, Mux.scala:47:70, Reg.scala:19:16, Util.scala:91:8]
  wire            _GEN_38 = _GEN_37[_bytes_written_this_beat_T];	// @[DMA.scala:475:24, Mux.scala:47:70]
  wire [3:0]      _GEN_39 = _T_7 ? {{best_write_packet_mask_3_13}, {best_write_packet_mask_2_13}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_1_13 : _best_write_packet_T_1_mask_1_13}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_0_13 : _best_write_packet_T ? _write_packets_WIRE_9_0_13 : _write_packets_WIRE_4_0_13}} : {{write_packet_buf_mask_3_13}, {write_packet_buf_mask_2_13}, {write_packet_buf_mask_1_13}, {write_packet_buf_mask_0_13}};	// @[DMA.scala:429:68, :464:{10,27}, :466:63, Mux.scala:47:70, Reg.scala:19:16, Util.scala:91:8]
  wire            _GEN_40 = _GEN_39[_bytes_written_this_beat_T];	// @[DMA.scala:475:24, Mux.scala:47:70]
  wire [3:0]      _GEN_41 = _T_7 ? {{best_write_packet_mask_3_14}, {best_write_packet_mask_2_14}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_1_14 : _best_write_packet_T_1_mask_1_14}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_0_14 : _best_write_packet_T ? _write_packets_WIRE_9_0_14 : _write_packets_WIRE_4_0_14}} : {{write_packet_buf_mask_3_14}, {write_packet_buf_mask_2_14}, {write_packet_buf_mask_1_14}, {write_packet_buf_mask_0_14}};	// @[DMA.scala:429:68, :464:{10,27}, :466:63, Mux.scala:47:70, Reg.scala:19:16, Util.scala:91:8]
  wire            _GEN_42 = _GEN_41[_bytes_written_this_beat_T];	// @[DMA.scala:475:24, Mux.scala:47:70]
  wire [3:0]      _GEN_43 = _T_7 ? {{best_write_packet_mask_3_15}, {best_write_packet_mask_2_15}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_1_15 : _best_write_packet_T_1_mask_1_15}, {_best_write_packet_T_2 ? _write_packets_WIRE_14_0_15 : _best_write_packet_T ? _write_packets_WIRE_9_0_15 : (|(_write_packets_too_late_T_3[7:4]))}} : {{write_packet_buf_mask_3_15}, {write_packet_buf_mask_2_15}, {write_packet_buf_mask_1_15}, {write_packet_buf_mask_0_15}};	// @[DMA.scala:429:{68,75,90}, :464:{10,27}, :466:63, Mux.scala:47:70, Reg.scala:19:16, Util.scala:91:8]
  reg  [3:0]      putFull_buf;	// @[Reg.scala:19:16]
  wire [511:0]    _GEN_44 = {502'h0, bytesSent, 3'h0};	// @[DMA.scala:387:24, :487:20, Edges.scala:466:15]
  wire [511:0]    _putFull_T_3 = data >> _GEN_44;	// @[DMA.scala:385:19, :487:20]
  wire            putFull_a_mask_acc = write_packet_lg_size[2] | (&(write_packet_lg_size[1:0]));	// @[Misc.scala:205:21, :208:26, :214:29, OneHot.scala:63:49, Util.scala:91:8]
  wire            putFull_a_mask_acc_2 = putFull_a_mask_acc | write_packet_lg_size[1:0] == 2'h2;	// @[DMA.scala:429:52, Misc.scala:208:26, :214:29, OneHot.scala:63:49, Util.scala:91:8]
  reg  [3:0]      putPartial_buf;	// @[Reg.scala:19:16]
  wire [766:0]    _putPartial_T_5 = {255'h0, data >> _GEN_44} << {760'h0, _GEN_14 ? 4'h0 : _GEN_16 ? 4'h1 : _GEN_18 ? 4'h2 : _GEN_20 ? 4'h3 : _GEN_22 ? 4'h4 : _GEN_24 ? 4'h5 : _GEN_26 ? 4'h6 : _GEN_28 ? 4'h7 : _GEN_30 ? 4'h8 : _GEN_32 ? 4'h9 : _GEN_34 ? 4'hA : _GEN_36 ? 4'hB : _GEN_38 ? 4'hC : _GEN_40 ? 4'hD : {3'h7, ~_GEN_42}, 3'h0};	// @[Cat.scala:33:92, DMA.scala:385:19, :429:52, :487:20, :494:{21,43}, Edges.scala:466:15, Mux.scala:47:70]
  wire            _T_6 = _tlb_arb_io_in_2_ready & untranslated_a_valid;	// @[DMA.scala:506:90, :516:25, Decoupled.scala:51:35]
  wire            _T_10 = state == 2'h2;	// @[DMA.scala:378:24, :429:52, :506:69]
  assign untranslated_a_valid = (_T_7 | _T_10) & xactBusy != 16'hFFFF;	// @[DMA.scala:390:27, :391:40, :466:63, :506:{60,69,90,103}]
  wire            _io_tlb_req_valid_output = _translate_q_io_enq_ready & _tlb_q_io_deq_valid;	// @[DMA.scala:521:23, :531:29, Decoupled.scala:51:35]
  assign retry_a_valid = _translate_q_io_deq_valid & io_tlb_resp_miss;	// @[DMA.scala:531:29, :540:47]
  wire            tl_a_valid = _translate_q_io_deq_valid & ~io_tlb_resp_miss;	// @[DMA.scala:531:29, :544:{44,47}]
  reg             x1_a_bits_address_REG;	// @[DMA.scala:546:66]
  reg  [31:0]     x1_a_bits_address_buf;	// @[Reg.scala:19:16]
  wire [3:0][4:0] _GEN_45 = _T_7 ? (_best_write_packet_T_2 ? {{write_packets_2_bytes_written_per_beat_3}, {write_packets_2_bytes_written_per_beat_2}, {write_packets_2_bytes_written_per_beat_1}, {write_packets_2_bytes_written_per_beat_0}} : _best_write_packet_T ? {{write_packets_1_bytes_written_per_beat_3}, {write_packets_1_bytes_written_per_beat_2}, {write_packets_1_bytes_written_per_beat_1}, {write_packets_1_bytes_written_per_beat_0}} : {{write_packets_0_bytes_written_per_beat_3}, {write_packets_0_bytes_written_per_beat_2}, {write_packets_0_bytes_written_per_beat_1}, {write_packets_0_bytes_written_per_beat_0}}) : {{write_packet_buf_bytes_written_per_beat_3}, {write_packet_buf_bytes_written_per_beat_2}, {write_packet_buf_bytes_written_per_beat_1}, {write_packet_buf_bytes_written_per_beat_0}};	// @[DMA.scala:458:17, :464:{10,27}, :466:63, :557:32, Reg.scala:19:16, Util.scala:91:8]
  wire [6:0]      _GEN_46 = {2'h0, _GEN_45[_bytes_written_this_beat_T]};	// @[DMA.scala:475:24, :557:32]
  wire            _T_8 = write_beats == 7'h1;	// @[DMA.scala:416:44, :559:27]
  wire            _T_9 = _GEN_46 >= bytesLeft;	// @[DMA.scala:388:29, :557:32, :560:41]
  wire            _T_15 = beatsLeft == 6'h1;	// @[DMA.scala:429:52, :474:24, :574:25]
  wire            _T_16 = _GEN_46 >= bytesLeft;	// @[DMA.scala:388:29, :557:32, :575:41]
  wire            state_machine_ready_for_req = _T_6 ? (_T_7 ? _T_8 & _T_9 | _state_machine_ready_for_req_T : _T_10 & _T_15 & _T_16 | _state_machine_ready_for_req_T) : _state_machine_ready_for_req_T;	// @[DMA.scala:399:{47,54}, :466:63, :506:69, :550:32, :551:44, :559:{27,36}, :560:{41,55}, :562:41, :568:45, :574:{25,34}, :575:{41,55}, :577:41, Decoupled.scala:51:35]
  wire            _T_17 = state_machine_ready_for_req & io_req_valid;	// @[DMA.scala:399:47, :550:32, :551:44, Decoupled.scala:51:35]
  reg  [31:0]     total_bytes_sent;	// @[DMA.scala:617:35]
  reg  [31:0]     total_latency;	// @[DMA.scala:622:32]
  wire            _T_34 = (|xactBusy) & auto_out_d_valid;	// @[DMA.scala:390:27, :401:25, Decoupled.scala:51:35]
  always @(posedge clock) begin
    if (reset) begin
      state <= 2'h0;	// @[DMA.scala:378:24]
      xactBusy <= 16'h0;	// @[DMA.scala:390:27]
      total_bytes_sent <= 32'h0;	// @[CounterFile.scala:140:39, DMA.scala:617:35]
      total_latency <= 32'h0;	// @[CounterFile.scala:140:39, DMA.scala:622:32]
    end
    else begin
      if (_T_17)	// @[Decoupled.scala:51:35]
        state <= {1'h0, io_req_bits_store_en};	// @[DMA.scala:378:24, :604:19]
      else if (_T_6) begin	// @[Decoupled.scala:51:35]
        if (_T_7) begin	// @[DMA.scala:466:63]
          if (_T_8) begin	// @[DMA.scala:559:27]
            if (_T_9)	// @[DMA.scala:560:41]
              state <= 2'h0;	// @[DMA.scala:378:24]
          end
          else	// @[DMA.scala:559:27]
            state <= 2'h2;	// @[DMA.scala:378:24, :429:52]
        end
        else if (_T_10 & _T_15)	// @[DMA.scala:378:24, :506:69, :568:45, :574:{25,34}, :575:55]
          state <= {1'h0, ~_T_16};	// @[DMA.scala:378:24, :575:{41,55}, :578:19, :580:19]
      end
      xactBusy <= (xactBusy | (_T_6 & _T_7 ? 16'h1 << {12'h0, |(_GEN[14:7]), |(_GEN_0[6:3]), |(_GEN_1[2:1]), _xactId_T_6} : 16'h0)) & ~(_T_34 ? 16'h1 << auto_out_d_bits_source : 16'h0);	// @[DMA.scala:390:27, :395:{27,48}, :396:{27,31,48}, :397:{27,43}, :466:63, :505:42, Decoupled.scala:51:35, Mux.scala:47:70, OneHot.scala:30:18, :32:{14,28}]
      if (io_counter_external_reset) begin
        total_bytes_sent <= 32'h0;	// @[CounterFile.scala:140:39, DMA.scala:617:35]
        total_latency <= 32'h0;	// @[CounterFile.scala:140:39, DMA.scala:622:32]
      end
      else begin
        if (_T_34)	// @[Decoupled.scala:51:35]
          total_bytes_sent <= total_bytes_sent + {16'h0, 16'h1 << auto_out_d_bits_size};	// @[DMA.scala:390:27, :617:35, :619:{44,51}, Mux.scala:47:70]
        total_latency <= total_latency + {27'h0, {1'h0, {1'h0, {1'h0, {1'h0, xactBusy[0]} + {1'h0, xactBusy[1]}} + {1'h0, {1'h0, xactBusy[2]} + {1'h0, xactBusy[3]}}} + {1'h0, {1'h0, {1'h0, xactBusy[4]} + {1'h0, xactBusy[5]}} + {1'h0, {1'h0, xactBusy[6]} + {1'h0, xactBusy[7]}}}} + {1'h0, {1'h0, {1'h0, {1'h0, xactBusy[8]} + {1'h0, xactBusy[9]}} + {1'h0, {1'h0, xactBusy[10]} + {1'h0, xactBusy[11]}}} + {1'h0, {1'h0, {1'h0, xactBusy[12]} + {1'h0, xactBusy[13]}} + {1'h0, {1'h0, xactBusy[14]} + {1'h0, xactBusy[15]}}}}};	// @[Bitwise.scala:51:90, :53:100, DMA.scala:390:27, :622:32, :623:36]
      end
    end
    if (_T_17) begin	// @[Decoupled.scala:51:35]
      req_vaddr <= io_req_bits_vaddr;	// @[DMA.scala:380:18]
      req_len <= {io_req_bits_block[2:0], 4'h0} + io_req_bits_len;	// @[Cat.scala:33:92, DMA.scala:380:18, :597:58]
      req_block <= io_req_bits_block;	// @[DMA.scala:380:18]
      req_status_debug <= io_req_bits_status_debug;	// @[DMA.scala:380:18]
      req_status_cease <= io_req_bits_status_cease;	// @[DMA.scala:380:18]
      req_status_wfi <= io_req_bits_status_wfi;	// @[DMA.scala:380:18]
      req_status_isa <= io_req_bits_status_isa;	// @[DMA.scala:380:18]
      req_status_dprv <= io_req_bits_status_dprv;	// @[DMA.scala:380:18]
      req_status_dv <= io_req_bits_status_dv;	// @[DMA.scala:380:18]
      req_status_prv <= io_req_bits_status_prv;	// @[DMA.scala:380:18]
      req_status_v <= io_req_bits_status_v;	// @[DMA.scala:380:18]
      req_status_sd <= io_req_bits_status_sd;	// @[DMA.scala:380:18]
      req_status_zero2 <= io_req_bits_status_zero2;	// @[DMA.scala:380:18]
      req_status_mpv <= io_req_bits_status_mpv;	// @[DMA.scala:380:18]
      req_status_gva <= io_req_bits_status_gva;	// @[DMA.scala:380:18]
      req_status_mbe <= io_req_bits_status_mbe;	// @[DMA.scala:380:18]
      req_status_sbe <= io_req_bits_status_sbe;	// @[DMA.scala:380:18]
      req_status_sxl <= io_req_bits_status_sxl;	// @[DMA.scala:380:18]
      req_status_uxl <= io_req_bits_status_uxl;	// @[DMA.scala:380:18]
      req_status_sd_rv32 <= io_req_bits_status_sd_rv32;	// @[DMA.scala:380:18]
      req_status_zero1 <= io_req_bits_status_zero1;	// @[DMA.scala:380:18]
      req_status_tsr <= io_req_bits_status_tsr;	// @[DMA.scala:380:18]
      req_status_tw <= io_req_bits_status_tw;	// @[DMA.scala:380:18]
      req_status_tvm <= io_req_bits_status_tvm;	// @[DMA.scala:380:18]
      req_status_mxr <= io_req_bits_status_mxr;	// @[DMA.scala:380:18]
      req_status_sum <= io_req_bits_status_sum;	// @[DMA.scala:380:18]
      req_status_mprv <= io_req_bits_status_mprv;	// @[DMA.scala:380:18]
      req_status_xs <= io_req_bits_status_xs;	// @[DMA.scala:380:18]
      req_status_fs <= io_req_bits_status_fs;	// @[DMA.scala:380:18]
      req_status_mpp <= io_req_bits_status_mpp;	// @[DMA.scala:380:18]
      req_status_vs <= io_req_bits_status_vs;	// @[DMA.scala:380:18]
      req_status_spp <= io_req_bits_status_spp;	// @[DMA.scala:380:18]
      req_status_mpie <= io_req_bits_status_mpie;	// @[DMA.scala:380:18]
      req_status_ube <= io_req_bits_status_ube;	// @[DMA.scala:380:18]
      req_status_spie <= io_req_bits_status_spie;	// @[DMA.scala:380:18]
      req_status_upie <= io_req_bits_status_upie;	// @[DMA.scala:380:18]
      req_status_mie <= io_req_bits_status_mie;	// @[DMA.scala:380:18]
      req_status_hie <= io_req_bits_status_hie;	// @[DMA.scala:380:18]
      req_status_sie <= io_req_bits_status_sie;	// @[DMA.scala:380:18]
      req_status_uie <= io_req_bits_status_uie;	// @[DMA.scala:380:18]
      if (io_req_bits_pool_en)
        data_single_block <= {data_single_block[511:128], $signed(io_req_bits_data[127:120]) > $signed(data_single_block[127:120]) ? io_req_bits_data[127:120] : data_single_block[127:120], $signed(io_req_bits_data[119:112]) > $signed(data_single_block[119:112]) ? io_req_bits_data[119:112] : data_single_block[119:112], $signed(io_req_bits_data[111:104]) > $signed(data_single_block[111:104]) ? io_req_bits_data[111:104] : data_single_block[111:104], $signed(io_req_bits_data[103:96]) > $signed(data_single_block[103:96]) ? io_req_bits_data[103:96] : data_single_block[103:96], $signed(io_req_bits_data[95:88]) > $signed(data_single_block[95:88]) ? io_req_bits_data[95:88] : data_single_block[95:88], $signed(io_req_bits_data[87:80]) > $signed(data_single_block[87:80]) ? io_req_bits_data[87:80] : data_single_block[87:80], $signed(io_req_bits_data[79:72]) > $signed(data_single_block[79:72]) ? io_req_bits_data[79:72] : data_single_block[79:72], $signed(io_req_bits_data[71:64]) > $signed(data_single_block[71:64]) ? io_req_bits_data[71:64] : data_single_block[71:64], $signed(io_req_bits_data[63:56]) > $signed(data_single_block[63:56]) ? io_req_bits_data[63:56] : data_single_block[63:56], $signed(io_req_bits_data[55:48]) > $signed(data_single_block[55:48]) ? io_req_bits_data[55:48] : data_single_block[55:48], $signed(io_req_bits_data[47:40]) > $signed(data_single_block[47:40]) ? io_req_bits_data[47:40] : data_single_block[47:40], $signed(io_req_bits_data[39:32]) > $signed(data_single_block[39:32]) ? io_req_bits_data[39:32] : data_single_block[39:32], $signed(io_req_bits_data[31:24]) > $signed(data_single_block[31:24]) ? io_req_bits_data[31:24] : data_single_block[31:24], $signed(io_req_bits_data[23:16]) > $signed(data_single_block[23:16]) ? io_req_bits_data[23:16] : data_single_block[23:16], $signed(io_req_bits_data[15:8]) > $signed(data_single_block[15:8]) ? io_req_bits_data[15:8] : data_single_block[15:8], $signed(io_req_bits_data[7:0]) > $signed(data_single_block[7:0]) ? io_req_bits_data[7:0] : data_single_block[7:0]};	// @[Arithmetic.scala:110:44, DMA.scala:384:32, :590:43, :591:44, :593:97, Util.scala:105:8]
      else
        data_single_block <= io_req_bits_data;	// @[DMA.scala:384:32]
      bytesSent <= 7'h0;	// @[DMA.scala:387:24, :475:24]
    end
    else begin	// @[Decoupled.scala:51:35]
      if (_T_6 & _T_7)	// @[DMA.scala:380:18, :466:63, :550:32, :551:44, :555:19, Decoupled.scala:51:35]
        req_vaddr <= req_vaddr + {33'h0, _T_7 ? (_best_write_packet_T_2 ? write_packets_2_bytes_written : _best_write_packet_T_1_bytes_written) : write_packet_buf_bytes_written};	// @[DMA.scala:380:18, :432:12, :464:{10,27}, :466:63, :554:36, Reg.scala:19:16, Util.scala:91:8]
      if (_T_6) begin	// @[Decoupled.scala:51:35]
        if (_T_7)	// @[DMA.scala:466:63]
          bytesSent <= bytesSent + _GEN_46;	// @[DMA.scala:387:24, :557:32]
        else if (_T_10)	// @[DMA.scala:506:69]
          bytesSent <= bytesSent + _GEN_46;	// @[DMA.scala:387:24, :557:32, :570:32]
      end
    end
    if (_T_17 & io_req_bits_block[1:0] == 2'h0)	// @[DMA.scala:383:26, :587:24, :600:38, Decoupled.scala:51:35]
      data_blocks_0 <= io_req_bits_data[127:0];	// @[DMA.scala:383:26, :600:38]
    if (_T_17 & io_req_bits_block[1:0] == 2'h1)	// @[DMA.scala:383:26, :466:63, :587:24, :600:38, Decoupled.scala:51:35]
      data_blocks_1 <= io_req_bits_data[127:0];	// @[DMA.scala:383:26, :600:38]
    if (_T_17 & io_req_bits_block[1:0] == 2'h2)	// @[DMA.scala:383:26, :429:52, :587:24, :600:38, Decoupled.scala:51:35]
      data_blocks_2 <= io_req_bits_data[127:0];	// @[DMA.scala:383:26, :600:38]
    if (_T_17 & (&(io_req_bits_block[1:0])))	// @[DMA.scala:383:26, :587:24, :600:38, Decoupled.scala:51:35]
      data_blocks_3 <= io_req_bits_data[127:0];	// @[DMA.scala:383:26, :600:38]
    if (_T_7) begin	// @[DMA.scala:466:63]
      if (_best_write_packet_T_2) begin	// @[DMA.scala:464:27]
        write_packet_buf_size <= 7'h40;	// @[DMA.scala:447:78, Reg.scala:19:16]
        write_packet_buf_lg_size <= 3'h6;	// @[DMA.scala:429:52, Reg.scala:19:16]
        write_packet_buf_mask_0_0 <= _write_packets_WIRE_14_0_0;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_0_1 <= _write_packets_WIRE_14_0_1;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_0_2 <= _write_packets_WIRE_14_0_2;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_0_3 <= _write_packets_WIRE_14_0_3;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_0_4 <= _write_packets_WIRE_14_0_4;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_0_5 <= _write_packets_WIRE_14_0_5;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_0_6 <= _write_packets_WIRE_14_0_6;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_0_7 <= _write_packets_WIRE_14_0_7;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_0_8 <= _write_packets_WIRE_14_0_8;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_0_9 <= _write_packets_WIRE_14_0_9;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_0_10 <= _write_packets_WIRE_14_0_10;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_0_11 <= _write_packets_WIRE_14_0_11;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_0_12 <= _write_packets_WIRE_14_0_12;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_0_13 <= _write_packets_WIRE_14_0_13;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_0_14 <= _write_packets_WIRE_14_0_14;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_0_15 <= _write_packets_WIRE_14_0_15;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_1_0 <= _write_packets_WIRE_14_1_0;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_1_1 <= _write_packets_WIRE_14_1_1;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_1_2 <= _write_packets_WIRE_14_1_2;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_1_3 <= _write_packets_WIRE_14_1_3;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_1_4 <= _write_packets_WIRE_14_1_4;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_1_5 <= _write_packets_WIRE_14_1_5;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_1_6 <= _write_packets_WIRE_14_1_6;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_1_7 <= _write_packets_WIRE_14_1_7;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_1_8 <= _write_packets_WIRE_14_1_8;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_1_9 <= _write_packets_WIRE_14_1_9;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_1_10 <= _write_packets_WIRE_14_1_10;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_1_11 <= _write_packets_WIRE_14_1_11;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_1_12 <= _write_packets_WIRE_14_1_12;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_1_13 <= _write_packets_WIRE_14_1_13;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_1_14 <= _write_packets_WIRE_14_1_14;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_mask_1_15 <= _write_packets_WIRE_14_1_15;	// @[DMA.scala:429:68, Reg.scala:19:16]
        write_packet_buf_vaddr <= write_packets_2_vaddr;	// @[Cat.scala:33:92, Reg.scala:19:16]
        write_packet_buf_is_full <= write_packets_2_is_full;	// @[DMA.scala:440:47, Reg.scala:19:16]
        if (_write_packets_bytes_written_T_9)	// @[DMA.scala:432:39]
          write_packet_buf_bytes_written <= _write_packets_bytes_written_T_11;	// @[DMA.scala:432:50, Reg.scala:19:16]
        else	// @[DMA.scala:432:39]
          write_packet_buf_bytes_written <= bytesLeft;	// @[DMA.scala:388:29, Reg.scala:19:16]
        write_packet_buf_bytes_written_per_beat_0 <= write_packets_2_bytes_written_per_beat_0;	// @[DMA.scala:458:17, Reg.scala:19:16]
        write_packet_buf_bytes_written_per_beat_1 <= write_packets_2_bytes_written_per_beat_1;	// @[DMA.scala:458:17, Reg.scala:19:16]
        write_packet_buf_bytes_written_per_beat_2 <= write_packets_2_bytes_written_per_beat_2;	// @[DMA.scala:458:17, Reg.scala:19:16]
        write_packet_buf_bytes_written_per_beat_3 <= write_packets_2_bytes_written_per_beat_3;	// @[DMA.scala:458:17, Reg.scala:19:16]
      end
      else begin	// @[DMA.scala:464:27]
        if (_best_write_packet_T) begin	// @[DMA.scala:464:27]
          write_packet_buf_size <= 7'h20;	// @[DMA.scala:436:19, Reg.scala:19:16]
          write_packet_buf_mask_0_0 <= _write_packets_WIRE_9_0_0;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_1 <= _write_packets_WIRE_9_0_1;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_2 <= _write_packets_WIRE_9_0_2;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_3 <= _write_packets_WIRE_9_0_3;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_4 <= _write_packets_WIRE_9_0_4;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_5 <= _write_packets_WIRE_9_0_5;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_6 <= _write_packets_WIRE_9_0_6;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_7 <= _write_packets_WIRE_9_0_7;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_8 <= _write_packets_WIRE_9_0_8;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_9 <= _write_packets_WIRE_9_0_9;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_10 <= _write_packets_WIRE_9_0_10;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_11 <= _write_packets_WIRE_9_0_11;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_12 <= _write_packets_WIRE_9_0_12;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_13 <= _write_packets_WIRE_9_0_13;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_14 <= _write_packets_WIRE_9_0_14;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_15 <= _write_packets_WIRE_9_0_15;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_vaddr <= write_packets_1_vaddr;	// @[Cat.scala:33:92, Reg.scala:19:16]
          write_packet_buf_is_full <= write_packets_1_is_full;	// @[DMA.scala:440:47, Reg.scala:19:16]
          if (_write_packets_bytes_written_T_5)	// @[DMA.scala:432:39]
            write_packet_buf_bytes_written <= _GEN_7;	// @[DMA.scala:432:12, Reg.scala:19:16]
          else	// @[DMA.scala:432:39]
            write_packet_buf_bytes_written <= bytesLeft;	// @[DMA.scala:388:29, Reg.scala:19:16]
          write_packet_buf_bytes_written_per_beat_0 <= write_packets_1_bytes_written_per_beat_0;	// @[DMA.scala:458:17, Reg.scala:19:16]
          write_packet_buf_bytes_written_per_beat_1 <= write_packets_1_bytes_written_per_beat_1;	// @[DMA.scala:458:17, Reg.scala:19:16]
          write_packet_buf_bytes_written_per_beat_2 <= write_packets_1_bytes_written_per_beat_2;	// @[DMA.scala:458:17, Reg.scala:19:16]
          write_packet_buf_bytes_written_per_beat_3 <= write_packets_1_bytes_written_per_beat_3;	// @[DMA.scala:458:17, Reg.scala:19:16]
        end
        else begin	// @[DMA.scala:464:27]
          write_packet_buf_size <= 7'h10;	// @[DMA.scala:416:75, Reg.scala:19:16]
          write_packet_buf_mask_0_0 <= _write_packets_WIRE_4_0_0;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_1 <= _write_packets_WIRE_4_0_1;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_2 <= _write_packets_WIRE_4_0_2;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_3 <= _write_packets_WIRE_4_0_3;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_4 <= _write_packets_WIRE_4_0_4;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_5 <= _write_packets_WIRE_4_0_5;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_6 <= _write_packets_WIRE_4_0_6;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_7 <= _write_packets_WIRE_4_0_7;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_8 <= _write_packets_WIRE_4_0_8;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_9 <= _write_packets_WIRE_4_0_9;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_10 <= _write_packets_WIRE_4_0_10;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_11 <= _write_packets_WIRE_4_0_11;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_12 <= _write_packets_WIRE_4_0_12;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_13 <= _write_packets_WIRE_4_0_13;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_14 <= _write_packets_WIRE_4_0_14;	// @[DMA.scala:429:68, Reg.scala:19:16]
          write_packet_buf_mask_0_15 <= |(_write_packets_too_late_T_3[7:4]);	// @[DMA.scala:429:{75,90}, Reg.scala:19:16]
          write_packet_buf_vaddr <= write_packets_0_vaddr;	// @[Cat.scala:33:92, Reg.scala:19:16]
          write_packet_buf_is_full <= write_packets_0_is_full;	// @[DMA.scala:440:47, Reg.scala:19:16]
          if (_write_packets_bytes_written_T_1)	// @[DMA.scala:432:39]
            write_packet_buf_bytes_written <= _GEN_4;	// @[DMA.scala:432:12, Reg.scala:19:16]
          else	// @[DMA.scala:432:39]
            write_packet_buf_bytes_written <= bytesLeft;	// @[DMA.scala:388:29, Reg.scala:19:16]
          write_packet_buf_bytes_written_per_beat_0 <= write_packets_0_bytes_written_per_beat_0;	// @[DMA.scala:458:17, Reg.scala:19:16]
          write_packet_buf_bytes_written_per_beat_1 <= write_packets_0_bytes_written_per_beat_1;	// @[DMA.scala:458:17, Reg.scala:19:16]
          write_packet_buf_bytes_written_per_beat_2 <= write_packets_0_bytes_written_per_beat_2;	// @[DMA.scala:458:17, Reg.scala:19:16]
          write_packet_buf_bytes_written_per_beat_3 <= write_packets_0_bytes_written_per_beat_3;	// @[DMA.scala:458:17, Reg.scala:19:16]
        end
        write_packet_buf_lg_size <= _best_write_packet_T_1_lg_size;	// @[DMA.scala:464:10, Reg.scala:19:16]
        write_packet_buf_mask_1_0 <= _best_write_packet_T_1_mask_1_0;	// @[DMA.scala:464:10, Reg.scala:19:16]
        write_packet_buf_mask_1_1 <= _best_write_packet_T_1_mask_1_1;	// @[DMA.scala:464:10, Reg.scala:19:16]
        write_packet_buf_mask_1_2 <= _best_write_packet_T_1_mask_1_2;	// @[DMA.scala:464:10, Reg.scala:19:16]
        write_packet_buf_mask_1_3 <= _best_write_packet_T_1_mask_1_3;	// @[DMA.scala:464:10, Reg.scala:19:16]
        write_packet_buf_mask_1_4 <= _best_write_packet_T_1_mask_1_4;	// @[DMA.scala:464:10, Reg.scala:19:16]
        write_packet_buf_mask_1_5 <= _best_write_packet_T_1_mask_1_5;	// @[DMA.scala:464:10, Reg.scala:19:16]
        write_packet_buf_mask_1_6 <= _best_write_packet_T_1_mask_1_6;	// @[DMA.scala:464:10, Reg.scala:19:16]
        write_packet_buf_mask_1_7 <= _best_write_packet_T_1_mask_1_7;	// @[DMA.scala:464:10, Reg.scala:19:16]
        write_packet_buf_mask_1_8 <= _best_write_packet_T_1_mask_1_8;	// @[DMA.scala:464:10, Reg.scala:19:16]
        write_packet_buf_mask_1_9 <= _best_write_packet_T_1_mask_1_9;	// @[DMA.scala:464:10, Reg.scala:19:16]
        write_packet_buf_mask_1_10 <= _best_write_packet_T_1_mask_1_10;	// @[DMA.scala:464:10, Reg.scala:19:16]
        write_packet_buf_mask_1_11 <= _best_write_packet_T_1_mask_1_11;	// @[DMA.scala:464:10, Reg.scala:19:16]
        write_packet_buf_mask_1_12 <= _best_write_packet_T_1_mask_1_12;	// @[DMA.scala:464:10, Reg.scala:19:16]
        write_packet_buf_mask_1_13 <= _best_write_packet_T_1_mask_1_13;	// @[DMA.scala:464:10, Reg.scala:19:16]
        write_packet_buf_mask_1_14 <= _best_write_packet_T_1_mask_1_14;	// @[DMA.scala:464:10, Reg.scala:19:16]
        write_packet_buf_mask_1_15 <= _best_write_packet_T_1_mask_1_15;	// @[DMA.scala:464:10, Reg.scala:19:16]
      end
      write_packet_buf_mask_2_0 <= best_write_packet_mask_2_0;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_2_1 <= best_write_packet_mask_2_1;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_2_2 <= best_write_packet_mask_2_2;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_2_3 <= best_write_packet_mask_2_3;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_2_4 <= best_write_packet_mask_2_4;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_2_5 <= best_write_packet_mask_2_5;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_2_6 <= best_write_packet_mask_2_6;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_2_7 <= best_write_packet_mask_2_7;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_2_8 <= best_write_packet_mask_2_8;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_2_9 <= best_write_packet_mask_2_9;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_2_10 <= best_write_packet_mask_2_10;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_2_11 <= best_write_packet_mask_2_11;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_2_12 <= best_write_packet_mask_2_12;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_2_13 <= best_write_packet_mask_2_13;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_2_14 <= best_write_packet_mask_2_14;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_2_15 <= best_write_packet_mask_2_15;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_3_0 <= best_write_packet_mask_3_0;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_3_1 <= best_write_packet_mask_3_1;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_3_2 <= best_write_packet_mask_3_2;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_3_3 <= best_write_packet_mask_3_3;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_3_4 <= best_write_packet_mask_3_4;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_3_5 <= best_write_packet_mask_3_5;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_3_6 <= best_write_packet_mask_3_6;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_3_7 <= best_write_packet_mask_3_7;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_3_8 <= best_write_packet_mask_3_8;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_3_9 <= best_write_packet_mask_3_9;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_3_10 <= best_write_packet_mask_3_10;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_3_11 <= best_write_packet_mask_3_11;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_3_12 <= best_write_packet_mask_3_12;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_3_13 <= best_write_packet_mask_3_13;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_3_14 <= best_write_packet_mask_3_14;	// @[DMA.scala:464:10, Reg.scala:19:16]
      write_packet_buf_mask_3_15 <= best_write_packet_mask_3_15;	// @[DMA.scala:464:10, Reg.scala:19:16]
      putFull_buf <= xactId;	// @[Cat.scala:33:92, Reg.scala:19:16]
      putPartial_buf <= xactId;	// @[Cat.scala:33:92, Reg.scala:19:16]
    end
    if (_T_6) begin	// @[Decoupled.scala:51:35]
      if (_T_7)	// @[DMA.scala:466:63]
        beatsLeft <= write_beats[5:0] - 6'h1;	// @[DMA.scala:416:44, :474:24, :475:73, :552:34]
      else if (_T_10)	// @[DMA.scala:506:69]
        beatsLeft <= beatsLeft - 6'h1;	// @[DMA.scala:474:24, :569:32]
    end
    x1_a_bits_address_REG <= _io_tlb_req_valid_output;	// @[DMA.scala:546:66, Decoupled.scala:51:35]
    if (x1_a_bits_address_REG)	// @[DMA.scala:546:66]
      x1_a_bits_address_buf <= io_tlb_resp_paddr;	// @[Reg.scala:19:16]
  end // always @(posedge)
  `ifndef SYNTHESIS
    wire         _T_26 = io_req_bits_block == 8'h0;	// @[DMA.scala:451:30, :606:94]
    always @(posedge clock) begin	// @[DMA.scala:542:11]
      if (~reset & retry_a_valid & ~_tlb_arb_io_in_0_ready) begin	// @[DMA.scala:516:25, :540:47, :542:{11,31}]
        if (`ASSERT_VERBOSE_COND_)	// @[DMA.scala:542:11]
          $error("Assertion failed\n    at DMA.scala:542 assert(!(retry_a.valid && !retry_a.ready))\n");	// @[DMA.scala:542:11]
        if (`STOP_COND_)	// @[DMA.scala:542:11]
          $fatal;	// @[DMA.scala:542:11]
      end
      if (_T_6 & ~_T_7 & _T_10 & ~reset & beatsLeft == 6'h0) begin	// @[Cat.scala:33:92, DMA.scala:466:63, :474:24, :506:69, :551:44, :572:{15,26}, Decoupled.scala:51:35]
        if (`ASSERT_VERBOSE_COND_)	// @[DMA.scala:572:15]
          $error("Assertion failed\n    at DMA.scala:572 assert(beatsLeft > 0.U)\n");	// @[DMA.scala:572:15]
        if (`STOP_COND_)	// @[DMA.scala:572:15]
          $fatal;	// @[DMA.scala:572:15]
      end
      if (_T_17 & ~reset & ~(io_req_bits_len < 7'h11 | _T_26)) begin	// @[DMA.scala:606:{13,30,73,94}, Decoupled.scala:51:35]
        if (`ASSERT_VERBOSE_COND_)	// @[DMA.scala:606:13]
          $error("Assertion failed: DMA can't write multiple blocks to main memory when writing full accumulator output\n    at DMA.scala:606 assert(io.req.bits.len <= (block_cols * inputType.getWidth / 8).U || io.req.bits.block === 0.U, \"DMA can't write multiple blocks to main memory when writing full accumulator output\")\n");	// @[DMA.scala:606:13]
        if (`STOP_COND_)	// @[DMA.scala:606:13]
          $fatal;	// @[DMA.scala:606:13]
      end
      if (_T_17 & ~reset & ~(~io_req_bits_pool_en | _T_26)) begin	// @[DMA.scala:606:94, :607:{13,14,35}, Decoupled.scala:51:35]
        if (`ASSERT_VERBOSE_COND_)	// @[DMA.scala:607:13]
          $error("Assertion failed: Can't pool with block-mvout\n    at DMA.scala:607 assert(!io.req.bits.pool_en || io.req.bits.block === 0.U, \"Can't pool with block-mvout\")\n");	// @[DMA.scala:607:13]
        if (`STOP_COND_)	// @[DMA.scala:607:13]
          $fatal;	// @[DMA.scala:607:13]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    logic [31:0] _RANDOM_51;
    logic [31:0] _RANDOM_52;
    logic [31:0] _RANDOM_53;
    logic [31:0] _RANDOM_54;
    logic [31:0] _RANDOM_55;
    logic [31:0] _RANDOM_56;
    logic [31:0] _RANDOM_57;
    logic [31:0] _RANDOM_58;
    logic [31:0] _RANDOM_59;
    logic [31:0] _RANDOM_60;
    logic [31:0] _RANDOM_61;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        _RANDOM_51 = `RANDOM;
        _RANDOM_52 = `RANDOM;
        _RANDOM_53 = `RANDOM;
        _RANDOM_54 = `RANDOM;
        _RANDOM_55 = `RANDOM;
        _RANDOM_56 = `RANDOM;
        _RANDOM_57 = `RANDOM;
        _RANDOM_58 = `RANDOM;
        _RANDOM_59 = `RANDOM;
        _RANDOM_60 = `RANDOM;
        _RANDOM_61 = `RANDOM;
        state = _RANDOM_0[1:0];	// @[DMA.scala:378:24]
        req_vaddr = {_RANDOM_0[31:2], _RANDOM_1[9:0]};	// @[DMA.scala:378:24, :380:18]
        req_len = _RANDOM_17[16:10];	// @[DMA.scala:380:18]
        req_block = _RANDOM_17[24:17];	// @[DMA.scala:380:18]
        req_status_debug = _RANDOM_17[25];	// @[DMA.scala:380:18]
        req_status_cease = _RANDOM_17[26];	// @[DMA.scala:380:18]
        req_status_wfi = _RANDOM_17[27];	// @[DMA.scala:380:18]
        req_status_isa = {_RANDOM_17[31:28], _RANDOM_18[27:0]};	// @[DMA.scala:380:18]
        req_status_dprv = _RANDOM_18[29:28];	// @[DMA.scala:380:18]
        req_status_dv = _RANDOM_18[30];	// @[DMA.scala:380:18]
        req_status_prv = {_RANDOM_18[31], _RANDOM_19[0]};	// @[DMA.scala:380:18]
        req_status_v = _RANDOM_19[1];	// @[DMA.scala:380:18]
        req_status_sd = _RANDOM_19[2];	// @[DMA.scala:380:18]
        req_status_zero2 = _RANDOM_19[25:3];	// @[DMA.scala:380:18]
        req_status_mpv = _RANDOM_19[26];	// @[DMA.scala:380:18]
        req_status_gva = _RANDOM_19[27];	// @[DMA.scala:380:18]
        req_status_mbe = _RANDOM_19[28];	// @[DMA.scala:380:18]
        req_status_sbe = _RANDOM_19[29];	// @[DMA.scala:380:18]
        req_status_sxl = _RANDOM_19[31:30];	// @[DMA.scala:380:18]
        req_status_uxl = _RANDOM_20[1:0];	// @[DMA.scala:380:18]
        req_status_sd_rv32 = _RANDOM_20[2];	// @[DMA.scala:380:18]
        req_status_zero1 = _RANDOM_20[10:3];	// @[DMA.scala:380:18]
        req_status_tsr = _RANDOM_20[11];	// @[DMA.scala:380:18]
        req_status_tw = _RANDOM_20[12];	// @[DMA.scala:380:18]
        req_status_tvm = _RANDOM_20[13];	// @[DMA.scala:380:18]
        req_status_mxr = _RANDOM_20[14];	// @[DMA.scala:380:18]
        req_status_sum = _RANDOM_20[15];	// @[DMA.scala:380:18]
        req_status_mprv = _RANDOM_20[16];	// @[DMA.scala:380:18]
        req_status_xs = _RANDOM_20[18:17];	// @[DMA.scala:380:18]
        req_status_fs = _RANDOM_20[20:19];	// @[DMA.scala:380:18]
        req_status_mpp = _RANDOM_20[22:21];	// @[DMA.scala:380:18]
        req_status_vs = _RANDOM_20[24:23];	// @[DMA.scala:380:18]
        req_status_spp = _RANDOM_20[25];	// @[DMA.scala:380:18]
        req_status_mpie = _RANDOM_20[26];	// @[DMA.scala:380:18]
        req_status_ube = _RANDOM_20[27];	// @[DMA.scala:380:18]
        req_status_spie = _RANDOM_20[28];	// @[DMA.scala:380:18]
        req_status_upie = _RANDOM_20[29];	// @[DMA.scala:380:18]
        req_status_mie = _RANDOM_20[30];	// @[DMA.scala:380:18]
        req_status_hie = _RANDOM_20[31];	// @[DMA.scala:380:18]
        req_status_sie = _RANDOM_21[0];	// @[DMA.scala:380:18]
        req_status_uie = _RANDOM_21[1];	// @[DMA.scala:380:18]
        data_blocks_0 = {_RANDOM_21[31:4], _RANDOM_22, _RANDOM_23, _RANDOM_24, _RANDOM_25[3:0]};	// @[DMA.scala:380:18, :383:26]
        data_blocks_1 = {_RANDOM_25[31:4], _RANDOM_26, _RANDOM_27, _RANDOM_28, _RANDOM_29[3:0]};	// @[DMA.scala:383:26]
        data_blocks_2 = {_RANDOM_29[31:4], _RANDOM_30, _RANDOM_31, _RANDOM_32, _RANDOM_33[3:0]};	// @[DMA.scala:383:26]
        data_blocks_3 = {_RANDOM_33[31:4], _RANDOM_34, _RANDOM_35, _RANDOM_36, _RANDOM_37[3:0]};	// @[DMA.scala:383:26]
        data_single_block = {_RANDOM_37[31:4], _RANDOM_38, _RANDOM_39, _RANDOM_40, _RANDOM_41, _RANDOM_42, _RANDOM_43, _RANDOM_44, _RANDOM_45, _RANDOM_46, _RANDOM_47, _RANDOM_48, _RANDOM_49, _RANDOM_50, _RANDOM_51, _RANDOM_52, _RANDOM_53[3:0]};	// @[DMA.scala:383:26, :384:32]
        bytesSent = _RANDOM_53[10:4];	// @[DMA.scala:384:32, :387:24]
        xactBusy = _RANDOM_53[26:11];	// @[DMA.scala:384:32, :390:27]
        write_packet_buf_size = {_RANDOM_53[31:27], _RANDOM_54[1:0]};	// @[DMA.scala:384:32, Reg.scala:19:16]
        write_packet_buf_lg_size = _RANDOM_54[4:2];	// @[Reg.scala:19:16]
        write_packet_buf_mask_0_0 = _RANDOM_54[5];	// @[Reg.scala:19:16]
        write_packet_buf_mask_0_1 = _RANDOM_54[6];	// @[Reg.scala:19:16]
        write_packet_buf_mask_0_2 = _RANDOM_54[7];	// @[Reg.scala:19:16]
        write_packet_buf_mask_0_3 = _RANDOM_54[8];	// @[Reg.scala:19:16]
        write_packet_buf_mask_0_4 = _RANDOM_54[9];	// @[Reg.scala:19:16]
        write_packet_buf_mask_0_5 = _RANDOM_54[10];	// @[Reg.scala:19:16]
        write_packet_buf_mask_0_6 = _RANDOM_54[11];	// @[Reg.scala:19:16]
        write_packet_buf_mask_0_7 = _RANDOM_54[12];	// @[Reg.scala:19:16]
        write_packet_buf_mask_0_8 = _RANDOM_54[13];	// @[Reg.scala:19:16]
        write_packet_buf_mask_0_9 = _RANDOM_54[14];	// @[Reg.scala:19:16]
        write_packet_buf_mask_0_10 = _RANDOM_54[15];	// @[Reg.scala:19:16]
        write_packet_buf_mask_0_11 = _RANDOM_54[16];	// @[Reg.scala:19:16]
        write_packet_buf_mask_0_12 = _RANDOM_54[17];	// @[Reg.scala:19:16]
        write_packet_buf_mask_0_13 = _RANDOM_54[18];	// @[Reg.scala:19:16]
        write_packet_buf_mask_0_14 = _RANDOM_54[19];	// @[Reg.scala:19:16]
        write_packet_buf_mask_0_15 = _RANDOM_54[20];	// @[Reg.scala:19:16]
        write_packet_buf_mask_1_0 = _RANDOM_54[21];	// @[Reg.scala:19:16]
        write_packet_buf_mask_1_1 = _RANDOM_54[22];	// @[Reg.scala:19:16]
        write_packet_buf_mask_1_2 = _RANDOM_54[23];	// @[Reg.scala:19:16]
        write_packet_buf_mask_1_3 = _RANDOM_54[24];	// @[Reg.scala:19:16]
        write_packet_buf_mask_1_4 = _RANDOM_54[25];	// @[Reg.scala:19:16]
        write_packet_buf_mask_1_5 = _RANDOM_54[26];	// @[Reg.scala:19:16]
        write_packet_buf_mask_1_6 = _RANDOM_54[27];	// @[Reg.scala:19:16]
        write_packet_buf_mask_1_7 = _RANDOM_54[28];	// @[Reg.scala:19:16]
        write_packet_buf_mask_1_8 = _RANDOM_54[29];	// @[Reg.scala:19:16]
        write_packet_buf_mask_1_9 = _RANDOM_54[30];	// @[Reg.scala:19:16]
        write_packet_buf_mask_1_10 = _RANDOM_54[31];	// @[Reg.scala:19:16]
        write_packet_buf_mask_1_11 = _RANDOM_55[0];	// @[Reg.scala:19:16]
        write_packet_buf_mask_1_12 = _RANDOM_55[1];	// @[Reg.scala:19:16]
        write_packet_buf_mask_1_13 = _RANDOM_55[2];	// @[Reg.scala:19:16]
        write_packet_buf_mask_1_14 = _RANDOM_55[3];	// @[Reg.scala:19:16]
        write_packet_buf_mask_1_15 = _RANDOM_55[4];	// @[Reg.scala:19:16]
        write_packet_buf_mask_2_0 = _RANDOM_55[5];	// @[Reg.scala:19:16]
        write_packet_buf_mask_2_1 = _RANDOM_55[6];	// @[Reg.scala:19:16]
        write_packet_buf_mask_2_2 = _RANDOM_55[7];	// @[Reg.scala:19:16]
        write_packet_buf_mask_2_3 = _RANDOM_55[8];	// @[Reg.scala:19:16]
        write_packet_buf_mask_2_4 = _RANDOM_55[9];	// @[Reg.scala:19:16]
        write_packet_buf_mask_2_5 = _RANDOM_55[10];	// @[Reg.scala:19:16]
        write_packet_buf_mask_2_6 = _RANDOM_55[11];	// @[Reg.scala:19:16]
        write_packet_buf_mask_2_7 = _RANDOM_55[12];	// @[Reg.scala:19:16]
        write_packet_buf_mask_2_8 = _RANDOM_55[13];	// @[Reg.scala:19:16]
        write_packet_buf_mask_2_9 = _RANDOM_55[14];	// @[Reg.scala:19:16]
        write_packet_buf_mask_2_10 = _RANDOM_55[15];	// @[Reg.scala:19:16]
        write_packet_buf_mask_2_11 = _RANDOM_55[16];	// @[Reg.scala:19:16]
        write_packet_buf_mask_2_12 = _RANDOM_55[17];	// @[Reg.scala:19:16]
        write_packet_buf_mask_2_13 = _RANDOM_55[18];	// @[Reg.scala:19:16]
        write_packet_buf_mask_2_14 = _RANDOM_55[19];	// @[Reg.scala:19:16]
        write_packet_buf_mask_2_15 = _RANDOM_55[20];	// @[Reg.scala:19:16]
        write_packet_buf_mask_3_0 = _RANDOM_55[21];	// @[Reg.scala:19:16]
        write_packet_buf_mask_3_1 = _RANDOM_55[22];	// @[Reg.scala:19:16]
        write_packet_buf_mask_3_2 = _RANDOM_55[23];	// @[Reg.scala:19:16]
        write_packet_buf_mask_3_3 = _RANDOM_55[24];	// @[Reg.scala:19:16]
        write_packet_buf_mask_3_4 = _RANDOM_55[25];	// @[Reg.scala:19:16]
        write_packet_buf_mask_3_5 = _RANDOM_55[26];	// @[Reg.scala:19:16]
        write_packet_buf_mask_3_6 = _RANDOM_55[27];	// @[Reg.scala:19:16]
        write_packet_buf_mask_3_7 = _RANDOM_55[28];	// @[Reg.scala:19:16]
        write_packet_buf_mask_3_8 = _RANDOM_55[29];	// @[Reg.scala:19:16]
        write_packet_buf_mask_3_9 = _RANDOM_55[30];	// @[Reg.scala:19:16]
        write_packet_buf_mask_3_10 = _RANDOM_55[31];	// @[Reg.scala:19:16]
        write_packet_buf_mask_3_11 = _RANDOM_56[0];	// @[Reg.scala:19:16]
        write_packet_buf_mask_3_12 = _RANDOM_56[1];	// @[Reg.scala:19:16]
        write_packet_buf_mask_3_13 = _RANDOM_56[2];	// @[Reg.scala:19:16]
        write_packet_buf_mask_3_14 = _RANDOM_56[3];	// @[Reg.scala:19:16]
        write_packet_buf_mask_3_15 = _RANDOM_56[4];	// @[Reg.scala:19:16]
        write_packet_buf_vaddr = {_RANDOM_56[31:5], _RANDOM_57[11:0]};	// @[Reg.scala:19:16]
        write_packet_buf_is_full = _RANDOM_57[12];	// @[Reg.scala:19:16]
        write_packet_buf_bytes_written = _RANDOM_57[19:13];	// @[Reg.scala:19:16]
        write_packet_buf_bytes_written_per_beat_0 = _RANDOM_57[24:20];	// @[Reg.scala:19:16]
        write_packet_buf_bytes_written_per_beat_1 = _RANDOM_57[29:25];	// @[Reg.scala:19:16]
        write_packet_buf_bytes_written_per_beat_2 = {_RANDOM_57[31:30], _RANDOM_58[2:0]};	// @[Reg.scala:19:16]
        write_packet_buf_bytes_written_per_beat_3 = _RANDOM_58[7:3];	// @[Reg.scala:19:16]
        beatsLeft = _RANDOM_58[13:8];	// @[DMA.scala:474:24, Reg.scala:19:16]
        putFull_buf = _RANDOM_58[17:14];	// @[Reg.scala:19:16]
        putPartial_buf = _RANDOM_58[21:18];	// @[Reg.scala:19:16]
        x1_a_bits_address_REG = _RANDOM_58[22];	// @[DMA.scala:546:66, Reg.scala:19:16]
        x1_a_bits_address_buf = {_RANDOM_58[31:23], _RANDOM_59[22:0]};	// @[Reg.scala:19:16]
        total_bytes_sent = {_RANDOM_59[31:23], _RANDOM_60[22:0]};	// @[DMA.scala:617:35, Reg.scala:19:16]
        total_latency = {_RANDOM_60[31:23], _RANDOM_61[22:0]};	// @[DMA.scala:617:35, :622:32]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  Queue_70 shadow_retry_a (	// @[DMA.scala:513:32]
    .clock                      (clock),
    .reset                      (reset),
    .io_enq_valid               (retry_a_valid & _tlb_q_io_deq_valid),	// @[DMA.scala:514:33, :521:23, :533:26, :535:35, :540:47]
    .io_enq_bits_tl_a_opcode    (_tlb_q_io_deq_bits_tl_a_opcode),	// @[DMA.scala:521:23]
    .io_enq_bits_tl_a_param     (_tlb_q_io_deq_bits_tl_a_param),	// @[DMA.scala:521:23]
    .io_enq_bits_tl_a_size      (_tlb_q_io_deq_bits_tl_a_size),	// @[DMA.scala:521:23]
    .io_enq_bits_tl_a_source    (_tlb_q_io_deq_bits_tl_a_source),	// @[DMA.scala:521:23]
    .io_enq_bits_tl_a_address   (_tlb_q_io_deq_bits_tl_a_address),	// @[DMA.scala:521:23]
    .io_enq_bits_tl_a_mask      (_tlb_q_io_deq_bits_tl_a_mask),	// @[DMA.scala:521:23]
    .io_enq_bits_tl_a_data      (_tlb_q_io_deq_bits_tl_a_data),	// @[DMA.scala:521:23]
    .io_enq_bits_tl_a_corrupt   (_tlb_q_io_deq_bits_tl_a_corrupt),	// @[DMA.scala:521:23]
    .io_enq_bits_vaddr          (_tlb_q_io_deq_bits_vaddr),	// @[DMA.scala:521:23]
    .io_enq_bits_status_debug   (_tlb_q_io_deq_bits_status_debug),	// @[DMA.scala:521:23]
    .io_enq_bits_status_cease   (_tlb_q_io_deq_bits_status_cease),	// @[DMA.scala:521:23]
    .io_enq_bits_status_wfi     (_tlb_q_io_deq_bits_status_wfi),	// @[DMA.scala:521:23]
    .io_enq_bits_status_isa     (_tlb_q_io_deq_bits_status_isa),	// @[DMA.scala:521:23]
    .io_enq_bits_status_dprv    (_tlb_q_io_deq_bits_status_dprv),	// @[DMA.scala:521:23]
    .io_enq_bits_status_dv      (_tlb_q_io_deq_bits_status_dv),	// @[DMA.scala:521:23]
    .io_enq_bits_status_prv     (_tlb_q_io_deq_bits_status_prv),	// @[DMA.scala:521:23]
    .io_enq_bits_status_v       (_tlb_q_io_deq_bits_status_v),	// @[DMA.scala:521:23]
    .io_enq_bits_status_sd      (_tlb_q_io_deq_bits_status_sd),	// @[DMA.scala:521:23]
    .io_enq_bits_status_zero2   (_tlb_q_io_deq_bits_status_zero2),	// @[DMA.scala:521:23]
    .io_enq_bits_status_mpv     (_tlb_q_io_deq_bits_status_mpv),	// @[DMA.scala:521:23]
    .io_enq_bits_status_gva     (_tlb_q_io_deq_bits_status_gva),	// @[DMA.scala:521:23]
    .io_enq_bits_status_mbe     (_tlb_q_io_deq_bits_status_mbe),	// @[DMA.scala:521:23]
    .io_enq_bits_status_sbe     (_tlb_q_io_deq_bits_status_sbe),	// @[DMA.scala:521:23]
    .io_enq_bits_status_sxl     (_tlb_q_io_deq_bits_status_sxl),	// @[DMA.scala:521:23]
    .io_enq_bits_status_uxl     (_tlb_q_io_deq_bits_status_uxl),	// @[DMA.scala:521:23]
    .io_enq_bits_status_sd_rv32 (_tlb_q_io_deq_bits_status_sd_rv32),	// @[DMA.scala:521:23]
    .io_enq_bits_status_zero1   (_tlb_q_io_deq_bits_status_zero1),	// @[DMA.scala:521:23]
    .io_enq_bits_status_tsr     (_tlb_q_io_deq_bits_status_tsr),	// @[DMA.scala:521:23]
    .io_enq_bits_status_tw      (_tlb_q_io_deq_bits_status_tw),	// @[DMA.scala:521:23]
    .io_enq_bits_status_tvm     (_tlb_q_io_deq_bits_status_tvm),	// @[DMA.scala:521:23]
    .io_enq_bits_status_mxr     (_tlb_q_io_deq_bits_status_mxr),	// @[DMA.scala:521:23]
    .io_enq_bits_status_sum     (_tlb_q_io_deq_bits_status_sum),	// @[DMA.scala:521:23]
    .io_enq_bits_status_mprv    (_tlb_q_io_deq_bits_status_mprv),	// @[DMA.scala:521:23]
    .io_enq_bits_status_xs      (_tlb_q_io_deq_bits_status_xs),	// @[DMA.scala:521:23]
    .io_enq_bits_status_fs      (_tlb_q_io_deq_bits_status_fs),	// @[DMA.scala:521:23]
    .io_enq_bits_status_mpp     (_tlb_q_io_deq_bits_status_mpp),	// @[DMA.scala:521:23]
    .io_enq_bits_status_vs      (_tlb_q_io_deq_bits_status_vs),	// @[DMA.scala:521:23]
    .io_enq_bits_status_spp     (_tlb_q_io_deq_bits_status_spp),	// @[DMA.scala:521:23]
    .io_enq_bits_status_mpie    (_tlb_q_io_deq_bits_status_mpie),	// @[DMA.scala:521:23]
    .io_enq_bits_status_ube     (_tlb_q_io_deq_bits_status_ube),	// @[DMA.scala:521:23]
    .io_enq_bits_status_spie    (_tlb_q_io_deq_bits_status_spie),	// @[DMA.scala:521:23]
    .io_enq_bits_status_upie    (_tlb_q_io_deq_bits_status_upie),	// @[DMA.scala:521:23]
    .io_enq_bits_status_mie     (_tlb_q_io_deq_bits_status_mie),	// @[DMA.scala:521:23]
    .io_enq_bits_status_hie     (_tlb_q_io_deq_bits_status_hie),	// @[DMA.scala:521:23]
    .io_enq_bits_status_sie     (_tlb_q_io_deq_bits_status_sie),	// @[DMA.scala:521:23]
    .io_enq_bits_status_uie     (_tlb_q_io_deq_bits_status_uie),	// @[DMA.scala:521:23]
    .io_deq_ready               (_tlb_arb_io_in_1_ready),	// @[DMA.scala:516:25]
    .io_deq_valid               (_shadow_retry_a_io_deq_valid),
    .io_deq_bits_tl_a_opcode    (_shadow_retry_a_io_deq_bits_tl_a_opcode),
    .io_deq_bits_tl_a_param     (_shadow_retry_a_io_deq_bits_tl_a_param),
    .io_deq_bits_tl_a_size      (_shadow_retry_a_io_deq_bits_tl_a_size),
    .io_deq_bits_tl_a_source    (_shadow_retry_a_io_deq_bits_tl_a_source),
    .io_deq_bits_tl_a_address   (_shadow_retry_a_io_deq_bits_tl_a_address),
    .io_deq_bits_tl_a_mask      (_shadow_retry_a_io_deq_bits_tl_a_mask),
    .io_deq_bits_tl_a_data      (_shadow_retry_a_io_deq_bits_tl_a_data),
    .io_deq_bits_tl_a_corrupt   (_shadow_retry_a_io_deq_bits_tl_a_corrupt),
    .io_deq_bits_vaddr          (_shadow_retry_a_io_deq_bits_vaddr),
    .io_deq_bits_status_debug   (_shadow_retry_a_io_deq_bits_status_debug),
    .io_deq_bits_status_cease   (_shadow_retry_a_io_deq_bits_status_cease),
    .io_deq_bits_status_wfi     (_shadow_retry_a_io_deq_bits_status_wfi),
    .io_deq_bits_status_isa     (_shadow_retry_a_io_deq_bits_status_isa),
    .io_deq_bits_status_dprv    (_shadow_retry_a_io_deq_bits_status_dprv),
    .io_deq_bits_status_dv      (_shadow_retry_a_io_deq_bits_status_dv),
    .io_deq_bits_status_prv     (_shadow_retry_a_io_deq_bits_status_prv),
    .io_deq_bits_status_v       (_shadow_retry_a_io_deq_bits_status_v),
    .io_deq_bits_status_sd      (_shadow_retry_a_io_deq_bits_status_sd),
    .io_deq_bits_status_zero2   (_shadow_retry_a_io_deq_bits_status_zero2),
    .io_deq_bits_status_mpv     (_shadow_retry_a_io_deq_bits_status_mpv),
    .io_deq_bits_status_gva     (_shadow_retry_a_io_deq_bits_status_gva),
    .io_deq_bits_status_mbe     (_shadow_retry_a_io_deq_bits_status_mbe),
    .io_deq_bits_status_sbe     (_shadow_retry_a_io_deq_bits_status_sbe),
    .io_deq_bits_status_sxl     (_shadow_retry_a_io_deq_bits_status_sxl),
    .io_deq_bits_status_uxl     (_shadow_retry_a_io_deq_bits_status_uxl),
    .io_deq_bits_status_sd_rv32 (_shadow_retry_a_io_deq_bits_status_sd_rv32),
    .io_deq_bits_status_zero1   (_shadow_retry_a_io_deq_bits_status_zero1),
    .io_deq_bits_status_tsr     (_shadow_retry_a_io_deq_bits_status_tsr),
    .io_deq_bits_status_tw      (_shadow_retry_a_io_deq_bits_status_tw),
    .io_deq_bits_status_tvm     (_shadow_retry_a_io_deq_bits_status_tvm),
    .io_deq_bits_status_mxr     (_shadow_retry_a_io_deq_bits_status_mxr),
    .io_deq_bits_status_sum     (_shadow_retry_a_io_deq_bits_status_sum),
    .io_deq_bits_status_mprv    (_shadow_retry_a_io_deq_bits_status_mprv),
    .io_deq_bits_status_xs      (_shadow_retry_a_io_deq_bits_status_xs),
    .io_deq_bits_status_fs      (_shadow_retry_a_io_deq_bits_status_fs),
    .io_deq_bits_status_mpp     (_shadow_retry_a_io_deq_bits_status_mpp),
    .io_deq_bits_status_vs      (_shadow_retry_a_io_deq_bits_status_vs),
    .io_deq_bits_status_spp     (_shadow_retry_a_io_deq_bits_status_spp),
    .io_deq_bits_status_mpie    (_shadow_retry_a_io_deq_bits_status_mpie),
    .io_deq_bits_status_ube     (_shadow_retry_a_io_deq_bits_status_ube),
    .io_deq_bits_status_spie    (_shadow_retry_a_io_deq_bits_status_spie),
    .io_deq_bits_status_upie    (_shadow_retry_a_io_deq_bits_status_upie),
    .io_deq_bits_status_mie     (_shadow_retry_a_io_deq_bits_status_mie),
    .io_deq_bits_status_hie     (_shadow_retry_a_io_deq_bits_status_hie),
    .io_deq_bits_status_sie     (_shadow_retry_a_io_deq_bits_status_sie),
    .io_deq_bits_status_uie     (_shadow_retry_a_io_deq_bits_status_uie)
  );
  Arbiter_1 tlb_arb (	// @[DMA.scala:516:25]
    .io_in_0_valid               (retry_a_valid),	// @[DMA.scala:540:47]
    .io_in_0_bits_tl_a_opcode    (_translate_q_io_deq_bits_tl_a_opcode),	// @[DMA.scala:531:29]
    .io_in_0_bits_tl_a_param     (_translate_q_io_deq_bits_tl_a_param),	// @[DMA.scala:531:29]
    .io_in_0_bits_tl_a_size      (_translate_q_io_deq_bits_tl_a_size),	// @[DMA.scala:531:29]
    .io_in_0_bits_tl_a_source    (_translate_q_io_deq_bits_tl_a_source),	// @[DMA.scala:531:29]
    .io_in_0_bits_tl_a_address   (_translate_q_io_deq_bits_tl_a_address),	// @[DMA.scala:531:29]
    .io_in_0_bits_tl_a_mask      (_translate_q_io_deq_bits_tl_a_mask),	// @[DMA.scala:531:29]
    .io_in_0_bits_tl_a_data      (_translate_q_io_deq_bits_tl_a_data),	// @[DMA.scala:531:29]
    .io_in_0_bits_tl_a_corrupt   (_translate_q_io_deq_bits_tl_a_corrupt),	// @[DMA.scala:531:29]
    .io_in_0_bits_vaddr          (_translate_q_io_deq_bits_vaddr),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_debug   (_translate_q_io_deq_bits_status_debug),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_cease   (_translate_q_io_deq_bits_status_cease),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_wfi     (_translate_q_io_deq_bits_status_wfi),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_isa     (_translate_q_io_deq_bits_status_isa),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_dprv    (_translate_q_io_deq_bits_status_dprv),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_dv      (_translate_q_io_deq_bits_status_dv),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_prv     (_translate_q_io_deq_bits_status_prv),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_v       (_translate_q_io_deq_bits_status_v),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_sd      (_translate_q_io_deq_bits_status_sd),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_zero2   (_translate_q_io_deq_bits_status_zero2),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_mpv     (_translate_q_io_deq_bits_status_mpv),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_gva     (_translate_q_io_deq_bits_status_gva),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_mbe     (_translate_q_io_deq_bits_status_mbe),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_sbe     (_translate_q_io_deq_bits_status_sbe),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_sxl     (_translate_q_io_deq_bits_status_sxl),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_uxl     (_translate_q_io_deq_bits_status_uxl),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_sd_rv32 (_translate_q_io_deq_bits_status_sd_rv32),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_zero1   (_translate_q_io_deq_bits_status_zero1),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_tsr     (_translate_q_io_deq_bits_status_tsr),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_tw      (_translate_q_io_deq_bits_status_tw),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_tvm     (_translate_q_io_deq_bits_status_tvm),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_mxr     (_translate_q_io_deq_bits_status_mxr),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_sum     (_translate_q_io_deq_bits_status_sum),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_mprv    (_translate_q_io_deq_bits_status_mprv),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_xs      (_translate_q_io_deq_bits_status_xs),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_fs      (_translate_q_io_deq_bits_status_fs),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_mpp     (_translate_q_io_deq_bits_status_mpp),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_vs      (_translate_q_io_deq_bits_status_vs),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_spp     (_translate_q_io_deq_bits_status_spp),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_mpie    (_translate_q_io_deq_bits_status_mpie),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_ube     (_translate_q_io_deq_bits_status_ube),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_spie    (_translate_q_io_deq_bits_status_spie),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_upie    (_translate_q_io_deq_bits_status_upie),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_mie     (_translate_q_io_deq_bits_status_mie),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_hie     (_translate_q_io_deq_bits_status_hie),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_sie     (_translate_q_io_deq_bits_status_sie),	// @[DMA.scala:531:29]
    .io_in_0_bits_status_uie     (_translate_q_io_deq_bits_status_uie),	// @[DMA.scala:531:29]
    .io_in_1_valid               (_shadow_retry_a_io_deq_valid),	// @[DMA.scala:513:32]
    .io_in_1_bits_tl_a_opcode    (_shadow_retry_a_io_deq_bits_tl_a_opcode),	// @[DMA.scala:513:32]
    .io_in_1_bits_tl_a_param     (_shadow_retry_a_io_deq_bits_tl_a_param),	// @[DMA.scala:513:32]
    .io_in_1_bits_tl_a_size      (_shadow_retry_a_io_deq_bits_tl_a_size),	// @[DMA.scala:513:32]
    .io_in_1_bits_tl_a_source    (_shadow_retry_a_io_deq_bits_tl_a_source),	// @[DMA.scala:513:32]
    .io_in_1_bits_tl_a_address   (_shadow_retry_a_io_deq_bits_tl_a_address),	// @[DMA.scala:513:32]
    .io_in_1_bits_tl_a_mask      (_shadow_retry_a_io_deq_bits_tl_a_mask),	// @[DMA.scala:513:32]
    .io_in_1_bits_tl_a_data      (_shadow_retry_a_io_deq_bits_tl_a_data),	// @[DMA.scala:513:32]
    .io_in_1_bits_tl_a_corrupt   (_shadow_retry_a_io_deq_bits_tl_a_corrupt),	// @[DMA.scala:513:32]
    .io_in_1_bits_vaddr          (_shadow_retry_a_io_deq_bits_vaddr),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_debug   (_shadow_retry_a_io_deq_bits_status_debug),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_cease   (_shadow_retry_a_io_deq_bits_status_cease),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_wfi     (_shadow_retry_a_io_deq_bits_status_wfi),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_isa     (_shadow_retry_a_io_deq_bits_status_isa),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_dprv    (_shadow_retry_a_io_deq_bits_status_dprv),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_dv      (_shadow_retry_a_io_deq_bits_status_dv),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_prv     (_shadow_retry_a_io_deq_bits_status_prv),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_v       (_shadow_retry_a_io_deq_bits_status_v),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_sd      (_shadow_retry_a_io_deq_bits_status_sd),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_zero2   (_shadow_retry_a_io_deq_bits_status_zero2),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_mpv     (_shadow_retry_a_io_deq_bits_status_mpv),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_gva     (_shadow_retry_a_io_deq_bits_status_gva),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_mbe     (_shadow_retry_a_io_deq_bits_status_mbe),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_sbe     (_shadow_retry_a_io_deq_bits_status_sbe),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_sxl     (_shadow_retry_a_io_deq_bits_status_sxl),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_uxl     (_shadow_retry_a_io_deq_bits_status_uxl),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_sd_rv32 (_shadow_retry_a_io_deq_bits_status_sd_rv32),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_zero1   (_shadow_retry_a_io_deq_bits_status_zero1),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_tsr     (_shadow_retry_a_io_deq_bits_status_tsr),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_tw      (_shadow_retry_a_io_deq_bits_status_tw),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_tvm     (_shadow_retry_a_io_deq_bits_status_tvm),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_mxr     (_shadow_retry_a_io_deq_bits_status_mxr),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_sum     (_shadow_retry_a_io_deq_bits_status_sum),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_mprv    (_shadow_retry_a_io_deq_bits_status_mprv),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_xs      (_shadow_retry_a_io_deq_bits_status_xs),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_fs      (_shadow_retry_a_io_deq_bits_status_fs),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_mpp     (_shadow_retry_a_io_deq_bits_status_mpp),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_vs      (_shadow_retry_a_io_deq_bits_status_vs),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_spp     (_shadow_retry_a_io_deq_bits_status_spp),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_mpie    (_shadow_retry_a_io_deq_bits_status_mpie),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_ube     (_shadow_retry_a_io_deq_bits_status_ube),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_spie    (_shadow_retry_a_io_deq_bits_status_spie),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_upie    (_shadow_retry_a_io_deq_bits_status_upie),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_mie     (_shadow_retry_a_io_deq_bits_status_mie),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_hie     (_shadow_retry_a_io_deq_bits_status_hie),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_sie     (_shadow_retry_a_io_deq_bits_status_sie),	// @[DMA.scala:513:32]
    .io_in_1_bits_status_uie     (_shadow_retry_a_io_deq_bits_status_uie),	// @[DMA.scala:513:32]
    .io_in_2_valid               (untranslated_a_valid),	// @[DMA.scala:506:90]
    .io_in_2_bits_tl_a_opcode    ({2'h0, ~write_packet_is_full}),	// @[DMA.scala:507:36, Util.scala:91:8]
    .io_in_2_bits_tl_a_size      ({1'h0, write_packet_lg_size}),	// @[Edges.scala:468:15, Util.scala:91:8]
    .io_in_2_bits_tl_a_source    (_T_7 ? xactId : write_packet_is_full ? putFull_buf : putPartial_buf),	// @[Cat.scala:33:92, DMA.scala:466:63, :507:36, Reg.scala:19:16, Util.scala:91:8]
    .io_in_2_bits_tl_a_mask      (write_packet_is_full ? {{8{write_packet_lg_size[2]}}, {4{putFull_a_mask_acc}}, {2{putFull_a_mask_acc_2}}, putFull_a_mask_acc_2 | write_packet_lg_size[1:0] == 2'h1, 1'h1} : {_GEN_43[_bytes_written_this_beat_T], _GEN_42, _GEN_40, _GEN_38, _GEN_36, _GEN_34, _GEN_32, _GEN_30, _GEN_28, _GEN_26, _GEN_24, _GEN_22, _GEN_20, _GEN_18, _GEN_16, _GEN_14}),	// @[Cat.scala:33:92, DMA.scala:395:48, :466:63, :475:24, :495:25, :507:36, Misc.scala:205:21, :208:26, :214:29, Mux.scala:47:70, OneHot.scala:63:49, Util.scala:91:8]
    .io_in_2_bits_tl_a_data      (write_packet_is_full ? _putFull_T_3[127:0] : _putPartial_T_5[127:0]),	// @[DMA.scala:487:20, :494:43, :507:36, Edges.scala:472:15, :490:15, Util.scala:91:8]
    .io_in_2_bits_vaddr          (_T_7 ? (_best_write_packet_T_2 ? write_packets_2_vaddr : _best_write_packet_T ? write_packets_1_vaddr : write_packets_0_vaddr) : write_packet_buf_vaddr),	// @[Cat.scala:33:92, DMA.scala:464:{10,27}, :466:63, Reg.scala:19:16, Util.scala:91:8]
    .io_in_2_bits_status_debug   (req_status_debug),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_cease   (req_status_cease),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_wfi     (req_status_wfi),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_isa     (req_status_isa),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_dprv    (req_status_dprv),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_dv      (req_status_dv),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_prv     (req_status_prv),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_v       (req_status_v),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_sd      (req_status_sd),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_zero2   (req_status_zero2),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_mpv     (req_status_mpv),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_gva     (req_status_gva),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_mbe     (req_status_mbe),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_sbe     (req_status_sbe),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_sxl     (req_status_sxl),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_uxl     (req_status_uxl),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_sd_rv32 (req_status_sd_rv32),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_zero1   (req_status_zero1),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_tsr     (req_status_tsr),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_tw      (req_status_tw),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_tvm     (req_status_tvm),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_mxr     (req_status_mxr),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_sum     (req_status_sum),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_mprv    (req_status_mprv),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_xs      (req_status_xs),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_fs      (req_status_fs),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_mpp     (req_status_mpp),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_vs      (req_status_vs),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_spp     (req_status_spp),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_mpie    (req_status_mpie),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_ube     (req_status_ube),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_spie    (req_status_spie),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_upie    (req_status_upie),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_mie     (req_status_mie),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_hie     (req_status_hie),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_sie     (req_status_sie),	// @[DMA.scala:380:18]
    .io_in_2_bits_status_uie     (req_status_uie),	// @[DMA.scala:380:18]
    .io_out_ready                (_tlb_q_io_enq_ready),	// @[DMA.scala:521:23]
    .io_in_0_ready               (_tlb_arb_io_in_0_ready),
    .io_in_1_ready               (_tlb_arb_io_in_1_ready),
    .io_in_2_ready               (_tlb_arb_io_in_2_ready),
    .io_out_valid                (_tlb_arb_io_out_valid),
    .io_out_bits_tl_a_opcode     (_tlb_arb_io_out_bits_tl_a_opcode),
    .io_out_bits_tl_a_param      (_tlb_arb_io_out_bits_tl_a_param),
    .io_out_bits_tl_a_size       (_tlb_arb_io_out_bits_tl_a_size),
    .io_out_bits_tl_a_source     (_tlb_arb_io_out_bits_tl_a_source),
    .io_out_bits_tl_a_address    (_tlb_arb_io_out_bits_tl_a_address),
    .io_out_bits_tl_a_mask       (_tlb_arb_io_out_bits_tl_a_mask),
    .io_out_bits_tl_a_data       (_tlb_arb_io_out_bits_tl_a_data),
    .io_out_bits_tl_a_corrupt    (_tlb_arb_io_out_bits_tl_a_corrupt),
    .io_out_bits_vaddr           (_tlb_arb_io_out_bits_vaddr),
    .io_out_bits_status_debug    (_tlb_arb_io_out_bits_status_debug),
    .io_out_bits_status_cease    (_tlb_arb_io_out_bits_status_cease),
    .io_out_bits_status_wfi      (_tlb_arb_io_out_bits_status_wfi),
    .io_out_bits_status_isa      (_tlb_arb_io_out_bits_status_isa),
    .io_out_bits_status_dprv     (_tlb_arb_io_out_bits_status_dprv),
    .io_out_bits_status_dv       (_tlb_arb_io_out_bits_status_dv),
    .io_out_bits_status_prv      (_tlb_arb_io_out_bits_status_prv),
    .io_out_bits_status_v        (_tlb_arb_io_out_bits_status_v),
    .io_out_bits_status_sd       (_tlb_arb_io_out_bits_status_sd),
    .io_out_bits_status_zero2    (_tlb_arb_io_out_bits_status_zero2),
    .io_out_bits_status_mpv      (_tlb_arb_io_out_bits_status_mpv),
    .io_out_bits_status_gva      (_tlb_arb_io_out_bits_status_gva),
    .io_out_bits_status_mbe      (_tlb_arb_io_out_bits_status_mbe),
    .io_out_bits_status_sbe      (_tlb_arb_io_out_bits_status_sbe),
    .io_out_bits_status_sxl      (_tlb_arb_io_out_bits_status_sxl),
    .io_out_bits_status_uxl      (_tlb_arb_io_out_bits_status_uxl),
    .io_out_bits_status_sd_rv32  (_tlb_arb_io_out_bits_status_sd_rv32),
    .io_out_bits_status_zero1    (_tlb_arb_io_out_bits_status_zero1),
    .io_out_bits_status_tsr      (_tlb_arb_io_out_bits_status_tsr),
    .io_out_bits_status_tw       (_tlb_arb_io_out_bits_status_tw),
    .io_out_bits_status_tvm      (_tlb_arb_io_out_bits_status_tvm),
    .io_out_bits_status_mxr      (_tlb_arb_io_out_bits_status_mxr),
    .io_out_bits_status_sum      (_tlb_arb_io_out_bits_status_sum),
    .io_out_bits_status_mprv     (_tlb_arb_io_out_bits_status_mprv),
    .io_out_bits_status_xs       (_tlb_arb_io_out_bits_status_xs),
    .io_out_bits_status_fs       (_tlb_arb_io_out_bits_status_fs),
    .io_out_bits_status_mpp      (_tlb_arb_io_out_bits_status_mpp),
    .io_out_bits_status_vs       (_tlb_arb_io_out_bits_status_vs),
    .io_out_bits_status_spp      (_tlb_arb_io_out_bits_status_spp),
    .io_out_bits_status_mpie     (_tlb_arb_io_out_bits_status_mpie),
    .io_out_bits_status_ube      (_tlb_arb_io_out_bits_status_ube),
    .io_out_bits_status_spie     (_tlb_arb_io_out_bits_status_spie),
    .io_out_bits_status_upie     (_tlb_arb_io_out_bits_status_upie),
    .io_out_bits_status_mie      (_tlb_arb_io_out_bits_status_mie),
    .io_out_bits_status_hie      (_tlb_arb_io_out_bits_status_hie),
    .io_out_bits_status_sie      (_tlb_arb_io_out_bits_status_sie),
    .io_out_bits_status_uie      (_tlb_arb_io_out_bits_status_uie)
  );
  Queue_68 tlb_q (	// @[DMA.scala:521:23]
    .clock                      (clock),
    .reset                      (reset),
    .io_enq_valid               (_tlb_arb_io_out_valid),	// @[DMA.scala:516:25]
    .io_enq_bits_tl_a_opcode    (_tlb_arb_io_out_bits_tl_a_opcode),	// @[DMA.scala:516:25]
    .io_enq_bits_tl_a_param     (_tlb_arb_io_out_bits_tl_a_param),	// @[DMA.scala:516:25]
    .io_enq_bits_tl_a_size      (_tlb_arb_io_out_bits_tl_a_size),	// @[DMA.scala:516:25]
    .io_enq_bits_tl_a_source    (_tlb_arb_io_out_bits_tl_a_source),	// @[DMA.scala:516:25]
    .io_enq_bits_tl_a_address   (_tlb_arb_io_out_bits_tl_a_address),	// @[DMA.scala:516:25]
    .io_enq_bits_tl_a_mask      (_tlb_arb_io_out_bits_tl_a_mask),	// @[DMA.scala:516:25]
    .io_enq_bits_tl_a_data      (_tlb_arb_io_out_bits_tl_a_data),	// @[DMA.scala:516:25]
    .io_enq_bits_tl_a_corrupt   (_tlb_arb_io_out_bits_tl_a_corrupt),	// @[DMA.scala:516:25]
    .io_enq_bits_vaddr          (_tlb_arb_io_out_bits_vaddr),	// @[DMA.scala:516:25]
    .io_enq_bits_status_debug   (_tlb_arb_io_out_bits_status_debug),	// @[DMA.scala:516:25]
    .io_enq_bits_status_cease   (_tlb_arb_io_out_bits_status_cease),	// @[DMA.scala:516:25]
    .io_enq_bits_status_wfi     (_tlb_arb_io_out_bits_status_wfi),	// @[DMA.scala:516:25]
    .io_enq_bits_status_isa     (_tlb_arb_io_out_bits_status_isa),	// @[DMA.scala:516:25]
    .io_enq_bits_status_dprv    (_tlb_arb_io_out_bits_status_dprv),	// @[DMA.scala:516:25]
    .io_enq_bits_status_dv      (_tlb_arb_io_out_bits_status_dv),	// @[DMA.scala:516:25]
    .io_enq_bits_status_prv     (_tlb_arb_io_out_bits_status_prv),	// @[DMA.scala:516:25]
    .io_enq_bits_status_v       (_tlb_arb_io_out_bits_status_v),	// @[DMA.scala:516:25]
    .io_enq_bits_status_sd      (_tlb_arb_io_out_bits_status_sd),	// @[DMA.scala:516:25]
    .io_enq_bits_status_zero2   (_tlb_arb_io_out_bits_status_zero2),	// @[DMA.scala:516:25]
    .io_enq_bits_status_mpv     (_tlb_arb_io_out_bits_status_mpv),	// @[DMA.scala:516:25]
    .io_enq_bits_status_gva     (_tlb_arb_io_out_bits_status_gva),	// @[DMA.scala:516:25]
    .io_enq_bits_status_mbe     (_tlb_arb_io_out_bits_status_mbe),	// @[DMA.scala:516:25]
    .io_enq_bits_status_sbe     (_tlb_arb_io_out_bits_status_sbe),	// @[DMA.scala:516:25]
    .io_enq_bits_status_sxl     (_tlb_arb_io_out_bits_status_sxl),	// @[DMA.scala:516:25]
    .io_enq_bits_status_uxl     (_tlb_arb_io_out_bits_status_uxl),	// @[DMA.scala:516:25]
    .io_enq_bits_status_sd_rv32 (_tlb_arb_io_out_bits_status_sd_rv32),	// @[DMA.scala:516:25]
    .io_enq_bits_status_zero1   (_tlb_arb_io_out_bits_status_zero1),	// @[DMA.scala:516:25]
    .io_enq_bits_status_tsr     (_tlb_arb_io_out_bits_status_tsr),	// @[DMA.scala:516:25]
    .io_enq_bits_status_tw      (_tlb_arb_io_out_bits_status_tw),	// @[DMA.scala:516:25]
    .io_enq_bits_status_tvm     (_tlb_arb_io_out_bits_status_tvm),	// @[DMA.scala:516:25]
    .io_enq_bits_status_mxr     (_tlb_arb_io_out_bits_status_mxr),	// @[DMA.scala:516:25]
    .io_enq_bits_status_sum     (_tlb_arb_io_out_bits_status_sum),	// @[DMA.scala:516:25]
    .io_enq_bits_status_mprv    (_tlb_arb_io_out_bits_status_mprv),	// @[DMA.scala:516:25]
    .io_enq_bits_status_xs      (_tlb_arb_io_out_bits_status_xs),	// @[DMA.scala:516:25]
    .io_enq_bits_status_fs      (_tlb_arb_io_out_bits_status_fs),	// @[DMA.scala:516:25]
    .io_enq_bits_status_mpp     (_tlb_arb_io_out_bits_status_mpp),	// @[DMA.scala:516:25]
    .io_enq_bits_status_vs      (_tlb_arb_io_out_bits_status_vs),	// @[DMA.scala:516:25]
    .io_enq_bits_status_spp     (_tlb_arb_io_out_bits_status_spp),	// @[DMA.scala:516:25]
    .io_enq_bits_status_mpie    (_tlb_arb_io_out_bits_status_mpie),	// @[DMA.scala:516:25]
    .io_enq_bits_status_ube     (_tlb_arb_io_out_bits_status_ube),	// @[DMA.scala:516:25]
    .io_enq_bits_status_spie    (_tlb_arb_io_out_bits_status_spie),	// @[DMA.scala:516:25]
    .io_enq_bits_status_upie    (_tlb_arb_io_out_bits_status_upie),	// @[DMA.scala:516:25]
    .io_enq_bits_status_mie     (_tlb_arb_io_out_bits_status_mie),	// @[DMA.scala:516:25]
    .io_enq_bits_status_hie     (_tlb_arb_io_out_bits_status_hie),	// @[DMA.scala:516:25]
    .io_enq_bits_status_sie     (_tlb_arb_io_out_bits_status_sie),	// @[DMA.scala:516:25]
    .io_enq_bits_status_uie     (_tlb_arb_io_out_bits_status_uie),	// @[DMA.scala:516:25]
    .io_deq_ready               (_translate_q_io_enq_ready),	// @[DMA.scala:531:29]
    .io_enq_ready               (_tlb_q_io_enq_ready),
    .io_deq_valid               (_tlb_q_io_deq_valid),
    .io_deq_bits_tl_a_opcode    (_tlb_q_io_deq_bits_tl_a_opcode),
    .io_deq_bits_tl_a_param     (_tlb_q_io_deq_bits_tl_a_param),
    .io_deq_bits_tl_a_size      (_tlb_q_io_deq_bits_tl_a_size),
    .io_deq_bits_tl_a_source    (_tlb_q_io_deq_bits_tl_a_source),
    .io_deq_bits_tl_a_address   (_tlb_q_io_deq_bits_tl_a_address),
    .io_deq_bits_tl_a_mask      (_tlb_q_io_deq_bits_tl_a_mask),
    .io_deq_bits_tl_a_data      (_tlb_q_io_deq_bits_tl_a_data),
    .io_deq_bits_tl_a_corrupt   (_tlb_q_io_deq_bits_tl_a_corrupt),
    .io_deq_bits_vaddr          (_tlb_q_io_deq_bits_vaddr),
    .io_deq_bits_status_debug   (_tlb_q_io_deq_bits_status_debug),
    .io_deq_bits_status_cease   (_tlb_q_io_deq_bits_status_cease),
    .io_deq_bits_status_wfi     (_tlb_q_io_deq_bits_status_wfi),
    .io_deq_bits_status_isa     (_tlb_q_io_deq_bits_status_isa),
    .io_deq_bits_status_dprv    (_tlb_q_io_deq_bits_status_dprv),
    .io_deq_bits_status_dv      (_tlb_q_io_deq_bits_status_dv),
    .io_deq_bits_status_prv     (_tlb_q_io_deq_bits_status_prv),
    .io_deq_bits_status_v       (_tlb_q_io_deq_bits_status_v),
    .io_deq_bits_status_sd      (_tlb_q_io_deq_bits_status_sd),
    .io_deq_bits_status_zero2   (_tlb_q_io_deq_bits_status_zero2),
    .io_deq_bits_status_mpv     (_tlb_q_io_deq_bits_status_mpv),
    .io_deq_bits_status_gva     (_tlb_q_io_deq_bits_status_gva),
    .io_deq_bits_status_mbe     (_tlb_q_io_deq_bits_status_mbe),
    .io_deq_bits_status_sbe     (_tlb_q_io_deq_bits_status_sbe),
    .io_deq_bits_status_sxl     (_tlb_q_io_deq_bits_status_sxl),
    .io_deq_bits_status_uxl     (_tlb_q_io_deq_bits_status_uxl),
    .io_deq_bits_status_sd_rv32 (_tlb_q_io_deq_bits_status_sd_rv32),
    .io_deq_bits_status_zero1   (_tlb_q_io_deq_bits_status_zero1),
    .io_deq_bits_status_tsr     (_tlb_q_io_deq_bits_status_tsr),
    .io_deq_bits_status_tw      (_tlb_q_io_deq_bits_status_tw),
    .io_deq_bits_status_tvm     (_tlb_q_io_deq_bits_status_tvm),
    .io_deq_bits_status_mxr     (_tlb_q_io_deq_bits_status_mxr),
    .io_deq_bits_status_sum     (_tlb_q_io_deq_bits_status_sum),
    .io_deq_bits_status_mprv    (_tlb_q_io_deq_bits_status_mprv),
    .io_deq_bits_status_xs      (_tlb_q_io_deq_bits_status_xs),
    .io_deq_bits_status_fs      (_tlb_q_io_deq_bits_status_fs),
    .io_deq_bits_status_mpp     (_tlb_q_io_deq_bits_status_mpp),
    .io_deq_bits_status_vs      (_tlb_q_io_deq_bits_status_vs),
    .io_deq_bits_status_spp     (_tlb_q_io_deq_bits_status_spp),
    .io_deq_bits_status_mpie    (_tlb_q_io_deq_bits_status_mpie),
    .io_deq_bits_status_ube     (_tlb_q_io_deq_bits_status_ube),
    .io_deq_bits_status_spie    (_tlb_q_io_deq_bits_status_spie),
    .io_deq_bits_status_upie    (_tlb_q_io_deq_bits_status_upie),
    .io_deq_bits_status_mie     (_tlb_q_io_deq_bits_status_mie),
    .io_deq_bits_status_hie     (_tlb_q_io_deq_bits_status_hie),
    .io_deq_bits_status_sie     (_tlb_q_io_deq_bits_status_sie),
    .io_deq_bits_status_uie     (_tlb_q_io_deq_bits_status_uie)
  );
  Queue_68 translate_q (	// @[DMA.scala:531:29]
    .clock                      (clock),
    .reset                      (reset),
    .io_enq_valid               (~retry_a_valid & _tlb_q_io_deq_valid),	// @[DMA.scala:521:23, :532:24, :533:26, :534:32, :540:47]
    .io_enq_bits_tl_a_opcode    (_tlb_q_io_deq_bits_tl_a_opcode),	// @[DMA.scala:521:23]
    .io_enq_bits_tl_a_param     (_tlb_q_io_deq_bits_tl_a_param),	// @[DMA.scala:521:23]
    .io_enq_bits_tl_a_size      (_tlb_q_io_deq_bits_tl_a_size),	// @[DMA.scala:521:23]
    .io_enq_bits_tl_a_source    (_tlb_q_io_deq_bits_tl_a_source),	// @[DMA.scala:521:23]
    .io_enq_bits_tl_a_address   (_tlb_q_io_deq_bits_tl_a_address),	// @[DMA.scala:521:23]
    .io_enq_bits_tl_a_mask      (_tlb_q_io_deq_bits_tl_a_mask),	// @[DMA.scala:521:23]
    .io_enq_bits_tl_a_data      (_tlb_q_io_deq_bits_tl_a_data),	// @[DMA.scala:521:23]
    .io_enq_bits_tl_a_corrupt   (_tlb_q_io_deq_bits_tl_a_corrupt),	// @[DMA.scala:521:23]
    .io_enq_bits_vaddr          (_tlb_q_io_deq_bits_vaddr),	// @[DMA.scala:521:23]
    .io_enq_bits_status_debug   (_tlb_q_io_deq_bits_status_debug),	// @[DMA.scala:521:23]
    .io_enq_bits_status_cease   (_tlb_q_io_deq_bits_status_cease),	// @[DMA.scala:521:23]
    .io_enq_bits_status_wfi     (_tlb_q_io_deq_bits_status_wfi),	// @[DMA.scala:521:23]
    .io_enq_bits_status_isa     (_tlb_q_io_deq_bits_status_isa),	// @[DMA.scala:521:23]
    .io_enq_bits_status_dprv    (_tlb_q_io_deq_bits_status_dprv),	// @[DMA.scala:521:23]
    .io_enq_bits_status_dv      (_tlb_q_io_deq_bits_status_dv),	// @[DMA.scala:521:23]
    .io_enq_bits_status_prv     (_tlb_q_io_deq_bits_status_prv),	// @[DMA.scala:521:23]
    .io_enq_bits_status_v       (_tlb_q_io_deq_bits_status_v),	// @[DMA.scala:521:23]
    .io_enq_bits_status_sd      (_tlb_q_io_deq_bits_status_sd),	// @[DMA.scala:521:23]
    .io_enq_bits_status_zero2   (_tlb_q_io_deq_bits_status_zero2),	// @[DMA.scala:521:23]
    .io_enq_bits_status_mpv     (_tlb_q_io_deq_bits_status_mpv),	// @[DMA.scala:521:23]
    .io_enq_bits_status_gva     (_tlb_q_io_deq_bits_status_gva),	// @[DMA.scala:521:23]
    .io_enq_bits_status_mbe     (_tlb_q_io_deq_bits_status_mbe),	// @[DMA.scala:521:23]
    .io_enq_bits_status_sbe     (_tlb_q_io_deq_bits_status_sbe),	// @[DMA.scala:521:23]
    .io_enq_bits_status_sxl     (_tlb_q_io_deq_bits_status_sxl),	// @[DMA.scala:521:23]
    .io_enq_bits_status_uxl     (_tlb_q_io_deq_bits_status_uxl),	// @[DMA.scala:521:23]
    .io_enq_bits_status_sd_rv32 (_tlb_q_io_deq_bits_status_sd_rv32),	// @[DMA.scala:521:23]
    .io_enq_bits_status_zero1   (_tlb_q_io_deq_bits_status_zero1),	// @[DMA.scala:521:23]
    .io_enq_bits_status_tsr     (_tlb_q_io_deq_bits_status_tsr),	// @[DMA.scala:521:23]
    .io_enq_bits_status_tw      (_tlb_q_io_deq_bits_status_tw),	// @[DMA.scala:521:23]
    .io_enq_bits_status_tvm     (_tlb_q_io_deq_bits_status_tvm),	// @[DMA.scala:521:23]
    .io_enq_bits_status_mxr     (_tlb_q_io_deq_bits_status_mxr),	// @[DMA.scala:521:23]
    .io_enq_bits_status_sum     (_tlb_q_io_deq_bits_status_sum),	// @[DMA.scala:521:23]
    .io_enq_bits_status_mprv    (_tlb_q_io_deq_bits_status_mprv),	// @[DMA.scala:521:23]
    .io_enq_bits_status_xs      (_tlb_q_io_deq_bits_status_xs),	// @[DMA.scala:521:23]
    .io_enq_bits_status_fs      (_tlb_q_io_deq_bits_status_fs),	// @[DMA.scala:521:23]
    .io_enq_bits_status_mpp     (_tlb_q_io_deq_bits_status_mpp),	// @[DMA.scala:521:23]
    .io_enq_bits_status_vs      (_tlb_q_io_deq_bits_status_vs),	// @[DMA.scala:521:23]
    .io_enq_bits_status_spp     (_tlb_q_io_deq_bits_status_spp),	// @[DMA.scala:521:23]
    .io_enq_bits_status_mpie    (_tlb_q_io_deq_bits_status_mpie),	// @[DMA.scala:521:23]
    .io_enq_bits_status_ube     (_tlb_q_io_deq_bits_status_ube),	// @[DMA.scala:521:23]
    .io_enq_bits_status_spie    (_tlb_q_io_deq_bits_status_spie),	// @[DMA.scala:521:23]
    .io_enq_bits_status_upie    (_tlb_q_io_deq_bits_status_upie),	// @[DMA.scala:521:23]
    .io_enq_bits_status_mie     (_tlb_q_io_deq_bits_status_mie),	// @[DMA.scala:521:23]
    .io_enq_bits_status_hie     (_tlb_q_io_deq_bits_status_hie),	// @[DMA.scala:521:23]
    .io_enq_bits_status_sie     (_tlb_q_io_deq_bits_status_sie),	// @[DMA.scala:521:23]
    .io_enq_bits_status_uie     (_tlb_q_io_deq_bits_status_uie),	// @[DMA.scala:521:23]
    .io_deq_ready               (auto_out_a_ready | io_tlb_resp_miss),	// @[DMA.scala:538:44]
    .io_enq_ready               (_translate_q_io_enq_ready),
    .io_deq_valid               (_translate_q_io_deq_valid),
    .io_deq_bits_tl_a_opcode    (_translate_q_io_deq_bits_tl_a_opcode),
    .io_deq_bits_tl_a_param     (_translate_q_io_deq_bits_tl_a_param),
    .io_deq_bits_tl_a_size      (_translate_q_io_deq_bits_tl_a_size),
    .io_deq_bits_tl_a_source    (_translate_q_io_deq_bits_tl_a_source),
    .io_deq_bits_tl_a_address   (_translate_q_io_deq_bits_tl_a_address),
    .io_deq_bits_tl_a_mask      (_translate_q_io_deq_bits_tl_a_mask),
    .io_deq_bits_tl_a_data      (_translate_q_io_deq_bits_tl_a_data),
    .io_deq_bits_tl_a_corrupt   (_translate_q_io_deq_bits_tl_a_corrupt),
    .io_deq_bits_vaddr          (_translate_q_io_deq_bits_vaddr),
    .io_deq_bits_status_debug   (_translate_q_io_deq_bits_status_debug),
    .io_deq_bits_status_cease   (_translate_q_io_deq_bits_status_cease),
    .io_deq_bits_status_wfi     (_translate_q_io_deq_bits_status_wfi),
    .io_deq_bits_status_isa     (_translate_q_io_deq_bits_status_isa),
    .io_deq_bits_status_dprv    (_translate_q_io_deq_bits_status_dprv),
    .io_deq_bits_status_dv      (_translate_q_io_deq_bits_status_dv),
    .io_deq_bits_status_prv     (_translate_q_io_deq_bits_status_prv),
    .io_deq_bits_status_v       (_translate_q_io_deq_bits_status_v),
    .io_deq_bits_status_sd      (_translate_q_io_deq_bits_status_sd),
    .io_deq_bits_status_zero2   (_translate_q_io_deq_bits_status_zero2),
    .io_deq_bits_status_mpv     (_translate_q_io_deq_bits_status_mpv),
    .io_deq_bits_status_gva     (_translate_q_io_deq_bits_status_gva),
    .io_deq_bits_status_mbe     (_translate_q_io_deq_bits_status_mbe),
    .io_deq_bits_status_sbe     (_translate_q_io_deq_bits_status_sbe),
    .io_deq_bits_status_sxl     (_translate_q_io_deq_bits_status_sxl),
    .io_deq_bits_status_uxl     (_translate_q_io_deq_bits_status_uxl),
    .io_deq_bits_status_sd_rv32 (_translate_q_io_deq_bits_status_sd_rv32),
    .io_deq_bits_status_zero1   (_translate_q_io_deq_bits_status_zero1),
    .io_deq_bits_status_tsr     (_translate_q_io_deq_bits_status_tsr),
    .io_deq_bits_status_tw      (_translate_q_io_deq_bits_status_tw),
    .io_deq_bits_status_tvm     (_translate_q_io_deq_bits_status_tvm),
    .io_deq_bits_status_mxr     (_translate_q_io_deq_bits_status_mxr),
    .io_deq_bits_status_sum     (_translate_q_io_deq_bits_status_sum),
    .io_deq_bits_status_mprv    (_translate_q_io_deq_bits_status_mprv),
    .io_deq_bits_status_xs      (_translate_q_io_deq_bits_status_xs),
    .io_deq_bits_status_fs      (_translate_q_io_deq_bits_status_fs),
    .io_deq_bits_status_mpp     (_translate_q_io_deq_bits_status_mpp),
    .io_deq_bits_status_vs      (_translate_q_io_deq_bits_status_vs),
    .io_deq_bits_status_spp     (_translate_q_io_deq_bits_status_spp),
    .io_deq_bits_status_mpie    (_translate_q_io_deq_bits_status_mpie),
    .io_deq_bits_status_ube     (_translate_q_io_deq_bits_status_ube),
    .io_deq_bits_status_spie    (_translate_q_io_deq_bits_status_spie),
    .io_deq_bits_status_upie    (_translate_q_io_deq_bits_status_upie),
    .io_deq_bits_status_mie     (_translate_q_io_deq_bits_status_mie),
    .io_deq_bits_status_hie     (_translate_q_io_deq_bits_status_hie),
    .io_deq_bits_status_sie     (_translate_q_io_deq_bits_status_sie),
    .io_deq_bits_status_uie     (_translate_q_io_deq_bits_status_uie)
  );
  assign auto_out_a_valid = tl_a_valid;	// @[DMA.scala:544:44]
  assign auto_out_a_bits_opcode = _translate_q_io_deq_bits_tl_a_opcode;	// @[DMA.scala:531:29]
  assign auto_out_a_bits_param = _translate_q_io_deq_bits_tl_a_param;	// @[DMA.scala:531:29]
  assign auto_out_a_bits_size = _translate_q_io_deq_bits_tl_a_size;	// @[DMA.scala:531:29]
  assign auto_out_a_bits_source = _translate_q_io_deq_bits_tl_a_source;	// @[DMA.scala:531:29]
  assign auto_out_a_bits_address = x1_a_bits_address_REG ? io_tlb_resp_paddr : x1_a_bits_address_buf;	// @[DMA.scala:546:66, Reg.scala:19:16, Util.scala:91:8]
  assign auto_out_a_bits_mask = _translate_q_io_deq_bits_tl_a_mask;	// @[DMA.scala:531:29]
  assign auto_out_a_bits_data = _translate_q_io_deq_bits_tl_a_data;	// @[DMA.scala:531:29]
  assign auto_out_a_bits_corrupt = _translate_q_io_deq_bits_tl_a_corrupt;	// @[DMA.scala:531:29]
  assign auto_out_d_ready = |xactBusy;	// @[DMA.scala:390:27, :401:25]
  assign io_req_ready = state_machine_ready_for_req;	// @[DMA.scala:399:47, :550:32, :551:44]
  assign io_tlb_req_valid = _io_tlb_req_valid_output;	// @[Decoupled.scala:51:35]
  assign io_tlb_req_bits_tlb_req_vaddr = {1'h0, _tlb_q_io_deq_bits_vaddr};	// @[DMA.scala:521:23, :525:35]
  assign io_tlb_req_bits_status_debug = _tlb_q_io_deq_bits_status_debug;	// @[DMA.scala:521:23]
  assign io_tlb_req_bits_status_mxr = _tlb_q_io_deq_bits_status_mxr;	// @[DMA.scala:521:23]
  assign io_tlb_req_bits_status_sum = _tlb_q_io_deq_bits_status_sum;	// @[DMA.scala:521:23]
  assign io_busy = (|xactBusy) | (|state);	// @[DMA.scala:378:24, :390:27, :401:{25,29,39}]
  assign io_counter_event_signal_21 = |state;	// @[DMA.scala:378:24, :401:39]
  assign io_counter_event_signal_22 = io_tlb_resp_miss;
  assign io_counter_event_signal_23 = tl_a_valid & ~auto_out_a_ready;	// @[DMA.scala:544:44, :614:{80,83}]
  assign io_counter_external_values_5 = total_bytes_sent;	// @[DMA.scala:617:35]
  assign io_counter_external_values_7 = total_latency;	// @[DMA.scala:622:32]
endmodule

