Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov 20 11:56:50 2021
| Host         : Helios running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DSPProc_design_wrapper_control_sets_placed.rpt
| Design       : DSPProc_design_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   123 |
|    Minimum number of control sets                        |   123 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   259 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   123 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    33 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     3 |
| >= 16              |    68 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             574 |          162 |
| No           | No                    | Yes                    |              79 |           36 |
| No           | Yes                   | No                     |             394 |          126 |
| Yes          | No                    | No                     |             439 |          105 |
| Yes          | No                    | Yes                    |            2112 |          778 |
| Yes          | Yes                   | No                     |             327 |           89 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                                                                             Enable Signal                                                                            |                                                                       Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                             |                1 |              2 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                            |                1 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/continue_proc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                  |                1 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/datToHost/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                            | DSPProc_design_i/datToHost/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                2 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/host_memWr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/host_datToMem/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                        | DSPProc_design_i/host_datToMem/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                  |                1 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/host_memAdd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                    |                1 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/host_datToMem/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                          | DSPProc_design_i/host_datToMem/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                    |                1 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/host_memAdd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | DSPProc_design_i/host_memAdd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                    |                2 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/datToHost/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                              | DSPProc_design_i/datToHost/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                        |                1 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/host_datToMem/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                  |                1 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                  | DSPProc_design_i/rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                            |                1 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/continue_proc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                          | DSPProc_design_i/continue_proc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                    |                1 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/datToHost/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                      |                1 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/continue_proc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                        | DSPProc_design_i/continue_proc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                  |                1 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                    | DSPProc_design_i/rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                              |                1 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/host_memAdd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | DSPProc_design_i/host_memAdd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                      |                1 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/host_memWr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | DSPProc_design_i/host_memWr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/host_memWr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | DSPProc_design_i/host_memWr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                1 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/sobelFSM_i/FSM_sequential_CS[3]_i_1_n_0                                                                              | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |                2 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/maxPixel_i/FSM_onehot_CS[3]_i_1_n_0                                                                                          | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |                2 |              4 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/sobelFSM_i/CSYAdd[4]_i_1__1_n_0                                                                                      | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |                4 |              5 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/sobelFSM_i/CSXAdd[4]_i_1__0_n_0                                                                                      | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |                3 |              5 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CSXAdd                                                                                                           | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |                2 |              5 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/histogram_i/CSYAdd[4]_i_1__2_n_0                                                                                             | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |                3 |              5 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/FSM_onehot_CS_reg[0][0]                                                                                     | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |                2 |              5 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CSYAdd                                                                                                           | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |                3 |              5 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | DSPProc_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/FSM_sequential_CS_reg[0]_1[0]                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |                3 |              9 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/FSM_sequential_CS_reg[0]_0[0]                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |                2 |              9 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/FSM_sequential_CS_reg[0]_2[0]                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |                2 |              9 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/FSM_sequential_CS_reg[1][0]                                                                                 | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |                4 |              9 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/FSM_sequential_CS_reg[0]_4[0]                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |                2 |              9 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/FSM_sequential_CS_reg[0]_3[0]                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |                2 |              9 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/FSM_sequential_CS_reg[0][0]                                                                                 | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |                3 |              9 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/host_memAdd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                    | DSPProc_design_i/host_memAdd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                    |                2 |             11 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/host_memAdd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                     | DSPProc_design_i/host_memAdd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                    |                2 |             11 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                             |                2 |             12 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                             |                6 |             12 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                             |                5 |             12 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/host_memAdd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                     | DSPProc_design_i/host_memAdd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                    |                3 |             12 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                             |                3 |             12 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                             |                4 |             13 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             14 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                             |                2 |             14 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                             |                2 |             14 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                             |                3 |             16 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/memory_top_i/CSR_4x32Reg_i/CS_reg[0][1]_0[0]                                                                                           | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |                6 |             16 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | DSPProc_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             19 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                             |                9 |             21 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/host_memWr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                6 |             21 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/continue_proc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                  |                7 |             21 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                            |                6 |             21 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                             |                7 |             21 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/host_memAdd/U0/gpio_core_1/Read_Reg_Rst                                                                                                    |                7 |             22 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/host_memAdd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                    |               10 |             27 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/DSP_decodeCmdAndWDogCtrl_i/WDogTimer_i/timer_i/XX_CS[0]_i_1_n_0                                                              | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |                8 |             29 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/sobelFSM_i/CS_reg[0][0]_6                                                                                            | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               14 |             31 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/sobelFSM_i/CS_reg[0][0]_4                                                                                            | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |                6 |             31 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/sobelFSM_i/CS_reg[0][6]_2[0]                                                                                         | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               13 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/sobelFSM_i/CS_reg[0][6][0]                                                                                           | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               21 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/sobelFSM_i/host_memAdd[1]_0[0]                                                                                       | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               15 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_1[0]                                                                                                | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               22 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_23[0]                                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               13 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_12[0]                                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               15 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_17[0]                                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               15 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_16[0]                                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               11 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_21[0]                                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               15 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_18[0]                                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               17 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_19[0]                                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               15 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_10[0]                                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               19 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_2[0]                                                                                                | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               14 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_24[0]                                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               19 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_22[0]                                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               13 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_4[0]                                                                                                | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               18 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_5[0]                                                                                                | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               17 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_7[0]                                                                                                | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               14 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/host_datToMem/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                  | DSPProc_design_i/host_datToMem/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                  |                8 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/host_datToMem/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                   | DSPProc_design_i/host_datToMem/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                  |               10 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_6[0]                                                                                                | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               16 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_8[0]                                                                                                | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               17 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/host_datToMem/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                   | DSPProc_design_i/host_datToMem/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                  |                8 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/datToHost/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                       | DSPProc_design_i/datToHost/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |               10 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/datToHost/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                      | DSPProc_design_i/datToHost/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |               10 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_9[0]                                                                                                | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               12 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_15[0]                                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               11 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/datToHost/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                       | DSPProc_design_i/datToHost/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                5 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_0[0]                                                                                                | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               17 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_20[0]                                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               11 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_13[0]                                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               12 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_11[0]                                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               16 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/E[0]                                                                                                             | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               14 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6][0]                                                                                                  | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               15 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_14[0]                                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               19 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_25[0]                                                                                               | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               12 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/threshold_i/CS_reg[0][6]_3[0]                                                                                                | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               18 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/sobelFSM_i/CS_reg[0][0]_5[0]                                                                                         | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               13 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/sobelFSM_i/CS_reg[0][6]_1[0]                                                                                         | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               14 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/sobelFSM_i/CS_reg[0][6]_0[0]                                                                                         | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               15 |             32 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                             |                9 |             34 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                             |                9 |             35 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/host_datToMem/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                  |               18 |             47 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/datToHost/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |               17 |             47 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                             |               10 |             47 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                             |                9 |             47 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                             |               11 |             48 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                             |               10 |             48 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                             |               10 |             48 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                             |               10 |             48 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/datToHost/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                               |               16 |             64 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/host_datToMem/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                           |               17 |             64 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |               36 |             79 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      |                                                                                                                                                             |              163 |            575 |
|  DSPProc_design_i/processing_system7_0/inst/FCLK_CLK0 | DSPProc_design_i/DSPProc_0/U0/DSP_top_i/sobel_i/sobelFSM_i/E[0]                                                                                                      | DSPProc_design_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                            |              187 |            816 |
+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


