Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto adf720633d504a9e8b4424c3ffdc0f2e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MCPU_sim_behav xil_defaultlib.MCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ADR
Compiling module xil_defaultlib.ALUoutDR
Compiling module xil_defaultlib.BDR
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.DBDR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Mux_ALUSrcA
Compiling module xil_defaultlib.Mux_ALUSrcB
Compiling module xil_defaultlib.Mux_ALU_memory_to_reg
Compiling module xil_defaultlib.Mux_PCSrc
Compiling module xil_defaultlib.Mux_RegDst
Compiling module xil_defaultlib.Mux_WRdataSrc
Compiling module xil_defaultlib.Mux_signExtend
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.addr_shift
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.jumpInsExtend
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.MCPU
Compiling module xil_defaultlib.MCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MCPU_sim_behav
