// Seed: 1702300583
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input tri id_2,
    input uwire id_3
    , id_12,
    output tri0 id_4,
    input supply0 id_5,
    output supply0 id_6,
    input uwire id_7,
    output supply0 id_8,
    input wire id_9,
    output supply0 id_10
);
  tri [1 : (  -1  )] id_13 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd91
) (
    output tri1 id_0,
    output uwire id_1,
    input wire id_2,
    output tri _id_3,
    output supply1 id_4
);
  logic [-1 : id_3  -  1] id_6;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_2,
      id_4,
      id_2,
      id_0,
      id_2,
      id_4,
      id_2,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
