{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666845708943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666845708951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 21:41:48 2022 " "Processing started: Wed Oct 26 21:41:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666845708951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666845708951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666845708951 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1666845709292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666845709292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_64_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file xor_64_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_64_bit " "Found entity 1: xor_64_bit" {  } { { "xor_64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/xor_64_bit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666845715501 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor_64_bit_testbench " "Found entity 2: xor_64_bit_testbench" {  } { { "xor_64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/xor_64_bit.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666845715501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666845715501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_64_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file or_64_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_64_bit " "Found entity 1: or_64_bit" {  } { { "or_64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/or_64_bit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666845715503 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_64_bit_testbench " "Found entity 2: or_64_bit_testbench" {  } { { "or_64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/or_64_bit.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666845715503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666845715503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_64_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file and_64_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_64_bit " "Found entity 1: and_64_bit" {  } { { "and_64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/and_64_bit.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666845715504 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_64_bit_testbench " "Found entity 2: and_64_bit_testbench" {  } { { "and_64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/and_64_bit.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666845715504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666845715504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux2_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666845715505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666845715505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/fullAdder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666845715506 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_testbench " "Found entity 2: fullAdder_testbench" {  } { { "fullAdder.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/fullAdder.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666845715506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666845715506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder64_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder64_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder64_bit " "Found entity 1: adder64_bit" {  } { { "adder64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/adder64_bit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666845715507 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder64_bit_testbench " "Found entity 2: adder64_bit_testbench" {  } { { "adder64_bit.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/adder64_bit.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666845715507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666845715507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux4_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666845715508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666845715508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux8_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666845715510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666845715510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux64x8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x8_1 " "Found entity 1: mux64x8_1" {  } { { "mux64x8_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x8_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666845715511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666845715511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux64x2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x2_1 " "Found entity 1: mux64x2_1" {  } { { "mux64x2_1.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x2_1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666845715512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666845715512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zerocheck.sv 2 2 " "Found 2 design units, including 2 entities, in source file zerocheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroCheck " "Found entity 1: zeroCheck" {  } { { "zeroCheck.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/zeroCheck.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666845715513 ""} { "Info" "ISGN_ENTITY_NAME" "2 zeroCheck_tb " "Found entity 2: zeroCheck_tb" {  } { { "zeroCheck.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/zeroCheck.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666845715513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666845715513 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.sv(40) " "Verilog HDL warning at ALU.sv(40): extended using \"x\" or \"z\"" {  } { { "ALU.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU.sv" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1666845715514 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.sv(56) " "Verilog HDL warning at ALU.sv(56): extended using \"x\" or \"z\"" {  } { { "ALU.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU.sv" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1666845715514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666845715514 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALUmini " "Found entity 2: ALUmini" {  } { { "ALU.sv" "" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666845715514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666845715514 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666845715554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux64x2_1 mux64x2_1:twos " "Elaborating entity \"mux64x2_1\" for hierarchy \"mux64x2_1:twos\"" {  } { { "ALU.sv" "twos" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666845715592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux64x2_1:twos\|mux2_1:muxy\[0\].miniboi " "Elaborating entity \"mux2_1\" for hierarchy \"mux64x2_1:twos\|mux2_1:muxy\[0\].miniboi\"" {  } { { "mux64x2_1.sv" "muxy\[0\].miniboi" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x2_1.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666845715593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder64_bit adder64_bit:add_sub " "Elaborating entity \"adder64_bit\" for hierarchy \"adder64_bit:add_sub\"" {  } { { "ALU.sv" "add_sub" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666845715601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder adder64_bit:add_sub\|fullAdder:generate_64_bit_adder\[0\].fA " "Elaborating entity \"fullAdder\" for hierarchy \"adder64_bit:add_sub\|fullAdder:generate_64_bit_adder\[0\].fA\"" {  } { { "adder64_bit.sv" "generate_64_bit_adder\[0\].fA" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/adder64_bit.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666845715612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_64_bit and_64_bit:AND " "Elaborating entity \"and_64_bit\" for hierarchy \"and_64_bit:AND\"" {  } { { "ALU.sv" "AND" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666845715621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_64_bit or_64_bit:OR " "Elaborating entity \"or_64_bit\" for hierarchy \"or_64_bit:OR\"" {  } { { "ALU.sv" "OR" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666845715627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_64_bit xor_64_bit:XOR " "Elaborating entity \"xor_64_bit\" for hierarchy \"xor_64_bit:XOR\"" {  } { { "ALU.sv" "XOR" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666845715634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroCheck zeroCheck:flag " "Elaborating entity \"zeroCheck\" for hierarchy \"zeroCheck:flag\"" {  } { { "ALU.sv" "flag" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666845715641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux64x8_1 mux64x8_1:ALU_opSel " "Elaborating entity \"mux64x8_1\" for hierarchy \"mux64x8_1:ALU_opSel\"" {  } { { "ALU.sv" "ALU_opSel" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666845715642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 mux64x8_1:ALU_opSel\|mux8_1:muxMaker\[0\].midboi " "Elaborating entity \"mux8_1\" for hierarchy \"mux64x8_1:ALU_opSel\|mux8_1:muxMaker\[0\].midboi\"" {  } { { "mux64x8_1.sv" "muxMaker\[0\].midboi" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x8_1.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666845715644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux64x8_1:ALU_opSel\|mux8_1:muxMaker\[0\].midboi\|mux4_1:mux0 " "Elaborating entity \"mux4_1\" for hierarchy \"mux64x8_1:ALU_opSel\|mux8_1:muxMaker\[0\].midboi\|mux4_1:mux0\"" {  } { { "mux8_1.sv" "mux0" { Text "C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux8_1.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666845715645 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666845716462 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gerin/Documents/GitHub/EE469_Labs/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Gerin/Documents/GitHub/EE469_Labs/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666845716721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666845716952 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666845716952 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "429 " "Implemented 429 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "131 " "Implemented 131 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666845717080 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666845717080 ""} { "Info" "ICUT_CUT_TM_LCELLS" "230 " "Implemented 230 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666845717080 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666845717080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666845717094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 21:41:57 2022 " "Processing ended: Wed Oct 26 21:41:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666845717094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666845717094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666845717094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666845717094 ""}
