# axi_stream_to_ddr
A working example of streaming data to DDR3 memory using the AXI Datamover core. Design files are written for the Digilent Arty-35T board. The MIG DDR3 files are very board specific but otherwise the code is portable.

## files
- source - FPGA source files
- implement - FPGA compilation scripts
- sim - whole chip simulation project, not maintained

