// Seed: 3017215312
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    output id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input id_10,
    input logic id_11,
    input logic id_12,
    input logic id_13,
    input id_14,
    input id_15,
    input id_16,
    input logic id_17,
    output logic id_18,
    output logic id_19,
    input id_20,
    input logic id_21,
    output id_22,
    output id_23,
    input id_24,
    input logic id_25,
    output logic id_26,
    output logic id_27
);
  assign {id_16, 1'b0} = id_12;
  logic id_28;
endmodule
