/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ADC */
.set ADC_cy_psoc4_sar__CLOCK_DIV_ID, 0x00000042
.set ADC_cy_psoc4_sar__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_cy_psoc4_sar__SAR_AVG_STAT, CYREG_SAR_AVG_STAT
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_cy_psoc4_sar__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_cy_psoc4_sar__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_cy_psoc4_sar__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_cy_psoc4_sar__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0, CYREG_SAR_MUX_SWITCH_CLEAR0
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1, CYREG_SAR_MUX_SWITCH_CLEAR1
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS, CYREG_SAR_MUX_SWITCH_STATUS
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_cy_psoc4_sar__SAR_MUX_SWITCH1, CYREG_SAR_MUX_SWITCH1
.set ADC_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_cy_psoc4_sar__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_cy_psoc4_sar__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_cy_psoc4_sar__SAR_WOUNDING, CYREG_SAR_WOUNDING
.set ADC_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL6
.set ADC_intClock__DIV_ID, 0x00000042
.set ADC_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set ADC_intClock__PA_DIV_ID, 0x000000FF
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_IRQ__INTC_MASK, 0x8000
.set ADC_IRQ__INTC_NUMBER, 15
.set ADC_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set ADC_IRQ__INTC_PRIOR_NUM, 3
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Red */
.set Red__0__DR, CYREG_GPIO_PRT2_DR
.set Red__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Red__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Red__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Red__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Red__0__HSIOM_MASK, 0x0F000000
.set Red__0__HSIOM_SHIFT, 24
.set Red__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Red__0__INTR, CYREG_GPIO_PRT2_INTR
.set Red__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Red__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Red__0__MASK, 0x40
.set Red__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Red__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Red__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Red__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Red__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Red__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Red__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Red__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Red__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Red__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Red__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Red__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Red__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Red__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Red__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Red__0__PC, CYREG_GPIO_PRT2_PC
.set Red__0__PC2, CYREG_GPIO_PRT2_PC2
.set Red__0__PORT, 2
.set Red__0__PS, CYREG_GPIO_PRT2_PS
.set Red__0__SHIFT, 6
.set Red__DR, CYREG_GPIO_PRT2_DR
.set Red__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Red__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Red__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Red__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Red__INTR, CYREG_GPIO_PRT2_INTR
.set Red__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Red__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Red__MASK, 0x40
.set Red__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Red__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Red__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Red__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Red__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Red__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Red__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Red__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Red__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Red__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Red__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Red__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Red__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Red__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Red__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Red__PC, CYREG_GPIO_PRT2_PC
.set Red__PC2, CYREG_GPIO_PRT2_PC2
.set Red__PORT, 2
.set Red__PS, CYREG_GPIO_PRT2_PS
.set Red__SHIFT, 6

/* UART */
.set UART_rx__0__DR, CYREG_GPIO_PRT0_DR
.set UART_rx__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UART_rx__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UART_rx__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set UART_rx__0__HSIOM_GPIO, 0
.set UART_rx__0__HSIOM_I2C, 14
.set UART_rx__0__HSIOM_I2C_SDA, 14
.set UART_rx__0__HSIOM_MASK, 0x000F0000
.set UART_rx__0__HSIOM_SHIFT, 16
.set UART_rx__0__HSIOM_SPI, 15
.set UART_rx__0__HSIOM_SPI_MOSI, 15
.set UART_rx__0__HSIOM_UART, 9
.set UART_rx__0__HSIOM_UART_RX, 9
.set UART_rx__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_rx__0__INTR, CYREG_GPIO_PRT0_INTR
.set UART_rx__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_rx__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UART_rx__0__MASK, 0x10
.set UART_rx__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_rx__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_rx__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_rx__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_rx__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_rx__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_rx__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_rx__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_rx__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_rx__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_rx__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_rx__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_rx__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_rx__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_rx__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_rx__0__PC, CYREG_GPIO_PRT0_PC
.set UART_rx__0__PC2, CYREG_GPIO_PRT0_PC2
.set UART_rx__0__PORT, 0
.set UART_rx__0__PS, CYREG_GPIO_PRT0_PS
.set UART_rx__0__SHIFT, 4
.set UART_rx__DR, CYREG_GPIO_PRT0_DR
.set UART_rx__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UART_rx__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UART_rx__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UART_rx__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_rx__INTR, CYREG_GPIO_PRT0_INTR
.set UART_rx__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_rx__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UART_rx__MASK, 0x10
.set UART_rx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_rx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_rx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_rx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_rx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_rx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_rx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_rx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_rx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_rx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_rx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_rx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_rx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_rx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_rx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_rx__PC, CYREG_GPIO_PRT0_PC
.set UART_rx__PC2, CYREG_GPIO_PRT0_PC2
.set UART_rx__PORT, 0
.set UART_rx__PS, CYREG_GPIO_PRT0_PS
.set UART_rx__SHIFT, 4
.set UART_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set UART_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set UART_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set UART_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set UART_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set UART_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set UART_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set UART_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set UART_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set UART_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set UART_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
.set UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL1
.set UART_SCBCLK__DIV_ID, 0x00000043
.set UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set UART_SCBCLK__PA_DIV_ID, 0x000000FF
.set UART_tx__0__DR, CYREG_GPIO_PRT0_DR
.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UART_tx__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UART_tx__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set UART_tx__0__HSIOM_GPIO, 0
.set UART_tx__0__HSIOM_I2C, 14
.set UART_tx__0__HSIOM_I2C_SCL, 14
.set UART_tx__0__HSIOM_MASK, 0x00F00000
.set UART_tx__0__HSIOM_SHIFT, 20
.set UART_tx__0__HSIOM_SPI, 15
.set UART_tx__0__HSIOM_SPI_MISO, 15
.set UART_tx__0__HSIOM_UART, 9
.set UART_tx__0__HSIOM_UART_TX, 9
.set UART_tx__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_tx__0__INTR, CYREG_GPIO_PRT0_INTR
.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UART_tx__0__MASK, 0x20
.set UART_tx__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set UART_tx__0__OUT_SEL_SHIFT, 10
.set UART_tx__0__OUT_SEL_VAL, -1
.set UART_tx__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_tx__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_tx__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_tx__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_tx__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_tx__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_tx__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_tx__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_tx__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_tx__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_tx__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_tx__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_tx__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_tx__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_tx__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_tx__0__PC, CYREG_GPIO_PRT0_PC
.set UART_tx__0__PC2, CYREG_GPIO_PRT0_PC2
.set UART_tx__0__PORT, 0
.set UART_tx__0__PS, CYREG_GPIO_PRT0_PS
.set UART_tx__0__SHIFT, 5
.set UART_tx__DR, CYREG_GPIO_PRT0_DR
.set UART_tx__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UART_tx__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UART_tx__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UART_tx__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_tx__INTR, CYREG_GPIO_PRT0_INTR
.set UART_tx__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART_tx__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UART_tx__MASK, 0x20
.set UART_tx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_tx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_tx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_tx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_tx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_tx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_tx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_tx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_tx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_tx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_tx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_tx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_tx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_tx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_tx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_tx__PC, CYREG_GPIO_PRT0_PC
.set UART_tx__PC2, CYREG_GPIO_PRT0_PC2
.set UART_tx__PORT, 0
.set UART_tx__PS, CYREG_GPIO_PRT0_PS
.set UART_tx__SHIFT, 5

/* Green */
.set Green__0__DR, CYREG_GPIO_PRT3_DR
.set Green__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Green__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Green__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Green__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Green__0__HSIOM_MASK, 0x0F000000
.set Green__0__HSIOM_SHIFT, 24
.set Green__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Green__0__INTR, CYREG_GPIO_PRT3_INTR
.set Green__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Green__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Green__0__MASK, 0x40
.set Green__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Green__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Green__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Green__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Green__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Green__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Green__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Green__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Green__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Green__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Green__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Green__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Green__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Green__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Green__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Green__0__PC, CYREG_GPIO_PRT3_PC
.set Green__0__PC2, CYREG_GPIO_PRT3_PC2
.set Green__0__PORT, 3
.set Green__0__PS, CYREG_GPIO_PRT3_PS
.set Green__0__SHIFT, 6
.set Green__DR, CYREG_GPIO_PRT3_DR
.set Green__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Green__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Green__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Green__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Green__INTR, CYREG_GPIO_PRT3_INTR
.set Green__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Green__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Green__MASK, 0x40
.set Green__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Green__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Green__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Green__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Green__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Green__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Green__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Green__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Green__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Green__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Green__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Green__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Green__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Green__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Green__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Green__PC, CYREG_GPIO_PRT3_PC
.set Green__PC2, CYREG_GPIO_PRT3_PC2
.set Green__PORT, 3
.set Green__PS, CYREG_GPIO_PRT3_PS
.set Green__SHIFT, 6

/* Avoice */
.set Avoice__0__DR, CYREG_GPIO_PRT3_DR
.set Avoice__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Avoice__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Avoice__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Avoice__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Avoice__0__HSIOM_MASK, 0x00F00000
.set Avoice__0__HSIOM_SHIFT, 20
.set Avoice__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Avoice__0__INTR, CYREG_GPIO_PRT3_INTR
.set Avoice__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Avoice__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Avoice__0__MASK, 0x20
.set Avoice__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Avoice__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Avoice__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Avoice__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Avoice__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Avoice__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Avoice__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Avoice__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Avoice__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Avoice__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Avoice__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Avoice__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Avoice__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Avoice__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Avoice__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Avoice__0__PC, CYREG_GPIO_PRT3_PC
.set Avoice__0__PC2, CYREG_GPIO_PRT3_PC2
.set Avoice__0__PORT, 3
.set Avoice__0__PS, CYREG_GPIO_PRT3_PS
.set Avoice__0__SHIFT, 5
.set Avoice__DR, CYREG_GPIO_PRT3_DR
.set Avoice__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Avoice__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Avoice__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Avoice__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Avoice__INTR, CYREG_GPIO_PRT3_INTR
.set Avoice__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Avoice__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Avoice__MASK, 0x20
.set Avoice__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Avoice__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Avoice__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Avoice__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Avoice__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Avoice__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Avoice__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Avoice__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Avoice__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Avoice__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Avoice__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Avoice__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Avoice__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Avoice__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Avoice__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Avoice__PC, CYREG_GPIO_PRT3_PC
.set Avoice__PC2, CYREG_GPIO_PRT3_PC2
.set Avoice__PORT, 3
.set Avoice__PS, CYREG_GPIO_PRT3_PS
.set Avoice__SHIFT, 5

/* CapSense */
.set CapSense_Cmod__0__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_Cmod__0__HSIOM_MASK, 0x0000000F
.set CapSense_Cmod__0__HSIOM_SHIFT, 0
.set CapSense_Cmod__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__0__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__0__MASK, 0x01
.set CapSense_Cmod__0__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__0__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__0__PORT, 4
.set CapSense_Cmod__0__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__0__SHIFT, 0
.set CapSense_Cmod__Cmod__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__Cmod__MASK, 0x01
.set CapSense_Cmod__Cmod__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__Cmod__PORT, 4
.set CapSense_Cmod__Cmod__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__Cmod__SHIFT, 0
.set CapSense_Cmod__DR, CYREG_GPIO_PRT4_DR
.set CapSense_Cmod__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_Cmod__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_Cmod__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_Cmod__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_Cmod__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_Cmod__MASK, 0x01
.set CapSense_Cmod__PC, CYREG_GPIO_PRT4_PC
.set CapSense_Cmod__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_Cmod__PORT, 4
.set CapSense_Cmod__PS, CYREG_GPIO_PRT4_PS
.set CapSense_Cmod__SHIFT, 0
.set CapSense_CSD_FFB__CSD_CONFIG, CYREG_CSD_CONFIG
.set CapSense_CSD_FFB__CSD_COUNTER, CYREG_CSD_COUNTER
.set CapSense_CSD_FFB__CSD_ID, CYREG_CSD_ID
.set CapSense_CSD_FFB__CSD_INTR, CYREG_CSD_INTR
.set CapSense_CSD_FFB__CSD_INTR_SET, CYREG_CSD_INTR_SET
.set CapSense_CSD_FFB__CSD_NUMBER, 0
.set CapSense_CSD_FFB__CSD_PWM, CYREG_CSD_PWM
.set CapSense_CSD_FFB__CSD_STATUS, CYREG_CSD_STATUS
.set CapSense_IDAC1_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER, 1
.set CapSense_IDAC1_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT, 16
.set CapSense_IDAC2_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT, 16
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT, 4
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT, 4
.set CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER, 2
.set CapSense_IDAC2_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT, 17
.set CapSense_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CapSense_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CapSense_ISR__INTC_MASK, 0x10000
.set CapSense_ISR__INTC_NUMBER, 16
.set CapSense_ISR__INTC_PRIOR_MASK, 0xC0
.set CapSense_ISR__INTC_PRIOR_NUM, 3
.set CapSense_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR4
.set CapSense_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CapSense_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set CapSense_SampleClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL5
.set CapSense_SampleClk__DIV_ID, 0x00000040
.set CapSense_SampleClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set CapSense_SampleClk__PA_DIV_ID, 0x000000FF
.set CapSense_SenseClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL4
.set CapSense_SenseClk__DIV_ID, 0x00000041
.set CapSense_SenseClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set CapSense_SenseClk__PA_DIV_ID, 0x000000FF
.set CapSense_Sns__0__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_Sns__0__HSIOM_MASK, 0x000000F0
.set CapSense_Sns__0__HSIOM_SHIFT, 4
.set CapSense_Sns__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__0__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__0__MASK, 0x02
.set CapSense_Sns__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__0__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__0__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__0__PORT, 2
.set CapSense_Sns__0__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__0__SHIFT, 1
.set CapSense_Sns__1__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__1__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_Sns__1__HSIOM_MASK, 0x00000F00
.set CapSense_Sns__1__HSIOM_SHIFT, 8
.set CapSense_Sns__1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__1__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__1__MASK, 0x04
.set CapSense_Sns__1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__1__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__1__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__1__PORT, 2
.set CapSense_Sns__1__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__1__SHIFT, 2
.set CapSense_Sns__2__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__2__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_Sns__2__HSIOM_MASK, 0x000F0000
.set CapSense_Sns__2__HSIOM_SHIFT, 16
.set CapSense_Sns__2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__2__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__2__MASK, 0x10
.set CapSense_Sns__2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__2__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__2__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__2__PORT, 2
.set CapSense_Sns__2__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__2__SHIFT, 4
.set CapSense_Sns__3__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__3__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CapSense_Sns__3__HSIOM_MASK, 0x00F00000
.set CapSense_Sns__3__HSIOM_SHIFT, 20
.set CapSense_Sns__3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__3__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__3__MASK, 0x20
.set CapSense_Sns__3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__3__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__3__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__3__PORT, 2
.set CapSense_Sns__3__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__3__SHIFT, 5
.set CapSense_Sns__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__LinearSlider0_e0__LS__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__LinearSlider0_e0__LS__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__LinearSlider0_e0__LS__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__LinearSlider0_e0__LS__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__LinearSlider0_e0__LS__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__LinearSlider0_e0__LS__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__LinearSlider0_e0__LS__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__LinearSlider0_e0__LS__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__LinearSlider0_e0__LS__MASK, 0x02
.set CapSense_Sns__LinearSlider0_e0__LS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__LinearSlider0_e0__LS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__LinearSlider0_e0__LS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__LinearSlider0_e0__LS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__LinearSlider0_e0__LS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__LinearSlider0_e0__LS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__LinearSlider0_e0__LS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__LinearSlider0_e0__LS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__LinearSlider0_e0__LS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__LinearSlider0_e0__LS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__LinearSlider0_e0__LS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__LinearSlider0_e0__LS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__LinearSlider0_e0__LS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__LinearSlider0_e0__LS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__LinearSlider0_e0__LS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__LinearSlider0_e0__LS__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__LinearSlider0_e0__LS__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__LinearSlider0_e0__LS__PORT, 2
.set CapSense_Sns__LinearSlider0_e0__LS__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__LinearSlider0_e0__LS__SHIFT, 1
.set CapSense_Sns__LinearSlider0_e1__LS__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__LinearSlider0_e1__LS__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__LinearSlider0_e1__LS__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__LinearSlider0_e1__LS__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__LinearSlider0_e1__LS__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__LinearSlider0_e1__LS__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__LinearSlider0_e1__LS__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__LinearSlider0_e1__LS__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__LinearSlider0_e1__LS__MASK, 0x04
.set CapSense_Sns__LinearSlider0_e1__LS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__LinearSlider0_e1__LS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__LinearSlider0_e1__LS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__LinearSlider0_e1__LS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__LinearSlider0_e1__LS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__LinearSlider0_e1__LS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__LinearSlider0_e1__LS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__LinearSlider0_e1__LS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__LinearSlider0_e1__LS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__LinearSlider0_e1__LS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__LinearSlider0_e1__LS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__LinearSlider0_e1__LS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__LinearSlider0_e1__LS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__LinearSlider0_e1__LS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__LinearSlider0_e1__LS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__LinearSlider0_e1__LS__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__LinearSlider0_e1__LS__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__LinearSlider0_e1__LS__PORT, 2
.set CapSense_Sns__LinearSlider0_e1__LS__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__LinearSlider0_e1__LS__SHIFT, 2
.set CapSense_Sns__LinearSlider0_e2__LS__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__LinearSlider0_e2__LS__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__LinearSlider0_e2__LS__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__LinearSlider0_e2__LS__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__LinearSlider0_e2__LS__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__LinearSlider0_e2__LS__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__LinearSlider0_e2__LS__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__LinearSlider0_e2__LS__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__LinearSlider0_e2__LS__MASK, 0x10
.set CapSense_Sns__LinearSlider0_e2__LS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__LinearSlider0_e2__LS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__LinearSlider0_e2__LS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__LinearSlider0_e2__LS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__LinearSlider0_e2__LS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__LinearSlider0_e2__LS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__LinearSlider0_e2__LS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__LinearSlider0_e2__LS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__LinearSlider0_e2__LS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__LinearSlider0_e2__LS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__LinearSlider0_e2__LS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__LinearSlider0_e2__LS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__LinearSlider0_e2__LS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__LinearSlider0_e2__LS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__LinearSlider0_e2__LS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__LinearSlider0_e2__LS__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__LinearSlider0_e2__LS__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__LinearSlider0_e2__LS__PORT, 2
.set CapSense_Sns__LinearSlider0_e2__LS__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__LinearSlider0_e2__LS__SHIFT, 4
.set CapSense_Sns__LinearSlider0_e3__LS__DR, CYREG_GPIO_PRT2_DR
.set CapSense_Sns__LinearSlider0_e3__LS__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CapSense_Sns__LinearSlider0_e3__LS__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CapSense_Sns__LinearSlider0_e3__LS__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CapSense_Sns__LinearSlider0_e3__LS__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__LinearSlider0_e3__LS__INTR, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__LinearSlider0_e3__LS__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CapSense_Sns__LinearSlider0_e3__LS__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CapSense_Sns__LinearSlider0_e3__LS__MASK, 0x20
.set CapSense_Sns__LinearSlider0_e3__LS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__LinearSlider0_e3__LS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__LinearSlider0_e3__LS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__LinearSlider0_e3__LS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__LinearSlider0_e3__LS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__LinearSlider0_e3__LS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__LinearSlider0_e3__LS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__LinearSlider0_e3__LS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__LinearSlider0_e3__LS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__LinearSlider0_e3__LS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__LinearSlider0_e3__LS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__LinearSlider0_e3__LS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__LinearSlider0_e3__LS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__LinearSlider0_e3__LS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__LinearSlider0_e3__LS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__LinearSlider0_e3__LS__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__LinearSlider0_e3__LS__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__LinearSlider0_e3__LS__PORT, 2
.set CapSense_Sns__LinearSlider0_e3__LS__PS, CYREG_GPIO_PRT2_PS
.set CapSense_Sns__LinearSlider0_e3__LS__SHIFT, 5
.set CapSense_Sns__PA__CFG0, CYREG_UDB_PA2_CFG0
.set CapSense_Sns__PA__CFG1, CYREG_UDB_PA2_CFG1
.set CapSense_Sns__PA__CFG10, CYREG_UDB_PA2_CFG10
.set CapSense_Sns__PA__CFG11, CYREG_UDB_PA2_CFG11
.set CapSense_Sns__PA__CFG12, CYREG_UDB_PA2_CFG12
.set CapSense_Sns__PA__CFG13, CYREG_UDB_PA2_CFG13
.set CapSense_Sns__PA__CFG14, CYREG_UDB_PA2_CFG14
.set CapSense_Sns__PA__CFG2, CYREG_UDB_PA2_CFG2
.set CapSense_Sns__PA__CFG3, CYREG_UDB_PA2_CFG3
.set CapSense_Sns__PA__CFG4, CYREG_UDB_PA2_CFG4
.set CapSense_Sns__PA__CFG5, CYREG_UDB_PA2_CFG5
.set CapSense_Sns__PA__CFG6, CYREG_UDB_PA2_CFG6
.set CapSense_Sns__PA__CFG7, CYREG_UDB_PA2_CFG7
.set CapSense_Sns__PA__CFG8, CYREG_UDB_PA2_CFG8
.set CapSense_Sns__PA__CFG9, CYREG_UDB_PA2_CFG9
.set CapSense_Sns__PC, CYREG_GPIO_PRT2_PC
.set CapSense_Sns__PC2, CYREG_GPIO_PRT2_PC2
.set CapSense_Sns__PORT, 2
.set CapSense_Sns__PS, CYREG_GPIO_PRT2_PS

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x1A1711AA
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x200
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 21
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8bless_VERSION, 2
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
