project -fileorder "C:/lscc/diamond/3.12/cae_library/synthesis/vhdl/machxo2.vhd" "C:/Users/Mau/Documents/Arqui/practicas/Segundo\ Parcial/topdiv00VHDL/div00.vhdl" "C:/Users/Mau/Documents/Arqui/practicas/Segundo\ Parcial/topdiv00VHDL/osc00.vhdl" "C:/Users/Mau/Documents/Arqui/practicas/Segundo\ Parcial/topdiv00VHDL/packagediv00.vhdl" "C:/Users/Mau/Documents/Arqui/practicas/Segundo\ Parcial/key00/contring00.vhdl" "C:/Users/Mau/Documents/Arqui/practicas/Segundo\ Parcial/key00/coder00.vhdl" "C:/Users/Mau/Documents/Arqui/practicas/Segundo\ Parcial/key00/packagekey00.vhdl" "C:/Users/Mau/Documents/Arqui/practicas/Segundo\ Parcial/topdiv00VHDL/topdiv00.vhdl" "C:/Users/Mau/Documents/Arqui/practicas/Segundo\ Parcial/key00/topkey00.vhdl" 