sequential: 34652338us [238us] (95.83%; 95.83%)
	RemoveUnusedFunctions: 247us [247us] (0.00%; 0.00%)
	ToBasicBlockNormalForm: 4305us [4305us] (0.01%; 0.01%)
	sequential: 73160us [34us] (0.20%; 0.21%)
		InferType: 16376us [16376us] (0.05%; 22.38%)
		Legalize: 19791us [3339us] (0.05%; 27.05%)
			InferType: 16452us [16452us] (0.05%; 83.13%)
		InferType: 18032us [18032us] (0.05%; 24.65%)
		Legalize: 18927us [3094us] (0.05%; 25.87%)
			InferType: 15832us [15832us] (0.04%; 83.65%)
	InferType: 17314us [17314us] (0.05%; 0.05%)
	Legalize: 24811us [8482us] (0.07%; 0.07%)
		InferType: 16329us [16329us] (0.05%; 65.81%)
	InferType: 17777us [17777us] (0.05%; 0.05%)
	SimplifyInference: 39581us [9203us] (0.11%; 0.11%)
		InferType: 30377us [30377us] (0.08%; 76.75%)
	InferType: 33251us [33251us] (0.09%; 0.10%)
	EliminateCommonSubexpr: 59487us [28781us] (0.16%; 0.17%)
		InferType: 30706us [30706us] (0.08%; 51.62%)
	FoldConstant: 16984711us [16969109us] (46.97%; 49.01%)
		InferType: 15601us [15601us] (0.04%; 0.09%)
	FoldScaleAxis: 6570059us [43us] (18.17%; 18.96%)
		InferType: 14253us [14253us] (0.04%; 0.22%)
		BackwardFoldScaleAxis: 26497us [9505us] (0.07%; 0.40%)
			InferType: 16991us [16991us] (0.05%; 64.13%)
		InferType: 17741us [17741us] (0.05%; 0.27%)
		ForwardFoldScaleAxis: 25732us [8418us] (0.07%; 0.39%)
			InferType: 17313us [17313us] (0.05%; 67.28%)
		FoldConstant: 6485793us [6473372us] (17.94%; 98.72%)
			InferType: 12421us [12421us] (0.03%; 0.19%)
	InferType: 15207us [15207us] (0.04%; 0.04%)
	SimplifyExpr: 620757us [76614us] (1.72%; 1.79%)
		InferType: 32357us [32357us] (0.09%; 5.21%)
		InferType: 33775us [33775us] (0.09%; 5.44%)
		InferType: 30569us [30569us] (0.08%; 4.92%)
		InferType: 26672us [26672us] (0.07%; 4.30%)
		InferType: 32621us [32621us] (0.09%; 5.26%)
		InferType: 31709us [31709us] (0.09%; 5.11%)
		InferType: 25772us [25772us] (0.07%; 4.15%)
		InferType: 32512us [32512us] (0.09%; 5.24%)
		InferType: 29692us [29692us] (0.08%; 4.78%)
		InferType: 30788us [30788us] (0.09%; 4.96%)
		InferType: 31539us [31539us] (0.09%; 5.08%)
		InferType: 34561us [34561us] (0.10%; 5.57%)
		InferType: 31797us [31797us] (0.09%; 5.12%)
		InferType: 27987us [27987us] (0.08%; 4.51%)
		InferType: 35764us [35764us] (0.10%; 5.76%)
		InferType: 31142us [31142us] (0.09%; 5.02%)
		InferType: 28919us [28919us] (0.08%; 4.66%)
		InferType: 15967us [15967us] (0.04%; 2.57%)
	InferType: 13587us [13587us] (0.04%; 0.04%)
	CanonicalizeCast: 19903us [2372us] (0.06%; 0.06%)
		InferType: 17530us [17530us] (0.05%; 88.08%)
	InferType: 15615us [15615us] (0.04%; 0.05%)
	CanonicalizeOps: 14873us [2307us] (0.04%; 0.04%)
		InferType: 12566us [12566us] (0.03%; 84.49%)
	InferType: 15736us [15736us] (0.04%; 0.05%)
	FlattenAtrousConv: 19161us [3945us] (0.05%; 0.06%)
		InferType: 15216us [15216us] (0.04%; 79.41%)
	InferType: 16380us [16380us] (0.05%; 0.05%)
	InferType: 20722us [20722us] (0.06%; 0.06%)
	AlterOpLayout: 328298us [286682us] (0.91%; 0.95%)
		InferType: 41616us [41616us] (0.12%; 12.68%)
	FoldConstant: 9580408us [9559369us] (26.49%; 27.65%)
		InferType: 21039us [21039us] (0.06%; 0.22%)
	InferType: 19717us [19717us] (0.05%; 0.06%)
	SplitArgs: 22533us [2771us] (0.06%; 0.07%)
		InferType: 19761us [19761us] (0.05%; 87.70%)
	PlanDevices: 43280us [16us] (0.12%; 0.12%)
		PlanDevicesRewrite: 22846us [3354us] (0.06%; 52.79%)
			InferType: 19492us [19492us] (0.05%; 85.32%)
		PlanDevicesCore: 20418us [20418us] (0.06%; 47.18%)
	InferType: 20184us [20184us] (0.06%; 0.06%)
	FuseOps: 41036us [7975us] (0.11%; 0.12%)
		InferType: 33061us [33061us] (0.09%; 80.57%)
InferType: 32597us [32597us] (0.09%; 0.09%)
InlineGlobals: 520us [520us] (0.00%; 0.00%)
InferType: 32974us [32974us] (0.09%; 0.09%)
LabelOps: 58418us [27260us] (0.16%; 0.16%)
	InferType: 31159us [31159us] (0.09%; 53.34%)
AnnotateMemoryScope: 36992us [5537us] (0.10%; 0.10%)
	InferType: 31454us [31454us] (0.09%; 85.03%)
sequential: 1230040us [26us] (3.40%; 3.40%)
	RelayToTIRTargetHook: 554us [554us] (0.00%; 0.05%)
	InferType: 34553us [34553us] (0.10%; 2.81%)
	LowerTE: 1185826us [2206us] (3.28%; 96.41%)
		LowerTensorExpr: 1183619us [612779us] (3.27%; 99.81%)
			sequential: 2282us [36us] (0.01%; 0.19%)
				tir.InjectPrefetch: 15us [15us] (0.00%; 0.67%)
				tir.TextureFlatten: 138us [138us] (0.00%; 6.07%)
				tir.StorageFlatten: 691us [34us] (0.00%; 30.27%)
					tir.StorageFlatten_impl: 657us [10us] (0.00%; 95.15%)
						tir.BufferShapeLegalize: 88us [88us] (0.00%; 13.43%)
						tir.BufferStrideLegalize: 71us [71us] (0.00%; 10.84%)
						tir.ThreadScopePropagate: 10us [10us] (0.00%; 1.60%)
						tir.BufferBindUnwrapper: 123us [123us] (0.00%; 18.68%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.60%)
						tir.StorageFlattener: 235us [235us] (0.00%; 35.74%)
						tir.AssertSimplifier: 115us [115us] (0.00%; 17.54%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.27%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.25%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.18%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.17%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.18%)
				tir.ManifestSharedMemoryLocalStage: 38us [38us] (0.00%; 1.66%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.19%)
				tir.LowerMatchBuffer: 16us [16us] (0.00%; 0.71%)
				tir.InjectSoftwarePipeline: 22us [22us] (0.00%; 0.95%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.20%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.17%)
				tir.BF16Legalize: 88us [17us] (0.00%; 3.85%)
					tir.BF16Promote: 12us [12us] (0.00%; 13.34%)
					tir.BF16CastElimination: 43us [43us] (0.00%; 48.39%)
					tir.BF16TypeLowering: 16us [16us] (0.00%; 18.76%)
				tir.NarrowDataType: 186us [186us] (0.00%; 8.13%)
				tir.Simplify: 195us [195us] (0.00%; 8.53%)
				tir.LoopPartition: 17us [17us] (0.00%; 0.76%)
				tir.VectorizeLoop: 18us [18us] (0.00%; 0.77%)
				tir.InjectVirtualThread: 16us [16us] (0.00%; 0.68%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.26%)
				tir.StorageRewrite: 30us [30us] (0.00%; 1.33%)
				tir.LowerVtcmAlloc: 5us [5us] (0.00%; 0.21%)
				tir.UnrollLoop: 7us [7us] (0.00%; 0.32%)
				tir.RenormalizeSplitPattern: 59us [59us] (0.00%; 2.60%)
				tir.Simplify: 59us [59us] (0.00%; 2.59%)
				tir.RemoveNoOp: 13us [13us] (0.00%; 0.59%)
				tir.RewriteUnsafeSelect: 5us [5us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 119us [5us] (0.00%; 5.24%)
					tir.InsertHoistIfThenElse: 44us [44us] (0.00%; 37.01%)
					tir.Simplify: 60us [60us] (0.00%; 50.00%)
					tir.RemoveNoOp: 10us [10us] (0.00%; 8.62%)
				tir.CommonSubexprElimTIR: 465us [465us] (0.00%; 20.39%)
			tir.BindParams: 34us [34us] (0.00%; 0.00%)
			sequential: 17456us [40us] (0.05%; 1.47%)
				tir.InjectPrefetch: 25us [25us] (0.00%; 0.14%)
				tir.TextureFlatten: 392us [392us] (0.00%; 2.24%)
				tir.StorageFlatten: 2038us [29us] (0.01%; 11.67%)
					tir.StorageFlatten_impl: 2009us [10us] (0.01%; 98.56%)
						tir.BufferShapeLegalize: 275us [275us] (0.00%; 13.69%)
						tir.BufferStrideLegalize: 238us [238us] (0.00%; 11.84%)
						tir.ThreadScopePropagate: 45us [45us] (0.00%; 2.24%)
						tir.BufferBindUnwrapper: 257us [257us] (0.00%; 12.81%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.18%)
						tir.StorageFlattener: 970us [970us] (0.00%; 48.31%)
						tir.AssertSimplifier: 209us [209us] (0.00%; 10.41%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.03%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.03%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 10us [10us] (0.00%; 0.06%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 49us [49us] (0.00%; 0.28%)
				tir.InjectSoftwarePipeline: 63us [63us] (0.00%; 0.36%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 78us [5us] (0.00%; 0.45%)
					tir.BF16Promote: 25us [25us] (0.00%; 32.43%)
					tir.BF16CastElimination: 20us [20us] (0.00%; 24.92%)
					tir.BF16TypeLowering: 28us [28us] (0.00%; 36.21%)
				tir.NarrowDataType: 270us [270us] (0.00%; 1.54%)
				tir.Simplify: 1588us [1588us] (0.00%; 9.10%)
				tir.LoopPartition: 56us [56us] (0.00%; 0.32%)
				tir.VectorizeLoop: 50us [50us] (0.00%; 0.29%)
				tir.InjectVirtualThread: 209us [209us] (0.00%; 1.20%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.06%)
				tir.StorageRewrite: 162us [162us] (0.00%; 0.93%)
				tir.LowerVtcmAlloc: 18us [18us] (0.00%; 0.10%)
				tir.UnrollLoop: 162us [162us] (0.00%; 0.93%)
				tir.RenormalizeSplitPattern: 774us [774us] (0.00%; 4.44%)
				tir.Simplify: 1381us [1381us] (0.00%; 7.91%)
				tir.RemoveNoOp: 51us [51us] (0.00%; 0.29%)
				tir.RewriteUnsafeSelect: 39us [39us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 1433us [6us] (0.00%; 8.21%)
					tir.InsertHoistIfThenElse: 294us [294us] (0.00%; 20.56%)
					tir.Simplify: 1088us [1088us] (0.00%; 75.93%)
					tir.RemoveNoOp: 45us [45us] (0.00%; 3.12%)
				tir.CommonSubexprElimTIR: 8523us [8523us] (0.02%; 48.82%)
			tir.BindParams: 21us [21us] (0.00%; 0.00%)
			sequential: 7449us [36us] (0.02%; 0.63%)
				tir.InjectPrefetch: 15us [15us] (0.00%; 0.21%)
				tir.TextureFlatten: 219us [219us] (0.00%; 2.94%)
				tir.StorageFlatten: 1191us [23us] (0.00%; 15.98%)
					tir.StorageFlatten_impl: 1168us [9us] (0.00%; 98.09%)
						tir.BufferShapeLegalize: 198us [198us] (0.00%; 16.98%)
						tir.BufferStrideLegalize: 184us [184us] (0.00%; 15.72%)
						tir.ThreadScopePropagate: 17us [17us] (0.00%; 1.43%)
						tir.BufferBindUnwrapper: 179us [179us] (0.00%; 15.32%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.33%)
						tir.StorageFlattener: 403us [403us] (0.00%; 34.49%)
						tir.AssertSimplifier: 175us [175us] (0.00%; 14.99%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.07%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.06%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.05%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.06%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.05%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.08%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.05%)
				tir.LowerMatchBuffer: 22us [22us] (0.00%; 0.29%)
				tir.InjectSoftwarePipeline: 30us [30us] (0.00%; 0.40%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.05%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.05%)
				tir.BF16Legalize: 43us [4us] (0.00%; 0.58%)
					tir.BF16Promote: 14us [14us] (0.00%; 32.98%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.91%)
					tir.BF16TypeLowering: 14us [14us] (0.00%; 33.17%)
				tir.NarrowDataType: 127us [127us] (0.00%; 1.71%)
				tir.Simplify: 699us [699us] (0.00%; 9.39%)
				tir.LoopPartition: 54us [54us] (0.00%; 0.72%)
				tir.VectorizeLoop: 28us [28us] (0.00%; 0.38%)
				tir.InjectVirtualThread: 184us [184us] (0.00%; 2.47%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.11%)
				tir.StorageRewrite: 47us [47us] (0.00%; 0.63%)
				tir.LowerVtcmAlloc: 9us [9us] (0.00%; 0.12%)
				tir.UnrollLoop: 12us [12us] (0.00%; 0.16%)
				tir.RenormalizeSplitPattern: 278us [278us] (0.00%; 3.73%)
				tir.Simplify: 736us [736us] (0.00%; 9.88%)
				tir.RemoveNoOp: 20us [20us] (0.00%; 0.26%)
				tir.RewriteUnsafeSelect: 10us [10us] (0.00%; 0.13%)
				tir.HoistIfThenElse: 811us [5us] (0.00%; 10.89%)
					tir.InsertHoistIfThenElse: 193us [193us] (0.00%; 23.75%)
					tir.Simplify: 598us [598us] (0.00%; 73.70%)
					tir.RemoveNoOp: 16us [16us] (0.00%; 1.95%)
				tir.CommonSubexprElimTIR: 2828us [2828us] (0.01%; 37.97%)
			tir.BindParams: 10us [10us] (0.00%; 0.00%)
			sequential: 3058us [22us] (0.01%; 0.26%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.46%)
				tir.TextureFlatten: 150us [150us] (0.00%; 4.91%)
				tir.StorageFlatten: 993us [23us] (0.00%; 32.48%)
					tir.StorageFlatten_impl: 970us [9us] (0.00%; 97.63%)
						tir.BufferShapeLegalize: 129us [129us] (0.00%; 13.29%)
						tir.BufferStrideLegalize: 119us [119us] (0.00%; 12.25%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.38%)
						tir.BufferBindUnwrapper: 116us [116us] (0.00%; 11.98%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.42%)
						tir.StorageFlattener: 467us [467us] (0.00%; 48.17%)
						tir.AssertSimplifier: 113us [113us] (0.00%; 11.63%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.18%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.19%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.13%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.13%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.13%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.21%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.61%)
				tir.InjectSoftwarePipeline: 45us [45us] (0.00%; 1.47%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.15%)
				tir.FlattenBuffer: 35us [35us] (0.00%; 1.15%)
				tir.BF16Legalize: 68us [29us] (0.00%; 2.22%)
					tir.BF16Promote: 15us [15us] (0.00%; 22.10%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 14.94%)
					tir.BF16TypeLowering: 14us [14us] (0.00%; 20.57%)
				tir.NarrowDataType: 111us [111us] (0.00%; 3.64%)
				tir.Simplify: 217us [217us] (0.00%; 7.09%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.66%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.55%)
				tir.InjectVirtualThread: 15us [15us] (0.00%; 0.48%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.21%)
				tir.StorageRewrite: 35us [35us] (0.00%; 1.14%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.20%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.28%)
				tir.RenormalizeSplitPattern: 68us [68us] (0.00%; 2.21%)
				tir.Simplify: 87us [87us] (0.00%; 2.85%)
				tir.RemoveNoOp: 14us [14us] (0.00%; 0.47%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.19%)
				tir.HoistIfThenElse: 126us [5us] (0.00%; 4.13%)
					tir.InsertHoistIfThenElse: 24us [24us] (0.00%; 18.62%)
					tir.Simplify: 86us [86us] (0.00%; 67.74%)
					tir.RemoveNoOp: 13us [13us] (0.00%; 9.91%)
				tir.CommonSubexprElimTIR: 936us [936us] (0.00%; 30.61%)
			tir.BindParams: 10us [10us] (0.00%; 0.00%)
			sequential: 31250us [44us] (0.09%; 2.64%)
				tir.InjectPrefetch: 23us [23us] (0.00%; 0.07%)
				tir.TextureFlatten: 62us [62us] (0.00%; 0.20%)
				tir.StorageFlatten: 931us [23us] (0.00%; 2.98%)
					tir.StorageFlatten_impl: 907us [8us] (0.00%; 97.50%)
						tir.BufferShapeLegalize: 86us [86us] (0.00%; 9.47%)
						tir.BufferStrideLegalize: 62us [62us] (0.00%; 6.85%)
						tir.ThreadScopePropagate: 36us [36us] (0.00%; 3.93%)
						tir.BufferBindUnwrapper: 58us [58us] (0.00%; 6.40%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.45%)
						tir.StorageFlattener: 620us [620us] (0.00%; 68.33%)
						tir.AssertSimplifier: 33us [33us] (0.00%; 3.67%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.01%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.01%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.01%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.03%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.01%)
				tir.LowerMatchBuffer: 42us [42us] (0.00%; 0.13%)
				tir.InjectSoftwarePipeline: 49us [49us] (0.00%; 0.16%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.01%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.01%)
				tir.BF16Legalize: 60us [4us] (0.00%; 0.19%)
					tir.BF16Promote: 18us [18us] (0.00%; 29.12%)
					tir.BF16CastElimination: 16us [16us] (0.00%; 25.79%)
					tir.BF16TypeLowering: 23us [23us] (0.00%; 38.23%)
				tir.NarrowDataType: 212us [212us] (0.00%; 0.68%)
				tir.Simplify: 668us [668us] (0.00%; 2.14%)
				tir.LoopPartition: 50us [50us] (0.00%; 0.16%)
				tir.VectorizeLoop: 42us [42us] (0.00%; 0.13%)
				tir.InjectVirtualThread: 49us [49us] (0.00%; 0.16%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.03%)
				tir.StorageRewrite: 132us [132us] (0.00%; 0.42%)
				tir.LowerVtcmAlloc: 14us [14us] (0.00%; 0.05%)
				tir.UnrollLoop: 255us [255us] (0.00%; 0.81%)
				tir.RenormalizeSplitPattern: 290us [290us] (0.00%; 0.93%)
				tir.Simplify: 1156us [1156us] (0.00%; 3.70%)
				tir.RemoveNoOp: 52us [52us] (0.00%; 0.17%)
				tir.RewriteUnsafeSelect: 60us [60us] (0.00%; 0.19%)
				tir.HoistIfThenElse: 927us [6us] (0.00%; 2.97%)
					tir.InsertHoistIfThenElse: 162us [162us] (0.00%; 17.49%)
					tir.Simplify: 725us [725us] (0.00%; 78.24%)
					tir.RemoveNoOp: 34us [34us] (0.00%; 3.63%)
				tir.CommonSubexprElimTIR: 26081us [26081us] (0.07%; 83.46%)
			tir.BindParams: 25us [25us] (0.00%; 0.00%)
			sequential: 2469us [21us] (0.01%; 0.21%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.54%)
				tir.TextureFlatten: 129us [129us] (0.00%; 5.21%)
				tir.StorageFlatten: 751us [22us] (0.00%; 30.42%)
					tir.StorageFlatten_impl: 729us [8us] (0.00%; 97.11%)
						tir.BufferShapeLegalize: 107us [107us] (0.00%; 14.64%)
						tir.BufferStrideLegalize: 98us [98us] (0.00%; 13.40%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.80%)
						tir.BufferBindUnwrapper: 95us [95us] (0.00%; 13.03%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.57%)
						tir.StorageFlattener: 313us [313us] (0.00%; 42.97%)
						tir.AssertSimplifier: 91us [91us] (0.00%; 12.48%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.21%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.21%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.17%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.16%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.17%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.25%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.16%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.77%)
				tir.InjectSoftwarePipeline: 25us [25us] (0.00%; 1.03%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.16%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.16%)
				tir.BF16Legalize: 40us [4us] (0.00%; 1.63%)
					tir.BF16Promote: 13us [13us] (0.00%; 33.52%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.22%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.72%)
				tir.NarrowDataType: 104us [104us] (0.00%; 4.21%)
				tir.Simplify: 196us [196us] (0.00%; 7.93%)
				tir.LoopPartition: 19us [19us] (0.00%; 0.79%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.65%)
				tir.InjectVirtualThread: 16us [16us] (0.00%; 0.65%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.26%)
				tir.StorageRewrite: 35us [35us] (0.00%; 1.41%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.25%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.35%)
				tir.RenormalizeSplitPattern: 83us [83us] (0.00%; 3.35%)
				tir.Simplify: 95us [95us] (0.00%; 3.85%)
				tir.RemoveNoOp: 18us [18us] (0.00%; 0.72%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 141us [4us] (0.00%; 5.70%)
					tir.InsertHoistIfThenElse: 27us [27us] (0.00%; 19.31%)
					tir.Simplify: 94us [94us] (0.00%; 67.08%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 10.69%)
				tir.CommonSubexprElimTIR: 681us [681us] (0.00%; 27.56%)
			tir.BindParams: 10us [10us] (0.00%; 0.00%)
			sequential: 24886us [26us] (0.07%; 2.10%)
				tir.InjectPrefetch: 24us [24us] (0.00%; 0.10%)
				tir.TextureFlatten: 261us [261us] (0.00%; 1.05%)
				tir.StorageFlatten: 1906us [22us] (0.01%; 7.66%)
					tir.StorageFlatten_impl: 1883us [8us] (0.01%; 98.82%)
						tir.BufferShapeLegalize: 267us [267us] (0.00%; 14.16%)
						tir.BufferStrideLegalize: 236us [236us] (0.00%; 12.52%)
						tir.ThreadScopePropagate: 43us [43us] (0.00%; 2.30%)
						tir.BufferBindUnwrapper: 231us [231us] (0.00%; 12.27%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.23%)
						tir.StorageFlattener: 890us [890us] (0.00%; 47.27%)
						tir.AssertSimplifier: 204us [204us] (0.00%; 10.82%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.04%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 49us [49us] (0.00%; 0.20%)
				tir.InjectSoftwarePipeline: 61us [61us] (0.00%; 0.24%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 75us [4us] (0.00%; 0.30%)
					tir.BF16Promote: 25us [25us] (0.00%; 33.59%)
					tir.BF16CastElimination: 19us [19us] (0.00%; 25.80%)
					tir.BF16TypeLowering: 26us [26us] (0.00%; 35.07%)
				tir.NarrowDataType: 262us [262us] (0.00%; 1.05%)
				tir.Simplify: 1299us [1299us] (0.00%; 5.22%)
				tir.LoopPartition: 54us [54us] (0.00%; 0.22%)
				tir.VectorizeLoop: 52us [52us] (0.00%; 0.21%)
				tir.InjectVirtualThread: 222us [222us] (0.00%; 0.89%)
				tir.InjectDoubleBuffer: 11us [11us] (0.00%; 0.05%)
				tir.StorageRewrite: 164us [164us] (0.00%; 0.66%)
				tir.LowerVtcmAlloc: 18us [18us] (0.00%; 0.07%)
				tir.UnrollLoop: 345us [345us] (0.00%; 1.38%)
				tir.RenormalizeSplitPattern: 699us [699us] (0.00%; 2.81%)
				tir.Simplify: 1953us [1953us] (0.01%; 7.85%)
				tir.RemoveNoOp: 47us [47us] (0.00%; 0.19%)
				tir.RewriteUnsafeSelect: 70us [70us] (0.00%; 0.28%)
				tir.HoistIfThenElse: 2167us [6us] (0.01%; 8.71%)
					tir.InsertHoistIfThenElse: 363us [363us] (0.00%; 16.76%)
					tir.Simplify: 1751us [1751us] (0.00%; 80.78%)
					tir.RemoveNoOp: 48us [48us] (0.00%; 2.20%)
				tir.CommonSubexprElimTIR: 15079us [15079us] (0.04%; 60.59%)
			tir.BindParams: 29us [29us] (0.00%; 0.00%)
			sequential: 3381us [25us] (0.01%; 0.29%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.41%)
				tir.TextureFlatten: 160us [160us] (0.00%; 4.73%)
				tir.StorageFlatten: 1152us [24us] (0.00%; 34.06%)
					tir.StorageFlatten_impl: 1128us [9us] (0.00%; 97.93%)
						tir.BufferShapeLegalize: 127us [127us] (0.00%; 11.30%)
						tir.BufferStrideLegalize: 119us [119us] (0.00%; 10.53%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.17%)
						tir.BufferBindUnwrapper: 116us [116us] (0.00%; 10.33%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.33%)
						tir.StorageFlattener: 617us [617us] (0.00%; 54.73%)
						tir.AssertSimplifier: 122us [122us] (0.00%; 10.78%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.18%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.16%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.12%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.12%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.11%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.17%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.12%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.54%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.75%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.12%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.12%)
				tir.BF16Legalize: 45us [5us] (0.00%; 1.33%)
					tir.BF16Promote: 17us [17us] (0.00%; 36.89%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 21.58%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 29.93%)
				tir.NarrowDataType: 106us [106us] (0.00%; 3.13%)
				tir.Simplify: 212us [212us] (0.00%; 6.26%)
				tir.LoopPartition: 18us [18us] (0.00%; 0.52%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.47%)
				tir.InjectVirtualThread: 14us [14us] (0.00%; 0.41%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.19%)
				tir.StorageRewrite: 34us [34us] (0.00%; 1.00%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.19%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.23%)
				tir.RenormalizeSplitPattern: 65us [65us] (0.00%; 1.92%)
				tir.Simplify: 96us [96us] (0.00%; 2.83%)
				tir.RemoveNoOp: 26us [26us] (0.00%; 0.77%)
				tir.RewriteUnsafeSelect: 9us [9us] (0.00%; 0.25%)
				tir.HoistIfThenElse: 197us [7us] (0.00%; 5.82%)
					tir.InsertHoistIfThenElse: 37us [37us] (0.00%; 18.73%)
					tir.Simplify: 135us [135us] (0.00%; 68.55%)
					tir.RemoveNoOp: 18us [18us] (0.00%; 9.15%)
				tir.CommonSubexprElimTIR: 1089us [1089us] (0.00%; 32.21%)
			tir.BindParams: 8us [8us] (0.00%; 0.00%)
			sequential: 14010us [78us] (0.04%; 1.18%)
				tir.InjectPrefetch: 20us [20us] (0.00%; 0.15%)
				tir.TextureFlatten: 58us [58us] (0.00%; 0.42%)
				tir.StorageFlatten: 900us [20us] (0.00%; 6.42%)
					tir.StorageFlatten_impl: 880us [8us] (0.00%; 97.77%)
						tir.BufferShapeLegalize: 80us [80us] (0.00%; 9.11%)
						tir.BufferStrideLegalize: 66us [66us] (0.00%; 7.48%)
						tir.ThreadScopePropagate: 35us [35us] (0.00%; 3.97%)
						tir.BufferBindUnwrapper: 56us [56us] (0.00%; 6.35%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.42%)
						tir.StorageFlattener: 600us [600us] (0.00%; 68.13%)
						tir.AssertSimplifier: 32us [32us] (0.00%; 3.68%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.03%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.04%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.03%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.03%)
				tir.UnifyThreadBinding: 10us [10us] (0.00%; 0.07%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.06%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.03%)
				tir.LowerMatchBuffer: 39us [39us] (0.00%; 0.28%)
				tir.InjectSoftwarePipeline: 46us [46us] (0.00%; 0.33%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.03%)
				tir.BF16Legalize: 57us [4us] (0.00%; 0.40%)
					tir.BF16Promote: 16us [16us] (0.00%; 28.05%)
					tir.BF16CastElimination: 15us [15us] (0.00%; 26.72%)
					tir.BF16TypeLowering: 22us [22us] (0.00%; 38.37%)
				tir.NarrowDataType: 197us [197us] (0.00%; 1.41%)
				tir.Simplify: 466us [466us] (0.00%; 3.33%)
				tir.LoopPartition: 40us [40us] (0.00%; 0.28%)
				tir.VectorizeLoop: 39us [39us] (0.00%; 0.28%)
				tir.InjectVirtualThread: 46us [46us] (0.00%; 0.33%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.06%)
				tir.StorageRewrite: 117us [117us] (0.00%; 0.84%)
				tir.LowerVtcmAlloc: 14us [14us] (0.00%; 0.10%)
				tir.UnrollLoop: 137us [137us] (0.00%; 0.98%)
				tir.RenormalizeSplitPattern: 235us [235us] (0.00%; 1.67%)
				tir.Simplify: 669us [669us] (0.00%; 4.78%)
				tir.RemoveNoOp: 41us [41us] (0.00%; 0.29%)
				tir.RewriteUnsafeSelect: 31us [31us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 615us [4us] (0.00%; 4.39%)
					tir.InsertHoistIfThenElse: 155us [155us] (0.00%; 25.27%)
					tir.Simplify: 428us [428us] (0.00%; 69.66%)
					tir.RemoveNoOp: 27us [27us] (0.00%; 4.34%)
				tir.CommonSubexprElimTIR: 10111us [10111us] (0.03%; 72.17%)
			tir.BindParams: 13us [13us] (0.00%; 0.00%)
			sequential: 16667us [27us] (0.05%; 1.41%)
				tir.InjectPrefetch: 23us [23us] (0.00%; 0.14%)
				tir.TextureFlatten: 65us [65us] (0.00%; 0.39%)
				tir.StorageFlatten: 1100us [25us] (0.00%; 6.60%)
					tir.StorageFlatten_impl: 1074us [10us] (0.00%; 97.71%)
						tir.BufferShapeLegalize: 94us [94us] (0.00%; 8.71%)
						tir.BufferStrideLegalize: 68us [68us] (0.00%; 6.29%)
						tir.ThreadScopePropagate: 39us [39us] (0.00%; 3.61%)
						tir.BufferBindUnwrapper: 64us [64us] (0.00%; 5.98%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.41%)
						tir.StorageFlattener: 754us [754us] (0.00%; 70.13%)
						tir.AssertSimplifier: 43us [43us] (0.00%; 3.97%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.04%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.03%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.03%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 29us [29us] (0.00%; 0.17%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 43us [43us] (0.00%; 0.26%)
				tir.InjectSoftwarePipeline: 52us [52us] (0.00%; 0.31%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 64us [5us] (0.00%; 0.39%)
					tir.BF16Promote: 18us [18us] (0.00%; 28.14%)
					tir.BF16CastElimination: 17us [17us] (0.00%; 25.65%)
					tir.BF16TypeLowering: 25us [25us] (0.00%; 38.95%)
				tir.NarrowDataType: 234us [234us] (0.00%; 1.40%)
				tir.Simplify: 547us [547us] (0.00%; 3.28%)
				tir.LoopPartition: 45us [45us] (0.00%; 0.27%)
				tir.VectorizeLoop: 45us [45us] (0.00%; 0.27%)
				tir.InjectVirtualThread: 52us [52us] (0.00%; 0.31%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.05%)
				tir.StorageRewrite: 141us [141us] (0.00%; 0.85%)
				tir.LowerVtcmAlloc: 16us [16us] (0.00%; 0.09%)
				tir.UnrollLoop: 149us [149us] (0.00%; 0.90%)
				tir.RenormalizeSplitPattern: 257us [257us] (0.00%; 1.54%)
				tir.Simplify: 734us [734us] (0.00%; 4.41%)
				tir.RemoveNoOp: 46us [46us] (0.00%; 0.28%)
				tir.RewriteUnsafeSelect: 33us [33us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 641us [5us] (0.00%; 3.85%)
					tir.InsertHoistIfThenElse: 103us [103us] (0.00%; 16.02%)
					tir.Simplify: 489us [489us] (0.00%; 76.23%)
					tir.RemoveNoOp: 44us [44us] (0.00%; 6.89%)
				tir.CommonSubexprElimTIR: 12278us [12278us] (0.03%; 73.67%)
			tir.BindParams: 21us [21us] (0.00%; 0.00%)
			sequential: 3053us [19us] (0.01%; 0.26%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.45%)
				tir.TextureFlatten: 177us [177us] (0.00%; 5.81%)
				tir.StorageFlatten: 940us [21us] (0.00%; 30.79%)
					tir.StorageFlatten_impl: 919us [8us] (0.00%; 97.74%)
						tir.BufferShapeLegalize: 137us [137us] (0.00%; 14.89%)
						tir.BufferStrideLegalize: 156us [156us] (0.00%; 16.97%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.39%)
						tir.BufferBindUnwrapper: 104us [104us] (0.00%; 11.33%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.46%)
						tir.StorageFlattener: 397us [397us] (0.00%; 43.16%)
						tir.AssertSimplifier: 100us [100us] (0.00%; 10.90%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.18%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.18%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.20%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.13%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.61%)
				tir.InjectSoftwarePipeline: 25us [25us] (0.00%; 0.82%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 72us [4us] (0.00%; 2.36%)
					tir.BF16Promote: 14us [14us] (0.00%; 19.23%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 12.82%)
					tir.BF16TypeLowering: 45us [45us] (0.00%; 62.40%)
				tir.NarrowDataType: 137us [137us] (0.00%; 4.49%)
				tir.Simplify: 219us [219us] (0.00%; 7.19%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.65%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.54%)
				tir.InjectVirtualThread: 17us [17us] (0.00%; 0.56%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.19%)
				tir.StorageRewrite: 35us [35us] (0.00%; 1.14%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.21%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.29%)
				tir.RenormalizeSplitPattern: 120us [120us] (0.00%; 3.92%)
				tir.Simplify: 102us [102us] (0.00%; 3.36%)
				tir.RemoveNoOp: 18us [18us] (0.00%; 0.57%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.19%)
				tir.HoistIfThenElse: 149us [4us] (0.00%; 4.88%)
					tir.InsertHoistIfThenElse: 27us [27us] (0.00%; 18.26%)
					tir.Simplify: 102us [102us] (0.00%; 68.25%)
					tir.RemoveNoOp: 16us [16us] (0.00%; 10.60%)
				tir.CommonSubexprElimTIR: 884us [884us] (0.00%; 28.96%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 13635us [23us] (0.04%; 1.15%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.16%)
				tir.TextureFlatten: 56us [56us] (0.00%; 0.41%)
				tir.StorageFlatten: 1002us [22us] (0.00%; 7.35%)
					tir.StorageFlatten_impl: 980us [9us] (0.00%; 97.85%)
						tir.BufferShapeLegalize: 79us [79us] (0.00%; 8.02%)
						tir.BufferStrideLegalize: 58us [58us] (0.00%; 5.97%)
						tir.ThreadScopePropagate: 34us [34us] (0.00%; 3.50%)
						tir.BufferBindUnwrapper: 55us [55us] (0.00%; 5.66%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.38%)
						tir.StorageFlattener: 696us [696us] (0.00%; 71.01%)
						tir.AssertSimplifier: 45us [45us] (0.00%; 4.57%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.05%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.04%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.04%)
				tir.ConvertBlocksToOpaque: 5us [5us] (0.00%; 0.03%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.03%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.07%)
				tir.CompactBufferAllocation: 5us [5us] (0.00%; 0.04%)
				tir.LowerMatchBuffer: 41us [41us] (0.00%; 0.30%)
				tir.InjectSoftwarePipeline: 48us [48us] (0.00%; 0.35%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.04%)
				tir.FlattenBuffer: 5us [5us] (0.00%; 0.04%)
				tir.BF16Legalize: 58us [5us] (0.00%; 0.43%)
					tir.BF16Promote: 17us [17us] (0.00%; 29.02%)
					tir.BF16CastElimination: 15us [15us] (0.00%; 25.17%)
					tir.BF16TypeLowering: 22us [22us] (0.00%; 37.83%)
				tir.NarrowDataType: 228us [228us] (0.00%; 1.68%)
				tir.Simplify: 435us [435us] (0.00%; 3.19%)
				tir.LoopPartition: 39us [39us] (0.00%; 0.29%)
				tir.VectorizeLoop: 40us [40us] (0.00%; 0.29%)
				tir.InjectVirtualThread: 44us [44us] (0.00%; 0.32%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.06%)
				tir.StorageRewrite: 124us [124us] (0.00%; 0.91%)
				tir.LowerVtcmAlloc: 14us [14us] (0.00%; 0.10%)
				tir.UnrollLoop: 134us [134us] (0.00%; 0.98%)
				tir.RenormalizeSplitPattern: 224us [224us] (0.00%; 1.64%)
				tir.Simplify: 710us [710us] (0.00%; 5.20%)
				tir.RemoveNoOp: 43us [43us] (0.00%; 0.32%)
				tir.RewriteUnsafeSelect: 29us [29us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 511us [5us] (0.00%; 3.74%)
					tir.InsertHoistIfThenElse: 90us [90us] (0.00%; 17.71%)
					tir.Simplify: 390us [390us] (0.00%; 76.47%)
					tir.RemoveNoOp: 25us [25us] (0.00%; 4.93%)
				tir.CommonSubexprElimTIR: 9753us [9753us] (0.03%; 71.53%)
			tir.BindParams: 20us [20us] (0.00%; 0.00%)
			sequential: 3199us [26us] (0.01%; 0.27%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.44%)
				tir.TextureFlatten: 137us [137us] (0.00%; 4.28%)
				tir.StorageFlatten: 1154us [51us] (0.00%; 36.07%)
					tir.StorageFlatten_impl: 1103us [8us] (0.00%; 95.55%)
						tir.BufferShapeLegalize: 194us [194us] (0.00%; 17.63%)
						tir.BufferStrideLegalize: 106us [106us] (0.00%; 9.59%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.15%)
						tir.BufferBindUnwrapper: 129us [129us] (0.00%; 11.66%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.36%)
						tir.StorageFlattener: 517us [517us] (0.00%; 46.89%)
						tir.AssertSimplifier: 132us [132us] (0.00%; 12.00%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.18%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.16%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.14%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.13%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.13%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.19%)
				tir.CompactBufferAllocation: 5us [5us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.61%)
				tir.InjectSoftwarePipeline: 53us [53us] (0.00%; 1.66%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 27us [27us] (0.00%; 0.86%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.28%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.82%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.42%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.44%)
				tir.NarrowDataType: 132us [132us] (0.00%; 4.12%)
				tir.Simplify: 305us [305us] (0.00%; 9.54%)
				tir.LoopPartition: 30us [30us] (0.00%; 0.95%)
				tir.VectorizeLoop: 27us [27us] (0.00%; 0.83%)
				tir.InjectVirtualThread: 25us [25us] (0.00%; 0.77%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.21%)
				tir.StorageRewrite: 37us [37us] (0.00%; 1.17%)
				tir.LowerVtcmAlloc: 30us [30us] (0.00%; 0.95%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.28%)
				tir.RenormalizeSplitPattern: 92us [92us] (0.00%; 2.87%)
				tir.Simplify: 106us [106us] (0.00%; 3.31%)
				tir.RemoveNoOp: 18us [18us] (0.00%; 0.57%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.19%)
				tir.HoistIfThenElse: 148us [4us] (0.00%; 4.63%)
					tir.InsertHoistIfThenElse: 28us [28us] (0.00%; 18.72%)
					tir.Simplify: 101us [101us] (0.00%; 68.47%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 9.90%)
				tir.CommonSubexprElimTIR: 716us [716us] (0.00%; 22.37%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 2776us [20us] (0.01%; 0.23%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.51%)
				tir.TextureFlatten: 147us [147us] (0.00%; 5.30%)
				tir.StorageFlatten: 941us [21us] (0.00%; 33.89%)
					tir.StorageFlatten_impl: 919us [8us] (0.00%; 97.74%)
						tir.BufferShapeLegalize: 128us [128us] (0.00%; 13.94%)
						tir.BufferStrideLegalize: 117us [117us] (0.00%; 12.67%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.45%)
						tir.BufferBindUnwrapper: 114us [114us] (0.00%; 12.41%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.42%)
						tir.StorageFlattener: 425us [425us] (0.00%; 46.22%)
						tir.AssertSimplifier: 110us [110us] (0.00%; 11.98%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.19%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.19%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.16%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.16%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.15%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.23%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.16%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.64%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.94%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.15%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.15%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.48%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.53%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.40%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.53%)
				tir.NarrowDataType: 109us [109us] (0.00%; 3.94%)
				tir.Simplify: 207us [207us] (0.00%; 7.44%)
				tir.LoopPartition: 19us [19us] (0.00%; 0.69%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.59%)
				tir.InjectVirtualThread: 14us [14us] (0.00%; 0.51%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.23%)
				tir.StorageRewrite: 34us [34us] (0.00%; 1.23%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.21%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.31%)
				tir.RenormalizeSplitPattern: 63us [63us] (0.00%; 2.29%)
				tir.Simplify: 81us [81us] (0.00%; 2.93%)
				tir.RemoveNoOp: 14us [14us] (0.00%; 0.50%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 128us [9us] (0.00%; 4.62%)
					tir.InsertHoistIfThenElse: 23us [23us] (0.00%; 17.99%)
					tir.Simplify: 85us [85us] (0.00%; 65.95%)
					tir.RemoveNoOp: 11us [11us] (0.00%; 8.75%)
				tir.CommonSubexprElimTIR: 813us [813us] (0.00%; 29.28%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 76708us [25us] (0.21%; 6.48%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.03%)
				tir.TextureFlatten: 59us [59us] (0.00%; 0.08%)
				tir.StorageFlatten: 989us [21us] (0.00%; 1.29%)
					tir.StorageFlatten_impl: 968us [8us] (0.00%; 97.88%)
						tir.BufferShapeLegalize: 162us [162us] (0.00%; 16.70%)
						tir.BufferStrideLegalize: 61us [61us] (0.00%; 6.34%)
						tir.ThreadScopePropagate: 35us [35us] (0.00%; 3.65%)
						tir.BufferBindUnwrapper: 58us [58us] (0.00%; 5.95%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.40%)
						tir.StorageFlattener: 609us [609us] (0.00%; 62.88%)
						tir.AssertSimplifier: 32us [32us] (0.00%; 3.31%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.01%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.01%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.01%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.01%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.00%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.01%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.01%)
				tir.LowerMatchBuffer: 40us [40us] (0.00%; 0.05%)
				tir.InjectSoftwarePipeline: 47us [47us] (0.00%; 0.06%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.01%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.01%)
				tir.BF16Legalize: 58us [4us] (0.00%; 0.08%)
					tir.BF16Promote: 17us [17us] (0.00%; 28.70%)
					tir.BF16CastElimination: 15us [15us] (0.00%; 26.06%)
					tir.BF16TypeLowering: 22us [22us] (0.00%; 38.46%)
				tir.NarrowDataType: 205us [205us] (0.00%; 0.27%)
				tir.Simplify: 473us [473us] (0.00%; 0.62%)
				tir.LoopPartition: 41us [41us] (0.00%; 0.05%)
				tir.VectorizeLoop: 41us [41us] (0.00%; 0.05%)
				tir.InjectVirtualThread: 46us [46us] (0.00%; 0.06%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.01%)
				tir.StorageRewrite: 122us [122us] (0.00%; 0.16%)
				tir.LowerVtcmAlloc: 15us [15us] (0.00%; 0.02%)
				tir.UnrollLoop: 439us [439us] (0.00%; 0.57%)
				tir.RenormalizeSplitPattern: 432us [432us] (0.00%; 0.56%)
				tir.Simplify: 2142us [2142us] (0.01%; 2.79%)
				tir.RemoveNoOp: 61us [61us] (0.00%; 0.08%)
				tir.RewriteUnsafeSelect: 112us [112us] (0.00%; 0.15%)
				tir.HoistIfThenElse: 1652us [7us] (0.00%; 2.15%)
					tir.InsertHoistIfThenElse: 295us [295us] (0.00%; 17.84%)
					tir.Simplify: 1308us [1308us] (0.00%; 79.16%)
					tir.RemoveNoOp: 43us [43us] (0.00%; 2.59%)
				tir.CommonSubexprElimTIR: 69637us [69637us] (0.19%; 90.78%)
			tir.BindParams: 31us [31us] (0.00%; 0.00%)
			sequential: 32135us [25us] (0.09%; 2.72%)
				tir.InjectPrefetch: 24us [24us] (0.00%; 0.07%)
				tir.TextureFlatten: 184us [184us] (0.00%; 0.57%)
				tir.StorageFlatten: 1567us [23us] (0.00%; 4.88%)
					tir.StorageFlatten_impl: 1544us [9us] (0.00%; 98.55%)
						tir.BufferShapeLegalize: 194us [194us] (0.00%; 12.55%)
						tir.BufferStrideLegalize: 168us [168us] (0.00%; 10.85%)
						tir.ThreadScopePropagate: 42us [42us] (0.00%; 2.75%)
						tir.BufferBindUnwrapper: 161us [161us] (0.00%; 10.40%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.27%)
						tir.StorageFlattener: 826us [826us] (0.00%; 53.52%)
						tir.AssertSimplifier: 140us [140us] (0.00%; 9.09%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.01%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.01%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.01%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.03%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.01%)
				tir.LowerMatchBuffer: 47us [47us] (0.00%; 0.15%)
				tir.InjectSoftwarePipeline: 59us [59us] (0.00%; 0.18%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.01%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.01%)
				tir.BF16Legalize: 73us [4us] (0.00%; 0.23%)
					tir.BF16Promote: 25us [25us] (0.00%; 34.06%)
					tir.BF16CastElimination: 19us [19us] (0.00%; 25.26%)
					tir.BF16TypeLowering: 26us [26us] (0.00%; 34.91%)
				tir.NarrowDataType: 250us [250us] (0.00%; 0.78%)
				tir.Simplify: 845us [845us] (0.00%; 2.63%)
				tir.LoopPartition: 48us [48us] (0.00%; 0.15%)
				tir.VectorizeLoop: 49us [49us] (0.00%; 0.15%)
				tir.InjectVirtualThread: 131us [131us] (0.00%; 0.41%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.03%)
				tir.StorageRewrite: 147us [147us] (0.00%; 0.46%)
				tir.LowerVtcmAlloc: 17us [17us] (0.00%; 0.05%)
				tir.UnrollLoop: 440us [440us] (0.00%; 1.37%)
				tir.RenormalizeSplitPattern: 618us [618us] (0.00%; 1.92%)
				tir.Simplify: 2714us [2714us] (0.01%; 8.44%)
				tir.RemoveNoOp: 69us [69us] (0.00%; 0.22%)
				tir.RewriteUnsafeSelect: 114us [114us] (0.00%; 0.36%)
				tir.HoistIfThenElse: 1995us [6us] (0.01%; 6.21%)
					tir.InsertHoistIfThenElse: 419us [419us] (0.00%; 21.00%)
					tir.Simplify: 1520us [1520us] (0.00%; 76.19%)
					tir.RemoveNoOp: 50us [50us] (0.00%; 2.52%)
				tir.CommonSubexprElimTIR: 22668us [22668us] (0.06%; 70.54%)
			tir.BindParams: 30us [30us] (0.00%; 0.00%)
			sequential: 8728us [82us] (0.02%; 0.74%)
				tir.InjectPrefetch: 22us [22us] (0.00%; 0.25%)
				tir.TextureFlatten: 56us [56us] (0.00%; 0.65%)
				tir.StorageFlatten: 812us [20us] (0.00%; 9.30%)
					tir.StorageFlatten_impl: 791us [7us] (0.00%; 97.48%)
						tir.BufferShapeLegalize: 80us [80us] (0.00%; 10.05%)
						tir.BufferStrideLegalize: 58us [58us] (0.00%; 7.39%)
						tir.ThreadScopePropagate: 34us [34us] (0.00%; 4.25%)
						tir.BufferBindUnwrapper: 55us [55us] (0.00%; 6.96%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.45%)
						tir.StorageFlattener: 524us [524us] (0.00%; 66.22%)
						tir.AssertSimplifier: 30us [30us] (0.00%; 3.75%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.05%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.06%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.05%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.04%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.05%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.10%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.05%)
				tir.LowerMatchBuffer: 38us [38us] (0.00%; 0.43%)
				tir.InjectSoftwarePipeline: 45us [45us] (0.00%; 0.51%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.04%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.05%)
				tir.BF16Legalize: 56us [4us] (0.00%; 0.64%)
					tir.BF16Promote: 16us [16us] (0.00%; 28.50%)
					tir.BF16CastElimination: 14us [14us] (0.00%; 25.82%)
					tir.BF16TypeLowering: 21us [21us] (0.00%; 38.56%)
				tir.NarrowDataType: 196us [196us] (0.00%; 2.25%)
				tir.Simplify: 544us [544us] (0.00%; 6.23%)
				tir.LoopPartition: 40us [40us] (0.00%; 0.46%)
				tir.VectorizeLoop: 40us [40us] (0.00%; 0.46%)
				tir.InjectVirtualThread: 42us [42us] (0.00%; 0.49%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.10%)
				tir.StorageRewrite: 120us [120us] (0.00%; 1.38%)
				tir.LowerVtcmAlloc: 14us [14us] (0.00%; 0.16%)
				tir.UnrollLoop: 89us [89us] (0.00%; 1.03%)
				tir.RenormalizeSplitPattern: 196us [196us] (0.00%; 2.25%)
				tir.Simplify: 436us [436us] (0.00%; 5.00%)
				tir.RemoveNoOp: 37us [37us] (0.00%; 0.42%)
				tir.RewriteUnsafeSelect: 19us [19us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 364us [4us] (0.00%; 4.17%)
					tir.InsertHoistIfThenElse: 65us [65us] (0.00%; 17.87%)
					tir.Simplify: 271us [271us] (0.00%; 74.46%)
					tir.RemoveNoOp: 24us [24us] (0.00%; 6.53%)
				tir.CommonSubexprElimTIR: 5429us [5429us] (0.02%; 62.20%)
			tir.BindParams: 13us [13us] (0.00%; 0.00%)
			sequential: 4228us [21us] (0.01%; 0.36%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.32%)
				tir.TextureFlatten: 190us [190us] (0.00%; 4.49%)
				tir.StorageFlatten: 1214us [21us] (0.00%; 28.71%)
					tir.StorageFlatten_impl: 1193us [8us] (0.00%; 98.28%)
						tir.BufferShapeLegalize: 166us [166us] (0.00%; 13.89%)
						tir.BufferStrideLegalize: 154us [154us] (0.00%; 12.90%)
						tir.ThreadScopePropagate: 15us [15us] (0.00%; 1.29%)
						tir.BufferBindUnwrapper: 153us [153us] (0.00%; 12.81%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.37%)
						tir.StorageFlattener: 544us [544us] (0.00%; 45.58%)
						tir.AssertSimplifier: 149us [149us] (0.00%; 12.53%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.12%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.13%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.11%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.10%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.10%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.14%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.10%)
				tir.LowerMatchBuffer: 21us [21us] (0.00%; 0.49%)
				tir.InjectSoftwarePipeline: 30us [30us] (0.00%; 0.70%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.10%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.09%)
				tir.BF16Legalize: 46us [4us] (0.00%; 1.09%)
					tir.BF16Promote: 15us [15us] (0.00%; 33.55%)
					tir.BF16CastElimination: 11us [11us] (0.00%; 24.30%)
					tir.BF16TypeLowering: 15us [15us] (0.00%; 32.99%)
				tir.NarrowDataType: 130us [130us] (0.00%; 3.07%)
				tir.Simplify: 272us [272us] (0.00%; 6.43%)
				tir.LoopPartition: 21us [21us] (0.00%; 0.49%)
				tir.VectorizeLoop: 18us [18us] (0.00%; 0.43%)
				tir.InjectVirtualThread: 18us [18us] (0.00%; 0.44%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.16%)
				tir.StorageRewrite: 37us [37us] (0.00%; 0.88%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.17%)
				tir.UnrollLoop: 10us [10us] (0.00%; 0.23%)
				tir.RenormalizeSplitPattern: 87us [87us] (0.00%; 2.05%)
				tir.Simplify: 131us [131us] (0.00%; 3.10%)
				tir.RemoveNoOp: 18us [18us] (0.00%; 0.42%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.15%)
				tir.HoistIfThenElse: 164us [4us] (0.00%; 3.88%)
					tir.InsertHoistIfThenElse: 29us [29us] (0.00%; 17.61%)
					tir.Simplify: 115us [115us] (0.00%; 69.91%)
					tir.RemoveNoOp: 16us [16us] (0.00%; 9.79%)
				tir.CommonSubexprElimTIR: 1727us [1727us] (0.00%; 40.86%)
			tir.BindParams: 11us [11us] (0.00%; 0.00%)
			sequential: 17208us [27us] (0.05%; 1.45%)
				tir.InjectPrefetch: 23us [23us] (0.00%; 0.13%)
				tir.TextureFlatten: 64us [64us] (0.00%; 0.37%)
				tir.StorageFlatten: 1329us [29us] (0.00%; 7.72%)
					tir.StorageFlatten_impl: 1300us [10us] (0.00%; 97.80%)
						tir.BufferShapeLegalize: 112us [112us] (0.00%; 8.64%)
						tir.BufferStrideLegalize: 117us [117us] (0.00%; 9.01%)
						tir.ThreadScopePropagate: 66us [66us] (0.00%; 5.08%)
						tir.BufferBindUnwrapper: 64us [64us] (0.00%; 4.89%)
						tir.ApplyLayoutTransforms: 39us [39us] (0.00%; 2.99%)
						tir.StorageFlattener: 847us [847us] (0.00%; 65.12%)
						tir.AssertSimplifier: 46us [46us] (0.00%; 3.51%)
				tir.LowerCrossThreadReduction: 33us [33us] (0.00%; 0.19%)
				tir.LowerInitBlock: 7us [7us] (0.00%; 0.04%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.03%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.03%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.03%)
				tir.ManifestSharedMemoryLocalStage: 10us [10us] (0.00%; 0.06%)
				tir.CompactBufferAllocation: 47us [47us] (0.00%; 0.27%)
				tir.LowerMatchBuffer: 73us [73us] (0.00%; 0.42%)
				tir.InjectSoftwarePipeline: 54us [54us] (0.00%; 0.32%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.03%)
				tir.BF16Legalize: 77us [5us] (0.00%; 0.45%)
					tir.BF16Promote: 18us [18us] (0.00%; 23.27%)
					tir.BF16CastElimination: 26us [26us] (0.00%; 33.28%)
					tir.BF16TypeLowering: 29us [29us] (0.00%; 37.29%)
				tir.NarrowDataType: 298us [298us] (0.00%; 1.73%)
				tir.Simplify: 502us [502us] (0.00%; 2.92%)
				tir.LoopPartition: 42us [42us] (0.00%; 0.25%)
				tir.VectorizeLoop: 42us [42us] (0.00%; 0.24%)
				tir.InjectVirtualThread: 48us [48us] (0.00%; 0.28%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.05%)
				tir.StorageRewrite: 180us [180us] (0.00%; 1.04%)
				tir.LowerVtcmAlloc: 15us [15us] (0.00%; 0.09%)
				tir.UnrollLoop: 141us [141us] (0.00%; 0.82%)
				tir.RenormalizeSplitPattern: 243us [243us] (0.00%; 1.41%)
				tir.Simplify: 891us [891us] (0.00%; 5.18%)
				tir.RemoveNoOp: 48us [48us] (0.00%; 0.28%)
				tir.RewriteUnsafeSelect: 33us [33us] (0.00%; 0.19%)
				tir.HoistIfThenElse: 645us [5us] (0.00%; 3.75%)
					tir.InsertHoistIfThenElse: 103us [103us] (0.00%; 15.97%)
					tir.Simplify: 507us [507us] (0.00%; 78.58%)
					tir.RemoveNoOp: 30us [30us] (0.00%; 4.69%)
				tir.CommonSubexprElimTIR: 12304us [12304us] (0.03%; 71.50%)
			tir.BindParams: 19us [19us] (0.00%; 0.00%)
			sequential: 3352us [27us] (0.01%; 0.28%)
				tir.InjectPrefetch: 20us [20us] (0.00%; 0.61%)
				tir.TextureFlatten: 283us [283us] (0.00%; 8.45%)
				tir.StorageFlatten: 1008us [37us] (0.00%; 30.08%)
					tir.StorageFlatten_impl: 972us [30us] (0.00%; 96.36%)
						tir.BufferShapeLegalize: 212us [212us] (0.00%; 21.83%)
						tir.BufferStrideLegalize: 122us [122us] (0.00%; 12.56%)
						tir.ThreadScopePropagate: 14us [14us] (0.00%; 1.42%)
						tir.BufferBindUnwrapper: 107us [107us] (0.00%; 10.98%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.43%)
						tir.StorageFlattener: 379us [379us] (0.00%; 39.01%)
						tir.AssertSimplifier: 104us [104us] (0.00%; 10.66%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.17%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.18%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.13%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.12%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.13%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.20%)
				tir.CompactBufferAllocation: 5us [5us] (0.00%; 0.13%)
				tir.LowerMatchBuffer: 20us [20us] (0.00%; 0.59%)
				tir.InjectSoftwarePipeline: 30us [30us] (0.00%; 0.90%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.13%)
				tir.BF16Legalize: 42us [4us] (0.00%; 1.26%)
					tir.BF16Promote: 14us [14us] (0.00%; 32.80%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.42%)
					tir.BF16TypeLowering: 14us [14us] (0.00%; 33.15%)
				tir.NarrowDataType: 112us [112us] (0.00%; 3.33%)
				tir.Simplify: 231us [231us] (0.00%; 6.88%)
				tir.LoopPartition: 21us [21us] (0.00%; 0.64%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.50%)
				tir.InjectVirtualThread: 17us [17us] (0.00%; 0.51%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.19%)
				tir.StorageRewrite: 37us [37us] (0.00%; 1.10%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.20%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.27%)
				tir.RenormalizeSplitPattern: 87us [87us] (0.00%; 2.59%)
				tir.Simplify: 104us [104us] (0.00%; 3.10%)
				tir.RemoveNoOp: 24us [24us] (0.00%; 0.73%)
				tir.RewriteUnsafeSelect: 8us [8us] (0.00%; 0.24%)
				tir.HoistIfThenElse: 200us [4us] (0.00%; 5.96%)
					tir.InsertHoistIfThenElse: 29us [29us] (0.00%; 14.52%)
					tir.Simplify: 150us [150us] (0.00%; 75.12%)
					tir.RemoveNoOp: 16us [16us] (0.00%; 8.12%)
				tir.CommonSubexprElimTIR: 997us [997us] (0.00%; 29.74%)
			tir.BindParams: 13us [13us] (0.00%; 0.00%)
			sequential: 8561us [20us] (0.02%; 0.72%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.24%)
				tir.TextureFlatten: 57us [57us] (0.00%; 0.66%)
				tir.StorageFlatten: 863us [21us] (0.00%; 10.08%)
					tir.StorageFlatten_impl: 842us [8us] (0.00%; 97.53%)
						tir.BufferShapeLegalize: 80us [80us] (0.00%; 9.51%)
						tir.BufferStrideLegalize: 59us [59us] (0.00%; 6.97%)
						tir.ThreadScopePropagate: 34us [34us] (0.00%; 4.10%)
						tir.BufferBindUnwrapper: 56us [56us] (0.00%; 6.62%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.46%)
						tir.StorageFlattener: 549us [549us] (0.00%; 65.19%)
						tir.AssertSimplifier: 52us [52us] (0.00%; 6.24%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.06%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.06%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.05%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.05%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.05%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.10%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.05%)
				tir.LowerMatchBuffer: 38us [38us] (0.00%; 0.44%)
				tir.InjectSoftwarePipeline: 45us [45us] (0.00%; 0.53%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.05%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.05%)
				tir.BF16Legalize: 56us [4us] (0.00%; 0.65%)
					tir.BF16Promote: 16us [16us] (0.00%; 29.11%)
					tir.BF16CastElimination: 14us [14us] (0.00%; 25.74%)
					tir.BF16TypeLowering: 21us [21us] (0.00%; 38.11%)
				tir.NarrowDataType: 197us [197us] (0.00%; 2.30%)
				tir.Simplify: 426us [426us] (0.00%; 4.98%)
				tir.LoopPartition: 46us [46us] (0.00%; 0.53%)
				tir.VectorizeLoop: 39us [39us] (0.00%; 0.46%)
				tir.InjectVirtualThread: 44us [44us] (0.00%; 0.51%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.10%)
				tir.StorageRewrite: 154us [154us] (0.00%; 1.80%)
				tir.LowerVtcmAlloc: 19us [19us] (0.00%; 0.22%)
				tir.UnrollLoop: 102us [102us] (0.00%; 1.19%)
				tir.RenormalizeSplitPattern: 201us [201us] (0.00%; 2.34%)
				tir.Simplify: 435us [435us] (0.00%; 5.08%)
				tir.RemoveNoOp: 36us [36us] (0.00%; 0.42%)
				tir.RewriteUnsafeSelect: 19us [19us] (0.00%; 0.22%)
				tir.HoistIfThenElse: 386us [4us] (0.00%; 4.50%)
					tir.InsertHoistIfThenElse: 66us [66us] (0.00%; 17.00%)
					tir.Simplify: 272us [272us] (0.00%; 70.41%)
					tir.RemoveNoOp: 44us [44us] (0.00%; 11.50%)
				tir.CommonSubexprElimTIR: 5308us [5308us] (0.01%; 62.01%)
			tir.BindParams: 11us [11us] (0.00%; 0.00%)
			sequential: 3369us [45us] (0.01%; 0.28%)
				tir.InjectPrefetch: 12us [12us] (0.00%; 0.34%)
				tir.TextureFlatten: 192us [192us] (0.00%; 5.71%)
				tir.StorageFlatten: 971us [22us] (0.00%; 28.81%)
					tir.StorageFlatten_impl: 949us [9us] (0.00%; 97.71%)
						tir.BufferShapeLegalize: 116us [116us] (0.00%; 12.22%)
						tir.BufferStrideLegalize: 107us [107us] (0.00%; 11.31%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.36%)
						tir.BufferBindUnwrapper: 104us [104us] (0.00%; 10.95%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.44%)
						tir.StorageFlattener: 474us [474us] (0.00%; 50.01%)
						tir.AssertSimplifier: 121us [121us] (0.00%; 12.73%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.19%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.18%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.14%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.12%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.12%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.19%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.12%)
				tir.LowerMatchBuffer: 22us [22us] (0.00%; 0.65%)
				tir.InjectSoftwarePipeline: 31us [31us] (0.00%; 0.93%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.13%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.11%)
				tir.BF16Legalize: 65us [4us] (0.00%; 1.94%)
					tir.BF16Promote: 37us [37us] (0.00%; 57.31%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 14.87%)
					tir.BF16TypeLowering: 14us [14us] (0.00%; 21.21%)
				tir.NarrowDataType: 111us [111us] (0.00%; 3.31%)
				tir.Simplify: 280us [280us] (0.00%; 8.32%)
				tir.LoopPartition: 23us [23us] (0.00%; 0.70%)
				tir.VectorizeLoop: 18us [18us] (0.00%; 0.54%)
				tir.InjectVirtualThread: 19us [19us] (0.00%; 0.56%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.22%)
				tir.StorageRewrite: 42us [42us] (0.00%; 1.24%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.20%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.26%)
				tir.RenormalizeSplitPattern: 102us [102us] (0.00%; 3.02%)
				tir.Simplify: 148us [148us] (0.00%; 4.40%)
				tir.RemoveNoOp: 19us [19us] (0.00%; 0.57%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.19%)
				tir.HoistIfThenElse: 187us [5us] (0.00%; 5.55%)
					tir.InsertHoistIfThenElse: 58us [58us] (0.00%; 31.15%)
					tir.Simplify: 109us [109us] (0.00%; 58.22%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 8.08%)
				tir.CommonSubexprElimTIR: 1007us [1007us] (0.00%; 29.90%)
			tir.BindParams: 16us [16us] (0.00%; 0.00%)
			sequential: 24038us [27us] (0.07%; 2.03%)
				tir.InjectPrefetch: 23us [23us] (0.00%; 0.10%)
				tir.TextureFlatten: 294us [294us] (0.00%; 1.22%)
				tir.StorageFlatten: 2168us [24us] (0.01%; 9.02%)
					tir.StorageFlatten_impl: 2144us [9us] (0.01%; 98.88%)
						tir.BufferShapeLegalize: 265us [265us] (0.00%; 12.34%)
						tir.BufferStrideLegalize: 267us [267us] (0.00%; 12.46%)
						tir.ThreadScopePropagate: 65us [65us] (0.00%; 3.05%)
						tir.BufferBindUnwrapper: 239us [239us] (0.00%; 11.13%)
						tir.ApplyLayoutTransforms: 5us [5us] (0.00%; 0.21%)
						tir.StorageFlattener: 1067us [1067us] (0.00%; 49.75%)
						tir.AssertSimplifier: 228us [228us] (0.00%; 10.64%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 10us [10us] (0.00%; 0.04%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 52us [52us] (0.00%; 0.21%)
				tir.InjectSoftwarePipeline: 62us [62us] (0.00%; 0.26%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 77us [4us] (0.00%; 0.32%)
					tir.BF16Promote: 26us [26us] (0.00%; 34.10%)
					tir.BF16CastElimination: 20us [20us] (0.00%; 25.45%)
					tir.BF16TypeLowering: 27us [27us] (0.00%; 35.10%)
				tir.NarrowDataType: 266us [266us] (0.00%; 1.11%)
				tir.Simplify: 1347us [1347us] (0.00%; 5.60%)
				tir.LoopPartition: 51us [51us] (0.00%; 0.21%)
				tir.VectorizeLoop: 52us [52us] (0.00%; 0.22%)
				tir.InjectVirtualThread: 286us [286us] (0.00%; 1.19%)
				tir.InjectDoubleBuffer: 11us [11us] (0.00%; 0.05%)
				tir.StorageRewrite: 270us [270us] (0.00%; 1.12%)
				tir.LowerVtcmAlloc: 18us [18us] (0.00%; 0.08%)
				tir.UnrollLoop: 354us [354us] (0.00%; 1.47%)
				tir.RenormalizeSplitPattern: 548us [548us] (0.00%; 2.28%)
				tir.Simplify: 1997us [1997us] (0.01%; 8.31%)
				tir.RemoveNoOp: 46us [46us] (0.00%; 0.19%)
				tir.RewriteUnsafeSelect: 69us [69us] (0.00%; 0.29%)
				tir.HoistIfThenElse: 2039us [5us] (0.01%; 8.48%)
					tir.InsertHoistIfThenElse: 354us [354us] (0.00%; 17.35%)
					tir.Simplify: 1640us [1640us] (0.00%; 80.45%)
					tir.RemoveNoOp: 40us [40us] (0.00%; 1.97%)
				tir.CommonSubexprElimTIR: 13936us [13936us] (0.04%; 57.98%)
			tir.BindParams: 22us [22us] (0.00%; 0.00%)
			sequential: 2773us [19us] (0.01%; 0.23%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.45%)
				tir.TextureFlatten: 193us [193us] (0.00%; 6.98%)
				tir.StorageFlatten: 941us [21us] (0.00%; 33.92%)
					tir.StorageFlatten_impl: 919us [8us] (0.00%; 97.74%)
						tir.BufferShapeLegalize: 127us [127us] (0.00%; 13.80%)
						tir.BufferStrideLegalize: 117us [117us] (0.00%; 12.78%)
						tir.ThreadScopePropagate: 14us [14us] (0.00%; 1.48%)
						tir.BufferBindUnwrapper: 116us [116us] (0.00%; 12.60%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.44%)
						tir.StorageFlattener: 423us [423us] (0.00%; 45.97%)
						tir.AssertSimplifier: 111us [111us] (0.00%; 12.08%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.19%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.20%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.22%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.15%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.65%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.94%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.15%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.15%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.49%)
					tir.BF16Promote: 14us [14us] (0.00%; 32.75%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 24.24%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.64%)
				tir.NarrowDataType: 110us [110us] (0.00%; 3.95%)
				tir.Simplify: 205us [205us] (0.00%; 7.41%)
				tir.LoopPartition: 18us [18us] (0.00%; 0.64%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.58%)
				tir.InjectVirtualThread: 14us [14us] (0.00%; 0.51%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.23%)
				tir.StorageRewrite: 34us [34us] (0.00%; 1.23%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.24%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.30%)
				tir.RenormalizeSplitPattern: 63us [63us] (0.00%; 2.29%)
				tir.Simplify: 80us [80us] (0.00%; 2.90%)
				tir.RemoveNoOp: 13us [13us] (0.00%; 0.47%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 119us [4us] (0.00%; 4.29%)
					tir.InsertHoistIfThenElse: 23us [23us] (0.00%; 19.44%)
					tir.Simplify: 80us [80us] (0.00%; 67.38%)
					tir.RemoveNoOp: 11us [11us] (0.00%; 9.60%)
				tir.CommonSubexprElimTIR: 781us [781us] (0.00%; 28.17%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 2810us [19us] (0.01%; 0.24%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.51%)
				tir.TextureFlatten: 147us [147us] (0.00%; 5.22%)
				tir.StorageFlatten: 963us [22us] (0.00%; 34.27%)
					tir.StorageFlatten_impl: 941us [8us] (0.00%; 97.75%)
						tir.BufferShapeLegalize: 130us [130us] (0.00%; 13.79%)
						tir.BufferStrideLegalize: 139us [139us] (0.00%; 14.73%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.40%)
						tir.BufferBindUnwrapper: 114us [114us] (0.00%; 12.14%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.42%)
						tir.StorageFlattener: 422us [422us] (0.00%; 44.84%)
						tir.AssertSimplifier: 112us [112us] (0.00%; 11.85%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.19%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.20%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.16%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.15%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.15%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.22%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.15%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.65%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.92%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.16%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.15%)
				tir.BF16Legalize: 43us [5us] (0.00%; 1.52%)
					tir.BF16Promote: 14us [14us] (0.00%; 32.90%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.37%)
					tir.BF16TypeLowering: 14us [14us] (0.00%; 32.50%)
				tir.NarrowDataType: 143us [143us] (0.00%; 5.09%)
				tir.Simplify: 218us [218us] (0.00%; 7.75%)
				tir.LoopPartition: 19us [19us] (0.00%; 0.68%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.59%)
				tir.InjectVirtualThread: 14us [14us] (0.00%; 0.52%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.23%)
				tir.StorageRewrite: 35us [35us] (0.00%; 1.25%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.22%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.29%)
				tir.RenormalizeSplitPattern: 64us [64us] (0.00%; 2.29%)
				tir.Simplify: 81us [81us] (0.00%; 2.89%)
				tir.RemoveNoOp: 14us [14us] (0.00%; 0.51%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 120us [4us] (0.00%; 4.28%)
					tir.InsertHoistIfThenElse: 24us [24us] (0.00%; 19.64%)
					tir.Simplify: 80us [80us] (0.00%; 66.76%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 10.02%)
				tir.CommonSubexprElimTIR: 784us [784us] (0.00%; 27.88%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 20769us [21us] (0.06%; 1.75%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.10%)
				tir.TextureFlatten: 52us [52us] (0.00%; 0.25%)
				tir.StorageFlatten: 789us [20us] (0.00%; 3.80%)
					tir.StorageFlatten_impl: 769us [7us] (0.00%; 97.45%)
						tir.BufferShapeLegalize: 74us [74us] (0.00%; 9.66%)
						tir.BufferStrideLegalize: 54us [54us] (0.00%; 7.04%)
						tir.ThreadScopePropagate: 33us [33us] (0.00%; 4.24%)
						tir.BufferBindUnwrapper: 51us [51us] (0.00%; 6.66%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.53%)
						tir.StorageFlattener: 518us [518us] (0.00%; 67.37%)
						tir.AssertSimplifier: 27us [27us] (0.00%; 3.55%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.04%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 33us [33us] (0.00%; 0.16%)
				tir.InjectSoftwarePipeline: 40us [40us] (0.00%; 0.19%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 52us [4us] (0.00%; 0.25%)
					tir.BF16Promote: 15us [15us] (0.00%; 28.47%)
					tir.BF16CastElimination: 13us [13us] (0.00%; 25.00%)
					tir.BF16TypeLowering: 20us [20us] (0.00%; 38.57%)
				tir.NarrowDataType: 216us [216us] (0.00%; 1.04%)
				tir.Simplify: 404us [404us] (0.00%; 1.95%)
				tir.LoopPartition: 36us [36us] (0.00%; 0.17%)
				tir.VectorizeLoop: 39us [39us] (0.00%; 0.19%)
				tir.InjectVirtualThread: 40us [40us] (0.00%; 0.19%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.04%)
				tir.StorageRewrite: 145us [145us] (0.00%; 0.70%)
				tir.LowerVtcmAlloc: 12us [12us] (0.00%; 0.06%)
				tir.UnrollLoop: 380us [380us] (0.00%; 1.83%)
				tir.RenormalizeSplitPattern: 258us [258us] (0.00%; 1.24%)
				tir.Simplify: 1284us [1284us] (0.00%; 6.18%)
				tir.RemoveNoOp: 44us [44us] (0.00%; 0.21%)
				tir.RewriteUnsafeSelect: 80us [80us] (0.00%; 0.38%)
				tir.HoistIfThenElse: 1091us [4us] (0.00%; 5.26%)
					tir.InsertHoistIfThenElse: 210us [210us] (0.00%; 19.25%)
					tir.Simplify: 818us [818us] (0.00%; 74.97%)
					tir.RemoveNoOp: 59us [59us] (0.00%; 5.38%)
				tir.CommonSubexprElimTIR: 15684us [15684us] (0.04%; 75.52%)
			tir.BindParams: 24us [24us] (0.00%; 0.00%)
			sequential: 20231us [22us] (0.06%; 1.71%)
				tir.InjectPrefetch: 24us [24us] (0.00%; 0.12%)
				tir.TextureFlatten: 192us [192us] (0.00%; 0.95%)
				tir.StorageFlatten: 1630us [22us] (0.00%; 8.06%)
					tir.StorageFlatten_impl: 1607us [9us] (0.00%; 98.62%)
						tir.BufferShapeLegalize: 198us [198us] (0.00%; 12.30%)
						tir.BufferStrideLegalize: 167us [167us] (0.00%; 10.39%)
						tir.ThreadScopePropagate: 43us [43us] (0.00%; 2.65%)
						tir.BufferBindUnwrapper: 165us [165us] (0.00%; 10.27%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.28%)
						tir.StorageFlattener: 850us [850us] (0.00%; 52.87%)
						tir.AssertSimplifier: 172us [172us] (0.00%; 10.71%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.03%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.03%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 10us [10us] (0.00%; 0.05%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 49us [49us] (0.00%; 0.24%)
				tir.InjectSoftwarePipeline: 58us [58us] (0.00%; 0.29%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 73us [4us] (0.00%; 0.36%)
					tir.BF16Promote: 24us [24us] (0.00%; 33.43%)
					tir.BF16CastElimination: 19us [19us] (0.00%; 25.68%)
					tir.BF16TypeLowering: 26us [26us] (0.00%; 35.23%)
				tir.NarrowDataType: 267us [267us] (0.00%; 1.32%)
				tir.Simplify: 955us [955us] (0.00%; 4.72%)
				tir.LoopPartition: 48us [48us] (0.00%; 0.24%)
				tir.VectorizeLoop: 50us [50us] (0.00%; 0.25%)
				tir.InjectVirtualThread: 136us [136us] (0.00%; 0.67%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.05%)
				tir.StorageRewrite: 152us [152us] (0.00%; 0.75%)
				tir.LowerVtcmAlloc: 17us [17us] (0.00%; 0.08%)
				tir.UnrollLoop: 284us [284us] (0.00%; 1.40%)
				tir.RenormalizeSplitPattern: 473us [473us] (0.00%; 2.34%)
				tir.Simplify: 1408us [1408us] (0.00%; 6.96%)
				tir.RemoveNoOp: 51us [51us] (0.00%; 0.25%)
				tir.RewriteUnsafeSelect: 59us [59us] (0.00%; 0.29%)
				tir.HoistIfThenElse: 1326us [4us] (0.00%; 6.56%)
					tir.InsertHoistIfThenElse: 261us [261us] (0.00%; 19.68%)
					tir.Simplify: 1022us [1022us] (0.00%; 77.06%)
					tir.RemoveNoOp: 39us [39us] (0.00%; 2.92%)
				tir.CommonSubexprElimTIR: 12902us [12902us] (0.04%; 63.77%)
			tir.BindParams: 19us [19us] (0.00%; 0.00%)
			sequential: 2913us [20us] (0.01%; 0.25%)
				tir.InjectPrefetch: 12us [12us] (0.00%; 0.41%)
				tir.TextureFlatten: 132us [132us] (0.00%; 4.54%)
				tir.StorageFlatten: 842us [22us] (0.00%; 28.89%)
					tir.StorageFlatten_impl: 820us [9us] (0.00%; 97.41%)
						tir.BufferShapeLegalize: 175us [175us] (0.00%; 21.38%)
						tir.BufferStrideLegalize: 115us [115us] (0.00%; 13.97%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.60%)
						tir.BufferBindUnwrapper: 132us [132us] (0.00%; 16.05%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.52%)
						tir.StorageFlattener: 277us [277us] (0.00%; 33.84%)
						tir.AssertSimplifier: 95us [95us] (0.00%; 11.60%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.19%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.19%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.14%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.13%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.22%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.64%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.88%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.16%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 40us [4us] (0.00%; 1.37%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.97%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.40%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.27%)
				tir.NarrowDataType: 105us [105us] (0.00%; 3.62%)
				tir.Simplify: 201us [201us] (0.00%; 6.91%)
				tir.LoopPartition: 20us [20us] (0.00%; 0.67%)
				tir.VectorizeLoop: 19us [19us] (0.00%; 0.65%)
				tir.InjectVirtualThread: 18us [18us] (0.00%; 0.62%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.22%)
				tir.StorageRewrite: 37us [37us] (0.00%; 1.27%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.24%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.31%)
				tir.RenormalizeSplitPattern: 84us [84us] (0.00%; 2.90%)
				tir.Simplify: 109us [109us] (0.00%; 3.76%)
				tir.RemoveNoOp: 17us [17us] (0.00%; 0.60%)
				tir.RewriteUnsafeSelect: 7us [7us] (0.00%; 0.24%)
				tir.HoistIfThenElse: 155us [5us] (0.00%; 5.32%)
					tir.InsertHoistIfThenElse: 29us [29us] (0.00%; 18.44%)
					tir.Simplify: 107us [107us] (0.00%; 68.70%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 9.95%)
				tir.CommonSubexprElimTIR: 985us [985us] (0.00%; 33.80%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			sequential: 9290us [23us] (0.03%; 0.78%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.22%)
				tir.TextureFlatten: 66us [66us] (0.00%; 0.71%)
				tir.StorageFlatten: 999us [21us] (0.00%; 10.75%)
					tir.StorageFlatten_impl: 978us [8us] (0.00%; 97.88%)
						tir.BufferShapeLegalize: 115us [115us] (0.00%; 11.77%)
						tir.BufferStrideLegalize: 68us [68us] (0.00%; 7.00%)
						tir.ThreadScopePropagate: 38us [38us] (0.00%; 3.90%)
						tir.BufferBindUnwrapper: 66us [66us] (0.00%; 6.78%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.36%)
						tir.StorageFlattener: 639us [639us] (0.00%; 65.39%)
						tir.AssertSimplifier: 39us [39us] (0.00%; 4.01%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.05%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.06%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.05%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.04%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.05%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.10%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.05%)
				tir.LowerMatchBuffer: 47us [47us] (0.00%; 0.50%)
				tir.InjectSoftwarePipeline: 54us [54us] (0.00%; 0.58%)
				tir.LowerOpaqueBlock: 5us [5us] (0.00%; 0.05%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.04%)
				tir.BF16Legalize: 64us [4us] (0.00%; 0.69%)
					tir.BF16Promote: 19us [19us] (0.00%; 28.89%)
					tir.BF16CastElimination: 17us [17us] (0.00%; 26.57%)
					tir.BF16TypeLowering: 24us [24us] (0.00%; 37.92%)
				tir.NarrowDataType: 245us [245us] (0.00%; 2.63%)
				tir.Simplify: 536us [536us] (0.00%; 5.77%)
				tir.LoopPartition: 46us [46us] (0.00%; 0.50%)
				tir.VectorizeLoop: 42us [42us] (0.00%; 0.45%)
				tir.InjectVirtualThread: 55us [55us] (0.00%; 0.59%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.09%)
				tir.StorageRewrite: 128us [128us] (0.00%; 1.38%)
				tir.LowerVtcmAlloc: 16us [16us] (0.00%; 0.17%)
				tir.UnrollLoop: 127us [127us] (0.00%; 1.37%)
				tir.RenormalizeSplitPattern: 246us [246us] (0.00%; 2.65%)
				tir.Simplify: 539us [539us] (0.00%; 5.80%)
				tir.RemoveNoOp: 43us [43us] (0.00%; 0.47%)
				tir.RewriteUnsafeSelect: 19us [19us] (0.00%; 0.21%)
				tir.HoistIfThenElse: 400us [4us] (0.00%; 4.30%)
					tir.InsertHoistIfThenElse: 69us [69us] (0.00%; 17.30%)
					tir.Simplify: 300us [300us] (0.00%; 75.03%)
					tir.RemoveNoOp: 27us [27us] (0.00%; 6.65%)
				tir.CommonSubexprElimTIR: 5522us [5522us] (0.02%; 59.44%)
			tir.BindParams: 14us [14us] (0.00%; 0.00%)
			sequential: 11194us [21us] (0.03%; 0.95%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.19%)
				tir.TextureFlatten: 68us [68us] (0.00%; 0.60%)
				tir.StorageFlatten: 1035us [20us] (0.00%; 9.25%)
					tir.StorageFlatten_impl: 1015us [8us] (0.00%; 98.03%)
						tir.BufferShapeLegalize: 96us [96us] (0.00%; 9.42%)
						tir.BufferStrideLegalize: 72us [72us] (0.00%; 7.08%)
						tir.ThreadScopePropagate: 40us [40us] (0.00%; 3.92%)
						tir.BufferBindUnwrapper: 70us [70us] (0.00%; 6.88%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.38%)
						tir.StorageFlattener: 688us [688us] (0.00%; 67.79%)
						tir.AssertSimplifier: 38us [38us] (0.00%; 3.78%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.04%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.05%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.04%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.03%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.04%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.08%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.04%)
				tir.LowerMatchBuffer: 51us [51us] (0.00%; 0.45%)
				tir.InjectSoftwarePipeline: 103us [103us] (0.00%; 0.92%)
				tir.LowerOpaqueBlock: 6us [6us] (0.00%; 0.06%)
				tir.FlattenBuffer: 7us [7us] (0.00%; 0.06%)
				tir.BF16Legalize: 99us [6us] (0.00%; 0.88%)
					tir.BF16Promote: 21us [21us] (0.00%; 21.67%)
					tir.BF16CastElimination: 18us [18us] (0.00%; 18.65%)
					tir.BF16TypeLowering: 53us [53us] (0.00%; 53.91%)
				tir.NarrowDataType: 259us [259us] (0.00%; 2.31%)
				tir.Simplify: 555us [555us] (0.00%; 4.96%)
				tir.LoopPartition: 48us [48us] (0.00%; 0.43%)
				tir.VectorizeLoop: 46us [46us] (0.00%; 0.41%)
				tir.InjectVirtualThread: 58us [58us] (0.00%; 0.52%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.08%)
				tir.StorageRewrite: 139us [139us] (0.00%; 1.24%)
				tir.LowerVtcmAlloc: 17us [17us] (0.00%; 0.15%)
				tir.UnrollLoop: 131us [131us] (0.00%; 1.17%)
				tir.RenormalizeSplitPattern: 249us [249us] (0.00%; 2.23%)
				tir.Simplify: 548us [548us] (0.00%; 4.90%)
				tir.RemoveNoOp: 43us [43us] (0.00%; 0.38%)
				tir.RewriteUnsafeSelect: 20us [20us] (0.00%; 0.18%)
				tir.HoistIfThenElse: 434us [4us] (0.00%; 3.88%)
					tir.InsertHoistIfThenElse: 91us [91us] (0.00%; 20.94%)
					tir.Simplify: 311us [311us] (0.00%; 71.80%)
					tir.RemoveNoOp: 27us [27us] (0.00%; 6.29%)
				tir.CommonSubexprElimTIR: 7192us [7192us] (0.02%; 64.25%)
			tir.BindParams: 16us [16us] (0.00%; 0.00%)
			sequential: 3378us [23us] (0.01%; 0.29%)
				tir.InjectPrefetch: 13us [13us] (0.00%; 0.39%)
				tir.TextureFlatten: 157us [157us] (0.00%; 4.64%)
				tir.StorageFlatten: 1040us [23us] (0.00%; 30.78%)
					tir.StorageFlatten_impl: 1017us [11us] (0.00%; 97.80%)
						tir.BufferShapeLegalize: 144us [144us] (0.00%; 14.12%)
						tir.BufferStrideLegalize: 190us [190us] (0.00%; 18.68%)
						tir.ThreadScopePropagate: 17us [17us] (0.00%; 1.68%)
						tir.BufferBindUnwrapper: 131us [131us] (0.00%; 12.88%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.41%)
						tir.StorageFlattener: 401us [401us] (0.00%; 39.48%)
						tir.AssertSimplifier: 118us [118us] (0.00%; 11.64%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.17%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.17%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.13%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.12%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.12%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.19%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.12%)
				tir.LowerMatchBuffer: 21us [21us] (0.00%; 0.61%)
				tir.InjectSoftwarePipeline: 27us [27us] (0.00%; 0.80%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.13%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.12%)
				tir.BF16Legalize: 42us [5us] (0.00%; 1.25%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.52%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.14%)
					tir.BF16TypeLowering: 14us [14us] (0.00%; 32.66%)
				tir.NarrowDataType: 114us [114us] (0.00%; 3.38%)
				tir.Simplify: 244us [244us] (0.00%; 7.22%)
				tir.LoopPartition: 22us [22us] (0.00%; 0.65%)
				tir.VectorizeLoop: 18us [18us] (0.00%; 0.53%)
				tir.InjectVirtualThread: 19us [19us] (0.00%; 0.56%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.21%)
				tir.StorageRewrite: 40us [40us] (0.00%; 1.18%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.22%)
				tir.UnrollLoop: 10us [10us] (0.00%; 0.29%)
				tir.RenormalizeSplitPattern: 93us [93us] (0.00%; 2.75%)
				tir.Simplify: 118us [118us] (0.00%; 3.50%)
				tir.RemoveNoOp: 20us [20us] (0.00%; 0.61%)
				tir.RewriteUnsafeSelect: 8us [8us] (0.00%; 0.24%)
				tir.HoistIfThenElse: 171us [4us] (0.00%; 5.07%)
					tir.InsertHoistIfThenElse: 32us [32us] (0.00%; 18.66%)
					tir.Simplify: 119us [119us] (0.00%; 69.70%)
					tir.RemoveNoOp: 16us [16us] (0.00%; 9.05%)
				tir.CommonSubexprElimTIR: 1120us [1120us] (0.00%; 33.17%)
			tir.BindParams: 10us [10us] (0.00%; 0.00%)
			sequential: 12273us [23us] (0.03%; 1.04%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.17%)
				tir.TextureFlatten: 68us [68us] (0.00%; 0.56%)
				tir.StorageFlatten: 1170us [21us] (0.00%; 9.53%)
					tir.StorageFlatten_impl: 1149us [8us] (0.00%; 98.23%)
						tir.BufferShapeLegalize: 117us [117us] (0.00%; 10.17%)
						tir.BufferStrideLegalize: 81us [81us] (0.00%; 7.03%)
						tir.ThreadScopePropagate: 59us [59us] (0.00%; 5.15%)
						tir.BufferBindUnwrapper: 122us [122us] (0.00%; 10.65%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.34%)
						tir.StorageFlattener: 718us [718us] (0.00%; 62.49%)
						tir.AssertSimplifier: 40us [40us] (0.00%; 3.47%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.04%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.04%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.03%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.03%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.03%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.07%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.03%)
				tir.LowerMatchBuffer: 48us [48us] (0.00%; 0.39%)
				tir.InjectSoftwarePipeline: 56us [56us] (0.00%; 0.45%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.04%)
				tir.FlattenBuffer: 38us [38us] (0.00%; 0.31%)
				tir.BF16Legalize: 66us [4us] (0.00%; 0.54%)
					tir.BF16Promote: 20us [20us] (0.00%; 29.85%)
					tir.BF16CastElimination: 18us [18us] (0.00%; 26.99%)
					tir.BF16TypeLowering: 24us [24us] (0.00%; 36.77%)
				tir.NarrowDataType: 274us [274us] (0.00%; 2.24%)
				tir.Simplify: 587us [587us] (0.00%; 4.79%)
				tir.LoopPartition: 48us [48us] (0.00%; 0.39%)
				tir.VectorizeLoop: 43us [43us] (0.00%; 0.35%)
				tir.InjectVirtualThread: 57us [57us] (0.00%; 0.46%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.07%)
				tir.StorageRewrite: 185us [185us] (0.00%; 1.51%)
				tir.LowerVtcmAlloc: 17us [17us] (0.00%; 0.14%)
				tir.UnrollLoop: 133us [133us] (0.00%; 1.08%)
				tir.RenormalizeSplitPattern: 272us [272us] (0.00%; 2.21%)
				tir.Simplify: 666us [666us] (0.00%; 5.43%)
				tir.RemoveNoOp: 59us [59us] (0.00%; 0.48%)
				tir.RewriteUnsafeSelect: 25us [25us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 707us [5us] (0.00%; 5.76%)
					tir.InsertHoistIfThenElse: 148us [148us] (0.00%; 20.91%)
					tir.Simplify: 501us [501us] (0.00%; 70.88%)
					tir.RemoveNoOp: 53us [53us] (0.00%; 7.54%)
				tir.CommonSubexprElimTIR: 7662us [7662us] (0.02%; 62.43%)
			tir.BindParams: 16us [16us] (0.00%; 0.00%)
			sequential: 3285us [128us] (0.01%; 0.28%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.42%)
				tir.TextureFlatten: 166us [166us] (0.00%; 5.04%)
				tir.StorageFlatten: 919us [24us] (0.00%; 27.98%)
					tir.StorageFlatten_impl: 895us [8us] (0.00%; 97.43%)
						tir.BufferShapeLegalize: 128us [128us] (0.00%; 14.33%)
						tir.BufferStrideLegalize: 120us [120us] (0.00%; 13.40%)
						tir.ThreadScopePropagate: 14us [14us] (0.00%; 1.52%)
						tir.BufferBindUnwrapper: 116us [116us] (0.00%; 12.94%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.44%)
						tir.StorageFlattener: 390us [390us] (0.00%; 43.58%)
						tir.AssertSimplifier: 115us [115us] (0.00%; 12.85%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.17%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.16%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.13%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.12%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.12%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.20%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.12%)
				tir.LowerMatchBuffer: 20us [20us] (0.00%; 0.61%)
				tir.InjectSoftwarePipeline: 27us [27us] (0.00%; 0.81%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.12%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.13%)
				tir.BF16Legalize: 43us [5us] (0.00%; 1.30%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.90%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.42%)
					tir.BF16TypeLowering: 14us [14us] (0.00%; 31.80%)
				tir.NarrowDataType: 111us [111us] (0.00%; 3.38%)
				tir.Simplify: 260us [260us] (0.00%; 7.93%)
				tir.LoopPartition: 24us [24us] (0.00%; 0.72%)
				tir.VectorizeLoop: 18us [18us] (0.00%; 0.56%)
				tir.InjectVirtualThread: 20us [20us] (0.00%; 0.59%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.19%)
				tir.StorageRewrite: 39us [39us] (0.00%; 1.18%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.21%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.28%)
				tir.RenormalizeSplitPattern: 92us [92us] (0.00%; 2.80%)
				tir.Simplify: 113us [113us] (0.00%; 3.44%)
				tir.RemoveNoOp: 17us [17us] (0.00%; 0.53%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.18%)
				tir.HoistIfThenElse: 158us [4us] (0.00%; 4.82%)
					tir.InsertHoistIfThenElse: 29us [29us] (0.00%; 18.13%)
					tir.Simplify: 110us [110us] (0.00%; 69.52%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 9.74%)
				tir.CommonSubexprElimTIR: 1047us [1047us] (0.00%; 31.86%)
			tir.BindParams: 9us [9us] (0.00%; 0.00%)
			sequential: 41084us [23us] (0.11%; 3.47%)
				tir.InjectPrefetch: 24us [24us] (0.00%; 0.06%)
				tir.TextureFlatten: 259us [259us] (0.00%; 0.63%)
				tir.StorageFlatten: 1895us [22us] (0.01%; 4.61%)
					tir.StorageFlatten_impl: 1873us [8us] (0.01%; 98.84%)
						tir.BufferShapeLegalize: 260us [260us] (0.00%; 13.88%)
						tir.BufferStrideLegalize: 232us [232us] (0.00%; 12.38%)
						tir.ThreadScopePropagate: 42us [42us] (0.00%; 2.22%)
						tir.BufferBindUnwrapper: 230us [230us] (0.00%; 12.29%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.21%)
						tir.StorageFlattener: 893us [893us] (0.00%; 47.66%)
						tir.AssertSimplifier: 204us [204us] (0.00%; 10.92%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.01%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.01%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.01%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.01%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.01%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.02%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.01%)
				tir.LowerMatchBuffer: 46us [46us] (0.00%; 0.11%)
				tir.InjectSoftwarePipeline: 57us [57us] (0.00%; 0.14%)
				tir.LowerOpaqueBlock: 18us [18us] (0.00%; 0.04%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.01%)
				tir.BF16Legalize: 142us [4us] (0.00%; 0.35%)
					tir.BF16Promote: 56us [56us] (0.00%; 39.62%)
					tir.BF16CastElimination: 21us [21us] (0.00%; 14.89%)
					tir.BF16TypeLowering: 60us [60us] (0.00%; 42.35%)
				tir.NarrowDataType: 280us [280us] (0.00%; 0.68%)
				tir.Simplify: 1302us [1302us] (0.00%; 3.17%)
				tir.LoopPartition: 50us [50us] (0.00%; 0.12%)
				tir.VectorizeLoop: 51us [51us] (0.00%; 0.12%)
				tir.InjectVirtualThread: 228us [228us] (0.00%; 0.55%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.02%)
				tir.StorageRewrite: 203us [203us] (0.00%; 0.49%)
				tir.LowerVtcmAlloc: 17us [17us] (0.00%; 0.04%)
				tir.UnrollLoop: 635us [635us] (0.00%; 1.55%)
				tir.RenormalizeSplitPattern: 638us [638us] (0.00%; 1.55%)
				tir.Simplify: 3107us [3107us] (0.01%; 7.56%)
				tir.RemoveNoOp: 51us [51us] (0.00%; 0.12%)
				tir.RewriteUnsafeSelect: 135us [135us] (0.00%; 0.33%)
				tir.HoistIfThenElse: 2899us [6us] (0.01%; 7.06%)
					tir.InsertHoistIfThenElse: 566us [566us] (0.00%; 19.54%)
					tir.Simplify: 2281us [2281us] (0.01%; 78.70%)
					tir.RemoveNoOp: 45us [45us] (0.00%; 1.56%)
				tir.CommonSubexprElimTIR: 28975us [28975us] (0.08%; 70.52%)
			tir.BindParams: 37us [37us] (0.00%; 0.00%)
			sequential: 2422us [46us] (0.01%; 0.20%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.57%)
				tir.TextureFlatten: 154us [154us] (0.00%; 6.37%)
				tir.StorageFlatten: 765us [33us] (0.00%; 31.59%)
					tir.StorageFlatten_impl: 732us [10us] (0.00%; 95.73%)
						tir.BufferShapeLegalize: 128us [128us] (0.00%; 17.46%)
						tir.BufferStrideLegalize: 97us [97us] (0.00%; 13.22%)
						tir.ThreadScopePropagate: 12us [12us] (0.00%; 1.69%)
						tir.BufferBindUnwrapper: 94us [94us] (0.00%; 12.81%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.52%)
						tir.StorageFlattener: 294us [294us] (0.00%; 40.11%)
						tir.AssertSimplifier: 94us [94us] (0.00%; 12.88%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.23%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.22%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.19%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.18%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.17%)
				tir.ManifestSharedMemoryLocalStage: 7us [7us] (0.00%; 0.29%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.17%)
				tir.LowerMatchBuffer: 19us [19us] (0.00%; 0.79%)
				tir.InjectSoftwarePipeline: 25us [25us] (0.00%; 1.05%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.16%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.17%)
				tir.BF16Legalize: 40us [5us] (0.00%; 1.64%)
					tir.BF16Promote: 13us [13us] (0.00%; 33.26%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 22.54%)
					tir.BF16TypeLowering: 12us [12us] (0.00%; 31.34%)
				tir.NarrowDataType: 104us [104us] (0.00%; 4.29%)
				tir.Simplify: 216us [216us] (0.00%; 8.93%)
				tir.LoopPartition: 45us [45us] (0.00%; 1.85%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.67%)
				tir.InjectVirtualThread: 16us [16us] (0.00%; 0.66%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.26%)
				tir.StorageRewrite: 34us [34us] (0.00%; 1.41%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.25%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.35%)
				tir.RenormalizeSplitPattern: 80us [80us] (0.00%; 3.30%)
				tir.Simplify: 94us [94us] (0.00%; 3.86%)
				tir.RemoveNoOp: 17us [17us] (0.00%; 0.70%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.23%)
				tir.HoistIfThenElse: 138us [4us] (0.00%; 5.69%)
					tir.InsertHoistIfThenElse: 26us [26us] (0.00%; 19.04%)
					tir.Simplify: 93us [93us] (0.00%; 67.32%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 10.68%)
				tir.CommonSubexprElimTIR: 530us [530us] (0.00%; 21.87%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 2946us [41us] (0.01%; 0.25%)
				tir.InjectPrefetch: 15us [15us] (0.00%; 0.52%)
				tir.TextureFlatten: 178us [178us] (0.00%; 6.03%)
				tir.StorageFlatten: 1028us [23us] (0.00%; 34.88%)
					tir.StorageFlatten_impl: 1005us [8us] (0.00%; 97.80%)
						tir.BufferShapeLegalize: 126us [126us] (0.00%; 12.53%)
						tir.BufferStrideLegalize: 118us [118us] (0.00%; 11.76%)
						tir.ThreadScopePropagate: 14us [14us] (0.00%; 1.35%)
						tir.BufferBindUnwrapper: 115us [115us] (0.00%; 11.47%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.42%)
						tir.StorageFlattener: 503us [503us] (0.00%; 50.01%)
						tir.AssertSimplifier: 117us [117us] (0.00%; 11.67%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.19%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.19%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.22%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.15%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.61%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.89%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.14%)
				tir.BF16Legalize: 42us [4us] (0.00%; 1.42%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.28%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.96%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.21%)
				tir.NarrowDataType: 110us [110us] (0.00%; 3.75%)
				tir.Simplify: 225us [225us] (0.00%; 7.62%)
				tir.LoopPartition: 24us [24us] (0.00%; 0.81%)
				tir.VectorizeLoop: 17us [17us] (0.00%; 0.57%)
				tir.InjectVirtualThread: 34us [34us] (0.00%; 1.16%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.23%)
				tir.StorageRewrite: 35us [35us] (0.00%; 1.20%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.21%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.29%)
				tir.RenormalizeSplitPattern: 66us [66us] (0.00%; 2.23%)
				tir.Simplify: 81us [81us] (0.00%; 2.76%)
				tir.RemoveNoOp: 14us [14us] (0.00%; 0.47%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 123us [4us] (0.00%; 4.17%)
					tir.InsertHoistIfThenElse: 24us [24us] (0.00%; 19.57%)
					tir.Simplify: 83us [83us] (0.00%; 67.41%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 9.47%)
				tir.CommonSubexprElimTIR: 800us [800us] (0.00%; 27.14%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 23425us [25us] (0.06%; 1.98%)
				tir.InjectPrefetch: 23us [23us] (0.00%; 0.10%)
				tir.TextureFlatten: 63us [63us] (0.00%; 0.27%)
				tir.StorageFlatten: 1133us [23us] (0.00%; 4.84%)
					tir.StorageFlatten_impl: 1110us [9us] (0.00%; 98.00%)
						tir.BufferShapeLegalize: 90us [90us] (0.00%; 8.14%)
						tir.BufferStrideLegalize: 63us [63us] (0.00%; 5.71%)
						tir.ThreadScopePropagate: 55us [55us] (0.00%; 5.00%)
						tir.BufferBindUnwrapper: 81us [81us] (0.00%; 7.28%)
						tir.ApplyLayoutTransforms: 7us [7us] (0.00%; 0.65%)
						tir.StorageFlattener: 766us [766us] (0.00%; 68.97%)
						tir.AssertSimplifier: 38us [38us] (0.00%; 3.44%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.02%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 10us [10us] (0.00%; 0.04%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 64us [64us] (0.00%; 0.27%)
				tir.InjectSoftwarePipeline: 76us [76us] (0.00%; 0.33%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 60us [4us] (0.00%; 0.26%)
					tir.BF16Promote: 18us [18us] (0.00%; 29.06%)
					tir.BF16CastElimination: 16us [16us] (0.00%; 26.15%)
					tir.BF16TypeLowering: 23us [23us] (0.00%; 37.94%)
				tir.NarrowDataType: 263us [263us] (0.00%; 1.12%)
				tir.Simplify: 520us [520us] (0.00%; 2.22%)
				tir.LoopPartition: 46us [46us] (0.00%; 0.20%)
				tir.VectorizeLoop: 42us [42us] (0.00%; 0.18%)
				tir.InjectVirtualThread: 51us [51us] (0.00%; 0.22%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.04%)
				tir.StorageRewrite: 131us [131us] (0.00%; 0.56%)
				tir.LowerVtcmAlloc: 15us [15us] (0.00%; 0.06%)
				tir.UnrollLoop: 565us [565us] (0.00%; 2.41%)
				tir.RenormalizeSplitPattern: 332us [332us] (0.00%; 1.42%)
				tir.Simplify: 1444us [1444us] (0.00%; 6.16%)
				tir.RemoveNoOp: 53us [53us] (0.00%; 0.23%)
				tir.RewriteUnsafeSelect: 81us [81us] (0.00%; 0.35%)
				tir.HoistIfThenElse: 1151us [5us] (0.00%; 4.91%)
					tir.InsertHoistIfThenElse: 216us [216us] (0.00%; 18.78%)
					tir.Simplify: 894us [894us] (0.00%; 77.65%)
					tir.RemoveNoOp: 36us [36us] (0.00%; 3.12%)
				tir.CommonSubexprElimTIR: 17232us [17232us] (0.05%; 73.56%)
			tir.BindParams: 27us [27us] (0.00%; 0.00%)
			sequential: 14551us [53us] (0.04%; 1.23%)
				tir.InjectPrefetch: 26us [26us] (0.00%; 0.18%)
				tir.TextureFlatten: 235us [235us] (0.00%; 1.61%)
				tir.StorageFlatten: 1617us [24us] (0.00%; 11.11%)
					tir.StorageFlatten_impl: 1593us [8us] (0.00%; 98.51%)
						tir.BufferShapeLegalize: 228us [228us] (0.00%; 14.29%)
						tir.BufferStrideLegalize: 167us [167us] (0.00%; 10.48%)
						tir.ThreadScopePropagate: 42us [42us] (0.00%; 2.64%)
						tir.BufferBindUnwrapper: 161us [161us] (0.00%; 10.08%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.25%)
						tir.StorageFlattener: 846us [846us] (0.00%; 53.11%)
						tir.AssertSimplifier: 138us [138us] (0.00%; 8.64%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.04%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.03%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.03%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.03%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.03%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.06%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.03%)
				tir.LowerMatchBuffer: 47us [47us] (0.00%; 0.32%)
				tir.InjectSoftwarePipeline: 57us [57us] (0.00%; 0.39%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.03%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.03%)
				tir.BF16Legalize: 73us [4us] (0.00%; 0.50%)
					tir.BF16Promote: 25us [25us] (0.00%; 34.29%)
					tir.BF16CastElimination: 19us [19us] (0.00%; 25.73%)
					tir.BF16TypeLowering: 25us [25us] (0.00%; 34.42%)
				tir.NarrowDataType: 249us [249us] (0.00%; 1.71%)
				tir.Simplify: 852us [852us] (0.00%; 5.86%)
				tir.LoopPartition: 48us [48us] (0.00%; 0.33%)
				tir.VectorizeLoop: 50us [50us] (0.00%; 0.35%)
				tir.InjectVirtualThread: 132us [132us] (0.00%; 0.91%)
				tir.InjectDoubleBuffer: 10us [10us] (0.00%; 0.07%)
				tir.StorageRewrite: 144us [144us] (0.00%; 0.99%)
				tir.LowerVtcmAlloc: 16us [16us] (0.00%; 0.11%)
				tir.UnrollLoop: 145us [145us] (0.00%; 1.00%)
				tir.RenormalizeSplitPattern: 396us [396us] (0.00%; 2.72%)
				tir.Simplify: 959us [959us] (0.00%; 6.59%)
				tir.RemoveNoOp: 62us [62us] (0.00%; 0.42%)
				tir.RewriteUnsafeSelect: 34us [34us] (0.00%; 0.24%)
				tir.HoistIfThenElse: 1100us [5us] (0.00%; 7.56%)
					tir.InsertHoistIfThenElse: 233us [233us] (0.00%; 21.20%)
					tir.Simplify: 825us [825us] (0.00%; 75.04%)
					tir.RemoveNoOp: 36us [36us] (0.00%; 3.27%)
				tir.CommonSubexprElimTIR: 8201us [8201us] (0.02%; 56.36%)
			tir.BindParams: 23us [23us] (0.00%; 0.00%)
			sequential: 4294us [50us] (0.01%; 0.36%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.49%)
				tir.TextureFlatten: 256us [256us] (0.00%; 5.97%)
				tir.StorageFlatten: 1756us [42us] (0.00%; 40.89%)
					tir.StorageFlatten_impl: 1714us [17us] (0.00%; 97.59%)
						tir.BufferShapeLegalize: 227us [227us] (0.00%; 13.24%)
						tir.BufferStrideLegalize: 216us [216us] (0.00%; 12.60%)
						tir.ThreadScopePropagate: 21us [21us] (0.00%; 1.23%)
						tir.BufferBindUnwrapper: 192us [192us] (0.00%; 11.23%)
						tir.ApplyLayoutTransforms: 8us [8us] (0.00%; 0.45%)
						tir.StorageFlattener: 750us [750us] (0.00%; 43.79%)
						tir.AssertSimplifier: 282us [282us] (0.00%; 16.45%)
				tir.LowerCrossThreadReduction: 13us [13us] (0.00%; 0.31%)
				tir.LowerInitBlock: 20us [20us] (0.00%; 0.47%)
				tir.PlanAndUpdateBufferAllocationLocation: 7us [7us] (0.00%; 0.16%)
				tir.ConvertBlocksToOpaque: 7us [7us] (0.00%; 0.15%)
				tir.UnifyThreadBinding: 7us [7us] (0.00%; 0.16%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.22%)
				tir.CompactBufferAllocation: 7us [7us] (0.00%; 0.15%)
				tir.LowerMatchBuffer: 41us [41us] (0.00%; 0.96%)
				tir.InjectSoftwarePipeline: 48us [48us] (0.00%; 1.12%)
				tir.LowerOpaqueBlock: 7us [7us] (0.00%; 0.16%)
				tir.FlattenBuffer: 16us [16us] (0.00%; 0.37%)
				tir.BF16Legalize: 61us [7us] (0.00%; 1.43%)
					tir.BF16Promote: 21us [21us] (0.00%; 33.83%)
					tir.BF16CastElimination: 14us [14us] (0.00%; 22.60%)
					tir.BF16TypeLowering: 20us [20us] (0.00%; 31.87%)
				tir.NarrowDataType: 174us [174us] (0.00%; 4.05%)
				tir.Simplify: 476us [476us] (0.00%; 11.09%)
				tir.LoopPartition: 29us [29us] (0.00%; 0.67%)
				tir.VectorizeLoop: 20us [20us] (0.00%; 0.46%)
				tir.InjectVirtualThread: 20us [20us] (0.00%; 0.47%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.15%)
				tir.StorageRewrite: 38us [38us] (0.00%; 0.89%)
				tir.LowerVtcmAlloc: 6us [6us] (0.00%; 0.14%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.20%)
				tir.RenormalizeSplitPattern: 93us [93us] (0.00%; 2.17%)
				tir.Simplify: 109us [109us] (0.00%; 2.53%)
				tir.RemoveNoOp: 18us [18us] (0.00%; 0.43%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.13%)
				tir.HoistIfThenElse: 179us [5us] (0.00%; 4.16%)
					tir.InsertHoistIfThenElse: 28us [28us] (0.00%; 15.39%)
					tir.Simplify: 131us [131us] (0.00%; 73.28%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 8.63%)
				tir.CommonSubexprElimTIR: 784us [784us] (0.00%; 18.26%)
			tir.BindParams: 39us [39us] (0.00%; 0.00%)
			sequential: 6831us [25us] (0.02%; 0.58%)
				tir.InjectPrefetch: 21us [21us] (0.00%; 0.30%)
				tir.TextureFlatten: 50us [50us] (0.00%; 0.74%)
				tir.StorageFlatten: 777us [22us] (0.00%; 11.37%)
					tir.StorageFlatten_impl: 755us [9us] (0.00%; 97.20%)
						tir.BufferShapeLegalize: 74us [74us] (0.00%; 9.79%)
						tir.BufferStrideLegalize: 86us [86us] (0.00%; 11.39%)
						tir.ThreadScopePropagate: 31us [31us] (0.00%; 4.17%)
						tir.BufferBindUnwrapper: 64us [64us] (0.00%; 8.48%)
						tir.ApplyLayoutTransforms: 7us [7us] (0.00%; 0.90%)
						tir.StorageFlattener: 455us [455us] (0.00%; 60.26%)
						tir.AssertSimplifier: 29us [29us] (0.00%; 3.86%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.08%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.07%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.06%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.06%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.06%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.12%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.06%)
				tir.LowerMatchBuffer: 32us [32us] (0.00%; 0.47%)
				tir.InjectSoftwarePipeline: 39us [39us] (0.00%; 0.57%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.07%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.06%)
				tir.BF16Legalize: 51us [4us] (0.00%; 0.74%)
					tir.BF16Promote: 14us [14us] (0.00%; 28.25%)
					tir.BF16CastElimination: 12us [12us] (0.00%; 24.36%)
					tir.BF16TypeLowering: 20us [20us] (0.00%; 38.93%)
				tir.NarrowDataType: 157us [157us] (0.00%; 2.30%)
				tir.Simplify: 369us [369us] (0.00%; 5.40%)
				tir.LoopPartition: 38us [38us] (0.00%; 0.56%)
				tir.VectorizeLoop: 40us [40us] (0.00%; 0.58%)
				tir.InjectVirtualThread: 35us [35us] (0.00%; 0.51%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.13%)
				tir.StorageRewrite: 120us [120us] (0.00%; 1.75%)
				tir.LowerVtcmAlloc: 12us [12us] (0.00%; 0.18%)
				tir.UnrollLoop: 115us [115us] (0.00%; 1.68%)
				tir.RenormalizeSplitPattern: 148us [148us] (0.00%; 2.17%)
				tir.Simplify: 440us [440us] (0.00%; 6.44%)
				tir.RemoveNoOp: 34us [34us] (0.00%; 0.50%)
				tir.RewriteUnsafeSelect: 33us [33us] (0.00%; 0.48%)
				tir.HoistIfThenElse: 401us [5us] (0.00%; 5.87%)
					tir.InsertHoistIfThenElse: 70us [70us] (0.00%; 17.57%)
					tir.Simplify: 306us [306us] (0.00%; 76.32%)
					tir.RemoveNoOp: 20us [20us] (0.00%; 4.91%)
				tir.CommonSubexprElimTIR: 3843us [3843us] (0.01%; 56.26%)
			tir.BindParams: 16us [16us] (0.00%; 0.00%)
			sequential: 8091us [22us] (0.02%; 0.68%)
				tir.InjectPrefetch: 22us [22us] (0.00%; 0.27%)
				tir.TextureFlatten: 55us [55us] (0.00%; 0.68%)
				tir.StorageFlatten: 848us [22us] (0.00%; 10.48%)
					tir.StorageFlatten_impl: 826us [8us] (0.00%; 97.42%)
						tir.BufferShapeLegalize: 84us [84us] (0.00%; 10.22%)
						tir.BufferStrideLegalize: 57us [57us] (0.00%; 6.92%)
						tir.ThreadScopePropagate: 35us [35us] (0.00%; 4.22%)
						tir.BufferBindUnwrapper: 52us [52us] (0.00%; 6.34%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.48%)
						tir.StorageFlattener: 558us [558us] (0.00%; 67.51%)
						tir.AssertSimplifier: 28us [28us] (0.00%; 3.36%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.06%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.06%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.05%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.05%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.05%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.11%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.05%)
				tir.LowerMatchBuffer: 34us [34us] (0.00%; 0.42%)
				tir.InjectSoftwarePipeline: 43us [43us] (0.00%; 0.53%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.05%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.05%)
				tir.BF16Legalize: 56us [4us] (0.00%; 0.69%)
					tir.BF16Promote: 16us [16us] (0.00%; 27.76%)
					tir.BF16CastElimination: 14us [14us] (0.00%; 24.29%)
					tir.BF16TypeLowering: 23us [23us] (0.00%; 40.41%)
				tir.NarrowDataType: 176us [176us] (0.00%; 2.17%)
				tir.Simplify: 389us [389us] (0.00%; 4.81%)
				tir.LoopPartition: 37us [37us] (0.00%; 0.45%)
				tir.VectorizeLoop: 42us [42us] (0.00%; 0.51%)
				tir.InjectVirtualThread: 39us [39us] (0.00%; 0.48%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.10%)
				tir.StorageRewrite: 119us [119us] (0.00%; 1.47%)
				tir.LowerVtcmAlloc: 14us [14us] (0.00%; 0.17%)
				tir.UnrollLoop: 174us [174us] (0.00%; 2.15%)
				tir.RenormalizeSplitPattern: 174us [174us] (0.00%; 2.15%)
				tir.Simplify: 442us [442us] (0.00%; 5.47%)
				tir.RemoveNoOp: 32us [32us] (0.00%; 0.40%)
				tir.RewriteUnsafeSelect: 26us [26us] (0.00%; 0.32%)
				tir.HoistIfThenElse: 420us [5us] (0.00%; 5.19%)
					tir.InsertHoistIfThenElse: 80us [80us] (0.00%; 19.11%)
					tir.Simplify: 311us [311us] (0.00%; 74.05%)
					tir.RemoveNoOp: 23us [23us] (0.00%; 5.58%)
				tir.CommonSubexprElimTIR: 4877us [4877us] (0.01%; 60.28%)
			tir.BindParams: 17us [17us] (0.00%; 0.00%)
			sequential: 3003us [45us] (0.01%; 0.25%)
				tir.InjectPrefetch: 46us [46us] (0.00%; 1.54%)
				tir.TextureFlatten: 174us [174us] (0.00%; 5.81%)
				tir.StorageFlatten: 1103us [53us] (0.00%; 36.74%)
					tir.StorageFlatten_impl: 1051us [8us] (0.00%; 95.24%)
						tir.BufferShapeLegalize: 150us [150us] (0.00%; 14.32%)
						tir.BufferStrideLegalize: 140us [140us] (0.00%; 13.29%)
						tir.ThreadScopePropagate: 15us [15us] (0.00%; 1.38%)
						tir.BufferBindUnwrapper: 143us [143us] (0.00%; 13.63%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.40%)
						tir.StorageFlattener: 467us [467us] (0.00%; 44.40%)
						tir.AssertSimplifier: 124us [124us] (0.00%; 11.80%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.18%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.18%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.15%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.14%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.21%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.15%)
				tir.LowerMatchBuffer: 18us [18us] (0.00%; 0.61%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.86%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.13%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.35%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.45%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 23.68%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.30%)
				tir.NarrowDataType: 111us [111us] (0.00%; 3.69%)
				tir.Simplify: 208us [208us] (0.00%; 6.92%)
				tir.LoopPartition: 18us [18us] (0.00%; 0.60%)
				tir.VectorizeLoop: 16us [16us] (0.00%; 0.54%)
				tir.InjectVirtualThread: 14us [14us] (0.00%; 0.47%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.20%)
				tir.StorageRewrite: 34us [34us] (0.00%; 1.12%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.22%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.28%)
				tir.RenormalizeSplitPattern: 63us [63us] (0.00%; 2.11%)
				tir.Simplify: 81us [81us] (0.00%; 2.71%)
				tir.RemoveNoOp: 14us [14us] (0.00%; 0.45%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 118us [5us] (0.00%; 3.92%)
					tir.InsertHoistIfThenElse: 22us [22us] (0.00%; 18.64%)
					tir.Simplify: 80us [80us] (0.00%; 67.97%)
					tir.RemoveNoOp: 11us [11us] (0.00%; 9.56%)
				tir.CommonSubexprElimTIR: 804us [804us] (0.00%; 26.77%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 7832us [22us] (0.02%; 0.66%)
				tir.InjectPrefetch: 19us [19us] (0.00%; 0.25%)
				tir.TextureFlatten: 51us [51us] (0.00%; 0.66%)
				tir.StorageFlatten: 873us [21us] (0.00%; 11.14%)
					tir.StorageFlatten_impl: 851us [33us] (0.00%; 97.57%)
						tir.BufferShapeLegalize: 77us [77us] (0.00%; 9.09%)
						tir.BufferStrideLegalize: 55us [55us] (0.00%; 6.45%)
						tir.ThreadScopePropagate: 32us [32us] (0.00%; 3.78%)
						tir.BufferBindUnwrapper: 51us [51us] (0.00%; 5.93%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.45%)
						tir.StorageFlattener: 566us [566us] (0.00%; 66.49%)
						tir.AssertSimplifier: 33us [33us] (0.00%; 3.88%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.07%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.07%)
				tir.PlanAndUpdateBufferAllocationLocation: 5us [5us] (0.00%; 0.06%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.05%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.05%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.11%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.06%)
				tir.LowerMatchBuffer: 32us [32us] (0.00%; 0.41%)
				tir.InjectSoftwarePipeline: 41us [41us] (0.00%; 0.52%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.05%)
				tir.FlattenBuffer: 5us [5us] (0.00%; 0.06%)
				tir.BF16Legalize: 51us [4us] (0.00%; 0.65%)
					tir.BF16Promote: 14us [14us] (0.00%; 27.90%)
					tir.BF16CastElimination: 13us [13us] (0.00%; 25.10%)
					tir.BF16TypeLowering: 20us [20us] (0.00%; 38.30%)
				tir.NarrowDataType: 169us [169us] (0.00%; 2.15%)
				tir.Simplify: 377us [377us] (0.00%; 4.82%)
				tir.LoopPartition: 35us [35us] (0.00%; 0.44%)
				tir.VectorizeLoop: 66us [66us] (0.00%; 0.85%)
				tir.InjectVirtualThread: 63us [63us] (0.00%; 0.81%)
				tir.InjectDoubleBuffer: 8us [8us] (0.00%; 0.10%)
				tir.StorageRewrite: 111us [111us] (0.00%; 1.42%)
				tir.LowerVtcmAlloc: 12us [12us] (0.00%; 0.15%)
				tir.UnrollLoop: 118us [118us] (0.00%; 1.51%)
				tir.RenormalizeSplitPattern: 163us [163us] (0.00%; 2.09%)
				tir.Simplify: 442us [442us] (0.00%; 5.65%)
				tir.RemoveNoOp: 31us [31us] (0.00%; 0.40%)
				tir.RewriteUnsafeSelect: 25us [25us] (0.00%; 0.32%)
				tir.HoistIfThenElse: 392us [4us] (0.00%; 5.00%)
					tir.InsertHoistIfThenElse: 76us [76us] (0.00%; 19.27%)
					tir.Simplify: 290us [290us] (0.00%; 74.10%)
					tir.RemoveNoOp: 22us [22us] (0.00%; 5.51%)
				tir.CommonSubexprElimTIR: 4683us [4683us] (0.01%; 59.80%)
			tir.BindParams: 21us [21us] (0.00%; 0.00%)
			sequential: 3034us [22us] (0.01%; 0.26%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.47%)
				tir.TextureFlatten: 158us [158us] (0.00%; 5.21%)
				tir.StorageFlatten: 854us [22us] (0.00%; 28.15%)
					tir.StorageFlatten_impl: 832us [8us] (0.00%; 97.48%)
						tir.BufferShapeLegalize: 115us [115us] (0.00%; 13.81%)
						tir.BufferStrideLegalize: 117us [117us] (0.00%; 14.06%)
						tir.ThreadScopePropagate: 14us [14us] (0.00%; 1.66%)
						tir.BufferBindUnwrapper: 103us [103us] (0.00%; 12.40%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.51%)
						tir.StorageFlattener: 368us [368us] (0.00%; 44.18%)
						tir.AssertSimplifier: 103us [103us] (0.00%; 12.39%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.18%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.18%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.13%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.14%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.13%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.21%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.14%)
				tir.LowerMatchBuffer: 20us [20us] (0.00%; 0.65%)
				tir.InjectSoftwarePipeline: 26us [26us] (0.00%; 0.86%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.14%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.13%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.35%)
					tir.BF16Promote: 14us [14us] (0.00%; 33.76%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 22.66%)
					tir.BF16TypeLowering: 13us [13us] (0.00%; 32.70%)
				tir.NarrowDataType: 110us [110us] (0.00%; 3.62%)
				tir.Simplify: 225us [225us] (0.00%; 7.42%)
				tir.LoopPartition: 21us [21us] (0.00%; 0.70%)
				tir.VectorizeLoop: 18us [18us] (0.00%; 0.61%)
				tir.InjectVirtualThread: 18us [18us] (0.00%; 0.58%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.22%)
				tir.StorageRewrite: 36us [36us] (0.00%; 1.19%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.22%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.30%)
				tir.RenormalizeSplitPattern: 86us [86us] (0.00%; 2.83%)
				tir.Simplify: 102us [102us] (0.00%; 3.37%)
				tir.RemoveNoOp: 18us [18us] (0.00%; 0.58%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.20%)
				tir.HoistIfThenElse: 150us [4us] (0.00%; 4.94%)
					tir.InsertHoistIfThenElse: 28us [28us] (0.00%; 18.46%)
					tir.Simplify: 102us [102us] (0.00%; 68.29%)
					tir.RemoveNoOp: 15us [15us] (0.00%; 10.30%)
				tir.CommonSubexprElimTIR: 1045us [1045us] (0.00%; 34.43%)
			tir.BindParams: 12us [12us] (0.00%; 0.00%)
			sequential: 22466us [26us] (0.06%; 1.90%)
				tir.InjectPrefetch: 24us [24us] (0.00%; 0.11%)
				tir.TextureFlatten: 386us [386us] (0.00%; 1.72%)
				tir.StorageFlatten: 2453us [26us] (0.01%; 10.92%)
					tir.StorageFlatten_impl: 2427us [10us] (0.01%; 98.94%)
						tir.BufferShapeLegalize: 264us [264us] (0.00%; 10.90%)
						tir.BufferStrideLegalize: 319us [319us] (0.00%; 13.15%)
						tir.ThreadScopePropagate: 70us [70us] (0.00%; 2.88%)
						tir.BufferBindUnwrapper: 477us [477us] (0.00%; 19.67%)
						tir.ApplyLayoutTransforms: 6us [6us] (0.00%; 0.26%)
						tir.StorageFlattener: 1017us [1017us] (0.00%; 41.92%)
						tir.AssertSimplifier: 262us [262us] (0.00%; 10.79%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.03%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.02%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.02%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.02%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.02%)
				tir.ManifestSharedMemoryLocalStage: 9us [9us] (0.00%; 0.04%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.02%)
				tir.LowerMatchBuffer: 43us [43us] (0.00%; 0.19%)
				tir.InjectSoftwarePipeline: 56us [56us] (0.00%; 0.25%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.02%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.02%)
				tir.BF16Legalize: 71us [4us] (0.00%; 0.32%)
					tir.BF16Promote: 24us [24us] (0.00%; 34.13%)
					tir.BF16CastElimination: 18us [18us] (0.00%; 25.18%)
					tir.BF16TypeLowering: 25us [25us] (0.00%; 34.65%)
				tir.NarrowDataType: 237us [237us] (0.00%; 1.06%)
				tir.Simplify: 1107us [1107us] (0.00%; 4.93%)
				tir.LoopPartition: 45us [45us] (0.00%; 0.20%)
				tir.VectorizeLoop: 47us [47us] (0.00%; 0.21%)
				tir.InjectVirtualThread: 200us [200us] (0.00%; 0.89%)
				tir.InjectDoubleBuffer: 9us [9us] (0.00%; 0.04%)
				tir.StorageRewrite: 142us [142us] (0.00%; 0.63%)
				tir.LowerVtcmAlloc: 16us [16us] (0.00%; 0.07%)
				tir.UnrollLoop: 318us [318us] (0.00%; 1.42%)
				tir.RenormalizeSplitPattern: 511us [511us] (0.00%; 2.28%)
				tir.Simplify: 1840us [1840us] (0.01%; 8.19%)
				tir.RemoveNoOp: 42us [42us] (0.00%; 0.19%)
				tir.RewriteUnsafeSelect: 63us [63us] (0.00%; 0.28%)
				tir.HoistIfThenElse: 1812us [5us] (0.01%; 8.07%)
					tir.InsertHoistIfThenElse: 325us [325us] (0.00%; 17.95%)
					tir.Simplify: 1452us [1452us] (0.00%; 80.11%)
					tir.RemoveNoOp: 30us [30us] (0.00%; 1.68%)
				tir.CommonSubexprElimTIR: 12975us [12975us] (0.04%; 57.75%)
			tir.BindParams: 38us [38us] (0.00%; 0.00%)
			sequential: 3127us [26us] (0.01%; 0.26%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.43%)
				tir.TextureFlatten: 148us [148us] (0.00%; 4.74%)
				tir.StorageFlatten: 1181us [26us] (0.00%; 37.78%)
					tir.StorageFlatten_impl: 1155us [9us] (0.00%; 97.76%)
						tir.BufferShapeLegalize: 149us [149us] (0.00%; 12.92%)
						tir.BufferStrideLegalize: 119us [119us] (0.00%; 10.31%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.17%)
						tir.BufferBindUnwrapper: 115us [115us] (0.00%; 9.99%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.37%)
						tir.StorageFlattener: 523us [523us] (0.00%; 45.31%)
						tir.AssertSimplifier: 221us [221us] (0.00%; 19.12%)
				tir.LowerCrossThreadReduction: 9us [9us] (0.00%; 0.28%)
				tir.LowerInitBlock: 9us [9us] (0.00%; 0.29%)
				tir.PlanAndUpdateBufferAllocationLocation: 6us [6us] (0.00%; 0.18%)
				tir.ConvertBlocksToOpaque: 6us [6us] (0.00%; 0.19%)
				tir.UnifyThreadBinding: 6us [6us] (0.00%; 0.19%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.27%)
				tir.CompactBufferAllocation: 6us [6us] (0.00%; 0.18%)
				tir.LowerMatchBuffer: 25us [25us] (0.00%; 0.81%)
				tir.InjectSoftwarePipeline: 36us [36us] (0.00%; 1.14%)
				tir.LowerOpaqueBlock: 6us [6us] (0.00%; 0.21%)
				tir.FlattenBuffer: 6us [6us] (0.00%; 0.20%)
				tir.BF16Legalize: 63us [7us] (0.00%; 2.00%)
					tir.BF16Promote: 20us [20us] (0.00%; 31.88%)
					tir.BF16CastElimination: 13us [13us] (0.00%; 20.16%)
					tir.BF16TypeLowering: 23us [23us] (0.00%; 37.29%)
				tir.NarrowDataType: 123us [123us] (0.00%; 3.93%)
				tir.Simplify: 238us [238us] (0.00%; 7.60%)
				tir.LoopPartition: 21us [21us] (0.00%; 0.66%)
				tir.VectorizeLoop: 18us [18us] (0.00%; 0.57%)
				tir.InjectVirtualThread: 15us [15us] (0.00%; 0.49%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.21%)
				tir.StorageRewrite: 37us [37us] (0.00%; 1.19%)
				tir.LowerVtcmAlloc: 7us [7us] (0.00%; 0.22%)
				tir.UnrollLoop: 9us [9us] (0.00%; 0.28%)
				tir.RenormalizeSplitPattern: 65us [65us] (0.00%; 2.09%)
				tir.Simplify: 84us [84us] (0.00%; 2.67%)
				tir.RemoveNoOp: 16us [16us] (0.00%; 0.52%)
				tir.RewriteUnsafeSelect: 6us [6us] (0.00%; 0.19%)
				tir.HoistIfThenElse: 122us [4us] (0.00%; 3.91%)
					tir.InsertHoistIfThenElse: 23us [23us] (0.00%; 19.00%)
					tir.Simplify: 83us [83us] (0.00%; 67.70%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 9.78%)
				tir.CommonSubexprElimTIR: 806us [806us] (0.00%; 25.76%)
			tir.BindParams: 9us [9us] (0.00%; 0.00%)
			sequential: 3172us [42us] (0.01%; 0.27%)
				tir.InjectPrefetch: 14us [14us] (0.00%; 0.44%)
				tir.TextureFlatten: 35us [35us] (0.00%; 1.10%)
				tir.StorageFlatten: 364us [22us] (0.00%; 11.49%)
					tir.StorageFlatten_impl: 343us [8us] (0.00%; 94.09%)
						tir.BufferShapeLegalize: 48us [48us] (0.00%; 14.01%)
						tir.BufferStrideLegalize: 32us [32us] (0.00%; 9.42%)
						tir.ThreadScopePropagate: 22us [22us] (0.00%; 6.32%)
						tir.BufferBindUnwrapper: 30us [30us] (0.00%; 8.85%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 1.18%)
						tir.StorageFlattener: 181us [181us] (0.00%; 52.81%)
						tir.AssertSimplifier: 18us [18us] (0.00%; 5.22%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.15%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.16%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.12%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.12%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.13%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.24%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.13%)
				tir.LowerMatchBuffer: 22us [22us] (0.00%; 0.71%)
				tir.InjectSoftwarePipeline: 29us [29us] (0.00%; 0.90%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.13%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.12%)
				tir.BF16Legalize: 41us [4us] (0.00%; 1.31%)
					tir.BF16Promote: 12us [12us] (0.00%; 28.19%)
					tir.BF16CastElimination: 10us [10us] (0.00%; 25.15%)
					tir.BF16TypeLowering: 15us [15us] (0.00%; 36.55%)
				tir.NarrowDataType: 117us [117us] (0.00%; 3.68%)
				tir.Simplify: 331us [331us] (0.00%; 10.43%)
				tir.LoopPartition: 28us [28us] (0.00%; 0.88%)
				tir.VectorizeLoop: 5us [5us] (0.00%; 0.15%)
				tir.InjectVirtualThread: 51us [51us] (0.00%; 1.62%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.21%)
				tir.StorageRewrite: 65us [65us] (0.00%; 2.04%)
				tir.LowerVtcmAlloc: 9us [9us] (0.00%; 0.28%)
				tir.UnrollLoop: 12us [12us] (0.00%; 0.39%)
				tir.RenormalizeSplitPattern: 155us [155us] (0.00%; 4.88%)
				tir.Simplify: 186us [186us] (0.00%; 5.86%)
				tir.RemoveNoOp: 50us [50us] (0.00%; 1.59%)
				tir.RewriteUnsafeSelect: 8us [8us] (0.00%; 0.25%)
				tir.HoistIfThenElse: 293us [4us] (0.00%; 9.24%)
					tir.InsertHoistIfThenElse: 44us [44us] (0.00%; 14.98%)
					tir.Simplify: 216us [216us] (0.00%; 73.89%)
					tir.RemoveNoOp: 28us [28us] (0.00%; 9.61%)
				tir.CommonSubexprElimTIR: 1266us [1266us] (0.00%; 39.93%)
			tir.BindParams: 11us [11us] (0.00%; 0.00%)
			sequential: 1893us [20us] (0.01%; 0.16%)
				tir.InjectPrefetch: 12us [12us] (0.00%; 0.64%)
				tir.TextureFlatten: 195us [195us] (0.00%; 10.28%)
				tir.StorageFlatten: 968us [50us] (0.00%; 51.14%)
					tir.StorageFlatten_impl: 918us [8us] (0.00%; 94.83%)
						tir.BufferShapeLegalize: 117us [117us] (0.00%; 12.80%)
						tir.BufferStrideLegalize: 111us [111us] (0.00%; 12.05%)
						tir.ThreadScopePropagate: 13us [13us] (0.00%; 1.39%)
						tir.BufferBindUnwrapper: 84us [84us] (0.00%; 9.13%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 0.47%)
						tir.StorageFlattener: 469us [469us] (0.00%; 51.06%)
						tir.AssertSimplifier: 112us [112us] (0.00%; 12.20%)
				tir.LowerCrossThreadReduction: 6us [6us] (0.00%; 0.31%)
				tir.LowerInitBlock: 6us [6us] (0.00%; 0.29%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.21%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.21%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.23%)
				tir.ManifestSharedMemoryLocalStage: 6us [6us] (0.00%; 0.31%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.21%)
				tir.LowerMatchBuffer: 14us [14us] (0.00%; 0.73%)
				tir.InjectSoftwarePipeline: 20us [20us] (0.00%; 1.06%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.22%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.21%)
				tir.BF16Legalize: 35us [4us] (0.00%; 1.86%)
					tir.BF16Promote: 12us [12us] (0.00%; 33.32%)
					tir.BF16CastElimination: 8us [8us] (0.00%; 22.51%)
					tir.BF16TypeLowering: 11us [11us] (0.00%; 31.88%)
				tir.NarrowDataType: 81us [81us] (0.00%; 4.29%)
				tir.Simplify: 130us [130us] (0.00%; 6.86%)
				tir.LoopPartition: 15us [15us] (0.00%; 0.77%)
				tir.VectorizeLoop: 15us [15us] (0.00%; 0.77%)
				tir.InjectVirtualThread: 10us [10us] (0.00%; 0.53%)
				tir.InjectDoubleBuffer: 6us [6us] (0.00%; 0.32%)
				tir.StorageRewrite: 27us [27us] (0.00%; 1.45%)
				tir.LowerVtcmAlloc: 5us [5us] (0.00%; 0.25%)
				tir.UnrollLoop: 8us [8us] (0.00%; 0.40%)
				tir.RenormalizeSplitPattern: 33us [33us] (0.00%; 1.76%)
				tir.Simplify: 35us [35us] (0.00%; 1.83%)
				tir.RemoveNoOp: 10us [10us] (0.00%; 0.55%)
				tir.RewriteUnsafeSelect: 4us [4us] (0.00%; 0.23%)
				tir.HoistIfThenElse: 64us [4us] (0.00%; 3.40%)
					tir.InsertHoistIfThenElse: 16us [16us] (0.00%; 24.61%)
					tir.Simplify: 36us [36us] (0.00%; 55.67%)
					tir.RemoveNoOp: 8us [8us] (0.00%; 12.85%)
				tir.CommonSubexprElimTIR: 144us [144us] (0.00%; 7.60%)
			tir.BindParams: 6us [6us] (0.00%; 0.00%)
			sequential: 1820us [19us] (0.01%; 0.15%)
				tir.InjectPrefetch: 19us [19us] (0.00%; 1.02%)
				tir.TextureFlatten: 35us [35us] (0.00%; 1.90%)
				tir.StorageFlatten: 401us [20us] (0.00%; 22.05%)
					tir.StorageFlatten_impl: 381us [7us] (0.00%; 94.94%)
						tir.BufferShapeLegalize: 46us [46us] (0.00%; 12.16%)
						tir.BufferStrideLegalize: 35us [35us] (0.00%; 9.19%)
						tir.ThreadScopePropagate: 21us [21us] (0.00%; 5.47%)
						tir.BufferBindUnwrapper: 34us [34us] (0.00%; 8.90%)
						tir.ApplyLayoutTransforms: 4us [4us] (0.00%; 1.03%)
						tir.StorageFlattener: 213us [213us] (0.00%; 55.87%)
						tir.AssertSimplifier: 21us [21us] (0.00%; 5.41%)
				tir.LowerCrossThreadReduction: 5us [5us] (0.00%; 0.28%)
				tir.LowerInitBlock: 5us [5us] (0.00%; 0.28%)
				tir.PlanAndUpdateBufferAllocationLocation: 4us [4us] (0.00%; 0.22%)
				tir.ConvertBlocksToOpaque: 4us [4us] (0.00%; 0.22%)
				tir.UnifyThreadBinding: 4us [4us] (0.00%; 0.23%)
				tir.ManifestSharedMemoryLocalStage: 8us [8us] (0.00%; 0.42%)
				tir.CompactBufferAllocation: 4us [4us] (0.00%; 0.23%)
				tir.LowerMatchBuffer: 21us [21us] (0.00%; 1.13%)
				tir.InjectSoftwarePipeline: 27us [27us] (0.00%; 1.50%)
				tir.LowerOpaqueBlock: 4us [4us] (0.00%; 0.24%)
				tir.FlattenBuffer: 4us [4us] (0.00%; 0.23%)
				tir.BF16Legalize: 38us [4us] (0.00%; 2.09%)
					tir.BF16Promote: 10us [10us] (0.00%; 25.97%)
					tir.BF16CastElimination: 9us [9us] (0.00%; 23.27%)
					tir.BF16TypeLowering: 15us [15us] (0.00%; 39.43%)
				tir.NarrowDataType: 94us [94us] (0.00%; 5.17%)
				tir.Simplify: 206us [206us] (0.00%; 11.29%)
				tir.LoopPartition: 24us [24us] (0.00%; 1.35%)
				tir.VectorizeLoop: 28us [28us] (0.00%; 1.54%)
				tir.InjectVirtualThread: 21us [21us] (0.00%; 1.15%)
				tir.InjectDoubleBuffer: 7us [7us] (0.00%; 0.40%)
				tir.StorageRewrite: 97us [97us] (0.00%; 5.34%)
				tir.LowerVtcmAlloc: 8us [8us] (0.00%; 0.45%)
				tir.UnrollLoop: 11us [11us] (0.00%; 0.61%)
				tir.RenormalizeSplitPattern: 61us [61us] (0.00%; 3.35%)
				tir.Simplify: 72us [72us] (0.00%; 3.96%)
				tir.RemoveNoOp: 17us [17us] (0.00%; 0.94%)
				tir.RewriteUnsafeSelect: 7us [7us] (0.00%; 0.36%)
				tir.HoistIfThenElse: 113us [4us] (0.00%; 6.23%)
					tir.InsertHoistIfThenElse: 27us [27us] (0.00%; 23.51%)
					tir.Simplify: 71us [71us] (0.00%; 62.23%)
					tir.RemoveNoOp: 12us [12us] (0.00%; 10.56%)
				tir.CommonSubexprElimTIR: 450us [450us] (0.00%; 24.74%)
			tir.BindParams: 7us [7us] (0.00%; 0.00%)
			InferType: 7234us [7234us] (0.02%; 0.61%)
	InferType: 8523us [8523us] (0.02%; 0.69%)
	tir.ExtractPrimFuncConstants: 557us [557us] (0.00%; 0.05%)
sequential: 42528us [17us] (0.12%; 0.12%)
	tir.BindTarget: 79us [79us] (0.00%; 0.19%)
	tir.VerifyMemory: 60us [60us] (0.00%; 0.14%)
	tir.ThreadSync: 2148us [2148us] (0.01%; 5.05%)
	tir.ThreadSync: 920us [920us] (0.00%; 2.16%)
	tir.MergeDynamicSharedMemoryAllocations: 491us [491us] (0.00%; 1.15%)
	tir.ThreadSync: 554us [554us] (0.00%; 1.30%)
	tir.InferFragment: 735us [735us] (0.00%; 1.73%)
	tir.LowerThreadAllreduce: 2717us [2717us] (0.01%; 6.39%)
	tir.MakePackedAPI: 33535us [33535us] (0.09%; 78.85%)
	tir.SplitHostDevice: 1272us [1272us] (0.00%; 2.99%)
sequential: 72927us [19us] (0.20%; 0.20%)
	tir.Filter: 65us [65us] (0.00%; 0.09%)
	tir.BindTarget: 56us [56us] (0.00%; 0.08%)
	tir.LowerTVMBuiltin: 8788us [8788us] (0.02%; 12.05%)
	tir.LowerCustomDatatypes: 4160us [4160us] (0.01%; 5.70%)
	tir.LowerIntrin: 52974us [52974us] (0.15%; 72.64%)
	tir.LowerDeviceStorageAccessInfo: 3541us [3541us] (0.01%; 4.86%)
	tir.CombineContextCall: 3325us [3325us] (0.01%; 4.56%)
sequential: 94us [8us] (0.00%; 0.00%)
	tir.Filter: 69us [69us] (0.00%; 73.62%)
	tir.BindTarget: 3us [3us] (0.00%; 3.58%)
	tir.LowerWarpMemory: 3us [3us] (0.00%; 3.21%)
	tir.Simplify: 3us [3us] (0.00%; 2.83%)
	tir.LowerCustomDatatypes: 3us [3us] (0.00%; 2.95%)
	tir.LowerDeviceStorageAccessInfo: 3us [3us] (0.00%; 2.77%)
	tir.LowerIntrin: 3us [3us] (0.00%; 2.81%)
