Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Sep  1 15:46:07 2025
| Host         : lab-rg06-27 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file chaser_timing_summary_routed.rpt -pb chaser_timing_summary_routed.pb -rpx chaser_timing_summary_routed.rpx -warn_on_violation
| Design       : chaser
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    5           
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (16)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: uut/out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.788        0.000                      0                  193        0.164        0.000                      0                  193        4.500        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.788        0.000                      0                  193        0.164        0.000                      0                  193        4.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 uut/current_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/current_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.262ns  (logic 3.798ns (52.299%)  route 3.464ns (47.701%))
  Logic Levels:           20  (CARRY4=16 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.568     5.089    uut/clk_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  uut/current_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518     5.607 f  uut/current_reg[50]/Q
                         net (fo=4, routed)           1.072     6.679    uut/current_reg_n_0_[50]
    SLICE_X10Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.803 f  uut/current[0]_i_23/O
                         net (fo=2, routed)           0.782     7.584    uut/current[0]_i_23_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.150     7.734 f  uut/current[0]_i_16/O
                         net (fo=1, routed)           0.756     8.490    uut/current[0]_i_16_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.326     8.816 r  uut/current[0]_i_5/O
                         net (fo=2, routed)           0.312     9.128    uut/current[0]_i_5_n_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I0_O)        0.124     9.252 r  uut/current0_carry_i_1/O
                         net (fo=1, routed)           0.543     9.795    uut/p_0_out[0]
    SLICE_X8Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.390 r  uut/current0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.390    uut/current0_carry_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.507 r  uut/current0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.507    uut/current0_carry__0_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.624 r  uut/current0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.624    uut/current0_carry__1_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.741 r  uut/current0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.741    uut/current0_carry__2_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  uut/current0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.858    uut/current0_carry__3_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  uut/current0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.975    uut/current0_carry__4_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  uut/current0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.092    uut/current0_carry__5_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.209 r  uut/current0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.209    uut/current0_carry__6_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.326 r  uut/current0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.326    uut/current0_carry__7_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.443 r  uut/current0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.443    uut/current0_carry__8_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.560 r  uut/current0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.560    uut/current0_carry__9_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.677 r  uut/current0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.677    uut/current0_carry__10_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.794 r  uut/current0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.794    uut/current0_carry__11_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.911 r  uut/current0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.911    uut/current0_carry__12_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.028 r  uut/current0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.028    uut/current0_carry__13_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.351 r  uut/current0_carry__14/O[1]
                         net (fo=1, routed)           0.000    12.351    uut/current[62]
    SLICE_X8Y45          FDRE                                         r  uut/current_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.450    14.791    uut/clk_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  uut/current_reg[62]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.109    15.139    uut/current_reg[62]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 uut/current_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/current_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 3.714ns (51.741%)  route 3.464ns (48.259%))
  Logic Levels:           20  (CARRY4=16 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.568     5.089    uut/clk_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  uut/current_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518     5.607 f  uut/current_reg[50]/Q
                         net (fo=4, routed)           1.072     6.679    uut/current_reg_n_0_[50]
    SLICE_X10Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.803 f  uut/current[0]_i_23/O
                         net (fo=2, routed)           0.782     7.584    uut/current[0]_i_23_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.150     7.734 f  uut/current[0]_i_16/O
                         net (fo=1, routed)           0.756     8.490    uut/current[0]_i_16_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.326     8.816 r  uut/current[0]_i_5/O
                         net (fo=2, routed)           0.312     9.128    uut/current[0]_i_5_n_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I0_O)        0.124     9.252 r  uut/current0_carry_i_1/O
                         net (fo=1, routed)           0.543     9.795    uut/p_0_out[0]
    SLICE_X8Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.390 r  uut/current0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.390    uut/current0_carry_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.507 r  uut/current0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.507    uut/current0_carry__0_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.624 r  uut/current0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.624    uut/current0_carry__1_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.741 r  uut/current0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.741    uut/current0_carry__2_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  uut/current0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.858    uut/current0_carry__3_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  uut/current0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.975    uut/current0_carry__4_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  uut/current0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.092    uut/current0_carry__5_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.209 r  uut/current0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.209    uut/current0_carry__6_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.326 r  uut/current0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.326    uut/current0_carry__7_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.443 r  uut/current0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.443    uut/current0_carry__8_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.560 r  uut/current0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.560    uut/current0_carry__9_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.677 r  uut/current0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.677    uut/current0_carry__10_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.794 r  uut/current0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.794    uut/current0_carry__11_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.911 r  uut/current0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.911    uut/current0_carry__12_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.028 r  uut/current0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.028    uut/current0_carry__13_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.267 r  uut/current0_carry__14/O[2]
                         net (fo=1, routed)           0.000    12.267    uut/current[63]
    SLICE_X8Y45          FDRE                                         r  uut/current_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.450    14.791    uut/clk_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  uut/current_reg[63]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.109    15.139    uut/current_reg[63]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 uut/current_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/current_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 3.694ns (51.606%)  route 3.464ns (48.394%))
  Logic Levels:           20  (CARRY4=16 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.568     5.089    uut/clk_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  uut/current_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518     5.607 f  uut/current_reg[50]/Q
                         net (fo=4, routed)           1.072     6.679    uut/current_reg_n_0_[50]
    SLICE_X10Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.803 f  uut/current[0]_i_23/O
                         net (fo=2, routed)           0.782     7.584    uut/current[0]_i_23_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.150     7.734 f  uut/current[0]_i_16/O
                         net (fo=1, routed)           0.756     8.490    uut/current[0]_i_16_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.326     8.816 r  uut/current[0]_i_5/O
                         net (fo=2, routed)           0.312     9.128    uut/current[0]_i_5_n_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I0_O)        0.124     9.252 r  uut/current0_carry_i_1/O
                         net (fo=1, routed)           0.543     9.795    uut/p_0_out[0]
    SLICE_X8Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.390 r  uut/current0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.390    uut/current0_carry_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.507 r  uut/current0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.507    uut/current0_carry__0_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.624 r  uut/current0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.624    uut/current0_carry__1_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.741 r  uut/current0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.741    uut/current0_carry__2_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  uut/current0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.858    uut/current0_carry__3_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  uut/current0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.975    uut/current0_carry__4_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  uut/current0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.092    uut/current0_carry__5_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.209 r  uut/current0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.209    uut/current0_carry__6_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.326 r  uut/current0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.326    uut/current0_carry__7_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.443 r  uut/current0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.443    uut/current0_carry__8_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.560 r  uut/current0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.560    uut/current0_carry__9_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.677 r  uut/current0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.677    uut/current0_carry__10_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.794 r  uut/current0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.794    uut/current0_carry__11_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.911 r  uut/current0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.911    uut/current0_carry__12_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.028 r  uut/current0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.028    uut/current0_carry__13_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.247 r  uut/current0_carry__14/O[0]
                         net (fo=1, routed)           0.000    12.247    uut/current[61]
    SLICE_X8Y45          FDRE                                         r  uut/current_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.450    14.791    uut/clk_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  uut/current_reg[61]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.109    15.139    uut/current_reg[61]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -12.247    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 uut/current_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/current_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 3.681ns (51.518%)  route 3.464ns (48.482%))
  Logic Levels:           19  (CARRY4=15 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.568     5.089    uut/clk_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  uut/current_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518     5.607 f  uut/current_reg[50]/Q
                         net (fo=4, routed)           1.072     6.679    uut/current_reg_n_0_[50]
    SLICE_X10Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.803 f  uut/current[0]_i_23/O
                         net (fo=2, routed)           0.782     7.584    uut/current[0]_i_23_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.150     7.734 f  uut/current[0]_i_16/O
                         net (fo=1, routed)           0.756     8.490    uut/current[0]_i_16_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.326     8.816 r  uut/current[0]_i_5/O
                         net (fo=2, routed)           0.312     9.128    uut/current[0]_i_5_n_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I0_O)        0.124     9.252 r  uut/current0_carry_i_1/O
                         net (fo=1, routed)           0.543     9.795    uut/p_0_out[0]
    SLICE_X8Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.390 r  uut/current0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.390    uut/current0_carry_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.507 r  uut/current0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.507    uut/current0_carry__0_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.624 r  uut/current0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.624    uut/current0_carry__1_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.741 r  uut/current0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.741    uut/current0_carry__2_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  uut/current0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.858    uut/current0_carry__3_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  uut/current0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.975    uut/current0_carry__4_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  uut/current0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.092    uut/current0_carry__5_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.209 r  uut/current0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.209    uut/current0_carry__6_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.326 r  uut/current0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.326    uut/current0_carry__7_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.443 r  uut/current0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.443    uut/current0_carry__8_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.560 r  uut/current0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.560    uut/current0_carry__9_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.677 r  uut/current0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.677    uut/current0_carry__10_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.794 r  uut/current0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.794    uut/current0_carry__11_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.911 r  uut/current0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.911    uut/current0_carry__12_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.234 r  uut/current0_carry__13/O[1]
                         net (fo=1, routed)           0.000    12.234    uut/current[58]
    SLICE_X8Y44          FDRE                                         r  uut/current_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.450    14.791    uut/clk_IBUF_BUFG
    SLICE_X8Y44          FDRE                                         r  uut/current_reg[58]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y44          FDRE (Setup_fdre_C_D)        0.109    15.139    uut/current_reg[58]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -12.234    
  -------------------------------------------------------------------
                         slack                                  2.905    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 uut/current_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/current_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 3.673ns (51.464%)  route 3.464ns (48.536%))
  Logic Levels:           19  (CARRY4=15 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.568     5.089    uut/clk_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  uut/current_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518     5.607 f  uut/current_reg[50]/Q
                         net (fo=4, routed)           1.072     6.679    uut/current_reg_n_0_[50]
    SLICE_X10Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.803 f  uut/current[0]_i_23/O
                         net (fo=2, routed)           0.782     7.584    uut/current[0]_i_23_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.150     7.734 f  uut/current[0]_i_16/O
                         net (fo=1, routed)           0.756     8.490    uut/current[0]_i_16_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.326     8.816 r  uut/current[0]_i_5/O
                         net (fo=2, routed)           0.312     9.128    uut/current[0]_i_5_n_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I0_O)        0.124     9.252 r  uut/current0_carry_i_1/O
                         net (fo=1, routed)           0.543     9.795    uut/p_0_out[0]
    SLICE_X8Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.390 r  uut/current0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.390    uut/current0_carry_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.507 r  uut/current0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.507    uut/current0_carry__0_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.624 r  uut/current0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.624    uut/current0_carry__1_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.741 r  uut/current0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.741    uut/current0_carry__2_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  uut/current0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.858    uut/current0_carry__3_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  uut/current0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.975    uut/current0_carry__4_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  uut/current0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.092    uut/current0_carry__5_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.209 r  uut/current0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.209    uut/current0_carry__6_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.326 r  uut/current0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.326    uut/current0_carry__7_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.443 r  uut/current0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.443    uut/current0_carry__8_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.560 r  uut/current0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.560    uut/current0_carry__9_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.677 r  uut/current0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.677    uut/current0_carry__10_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.794 r  uut/current0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.794    uut/current0_carry__11_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.911 r  uut/current0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.911    uut/current0_carry__12_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.226 r  uut/current0_carry__13/O[3]
                         net (fo=1, routed)           0.000    12.226    uut/current[60]
    SLICE_X8Y44          FDRE                                         r  uut/current_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.450    14.791    uut/clk_IBUF_BUFG
    SLICE_X8Y44          FDRE                                         r  uut/current_reg[60]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y44          FDRE (Setup_fdre_C_D)        0.109    15.139    uut/current_reg[60]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -12.226    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 uut/current_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/current_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 3.597ns (50.941%)  route 3.464ns (49.059%))
  Logic Levels:           19  (CARRY4=15 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.568     5.089    uut/clk_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  uut/current_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518     5.607 f  uut/current_reg[50]/Q
                         net (fo=4, routed)           1.072     6.679    uut/current_reg_n_0_[50]
    SLICE_X10Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.803 f  uut/current[0]_i_23/O
                         net (fo=2, routed)           0.782     7.584    uut/current[0]_i_23_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.150     7.734 f  uut/current[0]_i_16/O
                         net (fo=1, routed)           0.756     8.490    uut/current[0]_i_16_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.326     8.816 r  uut/current[0]_i_5/O
                         net (fo=2, routed)           0.312     9.128    uut/current[0]_i_5_n_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I0_O)        0.124     9.252 r  uut/current0_carry_i_1/O
                         net (fo=1, routed)           0.543     9.795    uut/p_0_out[0]
    SLICE_X8Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.390 r  uut/current0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.390    uut/current0_carry_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.507 r  uut/current0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.507    uut/current0_carry__0_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.624 r  uut/current0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.624    uut/current0_carry__1_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.741 r  uut/current0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.741    uut/current0_carry__2_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  uut/current0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.858    uut/current0_carry__3_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  uut/current0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.975    uut/current0_carry__4_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  uut/current0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.092    uut/current0_carry__5_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.209 r  uut/current0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.209    uut/current0_carry__6_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.326 r  uut/current0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.326    uut/current0_carry__7_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.443 r  uut/current0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.443    uut/current0_carry__8_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.560 r  uut/current0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.560    uut/current0_carry__9_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.677 r  uut/current0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.677    uut/current0_carry__10_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.794 r  uut/current0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.794    uut/current0_carry__11_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.911 r  uut/current0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.911    uut/current0_carry__12_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.150 r  uut/current0_carry__13/O[2]
                         net (fo=1, routed)           0.000    12.150    uut/current[59]
    SLICE_X8Y44          FDRE                                         r  uut/current_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.450    14.791    uut/clk_IBUF_BUFG
    SLICE_X8Y44          FDRE                                         r  uut/current_reg[59]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y44          FDRE (Setup_fdre_C_D)        0.109    15.139    uut/current_reg[59]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 uut/current_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/current_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 3.577ns (50.802%)  route 3.464ns (49.198%))
  Logic Levels:           19  (CARRY4=15 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.568     5.089    uut/clk_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  uut/current_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518     5.607 f  uut/current_reg[50]/Q
                         net (fo=4, routed)           1.072     6.679    uut/current_reg_n_0_[50]
    SLICE_X10Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.803 f  uut/current[0]_i_23/O
                         net (fo=2, routed)           0.782     7.584    uut/current[0]_i_23_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.150     7.734 f  uut/current[0]_i_16/O
                         net (fo=1, routed)           0.756     8.490    uut/current[0]_i_16_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.326     8.816 r  uut/current[0]_i_5/O
                         net (fo=2, routed)           0.312     9.128    uut/current[0]_i_5_n_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I0_O)        0.124     9.252 r  uut/current0_carry_i_1/O
                         net (fo=1, routed)           0.543     9.795    uut/p_0_out[0]
    SLICE_X8Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.390 r  uut/current0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.390    uut/current0_carry_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.507 r  uut/current0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.507    uut/current0_carry__0_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.624 r  uut/current0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.624    uut/current0_carry__1_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.741 r  uut/current0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.741    uut/current0_carry__2_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  uut/current0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.858    uut/current0_carry__3_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  uut/current0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.975    uut/current0_carry__4_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  uut/current0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.092    uut/current0_carry__5_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.209 r  uut/current0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.209    uut/current0_carry__6_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.326 r  uut/current0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.326    uut/current0_carry__7_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.443 r  uut/current0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.443    uut/current0_carry__8_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.560 r  uut/current0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.560    uut/current0_carry__9_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.677 r  uut/current0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.677    uut/current0_carry__10_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.794 r  uut/current0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.794    uut/current0_carry__11_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.911 r  uut/current0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.911    uut/current0_carry__12_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.130 r  uut/current0_carry__13/O[0]
                         net (fo=1, routed)           0.000    12.130    uut/current[57]
    SLICE_X8Y44          FDRE                                         r  uut/current_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.450    14.791    uut/clk_IBUF_BUFG
    SLICE_X8Y44          FDRE                                         r  uut/current_reg[57]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y44          FDRE (Setup_fdre_C_D)        0.109    15.139    uut/current_reg[57]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -12.130    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 uut/current_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/current_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.028ns  (logic 3.564ns (50.711%)  route 3.464ns (49.289%))
  Logic Levels:           18  (CARRY4=14 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.568     5.089    uut/clk_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  uut/current_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518     5.607 f  uut/current_reg[50]/Q
                         net (fo=4, routed)           1.072     6.679    uut/current_reg_n_0_[50]
    SLICE_X10Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.803 f  uut/current[0]_i_23/O
                         net (fo=2, routed)           0.782     7.584    uut/current[0]_i_23_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.150     7.734 f  uut/current[0]_i_16/O
                         net (fo=1, routed)           0.756     8.490    uut/current[0]_i_16_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.326     8.816 r  uut/current[0]_i_5/O
                         net (fo=2, routed)           0.312     9.128    uut/current[0]_i_5_n_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I0_O)        0.124     9.252 r  uut/current0_carry_i_1/O
                         net (fo=1, routed)           0.543     9.795    uut/p_0_out[0]
    SLICE_X8Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.390 r  uut/current0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.390    uut/current0_carry_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.507 r  uut/current0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.507    uut/current0_carry__0_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.624 r  uut/current0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.624    uut/current0_carry__1_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.741 r  uut/current0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.741    uut/current0_carry__2_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  uut/current0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.858    uut/current0_carry__3_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  uut/current0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.975    uut/current0_carry__4_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  uut/current0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.092    uut/current0_carry__5_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.209 r  uut/current0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.209    uut/current0_carry__6_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.326 r  uut/current0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.326    uut/current0_carry__7_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.443 r  uut/current0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.443    uut/current0_carry__8_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.560 r  uut/current0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.560    uut/current0_carry__9_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.677 r  uut/current0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.677    uut/current0_carry__10_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.794 r  uut/current0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.794    uut/current0_carry__11_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.117 r  uut/current0_carry__12/O[1]
                         net (fo=1, routed)           0.000    12.117    uut/current[54]
    SLICE_X8Y43          FDRE                                         r  uut/current_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.450    14.791    uut/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  uut/current_reg[54]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.109    15.139    uut/current_reg[54]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -12.117    
  -------------------------------------------------------------------
                         slack                                  3.022    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 uut/current_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/current_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 3.556ns (50.655%)  route 3.464ns (49.345%))
  Logic Levels:           18  (CARRY4=14 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.568     5.089    uut/clk_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  uut/current_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518     5.607 f  uut/current_reg[50]/Q
                         net (fo=4, routed)           1.072     6.679    uut/current_reg_n_0_[50]
    SLICE_X10Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.803 f  uut/current[0]_i_23/O
                         net (fo=2, routed)           0.782     7.584    uut/current[0]_i_23_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.150     7.734 f  uut/current[0]_i_16/O
                         net (fo=1, routed)           0.756     8.490    uut/current[0]_i_16_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.326     8.816 r  uut/current[0]_i_5/O
                         net (fo=2, routed)           0.312     9.128    uut/current[0]_i_5_n_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I0_O)        0.124     9.252 r  uut/current0_carry_i_1/O
                         net (fo=1, routed)           0.543     9.795    uut/p_0_out[0]
    SLICE_X8Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.390 r  uut/current0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.390    uut/current0_carry_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.507 r  uut/current0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.507    uut/current0_carry__0_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.624 r  uut/current0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.624    uut/current0_carry__1_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.741 r  uut/current0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.741    uut/current0_carry__2_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  uut/current0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.858    uut/current0_carry__3_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  uut/current0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.975    uut/current0_carry__4_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  uut/current0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.092    uut/current0_carry__5_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.209 r  uut/current0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.209    uut/current0_carry__6_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.326 r  uut/current0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.326    uut/current0_carry__7_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.443 r  uut/current0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.443    uut/current0_carry__8_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.560 r  uut/current0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.560    uut/current0_carry__9_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.677 r  uut/current0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.677    uut/current0_carry__10_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.794 r  uut/current0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.794    uut/current0_carry__11_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.109 r  uut/current0_carry__12/O[3]
                         net (fo=1, routed)           0.000    12.109    uut/current[56]
    SLICE_X8Y43          FDRE                                         r  uut/current_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.450    14.791    uut/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  uut/current_reg[56]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.109    15.139    uut/current_reg[56]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -12.109    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 uut/current_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/current_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.944ns  (logic 3.480ns (50.115%)  route 3.464ns (49.885%))
  Logic Levels:           18  (CARRY4=14 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.568     5.089    uut/clk_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  uut/current_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.518     5.607 f  uut/current_reg[50]/Q
                         net (fo=4, routed)           1.072     6.679    uut/current_reg_n_0_[50]
    SLICE_X10Y37         LUT4 (Prop_lut4_I1_O)        0.124     6.803 f  uut/current[0]_i_23/O
                         net (fo=2, routed)           0.782     7.584    uut/current[0]_i_23_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.150     7.734 f  uut/current[0]_i_16/O
                         net (fo=1, routed)           0.756     8.490    uut/current[0]_i_16_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.326     8.816 r  uut/current[0]_i_5/O
                         net (fo=2, routed)           0.312     9.128    uut/current[0]_i_5_n_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I0_O)        0.124     9.252 r  uut/current0_carry_i_1/O
                         net (fo=1, routed)           0.543     9.795    uut/p_0_out[0]
    SLICE_X8Y30          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    10.390 r  uut/current0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.390    uut/current0_carry_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.507 r  uut/current0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.507    uut/current0_carry__0_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.624 r  uut/current0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.624    uut/current0_carry__1_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.741 r  uut/current0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.741    uut/current0_carry__2_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  uut/current0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.858    uut/current0_carry__3_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.975 r  uut/current0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.975    uut/current0_carry__4_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  uut/current0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.092    uut/current0_carry__5_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.209 r  uut/current0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.209    uut/current0_carry__6_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.326 r  uut/current0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.326    uut/current0_carry__7_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.443 r  uut/current0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.443    uut/current0_carry__8_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.560 r  uut/current0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.560    uut/current0_carry__9_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.677 r  uut/current0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.677    uut/current0_carry__10_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.794 r  uut/current0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.794    uut/current0_carry__11_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.033 r  uut/current0_carry__12/O[2]
                         net (fo=1, routed)           0.000    12.033    uut/current[55]
    SLICE_X8Y43          FDRE                                         r  uut/current_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.450    14.791    uut/clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  uut/current_reg[55]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.109    15.139    uut/current_reg[55]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  3.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uut1/out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.564     1.447    uut1/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  uut1/out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uut1/out_reg[33]/Q
                         net (fo=4, routed)           0.111     1.700    uut1/Q[32]
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.045     1.745 r  uut1/out[34]_i_1/O
                         net (fo=1, routed)           0.000     1.745    uut1/p_1_in[34]
    SLICE_X10Y38         FDRE                                         r  uut1/out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.834     1.961    uut1/clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  uut1/out_reg[34]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X10Y38         FDRE (Hold_fdre_C_D)         0.120     1.580    uut1/out_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uut1/out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/out_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.564     1.447    uut1/clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  uut1/out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uut1/out_reg[34]/Q
                         net (fo=4, routed)           0.094     1.705    uut1/Q[33]
    SLICE_X11Y38         LUT4 (Prop_lut4_I3_O)        0.048     1.753 r  uut1/out[35]_i_1/O
                         net (fo=1, routed)           0.000     1.753    uut1/p_1_in[35]
    SLICE_X11Y38         FDRE                                         r  uut1/out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.834     1.961    uut1/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  uut1/out_reg[35]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.107     1.567    uut1/out_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uut1/out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.564     1.447    uut1/clk_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  uut1/out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uut1/out_reg[34]/Q
                         net (fo=4, routed)           0.094     1.705    uut1/Q[33]
    SLICE_X11Y38         LUT4 (Prop_lut4_I0_O)        0.045     1.750 r  uut1/out[33]_i_1/O
                         net (fo=1, routed)           0.000     1.750    uut1/p_1_in[33]
    SLICE_X11Y38         FDRE                                         r  uut1/out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.834     1.961    uut1/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  uut1/out_reg[33]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X11Y38         FDRE (Hold_fdre_C_D)         0.091     1.551    uut1/out_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uut1/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/current_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.562     1.445    uut1/clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  uut1/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.586 f  uut1/out_reg[18]/Q
                         net (fo=4, routed)           0.099     1.685    uut/Q[17]
    SLICE_X8Y34          LUT3 (Prop_lut3_I0_O)        0.045     1.730 r  uut/current0_carry__3_i_8/O
                         net (fo=1, routed)           0.000     1.730    uut/current0_carry__3_i_8_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.800 r  uut/current0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.800    uut/current[17]
    SLICE_X8Y34          FDRE                                         r  uut/current_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.830     1.957    uut/clk_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  uut/current_reg[17]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X8Y34          FDRE (Hold_fdre_C_D)         0.134     1.592    uut/current_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uut1/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/current_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.051%)  route 0.099ns (27.949%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.560     1.443    uut1/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  uut1/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.584 f  uut1/out_reg[10]/Q
                         net (fo=4, routed)           0.099     1.683    uut/Q[9]
    SLICE_X8Y32          LUT3 (Prop_lut3_I0_O)        0.045     1.728 r  uut/current0_carry__1_i_8/O
                         net (fo=1, routed)           0.000     1.728    uut/current0_carry__1_i_8_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.798 r  uut/current0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.798    uut/current[9]
    SLICE_X8Y32          FDRE                                         r  uut/current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.828     1.955    uut/clk_IBUF_BUFG
    SLICE_X8Y32          FDRE                                         r  uut/current_reg[9]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X8Y32          FDRE (Hold_fdre_C_D)         0.134     1.590    uut/current_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 uut1/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.204%)  route 0.147ns (43.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.562     1.445    uut1/clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  uut1/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uut1/out_reg[18]/Q
                         net (fo=4, routed)           0.147     1.733    uut1/Q[17]
    SLICE_X9Y33          LUT4 (Prop_lut4_I3_O)        0.048     1.781 r  uut1/out[19]_i_1/O
                         net (fo=1, routed)           0.000     1.781    uut1/p_1_in[19]
    SLICE_X9Y33          FDRE                                         r  uut1/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.829     1.956    uut1/clk_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  uut1/out_reg[19]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X9Y33          FDRE (Hold_fdre_C_D)         0.107     1.565    uut1/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uut1/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.230ns (69.334%)  route 0.102ns (30.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.562     1.445    uut1/clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  uut1/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.128     1.573 r  uut1/out_reg[24]/Q
                         net (fo=4, routed)           0.102     1.675    uut1/Q[23]
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.102     1.777 r  uut1/out[23]_i_1/O
                         net (fo=1, routed)           0.000     1.777    uut1/p_1_in[23]
    SLICE_X9Y34          FDRE                                         r  uut1/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.830     1.957    uut1/clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  uut1/out_reg[23]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.107     1.552    uut1/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uut1/out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/out_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.230ns (69.334%)  route 0.102ns (30.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.564     1.447    uut1/clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  uut1/out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.128     1.575 r  uut1/out_reg[44]/Q
                         net (fo=4, routed)           0.102     1.677    uut1/Q[43]
    SLICE_X9Y39          LUT4 (Prop_lut4_I0_O)        0.102     1.779 r  uut1/out[43]_i_1/O
                         net (fo=1, routed)           0.000     1.779    uut1/p_1_in[43]
    SLICE_X9Y39          FDRE                                         r  uut1/out_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.834     1.961    uut1/clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  uut1/out_reg[43]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.107     1.554    uut1/out_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uut1/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.230ns (69.317%)  route 0.102ns (30.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.562     1.445    uut1/clk_IBUF_BUFG
    SLICE_X11Y36         FDRE                                         r  uut1/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  uut1/out_reg[28]/Q
                         net (fo=4, routed)           0.102     1.675    uut1/Q[27]
    SLICE_X11Y36         LUT4 (Prop_lut4_I0_O)        0.102     1.777 r  uut1/out[27]_i_1/O
                         net (fo=1, routed)           0.000     1.777    uut1/p_1_in[27]
    SLICE_X11Y36         FDRE                                         r  uut1/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.831     1.958    uut1/clk_IBUF_BUFG
    SLICE_X11Y36         FDRE                                         r  uut1/out_reg[27]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X11Y36         FDRE (Hold_fdre_C_D)         0.107     1.552    uut1/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uut1/out_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut1/out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.190ns (54.566%)  route 0.158ns (45.434%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.565     1.448    uut1/clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  uut1/out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  uut1/out_reg[53]/Q
                         net (fo=4, routed)           0.158     1.747    uut1/Q[52]
    SLICE_X9Y41          LUT4 (Prop_lut4_I0_O)        0.049     1.796 r  uut1/out[52]_i_1/O
                         net (fo=1, routed)           0.000     1.796    uut1/p_1_in[52]
    SLICE_X9Y41          FDRE                                         r  uut1/out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.835     1.962    uut1/clk_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  uut1/out_reg[52]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.107     1.571    uut1/out_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y36   uut/current_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y32    uut/current_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y32    uut/current_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y32    uut/current_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y33    uut/current_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y33    uut/current_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y33    uut/current_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y33    uut/current_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y34    uut/current_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   uut/current_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   uut/current_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y32    uut/current_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y32    uut/current_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y32    uut/current_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y32    uut/current_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y32    uut/current_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y32    uut/current_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    uut/current_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    uut/current_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   uut/current_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   uut/current_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y32    uut/current_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y32    uut/current_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y32    uut/current_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y32    uut/current_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y32    uut/current_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y32    uut/current_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    uut/current_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    uut/current_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 position_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.510ns  (logic 4.101ns (43.127%)  route 5.409ns (56.873%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE                         0.000     0.000 r  position_reg[2]/C
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  position_reg[2]/Q
                         net (fo=20, routed)          0.902     1.358    position_reg[2]
    SLICE_X12Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.482 r  led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.506     5.989    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     9.510 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.510    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.341ns  (logic 4.095ns (43.846%)  route 5.245ns (56.154%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE                         0.000     0.000 r  position_reg[2]/C
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  position_reg[2]/Q
                         net (fo=20, routed)          1.221     1.677    position_reg[2]
    SLICE_X12Y32         LUT4 (Prop_lut4_I0_O)        0.124     1.801 r  led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.024     5.825    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     9.341 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.341    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.167ns  (logic 4.087ns (44.587%)  route 5.080ns (55.413%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE                         0.000     0.000 r  position_reg[2]/C
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  position_reg[2]/Q
                         net (fo=20, routed)          0.910     1.366    position_reg[2]
    SLICE_X12Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.490 r  led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.169     5.660    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     9.167 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.167    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.143ns  (logic 4.098ns (44.820%)  route 5.045ns (55.180%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE                         0.000     0.000 r  position_reg[2]/C
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  position_reg[2]/Q
                         net (fo=20, routed)          0.928     1.384    position_reg[2]
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.508 r  led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.117     5.625    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     9.143 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.143    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.692ns  (logic 4.084ns (46.981%)  route 4.609ns (53.019%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE                         0.000     0.000 r  position_reg[1]/C
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  position_reg[1]/Q
                         net (fo=23, routed)          1.325     1.781    position_reg[1]
    SLICE_X12Y30         LUT4 (Prop_lut4_I2_O)        0.124     1.905 r  led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.283     5.189    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     8.692 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.692    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.603ns  (logic 4.333ns (50.363%)  route 4.270ns (49.637%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE                         0.000     0.000 r  position_reg[2]/C
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  position_reg[2]/Q
                         net (fo=20, routed)          0.902     1.358    position_reg[2]
    SLICE_X12Y36         LUT4 (Prop_lut4_I0_O)        0.152     1.510 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.368     4.878    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.725     8.603 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.603    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.595ns  (logic 4.312ns (50.170%)  route 4.283ns (49.830%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE                         0.000     0.000 r  position_reg[2]/C
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  position_reg[2]/Q
                         net (fo=20, routed)          1.221     1.677    position_reg[2]
    SLICE_X12Y32         LUT4 (Prop_lut4_I0_O)        0.146     1.823 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.062     4.885    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.710     8.595 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.595    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.532ns  (logic 4.311ns (50.526%)  route 4.221ns (49.474%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE                         0.000     0.000 r  position_reg[0]/C
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  position_reg[0]/Q
                         net (fo=24, routed)          1.657     2.113    position_reg[0]
    SLICE_X10Y21         LUT4 (Prop_lut4_I1_O)        0.146     2.259 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.564     4.823    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.709     8.532 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.532    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.382ns  (logic 4.452ns (53.118%)  route 3.930ns (46.882%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE                         0.000     0.000 r  position_reg[3]/C
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  position_reg[3]/Q
                         net (fo=18, routed)          0.770     1.189    position_reg[3]
    SLICE_X12Y37         LUT4 (Prop_lut4_I3_O)        0.321     1.510 r  led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.160     4.670    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.712     8.382 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.382    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.295ns  (logic 4.084ns (49.233%)  route 4.211ns (50.767%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE                         0.000     0.000 r  position_reg[0]/C
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  position_reg[0]/Q
                         net (fo=24, routed)          1.657     2.113    position_reg[0]
    SLICE_X10Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.237 r  led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.554     4.791    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.295 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.295    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 position_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            position_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.794%)  route 0.195ns (51.206%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE                         0.000     0.000 r  position_reg[1]/C
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  position_reg[1]/Q
                         net (fo=23, routed)          0.195     0.336    position_reg[1]
    SLICE_X13Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.381 r  position[1]_i_1/O
                         net (fo=1, routed)           0.000     0.381    position[1]_i_1_n_0
    SLICE_X13Y36         FDRE                                         r  position_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            position_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.184ns (40.672%)  route 0.268ns (59.328%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE                         0.000     0.000 r  position_reg[2]/C
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  position_reg[2]/Q
                         net (fo=20, routed)          0.268     0.409    position_reg[2]
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.043     0.452 r  position[3]_i_1/O
                         net (fo=1, routed)           0.000     0.452    position[3]_i_1_n_0
    SLICE_X13Y36         FDRE                                         r  position_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            position_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.186ns (40.933%)  route 0.268ns (59.067%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE                         0.000     0.000 r  position_reg[2]/C
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  position_reg[2]/Q
                         net (fo=20, routed)          0.268     0.409    position_reg[2]
    SLICE_X13Y36         LUT4 (Prop_lut4_I2_O)        0.045     0.454 r  position[2]_i_1/O
                         net (fo=1, routed)           0.000     0.454    position[2]_i_1_n_0
    SLICE_X13Y36         FDRE                                         r  position_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 direction_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            direction_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.186ns (33.706%)  route 0.366ns (66.294%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE                         0.000     0.000 r  direction_reg/C
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  direction_reg/Q
                         net (fo=1, routed)           0.186     0.327    direction
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.372 r  direction_i_1/O
                         net (fo=4, routed)           0.180     0.552    direction_i_1_n_0
    SLICE_X13Y36         FDRE                                         r  direction_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            position_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 0.186ns (8.314%)  route 2.051ns (91.686%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE                         0.000     0.000 r  position_reg[0]/C
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  position_reg[0]/Q
                         net (fo=24, routed)          1.061     1.202    position_reg[0]
    SLICE_X65Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.247 r  position[0]_i_1/O
                         net (fo=1, routed)           0.990     2.237    position[0]_i_1_n_0
    SLICE_X13Y36         FDRE                                         r  position_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.417ns (61.969%)  route 0.869ns (38.031%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE                         0.000     0.000 r  position_reg[2]/C
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  position_reg[2]/Q
                         net (fo=20, routed)          0.219     0.360    position_reg[2]
    SLICE_X12Y37         LUT4 (Prop_lut4_I0_O)        0.045     0.405 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.651     1.055    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.286 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.286    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.493ns (59.787%)  route 1.004ns (40.213%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE                         0.000     0.000 r  position_reg[3]/C
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  position_reg[3]/Q
                         net (fo=18, routed)          0.190     0.318    position_reg[3]
    SLICE_X13Y36         LUT4 (Prop_lut4_I3_O)        0.101     0.419 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.814     1.233    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.264     2.497 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.497    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.528ns  (logic 1.465ns (57.963%)  route 1.063ns (42.037%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE                         0.000     0.000 r  position_reg[2]/C
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  position_reg[2]/Q
                         net (fo=20, routed)          0.305     0.446    position_reg[2]
    SLICE_X12Y30         LUT4 (Prop_lut4_I0_O)        0.048     0.494 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.757     1.252    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.276     2.528 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.528    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.581ns  (logic 1.507ns (58.375%)  route 1.074ns (41.625%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE                         0.000     0.000 r  position_reg[3]/C
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  position_reg[3]/Q
                         net (fo=18, routed)          0.191     0.319    position_reg[3]
    SLICE_X13Y36         LUT4 (Prop_lut4_I3_O)        0.102     0.421 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.883     1.304    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.277     2.581 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.581    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.694ns  (logic 1.469ns (54.506%)  route 1.226ns (45.494%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE                         0.000     0.000 r  position_reg[0]/C
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  position_reg[0]/Q
                         net (fo=24, routed)          0.224     0.365    position_reg[0]
    SLICE_X12Y36         LUT4 (Prop_lut4_I1_O)        0.046     0.411 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.001     1.413    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.282     2.694 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.694    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            uut1/out_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.986ns  (logic 1.575ns (26.314%)  route 4.411ns (73.686%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=66, routed)          2.245     3.696    uut1/btnL_IBUF
    SLICE_X9Y30          LUT4 (Prop_lut4_I3_O)        0.124     3.820 r  uut1/out[63]_i_1/O
                         net (fo=64, routed)          2.166     5.986    uut1/out[63]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  uut1/out_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.449     4.790    uut1/clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  uut1/out_reg[53]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            uut1/out_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.986ns  (logic 1.575ns (26.314%)  route 4.411ns (73.686%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=66, routed)          2.245     3.696    uut1/btnL_IBUF
    SLICE_X9Y30          LUT4 (Prop_lut4_I3_O)        0.124     3.820 r  uut1/out[63]_i_1/O
                         net (fo=64, routed)          2.166     5.986    uut1/out[63]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  uut1/out_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.449     4.790    uut1/clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  uut1/out_reg[54]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            uut1/out_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.986ns  (logic 1.575ns (26.314%)  route 4.411ns (73.686%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=66, routed)          2.245     3.696    uut1/btnL_IBUF
    SLICE_X9Y30          LUT4 (Prop_lut4_I3_O)        0.124     3.820 r  uut1/out[63]_i_1/O
                         net (fo=64, routed)          2.166     5.986    uut1/out[63]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  uut1/out_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.449     4.790    uut1/clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  uut1/out_reg[55]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            uut1/out_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.986ns  (logic 1.575ns (26.314%)  route 4.411ns (73.686%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=66, routed)          2.245     3.696    uut1/btnL_IBUF
    SLICE_X9Y30          LUT4 (Prop_lut4_I3_O)        0.124     3.820 r  uut1/out[63]_i_1/O
                         net (fo=64, routed)          2.166     5.986    uut1/out[63]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  uut1/out_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.449     4.790    uut1/clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  uut1/out_reg[56]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            uut1/out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 1.575ns (26.948%)  route 4.270ns (73.052%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=66, routed)          2.245     3.696    uut1/btnL_IBUF
    SLICE_X9Y30          LUT4 (Prop_lut4_I3_O)        0.124     3.820 r  uut1/out[63]_i_1/O
                         net (fo=64, routed)          2.025     5.846    uut1/out[63]_i_1_n_0
    SLICE_X9Y43          FDRE                                         r  uut1/out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.450     4.791    uut1/clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  uut1/out_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            uut1/out_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 1.575ns (26.948%)  route 4.270ns (73.052%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=66, routed)          2.245     3.696    uut1/btnL_IBUF
    SLICE_X9Y30          LUT4 (Prop_lut4_I3_O)        0.124     3.820 r  uut1/out[63]_i_1/O
                         net (fo=64, routed)          2.025     5.846    uut1/out[63]_i_1_n_0
    SLICE_X9Y43          FDRE                                         r  uut1/out_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.450     4.791    uut1/clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  uut1/out_reg[57]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            uut1/out_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 1.575ns (26.948%)  route 4.270ns (73.052%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=66, routed)          2.245     3.696    uut1/btnL_IBUF
    SLICE_X9Y30          LUT4 (Prop_lut4_I3_O)        0.124     3.820 r  uut1/out[63]_i_1/O
                         net (fo=64, routed)          2.025     5.846    uut1/out[63]_i_1_n_0
    SLICE_X9Y43          FDRE                                         r  uut1/out_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.450     4.791    uut1/clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  uut1/out_reg[58]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            uut1/out_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 1.575ns (26.948%)  route 4.270ns (73.052%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=66, routed)          2.245     3.696    uut1/btnL_IBUF
    SLICE_X9Y30          LUT4 (Prop_lut4_I3_O)        0.124     3.820 r  uut1/out[63]_i_1/O
                         net (fo=64, routed)          2.025     5.846    uut1/out[63]_i_1_n_0
    SLICE_X9Y43          FDRE                                         r  uut1/out_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.450     4.791    uut1/clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  uut1/out_reg[59]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            uut1/out_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 1.575ns (26.948%)  route 4.270ns (73.052%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=66, routed)          2.245     3.696    uut1/btnL_IBUF
    SLICE_X9Y30          LUT4 (Prop_lut4_I3_O)        0.124     3.820 r  uut1/out[63]_i_1/O
                         net (fo=64, routed)          2.025     5.846    uut1/out[63]_i_1_n_0
    SLICE_X9Y43          FDRE                                         r  uut1/out_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.450     4.791    uut1/clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  uut1/out_reg[60]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            uut1/out_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 1.575ns (26.948%)  route 4.270ns (73.052%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=66, routed)          2.245     3.696    uut1/btnL_IBUF
    SLICE_X9Y30          LUT4 (Prop_lut4_I3_O)        0.124     3.820 r  uut1/out[63]_i_1/O
                         net (fo=64, routed)          2.025     5.846    uut1/out[63]_i_1_n_0
    SLICE_X9Y43          FDRE                                         r  uut1/out_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.450     4.791    uut1/clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  uut1/out_reg[61]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            uut1/oldL_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.219ns (22.286%)  route 0.765ns (77.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=66, routed)          0.765     0.984    uut1/btnL_IBUF
    SLICE_X9Y36          FDRE                                         r  uut1/oldL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.831     1.958    uut1/clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  uut1/oldL_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            uut1/oldR_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.219ns (22.254%)  route 0.766ns (77.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           0.766     0.985    uut1/btnR_IBUF
    SLICE_X9Y30          FDRE                                         r  uut1/oldR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.826     1.953    uut1/clk_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  uut1/oldR_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            uut1/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.264ns (25.667%)  route 0.766ns (74.333%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=66, routed)          0.766     0.985    uut1/btnL_IBUF
    SLICE_X9Y32          LUT4 (Prop_lut4_I1_O)        0.045     1.030 r  uut1/out[10]_i_1/O
                         net (fo=1, routed)           0.000     1.030    uut1/p_1_in[10]
    SLICE_X9Y32          FDRE                                         r  uut1/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.828     1.955    uut1/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  uut1/out_reg[10]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            uut1/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.267ns (25.883%)  route 0.766ns (74.117%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=66, routed)          0.766     0.985    uut1/btnL_IBUF
    SLICE_X9Y32          LUT4 (Prop_lut4_I1_O)        0.048     1.033 r  uut1/out[12]_i_1/O
                         net (fo=1, routed)           0.000     1.033    uut1/p_1_in[12]
    SLICE_X9Y32          FDRE                                         r  uut1/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.828     1.955    uut1/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  uut1/out_reg[12]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            uut1/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.264ns (24.181%)  route 0.829ns (75.819%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=66, routed)          0.829     1.048    uut1/btnL_IBUF
    SLICE_X9Y31          LUT4 (Prop_lut4_I1_O)        0.045     1.093 r  uut1/out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.093    uut1/p_1_in[2]
    SLICE_X9Y31          FDRE                                         r  uut1/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.827     1.954    uut1/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  uut1/out_reg[2]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            uut1/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.264ns (24.181%)  route 0.829ns (75.819%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=66, routed)          0.829     1.048    uut1/btnL_IBUF
    SLICE_X9Y31          LUT4 (Prop_lut4_I1_O)        0.045     1.093 r  uut1/out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.093    uut1/p_1_in[4]
    SLICE_X9Y31          FDRE                                         r  uut1/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.827     1.954    uut1/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  uut1/out_reg[4]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            uut1/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.264ns (24.010%)  route 0.837ns (75.990%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=66, routed)          0.837     1.056    uut1/btnL_IBUF
    SLICE_X9Y32          LUT4 (Prop_lut4_I1_O)        0.045     1.101 r  uut1/out[13]_i_1/O
                         net (fo=1, routed)           0.000     1.101    uut1/p_1_in[13]
    SLICE_X9Y32          FDRE                                         r  uut1/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.828     1.955    uut1/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  uut1/out_reg[13]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            uut1/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.264ns (24.010%)  route 0.837ns (75.990%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=66, routed)          0.837     1.056    uut1/btnL_IBUF
    SLICE_X9Y32          LUT4 (Prop_lut4_I1_O)        0.045     1.101 r  uut1/out[14]_i_1/O
                         net (fo=1, routed)           0.000     1.101    uut1/p_1_in[14]
    SLICE_X9Y32          FDRE                                         r  uut1/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.828     1.955    uut1/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  uut1/out_reg[14]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            uut1/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.105ns  (logic 0.268ns (24.285%)  route 0.837ns (75.715%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=66, routed)          0.837     1.056    uut1/btnL_IBUF
    SLICE_X9Y32          LUT4 (Prop_lut4_I1_O)        0.049     1.105 r  uut1/out[16]_i_1/O
                         net (fo=1, routed)           0.000     1.105    uut1/p_1_in[16]
    SLICE_X9Y32          FDRE                                         r  uut1/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.828     1.955    uut1/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  uut1/out_reg[16]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            uut1/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.107ns  (logic 0.270ns (24.421%)  route 0.837ns (75.579%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=66, routed)          0.837     1.056    uut1/btnL_IBUF
    SLICE_X9Y32          LUT4 (Prop_lut4_I1_O)        0.051     1.107 r  uut1/out[15]_i_1/O
                         net (fo=1, routed)           0.000     1.107    uut1/p_1_in[15]
    SLICE_X9Y32          FDRE                                         r  uut1/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.828     1.955    uut1/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  uut1/out_reg[15]/C





