<p><u>Hi Team - please like this page if you read this <img class="emoticon emoticon-smile" data-emoji-id="1f642" data-emoji-shortname=":slight_smile:" data-emoji-fallback="🙂" src="https://arterisip.atlassian.net/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/_/images/icons/emoticons/smile.png" width="16" height="16" data-emoticon-name="smile" alt="(smile)" />.</u></p><p><u>Results</u></p><p>Completed Audit and Engineering processes training sessions.</p><p><u>Highlights</u></p><p><u>Lowlights</u></p><p><u>Engineering Progress</u></p><ul><li>Architecture</li></ul><ul><ul><li>Symphony</li><ul><li>Holding ongoing discussions with AEs on Perfmon/Debug and Trace compatibility with CoreSight.</li><li>Updated Resiliency chapters to update terminologies and definitions used to better match with our strategy.</li><li>Worked with perf modeling team on scheduling algorithms and Performance modeling of the I-ATU.</li><li>Continued work on Credit Management. We should be closing this one soon.</li><li>Updated Credit Management Chapter in Arch Spec. To be reviewed this week.</li><li>HW 0.7 / SW 0.5 Schedule progress: 36 tasks complete and 55 started.</li></ul></ul></ul><p> </p><ul><ul><li>Ncore3.0 / Sonata</li></ul></ul><ul><ul><ul><li>Oski Interlock:</li><ul><li>Present Read acceleration architecture to Oski.</li><li>Answered multiple lists of questions from Oski.</li></ul><li>Started to document architectural actions for ACE-Lite and ACE-Lite-E Proxy Cache.</li><li>Started documenting architectural, microarchitectural, and performance requirements for blocks of NCore 3.0: System-level; AIUs, DCE, Proxy cache, DMI, DII, CMC</li><li>Updated SFI signaling document for NCore 3.0 with necessary fields.</li></ul></ul></ul><p> </p><ul><li>Software</li><ul><li>Ncore</li><ul><li>Continue to Scope Ncore performance modeling requirements for MobileEye.</li><li>Built Ncore 2.2.0-ir.4 to enable HW/SW integration testing prior to first release candidate.. </li><li>Integrated no-RTL option into Ncore tool.</li><li>Glissando APF random generator: Released 1.0</li><li>React Conductor GUI migration advances.</li><li>Working on Decaf code coverage. Managed to get the code coverage to 80%.</li><li>SmartFlow not ready for v2.2.  Will provide list of missing requirements to SmartFlow needed for potential integration into future release.</li></ul><li>Symphony</li><ul><li>Mockup of Maestro GUI : Graphical endpoint editing</li><li>GUI Data Model : Solving critical issues related to GUI element hierarchy Data Structures</li><li>Discussed the merits of the iTUBS technology with the research team involved in it.</li><li>Started the next step of technology acquisition discussions with iNoCs</li><li>Advanced the concept of Symphony and Ncore unified Performance modeling methodology as potential alternative to MobileEye requirements.</li></ul></ul></ul><p> </p><ul><li>Piano v2.2</li><ul><li>Release schedule requires finalizing Ncore flow (dependent on resolving Auto-pipe issue), updating documentation accordingly and then executing QA plan.</li><li>Completed review of Piano2.5 flow and product / AE requirements.</li></ul></ul><p> </p><ul><li>Ncore v2.0.1</li><ul><li>No new errata sourced this past week.  Still no drivers for a maintenance release; plan is to migrate all 2.0.1 customers to 2.2.</li></ul></ul><p> </p><ul><li>Ncore v2.2 (Dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11301</a>)</li></ul><ul><ul><li>Reviewed updated v2.2 checklist and updated MRD/PRD consistent with documented release process.</li><li>Verification regressions reached 2.0 levels.</li></ul></ul><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Date</strong></p></td><td class="confluenceTd"><p><strong>AIU</strong></p></td><td class="confluenceTd"><p><strong>NCB</strong></p></td><td class="confluenceTd"><p><strong>DCE</strong></p></td><td class="confluenceTd"><p><strong>DMI</strong></p></td><td class="confluenceTd"><p><strong>PSYS</strong></p></td><td class="confluenceTd"><p><strong>FSYS</strong></p></td></tr><tr><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p align="right">15-Aug</p></td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">95</p></td><td class="confluenceTd"><p align="right">90</p></td></tr><tr><td class="confluenceTd"><p align="right">16-Aug</p></td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">95</p></td><td class="confluenceTd"><p align="right">88</p></td></tr><tr><td class="confluenceTd"><p align="right">17-Aug</p></td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">92</p></td><td class="confluenceTd"><p align="right">82</p></td></tr><tr><td class="confluenceTd"><p align="right">18-Aug</p></td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">96</p></td><td class="confluenceTd"><p align="right">89</p></td></tr><tr><td class="confluenceTd"><p align="right">21-Aug</p></td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">95</p></td><td class="confluenceTd"><p align="right">90</p></td></tr></tbody></table></div><p> </p><ul><ul><li>RTL in freeze mode except for CCP bugs and Resiliency lint clean up.</li><li>Resiliency verification in progress at the system level.</li><li>RC1 trend 8/25/2017 gated by above two items.</li><li>Key Deliverables</li><ul><li>RTL Feature complete à 7/7/2017 <strong>DONE</strong></li></ul></ul></ul><ul><ul><ul><li>Resiliency Verification complete à 7/15/2017 Now 8/25/2017.  All work done except for system level verification.</li></ul></ul></ul><ul><ul><ul><li>OTT programmable depth and remaining v2.2 verification complete à 7/31/2017 <strong>DONE.</strong></li><li>DCE Snoop Filter checking - 07/20 expected completion. <strong>DONE</strong>.</li><li>NCB performance changes - 07/31 expected completion.  <strong>DONE</strong>.</li><li>Ncore v2.2 Release Candidate à 8/10/2017.  Release candidate (RC1) expected 8/25/2017.</li><li>Ncore v2.2 Release à 8/31/2017.</li></ul></ul></ul><p> </p><ul><li>Ncore v3.0</li><ul><li>Weekly meetings with Oski ongoing.</li><li>All module micro arch in progress, design team is now pretty much working on 3.0 with minimal 2.2 support</li><li>CHI BFM and CHI TB work started.</li><li>DMI stimulus and checker being worked on.</li><li>Key Deliverables</li><ul><li>TACHL intercept plan à 06/23 (<strong>DONE</strong>)</li><li>ISO2626 initial internal audit à 06/23 Engineering process documentation sent to Resiltech.  First engineering training session 8/8/2017.</li><li>Ncore 3.0 detailed schedule à 06/30  Now 8/31/2017 given late closure of scope definition and recent scope additions.</li><li>Ncore 3.0 Micro Arch complete à 09/15 (<em>RTL Coding start 8/31 depending on Arch 0.7 completion</em>).</li><li>CHI-E BFM - 08/15 expected bring up completion.  Now 8/31.  In progress.</li><li>CHI-E testbench - 08/31 expected bring up completion. In progress.</li><li>DMI scoreboard review - 07/19 expected completion.  Now 8/10/2017. Will be re-written.</li><li>DMI stimulus upgrades - 08/10 expected completion. Now 8/10/2017. Will be re-written.</li></ul></ul></ul><p> </p><ul><li>NC-LLC (ArCache)</li><ul><li>0.5 version of micro arch is done; working on 0.7 version</li><li>Oski verification can start on Oct 9.</li></ul></ul><p> </p><ul><li>SystemC Performance Model for Ncore</li><ul><li>Held multiple reviews and meetings with Synopsys and Circuit Sutra to scope performance modeling of Ncore v2.2.</li><li>Have preliminary resource, schedule and cost estimates.  Will summarize for Exec staff 8/23/2017.</li></ul></ul><p> </p><ul><li>Infrastructure</li><ul><li>New build flow under progress. DCE and DMI in progress. Seeing a lot of minor issues and trying to fix those.</li><li>Adding unit tests to infrastructure scripts to have script changes tested before they are checked in.</li><li>Adding support for SVUnit.</li></ul></ul><p> </p><ul><li>Symphony HW Design</li></ul><ul><ul><li>New address: <u>Amber Oaks Building G, 9601 Amberglen Boulevard, Suite 117, Austin, Texas 78729</u>.</li><li>Performance</li><ul><li>Sprints: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;view=detail&amp;selectedIssue=SYM-186" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;view=detail&amp;selectedIssue=SYM-186</a></li><li>Finish of Sprint VI. Added basic end-to-end credit management. Added support for arbitration schemes. Added flow control related queues in initiator. Added waveform tracer. Bug fixes.</li><li>Starting Sprint VII: credit management. Add support for read/write transactions.</li></ul><li>Design</li><ul><li>uArch: Memory Mapping. Documented solution in uArch spec. Scheduled meeting with SW team to help them start looking into memory mapping. Working with Architects to incorporate required details to Arch Spec</li><li>uArch/Arch: Documented solution for AXI narrow bus transfer </li><li>uArch: Worked on power/area analysis for PPA option #2. Work related to option #1 completed.</li></ul><li>Verification</li><ul><li>Presented Verification strategy and methodology in SMART discussion.  Great engagement with team on topics related to functional verification, CDC, Power domain validation and formal methods.</li></ul><li>Key Deliverables</li><ul><li>uArch presentation by August 17 (<strong>DONE</strong>)</li><li>Verification strategy by August 17 (<strong>DONE</strong>)</li><li>Symphony planning phase: Design and DV requirements and top level schedule by 9/30.</li><li>Perf modeling QoS support for Arch 0.7 by Sept 9/5  -&gt; finished sprint 5 (total 9 sprints)</li><li>Hiring – 2 Logic, 2 DV, 1 Physical Design.  SW expertise and interface role required.</li><ul><li>Made offer to Logic candidate and received verbal accept.</li><li>Offer extended to PD candidate.  Still waiting for answer.</li><li>Three more candidates are planned for onsite interview.</li></ul></ul></ul></ul><ul><ul><li>Top Issues</li></ul></ul><p><u>Individual Progress</u></p><ul><li>Working on SystemC plan for MobileEye with team.</li><li>Participated in TUBs 1.5 day technical presentations and business engagement discussions.</li><li>Arranged for first lecture series with Professor Ernst from TUBS.</li><li>Participated in Piano flow and 2.5 scope discussions.</li><li>Discussions with few key candidates for Symphony.</li><li>Participated in CCIX support discussions.</li><li>Continued to update and refine the documentation of our engineering processes and helped facilitate training sessions.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li><strong>Ncore 2.0.1</strong>, 2.2 and 3.0 release schedules and execution.  Improve release quality and build HW/SW Integration capability.</li><li>Build plan to support CHI-E in Ncore v3.0 with early access Q4’17 and full release Q1’18.</li><li>Symphony Architecture Definition Rev0.9 by EOY in support of Company board commitment.  HW Rev0.7/SW Rev0.5 by 9/30/2017.</li><li>Deliver production quality Piano out of engineering to enable company revenue goals.  Piano2.2 with Ncore support by 8/31/2017.</li><li>Complete NXP Audit in August with internal audit complete 8/25/2017.</li><li><em>New!</em> Add NC LLC (“ArCache”) roadmap of products with early access in Q4’17 and v1.0 in Q1’18.</li><li><em>New!</em> Deliver SystemC Performance Modeling capabilities for MobileEye EyeQ6 by 11/30/2017.</li></ul></ul><p><u>Near term deliverables</u></p><ul><li>Ncore v2.0.1 with Proxy Cache and CMC bug fixes à <strong>Done</strong> <strong>7/02/2017</strong>.</li><li>Ncore v2.2 for Renesas/Samsung AP à release candidate 8/25/2017 and full release 8/31/2017.</li><li>Symphony Scope Definition 6/30/2017 which includes scope of first release à <strong>Done 7/19/2017</strong></li><li>Piano v2.2 with Ncore support 6/30/2017.  Trend now mid-Sept based on QA testing and documentation critical path.</li><li>Symphony HW Arch Rev0.7 / SW Arch Rev0.5 à 9/30/2017.  Rev0.9 by EOY.</li><li>Ncore v3.0 Early Access Release à Target 11/22/2017;  Full Release 2/28/2018 (Pending bottom’s up schedule).</li><li>NC LLC “ArCache v1.0 à Target 11/30/2017 (Pending PRD and bottom’s up schedule).</li><li>Plan for SystemC Performance Modeling capabilities for EyeQ6 by 8/16/2017 to enable 8/23/2017 Exec Staff decision.</li></ul><p><u>2017 Travel</u>:</p><p>August Austin visit week of 8/29.</p><p> </p><p> </p>