Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:27:26 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/int_to_float_fp16/post_route_timing.rpt
| Design       : int_to_float_fp16
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
input_a[0]                     output_z[4]                    inf           
input_a[0]                     output_z[6]                    inf           
input_a[0]                     output_z[9]                    inf           
input_a[0]                     output_z[14]                   inf           
input_a[0]                     output_z[12]                   inf           
input_a[0]                     output_z[13]                   inf           
input_a[0]                     output_z[11]                   inf           
input_a[0]                     output_z[7]                    inf           
input_a[0]                     output_z[8]                    inf           
input_a[0]                     output_z[5]                    inf           
input_a[0]                     output_z[10]                   inf           
input_a[0]                     output_z[1]                    inf           
input_a[0]                     output_z[2]                    inf           
input_a[0]                     output_z[3]                    inf           
input_a[0]                     output_z[0]                    inf           
input_a[15]                    output_z[15]                   inf           



