# Single-Cycle-MIPS-Processor
## The repository has the implementation of a 32-bit single cycle MIPS processor besed on Harvard architecture. The processor consists of:
- Datapath
- Control unit 
- Memories (Data memory and Instruction memory)
