-- VHDL for IBM SMS ALD page 14.70.14.1
-- Title: SPEICAL ADDR RO CTRL
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/3/2020 9:07:46 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_70_14_1_SPEICAL_ADDR_RO_CTRL is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_BRANCH_TO_00001_ADDR_LAT:	 in STD_LOGIC;
		PS_I_CYCLE_CTRL:	 in STD_LOGIC;
		PS_LOGIC_GATE_SPECIAL_A_1:	 in STD_LOGIC;
		PS_1ST_I_O_CYCLE_CONTROL:	 in STD_LOGIC;
		PS_1401_READ_TRIGGER:	 in STD_LOGIC;
		MS_CONSOLE_INHIBIT_AR_RO:	 in STD_LOGIC;
		PS_1401_PUNCH_TRIGGER:	 in STD_LOGIC;
		PS_INTERRUPT_BRANCH:	 in STD_LOGIC;
		PS_1401_PRINT_TRIGGER:	 in STD_LOGIC;
		MS_RO_00001_INDEX_ADDR:	 out STD_LOGIC;
		MS_RO_00101_INDEX_ADDR:	 out STD_LOGIC;
		MS_RO_00201_INDEX_ADDR:	 out STD_LOGIC;
		MS_RO_FIXED_ADDR:	 out STD_LOGIC);
end ALD_14_70_14_1_SPEICAL_ADDR_RO_CTRL;

architecture behavioral of ALD_14_70_14_1_SPEICAL_ADDR_RO_CTRL is 

	signal OUT_5B_D: STD_LOGIC;
	signal OUT_4B_NoPin: STD_LOGIC;
	signal OUT_3B_G: STD_LOGIC;
	signal OUT_5C_G: STD_LOGIC;
	signal OUT_3C_C: STD_LOGIC;
	signal OUT_5E_D: STD_LOGIC;
	signal OUT_4E_R: STD_LOGIC;
	signal OUT_5F_D: STD_LOGIC;
	signal OUT_3G_C: STD_LOGIC;
	signal OUT_2H_NoPin: STD_LOGIC;
	signal OUT_1H_R: STD_LOGIC;

begin

	OUT_5B_D <= NOT(PS_BRANCH_TO_00001_ADDR_LAT AND PS_I_CYCLE_CTRL AND PS_LOGIC_GATE_SPECIAL_A_1 );
	OUT_4B_NoPin <= NOT(OUT_5B_D AND OUT_5C_G );
	OUT_3B_G <= NOT(OUT_4B_NoPin AND MS_CONSOLE_INHIBIT_AR_RO );
	OUT_5C_G <= NOT(PS_1ST_I_O_CYCLE_CONTROL AND PS_1401_READ_TRIGGER );
	OUT_3C_C <= NOT(MS_CONSOLE_INHIBIT_AR_RO AND OUT_4E_R );
	OUT_5E_D <= NOT(PS_1ST_I_O_CYCLE_CONTROL AND PS_1401_PUNCH_TRIGGER );
	OUT_4E_R <= NOT(OUT_5E_D AND OUT_5F_D );
	OUT_5F_D <= NOT(PS_I_CYCLE_CTRL AND PS_LOGIC_GATE_SPECIAL_A_1 AND PS_INTERRUPT_BRANCH );
	OUT_3G_C <= NOT(PS_1ST_I_O_CYCLE_CONTROL AND MS_CONSOLE_INHIBIT_AR_RO AND PS_1401_PRINT_TRIGGER );
	OUT_2H_NoPin <= NOT(OUT_3B_G AND OUT_3C_C AND OUT_3G_C );
	OUT_1H_R <= NOT OUT_2H_NoPin;

	MS_RO_00001_INDEX_ADDR <= OUT_3B_G;
	MS_RO_00101_INDEX_ADDR <= OUT_3C_C;
	MS_RO_00201_INDEX_ADDR <= OUT_3G_C;
	MS_RO_FIXED_ADDR <= OUT_1H_R;


end;
