--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2011-10-03, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM 
   TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP        "clk_125_eth" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;

 129692 paths analyzed, 5212 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.838ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/rx_state_0 (SLICE_X76Y88.C2), 275 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_header_buffer_dest_add_17 (FF)
  Destination:          E2M/EC/rx_state_0 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.419ns (Levels of Logic = 5)
  Clock Path Skew:      -0.337ns (1.212 - 1.549)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_header_buffer_dest_add_17 to E2M/EC/rx_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y53.BQ     Tcko                  0.471   E2M/EC/rx_header_buffer_dest_add<19>
                                                       E2M/EC/rx_header_buffer_dest_add_17
    SLICE_X100Y54.D4     net (fanout=2)        1.200   E2M/EC/rx_header_buffer_dest_add<17>
    SLICE_X100Y54.COUT   Topcyd                0.384   E2M/EC/rx_state_cmp_eq0017_wg_cy<3>
                                                       E2M/EC/rx_state_cmp_eq0017_wg_lut<3>
                                                       E2M/EC/rx_state_cmp_eq0017_wg_cy<3>
    SLICE_X100Y55.CIN    net (fanout=1)        0.000   E2M/EC/rx_state_cmp_eq0017_wg_cy<3>
    SLICE_X100Y55.DMUX   Tcind                 0.332   E2M/EC/rx_state_cmp_eq0017
                                                       E2M/EC/rx_state_cmp_eq0017_wg_cy<7>
    SLICE_X99Y77.D5      net (fanout=5)        2.291   E2M/EC/rx_state_cmp_eq0017
    SLICE_X99Y77.D       Tilo                  0.094   N556
                                                       E2M/EC/rx_ll_dst_rdy_out_mux0000311_SW0
    SLICE_X90Y85.C1      net (fanout=1)        1.338   N556
    SLICE_X90Y85.C       Tilo                  0.094   E2M/EC/rx_ll_dst_rdy_out
                                                       E2M/EC/rx_ll_dst_rdy_out_mux0000321
    SLICE_X76Y88.C2      net (fanout=2)        1.206   E2M/EC/N336
    SLICE_X76Y88.CLK     Tas                   0.009   E2M/EC/rx_state<0>
                                                       E2M/EC/rx_state_mux0000<4>185
                                                       E2M/EC/rx_state_0
    -------------------------------------------------  ---------------------------
    Total                                      7.419ns (1.384ns logic, 6.035ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_header_buffer_dest_add_8 (FF)
  Destination:          E2M/EC/rx_state_0 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.363ns (Levels of Logic = 5)
  Clock Path Skew:      -0.337ns (1.212 - 1.549)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_header_buffer_dest_add_8 to E2M/EC/rx_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y53.AQ     Tcko                  0.450   E2M/EC/rx_header_buffer_dest_add<11>
                                                       E2M/EC/rx_header_buffer_dest_add_8
    SLICE_X100Y54.B1     net (fanout=2)        1.066   E2M/EC/rx_header_buffer_dest_add<8>
    SLICE_X100Y54.COUT   Topcyb                0.483   E2M/EC/rx_state_cmp_eq0017_wg_cy<3>
                                                       E2M/EC/rx_state_cmp_eq0017_wg_lut<1>
                                                       E2M/EC/rx_state_cmp_eq0017_wg_cy<3>
    SLICE_X100Y55.CIN    net (fanout=1)        0.000   E2M/EC/rx_state_cmp_eq0017_wg_cy<3>
    SLICE_X100Y55.DMUX   Tcind                 0.332   E2M/EC/rx_state_cmp_eq0017
                                                       E2M/EC/rx_state_cmp_eq0017_wg_cy<7>
    SLICE_X99Y77.D5      net (fanout=5)        2.291   E2M/EC/rx_state_cmp_eq0017
    SLICE_X99Y77.D       Tilo                  0.094   N556
                                                       E2M/EC/rx_ll_dst_rdy_out_mux0000311_SW0
    SLICE_X90Y85.C1      net (fanout=1)        1.338   N556
    SLICE_X90Y85.C       Tilo                  0.094   E2M/EC/rx_ll_dst_rdy_out
                                                       E2M/EC/rx_ll_dst_rdy_out_mux0000321
    SLICE_X76Y88.C2      net (fanout=2)        1.206   E2M/EC/N336
    SLICE_X76Y88.CLK     Tas                   0.009   E2M/EC/rx_state<0>
                                                       E2M/EC/rx_state_mux0000<4>185
                                                       E2M/EC/rx_state_0
    -------------------------------------------------  ---------------------------
    Total                                      7.363ns (1.462ns logic, 5.901ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_header_buffer_len_9 (FF)
  Destination:          E2M/EC/rx_state_0 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.491ns (Levels of Logic = 5)
  Clock Path Skew:      -0.201ns (1.212 - 1.413)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_header_buffer_len_9 to E2M/EC/rx_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y76.BQ      Tcko                  0.450   E2M/EC/rx_header_buffer_len<11>
                                                       E2M/EC/rx_header_buffer_len_9
    SLICE_X102Y76.B3     net (fanout=3)        1.045   E2M/EC/rx_header_buffer_len<9>
    SLICE_X102Y76.COUT   Topcyb                0.501   E2M/EC/Msub__sub0000_cy<11>
                                                       E2M/EC/Msub__sub0000_lut<9>_INV_0
                                                       E2M/EC/Msub__sub0000_cy<11>
    SLICE_X102Y77.CIN    net (fanout=1)        0.000   E2M/EC/Msub__sub0000_cy<11>
    SLICE_X102Y77.AMUX   Tcina                 0.271   E2M/EC/Msub__sub0000_cy<15>
                                                       E2M/EC/Msub__sub0000_cy<15>
    SLICE_X100Y78.A1     net (fanout=1)        1.047   E2M/EC/_sub0000<12>
    SLICE_X100Y78.BMUX   Topab                 0.615   E2M/EC/N22
                                                       E2M/EC/Mcompar_rx_state_cmp_ne0012_lut<4>
                                                       E2M/EC/Mcompar_rx_state_cmp_ne0012_cy<5>
    SLICE_X90Y85.C4      net (fanout=8)        2.253   E2M/EC/rx_state_cmp_ne0012
    SLICE_X90Y85.C       Tilo                  0.094   E2M/EC/rx_ll_dst_rdy_out
                                                       E2M/EC/rx_ll_dst_rdy_out_mux0000321
    SLICE_X76Y88.C2      net (fanout=2)        1.206   E2M/EC/N336
    SLICE_X76Y88.CLK     Tas                   0.009   E2M/EC/rx_state<0>
                                                       E2M/EC/rx_state_mux0000<4>185
                                                       E2M/EC/rx_state_0
    -------------------------------------------------  ---------------------------
    Total                                      7.491ns (1.940ns logic, 5.551ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_25 (SLICE_X94Y61.D1), 143 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_25 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.726ns (Levels of Logic = 5)
  Clock Path Skew:      0.046ns (1.342 - 1.296)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_2 to E2M/EC/tx_header_buffer_dest_add_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y89.CQ      Tcko                  0.450   E2M/EC/rx_state<2>
                                                       E2M/EC/rx_state_2
    SLICE_X77Y86.D2      net (fanout=153)      1.174   E2M/EC/rx_state<2>
    SLICE_X77Y86.D       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0028
                                                       E2M/EC/rx_state_cmp_eq00281
    SLICE_X70Y87.A1      net (fanout=29)       1.292   E2M/EC/rx_state_cmp_eq0028
    SLICE_X70Y87.A       Tilo                  0.094   E2M/EC/tx_packet_payload_67_mux000014
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115111
    SLICE_X78Y85.A2      net (fanout=6)        1.120   E2M/EC/N3321
    SLICE_X78Y85.A       Tilo                  0.094   N515
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X91Y68.B1      net (fanout=4)        1.683   E2M/EC/N296
    SLICE_X91Y68.B       Tilo                  0.094   E2M/EC/N45
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X94Y61.D1      net (fanout=48)       1.603   E2M/EC/N45
    SLICE_X94Y61.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<25>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>35
                                                       E2M/EC/tx_header_buffer_dest_add_25
    -------------------------------------------------  ---------------------------
    Total                                      7.726ns (0.854ns logic, 6.872ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_25 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.658ns (Levels of Logic = 5)
  Clock Path Skew:      0.039ns (1.342 - 1.303)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_1 to E2M/EC/tx_header_buffer_dest_add_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y88.BQ      Tcko                  0.471   E2M/EC/rx_state<0>
                                                       E2M/EC/rx_state_1
    SLICE_X77Y86.D1      net (fanout=161)      1.085   E2M/EC/rx_state<1>
    SLICE_X77Y86.D       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0028
                                                       E2M/EC/rx_state_cmp_eq00281
    SLICE_X70Y87.A1      net (fanout=29)       1.292   E2M/EC/rx_state_cmp_eq0028
    SLICE_X70Y87.A       Tilo                  0.094   E2M/EC/tx_packet_payload_67_mux000014
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115111
    SLICE_X78Y85.A2      net (fanout=6)        1.120   E2M/EC/N3321
    SLICE_X78Y85.A       Tilo                  0.094   N515
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X91Y68.B1      net (fanout=4)        1.683   E2M/EC/N296
    SLICE_X91Y68.B       Tilo                  0.094   E2M/EC/N45
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X94Y61.D1      net (fanout=48)       1.603   E2M/EC/N45
    SLICE_X94Y61.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<25>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>35
                                                       E2M/EC/tx_header_buffer_dest_add_25
    -------------------------------------------------  ---------------------------
    Total                                      7.658ns (0.875ns logic, 6.783ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_25 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.643ns (Levels of Logic = 5)
  Clock Path Skew:      0.039ns (1.342 - 1.303)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_0 to E2M/EC/tx_header_buffer_dest_add_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y88.CQ      Tcko                  0.471   E2M/EC/rx_state<0>
                                                       E2M/EC/rx_state_0
    SLICE_X82Y82.B1      net (fanout=139)      1.695   E2M/EC/rx_state<0>
    SLICE_X82Y82.B       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0041
                                                       E2M/EC/tx_header_counter_mux0000<3>28
    SLICE_X78Y85.B1      net (fanout=33)       1.542   E2M/EC/rx_state_cmp_eq0018
    SLICE_X78Y85.B       Tilo                  0.094   N515
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139_SW0
    SLICE_X78Y85.A5      net (fanout=1)        0.245   N515
    SLICE_X78Y85.A       Tilo                  0.094   N515
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X91Y68.B1      net (fanout=4)        1.683   E2M/EC/N296
    SLICE_X91Y68.B       Tilo                  0.094   E2M/EC/N45
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X94Y61.D1      net (fanout=48)       1.603   E2M/EC/N45
    SLICE_X94Y61.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<25>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<25>35
                                                       E2M/EC/tx_header_buffer_dest_add_25
    -------------------------------------------------  ---------------------------
    Total                                      7.643ns (0.875ns logic, 6.768ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_35 (SLICE_X72Y95.B1), 67 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_2 (FF)
  Destination:          E2M/EC/tx_packet_payload_35 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.564ns (Levels of Logic = 5)
  Clock Path Skew:      -0.102ns (1.209 - 1.311)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_2 to E2M/EC/tx_packet_payload_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y74.CQ      Tcko                  0.450   E2M/EC/rx_mem_length<3>
                                                       E2M/EC/rx_mem_length_2
    SLICE_X72Y77.C1      net (fanout=13)       1.399   E2M/EC/rx_mem_length<2>
    SLICE_X72Y77.C       Tilo                  0.094   E2M/EC/rx_state_cmp_eq003234
                                                       E2M/EC/rx_state_cmp_eq003234
    SLICE_X73Y80.C2      net (fanout=5)        0.954   E2M/EC/rx_state_cmp_eq003234
    SLICE_X73Y80.C       Tilo                  0.094   E2M/EC/tx_state<2>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X73Y105.C5     net (fanout=19)       2.002   E2M/EC/N259
    SLICE_X73Y105.C      Tilo                  0.094   E2M/EC/tx_packet_payload_39_mux000021
                                                       E2M/EC/tx_packet_payload_32_mux0000221
    SLICE_X72Y108.D4     net (fanout=8)        0.718   E2M/EC/N343
    SLICE_X72Y108.D      Tilo                  0.094   E2M/EC/register32InternalWriteEnable
                                                       E2M/EC/tx_packet_payload_35_mux000021
    SLICE_X72Y95.B1      net (fanout=1)        1.662   E2M/EC/tx_packet_payload_35_mux000021
    SLICE_X72Y95.CLK     Tas                   0.003   E2M/EC/tx_packet_payload<37>
                                                       E2M/EC/tx_packet_payload_35_mux000047
                                                       E2M/EC/tx_packet_payload_35
    -------------------------------------------------  ---------------------------
    Total                                      7.564ns (0.829ns logic, 6.735ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_18 (FF)
  Destination:          E2M/EC/tx_packet_payload_35 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.261ns (Levels of Logic = 5)
  Clock Path Skew:      -0.099ns (1.209 - 1.308)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_18 to E2M/EC/tx_packet_payload_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y78.DQ      Tcko                  0.471   E2M/EC/rx_mem_length<18>
                                                       E2M/EC/rx_mem_length_18
    SLICE_X73Y79.D1      net (fanout=9)        1.103   E2M/EC/rx_mem_length<18>
    SLICE_X73Y79.D       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0032127
                                                       E2M/EC/rx_state_cmp_eq0032127
    SLICE_X73Y80.C1      net (fanout=5)        0.926   E2M/EC/rx_state_cmp_eq0032127
    SLICE_X73Y80.C       Tilo                  0.094   E2M/EC/tx_state<2>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X73Y105.C5     net (fanout=19)       2.002   E2M/EC/N259
    SLICE_X73Y105.C      Tilo                  0.094   E2M/EC/tx_packet_payload_39_mux000021
                                                       E2M/EC/tx_packet_payload_32_mux0000221
    SLICE_X72Y108.D4     net (fanout=8)        0.718   E2M/EC/N343
    SLICE_X72Y108.D      Tilo                  0.094   E2M/EC/register32InternalWriteEnable
                                                       E2M/EC/tx_packet_payload_35_mux000021
    SLICE_X72Y95.B1      net (fanout=1)        1.662   E2M/EC/tx_packet_payload_35_mux000021
    SLICE_X72Y95.CLK     Tas                   0.003   E2M/EC/tx_packet_payload<37>
                                                       E2M/EC/tx_packet_payload_35_mux000047
                                                       E2M/EC/tx_packet_payload_35
    -------------------------------------------------  ---------------------------
    Total                                      7.261ns (0.850ns logic, 6.411ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_7 (FF)
  Destination:          E2M/EC/tx_packet_payload_35 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.022ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (1.209 - 1.304)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_7 to E2M/EC/tx_packet_payload_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y76.AQ      Tcko                  0.471   E2M/EC/rx_mem_length<10>
                                                       E2M/EC/rx_mem_length_7
    SLICE_X72Y77.C2      net (fanout=13)       0.836   E2M/EC/rx_mem_length<7>
    SLICE_X72Y77.C       Tilo                  0.094   E2M/EC/rx_state_cmp_eq003234
                                                       E2M/EC/rx_state_cmp_eq003234
    SLICE_X73Y80.C2      net (fanout=5)        0.954   E2M/EC/rx_state_cmp_eq003234
    SLICE_X73Y80.C       Tilo                  0.094   E2M/EC/tx_state<2>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X73Y105.C5     net (fanout=19)       2.002   E2M/EC/N259
    SLICE_X73Y105.C      Tilo                  0.094   E2M/EC/tx_packet_payload_39_mux000021
                                                       E2M/EC/tx_packet_payload_32_mux0000221
    SLICE_X72Y108.D4     net (fanout=8)        0.718   E2M/EC/N343
    SLICE_X72Y108.D      Tilo                  0.094   E2M/EC/register32InternalWriteEnable
                                                       E2M/EC/tx_packet_payload_35_mux000021
    SLICE_X72Y95.B1      net (fanout=1)        1.662   E2M/EC/tx_packet_payload_35_mux000021
    SLICE_X72Y95.CLK     Tas                   0.003   E2M/EC/tx_packet_payload<37>
                                                       E2M/EC/tx_packet_payload_35_mux000047
                                                       E2M/EC/tx_packet_payload_35
    -------------------------------------------------  ---------------------------
    Total                                      7.022ns (0.850ns logic, 6.172ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y17.DIBDIL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/ethToFifoAddress_0 (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.766 - 0.571)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/ethToFifoAddress_0 to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y87.AQ         Tcko                  0.414   E2M/EC/ethToFifoAddress<3>
                                                          E2M/EC/ethToFifoAddress_0
    RAMB36_X3Y17.DIBDIL0    net (fanout=2)        0.311   E2M/EC/ethToFifoAddress<0>
    RAMB36_X3Y17.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.439ns (0.128ns logic, 0.311ns route)
                                                          (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/rx_header_buffer_src_add_32 (SLICE_X97Y59.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_header_buffer_src_add_24 (FF)
  Destination:          E2M/EC/rx_header_buffer_src_add_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (1.511 - 1.315)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_header_buffer_src_add_24 to E2M/EC/rx_header_buffer_src_add_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y60.AQ      Tcko                  0.414   E2M/EC/rx_header_buffer_src_add<27>
                                                       E2M/EC/rx_header_buffer_src_add_24
    SLICE_X97Y59.AX      net (fanout=4)        0.290   E2M/EC/rx_header_buffer_src_add<24>
    SLICE_X97Y59.CLK     Tckdi       (-Th)     0.229   E2M/EC/rx_header_buffer_src_add<35>
                                                       E2M/EC/rx_header_buffer_src_add_32
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.185ns logic, 0.290ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/rx_header_buffer_src_add_34 (SLICE_X97Y59.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_header_buffer_src_add_26 (FF)
  Destination:          E2M/EC/rx_header_buffer_src_add_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (1.511 - 1.315)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_header_buffer_src_add_26 to E2M/EC/rx_header_buffer_src_add_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y60.CQ      Tcko                  0.414   E2M/EC/rx_header_buffer_src_add<27>
                                                       E2M/EC/rx_header_buffer_src_add_26
    SLICE_X97Y59.CX      net (fanout=4)        0.288   E2M/EC/rx_header_buffer_src_add<26>
    SLICE_X97Y59.CLK     Tckdi       (-Th)     0.218   E2M/EC/rx_header_buffer_src_add<35>
                                                       E2M/EC/rx_header_buffer_src_add_34
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.196ns logic, 0.288ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X3Y15.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Location pin: RAMB36_X3Y15.CLKARDCLKU
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X2Y15.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X54Y96.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          4.900ns
  Data Path Delay:      0.769ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y96.AQ      Tcko                  0.450   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X54Y96.BX      net (fanout=1)        0.330   E2M/delayCtrl0Reset<0>
    SLICE_X54Y96.CLK     Tdick                -0.011   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.769ns (0.439ns logic, 0.330ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X54Y96.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y96.AQ      Tcko                  0.414   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X54Y96.BX      net (fanout=1)        0.303   E2M/delayCtrl0Reset<0>
    SLICE_X54Y96.CLK     Tckdi       (-Th)     0.231   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_0/SR
  Location pin: SLICE_X54Y96.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.900ns
  High pulse: 2.450ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_0/SR
  Location pin: SLICE_X54Y96.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_1/SR
  Location pin: SLICE_X54Y96.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;

 7048 paths analyzed, 2278 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.825ns.
--------------------------------------------------------------------------------

Paths for end point tm/memCount_5 (SLICE_X46Y73.C1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/paramCount (FF)
  Destination:          tm/memCount_5 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.716ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (1.192 - 1.223)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/paramCount to tm/memCount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y95.BQ      Tcko                  0.450   tm/paramCount
                                                       tm/paramCount
    SLICE_X48Y73.B3      net (fanout=8)        2.636   tm/paramCount
    SLICE_X48Y73.AMUX    Topba                 0.354   tm/N8
                                                       tm/memCount_mux0000<0>11_F
                                                       tm/memCount_mux0000<0>11
    SLICE_X48Y66.A6      net (fanout=2)        0.646   tm/N8
    SLICE_X48Y66.A       Tilo                  0.094   tm/outputMemoryWriteAdd<5>
                                                       tm/outputMemoryWriteAdd_mux0000<0>11
    SLICE_X46Y73.C1      net (fanout=15)       1.507   tm/N1
    SLICE_X46Y73.CLK     Tas                   0.029   tm/memCount<5>
                                                       tm/memCount_mux0000<0>1
                                                       tm/memCount_5
    -------------------------------------------------  ---------------------------
    Total                                      5.716ns (0.927ns logic, 4.789ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/outputMemoryWriteAdd_12 (FF)
  Destination:          tm/memCount_5 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.376ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (1.192 - 1.231)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/outputMemoryWriteAdd_12 to tm/memCount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y62.CQ      Tcko                  0.450   tm/outputMemoryWriteAdd<12>
                                                       tm/outputMemoryWriteAdd_12
    SLICE_X50Y65.A2      net (fanout=10)       0.985   tm/outputMemoryWriteAdd<12>
    SLICE_X50Y65.A       Tilo                  0.094   tm/currState_cmp_eq000870
                                                       tm/currState_cmp_eq000870
    SLICE_X50Y71.D6      net (fanout=3)        0.803   tm/currState_cmp_eq000870
    SLICE_X50Y71.D       Tilo                  0.094   tm/userRunClear
                                                       tm/currState_cmp_eq000887
    SLICE_X48Y73.A6      net (fanout=3)        0.312   tm/currState_cmp_eq0008
    SLICE_X48Y73.AMUX    Tilo                  0.362   tm/N8
                                                       tm/memCount_mux0000<0>11_G
                                                       tm/memCount_mux0000<0>11
    SLICE_X48Y66.A6      net (fanout=2)        0.646   tm/N8
    SLICE_X48Y66.A       Tilo                  0.094   tm/outputMemoryWriteAdd<5>
                                                       tm/outputMemoryWriteAdd_mux0000<0>11
    SLICE_X46Y73.C1      net (fanout=15)       1.507   tm/N1
    SLICE_X46Y73.CLK     Tas                   0.029   tm/memCount<5>
                                                       tm/memCount_mux0000<0>1
                                                       tm/memCount_5
    -------------------------------------------------  ---------------------------
    Total                                      5.376ns (1.123ns logic, 4.253ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/outputMemoryWriteAdd_9 (FF)
  Destination:          tm/memCount_5 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.322ns (Levels of Logic = 5)
  Clock Path Skew:      -0.037ns (1.192 - 1.229)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/outputMemoryWriteAdd_9 to tm/memCount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y63.DQ      Tcko                  0.450   tm/outputMemoryWriteAdd<9>
                                                       tm/outputMemoryWriteAdd_9
    SLICE_X50Y65.A1      net (fanout=10)       0.931   tm/outputMemoryWriteAdd<9>
    SLICE_X50Y65.A       Tilo                  0.094   tm/currState_cmp_eq000870
                                                       tm/currState_cmp_eq000870
    SLICE_X50Y71.D6      net (fanout=3)        0.803   tm/currState_cmp_eq000870
    SLICE_X50Y71.D       Tilo                  0.094   tm/userRunClear
                                                       tm/currState_cmp_eq000887
    SLICE_X48Y73.A6      net (fanout=3)        0.312   tm/currState_cmp_eq0008
    SLICE_X48Y73.AMUX    Tilo                  0.362   tm/N8
                                                       tm/memCount_mux0000<0>11_G
                                                       tm/memCount_mux0000<0>11
    SLICE_X48Y66.A6      net (fanout=2)        0.646   tm/N8
    SLICE_X48Y66.A       Tilo                  0.094   tm/outputMemoryWriteAdd<5>
                                                       tm/outputMemoryWriteAdd_mux0000<0>11
    SLICE_X46Y73.C1      net (fanout=15)       1.507   tm/N1
    SLICE_X46Y73.CLK     Tas                   0.029   tm/memCount<5>
                                                       tm/memCount_mux0000<0>1
                                                       tm/memCount_5
    -------------------------------------------------  ---------------------------
    Total                                      5.322ns (1.123ns logic, 4.199ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point tm/challenge_8_0 (SLICE_X40Y61.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/inputMemoryReadDataValidPipeline_1 (FF)
  Destination:          tm/challenge_8_0 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.613ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (1.206 - 1.265)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/inputMemoryReadDataValidPipeline_1 to tm/challenge_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y85.BQ      Tcko                  0.471   E2M/EC/inputMemoryReadDataValidPipeline<1>
                                                       E2M/EC/inputMemoryReadDataValidPipeline_1
    SLICE_X54Y102.A6     net (fanout=17)       2.190   E2M/EC/inputMemoryReadDataValidPipeline<1>
    SLICE_X54Y102.A      Tilo                  0.094   inputMemoryReadData<0>
                                                       E2M/EC/inputMemoryReadData<0>1
    SLICE_X40Y61.AX      net (fanout=16)       2.870   inputMemoryReadData<0>
    SLICE_X40Y61.CLK     Tdick                -0.012   tm/challenge_8_3
                                                       tm/challenge_8_0
    -------------------------------------------------  ---------------------------
    Total                                      5.613ns (0.553ns logic, 5.060ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterUserSide (FF)
  Destination:          tm/challenge_8_0 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.323ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (1.206 - 1.194)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterUserSide to tm/challenge_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y82.AQ      Tcko                  0.471   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    SLICE_X54Y102.A5     net (fanout=43)       1.900   E2M/EC/userRunRegisterUserSide
    SLICE_X54Y102.A      Tilo                  0.094   inputMemoryReadData<0>
                                                       E2M/EC/inputMemoryReadData<0>1
    SLICE_X40Y61.AX      net (fanout=16)       2.870   inputMemoryReadData<0>
    SLICE_X40Y61.CLK     Tdick                -0.012   tm/challenge_8_3
                                                       tm/challenge_8_0
    -------------------------------------------------  ---------------------------
    Total                                      5.323ns (0.553ns logic, 4.770ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0 (FF)
  Destination:          tm/challenge_8_0 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.231ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (1.206 - 1.303)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0 to tm/challenge_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y106.AQ     Tcko                  0.471   E2M/EC/inputMemoryExternalReadData<3>
                                                       E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0
    SLICE_X54Y102.A4     net (fanout=1)        0.808   E2M/EC/inputMemoryExternalReadData<0>
    SLICE_X54Y102.A      Tilo                  0.094   inputMemoryReadData<0>
                                                       E2M/EC/inputMemoryReadData<0>1
    SLICE_X40Y61.AX      net (fanout=16)       2.870   inputMemoryReadData<0>
    SLICE_X40Y61.CLK     Tdick                -0.012   tm/challenge_8_3
                                                       tm/challenge_8_0
    -------------------------------------------------  ---------------------------
    Total                                      4.231ns (0.553ns logic, 3.678ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point tm/challenge_0_0 (SLICE_X40Y62.AX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/inputMemoryReadDataValidPipeline_1 (FF)
  Destination:          tm/challenge_0_0 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.610ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (1.204 - 1.265)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/inputMemoryReadDataValidPipeline_1 to tm/challenge_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y85.BQ      Tcko                  0.471   E2M/EC/inputMemoryReadDataValidPipeline<1>
                                                       E2M/EC/inputMemoryReadDataValidPipeline_1
    SLICE_X54Y102.A6     net (fanout=17)       2.190   E2M/EC/inputMemoryReadDataValidPipeline<1>
    SLICE_X54Y102.A      Tilo                  0.094   inputMemoryReadData<0>
                                                       E2M/EC/inputMemoryReadData<0>1
    SLICE_X40Y62.AX      net (fanout=16)       2.867   inputMemoryReadData<0>
    SLICE_X40Y62.CLK     Tdick                -0.012   tm/challenge_0_3
                                                       tm/challenge_0_0
    -------------------------------------------------  ---------------------------
    Total                                      5.610ns (0.553ns logic, 5.057ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterUserSide (FF)
  Destination:          tm/challenge_0_0 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.320ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (1.204 - 1.194)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterUserSide to tm/challenge_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y82.AQ      Tcko                  0.471   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    SLICE_X54Y102.A5     net (fanout=43)       1.900   E2M/EC/userRunRegisterUserSide
    SLICE_X54Y102.A      Tilo                  0.094   inputMemoryReadData<0>
                                                       E2M/EC/inputMemoryReadData<0>1
    SLICE_X40Y62.AX      net (fanout=16)       2.867   inputMemoryReadData<0>
    SLICE_X40Y62.CLK     Tdick                -0.012   tm/challenge_0_3
                                                       tm/challenge_0_0
    -------------------------------------------------  ---------------------------
    Total                                      5.320ns (0.553ns logic, 4.767ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0 (FF)
  Destination:          tm/challenge_0_0 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.228ns (Levels of Logic = 1)
  Clock Path Skew:      -0.099ns (1.204 - 1.303)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0 to tm/challenge_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y106.AQ     Tcko                  0.471   E2M/EC/inputMemoryExternalReadData<3>
                                                       E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0
    SLICE_X54Y102.A4     net (fanout=1)        0.808   E2M/EC/inputMemoryExternalReadData<0>
    SLICE_X54Y102.A      Tilo                  0.094   inputMemoryReadData<0>
                                                       E2M/EC/inputMemoryReadData<0>1
    SLICE_X40Y62.AX      net (fanout=16)       2.867   inputMemoryReadData<0>
    SLICE_X40Y62.CLK     Tdick                -0.012   tm/challenge_0_3
                                                       tm/challenge_0_0
    -------------------------------------------------  ---------------------------
    Total                                      4.228ns (0.553ns logic, 3.675ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tm/mp/buffer_1 (SLICE_X40Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/challenge_0_1 (FF)
  Destination:          tm/mp/buffer_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 0)
  Clock Path Skew:      0.176ns (1.380 - 1.204)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tm/challenge_0_1 to tm/mp/buffer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y62.BQ      Tcko                  0.433   tm/challenge_0_3
                                                       tm/challenge_0_1
    SLICE_X40Y59.BX      net (fanout=1)        0.418   tm/challenge_0_1
    SLICE_X40Y59.CLK     Tckdi       (-Th)     0.242   tm/mp/buffer<3>
                                                       tm/mp/buffer_1
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.191ns logic, 0.418ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point tm/mp/buffer_43 (SLICE_X36Y102.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/challenge_5_3 (FF)
  Destination:          tm/mp/buffer_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.564 - 0.507)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tm/challenge_5_3 to tm/mp/buffer_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y102.DQ     Tcko                  0.433   tm/challenge_5_3
                                                       tm/challenge_5_3
    SLICE_X36Y102.DX     net (fanout=1)        0.292   tm/challenge_5_3
    SLICE_X36Y102.CLK    Tckdi       (-Th)     0.230   tm/mp/buffer<43>
                                                       tm/mp/buffer_43
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.203ns logic, 0.292ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point tm/mp/buffer_47 (SLICE_X36Y104.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/challenge_5_7 (FF)
  Destination:          tm/mp/buffer_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.559 - 0.502)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tm/challenge_5_7 to tm/mp/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.DQ     Tcko                  0.433   tm/challenge_5_7
                                                       tm/challenge_5_7
    SLICE_X36Y104.DX     net (fanout=1)        0.292   tm/challenge_5_7
    SLICE_X36Y104.CLK    Tckdi       (-Th)     0.230   tm/mp/buffer<47>
                                                       tm/mp/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.203ns logic, 0.292ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X3Y15.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBU
  Location pin: RAMB36_X3Y15.CLKBWRCLKU
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X2Y15.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;

 10 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y17.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.696 - 0.667)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X93Y80.DQ             Tcko                  0.450   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.ENARDENL       net (fanout=2)        0.909   E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.REGCLKARDRCLKL Trcck_RDEN            0.478   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             1.837ns (0.928ns logic, 0.909ns route)
                                                              (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.708 - 0.667)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y80.DQ         Tcko                  0.450   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.ENARDENL   net (fanout=2)        0.909   E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.CLKARDCLKL Trcck_RDEN            0.478   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.837ns (0.928ns logic, 0.909ns route)
                                                          (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.815ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (0.699 - 0.634)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y90.AQ         Tcko                  0.471   E2M/EC/sysACEToFifoWrite
                                                          E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.ENBWRENL   net (fanout=2)        0.866   E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.CLKBWRCLKL Trcck_WREN            0.478   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.815ns (0.949ns logic, 0.866ns route)
                                                          (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_0 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.564ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.699 - 0.647)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_0 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y87.AQ         Tcko                  0.471   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_0
    RAMB36_X3Y18.DIBDIL0    net (fanout=3)        0.751   E2M/EC/sysACE_MPADD<0>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.564ns (0.813ns logic, 0.751ns route)
                                                          (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_2 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.682ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.752 - 0.602)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_2 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y87.CQ         Tcko                  0.433   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_2
    RAMB36_X3Y18.DIBDIL2    net (fanout=3)        0.535   E2M/EC/sysACE_MPADD<2>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.682ns (0.147ns logic, 0.535ns route)
                                                          (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_6 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.693ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.752 - 0.602)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_6 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y87.CQ         Tcko                  0.414   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_6
    RAMB36_X3Y18.DIBDIL6    net (fanout=3)        0.565   E2M/EC/sysACE_MPADD<6>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.693ns (0.128ns logic, 0.565ns route)
                                                          (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_4 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.694ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.752 - 0.602)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_4 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y87.AQ         Tcko                  0.414   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_4
    RAMB36_X3Y18.DIBDIL4    net (fanout=3)        0.566   E2M/EC/sysACE_MPADD<4>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.694ns (0.128ns logic, 0.566ns route)
                                                          (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_WRCLK)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Location pin: RAMB36_X3Y17.CLKARDCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.382ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.200ns
  Low pulse: 15.100ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: E2M/EC/sysACE_MPWE/CLK
  Logical resource: E2M/EC/sysACE_MPWE/CK
  Location pin: SLICE_X92Y84.CLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.895ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.545ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.895ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y84.AQ      Tcko                  0.471   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.490   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.934   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.895ns (2.405ns logic, 1.490ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.581ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      3.581ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y84.AQ      Tcko                  0.433   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.371   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.777   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (2.210ns logic, 1.371ns route)
                                                       (61.7% logic, 38.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.019ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.421ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.019ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y90.AQ      Tcko                  0.450   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.616   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.953   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      4.019ns (2.403ns logic, 1.616ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.694ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      3.694ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y90.AQ      Tcko                  0.414   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.487   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.793   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.694ns (2.207ns logic, 1.487ns route)
                                                       (59.7% logic, 40.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.650ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL9), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.510ns (requirement - data path)
  Source:               sysACE_MPDATA<9> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.650ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<9> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L5.I                    Tiopi                 0.905   sysACE_MPDATA<9>
                                                          sysACE_MPDATA<9>
                                                          E2M/EC/sysACEIO/IOBUF_B9/IBUF
    RAMB36_X3Y18.DIADIL9    net (fanout=1)        1.403   E2M/EC/sysACE_MPDATA_Out<9>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.650ns (1.247ns logic, 1.403ns route)
                                                          (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL11), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.727ns (requirement - data path)
  Source:               sysACE_MPDATA<11> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.433ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<11> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    K6.I                    Tiopi                 0.901   sysACE_MPDATA<11>
                                                          sysACE_MPDATA<11>
                                                          E2M/EC/sysACEIO/IOBUF_B11/IBUF
    RAMB36_X3Y18.DIADIL11   net (fanout=1)        1.190   E2M/EC/sysACE_MPDATA_Out<11>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.433ns (1.243ns logic, 1.190ns route)
                                                          (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL2), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.737ns (requirement - data path)
  Source:               sysACE_MPDATA<2> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.423ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<2> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J7.I                    Tiopi                 0.915   sysACE_MPDATA<2>
                                                          sysACE_MPDATA<2>
                                                          E2M/EC/sysACEIO/IOBUF_B2/IBUF
    RAMB36_X3Y18.DIADIL2    net (fanout=1)        1.166   E2M/EC/sysACE_MPDATA_Out<2>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.423ns (1.257ns logic, 1.166ns route)
                                                          (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL15), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.490ns (data path)
  Source:               sysACE_MPDATA<15> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.490ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<15> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J6.I                    Tiopi                 0.876   sysACE_MPDATA<15>
                                                          sysACE_MPDATA<15>
                                                          E2M/EC/sysACEIO/IOBUF_B15/IBUF
    RAMB36_X3Y18.DIADIL15   net (fanout=1)        0.900   E2M/EC/sysACE_MPDATA_Out<15>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.490ns (0.590ns logic, 0.900ns route)
                                                          (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X92Y90.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.508ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACEToFifoWrite (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.508ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACEToFifoWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X92Y90.A4      net (fanout=2)        0.779   E2M/EC/fromSysACEFifoFull
    SLICE_X92Y90.CLK     Tah         (-Th)     0.219   E2M/EC/sysACEToFifoWrite
                                                       E2M/EC/sysACEToFifoWrite_mux00001
                                                       E2M/EC/sysACEToFifoWrite
    -------------------------------------------------  ---------------------------
    Total                                      1.508ns (0.729ns logic, 0.779ns route)
                                                       (48.3% logic, 51.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACE_state_FSM_FFd1 (SLICE_X93Y84.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACE_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.510ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACE_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X93Y84.A6      net (fanout=2)        0.759   E2M/EC/fromSysACEFifoFull
    SLICE_X93Y84.CLK     Tah         (-Th)     0.197   E2M/EC/sysACE_state_FSM_FFd1
                                                       E2M/EC/sysACE_state_FSM_FFd1-In1
                                                       E2M/EC/sysACE_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.510ns (0.751ns logic, 0.759ns route)
                                                       (49.7% logic, 50.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 
7.9 ns HIGH 50%;

 1872 paths analyzed, 437 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.313ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.363ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.598 - 1.513)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y194.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<4>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4
    TEMAC_X0Y0.PHYEMAC0RXD4  net (fanout=1)        6.596   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<4>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.363ns (0.767ns logic, 6.596ns route)
                                                           (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXER), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.026ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.598 - 1.505)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y186.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXER  net (fanout=1)        6.259   E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_ERROR         0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.026ns (0.767ns logic, 6.259ns route)
                                                           (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      6.699ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.598 - 1.513)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y195.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<3>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3
    TEMAC_X0Y0.PHYEMAC0RXD3  net (fanout=1)        5.932   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<3>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.699ns (0.767ns logic, 5.932ns route)
                                                           (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd3 (SLICE_X101Y105.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (0.707 - 0.660)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd2 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y105.AQ    Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd2
    SLICE_X101Y105.A6    net (fanout=21)       0.269   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd2
    SLICE_X101Y105.CLK   Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd3
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd3-In1
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.217ns logic, 0.269ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_10 (SLICE_X106Y109.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.150 - 0.114)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_10 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y109.CQ    Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_10
    SLICE_X106Y109.CX    net (fanout=5)        0.303   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<10>
    SLICE_X106Y109.CLK   Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.196ns logic, 0.303ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_5 (SLICE_X106Y108.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.157 - 0.121)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_5 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y108.BQ    Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_5
    SLICE_X106Y108.BX    net (fanout=5)        0.320   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<5>
    SLICE_X106Y108.CLK   Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.183ns logic, 0.320ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X3Y21.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL
  Location pin: RAMB36_X3Y21.REGCLKARDRCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAU
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAU
  Location pin: RAMB36_X3Y21.CLKARDCLKU
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.179ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X78Y39.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y44.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X78Y39.AX      net (fanout=2)        0.737   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X78Y39.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.179ns (0.442ns logic, 0.737ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X90Y39.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y39.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X90Y39.D4      net (fanout=2)        0.391   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X90Y39.CLK     Tas                   0.028   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.478ns logic, 0.391ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (SLICE_X78Y34.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.865ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y34.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X78Y34.D4      net (fanout=2)        0.387   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X78Y34.CLK     Tas                   0.028   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.478ns logic, 0.387ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X79Y34.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y34.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X79Y34.CX      net (fanout=2)        0.156   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X79Y34.CLK     Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.196ns logic, 0.156ns route)
                                                       (55.7% logic, 44.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X90Y46.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y46.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X90Y46.AX      net (fanout=1)        0.175   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X90Y46.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.185ns logic, 0.175ns route)
                                                       (51.4% logic, 48.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X91Y39.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y39.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X91Y39.DX      net (fanout=2)        0.292   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X91Y39.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.195ns logic, 0.292ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.739ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X74Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.739ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y46.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X80Y55.C6      net (fanout=3)        1.466   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X80Y55.CMUX    Tilo                  0.376   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X74Y63.SR      net (fanout=1)        0.881   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X74Y63.CLK     Tsrck                 0.545   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      3.739ns (1.392ns logic, 2.347ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X80Y54.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.290ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y46.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X80Y54.B2      net (fanout=3)        1.474   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X80Y54.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X80Y54.A5      net (fanout=1)        0.244   N20
    SLICE_X80Y54.CLK     Tas                   0.007   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.290ns (0.572ns logic, 1.718ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X97Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.096ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y46.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X97Y46.BX      net (fanout=3)        0.636   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X97Y46.CLK     Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.096ns (0.460ns logic, 0.636ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X97Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y46.DQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X97Y46.BX      net (fanout=3)        0.585   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X97Y46.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.202ns logic, 0.585ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X80Y54.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.882ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y46.DQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X80Y54.B2      net (fanout=3)        1.357   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X80Y54.B       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X80Y54.A5      net (fanout=1)        0.224   N20
    SLICE_X80Y54.CLK     Tah         (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.882ns (0.301ns logic, 1.581ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X74Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.145ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y46.DQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X80Y55.C6      net (fanout=3)        1.349   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X80Y55.CMUX    Tilo                  0.346   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X74Y63.SR      net (fanout=1)        0.810   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X74Y63.CLK     Tcksr       (-Th)    -0.207   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      3.145ns (0.986ns logic, 2.159ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.635ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11 (SLICE_X105Y39.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.635ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y46.DQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y46.B5     net (fanout=2)        0.564   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y46.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X104Y37.A1     net (fanout=2)        1.391   N0
    SLICE_X104Y37.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X104Y46.A6     net (fanout=13)       0.912   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X104Y46.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X105Y39.CE     net (fanout=4)        0.807   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X105Y39.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      4.635ns (0.961ns logic, 3.674ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3 (SLICE_X102Y38.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.489ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y46.DQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y46.B5     net (fanout=2)        0.564   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y46.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X104Y37.A1     net (fanout=2)        1.391   N0
    SLICE_X104Y37.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X104Y46.A6     net (fanout=13)       0.912   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X104Y46.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X102Y38.CE     net (fanout=4)        0.661   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X102Y38.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.489ns (0.961ns logic, 3.528ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4 (SLICE_X102Y38.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.489ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y46.DQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y46.B5     net (fanout=2)        0.564   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y46.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X104Y37.A1     net (fanout=2)        1.391   N0
    SLICE_X104Y37.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X104Y46.A6     net (fanout=13)       0.912   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X104Y46.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X102Y38.CE     net (fanout=4)        0.661   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X102Y38.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      4.489ns (0.961ns logic, 3.528ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7 (SLICE_X103Y48.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.573ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y46.DQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X103Y48.C5     net (fanout=2)        0.354   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X103Y48.CLK    Tah         (-Th)     0.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7-In1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      0.573ns (0.219ns logic, 0.354ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X90Y38.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.658ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y39.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X90Y38.AX      net (fanout=1)        0.473   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X90Y38.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.185ns logic, 0.473ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X86Y51.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.819ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.819ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y46.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    SLICE_X86Y51.DX      net (fanout=1)        0.624   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    SLICE_X86Y51.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.819ns (0.195ns logic, 0.624ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.044ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (SLICE_X94Y30.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.945ns (Levels of Logic = 0)
  Clock Path Skew:      -0.017ns (0.139 - 0.156)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y31.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4
    SLICE_X94Y30.AX      net (fanout=1)        0.503   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X94Y30.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.945ns (0.442ns logic, 0.503ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (SLICE_X100Y28.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.122 - 0.123)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y29.AQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8
    SLICE_X100Y28.AX     net (fanout=1)        0.474   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<8>
    SLICE_X100Y28.CLK    Tdick                -0.012   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.459ns logic, 0.474ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (SLICE_X94Y30.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      -0.017ns (0.139 - 0.156)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y31.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6
    SLICE_X94Y30.CX      net (fanout=1)        0.322   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X94Y30.CLK     Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.454ns logic, 0.322ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X100Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.010ns (0.141 - 0.131)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y26.BQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1
    SLICE_X100Y26.BX     net (fanout=1)        0.282   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<1>
    SLICE_X100Y26.CLK    Tckdi       (-Th)     0.242   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.172ns logic, 0.282ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (SLICE_X100Y28.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.015ns (0.130 - 0.115)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y29.BQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9
    SLICE_X100Y28.BX     net (fanout=1)        0.268   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X100Y28.CLK    Tckdi       (-Th)     0.242   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.191ns logic, 0.268ns route)
                                                       (41.6% logic, 58.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (SLICE_X100Y26.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.010ns (0.141 - 0.131)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y26.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0
    SLICE_X100Y26.AX     net (fanout=1)        0.282   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<0>
    SLICE_X100Y26.CLK    Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.178ns logic, 0.282ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.095ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X95Y108.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y108.AQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X95Y108.DX     net (fanout=2)        0.643   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X95Y108.CLK    Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.452ns logic, 0.643ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X95Y108.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y108.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X95Y108.DX     net (fanout=2)        0.592   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X95Y108.CLK    Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.195ns logic, 0.592ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.019ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X95Y109.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.114 - 0.130)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y108.DQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X95Y109.BX     net (fanout=1)        0.482   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X95Y109.CLK    Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.439ns logic, 0.482ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X105Y114.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.916ns (Levels of Logic = 0)
  Clock Path Skew:      -0.049ns (0.658 - 0.707)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y114.CQ    Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10
    SLICE_X105Y114.CX    net (fanout=1)        0.462   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<10>
    SLICE_X105Y114.CLK   Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    -------------------------------------------------  ---------------------------
    Total                                      0.916ns (0.454ns logic, 0.462ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (SLICE_X102Y112.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.939ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.677 - 0.699)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y112.CQ    Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2
    SLICE_X102Y112.CX    net (fanout=1)        0.485   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<2>
    SLICE_X102Y112.CLK   Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (0.454ns logic, 0.485ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X102Y112.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.078ns (0.728 - 0.650)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y112.BQ    Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1
    SLICE_X102Y112.BX    net (fanout=1)        0.302   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<1>
    SLICE_X102Y112.CLK   Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.183ns logic, 0.302ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X99Y113.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.049ns (0.664 - 0.615)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y114.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4
    SLICE_X99Y113.AX     net (fanout=1)        0.281   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<4>
    SLICE_X99Y113.CLK    Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.185ns logic, 0.281ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X102Y112.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.078ns (0.728 - 0.650)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y112.DQ    Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3
    SLICE_X102Y112.DX    net (fanout=1)        0.302   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
    SLICE_X102Y112.CLK   Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.195ns logic, 0.302ns route)
                                                       (39.2% logic, 60.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;

 47076 paths analyzed, 603 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.392ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_39 (SLICE_X73Y94.B2), 25 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_11 (FF)
  Destination:          E2M/EC/tx_packet_payload_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.392ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_11 to E2M/EC/tx_packet_payload_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y73.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<12>
                                                       E2M/EC/tx_curr_bytes_left_11
    SLICE_X70Y70.A1      net (fanout=6)        1.077   E2M/EC/tx_curr_bytes_left<11>
    SLICE_X70Y70.A       Tilo                  0.094   N417
                                                       E2M/EC/tx_state_cmp_eq0027127
    SLICE_X76Y69.A2      net (fanout=1)        1.085   E2M/EC/tx_state_cmp_eq0027127
    SLICE_X76Y69.A       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X76Y81.B4      net (fanout=27)       1.182   E2M/EC/tx_state_cmp_eq0027
    SLICE_X76Y81.B       Tilo                  0.094   E2M/EC/N188
                                                       E2M/EC/tx_header_counter_mux0000<0>21
    SLICE_X76Y81.A1      net (fanout=3)        1.021   E2M/EC/N188
    SLICE_X76Y81.A       Tilo                  0.094   E2M/EC/N188
                                                       E2M/EC/tx_packet_payload_32_mux000017
    SLICE_X73Y94.A4      net (fanout=1)        1.153   E2M/EC/tx_header_counter_mux0000<0>107
    SLICE_X73Y94.A       Tilo                  0.094   E2M/EC/tx_packet_payload<40>
                                                       E2M/EC/tx_packet_payload_32_mux00001114
    SLICE_X73Y94.B2      net (fanout=8)        0.927   E2M/EC/N7
    SLICE_X73Y94.CLK     Tas                   0.027   E2M/EC/tx_packet_payload<40>
                                                       E2M/EC/tx_packet_payload_39_mux000047
                                                       E2M/EC/tx_packet_payload_39
    -------------------------------------------------  ---------------------------
    Total                                      7.392ns (0.947ns logic, 6.445ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_10 (FF)
  Destination:          E2M/EC/tx_packet_payload_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.299ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_10 to E2M/EC/tx_packet_payload_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y68.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<10>
                                                       E2M/EC/tx_curr_bytes_left_10
    SLICE_X70Y70.A2      net (fanout=6)        0.984   E2M/EC/tx_curr_bytes_left<10>
    SLICE_X70Y70.A       Tilo                  0.094   N417
                                                       E2M/EC/tx_state_cmp_eq0027127
    SLICE_X76Y69.A2      net (fanout=1)        1.085   E2M/EC/tx_state_cmp_eq0027127
    SLICE_X76Y69.A       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X76Y81.B4      net (fanout=27)       1.182   E2M/EC/tx_state_cmp_eq0027
    SLICE_X76Y81.B       Tilo                  0.094   E2M/EC/N188
                                                       E2M/EC/tx_header_counter_mux0000<0>21
    SLICE_X76Y81.A1      net (fanout=3)        1.021   E2M/EC/N188
    SLICE_X76Y81.A       Tilo                  0.094   E2M/EC/N188
                                                       E2M/EC/tx_packet_payload_32_mux000017
    SLICE_X73Y94.A4      net (fanout=1)        1.153   E2M/EC/tx_header_counter_mux0000<0>107
    SLICE_X73Y94.A       Tilo                  0.094   E2M/EC/tx_packet_payload<40>
                                                       E2M/EC/tx_packet_payload_32_mux00001114
    SLICE_X73Y94.B2      net (fanout=8)        0.927   E2M/EC/N7
    SLICE_X73Y94.CLK     Tas                   0.027   E2M/EC/tx_packet_payload<40>
                                                       E2M/EC/tx_packet_payload_39_mux000047
                                                       E2M/EC/tx_packet_payload_39
    -------------------------------------------------  ---------------------------
    Total                                      7.299ns (0.947ns logic, 6.352ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_6 (FF)
  Destination:          E2M/EC/tx_packet_payload_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.161ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_6 to E2M/EC/tx_packet_payload_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y66.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_6
    SLICE_X68Y67.D1      net (fanout=6)        1.070   E2M/EC/tx_curr_bytes_left<6>
    SLICE_X68Y67.D       Tilo                  0.094   E2M/EC/tx_state_cmp_eq002734
                                                       E2M/EC/tx_state_cmp_eq002734
    SLICE_X76Y69.A5      net (fanout=1)        0.861   E2M/EC/tx_state_cmp_eq002734
    SLICE_X76Y69.A       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X76Y81.B4      net (fanout=27)       1.182   E2M/EC/tx_state_cmp_eq0027
    SLICE_X76Y81.B       Tilo                  0.094   E2M/EC/N188
                                                       E2M/EC/tx_header_counter_mux0000<0>21
    SLICE_X76Y81.A1      net (fanout=3)        1.021   E2M/EC/N188
    SLICE_X76Y81.A       Tilo                  0.094   E2M/EC/N188
                                                       E2M/EC/tx_packet_payload_32_mux000017
    SLICE_X73Y94.A4      net (fanout=1)        1.153   E2M/EC/tx_header_counter_mux0000<0>107
    SLICE_X73Y94.A       Tilo                  0.094   E2M/EC/tx_packet_payload<40>
                                                       E2M/EC/tx_packet_payload_32_mux00001114
    SLICE_X73Y94.B2      net (fanout=8)        0.927   E2M/EC/N7
    SLICE_X73Y94.CLK     Tas                   0.027   E2M/EC/tx_packet_payload<40>
                                                       E2M/EC/tx_packet_payload_39_mux000047
                                                       E2M/EC/tx_packet_payload_39
    -------------------------------------------------  ---------------------------
    Total                                      7.161ns (0.947ns logic, 6.214ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_37 (SLICE_X52Y87.C2), 75 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_11 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.364ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_11 to E2M/EC/tx_header_buffer_src_add_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y73.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<12>
                                                       E2M/EC/tx_curr_bytes_left_11
    SLICE_X70Y70.A1      net (fanout=6)        1.077   E2M/EC/tx_curr_bytes_left<11>
    SLICE_X70Y70.A       Tilo                  0.094   N417
                                                       E2M/EC/tx_state_cmp_eq0027127
    SLICE_X76Y69.A2      net (fanout=1)        1.085   E2M/EC/tx_state_cmp_eq0027127
    SLICE_X76Y69.A       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X76Y69.B6      net (fanout=27)       0.198   E2M/EC/tx_state_cmp_eq0027
    SLICE_X76Y69.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X70Y78.A4      net (fanout=91)       1.284   E2M/EC/N305
    SLICE_X70Y78.AMUX    Tilo                  0.374   N208
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_G
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X48Y85.A3      net (fanout=1)        1.344   N517
    SLICE_X48Y85.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X52Y87.C2      net (fanout=24)       1.167   E2M/EC/N1631
    SLICE_X52Y87.CLK     Tas                   0.009   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<37>1
                                                       E2M/EC/tx_header_buffer_src_add_37
    -------------------------------------------------  ---------------------------
    Total                                      7.364ns (1.209ns logic, 6.155ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_11 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.363ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_11 to E2M/EC/tx_header_buffer_src_add_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y73.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<12>
                                                       E2M/EC/tx_curr_bytes_left_11
    SLICE_X70Y70.A1      net (fanout=6)        1.077   E2M/EC/tx_curr_bytes_left<11>
    SLICE_X70Y70.A       Tilo                  0.094   N417
                                                       E2M/EC/tx_state_cmp_eq0027127
    SLICE_X76Y69.A2      net (fanout=1)        1.085   E2M/EC/tx_state_cmp_eq0027127
    SLICE_X76Y69.A       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X76Y69.B6      net (fanout=27)       0.198   E2M/EC/tx_state_cmp_eq0027
    SLICE_X76Y69.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X70Y78.B4      net (fanout=91)       1.286   E2M/EC/N305
    SLICE_X70Y78.AMUX    Topba                 0.371   N208
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_F
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X48Y85.A3      net (fanout=1)        1.344   N517
    SLICE_X48Y85.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X52Y87.C2      net (fanout=24)       1.167   E2M/EC/N1631
    SLICE_X52Y87.CLK     Tas                   0.009   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<37>1
                                                       E2M/EC/tx_header_buffer_src_add_37
    -------------------------------------------------  ---------------------------
    Total                                      7.363ns (1.206ns logic, 6.157ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_10 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.271ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_10 to E2M/EC/tx_header_buffer_src_add_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y68.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<10>
                                                       E2M/EC/tx_curr_bytes_left_10
    SLICE_X70Y70.A2      net (fanout=6)        0.984   E2M/EC/tx_curr_bytes_left<10>
    SLICE_X70Y70.A       Tilo                  0.094   N417
                                                       E2M/EC/tx_state_cmp_eq0027127
    SLICE_X76Y69.A2      net (fanout=1)        1.085   E2M/EC/tx_state_cmp_eq0027127
    SLICE_X76Y69.A       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X76Y69.B6      net (fanout=27)       0.198   E2M/EC/tx_state_cmp_eq0027
    SLICE_X76Y69.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X70Y78.A4      net (fanout=91)       1.284   E2M/EC/N305
    SLICE_X70Y78.AMUX    Tilo                  0.374   N208
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_G
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X48Y85.A3      net (fanout=1)        1.344   N517
    SLICE_X48Y85.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X52Y87.C2      net (fanout=24)       1.167   E2M/EC/N1631
    SLICE_X52Y87.CLK     Tas                   0.009   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<37>1
                                                       E2M/EC/tx_header_buffer_src_add_37
    -------------------------------------------------  ---------------------------
    Total                                      7.271ns (1.209ns logic, 6.062ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_26 (SLICE_X48Y87.D2), 50 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_11 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.363ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_11 to E2M/EC/tx_header_buffer_src_add_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y73.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<12>
                                                       E2M/EC/tx_curr_bytes_left_11
    SLICE_X70Y70.A1      net (fanout=6)        1.077   E2M/EC/tx_curr_bytes_left<11>
    SLICE_X70Y70.A       Tilo                  0.094   N417
                                                       E2M/EC/tx_state_cmp_eq0027127
    SLICE_X76Y69.A2      net (fanout=1)        1.085   E2M/EC/tx_state_cmp_eq0027127
    SLICE_X76Y69.A       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X75Y78.B6      net (fanout=27)       0.749   E2M/EC/tx_state_cmp_eq0027
    SLICE_X75Y78.B       Tilo                  0.094   N455
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X64Y81.D2      net (fanout=7)        1.287   E2M/EC/N97
    SLICE_X64Y81.D       Tilo                  0.094   N881
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11_SW2
    SLICE_X60Y85.A4      net (fanout=1)        0.838   N881
    SLICE_X60Y85.A       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X48Y87.D2      net (fanout=25)       1.397   E2M/EC/N01
    SLICE_X48Y87.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_src_add<26>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<26>1
                                                       E2M/EC/tx_header_buffer_src_add_26
    -------------------------------------------------  ---------------------------
    Total                                      7.363ns (0.930ns logic, 6.433ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_11 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.335ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_11 to E2M/EC/tx_header_buffer_src_add_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y73.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<12>
                                                       E2M/EC/tx_curr_bytes_left_11
    SLICE_X70Y70.A1      net (fanout=6)        1.077   E2M/EC/tx_curr_bytes_left<11>
    SLICE_X70Y70.A       Tilo                  0.094   N417
                                                       E2M/EC/tx_state_cmp_eq0027127
    SLICE_X76Y69.A2      net (fanout=1)        1.085   E2M/EC/tx_state_cmp_eq0027127
    SLICE_X76Y69.A       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X75Y78.B6      net (fanout=27)       0.749   E2M/EC/tx_state_cmp_eq0027
    SLICE_X75Y78.B       Tilo                  0.094   N455
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X66Y81.A4      net (fanout=7)        1.154   E2M/EC/N97
    SLICE_X66Y81.A       Tilo                  0.094   N879
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11_SW0
    SLICE_X60Y85.A3      net (fanout=1)        0.943   N879
    SLICE_X60Y85.A       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X48Y87.D2      net (fanout=25)       1.397   E2M/EC/N01
    SLICE_X48Y87.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_src_add<26>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<26>1
                                                       E2M/EC/tx_header_buffer_src_add_26
    -------------------------------------------------  ---------------------------
    Total                                      7.335ns (0.930ns logic, 6.405ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_10 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.270ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_10 to E2M/EC/tx_header_buffer_src_add_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y68.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<10>
                                                       E2M/EC/tx_curr_bytes_left_10
    SLICE_X70Y70.A2      net (fanout=6)        0.984   E2M/EC/tx_curr_bytes_left<10>
    SLICE_X70Y70.A       Tilo                  0.094   N417
                                                       E2M/EC/tx_state_cmp_eq0027127
    SLICE_X76Y69.A2      net (fanout=1)        1.085   E2M/EC/tx_state_cmp_eq0027127
    SLICE_X76Y69.A       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X75Y78.B6      net (fanout=27)       0.749   E2M/EC/tx_state_cmp_eq0027
    SLICE_X75Y78.B       Tilo                  0.094   N455
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X64Y81.D2      net (fanout=7)        1.287   E2M/EC/N97
    SLICE_X64Y81.D       Tilo                  0.094   N881
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11_SW2
    SLICE_X60Y85.A4      net (fanout=1)        0.838   N881
    SLICE_X60Y85.A       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X48Y87.D2      net (fanout=25)       1.397   E2M/EC/N01
    SLICE_X48Y87.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_src_add<26>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<26>1
                                                       E2M/EC/tx_header_buffer_src_add_26
    -------------------------------------------------  ---------------------------
    Total                                      7.270ns (0.930ns logic, 6.340ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_12 (SLICE_X68Y79.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_4 to E2M/EC/tx_header_buffer_len_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y79.AQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_4
    SLICE_X68Y79.B6      net (fanout=2)        0.289   E2M/EC/tx_header_buffer_len<4>
    SLICE_X68Y79.CLK     Tah         (-Th)     0.222   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/tx_header_buffer_len_mux0000<12>1
                                                       E2M/EC/tx_header_buffer_len_12
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.192ns logic, 0.289ns route)
                                                       (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_10 (SLICE_X69Y81.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_10 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_10 to E2M/EC/tx_header_buffer_len_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y81.DQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<10>
                                                       E2M/EC/tx_header_buffer_len_10
    SLICE_X69Y81.D6      net (fanout=2)        0.265   E2M/EC/tx_header_buffer_len<10>
    SLICE_X69Y81.CLK     Tah         (-Th)     0.195   E2M/EC/tx_header_buffer_len<10>
                                                       E2M/EC/tx_header_buffer_len_mux0000<10>
                                                       E2M/EC/tx_header_buffer_len_10
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.219ns logic, 0.265ns route)
                                                       (45.2% logic, 54.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_11 (SLICE_X68Y79.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_11 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_11 to E2M/EC/tx_header_buffer_len_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y79.AQ      Tcko                  0.433   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/tx_header_buffer_len_11
    SLICE_X68Y79.A6      net (fanout=2)        0.278   E2M/EC/tx_header_buffer_len<11>
    SLICE_X68Y79.CLK     Tah         (-Th)     0.219   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/tx_header_buffer_len_mux0000<11>1
                                                       E2M/EC/tx_header_buffer_len_11
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.214ns logic, 0.278ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.076ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X46Y85.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y89.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X48Y89.A4      net (fanout=3)        0.536   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X48Y89.A       Tilo                  0.094   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X46Y85.CE      net (fanout=1)        0.767   E2M/EC/userLogicReset_not0001
    SLICE_X46Y85.CLK     Tceck                 0.229   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      2.076ns (0.773ns logic, 1.303ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X48Y82.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y89.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X48Y88.B5      net (fanout=3)        0.405   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X48Y88.B       Tilo                  0.094   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X48Y82.CE      net (fanout=1)        0.470   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X48Y82.CLK     Tceck                 0.226   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.645ns (0.770ns logic, 0.875ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X48Y82.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.350ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y89.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X48Y88.B5      net (fanout=3)        0.373   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X48Y88.B       Tilo                  0.087   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X48Y82.CE      net (fanout=1)        0.432   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X48Y82.CLK     Tckce       (-Th)    -0.044   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (0.545ns logic, 0.805ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X46Y85.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.746ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.746ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y89.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X48Y89.A4      net (fanout=3)        0.493   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X48Y89.A       Tilo                  0.087   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X46Y85.CE      net (fanout=1)        0.706   E2M/EC/userLogicReset_not0001
    SLICE_X46Y85.CLK     Tckce       (-Th)    -0.046   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.746ns (0.547ns logic, 1.199ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;

 12027 paths analyzed, 3277 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.920ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_40 (SLICE_X89Y59.B1), 8 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.920ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_header_buffer_dest_add_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y54.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X79Y83.A1      net (fanout=45)       2.337   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X79Y83.A       Tilo                  0.094   E2M/delayCtrl0Reset<12>
                                                       E2M/EC/tx_packet_payload_24_mux000071
    SLICE_X92Y59.A1      net (fanout=155)      3.797   E2M/EC/N3071
    SLICE_X92Y59.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<33>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<40>4
    SLICE_X89Y59.B1      net (fanout=1)        1.100   E2M/EC/tx_header_buffer_dest_add_mux0000<40>4
    SLICE_X89Y59.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_dest_add<41>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<40>35
                                                       E2M/EC/tx_header_buffer_dest_add_40
    -------------------------------------------------  ---------------------------
    Total                                      7.920ns (0.686ns logic, 7.234ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.854ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_header_buffer_dest_add_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y54.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X79Y83.A3      net (fanout=45)       2.271   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X79Y83.A       Tilo                  0.094   E2M/delayCtrl0Reset<12>
                                                       E2M/EC/tx_packet_payload_24_mux000071
    SLICE_X92Y59.A1      net (fanout=155)      3.797   E2M/EC/N3071
    SLICE_X92Y59.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<33>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<40>4
    SLICE_X89Y59.B1      net (fanout=1)        1.100   E2M/EC/tx_header_buffer_dest_add_mux0000<40>4
    SLICE_X89Y59.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_dest_add<41>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<40>35
                                                       E2M/EC/tx_header_buffer_dest_add_40
    -------------------------------------------------  ---------------------------
    Total                                      7.854ns (0.686ns logic, 7.168ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.579ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_dest_add_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y53.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X79Y83.A2      net (fanout=25)       2.017   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X79Y83.A       Tilo                  0.094   E2M/delayCtrl0Reset<12>
                                                       E2M/EC/tx_packet_payload_24_mux000071
    SLICE_X92Y59.A1      net (fanout=155)      3.797   E2M/EC/N3071
    SLICE_X92Y59.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<33>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<40>4
    SLICE_X89Y59.B1      net (fanout=1)        1.100   E2M/EC/tx_header_buffer_dest_add_mux0000<40>4
    SLICE_X89Y59.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_dest_add<41>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<40>35
                                                       E2M/EC/tx_header_buffer_dest_add_40
    -------------------------------------------------  ---------------------------
    Total                                      7.579ns (0.665ns logic, 6.914ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_20 (SLICE_X92Y62.B2), 8 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.751ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_header_buffer_dest_add_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y54.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X79Y83.A1      net (fanout=45)       2.337   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X79Y83.A       Tilo                  0.094   E2M/delayCtrl0Reset<12>
                                                       E2M/EC/tx_packet_payload_24_mux000071
    SLICE_X98Y62.D2      net (fanout=155)      3.818   E2M/EC/N3071
    SLICE_X98Y62.D       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<20>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<20>4
    SLICE_X92Y62.B2      net (fanout=1)        0.934   E2M/EC/tx_header_buffer_dest_add_mux0000<20>4
    SLICE_X92Y62.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<21>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<20>35
                                                       E2M/EC/tx_header_buffer_dest_add_20
    -------------------------------------------------  ---------------------------
    Total                                      7.751ns (0.662ns logic, 7.089ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.685ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_header_buffer_dest_add_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y54.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X79Y83.A3      net (fanout=45)       2.271   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X79Y83.A       Tilo                  0.094   E2M/delayCtrl0Reset<12>
                                                       E2M/EC/tx_packet_payload_24_mux000071
    SLICE_X98Y62.D2      net (fanout=155)      3.818   E2M/EC/N3071
    SLICE_X98Y62.D       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<20>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<20>4
    SLICE_X92Y62.B2      net (fanout=1)        0.934   E2M/EC/tx_header_buffer_dest_add_mux0000<20>4
    SLICE_X92Y62.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<21>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<20>35
                                                       E2M/EC/tx_header_buffer_dest_add_20
    -------------------------------------------------  ---------------------------
    Total                                      7.685ns (0.662ns logic, 7.023ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.410ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_dest_add_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y53.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X79Y83.A2      net (fanout=25)       2.017   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X79Y83.A       Tilo                  0.094   E2M/delayCtrl0Reset<12>
                                                       E2M/EC/tx_packet_payload_24_mux000071
    SLICE_X98Y62.D2      net (fanout=155)      3.818   E2M/EC/N3071
    SLICE_X98Y62.D       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<20>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<20>4
    SLICE_X92Y62.B2      net (fanout=1)        0.934   E2M/EC/tx_header_buffer_dest_add_mux0000<20>4
    SLICE_X92Y62.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<21>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<20>35
                                                       E2M/EC/tx_header_buffer_dest_add_20
    -------------------------------------------------  ---------------------------
    Total                                      7.410ns (0.641ns logic, 6.769ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_37 (SLICE_X52Y87.C2), 21 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.741ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_src_add_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y53.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X77Y67.A3      net (fanout=25)       2.218   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X77Y67.A       Tilo                  0.094   E2M/EC/tx_state_mux0000<1>5
                                                       E2M/EC/N305_SW0
    SLICE_X76Y69.B3      net (fanout=2)        0.613   E2M/EC/tx_state_mux0000<1>5
    SLICE_X76Y69.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X70Y78.A4      net (fanout=91)       1.284   E2M/EC/N305
    SLICE_X70Y78.AMUX    Tilo                  0.374   N208
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_G
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X48Y85.A3      net (fanout=1)        1.344   N517
    SLICE_X48Y85.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X52Y87.C2      net (fanout=24)       1.167   E2M/EC/N1631
    SLICE_X52Y87.CLK     Tas                   0.009   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<37>1
                                                       E2M/EC/tx_header_buffer_src_add_37
    -------------------------------------------------  ---------------------------
    Total                                      7.741ns (1.115ns logic, 6.626ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.740ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_src_add_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y53.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X77Y67.A3      net (fanout=25)       2.218   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X77Y67.A       Tilo                  0.094   E2M/EC/tx_state_mux0000<1>5
                                                       E2M/EC/N305_SW0
    SLICE_X76Y69.B3      net (fanout=2)        0.613   E2M/EC/tx_state_mux0000<1>5
    SLICE_X76Y69.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X70Y78.B4      net (fanout=91)       1.286   E2M/EC/N305
    SLICE_X70Y78.AMUX    Topba                 0.371   N208
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_F
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X48Y85.A3      net (fanout=1)        1.344   N517
    SLICE_X48Y85.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X52Y87.C2      net (fanout=24)       1.167   E2M/EC/N1631
    SLICE_X52Y87.CLK     Tas                   0.009   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<37>1
                                                       E2M/EC/tx_header_buffer_src_add_37
    -------------------------------------------------  ---------------------------
    Total                                      7.740ns (1.112ns logic, 6.628ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.706ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_src_add_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y100.AQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X82Y82.C2      net (fanout=149)      2.753   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X82Y82.C       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0041
                                                       E2M/EC/ethToFifoCommand_mux0000<1>21
    SLICE_X68Y85.D2      net (fanout=12)       1.341   E2M/EC/N378
    SLICE_X68Y85.D       Tilo                  0.094   N513
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4_SW1
    SLICE_X60Y85.D1      net (fanout=1)        1.093   N513
    SLICE_X60Y85.D       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>4
    SLICE_X48Y85.A6      net (fanout=2)        0.517   E2M/EC/N389
    SLICE_X48Y85.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X52Y87.C2      net (fanout=24)       1.167   E2M/EC/N1631
    SLICE_X52Y87.CLK     Tas                   0.009   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<37>1
                                                       E2M/EC/tx_header_buffer_src_add_37
    -------------------------------------------------  ---------------------------
    Total                                      7.706ns (0.835ns logic, 6.871ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_delay (SLICE_X94Y109.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_delay (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_delay
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y109.BQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    SLICE_X94Y109.AX     net (fanout=2)        0.184   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    SLICE_X94Y109.CLK    Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_delay
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_delay
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (0.185ns logic, 0.184ns route)
                                                       (50.1% logic, 49.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/rx_reset_0_i (SLICE_X99Y110.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/rx_pre_reset_0_i_5 (FF)
  Destination:          E2M/emac_ll/rx_reset_0_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/rx_pre_reset_0_i_5 to E2M/emac_ll/rx_reset_0_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y109.BQ     Tcko                  0.414   E2M/emac_ll/rx_pre_reset_0_i<5>
                                                       E2M/emac_ll/rx_pre_reset_0_i_5
    SLICE_X99Y110.BX     net (fanout=1)        0.278   E2M/emac_ll/rx_pre_reset_0_i<5>
    SLICE_X99Y110.CLK    Tckdi       (-Th)     0.231   E2M/emac_ll/rx_reset_0_i
                                                       E2M/emac_ll/rx_reset_0_i
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.183ns logic, 0.278ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/tx_pre_reset_0_i_5 (SLICE_X83Y44.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/tx_pre_reset_0_i_4 (FF)
  Destination:          E2M/emac_ll/tx_pre_reset_0_i_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/tx_pre_reset_0_i_4 to E2M/emac_ll/tx_pre_reset_0_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y44.AQ      Tcko                  0.414   E2M/emac_ll/tx_pre_reset_0_i<5>
                                                       E2M/emac_ll/tx_pre_reset_0_i_4
    SLICE_X83Y44.BX      net (fanout=1)        0.282   E2M/emac_ll/tx_pre_reset_0_i<4>
    SLICE_X83Y44.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/tx_pre_reset_0_i<5>
                                                       E2M/emac_ll/tx_pre_reset_0_i_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+-------------------+--------+
                 |Max Setup to|Max Hold to |                   | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
-----------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -1.340(R)|    4.096(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -1.372(R)|    4.127(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -1.238(R)|    4.006(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -1.403(R)|    4.158(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -1.326(R)|    4.084(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -1.264(R)|    4.028(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -1.333(R)|    4.090(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -1.260(R)|    4.023(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -1.313(R)|    4.071(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -1.011(R)|    3.796(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -1.244(R)|    4.011(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -1.228(R)|    3.996(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -1.251(R)|    4.018(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -1.288(R)|    4.051(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -1.265(R)|    4.030(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -1.425(R)|    4.179(R)|E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
sysACE_MPOE |    9.580(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |    9.471(R)|E2M/EC/sysACE_clk_o|   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    7.920|         |    4.242|         |
GMII_RX_CLK_0  |    1.095|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    0.780|         |         |         |
GMII_RX_CLK_0  |    7.313|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    4.623|         |         |         |
sysACE_CLK     |    3.955|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 197954 paths, 0 nets, and 15915 connections

Design statistics:
   Minimum period:   7.920ns{1}   (Maximum frequency: 126.263MHz)
   Maximum path delay from/to any node:   7.920ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 16 01:12:33 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 545 MB



