

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 318 clock pin(s) of sequential element(s)
0 instances converted, 318 sequential instances remain driven by gated/generated clocks

=============================================================================================================== Gated/Generated Clocks ================================================================================================================
Clock Tree ID     Driving Element                               Drive Element Type     Fanout     Sample Instance        Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       latticehx1k_pll_inst.latticehx1k_pll_inst     SB_PLL40_CORE          318        uu2.w_addr_user[6]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=======================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

