// Seed: 1036352294
module module_0 (
    output wire id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    output wire id_4,
    output wor  id_5
);
  assign id_0 = id_1 == 1'h0;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input tri id_2,
    output wand id_3,
    input tri id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri id_7,
    output wire id_8,
    input supply1 id_9,
    input supply1 id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    input wor id_14,
    input tri1 id_15,
    output supply1 id_16,
    output tri0 id_17,
    output uwire id_18
);
  wire id_20;
  assign id_8 = id_10;
  wire id_21;
  module_0(
      id_0, id_15, id_7, id_5, id_3, id_3
  );
  wire id_22;
endmodule
