
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003638                       # Number of seconds simulated
sim_ticks                                  3637530198                       # Number of ticks simulated
final_tick                               533208874452                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58692                       # Simulator instruction rate (inst/s)
host_op_rate                                    74399                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 105519                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889064                       # Number of bytes of host memory used
host_seconds                                 34472.82                       # Real time elapsed on the host
sim_insts                                  2023278376                       # Number of instructions simulated
sim_ops                                    2564737802                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       307712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       120576                       # Number of bytes read from this memory
system.physmem.bytes_read::total               439424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11136                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       145920                       # Number of bytes written to this memory
system.physmem.bytes_written::total            145920                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2404                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          942                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3433                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1140                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1140                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1583492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     84593662                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1477926                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33147766                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               120802846                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1583492                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1477926                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3061418                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40115131                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40115131                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40115131                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1583492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     84593662                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1477926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33147766                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              160917977                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8723095                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3087907                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2536372                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206316                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1259755                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194250                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299404                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8805                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3316256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16792261                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3087907                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493654                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3596984                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037962                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        790012                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1631583                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92263                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8531761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.415011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.314368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4934777     57.84%     57.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354430      4.15%     61.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337009      3.95%     65.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          314717      3.69%     69.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          263743      3.09%     72.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187257      2.19%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134410      1.58%     76.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209365      2.45%     78.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1796053     21.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8531761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.353992                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.925035                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3471934                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       756044                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436855                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42276                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824649                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       495845                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3874                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19962574                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10404                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824649                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3653544                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         395457                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        79644                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290718                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       287746                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19364953                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           42                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        157538                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80667                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26845200                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90206870                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90206870                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795129                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10050054                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3576                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1851                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           699874                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899913                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015184                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23847                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413956                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18044421                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3463                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14603565                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23494                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5712881                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17469101                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          212                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8531761                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.711671                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840253                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3051950     35.77%     35.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1714082     20.09%     55.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1353852     15.87%     71.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815164      9.55%     81.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835137      9.79%     91.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381366      4.47%     95.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242694      2.84%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67383      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70133      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8531761                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63726     58.38%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20949     19.19%     77.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24486     22.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12010091     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200533      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543471     10.57%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847876      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14603565                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.674127                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109161                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007475                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37871545                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23760986                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14232024                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14712726                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45588                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667553                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          372                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233216                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           76                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824649                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         307333                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13949                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18047885                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84876                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899913                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015184                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1842                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9491                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1445                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122141                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116643                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238784                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14362707                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465538                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240857                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300078                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018034                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834540                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.646515                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14242654                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14232024                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9202561                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24905001                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.631534                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369507                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5809476                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205439                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7707112                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.588039                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.112730                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3118334     40.46%     40.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048998     26.59%     67.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849365     11.02%     78.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431179      5.59%     83.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449300      5.83%     89.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226108      2.93%     92.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155497      2.02%     94.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89443      1.16%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338888      4.40%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7707112                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232357                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009337                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338888                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25416736                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36922551                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 191334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.872309                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.872309                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.146382                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.146382                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64923089                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19473687                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18728542                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8723095                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3264377                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2658989                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       216234                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1371884                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1271140                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          349229                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9648                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3365463                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17838582                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3264377                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1620369                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3737962                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1164367                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        513333                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1651336                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        93176                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8561835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.581574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.372030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4823873     56.34%     56.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          259610      3.03%     59.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          271249      3.17%     62.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          430620      5.03%     67.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          202245      2.36%     69.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          287705      3.36%     73.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          193827      2.26%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          143069      1.67%     77.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1949637     22.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8561835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374222                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.044983                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3543881                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       467295                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3576442                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        30113                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        944103                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       554227                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          974                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21316899                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3803                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        944103                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3721824                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         105373                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       130450                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3426625                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       233452                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20553037                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           47                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135486                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68390                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28768554                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95839190                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95839190                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17569397                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11199095                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3540                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1809                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           608713                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1914128                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       989676                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10555                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       312514                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19260967                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3557                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15309179                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28159                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6624890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20455966                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           36                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8561835                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.788072                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.932366                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2969727     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1860092     21.73%     56.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1205936     14.09%     70.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       813335      9.50%     80.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       753126      8.80%     88.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       416593      4.87%     93.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       379385      4.43%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        83697      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79944      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8561835                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         115201     77.96%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16198     10.96%     88.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16361     11.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12773334     83.44%     83.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       203574      1.33%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1729      0.01%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1520174      9.93%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       810368      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15309179                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.755017                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             147760                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009652                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39356110                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25889532                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14870098                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15456939                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21638                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       764037                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       261549                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        944103                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62438                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12939                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19264527                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49122                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1914128                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       989676                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1803                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10468                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       130699                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121087                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       251786                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15030058                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1417278                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       279119                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2197309                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2135820                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            780031                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.723019                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14881478                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14870098                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9760343                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27758526                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.704681                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351616                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10238629                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12606598                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6657927                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3521                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       218261                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7617732                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.654902                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174711                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2913376     38.24%     38.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2157734     28.33%     66.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       859170     11.28%     77.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       430323      5.65%     83.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       396130      5.20%     88.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       180793      2.37%     91.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       194999      2.56%     93.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       100580      1.32%     94.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       384627      5.05%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7617732                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10238629                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12606598                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1878215                       # Number of memory references committed
system.switch_cpus1.commit.loads              1150088                       # Number of loads committed
system.switch_cpus1.commit.membars               1754                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1820287                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11356801                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       259960                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       384627                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26497461                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39474264                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3833                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 161260                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10238629                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12606598                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10238629                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851979                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851979                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.173738                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.173738                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67492221                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20619097                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19623101                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3508                       # number of misc regfile writes
system.l20.replacements                          2449                       # number of replacements
system.l20.tagsinuse                      4094.951681                       # Cycle average of tags in use
system.l20.total_refs                          502600                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6545                       # Sample count of references to valid blocks.
system.l20.avg_refs                         76.791444                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.412334                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.629507                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1193.219648                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2852.690192                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002542                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009431                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.291313                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.696458                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999744                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         7984                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7985                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1651                       # number of Writeback hits
system.l20.Writeback_hits::total                 1651                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           49                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   49                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         8033                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8034                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         8033                       # number of overall hits
system.l20.overall_hits::total                   8034                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2404                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2449                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2404                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2449                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2404                       # number of overall misses
system.l20.overall_misses::total                 2449                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6816030                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    228946212                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      235762242                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6816030                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    228946212                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       235762242                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6816030                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    228946212                       # number of overall miss cycles
system.l20.overall_miss_latency::total      235762242                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10388                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10434                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1651                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1651                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           49                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               49                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10437                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10483                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10437                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10483                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.231421                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.234713                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.230334                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.233616                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.230334                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.233616                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 151467.333333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 95235.529118                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 96268.779910                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 151467.333333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 95235.529118                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 96268.779910                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 151467.333333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 95235.529118                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 96268.779910                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 604                       # number of writebacks
system.l20.writebacks::total                      604                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2404                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2449                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2404                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2449                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2404                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2449                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      6482524                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    211115650                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    217598174                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      6482524                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    211115650                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    217598174                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      6482524                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    211115650                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    217598174                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.231421                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.234713                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.230334                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.233616                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.230334                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.233616                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 144056.088889                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87818.490017                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 88851.847285                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 144056.088889                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 87818.490017                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 88851.847285                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 144056.088889                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 87818.490017                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 88851.847285                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           984                       # number of replacements
system.l21.tagsinuse                      4093.974352                       # Cycle average of tags in use
system.l21.total_refs                          294873                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5080                       # Sample count of references to valid blocks.
system.l21.avg_refs                         58.045866                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           90.639885                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    37.507925                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   480.883216                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3484.943325                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.022129                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009157                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.117403                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.850816                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999505                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3608                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3610                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1111                       # number of Writeback hits
system.l21.Writeback_hits::total                 1111                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3660                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3662                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3660                       # number of overall hits
system.l21.overall_hits::total                   3662                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          942                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  984                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          942                       # number of demand (read+write) misses
system.l21.demand_misses::total                   984                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          942                       # number of overall misses
system.l21.overall_misses::total                  984                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5650991                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     84229192                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       89880183                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5650991                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     84229192                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        89880183                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5650991                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     84229192                       # number of overall miss cycles
system.l21.overall_miss_latency::total       89880183                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4550                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4594                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1111                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1111                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4602                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4646                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4602                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4646                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.207033                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.214192                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.204694                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.211795                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.204694                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.211795                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 134547.404762                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 89415.278132                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 91341.649390                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 134547.404762                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 89415.278132                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 91341.649390                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 134547.404762                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 89415.278132                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 91341.649390                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 536                       # number of writebacks
system.l21.writebacks::total                      536                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          942                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             984                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          942                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              984                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          942                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             984                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5327019                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     76915088                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     82242107                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5327019                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     76915088                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     82242107                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5327019                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     76915088                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     82242107                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.207033                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.214192                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.204694                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.211795                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.204694                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.211795                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 126833.785714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81650.836518                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 83579.377033                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 126833.785714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 81650.836518                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 83579.377033                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 126833.785714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 81650.836518                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 83579.377033                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               579.816085                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001640203                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706371.725724                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.012785                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.803300                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067328                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861864                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.929192                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1631509                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1631509                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1631509                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1631509                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1631509                       # number of overall hits
system.cpu0.icache.overall_hits::total        1631509                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           74                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           74                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           74                       # number of overall misses
system.cpu0.icache.overall_misses::total           74                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     10752696                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     10752696                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     10752696                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     10752696                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     10752696                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     10752696                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1631583                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1631583                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1631583                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1631583                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1631583                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1631583                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 145306.702703                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 145306.702703                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 145306.702703                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 145306.702703                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 145306.702703                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 145306.702703                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           28                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           28                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           28                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6996640                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6996640                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6996640                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6996640                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6996640                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6996640                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 152100.869565                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 152100.869565                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 152100.869565                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 152100.869565                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 152100.869565                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 152100.869565                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10437                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374165                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10693                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16307.319274                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.272318                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.727682                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899501                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100499                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129434                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129434                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778467                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778467                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1737                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1737                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1621                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907901                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907901                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907901                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907901                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36925                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36925                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          178                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          178                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37103                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37103                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37103                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37103                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1523205726                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1523205726                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5279198                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5279198                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1528484924                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1528484924                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1528484924                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1528484924                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166359                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166359                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945004                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945004                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945004                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945004                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031658                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031658                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000229                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000229                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019076                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019076                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019076                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019076                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41251.339905                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41251.339905                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29658.415730                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29658.415730                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41195.723365                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41195.723365                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41195.723365                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41195.723365                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1651                       # number of writebacks
system.cpu0.dcache.writebacks::total             1651                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26537                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26537                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          129                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          129                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26666                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26666                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26666                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26666                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10388                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10388                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           49                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10437                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10437                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10437                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10437                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    302452598                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    302452598                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       951296                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       951296                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    303403894                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    303403894                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    303403894                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    303403894                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008906                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008906                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000063                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005366                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005366                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005366                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005366                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29115.575472                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29115.575472                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19414.204082                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19414.204082                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29070.029127                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29070.029127                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29070.029127                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29070.029127                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.368634                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004699835                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1985572.796443                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.368634                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063091                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.803475                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1651272                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1651272                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1651272                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1651272                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1651272                       # number of overall hits
system.cpu1.icache.overall_hits::total        1651272                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           64                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           64                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           64                       # number of overall misses
system.cpu1.icache.overall_misses::total           64                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8365409                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8365409                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8365409                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8365409                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8365409                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8365409                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1651336                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1651336                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1651336                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1651336                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1651336                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1651336                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 130709.515625                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 130709.515625                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 130709.515625                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 130709.515625                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 130709.515625                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 130709.515625                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           20                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           20                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5810339                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5810339                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5810339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5810339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5810339                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5810339                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132053.159091                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 132053.159091                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 132053.159091                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 132053.159091                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 132053.159091                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 132053.159091                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4602                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153843996                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4858                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31668.175381                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.320576                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.679424                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.884065                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.115935                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1109658                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1109658                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       724436                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        724436                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1754                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1754                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1754                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1754                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1834094                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1834094                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1834094                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1834094                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11328                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11328                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11494                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11494                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11494                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11494                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    490670676                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    490670676                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5484554                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5484554                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    496155230                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    496155230                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    496155230                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    496155230                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1120986                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1120986                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       724602                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       724602                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1754                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1754                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1845588                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1845588                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1845588                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1845588                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010105                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010105                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000229                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000229                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006228                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006228                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006228                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006228                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 43314.854873                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43314.854873                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33039.481928                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33039.481928                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 43166.454672                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43166.454672                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 43166.454672                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43166.454672                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1111                       # number of writebacks
system.cpu1.dcache.writebacks::total             1111                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6778                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6778                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6892                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6892                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6892                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6892                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4550                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4550                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4602                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4602                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4602                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4602                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    113735810                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    113735810                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1202316                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1202316                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    114938126                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    114938126                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    114938126                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    114938126                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004059                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004059                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002494                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002494                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002494                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002494                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24996.881319                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24996.881319                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23121.461538                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23121.461538                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24975.690135                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24975.690135                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24975.690135                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24975.690135                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
