

================================================================
== Vitis HLS Report for 'ConvWeightToArray'
================================================================
* Date:           Mon Mar 10 15:36:52 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     2307|  10.000 ns|  23.070 us|    1|  2307|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                         |                                                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2_fu_112  |ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2  |     2306|     2306|  23.060 us|  23.060 us|  2306|  2306|       no|
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       4|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|       41|     334|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     239|    -|
|Register             |        -|     -|       36|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       77|     577|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+----+-----+-----+
    |                                 Instance                                |                            Module                            | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2_fu_112  |ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2  |        0|   0|  41|  334|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                    |                                                              |        0|   0|  41|  334|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   4|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |Conv_SA_W_10_write    |   9|          2|    1|          2|
    |Conv_SA_W_11_write    |   9|          2|    1|          2|
    |Conv_SA_W_12_write    |   9|          2|    1|          2|
    |Conv_SA_W_13_write    |   9|          2|    1|          2|
    |Conv_SA_W_14_write    |   9|          2|    1|          2|
    |Conv_SA_W_15_write    |   9|          2|    1|          2|
    |Conv_SA_W_1_write     |   9|          2|    1|          2|
    |Conv_SA_W_2_write     |   9|          2|    1|          2|
    |Conv_SA_W_3_write     |   9|          2|    1|          2|
    |Conv_SA_W_4_write     |   9|          2|    1|          2|
    |Conv_SA_W_5_write     |   9|          2|    1|          2|
    |Conv_SA_W_6_write     |   9|          2|    1|          2|
    |Conv_SA_W_7_write     |   9|          2|    1|          2|
    |Conv_SA_W_8_write     |   9|          2|    1|          2|
    |Conv_SA_W_9_write     |   9|          2|    1|          2|
    |Conv_SA_W_write       |   9|          2|    1|          2|
    |ap_NS_fsm             |  14|          3|    1|          3|
    |ap_done               |   9|          2|    1|          2|
    |fifo_conv_w_1_read    |   9|          2|    1|          2|
    |fifo_conv_w_2_read    |   9|          2|    1|          2|
    |fifo_conv_w_3_read    |   9|          2|    1|          2|
    |fifo_conv_w_read      |   9|          2|    1|          2|
    |mode_blk_n            |   9|          2|    1|          2|
    |mode_c67_blk_n        |   9|          2|    1|          2|
    |num_w_sa_loc_c_blk_n  |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 239|         53|   26|         53|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                             |   2|   0|    2|          0|
    |ap_done_reg                                                                           |   1|   0|    1|          0|
    |grp_ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |mode_8_reg_166                                                                        |   1|   0|    1|          0|
    |start_once_reg                                                                        |   1|   0|    1|          0|
    |tmp_reg_170                                                                           |  30|   0|   32|          2|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 |  36|   0|   38|          2|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  ConvWeightToArray|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  ConvWeightToArray|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  ConvWeightToArray|  return value|
|start_full_n                   |   in|    1|  ap_ctrl_hs|  ConvWeightToArray|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  ConvWeightToArray|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|  ConvWeightToArray|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  ConvWeightToArray|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  ConvWeightToArray|  return value|
|start_out                      |  out|    1|  ap_ctrl_hs|  ConvWeightToArray|  return value|
|start_write                    |  out|    1|  ap_ctrl_hs|  ConvWeightToArray|  return value|
|fifo_conv_w_dout               |   in|  512|     ap_fifo|        fifo_conv_w|       pointer|
|fifo_conv_w_num_data_valid     |   in|    4|     ap_fifo|        fifo_conv_w|       pointer|
|fifo_conv_w_fifo_cap           |   in|    4|     ap_fifo|        fifo_conv_w|       pointer|
|fifo_conv_w_empty_n            |   in|    1|     ap_fifo|        fifo_conv_w|       pointer|
|fifo_conv_w_read               |  out|    1|     ap_fifo|        fifo_conv_w|       pointer|
|fifo_conv_w_1_dout             |   in|  512|     ap_fifo|      fifo_conv_w_1|       pointer|
|fifo_conv_w_1_num_data_valid   |   in|    4|     ap_fifo|      fifo_conv_w_1|       pointer|
|fifo_conv_w_1_fifo_cap         |   in|    4|     ap_fifo|      fifo_conv_w_1|       pointer|
|fifo_conv_w_1_empty_n          |   in|    1|     ap_fifo|      fifo_conv_w_1|       pointer|
|fifo_conv_w_1_read             |  out|    1|     ap_fifo|      fifo_conv_w_1|       pointer|
|fifo_conv_w_2_dout             |   in|  512|     ap_fifo|      fifo_conv_w_2|       pointer|
|fifo_conv_w_2_num_data_valid   |   in|    4|     ap_fifo|      fifo_conv_w_2|       pointer|
|fifo_conv_w_2_fifo_cap         |   in|    4|     ap_fifo|      fifo_conv_w_2|       pointer|
|fifo_conv_w_2_empty_n          |   in|    1|     ap_fifo|      fifo_conv_w_2|       pointer|
|fifo_conv_w_2_read             |  out|    1|     ap_fifo|      fifo_conv_w_2|       pointer|
|fifo_conv_w_3_dout             |   in|  512|     ap_fifo|      fifo_conv_w_3|       pointer|
|fifo_conv_w_3_num_data_valid   |   in|    4|     ap_fifo|      fifo_conv_w_3|       pointer|
|fifo_conv_w_3_fifo_cap         |   in|    4|     ap_fifo|      fifo_conv_w_3|       pointer|
|fifo_conv_w_3_empty_n          |   in|    1|     ap_fifo|      fifo_conv_w_3|       pointer|
|fifo_conv_w_3_read             |  out|    1|     ap_fifo|      fifo_conv_w_3|       pointer|
|Conv_SA_W_din                  |  out|  128|     ap_fifo|          Conv_SA_W|       pointer|
|Conv_SA_W_num_data_valid       |   in|    4|     ap_fifo|          Conv_SA_W|       pointer|
|Conv_SA_W_fifo_cap             |   in|    4|     ap_fifo|          Conv_SA_W|       pointer|
|Conv_SA_W_full_n               |   in|    1|     ap_fifo|          Conv_SA_W|       pointer|
|Conv_SA_W_write                |  out|    1|     ap_fifo|          Conv_SA_W|       pointer|
|Conv_SA_W_1_din                |  out|  128|     ap_fifo|        Conv_SA_W_1|       pointer|
|Conv_SA_W_1_num_data_valid     |   in|    4|     ap_fifo|        Conv_SA_W_1|       pointer|
|Conv_SA_W_1_fifo_cap           |   in|    4|     ap_fifo|        Conv_SA_W_1|       pointer|
|Conv_SA_W_1_full_n             |   in|    1|     ap_fifo|        Conv_SA_W_1|       pointer|
|Conv_SA_W_1_write              |  out|    1|     ap_fifo|        Conv_SA_W_1|       pointer|
|Conv_SA_W_2_din                |  out|  128|     ap_fifo|        Conv_SA_W_2|       pointer|
|Conv_SA_W_2_num_data_valid     |   in|    4|     ap_fifo|        Conv_SA_W_2|       pointer|
|Conv_SA_W_2_fifo_cap           |   in|    4|     ap_fifo|        Conv_SA_W_2|       pointer|
|Conv_SA_W_2_full_n             |   in|    1|     ap_fifo|        Conv_SA_W_2|       pointer|
|Conv_SA_W_2_write              |  out|    1|     ap_fifo|        Conv_SA_W_2|       pointer|
|Conv_SA_W_3_din                |  out|  128|     ap_fifo|        Conv_SA_W_3|       pointer|
|Conv_SA_W_3_num_data_valid     |   in|    4|     ap_fifo|        Conv_SA_W_3|       pointer|
|Conv_SA_W_3_fifo_cap           |   in|    4|     ap_fifo|        Conv_SA_W_3|       pointer|
|Conv_SA_W_3_full_n             |   in|    1|     ap_fifo|        Conv_SA_W_3|       pointer|
|Conv_SA_W_3_write              |  out|    1|     ap_fifo|        Conv_SA_W_3|       pointer|
|Conv_SA_W_4_din                |  out|  128|     ap_fifo|        Conv_SA_W_4|       pointer|
|Conv_SA_W_4_num_data_valid     |   in|    4|     ap_fifo|        Conv_SA_W_4|       pointer|
|Conv_SA_W_4_fifo_cap           |   in|    4|     ap_fifo|        Conv_SA_W_4|       pointer|
|Conv_SA_W_4_full_n             |   in|    1|     ap_fifo|        Conv_SA_W_4|       pointer|
|Conv_SA_W_4_write              |  out|    1|     ap_fifo|        Conv_SA_W_4|       pointer|
|Conv_SA_W_5_din                |  out|  128|     ap_fifo|        Conv_SA_W_5|       pointer|
|Conv_SA_W_5_num_data_valid     |   in|    4|     ap_fifo|        Conv_SA_W_5|       pointer|
|Conv_SA_W_5_fifo_cap           |   in|    4|     ap_fifo|        Conv_SA_W_5|       pointer|
|Conv_SA_W_5_full_n             |   in|    1|     ap_fifo|        Conv_SA_W_5|       pointer|
|Conv_SA_W_5_write              |  out|    1|     ap_fifo|        Conv_SA_W_5|       pointer|
|Conv_SA_W_6_din                |  out|  128|     ap_fifo|        Conv_SA_W_6|       pointer|
|Conv_SA_W_6_num_data_valid     |   in|    4|     ap_fifo|        Conv_SA_W_6|       pointer|
|Conv_SA_W_6_fifo_cap           |   in|    4|     ap_fifo|        Conv_SA_W_6|       pointer|
|Conv_SA_W_6_full_n             |   in|    1|     ap_fifo|        Conv_SA_W_6|       pointer|
|Conv_SA_W_6_write              |  out|    1|     ap_fifo|        Conv_SA_W_6|       pointer|
|Conv_SA_W_7_din                |  out|  128|     ap_fifo|        Conv_SA_W_7|       pointer|
|Conv_SA_W_7_num_data_valid     |   in|    4|     ap_fifo|        Conv_SA_W_7|       pointer|
|Conv_SA_W_7_fifo_cap           |   in|    4|     ap_fifo|        Conv_SA_W_7|       pointer|
|Conv_SA_W_7_full_n             |   in|    1|     ap_fifo|        Conv_SA_W_7|       pointer|
|Conv_SA_W_7_write              |  out|    1|     ap_fifo|        Conv_SA_W_7|       pointer|
|Conv_SA_W_8_din                |  out|  128|     ap_fifo|        Conv_SA_W_8|       pointer|
|Conv_SA_W_8_num_data_valid     |   in|    4|     ap_fifo|        Conv_SA_W_8|       pointer|
|Conv_SA_W_8_fifo_cap           |   in|    4|     ap_fifo|        Conv_SA_W_8|       pointer|
|Conv_SA_W_8_full_n             |   in|    1|     ap_fifo|        Conv_SA_W_8|       pointer|
|Conv_SA_W_8_write              |  out|    1|     ap_fifo|        Conv_SA_W_8|       pointer|
|Conv_SA_W_9_din                |  out|  128|     ap_fifo|        Conv_SA_W_9|       pointer|
|Conv_SA_W_9_num_data_valid     |   in|    4|     ap_fifo|        Conv_SA_W_9|       pointer|
|Conv_SA_W_9_fifo_cap           |   in|    4|     ap_fifo|        Conv_SA_W_9|       pointer|
|Conv_SA_W_9_full_n             |   in|    1|     ap_fifo|        Conv_SA_W_9|       pointer|
|Conv_SA_W_9_write              |  out|    1|     ap_fifo|        Conv_SA_W_9|       pointer|
|Conv_SA_W_10_din               |  out|  128|     ap_fifo|       Conv_SA_W_10|       pointer|
|Conv_SA_W_10_num_data_valid    |   in|    4|     ap_fifo|       Conv_SA_W_10|       pointer|
|Conv_SA_W_10_fifo_cap          |   in|    4|     ap_fifo|       Conv_SA_W_10|       pointer|
|Conv_SA_W_10_full_n            |   in|    1|     ap_fifo|       Conv_SA_W_10|       pointer|
|Conv_SA_W_10_write             |  out|    1|     ap_fifo|       Conv_SA_W_10|       pointer|
|Conv_SA_W_11_din               |  out|  128|     ap_fifo|       Conv_SA_W_11|       pointer|
|Conv_SA_W_11_num_data_valid    |   in|    4|     ap_fifo|       Conv_SA_W_11|       pointer|
|Conv_SA_W_11_fifo_cap          |   in|    4|     ap_fifo|       Conv_SA_W_11|       pointer|
|Conv_SA_W_11_full_n            |   in|    1|     ap_fifo|       Conv_SA_W_11|       pointer|
|Conv_SA_W_11_write             |  out|    1|     ap_fifo|       Conv_SA_W_11|       pointer|
|Conv_SA_W_12_din               |  out|  128|     ap_fifo|       Conv_SA_W_12|       pointer|
|Conv_SA_W_12_num_data_valid    |   in|    4|     ap_fifo|       Conv_SA_W_12|       pointer|
|Conv_SA_W_12_fifo_cap          |   in|    4|     ap_fifo|       Conv_SA_W_12|       pointer|
|Conv_SA_W_12_full_n            |   in|    1|     ap_fifo|       Conv_SA_W_12|       pointer|
|Conv_SA_W_12_write             |  out|    1|     ap_fifo|       Conv_SA_W_12|       pointer|
|Conv_SA_W_13_din               |  out|  128|     ap_fifo|       Conv_SA_W_13|       pointer|
|Conv_SA_W_13_num_data_valid    |   in|    4|     ap_fifo|       Conv_SA_W_13|       pointer|
|Conv_SA_W_13_fifo_cap          |   in|    4|     ap_fifo|       Conv_SA_W_13|       pointer|
|Conv_SA_W_13_full_n            |   in|    1|     ap_fifo|       Conv_SA_W_13|       pointer|
|Conv_SA_W_13_write             |  out|    1|     ap_fifo|       Conv_SA_W_13|       pointer|
|Conv_SA_W_14_din               |  out|  128|     ap_fifo|       Conv_SA_W_14|       pointer|
|Conv_SA_W_14_num_data_valid    |   in|    4|     ap_fifo|       Conv_SA_W_14|       pointer|
|Conv_SA_W_14_fifo_cap          |   in|    4|     ap_fifo|       Conv_SA_W_14|       pointer|
|Conv_SA_W_14_full_n            |   in|    1|     ap_fifo|       Conv_SA_W_14|       pointer|
|Conv_SA_W_14_write             |  out|    1|     ap_fifo|       Conv_SA_W_14|       pointer|
|Conv_SA_W_15_din               |  out|  128|     ap_fifo|       Conv_SA_W_15|       pointer|
|Conv_SA_W_15_num_data_valid    |   in|    4|     ap_fifo|       Conv_SA_W_15|       pointer|
|Conv_SA_W_15_fifo_cap          |   in|    4|     ap_fifo|       Conv_SA_W_15|       pointer|
|Conv_SA_W_15_full_n            |   in|    1|     ap_fifo|       Conv_SA_W_15|       pointer|
|Conv_SA_W_15_write             |  out|    1|     ap_fifo|       Conv_SA_W_15|       pointer|
|p_read                         |   in|   30|     ap_none|             p_read|        scalar|
|mode_dout                      |   in|    1|     ap_fifo|               mode|       pointer|
|mode_num_data_valid            |   in|    3|     ap_fifo|               mode|       pointer|
|mode_fifo_cap                  |   in|    3|     ap_fifo|               mode|       pointer|
|mode_empty_n                   |   in|    1|     ap_fifo|               mode|       pointer|
|mode_read                      |  out|    1|     ap_fifo|               mode|       pointer|
|num_w_sa_loc_c_din             |  out|   30|     ap_fifo|     num_w_sa_loc_c|       pointer|
|num_w_sa_loc_c_num_data_valid  |   in|    3|     ap_fifo|     num_w_sa_loc_c|       pointer|
|num_w_sa_loc_c_fifo_cap        |   in|    3|     ap_fifo|     num_w_sa_loc_c|       pointer|
|num_w_sa_loc_c_full_n          |   in|    1|     ap_fifo|     num_w_sa_loc_c|       pointer|
|num_w_sa_loc_c_write           |  out|    1|     ap_fifo|     num_w_sa_loc_c|       pointer|
|mode_c67_din                   |  out|    1|     ap_fifo|           mode_c67|       pointer|
|mode_c67_num_data_valid        |   in|    3|     ap_fifo|           mode_c67|       pointer|
|mode_c67_fifo_cap              |   in|    3|     ap_fifo|           mode_c67|       pointer|
|mode_c67_full_n                |   in|    1|     ap_fifo|           mode_c67|       pointer|
|mode_c67_write                 |  out|    1|     ap_fifo|           mode_c67|       pointer|
+-------------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.04>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.52ns)   --->   "%p_read_5 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %p_read"   --->   Operation 4 'read' 'p_read_5' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.52ns)   --->   "%mode_8 = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %mode"   --->   Operation 5 'read' 'mode_8' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode_c67, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.52ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %mode_c67, i1 %mode_8"   --->   Operation 7 'write' 'write_ln0' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %num_w_sa_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.52ns)   --->   "%write_ln269 = write void @_ssdm_op_Write.ap_fifo.i30P0A, i30 %num_w_sa_loc_c, i30 %p_read_5" [tools.cpp:269->top.cpp:78]   --->   Operation 9 'write' 'write_ln269' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_15, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_14, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_13, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_12, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_11, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_10, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_9, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_8, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_7, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_6, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_5, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_4, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_conv_w_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_conv_w_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_conv_w_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_conv_w, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln271 = br i1 %mode_8, void %ConvWeightToArray.exit, void %VITIS_LOOP_278_2.i.preheader" [tools.cpp:271->top.cpp:78]   --->   Operation 30 'br' 'br_ln271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %p_read_5, i2 0" [tools.cpp:275->top.cpp:78]   --->   Operation 31 'bitconcatenate' 'tmp' <Predicate = (mode_8)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 32 'wait' 'empty' <Predicate = (mode_8)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln275 = call void @ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2, i32 %tmp, i512 %fifo_conv_w_2, i128 %Conv_SA_W_2, i128 %Conv_SA_W_6, i128 %Conv_SA_W_10, i128 %Conv_SA_W_14, i512 %fifo_conv_w_1, i128 %Conv_SA_W_1, i128 %Conv_SA_W_5, i128 %Conv_SA_W_9, i128 %Conv_SA_W_13, i512 %fifo_conv_w, i128 %Conv_SA_W, i128 %Conv_SA_W_4, i128 %Conv_SA_W_8, i128 %Conv_SA_W_12, i512 %fifo_conv_w_3, i128 %Conv_SA_W_3, i128 %Conv_SA_W_7, i128 %Conv_SA_W_11, i128 %Conv_SA_W_15" [tools.cpp:275->top.cpp:78]   --->   Operation 33 'call' 'call_ln275' <Predicate = (mode_8)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln275 = call void @ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2, i32 %tmp, i512 %fifo_conv_w_2, i128 %Conv_SA_W_2, i128 %Conv_SA_W_6, i128 %Conv_SA_W_10, i128 %Conv_SA_W_14, i512 %fifo_conv_w_1, i128 %Conv_SA_W_1, i128 %Conv_SA_W_5, i128 %Conv_SA_W_9, i128 %Conv_SA_W_13, i512 %fifo_conv_w, i128 %Conv_SA_W, i128 %Conv_SA_W_4, i128 %Conv_SA_W_8, i128 %Conv_SA_W_12, i512 %fifo_conv_w_3, i128 %Conv_SA_W_3, i128 %Conv_SA_W_7, i128 %Conv_SA_W_11, i128 %Conv_SA_W_15" [tools.cpp:275->top.cpp:78]   --->   Operation 34 'call' 'call_ln275' <Predicate = (mode_8)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ConvWeightToArray.exit"   --->   Operation 35 'br' 'br_ln0' <Predicate = (mode_8)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [top.cpp:78]   --->   Operation 36 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_conv_w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_conv_w_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_conv_w_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_conv_w_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ num_w_sa_loc_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mode_c67]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface ) [ 000]
p_read_5          (read          ) [ 000]
mode_8            (read          ) [ 011]
specinterface_ln0 (specinterface ) [ 000]
write_ln0         (write         ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
write_ln269       (write         ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
br_ln271          (br            ) [ 000]
tmp               (bitconcatenate) [ 001]
empty             (wait          ) [ 000]
call_ln275        (call          ) [ 000]
br_ln0            (br            ) [ 000]
ret_ln78          (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_conv_w">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_conv_w_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_conv_w_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_conv_w_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Conv_SA_W">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Conv_SA_W_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Conv_SA_W_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Conv_SA_W_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Conv_SA_W_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Conv_SA_W_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Conv_SA_W_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Conv_SA_W_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Conv_SA_W_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Conv_SA_W_9">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Conv_SA_W_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Conv_SA_W_11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="Conv_SA_W_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Conv_SA_W_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="Conv_SA_W_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Conv_SA_W_15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_15"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_read">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="mode">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="num_w_sa_loc_c">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_w_sa_loc_c"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="mode_c67">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_c67"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_5_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="30" slack="0"/>
<pin id="86" dir="0" index="1" bw="30" slack="0"/>
<pin id="87" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="mode_8_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_8/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln0_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln269_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="30" slack="0"/>
<pin id="107" dir="0" index="2" bw="30" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln269/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="512" slack="0"/>
<pin id="116" dir="0" index="3" bw="128" slack="0"/>
<pin id="117" dir="0" index="4" bw="128" slack="0"/>
<pin id="118" dir="0" index="5" bw="128" slack="0"/>
<pin id="119" dir="0" index="6" bw="128" slack="0"/>
<pin id="120" dir="0" index="7" bw="512" slack="0"/>
<pin id="121" dir="0" index="8" bw="128" slack="0"/>
<pin id="122" dir="0" index="9" bw="128" slack="0"/>
<pin id="123" dir="0" index="10" bw="128" slack="0"/>
<pin id="124" dir="0" index="11" bw="128" slack="0"/>
<pin id="125" dir="0" index="12" bw="512" slack="0"/>
<pin id="126" dir="0" index="13" bw="128" slack="0"/>
<pin id="127" dir="0" index="14" bw="128" slack="0"/>
<pin id="128" dir="0" index="15" bw="128" slack="0"/>
<pin id="129" dir="0" index="16" bw="128" slack="0"/>
<pin id="130" dir="0" index="17" bw="512" slack="0"/>
<pin id="131" dir="0" index="18" bw="128" slack="0"/>
<pin id="132" dir="0" index="19" bw="128" slack="0"/>
<pin id="133" dir="0" index="20" bw="128" slack="0"/>
<pin id="134" dir="0" index="21" bw="128" slack="0"/>
<pin id="135" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln275/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="30" slack="0"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="mode_8_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_8 "/>
</bind>
</comp>

<comp id="170" class="1005" name="tmp_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="64" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="40" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="66" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="42" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="68" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="46" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="90" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="70" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="84" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="136"><net_src comp="82" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="112" pin=8"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="112" pin=9"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="112" pin=10"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="112" pin=11"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="112" pin=12"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="112" pin=13"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="112" pin=14"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="112" pin=15"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="112" pin=16"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="112" pin=17"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="112" pin=18"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="112" pin=19"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="112" pin=20"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="112" pin=21"/></net>

<net id="162"><net_src comp="76" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="84" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="78" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="165"><net_src comp="157" pin="3"/><net_sink comp="112" pin=1"/></net>

<net id="169"><net_src comp="90" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="157" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="112" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Conv_SA_W | {1 2 }
	Port: Conv_SA_W_1 | {1 2 }
	Port: Conv_SA_W_2 | {1 2 }
	Port: Conv_SA_W_3 | {1 2 }
	Port: Conv_SA_W_4 | {1 2 }
	Port: Conv_SA_W_5 | {1 2 }
	Port: Conv_SA_W_6 | {1 2 }
	Port: Conv_SA_W_7 | {1 2 }
	Port: Conv_SA_W_8 | {1 2 }
	Port: Conv_SA_W_9 | {1 2 }
	Port: Conv_SA_W_10 | {1 2 }
	Port: Conv_SA_W_11 | {1 2 }
	Port: Conv_SA_W_12 | {1 2 }
	Port: Conv_SA_W_13 | {1 2 }
	Port: Conv_SA_W_14 | {1 2 }
	Port: Conv_SA_W_15 | {1 2 }
	Port: num_w_sa_loc_c | {1 }
	Port: mode_c67 | {1 }
 - Input state : 
	Port: ConvWeightToArray : fifo_conv_w | {1 2 }
	Port: ConvWeightToArray : fifo_conv_w_1 | {1 2 }
	Port: ConvWeightToArray : fifo_conv_w_2 | {1 2 }
	Port: ConvWeightToArray : fifo_conv_w_3 | {1 2 }
	Port: ConvWeightToArray : p_read | {1 }
	Port: ConvWeightToArray : mode | {1 }
  - Chain level:
	State 1
		call_ln275 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------|---------|---------|
| Operation|                             Functional Unit                             |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------|---------|---------|
|   call   | grp_ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2_fu_112 |    69   |   101   |
|----------|-------------------------------------------------------------------------|---------|---------|
|   read   |                           p_read_5_read_fu_84                           |    0    |    0    |
|          |                            mode_8_read_fu_90                            |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|
|   write  |                          write_ln0_write_fu_96                          |    0    |    0    |
|          |                         write_ln269_write_fu_104                        |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|
|bitconcatenate|                                tmp_fu_157                               |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                         |    69   |   101   |
|----------|-------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|mode_8_reg_166|    1   |
|  tmp_reg_170 |   32   |
+--------------+--------+
|     Total    |   33   |
+--------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                   Comp                                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2_fu_112 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                  Total                                  |      |      |      |   64   ||  0.362  ||    9    |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   69   |   101  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   33   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   102  |   110  |
+-----------+--------+--------+--------+
