
*** Running vivado
    with args -log design_1_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_processing_system7_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1255.262 ; gain = 61.000 ; free physical = 121 ; free virtual = 3886
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/v/Desktop/project/vivado/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/v/Desktop/project/vivado/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/v/Desktop/project/vivado/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (5#1) [/home/v/Desktop/project/vivado/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1295.762 ; gain = 101.500 ; free physical = 158 ; free virtual = 3891
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1295.762 ; gain = 101.500 ; free physical = 159 ; free virtual = 3894
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1558.395 ; gain = 0.000 ; free physical = 112 ; free virtual = 3594
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1558.395 ; gain = 364.133 ; free physical = 157 ; free virtual = 3671
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1558.395 ; gain = 364.133 ; free physical = 156 ; free virtual = 3672
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:01:27 . Memory (MB): peak = 1558.395 ; gain = 364.133 ; free physical = 154 ; free virtual = 3672
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:01:29 . Memory (MB): peak = 1558.395 ; gain = 364.133 ; free physical = 139 ; free virtual = 3664
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:31 . Memory (MB): peak = 1566.402 ; gain = 372.141 ; free physical = 114 ; free virtual = 3654
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:02:16 . Memory (MB): peak = 1765.402 ; gain = 571.141 ; free physical = 104 ; free virtual = 3297
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:02:20 . Memory (MB): peak = 1785.410 ; gain = 591.148 ; free physical = 138 ; free virtual = 3249
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:02:24 . Memory (MB): peak = 1793.418 ; gain = 599.156 ; free physical = 111 ; free virtual = 3248
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:02:28 . Memory (MB): peak = 1793.418 ; gain = 599.156 ; free physical = 107 ; free virtual = 3261
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:02:28 . Memory (MB): peak = 1793.418 ; gain = 599.156 ; free physical = 107 ; free virtual = 3262
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:02:28 . Memory (MB): peak = 1793.418 ; gain = 599.156 ; free physical = 105 ; free virtual = 3262
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:02:28 . Memory (MB): peak = 1793.418 ; gain = 599.156 ; free physical = 105 ; free virtual = 3262
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:02:28 . Memory (MB): peak = 1793.418 ; gain = 599.156 ; free physical = 105 ; free virtual = 3262
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:02:28 . Memory (MB): peak = 1793.418 ; gain = 599.156 ; free physical = 104 ; free virtual = 3262

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:02:28 . Memory (MB): peak = 1793.418 ; gain = 599.156 ; free physical = 104 ; free virtual = 3262
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:02:50 . Memory (MB): peak = 1795.418 ; gain = 613.738 ; free physical = 291 ; free virtual = 3507
