Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue May 30 18:53:38 2023
| Host         : insa-11275 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file Pipeline_timing_summary_routed.rpt -pb Pipeline_timing_summary_routed.pb -rpx Pipeline_timing_summary_routed.rpx -warn_on_violation
| Design       : Pipeline
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.131       -0.244                      2                  473        0.190        0.000                      0                  473        2.000        0.000                       0                   218  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                -0.131       -0.244                      2                  473        0.190        0.000                      0                  473        2.000        0.000                       0                   218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            2  Failing Endpoints,  Worst Slack       -0.131ns,  Total Violation       -0.244ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.131ns  (required time - arrival time)
  Source:                 diex_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            exmem_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 2.496ns (49.021%)  route 2.596ns (50.979%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 9.283 - 5.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.634     4.640    CLK_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  diex_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.096 r  diex_b_reg[1]/Q
                         net (fo=23, routed)          0.486     5.582    Label_uut2/Q[1]
    SLICE_X5Y5           LUT2 (Prop_lut2_I0_O)        0.124     5.706 r  Label_uut2/multOp__0_carry_i_8/O
                         net (fo=1, routed)           0.739     6.445    Label_uut2/multOp__0_carry_i_8_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124     6.569 r  Label_uut2/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.569    Label_uut2/multOp__0_carry_i_4_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.945 r  Label_uut2/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.945    Label_uut2/multOp__0_carry_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.164 r  Label_uut2/multOp__0_carry__0/O[0]
                         net (fo=2, routed)           0.770     7.935    Label_uut2/multOp__0_carry__0_n_7
    SLICE_X7Y6           CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.767     8.702 r  Label_uut2/multOp__35_carry/O[3]
                         net (fo=1, routed)           0.318     9.020    Label_uut2/data2[6]
    SLICE_X2Y6           LUT5 (Prop_lut5_I0_O)        0.306     9.326 f  Label_uut2/exmem_b[6]_i_2/O
                         net (fo=1, routed)           0.282     9.608    Label_uut2/exmem_b[6]_i_2_n_0
    SLICE_X1Y6           LUT4 (Prop_lut4_I2_O)        0.124     9.732 r  Label_uut2/exmem_b[6]_i_1/O
                         net (fo=1, routed)           0.000     9.732    mux2[6]
    SLICE_X1Y6           FDRE                                         r  exmem_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.519     9.283    CLK_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  exmem_b_reg[6]/C
                         clock pessimism              0.322     9.605    
                         clock uncertainty           -0.035     9.570    
    SLICE_X1Y6           FDRE (Setup_fdre_C_D)        0.031     9.601    exmem_b_reg[6]
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                 -0.131    

Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 diex_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            exmem_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 2.622ns (51.077%)  route 2.511ns (48.923%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 9.280 - 5.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.634     4.640    CLK_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  diex_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.096 r  diex_b_reg[1]/Q
                         net (fo=23, routed)          0.486     5.582    Label_uut2/Q[1]
    SLICE_X5Y5           LUT2 (Prop_lut2_I0_O)        0.124     5.706 r  Label_uut2/multOp__0_carry_i_8/O
                         net (fo=1, routed)           0.739     6.445    Label_uut2/multOp__0_carry_i_8_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124     6.569 r  Label_uut2/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.569    Label_uut2/multOp__0_carry_i_4_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.945 r  Label_uut2/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.945    Label_uut2/multOp__0_carry_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.164 r  Label_uut2/multOp__0_carry__0/O[0]
                         net (fo=2, routed)           0.770     7.935    Label_uut2/multOp__0_carry__0_n_7
    SLICE_X7Y6           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.678     8.613 r  Label_uut2/multOp__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.613    Label_uut2/multOp__35_carry_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.835 r  Label_uut2/multOp__35_carry__0/O[0]
                         net (fo=1, routed)           0.354     9.188    Label_uut2/data2[7]
    SLICE_X6Y7           LUT5 (Prop_lut5_I0_O)        0.299     9.487 f  Label_uut2/exmem_b[7]_i_3/O
                         net (fo=1, routed)           0.162     9.649    Label_uut2/exmem_b[7]_i_3_n_0
    SLICE_X6Y7           LUT4 (Prop_lut4_I2_O)        0.124     9.773 r  Label_uut2/exmem_b[7]_i_1/O
                         net (fo=1, routed)           0.000     9.773    mux2[7]
    SLICE_X6Y7           FDRE                                         r  exmem_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.516     9.280    CLK_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  exmem_b_reg[7]/C
                         clock pessimism              0.335     9.615    
                         clock uncertainty           -0.035     9.580    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.081     9.661    exmem_b_reg[7]
  -------------------------------------------------------------------
                         required time                          9.661    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 diex_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            exmem_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 2.433ns (49.795%)  route 2.453ns (50.205%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 9.283 - 5.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.634     4.640    CLK_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  diex_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.096 r  diex_b_reg[1]/Q
                         net (fo=23, routed)          0.486     5.582    Label_uut2/Q[1]
    SLICE_X5Y5           LUT2 (Prop_lut2_I0_O)        0.124     5.706 r  Label_uut2/multOp__0_carry_i_8/O
                         net (fo=1, routed)           0.739     6.445    Label_uut2/multOp__0_carry_i_8_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I3_O)        0.124     6.569 r  Label_uut2/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.569    Label_uut2/multOp__0_carry_i_4_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.945 r  Label_uut2/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.945    Label_uut2/multOp__0_carry_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.164 r  Label_uut2/multOp__0_carry__0/O[0]
                         net (fo=2, routed)           0.770     7.935    Label_uut2/multOp__0_carry__0_n_7
    SLICE_X7Y6           CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.708     8.643 r  Label_uut2/multOp__35_carry/O[2]
                         net (fo=1, routed)           0.306     8.949    Label_uut2/data2[5]
    SLICE_X3Y6           LUT5 (Prop_lut5_I0_O)        0.302     9.251 f  Label_uut2/exmem_b[5]_i_2/O
                         net (fo=1, routed)           0.151     9.402    Label_uut2/exmem_b[5]_i_2_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124     9.526 r  Label_uut2/exmem_b[5]_i_1/O
                         net (fo=1, routed)           0.000     9.526    mux2[5]
    SLICE_X3Y6           FDRE                                         r  exmem_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.519     9.283    CLK_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  exmem_b_reg[5]/C
                         clock pessimism              0.322     9.605    
                         clock uncertainty           -0.035     9.570    
    SLICE_X3Y6           FDRE (Setup_fdre_C_D)        0.031     9.601    exmem_b_reg[5]
  -------------------------------------------------------------------
                         required time                          9.601    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 diex_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            exmem_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.244ns (25.471%)  route 3.640ns (74.529%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 9.214 - 5.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.569     4.575    CLK_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  diex_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.518     5.093 r  diex_op_reg[0]/Q
                         net (fo=22, routed)          1.392     6.485    diex_op_reg_n_0_[0]
    SLICE_X7Y8           LUT4 (Prop_lut4_I2_O)        0.152     6.637 f  exmem_b[0]_i_10/O
                         net (fo=1, routed)           0.999     7.636    exmem_b[0]_i_10_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I2_O)        0.326     7.962 r  exmem_b[0]_i_7/O
                         net (fo=1, routed)           0.455     8.417    Label_uut2/diex_c_reg[6]
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.124     8.541 r  Label_uut2/exmem_b[0]_i_4/O
                         net (fo=1, routed)           0.794     9.335    Label_uut2/exmem_b[0]_i_4_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I4_O)        0.124     9.459 r  Label_uut2/exmem_b[0]_i_1/O
                         net (fo=1, routed)           0.000     9.459    mux2[0]
    SLICE_X10Y8          FDRE                                         r  exmem_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.450     9.214    CLK_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  exmem_b_reg[0]/C
                         clock pessimism              0.335     9.549    
                         clock uncertainty           -0.035     9.514    
    SLICE_X10Y8          FDRE (Setup_fdre_C_D)        0.079     9.593    exmem_b_reg[0]
  -------------------------------------------------------------------
                         required time                          9.593    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 exmem_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            diex_b_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.014ns (24.074%)  route 3.198ns (75.926%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 9.280 - 5.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.569     4.575    CLK_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  exmem_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     5.093 r  exmem_a_reg[0]/Q
                         net (fo=12, routed)          1.003     6.095    exmem_a[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.219 f  lidi_op[3]_i_11/O
                         net (fo=1, routed)           0.161     6.380    lidi_op[3]_i_11_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I3_O)        0.124     6.504 r  lidi_op[3]_i_9/O
                         net (fo=1, routed)           0.656     7.160    lidi_op[3]_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.284 f  lidi_op[3]_i_4/O
                         net (fo=5, routed)           0.325     7.609    lidi_op[3]_i_4_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.733 r  diex_op[3]_i_1/O
                         net (fo=31, routed)          1.053     8.787    diex_op[3]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  diex_b_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.516     9.280    CLK_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  diex_b_reg[1]/C
                         clock pessimism              0.322     9.602    
                         clock uncertainty           -0.035     9.567    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429     9.138    diex_b_reg[1]
  -------------------------------------------------------------------
                         required time                          9.138    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 exmem_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            diex_c_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 1.014ns (24.074%)  route 3.198ns (75.926%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 9.280 - 5.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.569     4.575    CLK_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  exmem_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     5.093 r  exmem_a_reg[0]/Q
                         net (fo=12, routed)          1.003     6.095    exmem_a[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.219 f  lidi_op[3]_i_11/O
                         net (fo=1, routed)           0.161     6.380    lidi_op[3]_i_11_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I3_O)        0.124     6.504 r  lidi_op[3]_i_9/O
                         net (fo=1, routed)           0.656     7.160    lidi_op[3]_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.284 f  lidi_op[3]_i_4/O
                         net (fo=5, routed)           0.325     7.609    lidi_op[3]_i_4_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.733 r  diex_op[3]_i_1/O
                         net (fo=31, routed)          1.053     8.787    diex_op[3]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  diex_c_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.516     9.280    CLK_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  diex_c_reg[4]/C
                         clock pessimism              0.322     9.602    
                         clock uncertainty           -0.035     9.567    
    SLICE_X5Y7           FDRE (Setup_fdre_C_R)       -0.429     9.138    diex_c_reg[4]
  -------------------------------------------------------------------
                         required time                          9.138    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 exmem_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            diex_b_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 1.014ns (24.393%)  route 3.143ns (75.607%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 9.281 - 5.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.569     4.575    CLK_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  exmem_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     5.093 r  exmem_a_reg[0]/Q
                         net (fo=12, routed)          1.003     6.095    exmem_a[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.219 f  lidi_op[3]_i_11/O
                         net (fo=1, routed)           0.161     6.380    lidi_op[3]_i_11_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I3_O)        0.124     6.504 r  lidi_op[3]_i_9/O
                         net (fo=1, routed)           0.656     7.160    lidi_op[3]_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.284 f  lidi_op[3]_i_4/O
                         net (fo=5, routed)           0.325     7.609    lidi_op[3]_i_4_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.733 r  diex_op[3]_i_1/O
                         net (fo=31, routed)          0.998     8.732    diex_op[3]_i_1_n_0
    SLICE_X4Y5           FDRE                                         r  diex_b_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.517     9.281    CLK_IBUF_BUFG
    SLICE_X4Y5           FDRE                                         r  diex_b_reg[4]/C
                         clock pessimism              0.322     9.603    
                         clock uncertainty           -0.035     9.568    
    SLICE_X4Y5           FDRE (Setup_fdre_C_R)       -0.429     9.139    diex_b_reg[4]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 exmem_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            diex_b_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.014ns (24.418%)  route 3.139ns (75.582%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 9.281 - 5.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.569     4.575    CLK_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  exmem_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     5.093 r  exmem_a_reg[0]/Q
                         net (fo=12, routed)          1.003     6.095    exmem_a[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.219 f  lidi_op[3]_i_11/O
                         net (fo=1, routed)           0.161     6.380    lidi_op[3]_i_11_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I3_O)        0.124     6.504 r  lidi_op[3]_i_9/O
                         net (fo=1, routed)           0.656     7.160    lidi_op[3]_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.284 f  lidi_op[3]_i_4/O
                         net (fo=5, routed)           0.325     7.609    lidi_op[3]_i_4_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.733 r  diex_op[3]_i_1/O
                         net (fo=31, routed)          0.994     8.728    diex_op[3]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  diex_b_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.517     9.281    CLK_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  diex_b_reg[5]/C
                         clock pessimism              0.322     9.603    
                         clock uncertainty           -0.035     9.568    
    SLICE_X5Y5           FDRE (Setup_fdre_C_R)       -0.429     9.139    diex_b_reg[5]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 exmem_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            diex_b_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.014ns (24.418%)  route 3.139ns (75.582%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 9.281 - 5.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.569     4.575    CLK_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  exmem_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     5.093 r  exmem_a_reg[0]/Q
                         net (fo=12, routed)          1.003     6.095    exmem_a[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.219 f  lidi_op[3]_i_11/O
                         net (fo=1, routed)           0.161     6.380    lidi_op[3]_i_11_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I3_O)        0.124     6.504 r  lidi_op[3]_i_9/O
                         net (fo=1, routed)           0.656     7.160    lidi_op[3]_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.284 f  lidi_op[3]_i_4/O
                         net (fo=5, routed)           0.325     7.609    lidi_op[3]_i_4_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.733 r  diex_op[3]_i_1/O
                         net (fo=31, routed)          0.994     8.728    diex_op[3]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  diex_b_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.517     9.281    CLK_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  diex_b_reg[7]/C
                         clock pessimism              0.322     9.603    
                         clock uncertainty           -0.035     9.568    
    SLICE_X5Y5           FDRE (Setup_fdre_C_R)       -0.429     9.139    diex_b_reg[7]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 exmem_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            diex_c_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.014ns (24.418%)  route 3.139ns (75.582%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 9.281 - 5.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.569     4.575    CLK_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  exmem_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     5.093 r  exmem_a_reg[0]/Q
                         net (fo=12, routed)          1.003     6.095    exmem_a[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I1_O)        0.124     6.219 f  lidi_op[3]_i_11/O
                         net (fo=1, routed)           0.161     6.380    lidi_op[3]_i_11_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I3_O)        0.124     6.504 r  lidi_op[3]_i_9/O
                         net (fo=1, routed)           0.656     7.160    lidi_op[3]_i_9_n_0
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.284 f  lidi_op[3]_i_4/O
                         net (fo=5, routed)           0.325     7.609    lidi_op[3]_i_4_n_0
    SLICE_X11Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.733 r  diex_op[3]_i_1/O
                         net (fo=31, routed)          0.994     8.728    diex_op[3]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  diex_c_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    M18                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     5.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.517     9.281    CLK_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  diex_c_reg[6]/C
                         clock pessimism              0.322     9.603    
                         clock uncertainty           -0.035     9.568    
    SLICE_X5Y5           FDRE (Setup_fdre_C_R)       -0.429     9.139    diex_c_reg[6]
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  0.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Label_uut1/P_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            diex_c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.125%)  route 0.113ns (40.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.593     1.420    Label_uut1/CLK
    SLICE_X6Y4           FDRE                                         r  Label_uut1/P_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.164     1.584 r  Label_uut1/P_reg[0][6]/Q
                         net (fo=2, routed)           0.113     1.697    P_reg[0][6]
    SLICE_X5Y5           FDRE                                         r  diex_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.864     1.937    CLK_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  diex_c_reg[6]/C
                         clock pessimism             -0.501     1.436    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.071     1.507    diex_c_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Label_uut1/P_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            diex_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.593     1.420    Label_uut1/CLK
    SLICE_X7Y4           FDRE                                         r  Label_uut1/P_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     1.561 r  Label_uut1/P_reg[0][2]/Q
                         net (fo=2, routed)           0.122     1.683    P_reg[0][2]
    SLICE_X6Y5           FDRE                                         r  diex_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.864     1.937    CLK_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  diex_c_reg[2]/C
                         clock pessimism             -0.501     1.436    
    SLICE_X6Y5           FDRE (Hold_fdre_C_D)         0.052     1.488    diex_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 compteur_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            compteur_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.379%)  route 0.137ns (39.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.566     1.393    CLK_IBUF_BUFG
    SLICE_X10Y3          FDRE                                         r  compteur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.164     1.557 r  compteur_reg[3]/Q
                         net (fo=5, routed)           0.137     1.694    compteur_reg__0[3]
    SLICE_X10Y2          LUT6 (Prop_lut6_I1_O)        0.045     1.739 r  compteur[5]_i_1/O
                         net (fo=1, routed)           0.000     1.739    plusOp[5]
    SLICE_X10Y2          FDRE                                         r  compteur_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.837     1.910    CLK_IBUF_BUFG
    SLICE_X10Y2          FDRE                                         r  compteur_reg[5]/C
                         clock pessimism             -0.500     1.410    
    SLICE_X10Y2          FDRE (Hold_fdre_C_D)         0.121     1.531    compteur_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 exmem_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memre_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.798%)  route 0.141ns (46.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.566     1.393    CLK_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  exmem_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.557 r  exmem_a_reg[0]/Q
                         net (fo=12, routed)          0.141     1.698    exmem_a[0]
    SLICE_X8Y5           FDRE                                         r  memre_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.836     1.909    CLK_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  memre_a_reg[0]/C
                         clock pessimism             -0.480     1.429    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.060     1.489    memre_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 exmem_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memre_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.562%)  route 0.183ns (56.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.565     1.392    CLK_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  exmem_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     1.533 r  exmem_op_reg[2]/Q
                         net (fo=6, routed)           0.183     1.716    exmem_op_reg_n_0_[2]
    SLICE_X11Y8          FDRE                                         r  memre_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.835     1.908    CLK_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  memre_op_reg[2]/C
                         clock pessimism             -0.500     1.408    
    SLICE_X11Y8          FDRE (Hold_fdre_C_D)         0.071     1.479    memre_op_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 exmem_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Label_uut3/M_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.042%)  route 0.203ns (58.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.566     1.393    CLK_IBUF_BUFG
    SLICE_X9Y5           FDRE                                         r  exmem_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.534 r  exmem_b_reg[1]/Q
                         net (fo=10, routed)          0.203     1.736    Label_uut3/exmem_b_reg[7][1]
    SLICE_X11Y10         FDRE                                         r  Label_uut3/M_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.834     1.907    Label_uut3/CLK
    SLICE_X11Y10         FDRE                                         r  Label_uut3/M_reg[0][1]/C
                         clock pessimism             -0.480     1.427    
    SLICE_X11Y10         FDRE (Hold_fdre_C_D)         0.070     1.497    Label_uut3/M_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 lidi_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.520%)  route 0.167ns (44.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.566     1.393    CLK_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  lidi_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.557 r  lidi_b_reg[0]/Q
                         net (fo=20, routed)          0.167     1.724    lidi_b[0]
    SLICE_X12Y5          LUT3 (Prop_lut3_I0_O)        0.045     1.769 r  a[0]_i_1/O
                         net (fo=1, routed)           0.000     1.769    p_0_in[0]
    SLICE_X12Y5          FDRE                                         r  a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.836     1.909    CLK_IBUF_BUFG
    SLICE_X12Y5          FDRE                                         r  a_reg[0]/C
                         clock pessimism             -0.500     1.409    
    SLICE_X12Y5          FDRE (Hold_fdre_C_D)         0.120     1.529    a_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 compteur_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            compteur_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.213ns (56.874%)  route 0.162ns (43.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.566     1.393    CLK_IBUF_BUFG
    SLICE_X10Y3          FDRE                                         r  compteur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.164     1.557 r  compteur_reg[3]/Q
                         net (fo=5, routed)           0.162     1.718    compteur_reg__0[3]
    SLICE_X10Y3          LUT5 (Prop_lut5_I4_O)        0.049     1.767 r  compteur[4]_i_1/O
                         net (fo=1, routed)           0.000     1.767    plusOp[4]
    SLICE_X10Y3          FDRE                                         r  compteur_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.836     1.909    CLK_IBUF_BUFG
    SLICE_X10Y3          FDRE                                         r  compteur_reg[4]/C
                         clock pessimism             -0.516     1.393    
    SLICE_X10Y3          FDRE (Hold_fdre_C_D)         0.131     1.524    compteur_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.617%)  route 0.142ns (40.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.566     1.393    CLK_IBUF_BUFG
    SLICE_X12Y5          FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.164     1.557 r  a_reg[0]/Q
                         net (fo=18, routed)          0.142     1.698    a_reg__0[0]
    SLICE_X13Y5          LUT5 (Prop_lut5_I4_O)        0.045     1.743 r  a[2]_i_1/O
                         net (fo=1, routed)           0.000     1.743    p_0_in[2]
    SLICE_X13Y5          FDRE                                         r  a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.836     1.909    CLK_IBUF_BUFG
    SLICE_X13Y5          FDRE                                         r  a_reg[2]/C
                         clock pessimism             -0.503     1.406    
    SLICE_X13Y5          FDRE (Hold_fdre_C_D)         0.092     1.498    a_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 exmem_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memre_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.877%)  route 0.172ns (45.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.566     1.393    CLK_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  exmem_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164     1.557 r  exmem_b_reg[2]/Q
                         net (fo=17, routed)          0.172     1.729    Label_uut3/exmem_b_reg[7][2]
    SLICE_X10Y8          LUT4 (Prop_lut4_I1_O)        0.045     1.774 r  Label_uut3/memre_b[2]_i_1/O
                         net (fo=1, routed)           0.000     1.774    mux4[2]
    SLICE_X10Y8          FDRE                                         r  memre_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.835     1.908    CLK_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  memre_b_reg[2]/C
                         clock pessimism             -0.500     1.408    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.120     1.528    memre_b_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X3Y3     B_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X3Y3     B_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X2Y3     B_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X3Y3     B_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X3Y3     B_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X2Y5     B_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X2Y5     B_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X2Y7     B_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X5Y3     Label_uut1/P_reg[1][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y2     Label_uut1/P_reg[7][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y3     B_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y3     B_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y3     B_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y3     B_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y3     B_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y5     B_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y5     B_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y7     B_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y7     B_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y3     B_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y3     B_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y3     B_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y3     B_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y3     B_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X2Y3     B_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y3     B_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y3     B_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y3     B_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X3Y3     B_reg[4]/C



