#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f7f1bc0b0e0 .scope module, "tb1" "tb1" 2 1;
 .timescale 0 0;
v0x7f7f1bc1b660_0 .var "clk", 0 0;
v0x7f7f1bc1b6f0_0 .var/i "i", 31 0;
v0x7f7f1bc1b780_0 .var/i "j", 31 0;
v0x7f7f1bc1b820_0 .net "pc", 7 0, v0x7f7f1bc1b040_0;  1 drivers
v0x7f7f1bc1b8e0_0 .net "result", 31 0, v0x7f7f1bc1b400_0;  1 drivers
E_0x7f7f1bc07920 .event edge, v0x7f7f1bc07b30_0, v0x7f7f1bc1b400_0, v0x7f7f1bc1b040_0, v0x7f7f1bc1b780_0;
S_0x7f7f1bc03140 .scope module, "core_1" "datapath" 2 8, 3 1 0, S_0x7f7f1bc0b0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "result"
    .port_info 2 /OUTPUT 8 "pc"
v0x7f7f1bc07b30_0 .net "clk", 0 0, v0x7f7f1bc1b660_0;  1 drivers
v0x7f7f1bc1ab40_0 .var "extend_16", 15 0;
v0x7f7f1bc1abf0_0 .var "extend_24", 23 0;
v0x7f7f1bc1acb0 .array "instr_memory", 43 0, 7 0;
v0x7f7f1bc1ad50_0 .var "instruction", 31 0;
v0x7f7f1bc1ae40_0 .var "left", 1 0;
v0x7f7f1bc1aef0_0 .var "opcode", 5 0;
v0x7f7f1bc1afa0_0 .var "overflow", 0 0;
v0x7f7f1bc1b040_0 .var "pc", 7 0;
v0x7f7f1bc1b150_0 .var "pos_read1", 4 0;
v0x7f7f1bc1b200_0 .var "pos_read2", 4 0;
v0x7f7f1bc1b2b0_0 .var "pos_write", 4 0;
v0x7f7f1bc1b360 .array "reg_file", 31 0, 31 0;
v0x7f7f1bc1b400_0 .var "result", 31 0;
v0x7f7f1bc1b4b0_0 .var "s_extend", 31 0;
v0x7f7f1bc1b560_0 .var "temp_op", 32 0;
E_0x7f7f1bc07400 .event negedge, v0x7f7f1bc07b30_0;
E_0x7f7f1bc06bf0 .event posedge, v0x7f7f1bc07b30_0;
    .scope S_0x7f7f1bc03140;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f7f1bc1b040_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f7f1bc1ab40_0, 0, 16;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7f7f1bc1abf0_0, 0, 24;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7f1bc1ae40_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x7f7f1bc03140;
T_1 ;
    %vpi_call 3 23 "$readmemb", "instruction.txt", v0x7f7f1bc1acb0 {0 0 0};
    %vpi_call 3 24 "$readmemh", "register.txt", v0x7f7f1bc1b360 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7f7f1bc03140;
T_2 ;
    %wait E_0x7f7f1bc06bf0;
    %ix/getv 4, v0x7f7f1bc1b040_0;
    %load/vec4a v0x7f7f1bc1acb0, 4;
    %load/vec4 v0x7f7f1bc1b040_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f7f1bc1acb0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f7f1bc1b040_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f7f1bc1acb0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f7f1bc1b040_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f7f1bc1acb0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f7f1bc1ad50_0, 0, 32;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7f7f1bc1aef0_0, 0, 6;
    %load/vec4 v0x7f7f1bc1b040_0;
    %addi 4, 0, 8;
    %store/vec4 v0x7f7f1bc1b040_0, 0, 8;
    %load/vec4 v0x7f7f1bc1aef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.0 ;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7f7f1bc1b150_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7f7f1bc1b200_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7f7f1bc1b2b0_0, 0, 5;
    %load/vec4 v0x7f7f1bc1b150_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7f1bc1b360, 4;
    %pad/u 33;
    %load/vec4 v0x7f7f1bc1b200_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7f1bc1b360, 4;
    %pad/u 33;
    %add;
    %store/vec4 v0x7f7f1bc1b560_0, 0, 33;
    %load/vec4 v0x7f7f1bc1b560_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7f7f1bc1b400_0, 0, 32;
    %load/vec4 v0x7f7f1bc1b560_0;
    %parti/s 1, 32, 7;
    %store/vec4 v0x7f7f1bc1afa0_0, 0, 1;
    %jmp T_2.11;
T_2.1 ;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7f7f1bc1b150_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7f7f1bc1b200_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7f7f1bc1b2b0_0, 0, 5;
    %load/vec4 v0x7f7f1bc1b150_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7f1bc1b360, 4;
    %pad/u 33;
    %load/vec4 v0x7f7f1bc1b200_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7f1bc1b360, 4;
    %pad/u 33;
    %sub;
    %store/vec4 v0x7f7f1bc1b560_0, 0, 33;
    %load/vec4 v0x7f7f1bc1b560_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7f7f1bc1b400_0, 0, 32;
    %load/vec4 v0x7f7f1bc1b560_0;
    %parti/s 1, 32, 7;
    %store/vec4 v0x7f7f1bc1afa0_0, 0, 1;
    %jmp T_2.11;
T_2.2 ;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7f7f1bc1b150_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7f7f1bc1b200_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7f7f1bc1b2b0_0, 0, 5;
    %load/vec4 v0x7f7f1bc1b150_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7f1bc1b360, 4;
    %load/vec4 v0x7f7f1bc1b200_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7f1bc1b360, 4;
    %and;
    %store/vec4 v0x7f7f1bc1b400_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f1bc1afa0_0, 0, 1;
    %jmp T_2.11;
T_2.3 ;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7f7f1bc1b150_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7f7f1bc1b200_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7f7f1bc1b2b0_0, 0, 5;
    %load/vec4 v0x7f7f1bc1b150_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7f1bc1b360, 4;
    %load/vec4 v0x7f7f1bc1b200_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7f1bc1b360, 4;
    %nor;
    %store/vec4 v0x7f7f1bc1b400_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f1bc1afa0_0, 0, 1;
    %jmp T_2.11;
T_2.4 ;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7f7f1bc1b150_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7f7f1bc1b200_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7f7f1bc1b2b0_0, 0, 5;
    %load/vec4 v0x7f7f1bc1b150_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7f1bc1b360, 4;
    %load/vec4 v0x7f7f1bc1b200_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7f1bc1b360, 4;
    %or;
    %store/vec4 v0x7f7f1bc1b400_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f1bc1afa0_0, 0, 1;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7f7f1bc1b150_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7f7f1bc1b200_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7f7f1bc1b2b0_0, 0, 5;
    %load/vec4 v0x7f7f1bc1b150_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7f1bc1b360, 4;
    %load/vec4 v0x7f7f1bc1b200_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7f1bc1b360, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %store/vec4 v0x7f7f1bc1b400_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f1bc1afa0_0, 0, 1;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7f7f1bc1b150_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7f7f1bc1b2b0_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ab40_0;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f7f1bc1b4b0_0, 0, 32;
    %load/vec4 v0x7f7f1bc1b150_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7f1bc1b360, 4;
    %pad/u 33;
    %load/vec4 v0x7f7f1bc1b4b0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x7f7f1bc1b560_0, 0, 33;
    %load/vec4 v0x7f7f1bc1b560_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7f7f1bc1b400_0, 0, 32;
    %load/vec4 v0x7f7f1bc1b560_0;
    %parti/s 1, 32, 7;
    %store/vec4 v0x7f7f1bc1afa0_0, 0, 1;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7f7f1bc1b150_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7f7f1bc1b2b0_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ab40_0;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f7f1bc1b4b0_0, 0, 32;
    %load/vec4 v0x7f7f1bc1b150_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7f1bc1b360, 4;
    %pad/u 33;
    %load/vec4 v0x7f7f1bc1b4b0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0x7f7f1bc1b560_0, 0, 33;
    %load/vec4 v0x7f7f1bc1b560_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7f7f1bc1b400_0, 0, 32;
    %load/vec4 v0x7f7f1bc1b560_0;
    %parti/s 1, 32, 7;
    %store/vec4 v0x7f7f1bc1afa0_0, 0, 1;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7f7f1bc1b150_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7f7f1bc1b2b0_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ab40_0;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f7f1bc1b4b0_0, 0, 32;
    %load/vec4 v0x7f7f1bc1b150_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7f1bc1b360, 4;
    %load/vec4 v0x7f7f1bc1b4b0_0;
    %and;
    %store/vec4 v0x7f7f1bc1b400_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f1bc1afa0_0, 0, 1;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7f7f1bc1b150_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7f7f1bc1b2b0_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ab40_0;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f7f1bc1b4b0_0, 0, 32;
    %load/vec4 v0x7f7f1bc1b150_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7f1bc1b360, 4;
    %load/vec4 v0x7f7f1bc1b4b0_0;
    %or;
    %store/vec4 v0x7f7f1bc1b400_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f1bc1afa0_0, 0, 1;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7f7f1bc1b150_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7f7f1bc1b2b0_0, 0, 5;
    %load/vec4 v0x7f7f1bc1ab40_0;
    %load/vec4 v0x7f7f1bc1ad50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f7f1bc1b4b0_0, 0, 32;
    %load/vec4 v0x7f7f1bc1b150_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f7f1bc1b360, 4;
    %load/vec4 v0x7f7f1bc1b4b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %store/vec4 v0x7f7f1bc1b400_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f1bc1afa0_0, 0, 1;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f7f1bc03140;
T_3 ;
    %wait E_0x7f7f1bc07400;
    %load/vec4 v0x7f7f1bc1b400_0;
    %load/vec4 v0x7f7f1bc1b2b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f1bc1b360, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f7f1bc0b0e0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7f1bc1b780_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x7f7f1bc0b0e0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f1bc1b660_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7f1bc1b6f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x7f7f1bc1b6f0_0;
    %cmpi/s 22, 0, 32;
    %jmp/0xz T_5.1, 5;
    %delay 5, 0;
    %load/vec4 v0x7f7f1bc1b660_0;
    %inv;
    %store/vec4 v0x7f7f1bc1b660_0, 0, 1;
    %load/vec4 v0x7f7f1bc1b6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7f1bc1b6f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x7f7f1bc0b0e0;
T_6 ;
    %wait E_0x7f7f1bc07920;
    %load/vec4 v0x7f7f1bc1b660_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 2 25 "$monitor", "Clock: %b Result: %d PC: %d", v0x7f7f1bc1b660_0, v0x7f7f1bc1b8e0_0, v0x7f7f1bc1b820_0 {0 0 0};
    %load/vec4 v0x7f7f1bc1b780_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7f1bc1b780_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %vpi_call 2 30 "$monitor", "\000" {0 0 0};
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Test_datapath.v";
    "Datapath.v";
