always @(posedge clk) begin
  if (r) begin
    // Synchronous reset: when `r` is high, set `q` to 0
    q <= 1'b0;
  end else begin
    // D flip-flop behavior: capture the input `d`
    q <= d;
  end
end

endmodule