Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Tue Oct  1 13:01:50 2024
| Host         : Lucass running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (90)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (39)
5. checking no_input_delay (12)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (90)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: btnD (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: btnL (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: btnR (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: btnU (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (39)
-------------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.908        0.000                      0                    1        0.263        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.908        0.000                      0                    1        0.263        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.908ns  (required time - arrival time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.146    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.505     6.108    genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X3Y20          LUT1 (Prop_lut1_I0_O)        0.124     6.232 r  genblk1[0].fDiv/clkDiv_i_1__0/O
                         net (fo=1, routed)           0.000     6.232    genblk1[0].fDiv/p_0_in
    SLICE_X3Y20          FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.508    14.849    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X3Y20          FDRE (Setup_fdre_C_D)        0.029    15.140    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                  8.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.586     1.469    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     1.778    genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X3Y20          LUT1 (Prop_lut1_I0_O)        0.045     1.823 r  genblk1[0].fDiv/clkDiv_i_1__0/O
                         net (fo=1, routed)           0.000     1.823    genblk1[0].fDiv/p_0_in
    SLICE_X3Y20          FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.855     1.982    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.091     1.560    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y20    genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    genblk1[0].fDiv/clkDiv_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.914ns  (logic 4.638ns (46.787%)  route 5.276ns (53.213%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.869     1.347    q7seg/ps[1]
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.296     1.643 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.959     2.602    q7seg/sel0[1]
    SLICE_X6Y16          LUT4 (Prop_lut4_I3_O)        0.153     2.755 r  q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.447     6.203    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711     9.914 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.914    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.896ns  (logic 4.672ns (47.206%)  route 5.225ns (52.794%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.853     1.331    q7seg/ps[1]
    SLICE_X5Y15          LUT5 (Prop_lut5_I2_O)        0.296     1.627 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.833     2.460    q7seg/sel0[0]
    SLICE_X6Y15          LUT4 (Prop_lut4_I2_O)        0.156     2.616 r  q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.538     6.155    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.742     9.896 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.896    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.845ns  (logic 4.239ns (43.057%)  route 5.606ns (56.943%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE                         0.000     0.000 r  num1_reg[3]/C
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  num1_reg[3]/Q
                         net (fo=1, routed)           1.145     1.601    q7seg/num1[3]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     1.725 r  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.970     2.695    q7seg/sel0[3]
    SLICE_X6Y16          LUT4 (Prop_lut4_I0_O)        0.124     2.819 r  q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.491     6.310    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.845 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.845    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.754ns  (logic 4.434ns (45.456%)  route 5.320ns (54.544%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.869     1.347    q7seg/ps[1]
    SLICE_X5Y15          LUT6 (Prop_lut6_I3_O)        0.296     1.643 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.959     2.602    q7seg/sel0[1]
    SLICE_X6Y16          LUT4 (Prop_lut4_I3_O)        0.124     2.726 r  q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.492     6.218    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.754 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.754    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.693ns  (logic 4.476ns (46.178%)  route 5.217ns (53.822%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE                         0.000     0.000 r  num1_reg[3]/C
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  num1_reg[3]/Q
                         net (fo=1, routed)           1.145     1.601    q7seg/num1[3]
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     1.725 r  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.970     2.695    q7seg/sel0[3]
    SLICE_X6Y16          LUT4 (Prop_lut4_I0_O)        0.152     2.847 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.102     5.949    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744     9.693 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.693    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.321ns  (logic 4.427ns (47.496%)  route 4.894ns (52.504%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.853     1.331    q7seg/ps[1]
    SLICE_X5Y15          LUT5 (Prop_lut5_I2_O)        0.296     1.627 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.992     2.619    q7seg/sel0[0]
    SLICE_X6Y16          LUT4 (Prop_lut4_I2_O)        0.124     2.743 r  q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.049     5.792    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.321 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.321    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.028ns  (logic 4.395ns (48.683%)  route 4.633ns (51.317%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.904     1.422    q7seg/ps[0]
    SLICE_X6Y15          LUT2 (Prop_lut2_I0_O)        0.150     1.572 r  q7seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.729     5.301    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727     9.028 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.028    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.016ns  (logic 4.513ns (50.053%)  route 4.503ns (49.947%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.853     1.331    q7seg/ps[1]
    SLICE_X5Y15          LUT2 (Prop_lut2_I0_O)        0.324     1.655 r  q7seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.650     5.305    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     9.016 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.016    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.973ns  (logic 4.429ns (49.362%)  route 4.544ns (50.638%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.853     1.331    q7seg/ps[1]
    SLICE_X5Y15          LUT5 (Prop_lut5_I2_O)        0.296     1.627 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.833     2.460    q7seg/sel0[0]
    SLICE_X6Y15          LUT4 (Prop_lut4_I1_O)        0.124     2.584 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.858     5.442    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.973 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.973    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.913ns  (logic 4.141ns (46.460%)  route 4.772ns (53.540%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.904     1.422    q7seg/ps[0]
    SLICE_X6Y15          LUT2 (Prop_lut2_I1_O)        0.124     1.546 r  q7seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.868     5.414    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.913 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.913    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[14].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[14].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE                         0.000     0.000 r  genblk1[14].fDiv/clkDiv_reg/C
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[14].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[14].fDiv/clkDiv_reg_0
    SLICE_X5Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[14].fDiv/clkDiv_i_1__14/O
                         net (fo=1, routed)           0.000     0.354    genblk1[14].fDiv/clkDiv_i_1__14_n_0
    SLICE_X5Y18          FDRE                                         r  genblk1[14].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[15].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[15].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y17          FDRE                         0.000     0.000 r  genblk1[15].fDiv/clkDiv_reg/C
    SLICE_X5Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[15].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[15].fDiv/clkDiv_reg_0
    SLICE_X5Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[15].fDiv/clkDiv_i_1__15/O
                         net (fo=1, routed)           0.000     0.354    genblk1[15].fDiv/clkDiv_i_1__15_n_0
    SLICE_X5Y17          FDRE                                         r  genblk1[15].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[4].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[4].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  genblk1[4].fDiv/clkDiv_reg/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[4].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[4].fDiv/clkDiv_reg_0
    SLICE_X3Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[4].fDiv/clkDiv_i_1__4/O
                         net (fo=1, routed)           0.000     0.354    genblk1[4].fDiv/clkDiv_i_1__4_n_0
    SLICE_X3Y18          FDRE                                         r  genblk1[4].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[9].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[9].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE                         0.000     0.000 r  genblk1[9].fDiv/clkDiv_reg/C
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[9].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    genblk1[9].fDiv/clkDiv_reg_0
    SLICE_X3Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  genblk1[9].fDiv/clkDiv_i_1__9/O
                         net (fo=1, routed)           0.000     0.354    genblk1[9].fDiv/clkDiv_i_1__9_n_0
    SLICE_X3Y16          FDRE                                         r  genblk1[9].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[11].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[11].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE                         0.000     0.000 r  genblk1[11].fDiv/clkDiv_reg/C
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[11].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    genblk1[11].fDiv/clkDiv_reg_0
    SLICE_X4Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  genblk1[11].fDiv/clkDiv_i_1__11/O
                         net (fo=1, routed)           0.000     0.371    genblk1[11].fDiv/clkDiv_i_1__11_n_0
    SLICE_X4Y20          FDRE                                         r  genblk1[11].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[12].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[12].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE                         0.000     0.000 r  genblk1[12].fDiv/clkDiv_reg/C
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[12].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    genblk1[12].fDiv/clkDiv_reg_0
    SLICE_X4Y19          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  genblk1[12].fDiv/clkDiv_i_1__12/O
                         net (fo=1, routed)           0.000     0.371    genblk1[12].fDiv/clkDiv_i_1__12_n_0
    SLICE_X4Y19          FDRE                                         r  genblk1[12].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[5].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[5].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  genblk1[5].fDiv/clkDiv_reg/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[5].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     0.326    genblk1[5].fDiv/clkDiv_reg_0
    SLICE_X4Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  genblk1[5].fDiv/clkDiv_i_1__5/O
                         net (fo=1, routed)           0.000     0.371    genblk1[5].fDiv/clkDiv_i_1__5_n_0
    SLICE_X4Y17          FDRE                                         r  genblk1[5].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[10].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[10].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE                         0.000     0.000 r  genblk1[10].fDiv/clkDiv_reg/C
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  genblk1[10].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.187     0.328    genblk1[10].fDiv/clkDiv_reg_0
    SLICE_X4Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.373 r  genblk1[10].fDiv/clkDiv_i_1__10/O
                         net (fo=1, routed)           0.000     0.373    genblk1[10].fDiv/clkDiv_i_1__10_n_0
    SLICE_X4Y16          FDRE                                         r  genblk1[10].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[16].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[16].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE                         0.000     0.000 r  genblk1[16].fDiv/clkDiv_reg/C
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  genblk1[16].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.175     0.339    genblk1[16].fDiv/clkDiv_reg_0
    SLICE_X6Y17          LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  genblk1[16].fDiv/clkDiv_i_1__16/O
                         net (fo=1, routed)           0.000     0.384    genblk1[16].fDiv/clkDiv_i_1__16_n_0
    SLICE_X6Y17          FDRE                                         r  genblk1[16].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[17].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk1[17].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE                         0.000     0.000 r  genblk1[17].fDiv/clkDiv_reg/C
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  genblk1[17].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.175     0.339    genblk1[17].fDiv/clkDiv_reg_0
    SLICE_X6Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  genblk1[17].fDiv/clkDiv_i_1__17/O
                         net (fo=1, routed)           0.000     0.384    genblk1[17].fDiv/clkDiv_i_1__17_n_0
    SLICE_X6Y16          FDRE                                         r  genblk1[17].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





