// Seed: 3774810133
module module_0 (
    output uwire id_0,
    output wor   id_1,
    input  wire  id_2,
    output uwire id_3,
    output wand  id_4,
    input  tri0  id_5,
    output wire  id_6
);
  wire id_8;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input tri1 id_0
    , id_5,
    output supply0 id_1,
    output tri1 id_2,
    input wor id_3
);
  assign id_5 = 1;
  id_6 :
  assert property (@(1) 1'b0)
  else id_6 = id_3;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_0,
      id_1,
      id_2,
      id_3,
      id_6
  );
  wire id_7;
endmodule
