initSidebarItems({"mod":[["crypto_cmd","Cryptography Command"],["crypto_input0","Cryptography input 0"],["crypto_input1","Cryptography input 1"],["crypto_input2","Cryptography input 2"],["crypto_input3","Cryptography input 3"],["crypto_key0","Cryptography key 0"],["crypto_key1","Cryptography key 1"],["crypto_key2","Cryptography key 2"],["crypto_key3","Cryptography key 3"],["crypto_output0","Cryptography output 0"],["crypto_output1","Cryptography output 1"],["crypto_output2","Cryptography output 2"],["crypto_output3","Cryptography output 3"],["ctl","Control"],["device","Register block Device (only used in XIP mode)"],["fast_ca_cmd","Fast cache command"],["fast_ca_ctl","Fast cache control"],["intr","Interrupt register"],["intr_mask","Interrupt mask register"],["intr_masked","Interrupt masked register"],["intr_set","Interrupt set register"],["rx_data_fifo_ctl","Receiver data FIFO control"],["rx_data_fifo_rd1","Receiver data FIFO read"],["rx_data_fifo_rd1_silent","Receiver data FIFO silent read"],["rx_data_fifo_rd2","Receiver data FIFO read"],["rx_data_fifo_rd4","Receiver data FIFO read"],["rx_data_fifo_status","Receiver data FIFO status"],["slow_ca_cmd","Slow cache command"],["slow_ca_ctl","Slow cache control"],["status","Status"],["tx_cmd_fifo_status","Transmitter command FIFO status"],["tx_cmd_fifo_wr","Transmitter command FIFO write"],["tx_data_fifo_ctl","Transmitter data FIFO control"],["tx_data_fifo_status","Transmitter data FIFO status"],["tx_data_fifo_wr1","Transmitter data FIFO write"],["tx_data_fifo_wr2","Transmitter data FIFO write"],["tx_data_fifo_wr4","Transmitter data FIFO write"]],"struct":[["DEVICE","Register block"],["RegisterBlock","Register block"]],"type":[["CRYPTO_CMD","CRYPTO_CMD register accessor: an alias for `Reg<CRYPTO_CMD_SPEC>`"],["CRYPTO_INPUT0","CRYPTO_INPUT0 register accessor: an alias for `Reg<CRYPTO_INPUT0_SPEC>`"],["CRYPTO_INPUT1","CRYPTO_INPUT1 register accessor: an alias for `Reg<CRYPTO_INPUT1_SPEC>`"],["CRYPTO_INPUT2","CRYPTO_INPUT2 register accessor: an alias for `Reg<CRYPTO_INPUT2_SPEC>`"],["CRYPTO_INPUT3","CRYPTO_INPUT3 register accessor: an alias for `Reg<CRYPTO_INPUT3_SPEC>`"],["CRYPTO_KEY0","CRYPTO_KEY0 register accessor: an alias for `Reg<CRYPTO_KEY0_SPEC>`"],["CRYPTO_KEY1","CRYPTO_KEY1 register accessor: an alias for `Reg<CRYPTO_KEY1_SPEC>`"],["CRYPTO_KEY2","CRYPTO_KEY2 register accessor: an alias for `Reg<CRYPTO_KEY2_SPEC>`"],["CRYPTO_KEY3","CRYPTO_KEY3 register accessor: an alias for `Reg<CRYPTO_KEY3_SPEC>`"],["CRYPTO_OUTPUT0","CRYPTO_OUTPUT0 register accessor: an alias for `Reg<CRYPTO_OUTPUT0_SPEC>`"],["CRYPTO_OUTPUT1","CRYPTO_OUTPUT1 register accessor: an alias for `Reg<CRYPTO_OUTPUT1_SPEC>`"],["CRYPTO_OUTPUT2","CRYPTO_OUTPUT2 register accessor: an alias for `Reg<CRYPTO_OUTPUT2_SPEC>`"],["CRYPTO_OUTPUT3","CRYPTO_OUTPUT3 register accessor: an alias for `Reg<CRYPTO_OUTPUT3_SPEC>`"],["CTL","CTL register accessor: an alias for `Reg<CTL_SPEC>`"],["FAST_CA_CMD","FAST_CA_CMD register accessor: an alias for `Reg<FAST_CA_CMD_SPEC>`"],["FAST_CA_CTL","FAST_CA_CTL register accessor: an alias for `Reg<FAST_CA_CTL_SPEC>`"],["INTR","INTR register accessor: an alias for `Reg<INTR_SPEC>`"],["INTR_MASK","INTR_MASK register accessor: an alias for `Reg<INTR_MASK_SPEC>`"],["INTR_MASKED","INTR_MASKED register accessor: an alias for `Reg<INTR_MASKED_SPEC>`"],["INTR_SET","INTR_SET register accessor: an alias for `Reg<INTR_SET_SPEC>`"],["RX_DATA_FIFO_CTL","RX_DATA_FIFO_CTL register accessor: an alias for `Reg<RX_DATA_FIFO_CTL_SPEC>`"],["RX_DATA_FIFO_RD1","RX_DATA_FIFO_RD1 register accessor: an alias for `Reg<RX_DATA_FIFO_RD1_SPEC>`"],["RX_DATA_FIFO_RD1_SILENT","RX_DATA_FIFO_RD1_SILENT register accessor: an alias for `Reg<RX_DATA_FIFO_RD1_SILENT_SPEC>`"],["RX_DATA_FIFO_RD2","RX_DATA_FIFO_RD2 register accessor: an alias for `Reg<RX_DATA_FIFO_RD2_SPEC>`"],["RX_DATA_FIFO_RD4","RX_DATA_FIFO_RD4 register accessor: an alias for `Reg<RX_DATA_FIFO_RD4_SPEC>`"],["RX_DATA_FIFO_STATUS","RX_DATA_FIFO_STATUS register accessor: an alias for `Reg<RX_DATA_FIFO_STATUS_SPEC>`"],["SLOW_CA_CMD","SLOW_CA_CMD register accessor: an alias for `Reg<SLOW_CA_CMD_SPEC>`"],["SLOW_CA_CTL","SLOW_CA_CTL register accessor: an alias for `Reg<SLOW_CA_CTL_SPEC>`"],["STATUS","STATUS register accessor: an alias for `Reg<STATUS_SPEC>`"],["TX_CMD_FIFO_STATUS","TX_CMD_FIFO_STATUS register accessor: an alias for `Reg<TX_CMD_FIFO_STATUS_SPEC>`"],["TX_CMD_FIFO_WR","TX_CMD_FIFO_WR register accessor: an alias for `Reg<TX_CMD_FIFO_WR_SPEC>`"],["TX_DATA_FIFO_CTL","TX_DATA_FIFO_CTL register accessor: an alias for `Reg<TX_DATA_FIFO_CTL_SPEC>`"],["TX_DATA_FIFO_STATUS","TX_DATA_FIFO_STATUS register accessor: an alias for `Reg<TX_DATA_FIFO_STATUS_SPEC>`"],["TX_DATA_FIFO_WR1","TX_DATA_FIFO_WR1 register accessor: an alias for `Reg<TX_DATA_FIFO_WR1_SPEC>`"],["TX_DATA_FIFO_WR2","TX_DATA_FIFO_WR2 register accessor: an alias for `Reg<TX_DATA_FIFO_WR2_SPEC>`"],["TX_DATA_FIFO_WR4","TX_DATA_FIFO_WR4 register accessor: an alias for `Reg<TX_DATA_FIFO_WR4_SPEC>`"]]});