Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 23 03:32:43 2019
| Host         : OldMateLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file keyboard_TOP_timing_summary_routed.rpt -pb keyboard_TOP_timing_summary_routed.pb -rpx keyboard_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : keyboard_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: keyclk (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: keycodetest_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: keycodetest_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: keycodetest_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: keycodetest_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: keycodetest_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: keycodetest_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: keycodetest_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: keycodetest_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: keyread_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.210        0.000                      0                   14        0.176        0.000                      0                   14        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk              8.210        0.000                      0                   14        0.176        0.000                      0                   14        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :            0  Failing Endpoints,  Worst Slack        8.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.210ns  (required time - arrival time)
  Source:                 SSDcathode_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.456ns (27.834%)  route 1.182ns (72.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.146    sysclk_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDSE (Prop_fdse_C_Q)         0.456     5.602 r  SSDcathode_reg[2]/Q
                         net (fo=2, routed)           1.182     6.785    SSDcathode_OBUF[2]
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    sysclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDRE (Setup_fdre_C_D)       -0.093    14.995    prevSSD_reg[2]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  8.210    

Slack (MET) :             8.313ns  (required time - arrival time)
  Source:                 prevSSD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.747ns (43.871%)  route 0.956ns (56.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.626     5.147    sysclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  prevSSD_reg[4]/Q
                         net (fo=1, routed)           0.956     6.522    KeyD/SSDcathode_reg[6][4]
    SLICE_X65Y20         LUT3 (Prop_lut3_I0_O)        0.328     6.850 r  KeyD/SSDcathode[4]_i_1/O
                         net (fo=1, routed)           0.000     6.850    KeyD_n_2
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    sysclk_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDSE (Setup_fdse_C_D)        0.075    15.163    SSDcathode_reg[4]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -6.850    
  -------------------------------------------------------------------
                         slack                                  8.313    

Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 prevSSD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.744ns (43.882%)  route 0.951ns (56.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.626     5.147    sysclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  prevSSD_reg[6]/Q
                         net (fo=1, routed)           0.951     6.518    KeyD/SSDcathode_reg[6][6]
    SLICE_X65Y20         LUT3 (Prop_lut3_I0_O)        0.325     6.843 r  KeyD/SSDcathode[6]_i_2/O
                         net (fo=1, routed)           0.000     6.843    KeyD_n_0
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    sysclk_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDSE (Setup_fdse_C_D)        0.075    15.163    SSDcathode_reg[6]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  8.320    

Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 KeyD/encSSD_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.773ns (48.843%)  route 0.810ns (51.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.626     5.147    KeyD/sysclk_IBUF_BUFG
    SLICE_X64Y19         FDSE                                         r  KeyD/encSSD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDSE (Prop_fdse_C_Q)         0.478     5.625 r  KeyD/encSSD_reg[2]/Q
                         net (fo=1, routed)           0.810     6.435    KeyD/SSDcode[2]
    SLICE_X65Y20         LUT3 (Prop_lut3_I1_O)        0.295     6.730 r  KeyD/SSDcathode[2]_i_1/O
                         net (fo=1, routed)           0.000     6.730    KeyD_n_4
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    sysclk_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDSE (Setup_fdse_C_D)        0.031    15.119    SSDcathode_reg[2]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -6.730    
  -------------------------------------------------------------------
                         slack                                  8.389    

Slack (MET) :             8.461ns  (required time - arrival time)
  Source:                 prevSSD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.743ns (47.784%)  route 0.812ns (52.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.626     5.147    sysclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  prevSSD_reg[5]/Q
                         net (fo=1, routed)           0.812     6.378    KeyD/SSDcathode_reg[6][5]
    SLICE_X65Y20         LUT3 (Prop_lut3_I0_O)        0.324     6.702 r  KeyD/SSDcathode[5]_i_1/O
                         net (fo=1, routed)           0.000     6.702    KeyD_n_1
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    sysclk_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDSE (Setup_fdse_C_D)        0.075    15.163    SSDcathode_reg[5]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                  8.461    

Slack (MET) :             8.495ns  (required time - arrival time)
  Source:                 SSDcathode_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.419ns (34.553%)  route 0.794ns (65.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.146    sysclk_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDSE (Prop_fdse_C_Q)         0.419     5.565 r  SSDcathode_reg[5]/Q
                         net (fo=2, routed)           0.794     6.359    SSDcathode_OBUF[5]
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    sysclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDRE (Setup_fdre_C_D)       -0.234    14.854    prevSSD_reg[5]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                          -6.359    
  -------------------------------------------------------------------
                         slack                                  8.495    

Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 prevSSD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.580ns (39.696%)  route 0.881ns (60.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.626     5.147    sysclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  prevSSD_reg[0]/Q
                         net (fo=1, routed)           0.881     6.484    KeyD/SSDcathode_reg[6][0]
    SLICE_X65Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.608 r  KeyD/SSDcathode[0]_i_1/O
                         net (fo=1, routed)           0.000     6.608    KeyD_n_6
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    sysclk_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDSE (Setup_fdse_C_D)        0.029    15.117    SSDcathode_reg[0]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                  8.509    

Slack (MET) :             8.510ns  (required time - arrival time)
  Source:                 SSDcathode_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.419ns (34.584%)  route 0.793ns (65.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.146    sysclk_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDSE (Prop_fdse_C_Q)         0.419     5.565 r  SSDcathode_reg[4]/Q
                         net (fo=2, routed)           0.793     6.358    SSDcathode_OBUF[4]
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    sysclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDRE (Setup_fdre_C_D)       -0.220    14.868    prevSSD_reg[4]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -6.358    
  -------------------------------------------------------------------
                         slack                                  8.510    

Slack (MET) :             8.549ns  (required time - arrival time)
  Source:                 SSDcathode_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.456ns (35.416%)  route 0.832ns (64.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.146    sysclk_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDSE (Prop_fdse_C_Q)         0.456     5.602 r  SSDcathode_reg[1]/Q
                         net (fo=2, routed)           0.832     6.434    SSDcathode_OBUF[1]
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    sysclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDRE (Setup_fdre_C_D)       -0.105    14.983    prevSSD_reg[1]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                  8.549    

Slack (MET) :             8.573ns  (required time - arrival time)
  Source:                 SSDcathode_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.456ns (36.073%)  route 0.808ns (63.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.146    sysclk_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDSE (Prop_fdse_C_Q)         0.456     5.602 r  SSDcathode_reg[0]/Q
                         net (fo=2, routed)           0.808     6.410    SSDcathode_OBUF[0]
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.508    14.849    sysclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDRE (Setup_fdre_C_D)       -0.105    14.983    prevSSD_reg[0]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -6.410    
  -------------------------------------------------------------------
                         slack                                  8.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 KeyD/encSSD_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.586     1.469    KeyD/sysclk_IBUF_BUFG
    SLICE_X64Y20         FDSE                                         r  KeyD/encSSD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDSE (Prop_fdse_C_Q)         0.164     1.633 r  KeyD/encSSD_reg[5]/Q
                         net (fo=1, routed)           0.083     1.716    KeyD/SSDcode[5]
    SLICE_X65Y20         LUT3 (Prop_lut3_I1_O)        0.049     1.765 r  KeyD/SSDcathode[5]_i_1/O
                         net (fo=1, routed)           0.000     1.765    KeyD_n_1
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.855     1.982    sysclk_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[5]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X65Y20         FDSE (Hold_fdse_C_D)         0.107     1.589    SSDcathode_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 KeyD/encSSD_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.640%)  route 0.102ns (35.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.586     1.469    KeyD/sysclk_IBUF_BUFG
    SLICE_X62Y20         FDSE                                         r  KeyD/encSSD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDSE (Prop_fdse_C_Q)         0.141     1.610 r  KeyD/encSSD_reg[3]/Q
                         net (fo=1, routed)           0.102     1.712    KeyD/SSDcode[3]
    SLICE_X65Y20         LUT3 (Prop_lut3_I1_O)        0.045     1.757 r  KeyD/SSDcathode[3]_i_1/O
                         net (fo=1, routed)           0.000     1.757    KeyD_n_3
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.855     1.982    sysclk_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[3]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X65Y20         FDSE (Hold_fdse_C_D)         0.092     1.575    SSDcathode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 KeyD/encSSD_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.192ns (59.439%)  route 0.131ns (40.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.586     1.469    KeyD/sysclk_IBUF_BUFG
    SLICE_X62Y20         FDSE                                         r  KeyD/encSSD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDSE (Prop_fdse_C_Q)         0.141     1.610 r  KeyD/encSSD_reg[4]/Q
                         net (fo=1, routed)           0.131     1.741    KeyD/SSDcode[4]
    SLICE_X65Y20         LUT3 (Prop_lut3_I1_O)        0.051     1.792 r  KeyD/SSDcathode[4]_i_1/O
                         net (fo=1, routed)           0.000     1.792    KeyD_n_2
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.855     1.982    sysclk_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[4]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X65Y20         FDSE (Hold_fdse_C_D)         0.107     1.590    SSDcathode_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 SSDcathode_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.182%)  route 0.132ns (50.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.586     1.469    sysclk_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDSE (Prop_fdse_C_Q)         0.128     1.597 r  SSDcathode_reg[6]/Q
                         net (fo=2, routed)           0.132     1.729    SSDcathode_OBUF[6]
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.856     1.983    sysclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[6]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.022     1.506    prevSSD_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 KeyD/encSSD_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.212ns (59.823%)  route 0.142ns (40.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.586     1.469    KeyD/sysclk_IBUF_BUFG
    SLICE_X64Y20         FDSE                                         r  KeyD/encSSD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDSE (Prop_fdse_C_Q)         0.164     1.633 r  KeyD/encSSD_reg[6]/Q
                         net (fo=1, routed)           0.142     1.776    KeyD/SSDcode[6]
    SLICE_X65Y20         LUT3 (Prop_lut3_I1_O)        0.048     1.824 r  KeyD/SSDcathode[6]_i_2/O
                         net (fo=1, routed)           0.000     1.824    KeyD_n_0
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.855     1.982    sysclk_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[6]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X65Y20         FDSE (Hold_fdse_C_D)         0.107     1.589    SSDcathode_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 KeyD/encSSD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.816%)  route 0.203ns (52.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.587     1.470    KeyD/sysclk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  KeyD/encSSD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  KeyD/encSSD_reg[0]/Q
                         net (fo=1, routed)           0.203     1.814    KeyD/SSDcode[0]
    SLICE_X65Y20         LUT3 (Prop_lut3_I1_O)        0.045     1.859 r  KeyD/SSDcathode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    KeyD_n_6
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.855     1.982    sysclk_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X65Y20         FDSE (Hold_fdse_C_D)         0.091     1.574    SSDcathode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 prevSSD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.713%)  route 0.212ns (53.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.587     1.470    sysclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  prevSSD_reg[1]/Q
                         net (fo=1, routed)           0.212     1.823    KeyD/SSDcathode_reg[6][1]
    SLICE_X65Y20         LUT3 (Prop_lut3_I0_O)        0.045     1.868 r  KeyD/SSDcathode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    KeyD_n_5
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.855     1.982    sysclk_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[1]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X65Y20         FDSE (Hold_fdse_C_D)         0.092     1.575    SSDcathode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 SSDcathode_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.091%)  route 0.285ns (66.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.586     1.469    sysclk_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDSE (Prop_fdse_C_Q)         0.141     1.610 r  SSDcathode_reg[0]/Q
                         net (fo=2, routed)           0.285     1.895    SSDcathode_OBUF[0]
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.856     1.983    sysclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[0]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.061     1.545    prevSSD_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 prevSSD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.245%)  route 0.276ns (59.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.587     1.470    sysclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  prevSSD_reg[2]/Q
                         net (fo=1, routed)           0.276     1.887    KeyD/SSDcathode_reg[6][2]
    SLICE_X65Y20         LUT3 (Prop_lut3_I0_O)        0.045     1.932 r  KeyD/SSDcathode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.932    KeyD_n_4
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.855     1.982    sysclk_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[2]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X65Y20         FDSE (Hold_fdse_C_D)         0.092     1.575    SSDcathode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 SSDcathode_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.598%)  route 0.292ns (67.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.586     1.469    sysclk_IBUF_BUFG
    SLICE_X65Y20         FDSE                                         r  SSDcathode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDSE (Prop_fdse_C_Q)         0.141     1.610 r  SSDcathode_reg[1]/Q
                         net (fo=2, routed)           0.292     1.902    SSDcathode_OBUF[1]
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.856     1.983    sysclk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  prevSSD_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.059     1.543    prevSSD_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.359    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   KeyD/encSSD_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   KeyD/encSSD_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   KeyD/encSSD_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   KeyD/encSSD_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   KeyD/encSSD_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   KeyD/encSSD_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   KeyD/encSSD_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   SSDcathode_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   SSDcathode_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   KeyD/encSSD_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   KeyD/encSSD_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   KeyD/encSSD_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   KeyD/encSSD_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   KeyD/encSSD_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   KeyD/encSSD_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   KeyD/encSSD_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   SSDcathode_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   SSDcathode_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   SSDcathode_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   keycodetest_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   keycodetest_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   keycodetest_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   keycodetest_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   keycodetest_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   keycodetest_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   keycodetest_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   keycodetest_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   KeyD/encSSD_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   KeyD/encSSD_reg[1]/C



