# HarvardPipelineCPU
A 5-stage pipelined processor implementing a RISC-like instruction set architecture (ISA) based on the Harvard architecture. 
