{"vcs1":{"timestamp_begin":1751173984.595680994, "rt":0.41, "ut":0.27, "st":0.09}}
{"vcselab":{"timestamp_begin":1751173985.115245114, "rt":0.30, "ut":0.19, "st":0.08}}
{"link":{"timestamp_begin":1751173985.491517230, "rt":0.16, "ut":0.08, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751173984.091665858}
{"VCS_COMP_START_TIME": 1751173984.091665858}
{"VCS_COMP_END_TIME": 1751173986.045258624}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 3197333}}
{"stitch_vcselab": {"peak_mem": 3197376}}
