README File:

For part 1) 
CLA without Higher order terms:
Use AddSub.v file with AddSub_tb.v testbench for testing.
COMMANDS:
iverilog -o AddSub AddSub.v AddSub_tb.v
vvp AddSub

For part 2) 
CLA with Higher order terms:
Use AddSubH.v file with AddSubH_tb.v testbench for testing.
COMMANDS:
iverilog -o AddSubH AddSubH.v AddSubH_tb.v
vvp AddSubH

A screenshot of the results is also within the folder as "results.png"
