Project Information                         c:\max2work\8633\v54dr\d1v54dr.rpt

MAX+plus II Compiler Report File
Version 6.1 02/28/96
Compiled: 10/28/98 10:48:11

Copyright (c) 1996 by Altera Corporation.  All rights reserved.  This text
contains proprietary, confidential information of Altera Corporation, and
may be used, copied, and/or disclosed only pursuant to the terms of a
valid software license agreement with Altera Corporation.  This copyright
notice must be retained as part of this text at all times.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

d1v54dr   EPM7064LI84-15   29       27       0      32      2           50 %

User Pins:                 29       27       0  



Project Information                         c:\max2work\8633\v54dr\d1v54dr.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Ignored macrofunction symbol "4dfs" (ID :51) -- it has no output
Warning: Line 4, File c:\max2work\8633\v54dr\adrdkdd1.tdf:
   Symbolic name "a19" was declared but never used
Warning: Can't run "Multichip Partitioner": all network licenses are in use
Info: Reserved unused input pin 'AD7' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'HINT' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board
Warning: Node 'TCK' has assignments but doesn't exist or is a primitive array
Warning: Node 'TDI' has assignments but doesn't exist or is a primitive array
Warning: Node 'TMS' has assignments but doesn't exist or is a primitive array


Project Information                         c:\max2work\8633\v54dr\d1v54dr.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock


Project Information                         c:\max2work\8633\v54dr\d1v54dr.rpt

** PIN/LC/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

d1v54dr@61                        AD0
d1v54dr@60                        AD1
d1v54dr@58                        AD2
d1v54dr@57                        AD3
d1v54dr@56                        AD4
d1v54dr@55                        AD5
d1v54dr@54                        AD6
d1v54dr@52                        AD7
d1v54dr@50                        A11
d1v54dr@49                        A12
d1v54dr@48                        A13
d1v54dr@45                        A14
d1v54dr@44                        A15
d1v54dr@33                        A16
d1v54dr@34                        A17
d1v54dr@35                        A18
d1v54dr@17                        BBC
d1v54dr@83                        CLK
d1v54dr@36                        CSRAM
d1v54dr@28                        CSRAM1
d1v54dr@29                        CSRAM2
d1v54dr@18                        DELAY
d1v54dr@16                        EBU
d1v54dr@24                        ENPROM
d1v54dr@76                        FH_G
d1v54dr@75                        FH_M
d1v54dr@22                        FIELD2
d1v54dr@20                        F2
d1v54dr@73                        F4_M
d1v54dr@74                        F8_G
d1v54dr@67                        GR0
d1v54dr@65                        GR1
d1v54dr@69                        HINT
d1v54dr@70                        HLOAD
d1v54dr@21                        KLIK
d1v54dr@4                         LDLSBPH
d1v54dr@5                         LDMSBPH
d1v54dr@11                        LDSTATUS
d1v54dr@10                        LDTXTRAM
d1v54dr@8                         LNLSB
d1v54dr@9                         LNMSB
d1v54dr@25                        PAGE1
d1v54dr@27                        PS
d1v54dr@40                        PSBUF
d1v54dr@51                        PSEN
d1v54dr@15                        RAMLOAD
d1v54dr@64                        RDCB
d1v54dr@80                        SYS_H
d1v54dr@81                        SYSSEL
d1v54dr@62       ---------        TCK
d1v54dr@14       ---------        TDI
d1v54dr@71                        TDO
d1v54dr@23       ---------        TMS
d1v54dr@77                        VINTrpt
d1v54dr@63                        WRCB
d1v54dr@37                        WRRAM
d1v54dr@30                        WRRAM1
d1v54dr@31                        WRRAM2
d1v54dr@68                        16x9


Project Information                         c:\max2work\8633\v54dr\d1v54dr.rpt

** FILE HIERARCHY **



|adrdkdd1:45|
|4dfs:51|
|3dffs:66|
|3dffs:84|
|vsync:69|
|8dffs:77|
|xorgate:82|


Device-Specific Information:                c:\max2work\8633\v54dr\d1v54dr.rpt
d1v54dr

***** Logic for device 'd1v54dr' compiled without errors.




Device: EPM7064LI84-15
Turbo: ON
Security: OFF


Device-Specific Information:                c:\max2work\8633\v54dr\d1v54dr.rpt
d1v54dr

** ERROR SUMMARY **

Info: Chip 'd1v54dr' in device 'EPM7064LI84-15' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
              L  L           R                                R              
              D  D           E  L  L                          E     V        
              S  T           S  D  D                    S     S     I        
              T  X  L  L     E  M  L                    Y  S  E     N        
              A  T  N  N     R  S  S                    S  Y  R     T  F  F  
              T  R  M  L  G  V  B  B  V  G  G  G  C  G  S  S  V  V  r  H  H  
              U  A  S  S  N  E  P  P  C  N  N  N  L  N  E  _  E  C  p  _  _  
              S  M  B  B  D  D  H  H  C  D  D  D  K  D  L  H  D  C  t  G  M  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
RESERVED | 12                                                              74 | F8_G 
     VCC | 13                                                              73 | F4_M 
RESERVED | 14                                                              72 | GND 
 RAMLOAD | 15                                                              71 | TDO 
     EBU | 16                                                              70 | HLOAD 
     BBC | 17                                                              69 | HINT 
   DELAY | 18                                                              68 | 16x9 
     GND | 19                                                              67 | GR0 
      F2 | 20                                                              66 | VCC 
    KLIK | 21                                                              65 | GR1 
  FIELD2 | 22                        EPM7064LI84-15                        64 | RDCB 
RESERVED | 23                                                              63 | WRCB 
  ENPROM | 24                                                              62 | RESERVED 
   PAGE1 | 25                                                              61 | AD0 
     VCC | 26                                                              60 | AD1 
      PS | 27                                                              59 | GND 
  CSRAM1 | 28                                                              58 | AD2 
  CSRAM2 | 29                                                              57 | AD3 
  WRRAM1 | 30                                                              56 | AD4 
  WRRAM2 | 31                                                              55 | AD5 
     GND | 32                                                              54 | AD6 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              A  A  A  C  W  V  R  P  R  G  V  A  A  R  G  A  A  A  P  A  V  
              1  1  1  S  R  C  E  S  E  N  C  1  1  E  N  1  1  1  S  D  C  
              6  7  8  R  R  C  S  B  S  D  C  5  4  S  D  3  2  1  E  7  C  
                       A  A     E  U  E              E              N        
                       M  M     R  F  R              R                       
                                V     V              V                       
                                E     E              E                       
                                D     D              D                       


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                c:\max2work\8633\v54dr\d1v54dr.rpt
d1v54dr

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    14/16( 87%)  13/16( 81%)   1/16(  6%)  18/36( 50%) 
B:    LC17 - LC32     9/16( 56%)  13/16( 81%)   0/16(  0%)   8/36( 22%) 
C:    LC33 - LC48     0/16(  0%)  14/16( 87%)   0/16(  0%)   0/36(  0%) 
D:    LC49 - LC64     9/16( 56%)  15/16( 93%)   1/16(  6%)  21/36( 58%) 


Total dedicated input pins used:                 1/4    ( 25%)
Total I/O pins used:                            55/64   ( 85%)
Total logic cells used:                         32/64   ( 50%)
Total shareable expanders used:                  2/64   (  3%)
Total Turbo logic cells used:                   32/64   ( 50%)
Total shareable expanders not available (n/a):   0/64   (  0%)

Total input pins required:                      29
Total output pins required:                     27
Total bidirectional pins required:               0
Total logic cells required:                     32
Total flipflops required:                       14
Total shareable expanders in database:           1

Synthesized logic cells:                         0/  64 (  0%)



Device-Specific Information:                c:\max2work\8633\v54dr\d1v54dr.rpt
d1v54dr

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  61   (47)  (C)      INPUT              0      0   0    0    0    1    0  AD0
  60   (46)  (C)      INPUT              0      0   0    0    0    1    0  AD1
  58   (45)  (C)      INPUT              0      0   0    0    0    1    0  AD2
  57   (44)  (C)      INPUT              0      0   0    0    0    1    0  AD3
  56   (43)  (C)      INPUT              0      0   0    0    0    1    0  AD4
  55   (42)  (C)      INPUT              0      0   0    0    0    1    0  AD5
  54   (41)  (C)      INPUT              0      0   0    0    0    1    0  AD6
  52   (40)  (C)      INPUT              0      0   0    0    0    0    0  AD7
  50   (38)  (C)      INPUT              0      0   0    0    0   13    0  A11
  49   (37)  (C)      INPUT              0      0   0    0    0   13    0  A12
  48   (36)  (C)      INPUT              0      0   0    0    0   13    0  A13
  45   (34)  (C)      INPUT              0      0   0    0    0   13    0  A14
  44   (33)  (C)      INPUT              0      0   0    0    0   20    0  A15
  33   (24)  (B)      INPUT              0      0   0    0    0    1    0  A16
  34   (23)  (B)      INPUT              0      0   0    0    0    1    0  A17
  35   (22)  (B)      INPUT              0      0   0    0    0    1    0  A18
  83      -   -       INPUT              0      0   0    0    0    0    0  CLK
  76   (60)  (D)      INPUT              0      0   0    0    0    1    0  FH_G
  75   (59)  (D)      INPUT              0      0   0    0    0    1    0  FH_M
  20    (3)  (A)      INPUT              0      0   0    0    0    0    1  F2
  73   (57)  (D)      INPUT              0      0   0    0    0    0    1  F4_M
  74   (58)  (D)      INPUT              0      0   0    0    0    0    1  F8_G
  69   (54)  (D)      INPUT              0      0   0    0    0    0    0  HINT
  70   (55)  (D)      INPUT              0      0   0    0    0    2    5  HLOAD
  27   (29)  (B)      INPUT              0      0   0    0    0   21    0  PS
  51   (39)  (C)      INPUT              0      0   0    0    0    7    0  PSEN
  64   (50)  (D)      INPUT              0      0   0    0    0    2    0  RDCB
  81   (64)  (D)      INPUT              0      0   0    0    0    3    0  SYSSEL
  63   (49)  (D)      INPUT              0      0   0    0    0   16    0  WRCB


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                c:\max2work\8633\v54dr\d1v54dr.rpt
d1v54dr

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  17      5    A         FF     t        1      1   0    8    0    1    0  BBC (|8dffs:77|:47)
  36     21    B     OUTPUT     t        0      0   0    3    0    0    0  CSRAM
  28     28    B     OUTPUT     t        0      0   0    3    0    0    0  CSRAM1
  29     27    B     OUTPUT     t        0      0   0    3    0    0    0  CSRAM2
  18      4    A         FF     t        1      1   0    8    0    1    0  DELAY (|8dffs:77|:45)
  16      6    A         FF     t        1      1   0    8    0    1    0  EBU (|8dffs:77|:46)
  24     31    B     OUTPUT     t        0      0   0    6    0    0    0  ENPROM
  22      1    A     OUTPUT     t        0      0   0    1    1    0    0  FIELD2
  67     52    D         FF     t        1      1   0    8    0    0    0  GR0 (|8dffs:77|:48)
  65     51    D         FF     t        1      1   0    8    0    0    0  GR1 (|8dffs:77|:49)
  21      2    A         FF     t        0      0   0    1    1    0    0  KLIK (|3dffs:84|sa)
   4     16    A     OUTPUT     t        0      0   0    7    0    0    0  LDLSBPH
   5     15    A     OUTPUT     t        0      0   0    7    0    0    0  LDMSBPH
  11     10    A     OUTPUT     t        0      0   0    7    0    0    0  LDSTATUS
  10     11    A     OUTPUT     t        0      0   0    8    0    0    0  LDTXTRAM
   8     13    A     OUTPUT     t        0      0   0    7    0    0    0  LNLSB
   9     12    A     OUTPUT     t        0      0   0    7    0    0    0  LNMSB
  25     30    B     OUTPUT     t        0      0   0    1    0    0    0  PAGE1
  40     18    B     OUTPUT     t        0      0   0    1    0    0    0  PSBUF
  15      7    A         FF     t        1      1   0    8    0    0    0  RAMLOAD (|8dffs:77|:44)
  80     63    D     OUTPUT     t        0      0   0    3    0    0    0  SYS_H
  71     56    D         FF     t        0      0   0    1    1    0    0  TDO (|3dffs:84|sb)
  77     61    D     OUTPUT     t        0      0   0    1    5    0    0  VINTrpt
  37     20    B     OUTPUT     t        0      0   0    4    0    0    0  WRRAM
  30     26    B     OUTPUT     t        0      0   0    4    0    0    0  WRRAM1
  31     25    B     OUTPUT     t        0      0   0    4    0    0    0  WRRAM2
  68     53    D         FF     t        1      1   0    8    0    0    0  16x9 (|8dffs:77|:50)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                c:\max2work\8633\v54dr\d1v54dr.rpt
d1v54dr

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  (6)    14    A       DFFE  +  t        0      0   0    2    0    1    1  |vsync:69|g1
 (73)    57    D       DFFE  +  t        0      0   0    1    1    1    0  |vsync:69|g2
 (20)     3    A       DFFE  +  t        0      0   0    2    0    1    1  |vsync:69|m1
 (63)    49    D       DFFE  +  t        0      0   0    1    1    1    0  |vsync:69|m2
 (70)    55    D       DFFE     t        0      0   0    2    0    1    0  |3dffs:66.s2b (|3dffs:66|sa)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                c:\max2work\8633\v54dr\d1v54dr.rpt
d1v54dr

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                     Logic cells placed in LAB 'A'
        +--------------------------- LC5 BBC
        | +------------------------- LC4 DELAY
        | | +----------------------- LC6 EBU
        | | | +--------------------- LC1 FIELD2
        | | | | +------------------- LC2 KLIK
        | | | | | +----------------- LC16 LDLSBPH
        | | | | | | +--------------- LC15 LDMSBPH
        | | | | | | | +------------- LC10 LDSTATUS
        | | | | | | | | +----------- LC11 LDTXTRAM
        | | | | | | | | | +--------- LC13 LNLSB
        | | | | | | | | | | +------- LC12 LNMSB
        | | | | | | | | | | | +----- LC7 RAMLOAD
        | | | | | | | | | | | | +--- LC14 |vsync:69|g1
        | | | | | | | | | | | | | +- LC3 |vsync:69|m1
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':
LC6  -> - - - - * - - - - - - - - - | * - - - | <-- EBU

Pin
61   -> - - - - - - - - - - - * - - | * - - - | <-- AD0
60   -> - * - - - - - - - - - - - - | * - - - | <-- AD1
58   -> - - * - - - - - - - - - - - | * - - - | <-- AD2
57   -> * - - - - - - - - - - - - - | * - - - | <-- AD3
50   -> * * * - - * * * * * * * - - | * - - * | <-- A11
49   -> * * * - - * * * * * * * - - | * - - * | <-- A12
48   -> * * * - - * * * * * * * - - | * - - * | <-- A13
45   -> * * * - - * * * * * * * - - | * - - * | <-- A14
44   -> * * * - - * * * * * * * - - | * * - * | <-- A15
83   -> - - - - - - - - - - - - - - | - - - - | <-- CLK
73   -> - - - - - - - - - - - - - * | * - - - | <-- F4_M
74   -> - - - - - - - - - - - - * - | * - - - | <-- F8_G
70   -> - - - - * - - - - - - - * * | * - - * | <-- HLOAD
27   -> * * * - - * * * * * * * - - | * * - * | <-- PS
64   -> - - - - - - - - * - - - - - | * * - - | <-- RDCB
81   -> - - - * - - - - - - - - - - | * - - * | <-- SYSSEL
63   -> * * * - - * * * * * * * - - | * * - * | <-- WRCB
LC55 -> - - - * - - - - - - - - - - | * - - - | <-- |3dffs:66.s2b


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                c:\max2work\8633\v54dr\d1v54dr.rpt
d1v54dr

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                           Logic cells placed in LAB 'B'
        +----------------- LC21 CSRAM
        | +--------------- LC28 CSRAM1
        | | +------------- LC27 CSRAM2
        | | | +----------- LC31 ENPROM
        | | | | +--------- LC30 PAGE1
        | | | | | +------- LC18 PSBUF
        | | | | | | +----- LC20 WRRAM
        | | | | | | | +--- LC26 WRRAM1
        | | | | | | | | +- LC25 WRRAM2
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':

Pin
44   -> * * * * - - * * * | * * - * | <-- A15
33   -> - - - * - - - - - | - * - - | <-- A16
34   -> - - - * - - - - - | - * - - | <-- A17
35   -> - - - * - - - - - | - * - - | <-- A18
83   -> - - - - - - - - - | - - - - | <-- CLK
27   -> * * * - * * * * * | * * - * | <-- PS
51   -> * * * * - - * * * | - * - - | <-- PSEN
64   -> - - - * - - - - - | * * - - | <-- RDCB
63   -> - - - - - - * * * | * * - * | <-- WRCB


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                c:\max2work\8633\v54dr\d1v54dr.rpt
d1v54dr

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                           Logic cells placed in LAB 'D'
        +----------------- LC52 GR0
        | +--------------- LC51 GR1
        | | +------------- LC63 SYS_H
        | | | +----------- LC56 TDO
        | | | | +--------- LC61 VINTrpt
        | | | | | +------- LC57 |vsync:69|g2
        | | | | | | +----- LC49 |vsync:69|m2
        | | | | | | | +--- LC55 |3dffs:66.s2b
        | | | | | | | | +- LC53 16x9
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC57 -> - - - - * - - - - | - - - * | <-- |vsync:69|g2
LC49 -> - - - - * - - - - | - - - * | <-- |vsync:69|m2

Pin
56   -> * - - - - - - - - | - - - * | <-- AD4
55   -> - * - - - - - - - | - - - * | <-- AD5
54   -> - - - - - - - - * | - - - * | <-- AD6
50   -> * * - - - - - - * | * - - * | <-- A11
49   -> * * - - - - - - * | * - - * | <-- A12
48   -> * * - - - - - - * | * - - * | <-- A13
45   -> * * - - - - - - * | * - - * | <-- A14
44   -> * * - - - - - - * | * * - * | <-- A15
83   -> - - - - - - - - - | - - - - | <-- CLK
76   -> - - * - - - - - - | - - - * | <-- FH_G
75   -> - - * - - - - - - | - - - * | <-- FH_M
20   -> - - - - - - - * - | - - - * | <-- F2
70   -> - - - * - * * * - | * - - * | <-- HLOAD
27   -> * * - - - - - - * | * * - * | <-- PS
81   -> - - * - * - - - - | * - - * | <-- SYSSEL
63   -> * * - - - - - - * | * * - * | <-- WRCB
LC5  -> - - - * - - - - - | - - - * | <-- BBC
LC4  -> - - - - * - - - - | - - - * | <-- DELAY
LC14 -> - - - - * * - - - | - - - * | <-- |vsync:69|g1
LC3  -> - - - - * - * - - | - - - * | <-- |vsync:69|m1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                c:\max2work\8633\v54dr\d1v54dr.rpt
d1v54dr

** EQUATIONS **

AD0      : INPUT;
AD1      : INPUT;
AD2      : INPUT;
AD3      : INPUT;
AD4      : INPUT;
AD5      : INPUT;
AD6      : INPUT;
AD7      : INPUT;
A11      : INPUT;
A12      : INPUT;
A13      : INPUT;
A14      : INPUT;
A15      : INPUT;
A16      : INPUT;
A17      : INPUT;
A18      : INPUT;
CLK      : INPUT;
FH_G     : INPUT;
FH_M     : INPUT;
F2       : INPUT;
F4_M     : INPUT;
F8_G     : INPUT;
HINT     : INPUT;
HLOAD    : INPUT;
PS       : INPUT;
PSEN     : INPUT;
RDCB     : INPUT;
SYSSEL   : INPUT;
WRCB     : INPUT;

-- Node name is 'BBC' = '|8dffs:77.d3' from file "8dffs.tdf" line 7, column 11
-- Equation name is 'BBC', type is output 
 BBC     = DFFE( AD3 $  GND,  _EQ001,  VCC,  VCC,  VCC);
  _EQ001 =  _X001;
  _X001  = EXP(!A11 & !A12 & !A13 &  A14 &  A15 & !PS & !WRCB);

-- Node name is 'CSRAM' 
-- Equation name is 'CSRAM', location is LC021, type is output.
 CSRAM   = LCELL( _EQ002 $  PS);
  _EQ002 = !A15 &  PS &  PSEN;

-- Node name is 'CSRAM1' 
-- Equation name is 'CSRAM1', location is LC028, type is output.
 CSRAM1  = LCELL( _EQ003 $  PS);
  _EQ003 = !A15 &  PS &  PSEN;

-- Node name is 'CSRAM2' 
-- Equation name is 'CSRAM2', location is LC027, type is output.
 CSRAM2  = LCELL( _EQ004 $  PS);
  _EQ004 =  A15 &  PS &  PSEN;

-- Node name is 'DELAY' = '|8dffs:77.d1' from file "8dffs.tdf" line 7, column 5
-- Equation name is 'DELAY', type is output 
 DELAY   = DFFE( AD1 $  GND,  _EQ005,  VCC,  VCC,  VCC);
  _EQ005 =  _X001;
  _X001  = EXP(!A11 & !A12 & !A13 &  A14 &  A15 & !PS & !WRCB);

-- Node name is 'EBU' = '|8dffs:77.d2' from file "8dffs.tdf" line 7, column 8
-- Equation name is 'EBU', type is output 
 EBU     = DFFE( AD2 $  GND,  _EQ006,  VCC,  VCC,  VCC);
  _EQ006 =  _X001;
  _X001  = EXP(!A11 & !A12 & !A13 &  A14 &  A15 & !PS & !WRCB);

-- Node name is 'ENPROM' 
-- Equation name is 'ENPROM', location is LC031, type is output.
 ENPROM  = LCELL( _EQ007 $  GND);
  _EQ007 =  A15 & !A16 & !A17 & !A18 &  PSEN
         #  PSEN &  RDCB;

-- Node name is 'FIELD2' 
-- Equation name is 'FIELD2', location is LC001, type is output.
 FIELD2  = LCELL( _LC055 $  SYSSEL);

-- Node name is 'GR0' = '|8dffs:77.d4' from file "8dffs.tdf" line 7, column 14
-- Equation name is 'GR0', type is output 
 GR0     = DFFE( AD4 $  GND,  _EQ008,  VCC,  VCC,  VCC);
  _EQ008 =  _X001;
  _X001  = EXP(!A11 & !A12 & !A13 &  A14 &  A15 & !PS & !WRCB);

-- Node name is 'GR1' = '|8dffs:77.d5' from file "8dffs.tdf" line 7, column 17
-- Equation name is 'GR1', type is output 
 GR1     = DFFE( AD5 $  GND,  _EQ009,  VCC,  VCC,  VCC);
  _EQ009 =  _X001;
  _X001  = EXP(!A11 & !A12 & !A13 &  A14 &  A15 & !PS & !WRCB);

-- Node name is 'KLIK' = '|3dffs:84.s2b' from file "3dffs.tdf" line 7, column 2
-- Equation name is 'KLIK', type is output 
 KLIK    = DFFE( EBU $  GND,  HLOAD,  VCC,  VCC,  VCC);

-- Node name is 'LDLSBPH' 
-- Equation name is 'LDLSBPH', location is LC016, type is output.
 LDLSBPH = LCELL( _EQ010 $  VCC);
  _EQ010 =  A11 & !A12 & !A13 & !A14 &  A15 & !PS & !WRCB;

-- Node name is 'LDMSBPH' 
-- Equation name is 'LDMSBPH', location is LC015, type is output.
 LDMSBPH = LCELL( _EQ011 $  VCC);
  _EQ011 = !A11 &  A12 & !A13 & !A14 &  A15 & !PS & !WRCB;

-- Node name is 'LDSTATUS' 
-- Equation name is 'LDSTATUS', location is LC010, type is output.
 LDSTATUS = LCELL( _EQ012 $  VCC);
  _EQ012 = !A11 & !A12 & !A13 & !A14 &  A15 & !PS & !WRCB;

-- Node name is 'LDTXTRAM' 
-- Equation name is 'LDTXTRAM', location is LC011, type is output.
 LDTXTRAM = LCELL( _EQ013 $  VCC);
  _EQ013 = !A11 &  A12 &  A13 & !A14 &  A15 & !PS & !RDCB &  WRCB
         # !A11 &  A12 &  A13 & !A14 &  A15 & !PS &  RDCB & !WRCB;

-- Node name is 'LNLSB' 
-- Equation name is 'LNLSB', location is LC013, type is output.
 LNLSB   = LCELL( _EQ014 $  VCC);
  _EQ014 = !A11 & !A12 &  A13 & !A14 &  A15 & !PS & !WRCB;

-- Node name is 'LNMSB' 
-- Equation name is 'LNMSB', location is LC012, type is output.
 LNMSB   = LCELL( _EQ015 $  VCC);
  _EQ015 =  A11 & !A12 &  A13 & !A14 &  A15 & !PS & !WRCB;

-- Node name is 'PAGE1' 
-- Equation name is 'PAGE1', location is LC030, type is output.
 PAGE1   = LCELL(!PS $  GND);

-- Node name is 'PSBUF' 
-- Equation name is 'PSBUF', location is LC018, type is output.
 PSBUF   = LCELL( PS $  GND);

-- Node name is 'RAMLOAD' = '|8dffs:77.d0' from file "8dffs.tdf" line 7, column 2
-- Equation name is 'RAMLOAD', type is output 
 RAMLOAD = DFFE( AD0 $  GND,  _EQ016,  VCC,  VCC,  VCC);
  _EQ016 =  _X001;
  _X001  = EXP(!A11 & !A12 & !A13 &  A14 &  A15 & !PS & !WRCB);

-- Node name is 'SYS_H' 
-- Equation name is 'SYS_H', location is LC063, type is output.
 SYS_H   = LCELL( _EQ017 $  GND);
  _EQ017 =  FH_M &  SYSSEL
         #  FH_G & !SYSSEL;

-- Node name is 'TDO' = '|3dffs:84.s1b' from file "3dffs.tdf" line 7, column 5
-- Equation name is 'TDO', type is output 
 TDO     = DFFE( BBC $  GND,  HLOAD,  VCC,  VCC,  VCC);

-- Node name is 'VINTrpt' 
-- Equation name is 'VINTrpt', location is LC061, type is output.
 VINTrpt = LCELL( _EQ018 $  GND);
  _EQ018 =  DELAY &  _LC003 &  SYSSEL
         # !DELAY &  _LC049 &  SYSSEL
         #  DELAY &  _LC014 & !SYSSEL
         # !DELAY &  _LC057 & !SYSSEL;

-- Node name is 'WRRAM' 
-- Equation name is 'WRRAM', location is LC020, type is output.
 WRRAM   = LCELL( _EQ019 $  VCC);
  _EQ019 =  A15 &  PS &  PSEN & !WRCB;

-- Node name is 'WRRAM1' 
-- Equation name is 'WRRAM1', location is LC026, type is output.
 WRRAM1  = LCELL( _EQ020 $  VCC);
  _EQ020 = !A15 &  PS &  PSEN & !WRCB;

-- Node name is 'WRRAM2' 
-- Equation name is 'WRRAM2', location is LC025, type is output.
 WRRAM2  = LCELL( _EQ021 $  VCC);
  _EQ021 =  A15 &  PS &  PSEN & !WRCB;

-- Node name is '16x9' = '|8dffs:77.d6' from file "8dffs.tdf" line 7, column 20
-- Equation name is '16x9', type is output 
 16x9    = DFFE( AD6 $  GND,  _EQ022,  VCC,  VCC,  VCC);
  _EQ022 =  _X001;
  _X001  = EXP(!A11 & !A12 & !A13 &  A14 &  A15 & !PS & !WRCB);

-- Node name is '|vsync:69|g1' from file "vsync.tdf" line 7, column 8
-- Equation name is '_LC014', type is buried 
_LC014   = DFFE( F8_G $  GND, GLOBAL( CLK),  VCC,  VCC,  HLOAD);

-- Node name is '|vsync:69|g2' from file "vsync.tdf" line 7, column 2
-- Equation name is '_LC057', type is buried 
_LC057   = DFFE( _LC014 $  GND, GLOBAL( CLK),  VCC,  VCC,  HLOAD);

-- Node name is '|vsync:69|m1' from file "vsync.tdf" line 7, column 11
-- Equation name is '_LC003', type is buried 
_LC003   = DFFE( F4_M $  GND, GLOBAL( CLK),  VCC,  VCC,  HLOAD);

-- Node name is '|vsync:69|m2' from file "vsync.tdf" line 7, column 5
-- Equation name is '_LC049', type is buried 
_LC049   = DFFE( _LC003 $  GND, GLOBAL( CLK),  VCC,  VCC,  HLOAD);

-- Node name is '|3dffs:66|sa' = '|3dffs:66.s2b' from file "3dffs.tdf" line 7, column 2
-- Equation name is '_LC055', type is buried 
_LC055   = DFFE( F2 $  GND,  HLOAD,  VCC,  VCC,  VCC);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs A--D




Project Information                         c:\max2work\8633\v54dr\d1v54dr.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic I/O Cell Registers        = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interface Menu Commands
-----------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:03


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,271K
