$date
	Sun Jun 22 03:02:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module subtractor_4bit_tb $end
$var wire 4 ! D [3:0] $end
$var wire 1 " Bout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Bin $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Bin $end
$var wire 1 ( b3 $end
$var wire 1 ) b2 $end
$var wire 1 * b1 $end
$var wire 4 + D [3:0] $end
$var wire 1 " Bout $end
$scope module FS0 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 % Bin $end
$var wire 1 * Bout $end
$var wire 1 . D $end
$upscope $end
$scope module FS1 $end
$var wire 1 / A $end
$var wire 1 0 B $end
$var wire 1 * Bin $end
$var wire 1 ) Bout $end
$var wire 1 1 D $end
$upscope $end
$scope module FS2 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 ) Bin $end
$var wire 1 ( Bout $end
$var wire 1 4 D $end
$upscope $end
$scope module FS3 $end
$var wire 1 5 A $end
$var wire 1 6 B $end
$var wire 1 ( Bin $end
$var wire 1 " Bout $end
$var wire 1 7 D $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
06
05
14
03
12
01
10
1/
1.
0-
1,
b101 +
0*
0)
0(
b10 '
b111 &
0%
b10 $
b111 #
0"
b101 !
$end
#10
04
b0 !
b0 +
0.
00
13
0,
0/
b100 $
b100 '
b100 #
b100 &
#20
1"
17
1(
14
b1110 !
b1110 +
11
1)
1-
10
03
1,
02
b11 $
b11 '
b1 #
b1 &
#30
0"
b110 !
b110 +
07
0-
0,
15
b10 $
b10 '
b1000 #
b1000 &
#40
1(
1"
14
1.
1*
11
1)
b1111 !
b1111 +
17
1-
00
05
b1 $
b1 '
b0 #
b0 &
#50
