// ======================================================================
// Manchester encoder-decoder.v generated from TopDesign.cysch
// 05/29/2020 at 16:03
// This file is auto generated. ANY EDITS YOU MAKE MAY BE LOST WHEN THIS FILE IS REGENERATED!!!
// ======================================================================

/* -- WARNING: The following section of defines are deprecated and will be removed in a future release -- */
`define CYDEV_CHIP_DIE_LEOPARD 1
`define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
`define CYDEV_CHIP_REV_LEOPARD_ES3 3
`define CYDEV_CHIP_REV_LEOPARD_ES2 1
`define CYDEV_CHIP_REV_LEOPARD_ES1 0
`define CYDEV_CHIP_DIE_PSOC5LP 2
`define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0
`define CYDEV_CHIP_REV_PSOC5LP_ES0 0
`define CYDEV_CHIP_DIE_PSOC5TM 3
`define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1
`define CYDEV_CHIP_REV_PSOC5TM_ES1 1
`define CYDEV_CHIP_REV_PSOC5TM_ES0 0
`define CYDEV_CHIP_DIE_TMA4 4
`define CYDEV_CHIP_REV_TMA4_PRODUCTION 17
`define CYDEV_CHIP_REV_TMA4_ES 17
`define CYDEV_CHIP_REV_TMA4_ES2 33
`define CYDEV_CHIP_DIE_PSOC4A 5
`define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17
`define CYDEV_CHIP_REV_PSOC4A_ES0 17
`define CYDEV_CHIP_DIE_PSOC6ABLE2 6
`define CYDEV_CHIP_REV_PSOC6ABLE2_ES 17
`define CYDEV_CHIP_REV_PSOC6ABLE2_PRODUCTION 33
`define CYDEV_CHIP_REV_PSOC6ABLE2_NO_UDB 33
`define CYDEV_CHIP_DIE_VOLANS 7
`define CYDEV_CHIP_REV_VOLANS_PRODUCTION 0
`define CYDEV_CHIP_DIE_BERRYPECKER 8
`define CYDEV_CHIP_REV_BERRYPECKER_PRODUCTION 0
`define CYDEV_CHIP_DIE_CRANE 9
`define CYDEV_CHIP_REV_CRANE_PRODUCTION 0
`define CYDEV_CHIP_DIE_FM3 10
`define CYDEV_CHIP_REV_FM3_PRODUCTION 0
`define CYDEV_CHIP_DIE_FM4 11
`define CYDEV_CHIP_REV_FM4_PRODUCTION 0
`define CYDEV_CHIP_DIE_EXPECT 2
`define CYDEV_CHIP_REV_EXPECT 0
`define CYDEV_CHIP_DIE_ACTUAL 2
/* -- WARNING: The previous section of defines are deprecated and will be removed in a future release -- */
`define CYDEV_CHIP_FAMILY_PSOC3 1
`define CYDEV_CHIP_FAMILY_PSOC4 2
`define CYDEV_CHIP_FAMILY_PSOC5 3
`define CYDEV_CHIP_FAMILY_PSOC6 4
`define CYDEV_CHIP_FAMILY_FM0P 5
`define CYDEV_CHIP_FAMILY_FM3 6
`define CYDEV_CHIP_FAMILY_FM4 7
`define CYDEV_CHIP_FAMILY_UNKNOWN 0
`define CYDEV_CHIP_MEMBER_UNKNOWN 0
`define CYDEV_CHIP_MEMBER_3A 1
`define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
`define CYDEV_CHIP_REVISION_3A_ES3 3
`define CYDEV_CHIP_REVISION_3A_ES2 1
`define CYDEV_CHIP_REVISION_3A_ES1 0
`define CYDEV_CHIP_MEMBER_5B 2
`define CYDEV_CHIP_REVISION_5B_PRODUCTION 0
`define CYDEV_CHIP_REVISION_5B_ES0 0
`define CYDEV_CHIP_MEMBER_5A 3
`define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
`define CYDEV_CHIP_REVISION_5A_ES1 1
`define CYDEV_CHIP_REVISION_5A_ES0 0
`define CYDEV_CHIP_MEMBER_4G 4
`define CYDEV_CHIP_REVISION_4G_PRODUCTION 17
`define CYDEV_CHIP_REVISION_4G_ES 17
`define CYDEV_CHIP_REVISION_4G_ES2 33
`define CYDEV_CHIP_MEMBER_4U 5
`define CYDEV_CHIP_REVISION_4U_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4E 6
`define CYDEV_CHIP_REVISION_4E_PRODUCTION 0
`define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0
`define CYDEV_CHIP_MEMBER_4O 7
`define CYDEV_CHIP_REVISION_4O_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4R 8
`define CYDEV_CHIP_REVISION_4R_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4T 9
`define CYDEV_CHIP_REVISION_4T_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4N 10
`define CYDEV_CHIP_REVISION_4N_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4S 11
`define CYDEV_CHIP_REVISION_4S_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4Q 12
`define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4D 13
`define CYDEV_CHIP_REVISION_4D_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4J 14
`define CYDEV_CHIP_REVISION_4J_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4K 15
`define CYDEV_CHIP_REVISION_4K_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4V 16
`define CYDEV_CHIP_REVISION_4V_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4H 17
`define CYDEV_CHIP_REVISION_4H_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4A 18
`define CYDEV_CHIP_REVISION_4A_PRODUCTION 17
`define CYDEV_CHIP_REVISION_4A_ES0 17
`define CYDEV_CHIP_MEMBER_4F 19
`define CYDEV_CHIP_REVISION_4F_PRODUCTION 0
`define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0
`define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0
`define CYDEV_CHIP_MEMBER_4P 20
`define CYDEV_CHIP_REVISION_4P_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4M 21
`define CYDEV_CHIP_REVISION_4M_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4L 22
`define CYDEV_CHIP_REVISION_4L_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4I 23
`define CYDEV_CHIP_REVISION_4I_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_6A 24
`define CYDEV_CHIP_REVISION_6A_ES 17
`define CYDEV_CHIP_REVISION_6A_PRODUCTION 33
`define CYDEV_CHIP_REVISION_6A_NO_UDB 33
`define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25
`define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26
`define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27
`define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_FM3 28
`define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_FM4 29
`define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0
`define CYDEV_CHIP_FAMILY_USED 3
`define CYDEV_CHIP_MEMBER_USED 2
`define CYDEV_CHIP_REVISION_USED 0
// Component: CyControlReg_v1_80
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v"
`endif

// Component: xor_v1_0
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v"
`endif

// Component: not_v1_0
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v"
`endif

// Component: and_v1_0
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v"
`endif

// Component: GlitchFilter_v2_0
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v"
`endif

// Component: ZeroTerminal
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v"
`endif

// Component: cy_virtualmux_v1_0
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v"
`endif

// Component: OneTerminal
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v"
`endif

// Component: BShiftReg_v2_30
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v"
`endif

// ShiftReg_v2_30(ControlRegUsageReplacemetString=SyncCtl, CyGetRegReplacementString=CY_GET_REG32, CySetRegReplacementString=CY_SET_REG32, DefSi=1, Direction=0, FifoSize=4, InterruptSource=1, Length=32, RegDefReplacementString=reg32, RegSizeReplacementString=uint32, UseInputFifo=true, UseInterrupt=true, UseOutputFifo=false, UseShiftIn=false, UseShiftOut=true, VerilogSectionReplacementString=sC32, CY_API_CALLBACK_HEADER_INCLUDE=#include "cyapicallbacks.h", CY_COMMENT=, CY_COMPONENT_NAME=ShiftReg_v2_30, CY_CONFIG_TITLE=TransmitShiftReg, CY_CONST_CONFIG=true, CY_CONTROL_FILE=<:default:>, CY_DATASHEET_FILE=<:default:>, CY_FITTER_NAME=TransmitShiftReg, CY_INSTANCE_SHORT_NAME=TransmitShiftReg, CY_MAJOR_VERSION=2, CY_MINOR_VERSION=30, CY_PDL_DRIVER_NAME=, CY_PDL_DRIVER_REQ_VERSION=, CY_PDL_DRIVER_SUBGROUP=, CY_PDL_DRIVER_VARIANT=, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=PSoC Creator  4.2, INSTANCE_NAME=TransmitShiftReg, )
module ShiftReg_v2_30_0 (
    shift_in,
    load,
    store,
    clock,
    reset,
    shift_out,
    interrupt);
    input       shift_in;
    input       load;
    input       store;
    input       clock;
    input       reset;
    output      shift_out;
    output      interrupt;

    parameter Direction = 0;
    parameter FifoSize = 4;
    parameter Length = 32;

          wire  Net_2;
          wire  Net_1;
          wire  Net_350;

	// VirtualMux_3 (cy_virtualmux_v1_0)
	assign Net_350 = Net_2;

    ZeroTerminal ZeroTerminal_3 (
        .z(Net_1));

    OneTerminal OneTerminal_1 (
        .o(Net_2));

    BShiftReg_v2_30 bSR (
        .shiftIn(Net_350),
        .load(load),
        .shiftOut(shift_out),
        .store(store),
        .clock(clock),
        .reset(reset),
        .interrupt(interrupt));
    defparam bSR.DefSi = 1;
    defparam bSR.Direction = 0;
    defparam bSR.FifoSize = 4;
    defparam bSR.InterruptSource = 1;
    defparam bSR.Length = 32;
    defparam bSR.UseInputFifo = 1;
    defparam bSR.UseInterrupt = 1;
    defparam bSR.UseOutputFifo = 0;



endmodule

// Component: cy_constant_v1_0
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v"
`endif

// Component: CyStatusReg_v1_90
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v"
`endif

// Component: cydff_v1_30
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v"
`endif

// Component: B_Counter_v3_0
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v"
`endif

// Counter_v3_0(CaptureMode=0, CaptureModeSoftware=0, ClockMode=0, CompareMode=4, CompareModeSoftware=0, CompareStatusEdgeSense=true, CompareValue=31, CONTROL3=0, ControlRegRemoved=1, CyGetRegReplacementString=CY_GET_REG8, CySetRegReplacementString=CY_SET_REG8, EnableMode=1, FF16=false, FF8=false, FixedFunction=false, FixedFunctionUsed=0, InitCounterValue=0, InterruptOnCapture=false, InterruptOnCompare=false, InterruptOnOverUnderFlow=true, InterruptOnTC=false, Period=32, RegDefReplacementString=reg8, RegSizeReplacementString=uint8, ReloadOnCapture=false, ReloadOnCompare=false, ReloadOnOverUnder=true, ReloadOnReset=false, Resolution=8, RunMode=0, UDB16=false, UDB24=false, UDB32=false, UDB8=true, UDBControlReg=false, UseInterrupt=true, VerilogSectionReplacementString=sC8, CY_API_CALLBACK_HEADER_INCLUDE=#include "cyapicallbacks.h", CY_COMMENT=, CY_COMPONENT_NAME=Counter_v3_0, CY_CONFIG_TITLE=BitCounterEnc, CY_CONST_CONFIG=true, CY_CONTROL_FILE=<:default:>, CY_DATASHEET_FILE=<:default:>, CY_FITTER_NAME=BitCounterEnc, CY_INSTANCE_SHORT_NAME=BitCounterEnc, CY_MAJOR_VERSION=3, CY_MINOR_VERSION=0, CY_PDL_DRIVER_NAME=, CY_PDL_DRIVER_REQ_VERSION=, CY_PDL_DRIVER_SUBGROUP=, CY_PDL_DRIVER_VARIANT=, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=PSoC Creator  4.2, INSTANCE_NAME=BitCounterEnc, )
module Counter_v3_0_1 (
    reset,
    tc,
    comp,
    clock,
    interrupt,
    enable,
    capture,
    upCnt,
    downCnt,
    up_ndown,
    count);
    input       reset;
    output      tc;
    output      comp;
    input       clock;
    output      interrupt;
    input       enable;
    input       capture;
    input       upCnt;
    input       downCnt;
    input       up_ndown;
    input       count;

    parameter CaptureMode = 0;
    parameter ClockMode = 0;
    parameter CompareMode = 4;
    parameter CompareStatusEdgeSense = 1;
    parameter EnableMode = 1;
    parameter ReloadOnCapture = 0;
    parameter ReloadOnCompare = 0;
    parameter ReloadOnOverUnder = 1;
    parameter ReloadOnReset = 0;
    parameter Resolution = 8;
    parameter RunMode = 0;
    parameter UseInterrupt = 1;

          wire  Net_47;
          wire  Net_102;
          wire  Net_95;
          wire  Net_82;
          wire  Net_91;
          wire  Net_89;
          wire  Net_49;
          wire  Net_48;
          wire  Net_42;
          wire  Net_43;

	// int_vm (cy_virtualmux_v1_0)
	assign interrupt = Net_43;

	// TC_vm (cy_virtualmux_v1_0)
	assign tc = Net_49;

    ZeroTerminal ZeroTerminal_1 (
        .z(Net_82));

	// VirtualMux_1 (cy_virtualmux_v1_0)
	assign Net_89 = up_ndown;

    ZeroTerminal ZeroTerminal_2 (
        .z(Net_95));

	// vmEnableMode (cy_virtualmux_v1_0)
	assign Net_91 = Net_102;

    OneTerminal OneTerminal_1 (
        .o(Net_102));

    B_Counter_v3_0 CounterUDB (
        .reset(reset),
        .tc_out(Net_49),
        .cmp_out(comp),
        .clock(clock),
        .irq_out(Net_43),
        .up_ndown(Net_89),
        .upcnt(upCnt),
        .dwncnt(downCnt),
        .enable(enable),
        .capture(capture),
        .count(count));
    defparam CounterUDB.CaptureMode = 0;
    defparam CounterUDB.ClockMode = 0;
    defparam CounterUDB.CompareMode = 4;
    defparam CounterUDB.CompareStatusEdgeSense = 1;
    defparam CounterUDB.EnableMode = 1;
    defparam CounterUDB.ReloadOnCapture = 0;
    defparam CounterUDB.ReloadOnCompare = 0;
    defparam CounterUDB.ReloadOnOverUnder = 1;
    defparam CounterUDB.ReloadOnReset = 0;
    defparam CounterUDB.Resolution = 8;
    defparam CounterUDB.RunMode = 0;
    defparam CounterUDB.UseInterrupt = 1;



endmodule

// Counter_v3_0(CaptureMode=0, CaptureModeSoftware=0, ClockMode=0, CompareMode=1, CompareModeSoftware=0, CompareStatusEdgeSense=true, CompareValue=3, CONTROL3=1, ControlRegRemoved=0, CyGetRegReplacementString=CY_GET_REG8, CySetRegReplacementString=CY_SET_REG8, EnableMode=0, FF16=false, FF8=true, FixedFunction=true, FixedFunctionUsed=1, InitCounterValue=0, InterruptOnCapture=false, InterruptOnCompare=false, InterruptOnOverUnderFlow=false, InterruptOnTC=false, Period=31, RegDefReplacementString=reg8, RegSizeReplacementString=uint8, ReloadOnCapture=false, ReloadOnCompare=false, ReloadOnOverUnder=true, ReloadOnReset=true, Resolution=8, RunMode=0, UDB16=false, UDB24=false, UDB32=false, UDB8=false, UDBControlReg=false, UseInterrupt=true, VerilogSectionReplacementString=sC8, CY_API_CALLBACK_HEADER_INCLUDE=#include "cyapicallbacks.h", CY_COMMENT=, CY_COMPONENT_NAME=Counter_v3_0, CY_CONFIG_TITLE=Boundary32bit, CY_CONST_CONFIG=true, CY_CONTROL_FILE=<:default:>, CY_DATASHEET_FILE=<:default:>, CY_FITTER_NAME=Boundary32bit, CY_INSTANCE_SHORT_NAME=Boundary32bit, CY_MAJOR_VERSION=3, CY_MINOR_VERSION=0, CY_PDL_DRIVER_NAME=, CY_PDL_DRIVER_REQ_VERSION=, CY_PDL_DRIVER_SUBGROUP=, CY_PDL_DRIVER_VARIANT=, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=PSoC Creator  4.2, INSTANCE_NAME=Boundary32bit, )
module Counter_v3_0_2 (
    reset,
    tc,
    comp,
    clock,
    interrupt,
    enable,
    capture,
    upCnt,
    downCnt,
    up_ndown,
    count);
    input       reset;
    output      tc;
    output      comp;
    input       clock;
    output      interrupt;
    input       enable;
    input       capture;
    input       upCnt;
    input       downCnt;
    input       up_ndown;
    input       count;

    parameter CaptureMode = 0;
    parameter ClockMode = 0;
    parameter CompareMode = 1;
    parameter CompareStatusEdgeSense = 1;
    parameter EnableMode = 0;
    parameter ReloadOnCapture = 0;
    parameter ReloadOnCompare = 0;
    parameter ReloadOnOverUnder = 1;
    parameter ReloadOnReset = 1;
    parameter Resolution = 8;
    parameter RunMode = 0;
    parameter UseInterrupt = 1;

          wire  Net_47;
          wire  Net_102;
          wire  Net_95;
          wire  Net_82;
          wire  Net_91;
          wire  Net_89;
          wire  Net_49;
          wire  Net_48;
          wire  Net_42;
          wire  Net_43;

    cy_psoc3_timer_v1_0 CounterHW (
        .timer_reset(reset),
        .capture(capture),
        .enable(Net_91),
        .kill(Net_82),
        .clock(clock),
        .tc(Net_48),
        .compare(Net_47),
        .interrupt(Net_42));

	// int_vm (cy_virtualmux_v1_0)
	assign interrupt = Net_42;

	// TC_vm (cy_virtualmux_v1_0)
	assign tc = Net_48;

    ZeroTerminal ZeroTerminal_1 (
        .z(Net_82));

	// VirtualMux_1 (cy_virtualmux_v1_0)
	assign Net_89 = up_ndown;

    ZeroTerminal ZeroTerminal_2 (
        .z(Net_95));

	// vmEnableMode (cy_virtualmux_v1_0)
	assign Net_91 = enable;

    OneTerminal OneTerminal_1 (
        .o(Net_102));



endmodule

// ShiftReg_v2_30(ControlRegUsageReplacemetString=SyncCtl, CyGetRegReplacementString=CY_GET_REG32, CySetRegReplacementString=CY_SET_REG32, DefSi=0, Direction=1, FifoSize=4, InterruptSource=0, Length=32, RegDefReplacementString=reg32, RegSizeReplacementString=uint32, UseInputFifo=false, UseInterrupt=false, UseOutputFifo=false, UseShiftIn=true, UseShiftOut=true, VerilogSectionReplacementString=sC32, CY_API_CALLBACK_HEADER_INCLUDE=#include "cyapicallbacks.h", CY_COMMENT=, CY_COMPONENT_NAME=ShiftReg_v2_30, CY_CONFIG_TITLE=SigmaReg, CY_CONST_CONFIG=true, CY_CONTROL_FILE=<:default:>, CY_DATASHEET_FILE=<:default:>, CY_FITTER_NAME=SigmaReg, CY_INSTANCE_SHORT_NAME=SigmaReg, CY_MAJOR_VERSION=2, CY_MINOR_VERSION=30, CY_PDL_DRIVER_NAME=, CY_PDL_DRIVER_REQ_VERSION=, CY_PDL_DRIVER_SUBGROUP=, CY_PDL_DRIVER_VARIANT=, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=PSoC Creator  4.2, INSTANCE_NAME=SigmaReg, )
module ShiftReg_v2_30_3 (
    shift_in,
    load,
    store,
    clock,
    reset,
    shift_out,
    interrupt);
    input       shift_in;
    input       load;
    input       store;
    input       clock;
    input       reset;
    output      shift_out;
    output      interrupt;

    parameter Direction = 1;
    parameter FifoSize = 4;
    parameter Length = 32;

          wire  Net_2;
          wire  Net_1;
          wire  Net_350;

	// VirtualMux_3 (cy_virtualmux_v1_0)
	assign Net_350 = shift_in;

    ZeroTerminal ZeroTerminal_3 (
        .z(Net_1));

    OneTerminal OneTerminal_1 (
        .o(Net_2));

    BShiftReg_v2_30 bSR (
        .shiftIn(Net_350),
        .load(load),
        .shiftOut(shift_out),
        .store(store),
        .clock(clock),
        .reset(reset),
        .interrupt(interrupt));
    defparam bSR.DefSi = 0;
    defparam bSR.Direction = 1;
    defparam bSR.FifoSize = 4;
    defparam bSR.InterruptSource = 0;
    defparam bSR.Length = 32;
    defparam bSR.UseInputFifo = 0;
    defparam bSR.UseInterrupt = 0;
    defparam bSR.UseOutputFifo = 0;



endmodule

// Component: B_UART_v2_50
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v"
`endif

// UART_v2_50(Address1=0, Address2=0, BaudRate=9600, BreakBitsRX=13, BreakBitsTX=13, BreakDetect=false, CRCoutputsEn=false, Enable_RX=1, Enable_RXIntInterrupt=0, Enable_TX=1, Enable_TXIntInterrupt=0, EnableHWAddress=0, EnIntRXInterrupt=false, EnIntTXInterrupt=false, FlowControl=0, HalfDuplexEn=false, HwTXEnSignal=false, InternalClock=true, InternalClockToleranceMinus=3.93736842105263, InternalClockTolerancePlus=3.93736842105263, InternalClockUsed=1, InterruptOnAddDetect=0, InterruptOnAddressMatch=0, InterruptOnBreak=0, InterruptOnByteRcvd=1, InterruptOnOverrunError=0, InterruptOnParityError=0, InterruptOnStopError=0, InterruptOnTXComplete=false, InterruptOnTXFifoEmpty=false, InterruptOnTXFifoFull=false, InterruptOnTXFifoNotFull=false, IntOnAddressDetect=false, IntOnAddressMatch=false, IntOnBreak=false, IntOnByteRcvd=true, IntOnOverrunError=false, IntOnParityError=false, IntOnStopError=false, NumDataBits=8, NumStopBits=1, OverSamplingRate=8, ParityType=0, ParityTypeSw=true, RequiredClock=76800, RXAddressMode=0, RXBufferSize=4, RxBuffRegSizeReplacementString=uint8, RXEnable=true, TXBitClkGenDP=true, TXBufferSize=4, TxBuffRegSizeReplacementString=uint8, TXEnable=true, Use23Polling=true, CY_API_CALLBACK_HEADER_INCLUDE=#include "cyapicallbacks.h", CY_COMMENT=, CY_COMPONENT_NAME=UART_v2_50, CY_CONFIG_TITLE=UART, CY_CONST_CONFIG=true, CY_CONTROL_FILE=<:default:>, CY_DATASHEET_FILE=<:default:>, CY_FITTER_NAME=UART, CY_INSTANCE_SHORT_NAME=UART, CY_MAJOR_VERSION=2, CY_MINOR_VERSION=50, CY_PDL_DRIVER_NAME=, CY_PDL_DRIVER_REQ_VERSION=, CY_PDL_DRIVER_SUBGROUP=, CY_PDL_DRIVER_VARIANT=, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=PSoC Creator  4.2, INSTANCE_NAME=UART, )
module UART_v2_50_4 (
    cts_n,
    tx,
    rts_n,
    tx_en,
    clock,
    reset,
    rx,
    tx_interrupt,
    rx_interrupt,
    tx_data,
    tx_clk,
    rx_data,
    rx_clk);
    input       cts_n;
    output      tx;
    output      rts_n;
    output      tx_en;
    input       clock;
    input       reset;
    input       rx;
    output      tx_interrupt;
    output      rx_interrupt;
    output      tx_data;
    output      tx_clk;
    output      rx_data;
    output      rx_clk;

    parameter Address1 = 0;
    parameter Address2 = 0;
    parameter EnIntRXInterrupt = 0;
    parameter EnIntTXInterrupt = 0;
    parameter FlowControl = 0;
    parameter HalfDuplexEn = 0;
    parameter HwTXEnSignal = 0;
    parameter NumDataBits = 8;
    parameter NumStopBits = 1;
    parameter ParityType = 0;
    parameter RXEnable = 1;
    parameter TXEnable = 1;

          wire  Net_289;
          wire  Net_61;
          wire  Net_9;


	cy_clock_v1_0
		#(.id("b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358"),
		  .source_clock_id(""),
		  .divisor(0),
		  .period("13020833333.3333"),
		  .is_direct(0),
		  .is_digital(1))
		IntClock
		 (.clock_out(Net_9));


	// VirtualMux_1 (cy_virtualmux_v1_0)
	assign Net_61 = Net_9;

    B_UART_v2_50 BUART (
        .cts_n(cts_n),
        .tx(tx),
        .rts_n(rts_n),
        .tx_en(tx_en),
        .clock(Net_61),
        .reset(reset),
        .rx(rx),
        .tx_interrupt(tx_interrupt),
        .rx_interrupt(rx_interrupt),
        .tx_data(tx_data),
        .tx_clk(tx_clk),
        .rx_data(rx_data),
        .rx_clk(rx_clk));
    defparam BUART.Address1 = 0;
    defparam BUART.Address2 = 0;
    defparam BUART.BreakBitsRX = 13;
    defparam BUART.BreakBitsTX = 13;
    defparam BUART.BreakDetect = 0;
    defparam BUART.CRCoutputsEn = 0;
    defparam BUART.FlowControl = 0;
    defparam BUART.HalfDuplexEn = 0;
    defparam BUART.HwTXEnSignal = 0;
    defparam BUART.NumDataBits = 8;
    defparam BUART.NumStopBits = 1;
    defparam BUART.OverSampleCount = 8;
    defparam BUART.ParityType = 0;
    defparam BUART.ParityTypeSw = 1;
    defparam BUART.RXAddressMode = 0;
    defparam BUART.RXEnable = 1;
    defparam BUART.RXStatusIntEnable = 1;
    defparam BUART.TXBitClkGenDP = 1;
    defparam BUART.TXEnable = 1;
    defparam BUART.Use23Polling = 1;



endmodule

// Component: LUT_v1_50
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v"
`endif

// Component: mux_v1_10
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v"
`endif

// ShiftReg_v2_30(ControlRegUsageReplacemetString=SyncCtl, CyGetRegReplacementString=CY_GET_REG32, CySetRegReplacementString=CY_SET_REG32, DefSi=0, Direction=1, FifoSize=4, InterruptSource=1, Length=32, RegDefReplacementString=reg32, RegSizeReplacementString=uint32, UseInputFifo=true, UseInterrupt=true, UseOutputFifo=false, UseShiftIn=true, UseShiftOut=true, VerilogSectionReplacementString=sC32, CY_API_CALLBACK_HEADER_INCLUDE=#include "cyapicallbacks.h", CY_COMMENT=, CY_COMPONENT_NAME=ShiftReg_v2_30, CY_CONFIG_TITLE=Period, CY_CONST_CONFIG=true, CY_CONTROL_FILE=<:default:>, CY_DATASHEET_FILE=<:default:>, CY_FITTER_NAME=Period, CY_INSTANCE_SHORT_NAME=Period, CY_MAJOR_VERSION=2, CY_MINOR_VERSION=30, CY_PDL_DRIVER_NAME=, CY_PDL_DRIVER_REQ_VERSION=, CY_PDL_DRIVER_SUBGROUP=, CY_PDL_DRIVER_VARIANT=, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=PSoC Creator  4.2, INSTANCE_NAME=Period, )
module ShiftReg_v2_30_5 (
    shift_in,
    load,
    store,
    clock,
    reset,
    shift_out,
    interrupt);
    input       shift_in;
    input       load;
    input       store;
    input       clock;
    input       reset;
    output      shift_out;
    output      interrupt;

    parameter Direction = 1;
    parameter FifoSize = 4;
    parameter Length = 32;

          wire  Net_2;
          wire  Net_1;
          wire  Net_350;

	// VirtualMux_3 (cy_virtualmux_v1_0)
	assign Net_350 = shift_in;

    ZeroTerminal ZeroTerminal_3 (
        .z(Net_1));

    OneTerminal OneTerminal_1 (
        .o(Net_2));

    BShiftReg_v2_30 bSR (
        .shiftIn(Net_350),
        .load(load),
        .shiftOut(shift_out),
        .store(store),
        .clock(clock),
        .reset(reset),
        .interrupt(interrupt));
    defparam bSR.DefSi = 0;
    defparam bSR.Direction = 1;
    defparam bSR.FifoSize = 4;
    defparam bSR.InterruptSource = 1;
    defparam bSR.Length = 32;
    defparam bSR.UseInputFifo = 1;
    defparam bSR.UseInterrupt = 1;
    defparam bSR.UseOutputFifo = 0;



endmodule

// Component: BasicCounter_v1_0
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v"
`endif

// Component: DigitalComp_v1_0
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v"
`endif

// Counter_v3_0(CaptureMode=1, CaptureModeSoftware=0, ClockMode=0, CompareMode=1, CompareModeSoftware=0, CompareStatusEdgeSense=true, CompareValue=128, CONTROL3=0, ControlRegRemoved=0, CyGetRegReplacementString=CY_GET_REG32, CySetRegReplacementString=CY_SET_REG32, EnableMode=0, FF16=false, FF8=false, FixedFunction=false, FixedFunctionUsed=0, InitCounterValue=0, InterruptOnCapture=true, InterruptOnCompare=false, InterruptOnOverUnderFlow=false, InterruptOnTC=false, Period=4294967294, RegDefReplacementString=reg32, RegSizeReplacementString=uint32, ReloadOnCapture=false, ReloadOnCompare=false, ReloadOnOverUnder=true, ReloadOnReset=true, Resolution=32, RunMode=0, UDB16=false, UDB24=false, UDB32=true, UDB8=false, UDBControlReg=true, UseInterrupt=true, VerilogSectionReplacementString=sC32, CY_API_CALLBACK_HEADER_INCLUDE=#include "cyapicallbacks.h", CY_COMMENT=, CY_COMPONENT_NAME=Counter_v3_0, CY_CONFIG_TITLE=Counter_1, CY_CONST_CONFIG=true, CY_CONTROL_FILE=<:default:>, CY_DATASHEET_FILE=<:default:>, CY_FITTER_NAME=Counter_1, CY_INSTANCE_SHORT_NAME=Counter_1, CY_MAJOR_VERSION=3, CY_MINOR_VERSION=0, CY_PDL_DRIVER_NAME=, CY_PDL_DRIVER_REQ_VERSION=, CY_PDL_DRIVER_SUBGROUP=, CY_PDL_DRIVER_VARIANT=, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=PSoC Creator  4.2, INSTANCE_NAME=Counter_1, )
module Counter_v3_0_6 (
    reset,
    tc,
    comp,
    clock,
    interrupt,
    enable,
    capture,
    upCnt,
    downCnt,
    up_ndown,
    count);
    input       reset;
    output      tc;
    output      comp;
    input       clock;
    output      interrupt;
    input       enable;
    input       capture;
    input       upCnt;
    input       downCnt;
    input       up_ndown;
    input       count;

    parameter CaptureMode = 1;
    parameter ClockMode = 0;
    parameter CompareMode = 1;
    parameter CompareStatusEdgeSense = 1;
    parameter EnableMode = 0;
    parameter ReloadOnCapture = 0;
    parameter ReloadOnCompare = 0;
    parameter ReloadOnOverUnder = 1;
    parameter ReloadOnReset = 1;
    parameter Resolution = 32;
    parameter RunMode = 0;
    parameter UseInterrupt = 1;

          wire  Net_47;
          wire  Net_102;
          wire  Net_95;
          wire  Net_82;
          wire  Net_91;
          wire  Net_89;
          wire  Net_49;
          wire  Net_48;
          wire  Net_42;
          wire  Net_43;

	// int_vm (cy_virtualmux_v1_0)
	assign interrupt = Net_43;

	// TC_vm (cy_virtualmux_v1_0)
	assign tc = Net_49;

    ZeroTerminal ZeroTerminal_1 (
        .z(Net_82));

	// VirtualMux_1 (cy_virtualmux_v1_0)
	assign Net_89 = up_ndown;

    ZeroTerminal ZeroTerminal_2 (
        .z(Net_95));

	// vmEnableMode (cy_virtualmux_v1_0)
	assign Net_91 = enable;

    OneTerminal OneTerminal_1 (
        .o(Net_102));

    B_Counter_v3_0 CounterUDB (
        .reset(reset),
        .tc_out(Net_49),
        .cmp_out(comp),
        .clock(clock),
        .irq_out(Net_43),
        .up_ndown(Net_89),
        .upcnt(upCnt),
        .dwncnt(downCnt),
        .enable(enable),
        .capture(capture),
        .count(count));
    defparam CounterUDB.CaptureMode = 1;
    defparam CounterUDB.ClockMode = 0;
    defparam CounterUDB.CompareMode = 1;
    defparam CounterUDB.CompareStatusEdgeSense = 1;
    defparam CounterUDB.EnableMode = 0;
    defparam CounterUDB.ReloadOnCapture = 0;
    defparam CounterUDB.ReloadOnCompare = 0;
    defparam CounterUDB.ReloadOnOverUnder = 1;
    defparam CounterUDB.ReloadOnReset = 1;
    defparam CounterUDB.Resolution = 32;
    defparam CounterUDB.RunMode = 0;
    defparam CounterUDB.UseInterrupt = 1;



endmodule

// top
module top ;

          wire  Net_12442;
          wire  Net_12441;
          wire  Net_12440;
          wire  Net_12438;
          wire  Net_12435;
          wire  Net_12434;
          wire  Net_12433;
          wire  Net_11962;
          wire  Net_11961;
          wire  Net_11960;
          wire  Net_11959;
          wire  Net_11958;
          wire  Net_11957;
          wire  Net_11956;
          wire  Net_11955;
          wire  Net_11954;
          wire  Net_11953;
          wire  Net_11952;
          wire  Net_11951;
          wire  Net_11950;
          wire  Net_11949;
          wire  Net_11948;
          wire  Net_11947;
          wire  Net_11946;
          wire  Net_11945;
          wire  Net_11944;
          wire  Net_11943;
          wire  Net_11942;
          wire  S;
          wire  Net_11941;
          wire  Net_11940;
          wire  Net_11938;
          wire  Net_11937;
          wire  Net_11936;
          wire  Net_11935;
          wire  Net_11934;
          wire [2:0] preouts;
          wire [2:0] My_wire;
          wire  Net_11933;
          wire  Net_11932;
          wire  Net_11931;
          wire  Net_11930;
          wire  Net_11929;
          wire  Net_11928;
          wire  Net_11927;
          wire  Net_11926;
          wire  Net_11925;
          wire [19:0] Net_11924;
          wire  Net_11921;
          wire  Net_11907;
          wire  Net_11904;
          wire  Net_11903;
          wire  Net_11902;
          wire  Net_11901;
          wire  Net_11900;
          wire  Net_11899;
          wire  Net_11897;
          wire  Net_11896;
          wire  Net_11895;
          wire  Net_12478;
          wire  Net_12477;
          wire  Net_12187;
          wire  Net_11501;
          wire  Net_11499;
          wire  Net_11504;
          wire  Net_11502;
          wire  Net_11570;
          wire  Net_11562;
          wire  Net_11561;
          wire  Net_11515;
          wire  Net_11513;
          wire  Net_11516;
          wire  Net_11568;
          wire  Net_11567;
          wire  Net_11565;
          wire  Net_11564;
          wire  Net_11531;
          wire  Net_11530;
          wire  Net_11529;
          wire  Net_11528;
          wire  Net_11527;
          wire [19:0] HI;
          wire  Net_11526;
          wire  Net_12217;
          wire  Net_12216;
          wire  Net_12215;
          wire  Net_12214;
          wire  Net_12213;
          wire  Net_12212;
          wire  Net_12210;
          wire  Net_11442;
          wire  Net_11430;
          wire  Net_11431;
          wire  Net_11419;
          wire  Net_11418;
          wire  Net_11417;
          wire  Net_11416;
          wire  Net_11415;
          wire  Net_11414;
          wire  Net_11413;
          wire  Net_11412;
          wire  Net_11626;
          wire  Net_11410;
          wire  Net_11409;
          wire  Net_11408;
          wire  Net_11407;
          wire  Net_12472;
          wire  Net_12471;
          wire  Net_12470;
          wire  Net_12469;
          wire  Net_12468;
          wire  Net_12467;
          wire  Net_12466;
          wire  Net_12465;
          wire  Net_12209;
          wire  Net_12208;
          wire  Net_12207;
          wire  Net_12206;
          wire  Net_12248;
          wire  Net_12247;
          wire  Net_12246;
          wire  Net_12245;
          wire  Net_12244;
          wire  Net_12243;
          wire  Net_12242;
          wire  Net_12241;
          wire  Net_12240;
          wire  StartOfFrame;
          wire  Net_12545;
          wire  Net_11008;
          wire  Net_10811;
          wire  Net_10810;
          wire  Net_10809;
          wire  Net_10808;
          wire  Net_10807;
          wire  Net_10806;
          wire  Net_10804;
          wire  Net_10803;
          wire  Net_10802;
          wire  Net_10829;
          wire  Net_10538;
          wire  Clock_ticktack;
          wire  Net_10537;
          wire  Net_10536;
          wire  Net_10535;
          wire  Net_11057;
          wire  Net_11441;
          wire  Net_11440;
          wire  Net_11439;
          wire  Net_11438;
          wire  Net_11437;
          wire  Net_11436;
          wire  Net_11434;
          wire  Net_11433;
          wire  Net_11432;
          wire [7:0] Net_10560;
          wire  Net_10559;
          wire  Net_10558;
          wire  Net_10557;
          wire  Net_10556;
          wire  Net_10555;
          wire  Net_10553;
          wire  Net_10552;
          wire  Net_10551;
    electrical  Net_10561;
    electrical  Net_10562;
          wire  Net_10554;
          wire  Net_10691;
          wire  Net_10690;
          wire  Net_10689;
          wire  Net_11571;
          wire  Net_10260;
          wire  Net_11518;
          wire  Net_10827;
          wire  Net_10592;
          wire  Net_10591;
          wire  Net_10590;
          wire  Net_10589;
          wire  Net_10588;
          wire  Net_10587;
          wire  Net_10585;
          wire  Net_10593;
          wire  Net_10584;
          wire  Net_11111;
          wire  Net_11403;
          wire  Net_12456;
          wire  Net_11393;
          wire  Net_12205;
          wire  Net_12461;
          wire  Net_12462;
          wire  Net_10916;
          wire  Net_860;
          wire  Net_11873;
          wire  Net_686;
          wire  Net_10925;
          wire  Net_12420;
          wire  Net_698;
          wire  Net_12290;
          wire  Net_12515;
          wire  Net_12186;
          wire [1:0] Net_11923;
          wire  Net_12432;
          wire  Net_12170;
          wire  Net_11939;
          wire  Net_11906;
          wire  Net_11905;
          wire  Net_11633;
          wire  Net_10896;
          wire  Net_11563;
          wire  Net_11566;
          wire  Net_11569;
          wire  Net_11545;
          wire  Net_11446;
          wire  Net_11447;
          wire  Net_9581;
          wire  Net_1453;
          wire  Net_1037;
          wire  Net_10805;
          wire  Net_10511;
          wire  Net_10746;
          wire  Net_1463;
          wire  Net_10731;
          wire  Net_11627;
          wire  Net_10679;
          wire  Net_10625;
          wire  Net_9761;
          wire  Net_9792;
          wire  Net_7248;
          wire  Net_10667;
          wire  Net_10649;
          wire  Net_10480;
          wire  Net_10110;
          wire  Net_10749;
          wire  Net_10457;
          wire  Net_7404;
          wire  Net_3360;
          wire  Net_2241;

	wire [0:0] tmpOE__LOAD_net;
	wire [0:0] tmpFB_0__LOAD_net;
	wire [0:0] tmpIO_0__LOAD_net;
	wire [0:0] tmpINTERRUPT_0__LOAD_net;
	electrical [0:0] tmpSIOVREF__LOAD_net;

	cy_psoc3_pins_v1_10
		#(.id("aa4cd9ec-d2b0-4c80-8fe6-7f54840242c1"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b1),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		LOAD
		 (.oe(tmpOE__LOAD_net),
		  .y({Net_10625}),
		  .fb({tmpFB_0__LOAD_net[0:0]}),
		  .io({tmpIO_0__LOAD_net[0:0]}),
		  .siovref(tmpSIOVREF__LOAD_net),
		  .interrupt({tmpINTERRUPT_0__LOAD_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__LOAD_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};


	cy_clock_v1_0
		#(.id("92638c71-d3ee-4bf8-af13-ac4852464d3e"),
		  .source_clock_id("75C2148C-3656-4d8a-846D-0CAE99AB6FF7"),
		  .divisor(0),
		  .period("0"),
		  .is_direct(1),
		  .is_digital(1))
		Clock_4
		 (.clock_out(Net_9581));


	wire [0:0] tmpOE__Sh_out_net;
	wire [0:0] tmpFB_0__Sh_out_net;
	wire [0:0] tmpIO_0__Sh_out_net;
	wire [0:0] tmpINTERRUPT_0__Sh_out_net;
	electrical [0:0] tmpSIOVREF__Sh_out_net;

	cy_psoc3_pins_v1_10
		#(.id("dad38982-1d6f-43cc-8f8c-b8e591d5e963"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Sh_out
		 (.oe(tmpOE__Sh_out_net),
		  .y({Net_10649}),
		  .fb({tmpFB_0__Sh_out_net[0:0]}),
		  .io({tmpIO_0__Sh_out_net[0:0]}),
		  .siovref(tmpSIOVREF__Sh_out_net),
		  .interrupt({tmpINTERRUPT_0__Sh_out_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Sh_out_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

    CyControlReg_v1_80 FrameAllow (
        .control_1(Net_10584),
        .control_2(Net_10593),
        .control_3(Net_10585),
        .control_0(Net_7248),
        .control_4(Net_10587),
        .control_5(Net_10588),
        .control_6(Net_10589),
        .control_7(Net_10590),
        .clock(1'b0),
        .reset(1'b0));
    defparam FrameAllow.Bit0Mode = 0;
    defparam FrameAllow.Bit1Mode = 0;
    defparam FrameAllow.Bit2Mode = 0;
    defparam FrameAllow.Bit3Mode = 0;
    defparam FrameAllow.Bit4Mode = 0;
    defparam FrameAllow.Bit5Mode = 0;
    defparam FrameAllow.Bit6Mode = 0;
    defparam FrameAllow.Bit7Mode = 0;
    defparam FrameAllow.BitValue = 0;
    defparam FrameAllow.BusDisplay = 0;
    defparam FrameAllow.ExtrReset = 0;
    defparam FrameAllow.NumOutputs = 1;


    assign S = Net_10649 ^ Net_10749;


	cy_clock_v1_0
		#(.id("3de63e2f-009e-4e0a-b688-6e2dad875b28"),
		  .source_clock_id("75C2148C-3656-4d8a-846D-0CAE99AB6FF7"),
		  .divisor(0),
		  .period("0"),
		  .is_direct(1),
		  .is_digital(1))
		Clock_3
		 (.clock_out(Net_3360));


	wire [0:0] tmpOE__TC_net;
	wire [0:0] tmpFB_0__TC_net;
	wire [0:0] tmpIO_0__TC_net;
	wire [0:0] tmpINTERRUPT_0__TC_net;
	electrical [0:0] tmpSIOVREF__TC_net;

	cy_psoc3_pins_v1_10
		#(.id("69c4927a-cfee-4b39-be28-a575e52608dc"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		TC
		 (.oe(tmpOE__TC_net),
		  .y({Net_10667}),
		  .fb({tmpFB_0__TC_net[0:0]}),
		  .io({tmpIO_0__TC_net[0:0]}),
		  .siovref(tmpSIOVREF__TC_net),
		  .interrupt({tmpINTERRUPT_0__TC_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__TC_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__Compare_net;
	wire [0:0] tmpFB_0__Compare_net;
	wire [0:0] tmpIO_0__Compare_net;
	wire [0:0] tmpINTERRUPT_0__Compare_net;
	electrical [0:0] tmpSIOVREF__Compare_net;

	cy_psoc3_pins_v1_10
		#(.id("177d187b-f9ff-4fdc-bc43-418f26c08243"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Compare
		 (.oe(tmpOE__Compare_net),
		  .y({Net_10679}),
		  .fb({tmpFB_0__Compare_net[0:0]}),
		  .io({tmpIO_0__Compare_net[0:0]}),
		  .siovref(tmpSIOVREF__Compare_net),
		  .interrupt({tmpINTERRUPT_0__Compare_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Compare_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};


    assign Net_1463 = ~Net_10511;

	wire [0:0] tmpOE__ClockEncDelay_net;
	wire [0:0] tmpFB_0__ClockEncDelay_net;
	wire [0:0] tmpIO_0__ClockEncDelay_net;
	wire [0:0] tmpINTERRUPT_0__ClockEncDelay_net;
	electrical [0:0] tmpSIOVREF__ClockEncDelay_net;

	cy_psoc3_pins_v1_10
		#(.id("9baf6e5d-c961-404f-8bb3-34160dd1b29a"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		ClockEncDelay
		 (.oe(tmpOE__ClockEncDelay_net),
		  .y({Net_10749}),
		  .fb({tmpFB_0__ClockEncDelay_net[0:0]}),
		  .io({tmpIO_0__ClockEncDelay_net[0:0]}),
		  .siovref(tmpSIOVREF__ClockEncDelay_net),
		  .interrupt({tmpINTERRUPT_0__ClockEncDelay_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__ClockEncDelay_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};


    assign Net_2241 = ~S;

	wire [0:0] tmpOE__DOut_CH1_N_net;
	wire [0:0] tmpFB_0__DOut_CH1_N_net;
	wire [0:0] tmpIO_0__DOut_CH1_N_net;
	wire [0:0] tmpINTERRUPT_0__DOut_CH1_N_net;
	electrical [0:0] tmpSIOVREF__DOut_CH1_N_net;

	cy_psoc3_pins_v1_10
		#(.id("ebc02dd0-519d-4a8e-a3ed-8da7309e851f"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		DOut_CH1_N
		 (.oe(tmpOE__DOut_CH1_N_net),
		  .y({Net_11518}),
		  .fb({tmpFB_0__DOut_CH1_N_net[0:0]}),
		  .io({tmpIO_0__DOut_CH1_N_net[0:0]}),
		  .siovref(tmpSIOVREF__DOut_CH1_N_net),
		  .interrupt({tmpINTERRUPT_0__DOut_CH1_N_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__DOut_CH1_N_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};


    assign preouts[0] = Net_2241 & preouts[2];


    assign preouts[1] = S & preouts[2];

    GlitchFilter_v2_0 GlitchFilter_3 (
        .d(preouts[2:0]),
        .reset(1'b0),
        .clock(Net_3360),
        .q(My_wire[2:0]));
    defparam GlitchFilter_3.BypassFilter = 0;
    defparam GlitchFilter_3.GlitchLength = 1;
    defparam GlitchFilter_3.SignalWidth = 3;

	wire [0:0] tmpOE__EN1_net;
	wire [0:0] tmpFB_0__EN1_net;
	wire [0:0] tmpIO_0__EN1_net;
	wire [0:0] tmpINTERRUPT_0__EN1_net;
	electrical [0:0] tmpSIOVREF__EN1_net;

	cy_psoc3_pins_v1_10
		#(.id("6847f2fc-d5fa-4910-8f3d-8d45b5ceb563"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		EN1
		 (.oe(tmpOE__EN1_net),
		  .y({My_wire[2]}),
		  .fb({tmpFB_0__EN1_net[0:0]}),
		  .io({tmpIO_0__EN1_net[0:0]}),
		  .siovref(tmpSIOVREF__EN1_net),
		  .interrupt({tmpINTERRUPT_0__EN1_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__EN1_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__DOut_CH1_P_net;
	wire [0:0] tmpFB_0__DOut_CH1_P_net;
	wire [0:0] tmpIO_0__DOut_CH1_P_net;
	wire [0:0] tmpINTERRUPT_0__DOut_CH1_P_net;
	electrical [0:0] tmpSIOVREF__DOut_CH1_P_net;

	cy_psoc3_pins_v1_10
		#(.id("2d1a92a4-f694-40aa-9a5a-76a2fc7a20a0"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		DOut_CH1_P
		 (.oe(tmpOE__DOut_CH1_P_net),
		  .y({Net_11571}),
		  .fb({tmpFB_0__DOut_CH1_P_net[0:0]}),
		  .io({tmpIO_0__DOut_CH1_P_net[0:0]}),
		  .siovref(tmpSIOVREF__DOut_CH1_P_net),
		  .interrupt({tmpINTERRUPT_0__DOut_CH1_P_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__DOut_CH1_P_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

    ZeroTerminal ZeroTerminal_2 (
        .z(Net_7404));

    ShiftReg_v2_30_0 TransmitShiftReg (
        .shift_in(1'b0),
        .load(Net_10625),
        .store(1'b0),
        .clock(Net_10749),
        .reset(1'b0),
        .shift_out(Net_10649),
        .interrupt(Net_10480));
    defparam TransmitShiftReg.Direction = 0;
    defparam TransmitShiftReg.FifoSize = 4;
    defparam TransmitShiftReg.Length = 32;

    assign Net_10554 = 1'h0;


    assign Net_9761 = ~Net_9792;

    cy_annotation_universal_v1_0 GND_1 (
        .connect({
            Net_10562
        })
    );
    defparam GND_1.comp_name = "Gnd_v1_0";
    defparam GND_1.port_names = "T1";
    defparam GND_1.width = 1;

    cy_annotation_universal_v1_0 SW_1 (
        .connect({
            Net_10562,
            Net_10561
        })
    );
    defparam SW_1.comp_name = "SwitchSPST_v1_0";
    defparam SW_1.port_names = "T1, T2";
    defparam SW_1.width = 2;

	wire [0:0] tmpOE__Start_net;
	wire [0:0] tmpIO_0__Start_net;
	wire [0:0] tmpINTERRUPT_0__Start_net;
	electrical [0:0] tmpSIOVREF__Start_net;

	cy_psoc3_pins_v1_10
		#(.id("8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"),
		  .drive_mode(3'b010),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b1),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b0),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("I"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b1),
		  .vtrip(2'b00),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Start
		 (.oe(tmpOE__Start_net),
		  .y({1'b0}),
		  .fb({Net_9792}),
		  .io({tmpIO_0__Start_net[0:0]}),
		  .siovref(tmpSIOVREF__Start_net),
		  .interrupt({tmpINTERRUPT_0__Start_net[0:0]}),
		  .annotation({Net_10561}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Start_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

    CyStatusReg_v1_90 StartButton (
        .status_0(Net_9761),
        .status_1(1'b0),
        .status_2(1'b0),
        .status_3(1'b0),
        .clock(Net_10554),
        .status_4(1'b0),
        .status_5(1'b0),
        .status_6(1'b0),
        .status_7(1'b0),
        .intr(Net_10559),
        .status_bus(8'b0));
    defparam StartButton.Bit0Mode = 0;
    defparam StartButton.Bit1Mode = 0;
    defparam StartButton.Bit2Mode = 0;
    defparam StartButton.Bit3Mode = 0;
    defparam StartButton.Bit4Mode = 0;
    defparam StartButton.Bit5Mode = 0;
    defparam StartButton.Bit6Mode = 0;
    defparam StartButton.Bit7Mode = 0;
    defparam StartButton.BusDisplay = 0;
    defparam StartButton.Interrupt = 0;
    defparam StartButton.MaskValue = 0;
    defparam StartButton.NumInputs = 1;

    // -- DFF Start --
    reg  cydff_12;
    always @(posedge Net_1463 or posedge Net_10749)
    begin
        if (Net_1463)
        begin
            cydff_12 <= 0;
        end
        else
        begin
            cydff_12 <= Net_7248;
        end
    end
    assign preouts[2] = cydff_12;
    // -- DFF End --


	cy_isr_v1_0
		#(.int_type(2'b10))
		TransmitWordShift
		 (.int_signal(Net_10110));



	cy_isr_v1_0
		#(.int_type(2'b10))
		isr_Load_TrShReg
		 (.int_signal(Net_10480));



    assign Net_10625 = Net_10679 & Net_10457;

    CyControlReg_v1_80 StartTransmit (
        .control_1(Net_11432),
        .control_2(Net_11433),
        .control_3(Net_11434),
        .control_0(Net_11447),
        .control_4(Net_11436),
        .control_5(Net_11437),
        .control_6(Net_11438),
        .control_7(Net_11439),
        .clock(1'b0),
        .reset(1'b0));
    defparam StartTransmit.Bit0Mode = 0;
    defparam StartTransmit.Bit1Mode = 0;
    defparam StartTransmit.Bit2Mode = 0;
    defparam StartTransmit.Bit3Mode = 0;
    defparam StartTransmit.Bit4Mode = 0;
    defparam StartTransmit.Bit5Mode = 0;
    defparam StartTransmit.Bit6Mode = 0;
    defparam StartTransmit.Bit7Mode = 0;
    defparam StartTransmit.BitValue = 0;
    defparam StartTransmit.BusDisplay = 0;
    defparam StartTransmit.ExtrReset = 0;
    defparam StartTransmit.NumOutputs = 1;

    // -- DFF Start --
    reg  cydff_10;
    always @(posedge Net_12456)
    begin
        cydff_10 <= Net_860;
    end
    assign Net_10916 = cydff_10;
    // -- DFF End --

    Counter_v3_0_1 BitCounterEnc (
        .reset(1'b0),
        .tc(Net_10667),
        .comp(Net_10679),
        .clock(Net_9581),
        .interrupt(Net_10110),
        .enable(Net_10511),
        .capture(1'b0),
        .upCnt(1'b0),
        .downCnt(1'b0),
        .up_ndown(1'b1),
        .count(Net_10749));
    defparam BitCounterEnc.CaptureMode = 0;
    defparam BitCounterEnc.ClockMode = 0;
    defparam BitCounterEnc.CompareMode = 4;
    defparam BitCounterEnc.CompareStatusEdgeSense = 1;
    defparam BitCounterEnc.EnableMode = 1;
    defparam BitCounterEnc.ReloadOnCapture = 0;
    defparam BitCounterEnc.ReloadOnCompare = 0;
    defparam BitCounterEnc.ReloadOnOverUnder = 1;
    defparam BitCounterEnc.ReloadOnReset = 0;
    defparam BitCounterEnc.Resolution = 8;
    defparam BitCounterEnc.RunMode = 0;
    defparam BitCounterEnc.UseInterrupt = 1;

    // -- DFF Start --
    reg  cydff_11;
    always @(posedge Net_10457 or posedge Net_10667)
    begin
        if (Net_10457)
        begin
            cydff_11 <= ~0;
        end
        else
        begin
            cydff_11 <= Net_7404;
        end
    end
    assign Net_10511 = cydff_11;
    // -- DFF End --

	wire [0:0] tmpOE__ClockEnc_net;
	wire [0:0] tmpFB_0__ClockEnc_net;
	wire [0:0] tmpIO_0__ClockEnc_net;
	wire [0:0] tmpINTERRUPT_0__ClockEnc_net;
	electrical [0:0] tmpSIOVREF__ClockEnc_net;

	cy_psoc3_pins_v1_10
		#(.id("43a62d2e-7bbf-47e1-abe2-1d3956528cbd"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		ClockEnc
		 (.oe(tmpOE__ClockEnc_net),
		  .y({Net_10749}),
		  .fb({tmpFB_0__ClockEnc_net[0:0]}),
		  .io({tmpIO_0__ClockEnc_net[0:0]}),
		  .siovref(tmpSIOVREF__ClockEnc_net),
		  .interrupt({tmpINTERRUPT_0__ClockEnc_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__ClockEnc_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__LOAD_1_net;
	wire [0:0] tmpFB_0__LOAD_1_net;
	wire [0:0] tmpIO_0__LOAD_1_net;
	wire [0:0] tmpINTERRUPT_0__LOAD_1_net;
	electrical [0:0] tmpSIOVREF__LOAD_1_net;

	cy_psoc3_pins_v1_10
		#(.id("98f817e6-39df-47e5-81b0-0df90f707224"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b1),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		LOAD_1
		 (.oe(tmpOE__LOAD_1_net),
		  .y({Net_10480}),
		  .fb({tmpFB_0__LOAD_1_net[0:0]}),
		  .io({tmpIO_0__LOAD_1_net[0:0]}),
		  .siovref(tmpSIOVREF__LOAD_1_net),
		  .interrupt({tmpINTERRUPT_0__LOAD_1_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__LOAD_1_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

    // -- DFF Start --
    reg  cydff_5;
    always @(posedge Net_1463 or posedge Net_10896)
    begin
        if (Net_1463)
        begin
            cydff_5 <= ~0;
        end
        else
        begin
            cydff_5 <= Net_1037;
        end
    end
    assign Net_1453 = cydff_5;
    // -- DFF End --

    // -- DFF Start --
    reg  cydff_6;
    always @(posedge Net_1463 or posedge Net_10896)
    begin
        if (Net_1463)
        begin
            cydff_6 <= ~0;
        end
        else
        begin
            cydff_6 <= Net_11633;
        end
    end
    assign Net_1037 = cydff_6;
    // -- DFF End --


	cy_clock_v1_0
		#(.id("dcf6f238-b9df-475c-abec-17f8532a3239"),
		  .source_clock_id("75C2148C-3656-4d8a-846D-0CAE99AB6FF7"),
		  .divisor(0),
		  .period("0"),
		  .is_direct(1),
		  .is_digital(1))
		Clock_5
		 (.clock_out(Net_10896));


    // -- DFF Start --
    reg  cydff_8;
    always @(posedge Net_1463 or posedge Net_1037)
    begin
        if (Net_1463)
        begin
            cydff_8 <= ~0;
        end
        else
        begin
            cydff_8 <= Net_10731;
        end
    end
    assign Net_11627 = cydff_8;
    // -- DFF End --


    assign Net_10731 = ~Net_11627;

    // -- DFF Start --
    reg  cydff_3;
    always @(posedge Net_1463 or posedge Net_11627)
    begin
        if (Net_1463)
        begin
            cydff_3 <= ~0;
        end
        else
        begin
            cydff_3 <= Net_10746;
        end
    end
    assign Net_10749 = cydff_3;
    // -- DFF End --


    assign Net_10746 = ~Net_10749;

	wire [0:0] tmpOE__LED_net;
	wire [0:0] tmpFB_0__LED_net;
	wire [0:0] tmpIO_0__LED_net;
	wire [0:0] tmpINTERRUPT_0__LED_net;
	electrical [0:0] tmpSIOVREF__LED_net;

	cy_psoc3_pins_v1_10
		#(.id("abd792cd-0028-4b44-a2bf-84ea41c827e9"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		LED
		 (.oe(tmpOE__LED_net),
		  .y({Net_10805}),
		  .fb({tmpFB_0__LED_net[0:0]}),
		  .io({tmpIO_0__LED_net[0:0]}),
		  .siovref(tmpSIOVREF__LED_net),
		  .interrupt({tmpINTERRUPT_0__LED_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__LED_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

    CyControlReg_v1_80 LED_ON (
        .control_1(Net_10802),
        .control_2(Net_10803),
        .control_3(Net_10804),
        .control_0(Net_10805),
        .control_4(Net_10806),
        .control_5(Net_10807),
        .control_6(Net_10808),
        .control_7(Net_10809),
        .clock(1'b0),
        .reset(1'b0));
    defparam LED_ON.Bit0Mode = 0;
    defparam LED_ON.Bit1Mode = 0;
    defparam LED_ON.Bit2Mode = 0;
    defparam LED_ON.Bit3Mode = 0;
    defparam LED_ON.Bit4Mode = 0;
    defparam LED_ON.Bit5Mode = 0;
    defparam LED_ON.Bit6Mode = 0;
    defparam LED_ON.Bit7Mode = 0;
    defparam LED_ON.BitValue = 0;
    defparam LED_ON.BusDisplay = 0;
    defparam LED_ON.ExtrReset = 0;
    defparam LED_ON.NumOutputs = 1;


    assign Net_11633 = ~Net_11008;


    assign Net_11008 = Net_1037 & Net_1453;

    // -- DFF Start --
    reg  cydff_7;
    always @(posedge Net_12205 or posedge Net_12461)
    begin
        if (Net_12205)
        begin
            cydff_7 <= 0;
        end
        else
        begin
            cydff_7 <= Net_12462;
        end
    end
    assign Net_860 = cydff_7;
    // -- DFF End --


	cy_clock_v1_0
		#(.id("fc4436e9-87a7-46fb-ac68-45995e9db523"),
		  .source_clock_id("75C2148C-3656-4d8a-846D-0CAE99AB6FF7"),
		  .divisor(0),
		  .period("0"),
		  .is_direct(1),
		  .is_digital(1))
		MC
		 (.clock_out(Net_12290));


    // -- DFF Start --
    reg  cydff_9;
    always @(posedge Net_11403)
    begin
        cydff_9 <= Net_686;
    end
    assign Clock_ticktack = cydff_9;
    // -- DFF End --

	wire [0:0] tmpOE__Clock_tiktak_net;
	wire [0:0] tmpFB_0__Clock_tiktak_net;
	wire [0:0] tmpIO_0__Clock_tiktak_net;
	wire [0:0] tmpINTERRUPT_0__Clock_tiktak_net;
	electrical [0:0] tmpSIOVREF__Clock_tiktak_net;

	cy_psoc3_pins_v1_10
		#(.id("235e8817-8b61-4bc8-967e-71ac7bc002d0"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Clock_tiktak
		 (.oe(tmpOE__Clock_tiktak_net),
		  .y({Clock_ticktack}),
		  .fb({tmpFB_0__Clock_tiktak_net[0:0]}),
		  .io({tmpIO_0__Clock_tiktak_net[0:0]}),
		  .siovref(tmpSIOVREF__Clock_tiktak_net),
		  .interrupt({tmpINTERRUPT_0__Clock_tiktak_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Clock_tiktak_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

    Counter_v3_0_2 Boundary32bit (
        .reset(1'b0),
        .tc(Net_12456),
        .comp(Net_12241),
        .clock(Net_12290),
        .interrupt(Net_12242),
        .enable(1'b0),
        .capture(1'b0),
        .upCnt(1'b0),
        .downCnt(1'b0),
        .up_ndown(1'b1),
        .count(1'b0));
    defparam Boundary32bit.CaptureMode = 0;
    defparam Boundary32bit.ClockMode = 0;
    defparam Boundary32bit.CompareMode = 1;
    defparam Boundary32bit.CompareStatusEdgeSense = 1;
    defparam Boundary32bit.EnableMode = 0;
    defparam Boundary32bit.ReloadOnCapture = 0;
    defparam Boundary32bit.ReloadOnCompare = 0;
    defparam Boundary32bit.ReloadOnOverUnder = 1;
    defparam Boundary32bit.ReloadOnReset = 1;
    defparam Boundary32bit.Resolution = 8;
    defparam Boundary32bit.RunMode = 0;
    defparam Boundary32bit.UseInterrupt = 1;

	wire [0:0] tmpOE__Out_TikTak_1_net;
	wire [0:0] tmpFB_0__Out_TikTak_1_net;
	wire [0:0] tmpIO_0__Out_TikTak_1_net;
	wire [0:0] tmpINTERRUPT_0__Out_TikTak_1_net;
	electrical [0:0] tmpSIOVREF__Out_TikTak_1_net;

	cy_psoc3_pins_v1_10
		#(.id("2a5cf71c-d641-43da-924d-526bc3c75f6e"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Out_TikTak_1
		 (.oe(tmpOE__Out_TikTak_1_net),
		  .y({Net_12170}),
		  .fb({tmpFB_0__Out_TikTak_1_net[0:0]}),
		  .io({tmpIO_0__Out_TikTak_1_net[0:0]}),
		  .siovref(tmpSIOVREF__Out_TikTak_1_net),
		  .interrupt({tmpINTERRUPT_0__Out_TikTak_1_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Out_TikTak_1_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__TC_word_net;
	wire [0:0] tmpFB_0__TC_word_net;
	wire [0:0] tmpIO_0__TC_word_net;
	wire [0:0] tmpINTERRUPT_0__TC_word_net;
	electrical [0:0] tmpSIOVREF__TC_word_net;

	cy_psoc3_pins_v1_10
		#(.id("4f4c9b24-2e23-45a0-9050-11bf0f6b0a8a"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		TC_word
		 (.oe(tmpOE__TC_word_net),
		  .y({Net_12456}),
		  .fb({tmpFB_0__TC_word_net[0:0]}),
		  .io({tmpIO_0__TC_word_net[0:0]}),
		  .siovref(tmpSIOVREF__TC_word_net),
		  .interrupt({tmpINTERRUPT_0__TC_word_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__TC_word_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

    ShiftReg_v2_30_3 SigmaReg (
        .shift_in(Net_12420),
        .load(1'b0),
        .store(1'b0),
        .clock(Net_12515),
        .reset(1'b0),
        .shift_out(Net_698),
        .interrupt(Net_12209));
    defparam SigmaReg.Direction = 1;
    defparam SigmaReg.FifoSize = 4;
    defparam SigmaReg.Length = 32;

    CyControlReg_v1_80 Control_Period (
        .control_1(Net_12461),
        .control_2(Net_12465),
        .control_3(Net_12466),
        .control_0(Net_12462),
        .control_4(Net_12467),
        .control_5(Net_12468),
        .control_6(Net_12469),
        .control_7(Net_12470),
        .clock(1'b0),
        .reset(1'b0));
    defparam Control_Period.Bit0Mode = 0;
    defparam Control_Period.Bit1Mode = 0;
    defparam Control_Period.Bit2Mode = 0;
    defparam Control_Period.Bit3Mode = 0;
    defparam Control_Period.Bit4Mode = 0;
    defparam Control_Period.Bit5Mode = 0;
    defparam Control_Period.Bit6Mode = 0;
    defparam Control_Period.Bit7Mode = 0;
    defparam Control_Period.BitValue = 0;
    defparam Control_Period.BusDisplay = 0;
    defparam Control_Period.ExtrReset = 0;
    defparam Control_Period.NumOutputs = 2;

    UART_v2_50_4 UART (
        .cts_n(1'b0),
        .tx(Net_11408),
        .rts_n(Net_11409),
        .tx_en(Net_11410),
        .clock(1'b0),
        .reset(1'b0),
        .rx(Net_11413),
        .tx_interrupt(Net_11414),
        .rx_interrupt(Net_11415),
        .tx_data(Net_11416),
        .tx_clk(Net_11417),
        .rx_data(Net_11418),
        .rx_clk(Net_11419));
    defparam UART.Address1 = 0;
    defparam UART.Address2 = 0;
    defparam UART.EnIntRXInterrupt = 0;
    defparam UART.EnIntTXInterrupt = 0;
    defparam UART.FlowControl = 0;
    defparam UART.HalfDuplexEn = 0;
    defparam UART.HwTXEnSignal = 0;
    defparam UART.NumDataBits = 8;
    defparam UART.NumStopBits = 1;
    defparam UART.ParityType = 0;
    defparam UART.RXEnable = 1;
    defparam UART.TXEnable = 1;

	wire [0:0] tmpOE__Rx_1_net;
	wire [0:0] tmpIO_0__Rx_1_net;
	wire [0:0] tmpINTERRUPT_0__Rx_1_net;
	electrical [0:0] tmpSIOVREF__Rx_1_net;

	cy_psoc3_pins_v1_10
		#(.id("1425177d-0d0e-4468-8bcc-e638e5509a9b"),
		  .drive_mode(3'b001),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b0),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("I"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b00),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Rx_1
		 (.oe(tmpOE__Rx_1_net),
		  .y({1'b0}),
		  .fb({Net_11413}),
		  .io({tmpIO_0__Rx_1_net[0:0]}),
		  .siovref(tmpSIOVREF__Rx_1_net),
		  .interrupt({tmpINTERRUPT_0__Rx_1_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Rx_1_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__Tx_1_net;
	wire [0:0] tmpFB_0__Tx_1_net;
	wire [0:0] tmpIO_0__Tx_1_net;
	wire [0:0] tmpINTERRUPT_0__Tx_1_net;
	electrical [0:0] tmpSIOVREF__Tx_1_net;

	cy_psoc3_pins_v1_10
		#(.id("ed092b9b-d398-4703-be89-cebf998501f6"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b1),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Tx_1
		 (.oe(tmpOE__Tx_1_net),
		  .y({Net_11408}),
		  .fb({tmpFB_0__Tx_1_net[0:0]}),
		  .io({tmpIO_0__Tx_1_net[0:0]}),
		  .siovref(tmpSIOVREF__Tx_1_net),
		  .interrupt({tmpINTERRUPT_0__Tx_1_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Tx_1_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};


	cy_isr_v1_0
		#(.int_type(2'b10))
		isr_rx
		 (.int_signal(Net_11415));


	wire [0:0] tmpOE__CH32kHZ_IN_net;
	wire [0:0] tmpIO_0__CH32kHZ_IN_net;
	wire [0:0] tmpINTERRUPT_0__CH32kHZ_IN_net;
	electrical [0:0] tmpSIOVREF__CH32kHZ_IN_net;

	cy_psoc3_pins_v1_10
		#(.id("75c1712f-a25c-4049-8187-966f97c47af7"),
		  .drive_mode(3'b001),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b0),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b0),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("I"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b00),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		CH32kHZ_IN
		 (.oe(tmpOE__CH32kHZ_IN_net),
		  .y({1'b0}),
		  .fb({Net_11431}),
		  .io({tmpIO_0__CH32kHZ_IN_net[0:0]}),
		  .siovref(tmpSIOVREF__CH32kHZ_IN_net),
		  .interrupt({tmpINTERRUPT_0__CH32kHZ_IN_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__CH32kHZ_IN_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__CH32kHZ_OUT_net;
	wire [0:0] tmpIO_0__CH32kHZ_OUT_net;
	wire [0:0] tmpINTERRUPT_0__CH32kHZ_OUT_net;
	electrical [0:0] tmpSIOVREF__CH32kHZ_OUT_net;

	cy_psoc3_pins_v1_10
		#(.id("c54ccfbc-4a73-4566-8ad2-91c0a891e513"),
		  .drive_mode(3'b001),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b0),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b0),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("I"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b00),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		CH32kHZ_OUT
		 (.oe(tmpOE__CH32kHZ_OUT_net),
		  .y({1'b0}),
		  .fb({Net_11430}),
		  .io({tmpIO_0__CH32kHZ_OUT_net[0:0]}),
		  .siovref(tmpSIOVREF__CH32kHZ_OUT_net),
		  .interrupt({tmpINTERRUPT_0__CH32kHZ_OUT_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__CH32kHZ_OUT_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

    // -- DFF Start --
    reg  cydff_2;
    always @(posedge Net_11446 or posedge StartOfFrame)
    begin
        if (Net_11446)
        begin
            cydff_2 <= 0;
        end
        else
        begin
            cydff_2 <= Net_11442;
        end
    end
    assign Net_10457 = cydff_2;
    // -- DFF End --


    assign Net_11446 = ~Net_11447;

    assign Net_11442 = 1'h1;

    // -- LUT Sigma start --
    if (1)
    begin : Sigma
        reg [2:0] tmp__Sigma_reg;
        wire [2:0] tmp__Sigma_ins;
        assign tmp__Sigma_ins = {Net_686,Net_698,Net_11393};
        always @(posedge Net_12290)
        begin
            case (tmp__Sigma_ins)
                3'b000 :  tmp__Sigma_reg = 3'b000;
                3'b001 :  tmp__Sigma_reg = 3'b011;
                3'b010 :  tmp__Sigma_reg = 3'b010;
                3'b011 :  tmp__Sigma_reg = 3'b101;
                3'b100 :  tmp__Sigma_reg = 3'b010;
                3'b101 :  tmp__Sigma_reg = 3'b101;
                3'b110 :  tmp__Sigma_reg = 3'b100;
                3'b111 :  tmp__Sigma_reg = 3'b111;
            endcase
        end
        assign {Net_686,Net_12420,Net_10925} = tmp__Sigma_reg;
    end
    // -- LUT Sigma end --

    CyControlReg_v1_80 ControlReg_Regim (
        .control_1(Net_11569),
        .control_2(Net_11566),
        .control_3(Net_11563),
        .control_0(Net_11545),
        .control_4(Net_11526),
        .control_5(Net_11527),
        .control_6(Net_11528),
        .control_7(Net_11529),
        .clock(1'b0),
        .reset(1'b0));
    defparam ControlReg_Regim.Bit0Mode = 0;
    defparam ControlReg_Regim.Bit1Mode = 0;
    defparam ControlReg_Regim.Bit2Mode = 0;
    defparam ControlReg_Regim.Bit3Mode = 0;
    defparam ControlReg_Regim.Bit4Mode = 0;
    defparam ControlReg_Regim.Bit5Mode = 0;
    defparam ControlReg_Regim.Bit6Mode = 0;
    defparam ControlReg_Regim.Bit7Mode = 0;
    defparam ControlReg_Regim.BitValue = 0;
    defparam ControlReg_Regim.BusDisplay = 0;
    defparam ControlReg_Regim.ExtrReset = 0;
    defparam ControlReg_Regim.NumOutputs = 4;

    // -- Mux start --
    if (1)
    begin : mux_4
        reg  tmp__mux_4_reg;
        always @(Net_11564 or My_wire or Net_11566)
        begin
            case (Net_11566)
                1'b0 :  tmp__mux_4_reg = Net_11564;
                1'b1 :  tmp__mux_4_reg = My_wire[1];
            endcase
        end
        assign Net_11565 = tmp__mux_4_reg;
    end
    // -- Mux end --

    // -- Mux start --
    if (1)
    begin : mux_7
        reg  tmp__mux_7_reg;
        always @(Net_11567 or My_wire or Net_11569)
        begin
            case (Net_11569)
                1'b0 :  tmp__mux_7_reg = Net_11567;
                1'b1 :  tmp__mux_7_reg = My_wire[1];
            endcase
        end
        assign Net_11568 = tmp__mux_7_reg;
    end
    // -- Mux end --

    // -- Mux start --
    if (1)
    begin : mux_6
        reg  tmp__mux_6_reg;
        always @(Net_11516 or My_wire or Net_11545)
        begin
            case (Net_11545)
                1'b0 :  tmp__mux_6_reg = Net_11516;
                1'b1 :  tmp__mux_6_reg = My_wire[0];
            endcase
        end
        assign Net_11518 = tmp__mux_6_reg;
    end
    // -- Mux end --

    // -- Mux start --
    if (1)
    begin : mux_5
        reg  tmp__mux_5_reg;
        always @(Net_11513 or My_wire or Net_11569)
        begin
            case (Net_11569)
                1'b0 :  tmp__mux_5_reg = Net_11513;
                1'b1 :  tmp__mux_5_reg = My_wire[0];
            endcase
        end
        assign Net_11515 = tmp__mux_5_reg;
    end
    // -- Mux end --

    // -- Mux start --
    if (1)
    begin : mux_3
        reg  tmp__mux_3_reg;
        always @(Net_11561 or My_wire or Net_11563)
        begin
            case (Net_11563)
                1'b0 :  tmp__mux_3_reg = Net_11561;
                1'b1 :  tmp__mux_3_reg = My_wire[1];
            endcase
        end
        assign Net_11562 = tmp__mux_3_reg;
    end
    // -- Mux end --

    // -- Mux start --
    if (1)
    begin : mux_8
        reg  tmp__mux_8_reg;
        always @(Net_11570 or My_wire or Net_11545)
        begin
            case (Net_11545)
                1'b0 :  tmp__mux_8_reg = Net_11570;
                1'b1 :  tmp__mux_8_reg = My_wire[1];
            endcase
        end
        assign Net_11571 = tmp__mux_8_reg;
    end
    // -- Mux end --

    // -- Mux start --
    if (1)
    begin : mux_2
        reg  tmp__mux_2_reg;
        always @(Net_11502 or My_wire or Net_11566)
        begin
            case (Net_11566)
                1'b0 :  tmp__mux_2_reg = Net_11502;
                1'b1 :  tmp__mux_2_reg = My_wire[0];
            endcase
        end
        assign Net_11504 = tmp__mux_2_reg;
    end
    // -- Mux end --

    // -- Mux start --
    if (1)
    begin : mux_1
        reg  tmp__mux_1_reg;
        always @(Net_11499 or My_wire or Net_11563)
        begin
            case (Net_11563)
                1'b0 :  tmp__mux_1_reg = Net_11499;
                1'b1 :  tmp__mux_1_reg = My_wire[0];
            endcase
        end
        assign Net_11501 = tmp__mux_1_reg;
    end
    // -- Mux end --

    assign Net_11516 = 1'h0;

    assign Net_11513 = 1'h0;

    assign Net_11502 = 1'h0;

    assign Net_11499 = 1'h0;

    assign Net_11570 = 1'h0;

    assign Net_11567 = 1'h0;

    assign Net_11564 = 1'h0;

    assign Net_11561 = 1'h0;

	wire [0:0] tmpOE__DOut_CH2_P_net;
	wire [0:0] tmpFB_0__DOut_CH2_P_net;
	wire [0:0] tmpIO_0__DOut_CH2_P_net;
	wire [0:0] tmpINTERRUPT_0__DOut_CH2_P_net;
	electrical [0:0] tmpSIOVREF__DOut_CH2_P_net;

	cy_psoc3_pins_v1_10
		#(.id("f1caa117-538b-4f0f-80c7-20d6a40f5cbd"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		DOut_CH2_P
		 (.oe(tmpOE__DOut_CH2_P_net),
		  .y({Net_11568}),
		  .fb({tmpFB_0__DOut_CH2_P_net[0:0]}),
		  .io({tmpIO_0__DOut_CH2_P_net[0:0]}),
		  .siovref(tmpSIOVREF__DOut_CH2_P_net),
		  .interrupt({tmpINTERRUPT_0__DOut_CH2_P_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__DOut_CH2_P_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__DOut_CH2_N_net;
	wire [0:0] tmpFB_0__DOut_CH2_N_net;
	wire [0:0] tmpIO_0__DOut_CH2_N_net;
	wire [0:0] tmpINTERRUPT_0__DOut_CH2_N_net;
	electrical [0:0] tmpSIOVREF__DOut_CH2_N_net;

	cy_psoc3_pins_v1_10
		#(.id("af7e583d-4921-470c-9688-eba5b0b34ce3"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		DOut_CH2_N
		 (.oe(tmpOE__DOut_CH2_N_net),
		  .y({Net_11515}),
		  .fb({tmpFB_0__DOut_CH2_N_net[0:0]}),
		  .io({tmpIO_0__DOut_CH2_N_net[0:0]}),
		  .siovref(tmpSIOVREF__DOut_CH2_N_net),
		  .interrupt({tmpINTERRUPT_0__DOut_CH2_N_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__DOut_CH2_N_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__DOut_CH3_N_net;
	wire [0:0] tmpFB_0__DOut_CH3_N_net;
	wire [0:0] tmpIO_0__DOut_CH3_N_net;
	wire [0:0] tmpINTERRUPT_0__DOut_CH3_N_net;
	electrical [0:0] tmpSIOVREF__DOut_CH3_N_net;

	cy_psoc3_pins_v1_10
		#(.id("760a296f-33ed-4bad-be78-bfb5e5d6ceb0"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		DOut_CH3_N
		 (.oe(tmpOE__DOut_CH3_N_net),
		  .y({Net_11504}),
		  .fb({tmpFB_0__DOut_CH3_N_net[0:0]}),
		  .io({tmpIO_0__DOut_CH3_N_net[0:0]}),
		  .siovref(tmpSIOVREF__DOut_CH3_N_net),
		  .interrupt({tmpINTERRUPT_0__DOut_CH3_N_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__DOut_CH3_N_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__DOut_CH3_P_net;
	wire [0:0] tmpFB_0__DOut_CH3_P_net;
	wire [0:0] tmpIO_0__DOut_CH3_P_net;
	wire [0:0] tmpINTERRUPT_0__DOut_CH3_P_net;
	electrical [0:0] tmpSIOVREF__DOut_CH3_P_net;

	cy_psoc3_pins_v1_10
		#(.id("e585b0dc-cc36-498a-b2bd-04b81ad0e251"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		DOut_CH3_P
		 (.oe(tmpOE__DOut_CH3_P_net),
		  .y({Net_11565}),
		  .fb({tmpFB_0__DOut_CH3_P_net[0:0]}),
		  .io({tmpIO_0__DOut_CH3_P_net[0:0]}),
		  .siovref(tmpSIOVREF__DOut_CH3_P_net),
		  .interrupt({tmpINTERRUPT_0__DOut_CH3_P_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__DOut_CH3_P_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__DOut_CH4_P_net;
	wire [0:0] tmpFB_0__DOut_CH4_P_net;
	wire [0:0] tmpIO_0__DOut_CH4_P_net;
	wire [0:0] tmpINTERRUPT_0__DOut_CH4_P_net;
	electrical [0:0] tmpSIOVREF__DOut_CH4_P_net;

	cy_psoc3_pins_v1_10
		#(.id("6ecfc535-e998-4204-90ed-11d0f1041125"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		DOut_CH4_P
		 (.oe(tmpOE__DOut_CH4_P_net),
		  .y({Net_11562}),
		  .fb({tmpFB_0__DOut_CH4_P_net[0:0]}),
		  .io({tmpIO_0__DOut_CH4_P_net[0:0]}),
		  .siovref(tmpSIOVREF__DOut_CH4_P_net),
		  .interrupt({tmpINTERRUPT_0__DOut_CH4_P_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__DOut_CH4_P_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__DOut_CH4_N_net;
	wire [0:0] tmpFB_0__DOut_CH4_N_net;
	wire [0:0] tmpIO_0__DOut_CH4_N_net;
	wire [0:0] tmpINTERRUPT_0__DOut_CH4_N_net;
	electrical [0:0] tmpSIOVREF__DOut_CH4_N_net;

	cy_psoc3_pins_v1_10
		#(.id("0c1b4854-bfc6-4a30-a035-04aa4ae9d252"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		DOut_CH4_N
		 (.oe(tmpOE__DOut_CH4_N_net),
		  .y({Net_11501}),
		  .fb({tmpFB_0__DOut_CH4_N_net[0:0]}),
		  .io({tmpIO_0__DOut_CH4_N_net[0:0]}),
		  .siovref(tmpSIOVREF__DOut_CH4_N_net),
		  .interrupt({tmpINTERRUPT_0__DOut_CH4_N_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__DOut_CH4_N_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__Out_TikTak_3_net;
	wire [0:0] tmpFB_0__Out_TikTak_3_net;
	wire [0:0] tmpIO_0__Out_TikTak_3_net;
	wire [0:0] tmpINTERRUPT_0__Out_TikTak_3_net;
	electrical [0:0] tmpSIOVREF__Out_TikTak_3_net;

	cy_psoc3_pins_v1_10
		#(.id("40f324c0-b998-4b52-8205-6fa05e4e7a47"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Out_TikTak_3
		 (.oe(tmpOE__Out_TikTak_3_net),
		  .y({HI[9]}),
		  .fb({tmpFB_0__Out_TikTak_3_net[0:0]}),
		  .io({tmpIO_0__Out_TikTak_3_net[0:0]}),
		  .siovref(tmpSIOVREF__Out_TikTak_3_net),
		  .interrupt({tmpINTERRUPT_0__Out_TikTak_3_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Out_TikTak_3_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

    assign Net_12187 = 1'h1;


    assign StartOfFrame = Net_12187 ^ Net_12186;

    ShiftReg_v2_30_5 Period (
        .shift_in(Net_10925),
        .load(Net_10916),
        .store(1'b0),
        .clock(Net_12515),
        .reset(1'b0),
        .shift_out(Net_11393),
        .interrupt(Net_12205));
    defparam Period.Direction = 1;
    defparam Period.FifoSize = 4;
    defparam Period.Length = 32;


	cy_isr_v1_0
		#(.int_type(2'b10))
		isr_comp
		 (.int_signal(StartOfFrame));


    CyControlReg_v1_80 Control_Capture (
        .control_1(Net_11895),
        .control_2(Net_11896),
        .control_3(Net_11897),
        .control_0(Net_12432),
        .control_4(Net_11899),
        .control_5(Net_11900),
        .control_6(Net_11901),
        .control_7(Net_11902),
        .clock(1'b0),
        .reset(1'b0));
    defparam Control_Capture.Bit0Mode = 0;
    defparam Control_Capture.Bit1Mode = 0;
    defparam Control_Capture.Bit2Mode = 0;
    defparam Control_Capture.Bit3Mode = 0;
    defparam Control_Capture.Bit4Mode = 0;
    defparam Control_Capture.Bit5Mode = 0;
    defparam Control_Capture.Bit6Mode = 0;
    defparam Control_Capture.Bit7Mode = 0;
    defparam Control_Capture.BitValue = 1;
    defparam Control_Capture.BusDisplay = 0;
    defparam Control_Capture.ExtrReset = 0;
    defparam Control_Capture.NumOutputs = 1;

    // -- DFF Start --
    reg  cydff_14;
    always @(posedge Net_12432 or posedge Net_11906)
    begin
        if (Net_12432)
        begin
            cydff_14 <= 0;
        end
        else
        begin
            cydff_14 <= Net_11905;
        end
    end
    assign Net_11873 = cydff_14;
    // -- DFF End --

    assign Net_11905 = 1'h1;

	wire [0:0] tmpOE__PPS_net;
	wire [0:0] tmpFB_0__PPS_net;
	wire [0:0] tmpINTERRUPT_0__PPS_net;
	electrical [0:0] tmpSIOVREF__PPS_net;

	cy_psoc3_pins_v1_10
		#(.id("c60b2da1-4c7b-4418-868d-04e2d0efb712"),
		  .drive_mode(3'b010),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b1),
		  .input_clk_en(0),
		  .input_sync(1'b0),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b0),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("B"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b00),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		PPS
		 (.oe(tmpOE__PPS_net),
		  .y({1'b0}),
		  .fb({tmpFB_0__PPS_net[0:0]}),
		  .io({Net_11907}),
		  .siovref(tmpSIOVREF__PPS_net),
		  .interrupt({tmpINTERRUPT_0__PPS_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__PPS_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__Out_TikTak_net;
	wire [0:0] tmpFB_0__Out_TikTak_net;
	wire [0:0] tmpIO_0__Out_TikTak_net;
	wire [0:0] tmpINTERRUPT_0__Out_TikTak_net;
	electrical [0:0] tmpSIOVREF__Out_TikTak_net;

	cy_psoc3_pins_v1_10
		#(.id("b545a523-b053-4d33-88c9-fd9e375ae576"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Out_TikTak
		 (.oe(tmpOE__Out_TikTak_net),
		  .y({StartOfFrame}),
		  .fb({tmpFB_0__Out_TikTak_net[0:0]}),
		  .io({tmpIO_0__Out_TikTak_net[0:0]}),
		  .siovref(tmpSIOVREF__Out_TikTak_net),
		  .interrupt({tmpINTERRUPT_0__Out_TikTak_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Out_TikTak_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};


	cy_isr_v1_0
		#(.int_type(2'b10))
		isr_tc
		 (.int_signal(Net_12170));



    assign Net_11906 = ~Net_11907;

    BasicCounter_v1_0 BasicCounter (
        .en(Net_11921),
        .cnt(HI[19:0]),
        .reset(Net_12170),
        .clock(Clock_ticktack));
    defparam BasicCounter.Width = 20;

    // -- Mux start --
    if (1)
    begin : mux_10
        reg  tmp__mux_10_reg;
        always @(HI or HI or HI or HI or Net_11923)
        begin
            case (Net_11923[1:0])
                2'b00 :  tmp__mux_10_reg = HI[9];
                2'b01 :  tmp__mux_10_reg = HI[8];
                2'b10 :  tmp__mux_10_reg = HI[7];
                2'b11 :  tmp__mux_10_reg = HI[6];
            endcase
        end
        assign Net_12186 = tmp__mux_10_reg;
    end
    // -- Mux end --

    assign Net_12170 = (Net_11924[19:0] == HI[19:0]);

    assign Net_11924[19:0] = 20'h18FFF;

    assign Net_11921 = 1'h1;

    CyControlReg_v1_80 Control_FREQ (
        .control_1(Net_11925),
        .control_2(Net_11926),
        .control_3(Net_11927),
        .control_0(Net_11928),
        .control_4(Net_11929),
        .control_5(Net_11930),
        .control_6(Net_11931),
        .control_7(Net_11932),
        .clock(1'b0),
        .reset(1'b0),
        .control_bus(Net_11923[1:0]));
    defparam Control_FREQ.Bit0Mode = 0;
    defparam Control_FREQ.Bit1Mode = 0;
    defparam Control_FREQ.Bit2Mode = 0;
    defparam Control_FREQ.Bit3Mode = 0;
    defparam Control_FREQ.Bit4Mode = 0;
    defparam Control_FREQ.Bit5Mode = 0;
    defparam Control_FREQ.Bit6Mode = 0;
    defparam Control_FREQ.Bit7Mode = 0;
    defparam Control_FREQ.BitValue = 1;
    defparam Control_FREQ.BusDisplay = 1;
    defparam Control_FREQ.ExtrReset = 0;
    defparam Control_FREQ.NumOutputs = 2;

    CyStatusReg_v1_90 CAPT_LOW (
        .status_0(1'b0),
        .status_1(1'b0),
        .status_2(1'b0),
        .status_3(1'b0),
        .clock(Net_11939),
        .status_4(1'b0),
        .status_5(1'b0),
        .status_6(1'b0),
        .status_7(1'b0),
        .intr(Net_11944),
        .status_bus(HI[6:0]));
    defparam CAPT_LOW.Bit0Mode = 1;
    defparam CAPT_LOW.Bit1Mode = 1;
    defparam CAPT_LOW.Bit2Mode = 1;
    defparam CAPT_LOW.Bit3Mode = 1;
    defparam CAPT_LOW.Bit4Mode = 1;
    defparam CAPT_LOW.Bit5Mode = 1;
    defparam CAPT_LOW.Bit6Mode = 1;
    defparam CAPT_LOW.Bit7Mode = 0;
    defparam CAPT_LOW.BusDisplay = 1;
    defparam CAPT_LOW.Interrupt = 0;
    defparam CAPT_LOW.MaskValue = 0;
    defparam CAPT_LOW.NumInputs = 7;

    CyStatusReg_v1_90 CAPT_MID (
        .status_0(1'b0),
        .status_1(1'b0),
        .status_2(1'b0),
        .status_3(1'b0),
        .clock(Net_11939),
        .status_4(1'b0),
        .status_5(1'b0),
        .status_6(1'b0),
        .status_7(1'b0),
        .intr(Net_11953),
        .status_bus(HI[13:7]));
    defparam CAPT_MID.Bit0Mode = 1;
    defparam CAPT_MID.Bit1Mode = 1;
    defparam CAPT_MID.Bit2Mode = 1;
    defparam CAPT_MID.Bit3Mode = 1;
    defparam CAPT_MID.Bit4Mode = 1;
    defparam CAPT_MID.Bit5Mode = 1;
    defparam CAPT_MID.Bit6Mode = 1;
    defparam CAPT_MID.Bit7Mode = 0;
    defparam CAPT_MID.BusDisplay = 1;
    defparam CAPT_MID.Interrupt = 0;
    defparam CAPT_MID.MaskValue = 0;
    defparam CAPT_MID.NumInputs = 7;

    CyStatusReg_v1_90 CAPT_HIGH (
        .status_0(1'b0),
        .status_1(1'b0),
        .status_2(1'b0),
        .status_3(1'b0),
        .clock(Net_11939),
        .status_4(1'b0),
        .status_5(1'b0),
        .status_6(1'b0),
        .status_7(1'b0),
        .intr(Net_11962),
        .status_bus(HI[19:14]));
    defparam CAPT_HIGH.Bit0Mode = 1;
    defparam CAPT_HIGH.Bit1Mode = 1;
    defparam CAPT_HIGH.Bit2Mode = 1;
    defparam CAPT_HIGH.Bit3Mode = 1;
    defparam CAPT_HIGH.Bit4Mode = 1;
    defparam CAPT_HIGH.Bit5Mode = 1;
    defparam CAPT_HIGH.Bit6Mode = 1;
    defparam CAPT_HIGH.Bit7Mode = 0;
    defparam CAPT_HIGH.BusDisplay = 1;
    defparam CAPT_HIGH.Interrupt = 0;
    defparam CAPT_HIGH.MaskValue = 0;
    defparam CAPT_HIGH.NumInputs = 6;

    Counter_v3_0_6 Counter_1 (
        .reset(1'b0),
        .tc(Net_12434),
        .comp(Net_12435),
        .clock(Clock_ticktack),
        .interrupt(Net_11939),
        .enable(1'b0),
        .capture(Net_11873),
        .upCnt(1'b0),
        .downCnt(1'b0),
        .up_ndown(1'b1),
        .count(Net_12170));
    defparam Counter_1.CaptureMode = 1;
    defparam Counter_1.ClockMode = 0;
    defparam Counter_1.CompareMode = 1;
    defparam Counter_1.CompareStatusEdgeSense = 1;
    defparam Counter_1.EnableMode = 0;
    defparam Counter_1.ReloadOnCapture = 0;
    defparam Counter_1.ReloadOnCompare = 0;
    defparam Counter_1.ReloadOnOverUnder = 1;
    defparam Counter_1.ReloadOnReset = 1;
    defparam Counter_1.Resolution = 32;
    defparam Counter_1.RunMode = 0;
    defparam Counter_1.UseInterrupt = 1;

	wire [0:0] tmpOE__Clock_tiktak_1_net;
	wire [0:0] tmpFB_0__Clock_tiktak_1_net;
	wire [0:0] tmpIO_0__Clock_tiktak_1_net;
	wire [0:0] tmpINTERRUPT_0__Clock_tiktak_1_net;
	electrical [0:0] tmpSIOVREF__Clock_tiktak_1_net;

	cy_psoc3_pins_v1_10
		#(.id("e98c02ef-9872-493b-99a0-01704d5c3513"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Clock_tiktak_1
		 (.oe(tmpOE__Clock_tiktak_1_net),
		  .y({Net_11403}),
		  .fb({tmpFB_0__Clock_tiktak_1_net[0:0]}),
		  .io({tmpIO_0__Clock_tiktak_1_net[0:0]}),
		  .siovref(tmpSIOVREF__Clock_tiktak_1_net),
		  .interrupt({tmpINTERRUPT_0__Clock_tiktak_1_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Clock_tiktak_1_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__Clock_tiktak_2_net;
	wire [0:0] tmpFB_0__Clock_tiktak_2_net;
	wire [0:0] tmpIO_0__Clock_tiktak_2_net;
	wire [0:0] tmpINTERRUPT_0__Clock_tiktak_2_net;
	electrical [0:0] tmpSIOVREF__Clock_tiktak_2_net;

	cy_psoc3_pins_v1_10
		#(.id("abab926c-71fd-4cab-82a9-b40699e10c1c"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Clock_tiktak_2
		 (.oe(tmpOE__Clock_tiktak_2_net),
		  .y({Net_860}),
		  .fb({tmpFB_0__Clock_tiktak_2_net[0:0]}),
		  .io({tmpIO_0__Clock_tiktak_2_net[0:0]}),
		  .siovref(tmpSIOVREF__Clock_tiktak_2_net),
		  .interrupt({tmpINTERRUPT_0__Clock_tiktak_2_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Clock_tiktak_2_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__Clock_tiktak_3_net;
	wire [0:0] tmpFB_0__Clock_tiktak_3_net;
	wire [0:0] tmpIO_0__Clock_tiktak_3_net;
	wire [0:0] tmpINTERRUPT_0__Clock_tiktak_3_net;
	electrical [0:0] tmpSIOVREF__Clock_tiktak_3_net;

	cy_psoc3_pins_v1_10
		#(.id("4d2b68ad-9ac5-4275-ada5-63550fff7286"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Clock_tiktak_3
		 (.oe(tmpOE__Clock_tiktak_3_net),
		  .y({Net_686}),
		  .fb({tmpFB_0__Clock_tiktak_3_net[0:0]}),
		  .io({tmpIO_0__Clock_tiktak_3_net[0:0]}),
		  .siovref(tmpSIOVREF__Clock_tiktak_3_net),
		  .interrupt({tmpINTERRUPT_0__Clock_tiktak_3_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Clock_tiktak_3_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__Clock_tiktak_4_net;
	wire [0:0] tmpFB_0__Clock_tiktak_4_net;
	wire [0:0] tmpIO_0__Clock_tiktak_4_net;
	wire [0:0] tmpINTERRUPT_0__Clock_tiktak_4_net;
	electrical [0:0] tmpSIOVREF__Clock_tiktak_4_net;

	cy_psoc3_pins_v1_10
		#(.id("4ffd591a-922a-484b-9733-bdf82c02c887"),
		  .drive_mode(3'b110),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b0),
		  .input_clk_en(0),
		  .input_sync(1'b1),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b1),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("O"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Clock_tiktak_4
		 (.oe(tmpOE__Clock_tiktak_4_net),
		  .y({Net_10925}),
		  .fb({tmpFB_0__Clock_tiktak_4_net[0:0]}),
		  .io({tmpIO_0__Clock_tiktak_4_net[0:0]}),
		  .siovref(tmpSIOVREF__Clock_tiktak_4_net),
		  .interrupt({tmpINTERRUPT_0__Clock_tiktak_4_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Clock_tiktak_4_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};


    assign Net_12515 = ~Net_12290;


    assign Net_11403 = ~Net_12456;



endmodule

