Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,8
design__inferred_latch__count,0
design__instance__count,1659
design__instance__area,14546.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,6
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,9
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0005746860988438129
power__switching__total,0.00038288894575089216
power__leakage__total,1.5073180037461498E-8
power__total,0.0009575901203788817
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.27827577141351045
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.27822414604140533
timing__hold__ws__corner:nom_tt_025C_1v80,0.36504589273535537
timing__setup__ws__corner:nom_tt_025C_1v80,12.502491840138093
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.365046
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,13.936664
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,136
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,9
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.28975569985741406
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2897066279983378
timing__hold__ws__corner:nom_ss_100C_1v60,0.9409425727132263
timing__setup__ws__corner:nom_ss_100C_1v60,7.008232414982727
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.940943
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,7.008233
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,9
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2717497692678934
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2716971724506142
timing__hold__ws__corner:nom_ff_n40C_1v95,0.14334400738786832
timing__setup__ws__corner:nom_ff_n40C_1v95,13.610423395774868
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.143344
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,173
design__max_fanout_violation__count,9
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.26926889258247766
clock__skew__worst_setup,0.2692395549382222
timing__hold__ws,0.13687268372776043
timing__setup__ws,6.753967354335127
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.136873
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.753967
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1659
design__instance__area__stdcell,14546.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.88196
design__instance__utilization__stdcell,0.88196
design__instance__count__class:inverter,11
design__instance__count__class:sequential_cell,154
design__instance__count__class:multi_input_combinational_cell,980
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,543
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,52235.5
design__violations,0
design__instance__count__class:timing_repair_buffer,246
design__instance__count__class:clock_buffer,18
design__instance__count__class:clock_inverter,14
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,129
antenna__violating__nets,6
antenna__violating__pins,6
route__antenna_violation__count,6
antenna_diodes_count,11
design__instance__count__class:antenna_cell,11
route__net,1427
route__net__special,2
route__drc_errors__iter:1,3509
route__wirelength__iter:1,67634
route__drc_errors__iter:2,2645
route__wirelength__iter:2,66582
route__drc_errors__iter:3,2341
route__wirelength__iter:3,65935
route__drc_errors__iter:4,1587
route__wirelength__iter:4,65996
route__drc_errors__iter:5,1254
route__wirelength__iter:5,66112
route__drc_errors__iter:6,1098
route__wirelength__iter:6,66111
route__drc_errors__iter:7,1004
route__wirelength__iter:7,66090
route__drc_errors__iter:8,762
route__wirelength__iter:8,66031
route__drc_errors__iter:9,588
route__wirelength__iter:9,65906
route__drc_errors__iter:10,574
route__wirelength__iter:10,65877
route__drc_errors__iter:11,213
route__wirelength__iter:11,66070
route__drc_errors__iter:12,174
route__wirelength__iter:12,66068
route__drc_errors__iter:13,132
route__wirelength__iter:13,66078
route__drc_errors__iter:14,90
route__wirelength__iter:14,66123
route__drc_errors__iter:15,63
route__wirelength__iter:15,66138
route__drc_errors__iter:16,62
route__wirelength__iter:16,66147
route__drc_errors__iter:17,62
route__wirelength__iter:17,66148
route__drc_errors__iter:18,62
route__wirelength__iter:18,66148
route__drc_errors__iter:19,29
route__wirelength__iter:19,66132
route__drc_errors__iter:20,13
route__wirelength__iter:20,66298
route__drc_errors__iter:21,0
route__wirelength__iter:21,66294
route__drc_errors,0
route__wirelength,66294
route__vias,14524
route__vias__singlecut,14524
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,443.71
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,6
design__max_fanout_violation__count__corner:min_tt_025C_1v80,9
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2749650862604457
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.27493638699444745
timing__hold__ws__corner:min_tt_025C_1v80,0.35836806758682693
timing__setup__ws__corner:min_tt_025C_1v80,12.67766194573918
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.358368
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,14.162408
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,117
design__max_fanout_violation__count__corner:min_ss_100C_1v60,9
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2850993688492949
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.28507227940672786
timing__hold__ws__corner:min_ss_100C_1v60,0.928751324357328
timing__setup__ws__corner:min_ss_100C_1v60,7.2476622310665055
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.928751
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,7.247662
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,9
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.26926889258247766
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2692395549382222
timing__hold__ws__corner:min_ff_n40C_1v95,0.13687268372776043
timing__setup__ws__corner:min_ff_n40C_1v95,13.716874246921824
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.136873
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,15
design__max_fanout_violation__count__corner:max_tt_025C_1v80,9
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.28347339167259433
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.28294653532135794
timing__hold__ws__corner:max_tt_025C_1v80,0.3717885549103556
timing__setup__ws__corner:max_tt_025C_1v80,12.324516867008267
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.371789
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,13.701932
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,173
design__max_fanout_violation__count__corner:max_ss_100C_1v60,9
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2955017147950212
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.29548705985068163
timing__hold__ws__corner:max_ss_100C_1v60,0.9548828664715857
timing__setup__ws__corner:max_ss_100C_1v60,6.753967354335127
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.954883
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,6.753967
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,9
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2766770502128353
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2761387585641219
timing__hold__ws__corner:max_ff_n40C_1v95,0.15082030495828946
timing__setup__ws__corner:max_ff_n40C_1v95,13.49906624689873
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.150820
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000744733
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000737153
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000156156
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000737153
design_powergrid__voltage__worst,0.0000737153
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.0000744733
design_powergrid__drop__worst__net:VPWR,0.0000744733
design_powergrid__voltage__worst__net:VGND,0.0000737153
design_powergrid__drop__worst__net:VGND,0.0000737153
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000155999999999999997175870181109758050297386944293975830078125
ir__drop__worst,0.00007449999999999999482878931811313805155805312097072601318359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
