

================================================================
== Vitis HLS Report for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_36_2'
================================================================
* Date:           Fri Jul 12 14:16:28 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        teste_hls
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.500 ns|     0.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_2  |        ?|        ?|        77|          4|          4|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    190|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    293|    -|
|Register         |        -|    -|     219|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     219|    515|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln38_1_fu_183_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln38_fu_165_p2         |         +|   0|  0|  41|          34|          34|
    |p_2_fu_155_p2              |         +|   0|  0|  20|          15|           1|
    |ap_block_pp0_stage1_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln36_fu_149_p2        |      icmp|   0|  0|  38|          31|          31|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 190|         154|         141|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  25|          5|    1|          5|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter19           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter17_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter18_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg   |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_1               |   9|          2|   15|         30|
    |gmem_blk_n_AR                      |   9|          2|    1|          2|
    |gmem_blk_n_R                       |   9|          2|    1|          2|
    |out_stream_TDATA                   |  25|          5|    8|         40|
    |out_stream_TDATA_blk_n             |   9|          2|    1|          2|
    |p_fu_88                            |   9|          2|   15|         30|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 293|         64|   64|        155|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |gmem_addr_reg_259                  |  64|   0|   64|          0|
    |icmp_ln36_reg_255                  |   1|   0|    1|          0|
    |p_fu_88                            |  15|   0|   15|          0|
    |pixel_data_1_reg_270               |   8|   0|    8|          0|
    |pixel_data_2_reg_275               |   8|   0|    8|          0|
    |pixel_data_3_reg_280               |   8|   0|    8|          0|
    |pixel_data_reg_265                 |   8|   0|    8|          0|
    |icmp_ln36_reg_255                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 219|  32|  156|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  finn_feeder_chiplet_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  finn_feeder_chiplet_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  finn_feeder_chiplet_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  finn_feeder_chiplet_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  finn_feeder_chiplet_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  finn_feeder_chiplet_Pipeline_VITIS_LOOP_36_2|  return value|
|out_stream_TREADY    |   in|    1|        axis|                           out_stream_V_data_V|       pointer|
|out_stream_TDATA     |  out|    8|        axis|                           out_stream_V_data_V|       pointer|
|out_stream_TVALID    |  out|    1|        axis|                           out_stream_V_data_V|       pointer|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                          gmem|       pointer|
|zext_ln27            |   in|   30|     ap_none|                                     zext_ln27|        scalar|
|conv3_i_i_i42        |   in|   32|     ap_none|                                 conv3_i_i_i42|        scalar|
|ext_mem              |   in|   64|     ap_none|                                       ext_mem|        scalar|
+---------------------+-----+-----+------------+----------------------------------------------+--------------+

