# Swervolf-RV_fpga-SoC-integration
the risc v based swervolf SoC has been updated to add simple apb memory slave. The core communicate through axi with the wishbone peripherals. to accomodate apb slave an apb to wishbone bridge has been integrated
