{\rtf1\ansi\ansicpg1252\uc1 \deff0\deflang1033\deflangfe1033
{\fonttbl {\f0\froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\f1\fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}
{\f2\fmodern\fcharset0\fprq1{\*\panose 02070309020205020404}Courier New;}
{\f3\froman\fcharset2\fprq2{\*\panose 05050102010706020507}Symbol;}
}
{\colortbl;\red0\green0\blue0;\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;\red128\green0\blue128;\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;\red0\green128\blue0;\red96\green64\blue32;\rede0\green128\blue0;\red128\green0\blue0;\red128\green96\blue32;\red0\green32\blue128;\red0\green128\blue128;\red255\green0\blue255;\red0\green0\blue0;\red112\green0\blue112;\red255\green0\blue0;}
{\stylesheet
{\widctlpar\adjustright \fs20\cgrid \snext0 Normal;}
{\paperw11900\paperh16840\margl1800\margr1800\margt1440\margb1440\gutter0\ltrsect}
{\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid \sbasedon0 \snext0 heading 1;}
{\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid \sbasedon0 \snext0 heading 2;}
{\s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid \sbasedon0 \snext0 heading 3;}
{\s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid \sbasedon0 \snext0 heading 4;}{\*\cs10 \additive Default Paragraph Font;}
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid \sbasedon0 \snext0 heading 5;}{\*\cs10 \additive Default Paragraph Font;}
{\s15\qc\sb240\sa60\widctlpar\outlinelevel0\adjustright \b\f1\fs32\kerning28\cgrid \sbasedon0 \snext15 Title;}
{\s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid \sbasedon0 \snext16 Subtitle;}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid \sbasedon0 \snext17 BodyText;}
{\s18\widctlpar\fs22\cgrid \sbasedon0 \snext18 DenseText;}
{\s28\widctlpar\tqc\tx4320\tqr\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext28 header;}
{\s29\widctlpar\tqc\tx4320\tqr\tx8640\qr\adjustright \fs20\cgrid \sbasedon0 \snext29 footer;}
{\s30\li360\sa60\sb120\keepn\widctlpar\adjustright \b\f1\fs20\cgrid \sbasedon0 \snext30 GroupHeader;}
{\s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext41 Code Example 0;}
{\s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext42 Code Example 1;}
{\s42\li720\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext43 Code Example 2;}
{\s43\li1080\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext44 Code Example 3;}
{\s44\li1440\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext45 Code Example 4;}
{\s45\li1800\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext46 Code Example 5;}
{\s46\li2160\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext47 Code Example 6;}
{\s47\li2520\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext48 Code Example 7;}
{\s48\li2880\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext49 Code Example 8;}
{\s49\li3240\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext50 Code Example 9;}
{\s50\li3600\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext51 Code Example 10;}
{\s51\li3960\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext52 Code Example 11;}
{\s52\li4320\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext53 Code Example 12;}
{\s53\li4680\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext53 Code Example 13;}
{\s60\li0\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext61 List Continue 0;}
{\s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext62 List Continue 1;}
{\s62\li720\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext63 List Continue 2;}
{\s63\li1080\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext64 List Continue 3;}
{\s64\li1440\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext65 List Continue 4;}
{\s65\li1800\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext66 List Continue 5;}
{\s66\li2160\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext67 List Continue 6;}
{\s67\li2520\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext68 List Continue 7;}
{\s68\li2880\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext69 List Continue 8;}
{\s69\li3240\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext70 List Continue 9;}
{\s70\li3600\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext71 List Continue 10;}
{\s71\li3960\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext72 List Continue 11;}
{\s72\li4320\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext73 List Continue 12;}
{\s73\li4680\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext73 List Continue 13;}
{\s80\li0\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext81 DescContinue 0;}
{\s81\li360\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext82 DescContinue 1;}
{\s82\li720\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext83 DescContinue 2;}
{\s83\li1080\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext84 DescContinue 3;}
{\s84\li1440\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext85 DescContinue 4;}
{\s85\li1800\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext86 DescContinue 5;}
{\s86\li2160\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext87 DescContinue 6;}
{\s87\li2520\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext88 DescContinue 7;}
{\s88\li2880\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext89 DescContinue 8;}
{\s89\li3240\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext90 DescContinue 9;}
{\s90\li3600\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext91 DescContinue 10;}
{\s91\li3960\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext92 DescContinue 11;}
{\s92\li4320\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext93 DescContinue 12;}
{\s93\li4680\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext93 DescContinue 13;}
{\s100\li0\sa30\sb30\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext101 LatexTOC 0;}
{\s101\li360\sa27\sb27\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext102 LatexTOC 1;}
{\s102\li720\sa24\sb24\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext103 LatexTOC 2;}
{\s103\li1080\sa21\sb21\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext104 LatexTOC 3;}
{\s104\li1440\sa18\sb18\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext105 LatexTOC 4;}
{\s105\li1800\sa15\sb15\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext106 LatexTOC 5;}
{\s106\li2160\sa12\sb12\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext107 LatexTOC 6;}
{\s107\li2520\sa9\sb9\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext108 LatexTOC 7;}
{\s108\li2880\sa6\sb6\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext109 LatexTOC 8;}
{\s109\li3240\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext110 LatexTOC 9;}
{\s110\li3600\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext111 LatexTOC 10;}
{\s111\li3960\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext112 LatexTOC 11;}
{\s112\li4320\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext113 LatexTOC 12;}
{\s113\li4680\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext113 LatexTOC 13;}
{\s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext121 \sautoupd List Bullet 0;}
{\s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext122 \sautoupd List Bullet 1;}
{\s122\fi-360\li1080\widctlpar\jclisttab\tx1080{\*\pn \pnlvlbody\ilvl0\ls3\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext123 \sautoupd List Bullet 2;}
{\s123\fi-360\li1440\widctlpar\jclisttab\tx1440{\*\pn \pnlvlbody\ilvl0\ls4\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext124 \sautoupd List Bullet 3;}
{\s124\fi-360\li1800\widctlpar\jclisttab\tx1800{\*\pn \pnlvlbody\ilvl0\ls5\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext125 \sautoupd List Bullet 4;}
{\s125\fi-360\li2160\widctlpar\jclisttab\tx2160{\*\pn \pnlvlbody\ilvl0\ls6\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext126 \sautoupd List Bullet 5;}
{\s126\fi-360\li2520\widctlpar\jclisttab\tx2520{\*\pn \pnlvlbody\ilvl0\ls7\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext127 \sautoupd List Bullet 6;}
{\s127\fi-360\li2880\widctlpar\jclisttab\tx2880{\*\pn \pnlvlbody\ilvl0\ls8\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext128 \sautoupd List Bullet 7;}
{\s128\fi-360\li3240\widctlpar\jclisttab\tx3240{\*\pn \pnlvlbody\ilvl0\ls9\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext129 \sautoupd List Bullet 8;}
{\s129\fi-360\li3600\widctlpar\jclisttab\tx3600{\*\pn \pnlvlbody\ilvl0\ls10\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext130 \sautoupd List Bullet 9;}
{\s130\fi-360\li3960\widctlpar\jclisttab\tx3960{\*\pn \pnlvlbody\ilvl0\ls11\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext131 \sautoupd List Bullet 10;}
{\s131\fi-360\li4320\widctlpar\jclisttab\tx4320{\*\pn \pnlvlbody\ilvl0\ls12\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext132 \sautoupd List Bullet 11;}
{\s132\fi-360\li4680\widctlpar\jclisttab\tx4680{\*\pn \pnlvlbody\ilvl0\ls13\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext133 \sautoupd List Bullet 12;}
{\s133\fi-360\li5040\widctlpar\jclisttab\tx5040{\*\pn \pnlvlbody\ilvl0\ls14\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext133 \sautoupd List Bullet 13;}
{\s140\fi-360\li360\widctlpar\fs20\cgrid \sbasedon0 \snext141 \sautoupd List Enum 0;}
{\s141\fi-360\li720\widctlpar\fs20\cgrid \sbasedon0 \snext142 \sautoupd List Enum 1;}
{\s142\fi-360\li1080\widctlpar\fs20\cgrid \sbasedon0 \snext143 \sautoupd List Enum 2;}
{\s143\fi-360\li1440\widctlpar\fs20\cgrid \sbasedon0 \snext144 \sautoupd List Enum 3;}
{\s144\fi-360\li1800\widctlpar\fs20\cgrid \sbasedon0 \snext145 \sautoupd List Enum 4;}
{\s145\fi-360\li2160\widctlpar\fs20\cgrid \sbasedon0 \snext146 \sautoupd List Enum 5;}
{\s146\fi-360\li2520\widctlpar\fs20\cgrid \sbasedon0 \snext147 \sautoupd List Enum 6;}
{\s147\fi-360\li2880\widctlpar\fs20\cgrid \sbasedon0 \snext148 \sautoupd List Enum 7;}
{\s148\fi-360\li3240\widctlpar\fs20\cgrid \sbasedon0 \snext149 \sautoupd List Enum 8;}
{\s149\fi-360\li3600\widctlpar\fs20\cgrid \sbasedon0 \snext150 \sautoupd List Enum 9;}
{\s150\fi-360\li3960\widctlpar\fs20\cgrid \sbasedon0 \snext151 \sautoupd List Enum 10;}
{\s151\fi-360\li4320\widctlpar\fs20\cgrid \sbasedon0 \snext152 \sautoupd List Enum 11;}
{\s152\fi-360\li4680\widctlpar\fs20\cgrid \sbasedon0 \snext153 \sautoupd List Enum 12;}
{\s153\fi-360\li5040\widctlpar\fs20\cgrid \sbasedon0 \snext153 \sautoupd List Enum 13;}
}
{\info 
{\title {\comment testADC }testADC}
{\comment Generated by doxygen 1.9.6.}
{\creatim \yr2023\mo5\dy11\hr8\min18\sec28}
}\pard\plain 
\sectd\pgnlcrm
{\footer \s29\widctlpar\tqc\tx4320\tqr\tx8640\qr\adjustright \fs20\cgrid {\chpgn}}
\pard\plain \s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid 
\vertalc\qc\par\par\par\par\par\par\par
\pard\plain \s15\qc\sb240\sa60\widctlpar\outlinelevel0\adjustright \b\f1\fs32\kerning28\cgrid 
{\field\fldedit {\*\fldinst TITLE \\*MERGEFORMAT}{\fldrslt testADC}}\par
\pard\plain \s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid 
\par
\par\par\par\par\par\par\par\par\par\par\par\par
\pard\plain \s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid 
{\field\fldedit {\*\fldinst AUTHOR \\*MERGEFORMAT}{\fldrslt AUTHOR}}\par
Version \par{\field\fldedit {\*\fldinst CREATEDATE \\*MERGEFORMAT}{\fldrslt Thu May 11 2023 }}\par
\page\page\vertalt
\pard\plain 
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid Table of Contents\par
\pard\plain \par
{\field\fldedit {\*\fldinst TOC \\f \\*MERGEFORMAT}{\fldrslt Table of contents}}\par
\pard\plain 
\sect \sbkpage \pgndec \pgnrestart
\sect \sectd \sbknone
{\footer \s29\widctlpar\tqc\tx4320\tqr\tx8640\qr\adjustright \fs20\cgrid {\chpgn}}

\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
Module Index\par \pard\plain 
{\tc \v Module Index}
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Modules\par \pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Here is a list of all modules:}
{
\par
\pard\plain \s101\li360\sa27\sb27\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid 
CMSIS\tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAFS \\*MERGEFORMAT}{\fldrslt pagenum}}
{
\par
\pard\plain \s102\li720\sa24\sb24\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid 
Stm32f1xx_system\tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAFT \\*MERGEFORMAT}{\fldrslt pagenum}}
{
\par
\pard\plain \s103\li1080\sa21\sb21\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid 
STM32F1xx_System_Private_Includes\tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAFU \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
STM32F1xx_System_Private_TypesDefinitions\tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAFV \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
STM32F1xx_System_Private_Defines\tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAFW \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
STM32F1xx_System_Private_Macros\tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAFZ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
STM32F1xx_System_Private_Variables\tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAGA \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
STM32F1xx_System_Private_FunctionPrototypes\tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAGE \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
STM32F1xx_System_Private_Functions\tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAGF \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
}\par
}\par
}
\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
Data Structure Index\par \pard\plain 
{\tc \v Data Structure Index}
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Data Structures\par \pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Here are the data structures with brief descriptions:}
{
\par
\pard\plain \s101\li360\sa27\sb27\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid 
{\b {\b __FILE} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAGI \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
\par}
\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
File Index\par \pard\plain 
{\tc \v File Index}
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
File List\par \pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Here is a list of all documented files with brief descriptions:}
{
\par
\pard\plain \s101\li360\sa27\sb27\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid 
{\b C:/STM32/testADC_cubemx/Core/Inc/{\b main.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
: Header for {\b main.c} file. This file contains the common defines of the application })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAAE \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/STM32/testADC_cubemx/Core/Inc/{\b stm32_assert.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
STM32 assert file })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAAQ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/STM32/testADC_cubemx/Core/Inc/{\b stm32f1xx_hal_conf.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
HAL configuration file })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAAS \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/STM32/testADC_cubemx/Core/Inc/{\b stm32f1xx_it.h} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This file contains the headers of the interrupt handlers })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAADS \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/STM32/testADC_cubemx/Core/Src/{\b main.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
: Main program body })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAEE \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/STM32/testADC_cubemx/Core/Src/{\b stm32f1xx_hal_msp.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This file provides code for the MSP Initialization and de-Initialization codes })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAEZ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/STM32/testADC_cubemx/Core/Src/{\b stm32f1xx_it.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Interrupt Service Routines })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAFE \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/STM32/testADC_cubemx/Core/Src/{\b system_stm32f1xx.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CMSIS Cortex-M3 Device Peripheral Access Layer System Source File })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAFR \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
\par}
\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
Module Documentation{\tc \v Module Documentation}
\par \pard\plain 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
CMSIS\par \pard\plain 
{\tc\tcl2 \v CMSIS}
{\xe \v CMSIS}
{\bkmkstart AAAAAAAAFS}
{\bkmkend AAAAAAAAFS}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Modules\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b Stm32f1xx_system}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Stm32f1xx_system\par \pard\plain 
{\tc\tcl2 \v Stm32f1xx_system}
{\xe \v Stm32f1xx_system}
{\bkmkstart AAAAAAAAFT}
{\bkmkend AAAAAAAAFT}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Modules\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b STM32F1xx_System_Private_Includes}\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b STM32F1xx_System_Private_TypesDefinitions}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b STM32F1xx_System_Private_Defines}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b STM32F1xx_System_Private_Macros}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b STM32F1xx_System_Private_Variables}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b STM32F1xx_System_Private_FunctionPrototypes}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b STM32F1xx_System_Private_Functions}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
STM32F1xx_System_Private_Includes\par \pard\plain 
{\tc\tcl2 \v STM32F1xx_System_Private_Includes}
{\xe \v STM32F1xx_System_Private_Includes}
{\bkmkstart AAAAAAAAFU}
{\bkmkend AAAAAAAAFU}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
STM32F1xx_System_Private_TypesDefinitions\par \pard\plain 
{\tc\tcl2 \v STM32F1xx_System_Private_TypesDefinitions}
{\xe \v STM32F1xx_System_Private_TypesDefinitions}
{\bkmkstart AAAAAAAAFV}
{\bkmkend AAAAAAAAFV}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
STM32F1xx_System_Private_Defines\par \pard\plain 
{\tc\tcl2 \v STM32F1xx_System_Private_Defines}
{\xe \v STM32F1xx_System_Private_Defines}
{\bkmkstart AAAAAAAAFW}
{\bkmkend AAAAAAAAFW}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macros\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b HSE_VALUE}\~ 8000000U\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b HSI_VALUE}\~ 8000000U\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macro Definition Documentation\par
\pard\plain 
{\xe \v HSE_VALUE\:STM32F1xx_System_Private_Defines}
{\xe \v STM32F1xx_System_Private_Defines\:HSE_VALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define HSE_VALUE\~ 8000000U}}
\par
{\bkmkstart AAAAAAAAFX}
{\bkmkend AAAAAAAAFX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Default value of the External oscillator in Hz. This value can be provided and adapted by the user application. \par
}}
{\xe \v HSI_VALUE\:STM32F1xx_System_Private_Defines}
{\xe \v STM32F1xx_System_Private_Defines\:HSI_VALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define HSI_VALUE\~ 8000000U}}
\par
{\bkmkstart AAAAAAAAFY}
{\bkmkend AAAAAAAAFY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Default value of the Internal oscillator in Hz. This value can be provided and adapted by the user application. \par
}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
STM32F1xx_System_Private_Macros\par \pard\plain 
{\tc\tcl2 \v STM32F1xx_System_Private_Macros}
{\xe \v STM32F1xx_System_Private_Macros}
{\bkmkstart AAAAAAAAFZ}
{\bkmkend AAAAAAAAFZ}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
STM32F1xx_System_Private_Variables\par \pard\plain 
{\tc\tcl2 \v STM32F1xx_System_Private_Variables}
{\xe \v STM32F1xx_System_Private_Variables}
{\bkmkstart AAAAAAAAGA}
{\bkmkend AAAAAAAAGA}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint32_t {\b SystemCoreClock} = 16000000{\bkmkstart AAAAAAAAGB}
{\bkmkend AAAAAAAAGB}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

const uint8_t {\b AHBPrescTable} [16U] = \{0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9\}{\bkmkstart AAAAAAAAGC}
{\bkmkend AAAAAAAAGC}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

const uint8_t {\b APBPrescTable} [8U] = \{0, 0, 0, 0, 1, 2, 3, 4\}{\bkmkstart AAAAAAAAGD}
{\bkmkend AAAAAAAAGD}
\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
STM32F1xx_System_Private_FunctionPrototypes\par \pard\plain 
{\tc\tcl2 \v STM32F1xx_System_Private_FunctionPrototypes}
{\xe \v STM32F1xx_System_Private_FunctionPrototypes}
{\bkmkstart AAAAAAAAGE}
{\bkmkend AAAAAAAAGE}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
STM32F1xx_System_Private_Functions\par \pard\plain 
{\tc\tcl2 \v STM32F1xx_System_Private_Functions}
{\xe \v STM32F1xx_System_Private_Functions}
{\bkmkstart AAAAAAAAGF}
{\bkmkend AAAAAAAAGF}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SystemInit} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the SystemCoreClock variable. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SystemCoreClockUpdate} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters. }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v SystemCoreClockUpdate\:STM32F1xx_System_Private_Functions}
{\xe \v STM32F1xx_System_Private_Functions\:SystemCoreClockUpdate}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void SystemCoreClockUpdate (void )}}
\par
{\bkmkstart AAAAAAAAGG}
{\bkmkend AAAAAAAAGG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Note\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Each time the core clock (HCLK) changes, this function must be called to update SystemCoreClock variable value. Otherwise, any configuration based on this variable will be incorrect. \par
- The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source:\par
}}{
\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
If SYSCLK source is HSI, SystemCoreClock will contain the {\b HSI_VALUE(*)}\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
If SYSCLK source is HSE, SystemCoreClock will contain the {\b HSE_VALUE(**)}\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
If SYSCLK source is PLL, SystemCoreClock will contain the {\b HSE_VALUE(**)} or {\b HSI_VALUE(*)} multiplied by the PLL factors.\par}
(*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value 8 MHz) but the real value may vary depending on the variations in voltage and temperature. \par
(**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value 8 MHz or 25 MHz, depending on the product used), user has to ensure that HSE_VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.\par
{
\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
The result of this function could be not correct when using fractional value for HSE crystal. {\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Parameters\par}
\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i None} \cell }{\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Return values\par}
\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i None} \cell }{\cell }
{\row }
}
}
}}
{\xe \v SystemInit\:STM32F1xx_System_Private_Functions}
{\xe \v STM32F1xx_System_Private_Functions\:SystemInit}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void SystemInit (void )}}
\par
{\bkmkstart AAAAAAAAGH}
{\bkmkend AAAAAAAAGH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the SystemCoreClock variable. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Note\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
This function should be used only after reset. \par
}}{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i None} \cell }{\cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Return values\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i None} \cell }{\cell }
{\row }
}
}}

\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
Data Structure Documentation{\tc \v Data Structure Documentation}
\par \pard\plain 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
__FILE Struct Reference\par \pard\plain 
{\tc\tcl2 \v __FILE}
{\xe \v __FILE}
{\bkmkstart AAAAAAAAGI}
{\bkmkend AAAAAAAAGI}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Fields\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

int {\b handle}{\bkmkstart AAAAAAAAGJ}
{\bkmkend AAAAAAAAGJ}
\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
The documentation for this struct was generated from the following file:{\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
C:/STM32/testADC_cubemx/Core/Src/{\b main.c}\par
}
\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
File Documentation{\tc \v File Documentation}
\par \pard\plain 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/STM32/testADC_cubemx/Core/Inc/main.h File Reference\par \pard\plain 
{\tc\tcl2 \v C:/STM32/testADC_cubemx/Core/Inc/main.h}
{\xe \v C:/STM32/testADC_cubemx/Core/Inc/main.h}
{\bkmkstart AAAAAAAAAE}
{\bkmkend AAAAAAAAAE}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
: Header for {\b main.c} file. This file contains the common defines of the application. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "stm32f1xx_hal.h"}\par
{\f2 #include "stm32f1xx_ll_adc.h"}\par
{\f2 #include "stm32f1xx_ll_dma.h"}\par
{\f2 #include "stm32f1xx_ll_bus.h"}\par
{\f2 #include "stm32f1xx_ll_cortex.h"}\par
{\f2 #include "stm32f1xx_ll_rcc.h"}\par
{\f2 #include "stm32f1xx_ll_system.h"}\par
{\f2 #include "stm32f1xx_ll_utils.h"}\par
{\f2 #include "stm32f1xx_ll_pwr.h"}\par
{\f2 #include "stm32f1xx_ll_gpio.h"}\par
{\f2 #include "stm32f1xx_ll_exti.h"}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macros\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b ADC_LL}{\bkmkstart AAAAAAAAAF}
{\bkmkend AAAAAAAAAF}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'A2\'D0\'B8\'D0\'BF \'D0\'B8\'D1\'81\'D0\'BF\'D0\'BE\'D0\'BB\'D1\'8C\'D0\'B7\'D1\'83\'D0\'B5\'D0\'BC\'D0\'BE\'D0\'B9 \'D0\'B1\'D0\'B8\'D0\'B1\'D0\'BB\'D0\'B8\'D0\'BE\'D1\'82\'D0\'B5\'D0\'BA\'D0\'B8 \'D0\'B4\'D0\'BB\'D1\'8F \'D0\'90\'D0\'A6\'D0\'9F }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b ADC_CHANNELS}\~ 1{\bkmkstart AAAAAAAAAG}
{\bkmkend AAAAAAAAAG}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'9A\'D0\'BE\'D0\'BB-\'D0\'B2\'D0\'BE \'D0\'BA\'D0\'B0\'D0\'BD\'D0\'B0\'D0\'BB\'D0\'BE\'D0\'B2 \'D0\'90\'D0\'A6\'D0\'9F }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b ADC_SAMPLES}\~ (uint32_t)250{\bkmkstart AAAAAAAAAH}
{\bkmkend AAAAAAAAAH}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'9A\'D0\'BE\'D0\'BB-\'D0\'B2\'D0\'BE \'D1\'81\'D1\'8B\'D1\'80\'D1\'8B\'D1\'85 \'D0\'B4\'D0\'B0\'D0\'BD\'D0\'BD\'D1\'8B\'D1\'85 \'D1\'81 \'D0\'90\'D0\'A6\'D0\'9F }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b TOG_LED}\~ HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13){\bkmkstart AAAAAAAAAI}
{\bkmkend AAAAAAAAAI}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0?\'D0\'BD\'D0\'B2\'D0\'B5\'D1\'80\'D1\'81\'D0\'B8\'D1\'8F \'D0\'BF\'D0\'BE\'D1\'80\'D1\'82\'D0\'B0 \'D1\'82\'D0\'B5\'D1\'81\'D1\'82\'D0\'BE\'D0\'B2\'D0\'BE\'D0\'B3\'D0\'BE \'D1\'81\'D0\'B2\'D0\'B5\'D1\'82\'D0\'BE\'D0\'B4\'D0\'B8\'D0\'BE\'D0\'B4\'D0\'B0 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b CONST_1SEC}\~ 40{\bkmkstart AAAAAAAAAJ}
{\bkmkend AAAAAAAAAJ}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'9A\'D0\'BE\'D0\'BB-\'D0\'B2\'D0\'BE 25\'D0\'BC\'D1\'81 \'D0\'B7\'D0\'B0 1 \'D1\'81\'D0\'B5\'D0\'BA }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b ADC_DMA_TransferComplete_Callback} (void){\bkmkstart AAAAAAAAAK}
{\bkmkend AAAAAAAAAK}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b HAL_TIM_MspPostInit} (TIM_HandleTypeDef *htim)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b Error_Handler} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function is executed in case of error occurrence. }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint8_t {\b flg25ms}{\bkmkstart AAAAAAAAAL}
{\bkmkend AAAAAAAAAL}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'84\'D0\'BB\'D0\'B0\'D0\'B3 25\'D0\'BC\'D1\'81 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint16_t {\b adcData} [{\b ADC_SAMPLES}]{\bkmkstart AAAAAAAAAM}
{\bkmkend AAAAAAAAAM}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'BC\'D0\'B0\'D1\'81\'D1\'81\'D0\'B8\'D0\'B2 \'D1\'81\'D1\'8B\'D1\'80\'D1\'8B\'D1\'85 \'D0\'B4\'D0\'B0\'D0\'BD\'D0\'BD\'D1\'8B\'D1\'85 \'D1\'81 \'D0\'90\'D0\'A6\'D0\'9F }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint32_t {\b adcVoltage}{\bkmkstart AAAAAAAAAN}
{\bkmkend AAAAAAAAAN}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'BD\'D0\'B0\'D0\'BF\'D1\'80\'D1\'8F\'D0\'B6\'D0\'B5\'D0\'BD\'D0\'B8\'D0\'B5 \'D0\'B2 \'D0\'BC\'D0\'92 }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
: Header for {\b main.c} file. This file contains the common defines of the application. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Attention\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\par
}}Copyright (c) 2023 STMicroelectronics. All rights reserved.\par
This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v Error_Handler\:main.h}
{\xe \v main.h\:Error_Handler}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void Error_Handler (void )}}
\par
{\bkmkstart AAAAAAAAAO}
{\bkmkend AAAAAAAAAO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function is executed in case of error occurrence. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Return values\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i None} \cell }{\cell }
{\row }
}
}}
{\xe \v HAL_TIM_MspPostInit\:main.h}
{\xe \v main.h\:HAL_TIM_MspPostInit}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void HAL_TIM_MspPostInit (TIM_HandleTypeDef *  {\i htim})}}
\par
{\bkmkstart AAAAAAAAAP}
{\bkmkend AAAAAAAAAP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TIM2 GPIO Configuration PA2 ---\'97> TIM2_CH3\par
TIM2 GPIO Configuration PA2 ---\'97> TIM2_CH3\par
}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
main.h\par \pard\plain 
{\tc\tcl2 \v C:/STM32/testADC_cubemx/Core/Inc/main.h}
{\xe \v C:/STM32/testADC_cubemx/Core/Inc/main.h}
{\bkmkstart AAAAAAAAAA}
{\bkmkend AAAAAAAAAA}
Go to the documentation of this file.{
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 1 {\cf20 /* USER CODE BEGIN Header */}\par
19 {\cf20 /* USER CODE END Header */}\par
20 \par
21 {\cf20 /* Define to prevent recursive inclusion -------------------------------------*/}\par
22 {\cf21 #ifndef __MAIN_H}\par
23 {\cf21 #define __MAIN_H}\par
24 \par
25 {\cf21 #ifdef __cplusplus}\par
26 {\cf17 extern} {\cf22 "C"} \{\par
27 {\cf21 #endif}\par
28 \par
29 {\cf20 /* Includes ------------------------------------------------------------------*/}\par
30 {\cf21 #include "stm32f1xx_hal.h"}\par
31 {\cf21 #include "stm32f1xx_ll_adc.h"}\par
32 {\cf21 #include "stm32f1xx_ll_dma.h"}\par
33 {\cf21 #include "stm32f1xx_ll_bus.h"}\par
34 {\cf21 #include "stm32f1xx_ll_cortex.h"}\par
35 {\cf21 #include "stm32f1xx_ll_rcc.h"}\par
36 {\cf21 #include "stm32f1xx_ll_system.h"}\par
37 {\cf21 #include "stm32f1xx_ll_utils.h"}\par
38 {\cf21 #include "stm32f1xx_ll_pwr.h"}\par
39 {\cf21 #include "stm32f1xx_ll_gpio.h"}\par
40 \par
41 {\cf21 #include "stm32f1xx_ll_exti.h"}\par
42 \par
43 {\cf20 /* Private includes ----------------------------------------------------------*/}\par
44 {\cf20 /* USER CODE BEGIN Includes */}\par
45 \par
46 {\cf20 /* USER CODE END Includes */}\par
47 \par
48 {\cf20 /* Exported types ------------------------------------------------------------*/}\par
49 {\cf20 /* USER CODE BEGIN ET */}\par
50 \par
51 {\cf20 /* USER CODE END ET */}\par
52 \par
53 {\cf20 /* Exported constants --------------------------------------------------------*/}\par
54 {\cf20 /* USER CODE BEGIN EC */}\par
55 \par
56 \par
57 \par
58 {\cf20 /* USER CODE END EC */}\par
59 \par
60 {\cf20 /* Exported macro ------------------------------------------------------------*/}\par
61 {\cf20 /* USER CODE BEGIN EM */}\par
62 \par
64 {\cf21 #define ADC_LL}\par
66 {\cf21 #define     ADC_CHANNELS        1}\par
68 {\cf21 #define     ADC_SAMPLES         (uint32_t)250}\par
70 {\cf21 #define     TOG_LED HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13)}\par
72 {\cf21 #define     CONST_1SEC              40}\par
73 \par
74 \par
75 {\cf17 extern} uint8_t flg25ms;\par
76 {\cf17 extern} uint16_t adcData[ADC_SAMPLES];\par
77 {\cf17 extern} uint32_t adcVoltage;\par
78 \par
79 {\cf18 void} ADC_DMA_TransferComplete_Callback({\cf18 void});\par
80 \par
81 {\cf20 /* USER CODE END EM */}\par
82 \par
83 {\cf18 void} HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);\par
84 \par
85 {\cf20 /* Exported functions prototypes ---------------------------------------------*/}\par
86 {\cf18 void} Error_Handler({\cf18 void});\par
87 \par
88 {\cf20 /* USER CODE BEGIN EFP */}\par
89 \par
90 {\cf20 /* USER CODE END EFP */}\par
91 \par
92 {\cf20 /* Private defines -----------------------------------------------------------*/}\par
93 \par
94 {\cf20 /* USER CODE BEGIN Private defines */}\par
95 \par
96 {\cf20 /* USER CODE END Private defines */}\par
97 \par
98 {\cf21 #ifdef __cplusplus}\par
99 \}\par
100 {\cf21 #endif}\par
101 \par
102 {\cf21 #endif }{\cf20 /* __MAIN_H */}{\cf21 }\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/STM32/testADC_cubemx/Core/Inc/stm32_assert.h File Reference\par \pard\plain 
{\tc\tcl2 \v C:/STM32/testADC_cubemx/Core/Inc/stm32_assert.h}
{\xe \v C:/STM32/testADC_cubemx/Core/Inc/stm32_assert.h}
{\bkmkstart AAAAAAAAAQ}
{\bkmkend AAAAAAAAAQ}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
STM32 assert file. }}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macros\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b assert_param}(expr)\~ ((void)0U){\bkmkstart AAAAAAAAAR}
{\bkmkend AAAAAAAAAR}
\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
STM32 assert file. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Attention\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\par
}}Copyright (c) 2018 STMicroelectronics. All rights reserved.\par
This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. \par
}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
stm32_assert.h\par \pard\plain 
{\tc\tcl2 \v C:/STM32/testADC_cubemx/Core/Inc/stm32_assert.h}
{\xe \v C:/STM32/testADC_cubemx/Core/Inc/stm32_assert.h}
{\bkmkstart AAAAAAAAAB}
{\bkmkend AAAAAAAAAB}
Go to the documentation of this file.{
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 1 {\cf20 /* USER CODE BEGIN Header */}\par
18 {\cf20 /* USER CODE END Header */}\par
19 \par
20 {\cf20 /* Define to prevent recursive inclusion -------------------------------------*/}\par
21 {\cf21 #ifndef __STM32_ASSERT_H}\par
22 {\cf21 #define __STM32_ASSERT_H}\par
23 \par
24 {\cf21 #ifdef __cplusplus}\par
25  {\cf17 extern} {\cf22 "C"} \{\par
26 {\cf21 #endif}\par
27 \par
28 {\cf20 /* Exported types ------------------------------------------------------------*/}\par
29 {\cf20 /* Exported constants --------------------------------------------------------*/}\par
30 {\cf20 /* Includes ------------------------------------------------------------------*/}\par
31 {\cf20 /* Exported macro ------------------------------------------------------------*/}\par
32 {\cf21 #ifdef  USE_FULL_ASSERT}\par
41 {\cf21  #define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__))}\par
42 {\cf20 /* Exported functions ------------------------------------------------------- */}\par
43   {\cf18 void} assert_failed(uint8_t* file, uint32_t line);\par
44 {\cf21 #else}\par
45 {\cf21   #define assert_param(expr) ((void)0U)}\par
46 {\cf21 #endif }{\cf20 /* USE_FULL_ASSERT */}{\cf21 }\par
47 \par
48 {\cf21 #ifdef __cplusplus}\par
49 \}\par
50 {\cf21 #endif}\par
51 \par
52 {\cf21 #endif }{\cf20 /* __STM32_ASSERT_H */}{\cf21 }\par
53 \par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/STM32/testADC_cubemx/Core/Inc/stm32f1xx_hal_conf.h File Reference\par \pard\plain 
{\tc\tcl2 \v C:/STM32/testADC_cubemx/Core/Inc/stm32f1xx_hal_conf.h}
{\xe \v C:/STM32/testADC_cubemx/Core/Inc/stm32f1xx_hal_conf.h}
{\bkmkstart AAAAAAAAAS}
{\bkmkend AAAAAAAAAS}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
HAL configuration file. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "stm32f1xx_hal_rcc.h"}\par
{\f2 #include "stm32f1xx_hal_gpio.h"}\par
{\f2 #include "stm32f1xx_hal_exti.h"}\par
{\f2 #include "stm32f1xx_hal_dma.h"}\par
{\f2 #include "stm32f1xx_hal_cortex.h"}\par
{\f2 #include "stm32f1xx_hal_flash.h"}\par
{\f2 #include "stm32f1xx_hal_pwr.h"}\par
{\f2 #include "stm32f1xx_hal_tim.h"}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macros\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b HAL_MODULE_ENABLED}{\bkmkstart AAAAAAAAAT}
{\bkmkend AAAAAAAAAT}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This is the list of modules to be used in the HAL driver. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b HAL_GPIO_MODULE_ENABLED}{\bkmkstart AAAAAAAAAU}
{\bkmkend AAAAAAAAAU}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b HAL_TIM_MODULE_ENABLED}{\bkmkstart AAAAAAAAAV}
{\bkmkend AAAAAAAAAV}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b HAL_CORTEX_MODULE_ENABLED}{\bkmkstart AAAAAAAAAW}
{\bkmkend AAAAAAAAAW}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b HAL_DMA_MODULE_ENABLED}{\bkmkstart AAAAAAAAAX}
{\bkmkend AAAAAAAAAX}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b HAL_FLASH_MODULE_ENABLED}{\bkmkstart AAAAAAAAAY}
{\bkmkend AAAAAAAAAY}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b HAL_EXTI_MODULE_ENABLED}{\bkmkstart AAAAAAAAAZ}
{\bkmkend AAAAAAAAAZ}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b HAL_GPIO_MODULE_ENABLED}{\bkmkstart AAAAAAAAAU}
{\bkmkend AAAAAAAAAU}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b HAL_PWR_MODULE_ENABLED}{\bkmkstart AAAAAAAABA}
{\bkmkend AAAAAAAABA}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b HAL_RCC_MODULE_ENABLED}{\bkmkstart AAAAAAAABB}
{\bkmkend AAAAAAAABB}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b HSE_VALUE}\~ 8000000U\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Adjust the value of External High Speed oscillator (HSE) used in your application. This value is used by the RCC HAL module to compute the system frequency (when HSE is used as system clock source, directly or through the PLL). }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b HSE_STARTUP_TIMEOUT}\~ 100U\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b HSI_VALUE}\~ 8000000U\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Internal High Speed oscillator (HSI) value. This value is used by the RCC HAL module to compute the system frequency (when HSI is used as system clock source, directly or through the PLL). }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LSI_VALUE}\~ 40000U\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Internal Low Speed oscillator (LSI) value. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LSE_VALUE}\~ 32768U\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
External Low Speed oscillator (LSE) value. This value is used by the UART, RTC HAL module to compute the system frequency. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b LSE_STARTUP_TIMEOUT}\~ 5000U\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b VDD_VALUE}\~ 3300U\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This is the HAL system configuration section. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b TICK_INT_PRIORITY}\~ 15U\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_RTOS}\~ 0U{\bkmkstart AAAAAAAABC}
{\bkmkend AAAAAAAABC}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b PREFETCH_ENABLE}\~ 1U{\bkmkstart AAAAAAAABD}
{\bkmkend AAAAAAAABD}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_ADC_REGISTER_CALLBACKS}\~ 0U /* ADC register callback disabled       */{\bkmkstart AAAAAAAABE}
{\bkmkend AAAAAAAABE}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_CAN_REGISTER_CALLBACKS}\~ 0U /* CAN register callback disabled       */{\bkmkstart AAAAAAAABF}
{\bkmkend AAAAAAAABF}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_CEC_REGISTER_CALLBACKS}\~ 0U /* CEC register callback disabled       */{\bkmkstart AAAAAAAABG}
{\bkmkend AAAAAAAABG}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_DAC_REGISTER_CALLBACKS}\~ 0U /* DAC register callback disabled       */{\bkmkstart AAAAAAAABH}
{\bkmkend AAAAAAAABH}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_ETH_REGISTER_CALLBACKS}\~ 0U /* ETH register callback disabled       */{\bkmkstart AAAAAAAABI}
{\bkmkend AAAAAAAABI}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_HCD_REGISTER_CALLBACKS}\~ 0U /* HCD register callback disabled       */{\bkmkstart AAAAAAAABJ}
{\bkmkend AAAAAAAABJ}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_I2C_REGISTER_CALLBACKS}\~ 0U /* I2C register callback disabled       */{\bkmkstart AAAAAAAABK}
{\bkmkend AAAAAAAABK}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_I2S_REGISTER_CALLBACKS}\~ 0U /* I2S register callback disabled       */{\bkmkstart AAAAAAAABL}
{\bkmkend AAAAAAAABL}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_MMC_REGISTER_CALLBACKS}\~ 0U /* MMC register callback disabled       */{\bkmkstart AAAAAAAABM}
{\bkmkend AAAAAAAABM}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_NAND_REGISTER_CALLBACKS}\~ 0U /* NAND register callback disabled      */{\bkmkstart AAAAAAAABN}
{\bkmkend AAAAAAAABN}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_NOR_REGISTER_CALLBACKS}\~ 0U /* NOR register callback disabled       */{\bkmkstart AAAAAAAABO}
{\bkmkend AAAAAAAABO}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_PCCARD_REGISTER_CALLBACKS}\~ 0U /* PCCARD register callback disabled    */{\bkmkstart AAAAAAAABP}
{\bkmkend AAAAAAAABP}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_PCD_REGISTER_CALLBACKS}\~ 0U /* PCD register callback disabled       */{\bkmkstart AAAAAAAABQ}
{\bkmkend AAAAAAAABQ}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_RTC_REGISTER_CALLBACKS}\~ 0U /* RTC register callback disabled       */{\bkmkstart AAAAAAAABR}
{\bkmkend AAAAAAAABR}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_SD_REGISTER_CALLBACKS}\~ 0U /* SD register callback disabled        */{\bkmkstart AAAAAAAABS}
{\bkmkend AAAAAAAABS}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_SMARTCARD_REGISTER_CALLBACKS}\~ 0U /* SMARTCARD register callback disabled */{\bkmkstart AAAAAAAABT}
{\bkmkend AAAAAAAABT}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_IRDA_REGISTER_CALLBACKS}\~ 0U /* IRDA register callback disabled      */{\bkmkstart AAAAAAAABU}
{\bkmkend AAAAAAAABU}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_SRAM_REGISTER_CALLBACKS}\~ 0U /* SRAM register callback disabled      */{\bkmkstart AAAAAAAABV}
{\bkmkend AAAAAAAABV}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_SPI_REGISTER_CALLBACKS}\~ 0U /* SPI register callback disabled       */{\bkmkstart AAAAAAAABW}
{\bkmkend AAAAAAAABW}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_TIM_REGISTER_CALLBACKS}\~ 0U /* TIM register callback disabled       */{\bkmkstart AAAAAAAABX}
{\bkmkend AAAAAAAABX}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_UART_REGISTER_CALLBACKS}\~ 0U /* UART register callback disabled      */{\bkmkstart AAAAAAAABY}
{\bkmkend AAAAAAAABY}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_USART_REGISTER_CALLBACKS}\~ 0U /* USART register callback disabled     */{\bkmkstart AAAAAAAABZ}
{\bkmkend AAAAAAAABZ}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_HAL_WWDG_REGISTER_CALLBACKS}\~ 0U /* WWDG register callback disabled      */{\bkmkstart AAAAAAAACA}
{\bkmkend AAAAAAAACA}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b MAC_ADDR0}\~ 2U{\bkmkstart AAAAAAAACB}
{\bkmkend AAAAAAAACB}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Uncomment the line below to expanse the "assert_param" macro in the HAL drivers code. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b MAC_ADDR1}\~ 0U{\bkmkstart AAAAAAAACC}
{\bkmkend AAAAAAAACC}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b MAC_ADDR2}\~ 0U{\bkmkstart AAAAAAAACD}
{\bkmkend AAAAAAAACD}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b MAC_ADDR3}\~ 0U{\bkmkstart AAAAAAAACE}
{\bkmkend AAAAAAAACE}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b MAC_ADDR4}\~ 0U{\bkmkstart AAAAAAAACF}
{\bkmkend AAAAAAAACF}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b MAC_ADDR5}\~ 0U{\bkmkstart AAAAAAAACG}
{\bkmkend AAAAAAAACG}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b ETH_RX_BUF_SIZE}\~ ETH_MAX_PACKET_SIZE /* buffer size for receive               */{\bkmkstart AAAAAAAACH}
{\bkmkend AAAAAAAACH}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b ETH_TX_BUF_SIZE}\~ ETH_MAX_PACKET_SIZE /* buffer size for transmit              */{\bkmkstart AAAAAAAACI}
{\bkmkend AAAAAAAACI}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b ETH_RXBUFNB}\~ 8U       /* 4 Rx buffers of size ETH_RX_BUF_SIZE  */{\bkmkstart AAAAAAAACJ}
{\bkmkend AAAAAAAACJ}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b ETH_TXBUFNB}\~ 4U       /* 4 Tx buffers of size ETH_TX_BUF_SIZE  */{\bkmkstart AAAAAAAACK}
{\bkmkend AAAAAAAACK}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b DP83848_PHY_ADDRESS}\~ 0x01U{\bkmkstart AAAAAAAACL}
{\bkmkend AAAAAAAACL}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b PHY_RESET_DELAY}\~ 0x000000FFU{\bkmkstart AAAAAAAACM}
{\bkmkend AAAAAAAACM}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b PHY_CONFIG_DELAY}\~ 0x00000FFFU{\bkmkstart AAAAAAAACN}
{\bkmkend AAAAAAAACN}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b PHY_READ_TO}\~ 0x0000FFFFU{\bkmkstart AAAAAAAACO}
{\bkmkend AAAAAAAACO}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b PHY_WRITE_TO}\~ 0x0000FFFFU{\bkmkstart AAAAAAAACP}
{\bkmkend AAAAAAAACP}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PHY_BCR}\~ ((uint16_t)0x00)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PHY_BSR}\~ ((uint16_t)0x01)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PHY_RESET}\~ ((uint16_t)0x8000)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PHY_LOOPBACK}\~ ((uint16_t)0x4000)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PHY_FULLDUPLEX_100M}\~ ((uint16_t)0x2100)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PHY_HALFDUPLEX_100M}\~ ((uint16_t)0x2000)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PHY_FULLDUPLEX_10M}\~ ((uint16_t)0x0100)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PHY_HALFDUPLEX_10M}\~ ((uint16_t)0x0000)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PHY_AUTONEGOTIATION}\~ ((uint16_t)0x1000)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PHY_RESTART_AUTONEGOTIATION}\~ ((uint16_t)0x0200)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PHY_POWERDOWN}\~ ((uint16_t)0x0800)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PHY_ISOLATE}\~ ((uint16_t)0x0400)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PHY_AUTONEGO_COMPLETE}\~ ((uint16_t)0x0020)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PHY_LINKED_STATUS}\~ ((uint16_t)0x0004)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PHY_JABBER_DETECTION}\~ ((uint16_t)0x0002)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PHY_SR}\~ ((uint16_t)0x10U)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PHY_SPEED_STATUS}\~ ((uint16_t)0x0002U)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PHY_DUPLEX_STATUS}\~ ((uint16_t)0x0004U)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b USE_SPI_CRC}\~ 0U{\bkmkstart AAAAAAAACQ}
{\bkmkend AAAAAAAACQ}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b assert_param}(expr)\~ ((void)0U){\bkmkstart AAAAAAAACR}
{\bkmkend AAAAAAAACR}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Include module's header file. }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
HAL configuration file. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Attention\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\par
}}Copyright (c) 2017 STMicroelectronics. All rights reserved.\par
This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macro Definition Documentation\par
\pard\plain 
{\xe \v HSE_STARTUP_TIMEOUT\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:HSE_STARTUP_TIMEOUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define HSE_STARTUP_TIMEOUT\~ 100U}}
\par
{\bkmkstart AAAAAAAACS}
{\bkmkend AAAAAAAACS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Time out for HSE start up, in ms \par
}}
{\xe \v HSE_VALUE\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:HSE_VALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define HSE_VALUE\~ 8000000U}}
\par
{\bkmkstart AAAAAAAACT}
{\bkmkend AAAAAAAACT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Adjust the value of External High Speed oscillator (HSE) used in your application. This value is used by the RCC HAL module to compute the system frequency (when HSE is used as system clock source, directly or through the PLL). }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Value of the External oscillator in Hz \par
}}
{\xe \v HSI_VALUE\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:HSI_VALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define HSI_VALUE\~ 8000000U}}
\par
{\bkmkstart AAAAAAAACU}
{\bkmkend AAAAAAAACU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Internal High Speed oscillator (HSI) value. This value is used by the RCC HAL module to compute the system frequency (when HSI is used as system clock source, directly or through the PLL). }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Value of the Internal oscillator in Hz \par
}}
{\xe \v LSE_STARTUP_TIMEOUT\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:LSE_STARTUP_TIMEOUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LSE_STARTUP_TIMEOUT\~ 5000U}}
\par
{\bkmkstart AAAAAAAACV}
{\bkmkend AAAAAAAACV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Time out for LSE start up, in ms \par
}}
{\xe \v LSE_VALUE\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:LSE_VALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LSE_VALUE\~ 32768U}}
\par
{\bkmkstart AAAAAAAACW}
{\bkmkend AAAAAAAACW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
External Low Speed oscillator (LSE) value. This value is used by the UART, RTC HAL module to compute the system frequency. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
< Value of the Internal Low Speed oscillator in Hz The real value may vary depending on the variations in voltage and temperature. Value of the External oscillator in Hz \par
}}
{\xe \v LSI_VALUE\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:LSI_VALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define LSI_VALUE\~ 40000U}}
\par
{\bkmkstart AAAAAAAACX}
{\bkmkend AAAAAAAACX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Internal Low Speed oscillator (LSI) value. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
LSI Typical Value in Hz \par
}}
{\xe \v PHY_AUTONEGO_COMPLETE\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:PHY_AUTONEGO_COMPLETE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PHY_AUTONEGO_COMPLETE\~ ((uint16_t)0x0020)}}
\par
{\bkmkstart AAAAAAAACY}
{\bkmkend AAAAAAAACY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Auto-Negotiation process completed \par
 \par
}}
{\xe \v PHY_AUTONEGOTIATION\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:PHY_AUTONEGOTIATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PHY_AUTONEGOTIATION\~ ((uint16_t)0x1000)}}
\par
{\bkmkstart AAAAAAAACZ}
{\bkmkend AAAAAAAACZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Enable auto-negotiation function \par
 \par
}}
{\xe \v PHY_BCR\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:PHY_BCR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PHY_BCR\~ ((uint16_t)0x00)}}
\par
{\bkmkstart AAAAAAAADA}
{\bkmkend AAAAAAAADA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transceiver Basic Control Register \par
 \par
}}
{\xe \v PHY_BSR\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:PHY_BSR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PHY_BSR\~ ((uint16_t)0x01)}}
\par
{\bkmkstart AAAAAAAADB}
{\bkmkend AAAAAAAADB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Transceiver Basic Status Register \par
 \par
}}
{\xe \v PHY_DUPLEX_STATUS\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:PHY_DUPLEX_STATUS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PHY_DUPLEX_STATUS\~ ((uint16_t)0x0004U)}}
\par
{\bkmkstart AAAAAAAADC}
{\bkmkend AAAAAAAADC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PHY Duplex mask \par
 \par
}}
{\xe \v PHY_FULLDUPLEX_100M\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:PHY_FULLDUPLEX_100M}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PHY_FULLDUPLEX_100M\~ ((uint16_t)0x2100)}}
\par
{\bkmkstart AAAAAAAADD}
{\bkmkend AAAAAAAADD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Set the full-duplex mode at 100 Mb/s \par
}}
{\xe \v PHY_FULLDUPLEX_10M\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:PHY_FULLDUPLEX_10M}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PHY_FULLDUPLEX_10M\~ ((uint16_t)0x0100)}}
\par
{\bkmkstart AAAAAAAADE}
{\bkmkend AAAAAAAADE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Set the full-duplex mode at 10 Mb/s \par
 \par
}}
{\xe \v PHY_HALFDUPLEX_100M\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:PHY_HALFDUPLEX_100M}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PHY_HALFDUPLEX_100M\~ ((uint16_t)0x2000)}}
\par
{\bkmkstart AAAAAAAADF}
{\bkmkend AAAAAAAADF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Set the half-duplex mode at 100 Mb/s \par
}}
{\xe \v PHY_HALFDUPLEX_10M\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:PHY_HALFDUPLEX_10M}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PHY_HALFDUPLEX_10M\~ ((uint16_t)0x0000)}}
\par
{\bkmkstart AAAAAAAADG}
{\bkmkend AAAAAAAADG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Set the half-duplex mode at 10 Mb/s \par
 \par
}}
{\xe \v PHY_ISOLATE\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:PHY_ISOLATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PHY_ISOLATE\~ ((uint16_t)0x0400)}}
\par
{\bkmkstart AAAAAAAADH}
{\bkmkend AAAAAAAADH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Isolate PHY from MII \par
 \par
}}
{\xe \v PHY_JABBER_DETECTION\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:PHY_JABBER_DETECTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PHY_JABBER_DETECTION\~ ((uint16_t)0x0002)}}
\par
{\bkmkstart AAAAAAAADI}
{\bkmkend AAAAAAAADI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Jabber condition detected \par
 \par
}}
{\xe \v PHY_LINKED_STATUS\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:PHY_LINKED_STATUS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PHY_LINKED_STATUS\~ ((uint16_t)0x0004)}}
\par
{\bkmkstart AAAAAAAADJ}
{\bkmkend AAAAAAAADJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Valid link established \par
 \par
}}
{\xe \v PHY_LOOPBACK\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:PHY_LOOPBACK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PHY_LOOPBACK\~ ((uint16_t)0x4000)}}
\par
{\bkmkstart AAAAAAAADK}
{\bkmkend AAAAAAAADK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Select loop-back mode \par
}}
{\xe \v PHY_POWERDOWN\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:PHY_POWERDOWN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PHY_POWERDOWN\~ ((uint16_t)0x0800)}}
\par
{\bkmkstart AAAAAAAADL}
{\bkmkend AAAAAAAADL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Select the power down mode \par
 \par
}}
{\xe \v PHY_RESET\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:PHY_RESET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PHY_RESET\~ ((uint16_t)0x8000)}}
\par
{\bkmkstart AAAAAAAADM}
{\bkmkend AAAAAAAADM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PHY Reset \par
}}
{\xe \v PHY_RESTART_AUTONEGOTIATION\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:PHY_RESTART_AUTONEGOTIATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PHY_RESTART_AUTONEGOTIATION\~ ((uint16_t)0x0200)}}
\par
{\bkmkstart AAAAAAAADN}
{\bkmkend AAAAAAAADN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Restart auto-negotiation function \par
 \par
}}
{\xe \v PHY_SPEED_STATUS\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:PHY_SPEED_STATUS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PHY_SPEED_STATUS\~ ((uint16_t)0x0002U)}}
\par
{\bkmkstart AAAAAAAADO}
{\bkmkend AAAAAAAADO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PHY Speed mask \par
 \par
}}
{\xe \v PHY_SR\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:PHY_SR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PHY_SR\~ ((uint16_t)0x10U)}}
\par
{\bkmkstart AAAAAAAADP}
{\bkmkend AAAAAAAADP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
PHY status register Offset \par
 \par
}}
{\xe \v TICK_INT_PRIORITY\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:TICK_INT_PRIORITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define TICK_INT_PRIORITY\~ 15U}}
\par
{\bkmkstart AAAAAAAADQ}
{\bkmkend AAAAAAAADQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
tick interrupt priority (lowest by default) \par
 \par
}}
{\xe \v VDD_VALUE\:stm32f1xx_hal_conf.h}
{\xe \v stm32f1xx_hal_conf.h\:VDD_VALUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define VDD_VALUE\~ 3300U}}
\par
{\bkmkstart AAAAAAAADR}
{\bkmkend AAAAAAAADR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This is the HAL system configuration section. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Value of VDD in mv \par
}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
stm32f1xx_hal_conf.h\par \pard\plain 
{\tc\tcl2 \v C:/STM32/testADC_cubemx/Core/Inc/stm32f1xx_hal_conf.h}
{\xe \v C:/STM32/testADC_cubemx/Core/Inc/stm32f1xx_hal_conf.h}
{\bkmkstart AAAAAAAAAC}
{\bkmkend AAAAAAAAAC}
Go to the documentation of this file.{
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 1 {\cf20 /* USER CODE BEGIN Header */}\par
18 {\cf20 /* USER CODE END Header */}\par
19 \par
20 {\cf20 /* Define to prevent recursive inclusion -------------------------------------*/}\par
21 {\cf21 #ifndef __STM32F1xx_HAL_CONF_H}\par
22 {\cf21 #define __STM32F1xx_HAL_CONF_H}\par
23 \par
24 {\cf21 #ifdef __cplusplus}\par
25  {\cf17 extern} {\cf22 "C"} \{\par
26 {\cf21 #endif}\par
27 \par
28 {\cf20 /* Exported types ------------------------------------------------------------*/}\par
29 {\cf20 /* Exported constants --------------------------------------------------------*/}\par
30 \par
31 {\cf20 /* ########################## Module Selection ############################## */}\par
36 {\cf21 #define HAL_MODULE_ENABLED}\par
37   {\cf20 /*#define HAL_ADC_MODULE_ENABLED   */}\par
38 {\cf20 /*#define HAL_CRYP_MODULE_ENABLED   */}\par
39 {\cf20 /*#define HAL_CAN_MODULE_ENABLED   */}\par
40 {\cf20 /*#define HAL_CAN_LEGACY_MODULE_ENABLED   */}\par
41 {\cf20 /*#define HAL_CEC_MODULE_ENABLED   */}\par
42 {\cf20 /*#define HAL_CORTEX_MODULE_ENABLED   */}\par
43 {\cf20 /*#define HAL_CRC_MODULE_ENABLED   */}\par
44 {\cf20 /*#define HAL_DAC_MODULE_ENABLED   */}\par
45 {\cf20 /*#define HAL_DMA_MODULE_ENABLED   */}\par
46 {\cf20 /*#define HAL_ETH_MODULE_ENABLED   */}\par
47 {\cf20 /*#define HAL_FLASH_MODULE_ENABLED   */}\par
48 {\cf21 #define HAL_GPIO_MODULE_ENABLED}\par
49 {\cf20 /*#define HAL_I2C_MODULE_ENABLED   */}\par
50 {\cf20 /*#define HAL_I2S_MODULE_ENABLED   */}\par
51 {\cf20 /*#define HAL_IRDA_MODULE_ENABLED   */}\par
52 {\cf20 /*#define HAL_IWDG_MODULE_ENABLED   */}\par
53 {\cf20 /*#define HAL_NOR_MODULE_ENABLED   */}\par
54 {\cf20 /*#define HAL_NAND_MODULE_ENABLED   */}\par
55 {\cf20 /*#define HAL_PCCARD_MODULE_ENABLED   */}\par
56 {\cf20 /*#define HAL_PCD_MODULE_ENABLED   */}\par
57 {\cf20 /*#define HAL_HCD_MODULE_ENABLED   */}\par
58 {\cf20 /*#define HAL_PWR_MODULE_ENABLED   */}\par
59 {\cf20 /*#define HAL_RCC_MODULE_ENABLED   */}\par
60 {\cf20 /*#define HAL_RTC_MODULE_ENABLED   */}\par
61 {\cf20 /*#define HAL_SD_MODULE_ENABLED   */}\par
62 {\cf20 /*#define HAL_MMC_MODULE_ENABLED   */}\par
63 {\cf20 /*#define HAL_SDRAM_MODULE_ENABLED   */}\par
64 {\cf20 /*#define HAL_SMARTCARD_MODULE_ENABLED   */}\par
65 {\cf20 /*#define HAL_SPI_MODULE_ENABLED   */}\par
66 {\cf20 /*#define HAL_SRAM_MODULE_ENABLED   */}\par
67 {\cf21 #define HAL_TIM_MODULE_ENABLED}\par
68 {\cf20 /*#define HAL_UART_MODULE_ENABLED   */}\par
69 {\cf20 /*#define HAL_USART_MODULE_ENABLED   */}\par
70 {\cf20 /*#define HAL_WWDG_MODULE_ENABLED   */}\par
71 \par
72 {\cf21 #define HAL_CORTEX_MODULE_ENABLED}\par
73 {\cf21 #define HAL_DMA_MODULE_ENABLED}\par
74 {\cf21 #define HAL_FLASH_MODULE_ENABLED}\par
75 {\cf21 #define HAL_EXTI_MODULE_ENABLED}\par
76 {\cf21 #define HAL_GPIO_MODULE_ENABLED}\par
77 {\cf21 #define HAL_PWR_MODULE_ENABLED}\par
78 {\cf21 #define HAL_RCC_MODULE_ENABLED}\par
79 \par
80 {\cf20 /* ########################## Oscillator Values adaptation ####################*/}\par
86 {\cf21 #if !defined  (HSE_VALUE)}\par
87 {\cf21   #define HSE_VALUE    8000000U }\par
88 {\cf21 #endif }{\cf20 /* HSE_VALUE */}{\cf21 }\par
89 \par
90 {\cf21 #if !defined  (HSE_STARTUP_TIMEOUT)}\par
91 {\cf21   #define HSE_STARTUP_TIMEOUT    100U   }\par
92 {\cf21 #endif }{\cf20 /* HSE_STARTUP_TIMEOUT */}{\cf21 }\par
93 \par
99 {\cf21 #if !defined  (HSI_VALUE)}\par
100 {\cf21   #define HSI_VALUE    8000000U }\par
101 {\cf21 #endif }{\cf20 /* HSI_VALUE */}{\cf21 }\par
102 \par
106 {\cf21 #if !defined  (LSI_VALUE)}\par
107 {\cf21  #define LSI_VALUE               40000U    }\par
108 {\cf21 #endif }{\cf20 /* LSI_VALUE */}{\cf21                      }\par
116 {\cf21 #if !defined  (LSE_VALUE)}\par
117 {\cf21   #define LSE_VALUE    32768U }\par
118 {\cf21 #endif }{\cf20 /* LSE_VALUE */}{\cf21 }\par
119 \par
120 {\cf21 #if !defined  (LSE_STARTUP_TIMEOUT)}\par
121 {\cf21   #define LSE_STARTUP_TIMEOUT    5000U   }\par
122 {\cf21 #endif }{\cf20 /* LSE_STARTUP_TIMEOUT */}{\cf21 }\par
123 \par
124 {\cf20 /* Tip: To avoid modifying this file each time you need to use different HSE,}\par
125 {\cf20    ===  you can define the HSE value in your toolchain compiler preprocessor. */}\par
126 \par
127 {\cf20 /* ########################### System Configuration ######################### */}\par
131 {\cf21 #define  VDD_VALUE                    3300U }\par
132 {\cf21 #define  TICK_INT_PRIORITY            15U    }\par
133 {\cf21 #define  USE_RTOS                     0U}\par
134 {\cf21 #define  PREFETCH_ENABLE              1U}\par
135 \par
136 {\cf21 #define  USE_HAL_ADC_REGISTER_CALLBACKS         0U }{\cf20 /* ADC register callback disabled       */}{\cf21 }\par
137 {\cf21 #define  USE_HAL_CAN_REGISTER_CALLBACKS         0U }{\cf20 /* CAN register callback disabled       */}{\cf21 }\par
138 {\cf21 #define  USE_HAL_CEC_REGISTER_CALLBACKS         0U }{\cf20 /* CEC register callback disabled       */}{\cf21 }\par
139 {\cf21 #define  USE_HAL_DAC_REGISTER_CALLBACKS         0U }{\cf20 /* DAC register callback disabled       */}{\cf21 }\par
140 {\cf21 #define  USE_HAL_ETH_REGISTER_CALLBACKS         0U }{\cf20 /* ETH register callback disabled       */}{\cf21 }\par
141 {\cf21 #define  USE_HAL_HCD_REGISTER_CALLBACKS         0U }{\cf20 /* HCD register callback disabled       */}{\cf21 }\par
142 {\cf21 #define  USE_HAL_I2C_REGISTER_CALLBACKS         0U }{\cf20 /* I2C register callback disabled       */}{\cf21 }\par
143 {\cf21 #define  USE_HAL_I2S_REGISTER_CALLBACKS         0U }{\cf20 /* I2S register callback disabled       */}{\cf21 }\par
144 {\cf21 #define  USE_HAL_MMC_REGISTER_CALLBACKS         0U }{\cf20 /* MMC register callback disabled       */}{\cf21 }\par
145 {\cf21 #define  USE_HAL_NAND_REGISTER_CALLBACKS        0U }{\cf20 /* NAND register callback disabled      */}{\cf21 }\par
146 {\cf21 #define  USE_HAL_NOR_REGISTER_CALLBACKS         0U }{\cf20 /* NOR register callback disabled       */}{\cf21 }\par
147 {\cf21 #define  USE_HAL_PCCARD_REGISTER_CALLBACKS      0U }{\cf20 /* PCCARD register callback disabled    */}{\cf21 }\par
148 {\cf21 #define  USE_HAL_PCD_REGISTER_CALLBACKS         0U }{\cf20 /* PCD register callback disabled       */}{\cf21 }\par
149 {\cf21 #define  USE_HAL_RTC_REGISTER_CALLBACKS         0U }{\cf20 /* RTC register callback disabled       */}{\cf21 }\par
150 {\cf21 #define  USE_HAL_SD_REGISTER_CALLBACKS          0U }{\cf20 /* SD register callback disabled        */}{\cf21 }\par
151 {\cf21 #define  USE_HAL_SMARTCARD_REGISTER_CALLBACKS   0U }{\cf20 /* SMARTCARD register callback disabled */}{\cf21 }\par
152 {\cf21 #define  USE_HAL_IRDA_REGISTER_CALLBACKS        0U }{\cf20 /* IRDA register callback disabled      */}{\cf21 }\par
153 {\cf21 #define  USE_HAL_SRAM_REGISTER_CALLBACKS        0U }{\cf20 /* SRAM register callback disabled      */}{\cf21 }\par
154 {\cf21 #define  USE_HAL_SPI_REGISTER_CALLBACKS         0U }{\cf20 /* SPI register callback disabled       */}{\cf21 }\par
155 {\cf21 #define  USE_HAL_TIM_REGISTER_CALLBACKS         0U }{\cf20 /* TIM register callback disabled       */}{\cf21 }\par
156 {\cf21 #define  USE_HAL_UART_REGISTER_CALLBACKS        0U }{\cf20 /* UART register callback disabled      */}{\cf21 }\par
157 {\cf21 #define  USE_HAL_USART_REGISTER_CALLBACKS       0U }{\cf20 /* USART register callback disabled     */}{\cf21 }\par
158 {\cf21 #define  USE_HAL_WWDG_REGISTER_CALLBACKS        0U }{\cf20 /* WWDG register callback disabled      */}{\cf21 }\par
159 \par
160 {\cf20 /* ########################## Assert Selection ############################## */}\par
165 {\cf20 /* #define USE_FULL_ASSERT    1U */}\par
166 \par
167 {\cf20 /* ################## Ethernet peripheral configuration ##################### */}\par
168 \par
169 {\cf20 /* Section 1 : Ethernet peripheral configuration */}\par
170 \par
171 {\cf20 /* MAC ADDRESS: MAC_ADDR0:MAC_ADDR1:MAC_ADDR2:MAC_ADDR3:MAC_ADDR4:MAC_ADDR5 */}\par
172 {\cf21 #define MAC_ADDR0   2U}\par
173 {\cf21 #define MAC_ADDR1   0U}\par
174 {\cf21 #define MAC_ADDR2   0U}\par
175 {\cf21 #define MAC_ADDR3   0U}\par
176 {\cf21 #define MAC_ADDR4   0U}\par
177 {\cf21 #define MAC_ADDR5   0U}\par
178 \par
179 {\cf20 /* Definition of the Ethernet driver buffers size and count */}\par
180 {\cf21 #define ETH_RX_BUF_SIZE                ETH_MAX_PACKET_SIZE }{\cf20 /* buffer size for receive               */}{\cf21 }\par
181 {\cf21 #define ETH_TX_BUF_SIZE                ETH_MAX_PACKET_SIZE }{\cf20 /* buffer size for transmit              */}{\cf21 }\par
182 {\cf21 #define ETH_RXBUFNB                    8U       }{\cf20 /* 4 Rx buffers of size ETH_RX_BUF_SIZE  */}{\cf21 }\par
183 {\cf21 #define ETH_TXBUFNB                    4U       }{\cf20 /* 4 Tx buffers of size ETH_TX_BUF_SIZE  */}{\cf21 }\par
184 \par
185 {\cf20 /* Section 2: PHY configuration section */}\par
186 \par
187 {\cf20 /* DP83848_PHY_ADDRESS Address*/}\par
188 {\cf21 #define DP83848_PHY_ADDRESS           0x01U}\par
189 {\cf20 /* PHY Reset delay these values are based on a 1 ms Systick interrupt*/}\par
190 {\cf21 #define PHY_RESET_DELAY                 0x000000FFU}\par
191 {\cf20 /* PHY Configuration delay */}\par
192 {\cf21 #define PHY_CONFIG_DELAY                0x00000FFFU}\par
193 \par
194 {\cf21 #define PHY_READ_TO                     0x0000FFFFU}\par
195 {\cf21 #define PHY_WRITE_TO                    0x0000FFFFU}\par
196 \par
197 {\cf20 /* Section 3: Common PHY Registers */}\par
198 \par
199 {\cf21 #define PHY_BCR                         ((uint16_t)0x00)    }\par
200 {\cf21 #define PHY_BSR                         ((uint16_t)0x01)    }\par
202 {\cf21 #define PHY_RESET                       ((uint16_t)0x8000)  }\par
203 {\cf21 #define PHY_LOOPBACK                    ((uint16_t)0x4000)  }\par
204 {\cf21 #define PHY_FULLDUPLEX_100M             ((uint16_t)0x2100)  }\par
205 {\cf21 #define PHY_HALFDUPLEX_100M             ((uint16_t)0x2000)  }\par
206 {\cf21 #define PHY_FULLDUPLEX_10M              ((uint16_t)0x0100)  }\par
207 {\cf21 #define PHY_HALFDUPLEX_10M              ((uint16_t)0x0000)  }\par
208 {\cf21 #define PHY_AUTONEGOTIATION             ((uint16_t)0x1000)  }\par
209 {\cf21 #define PHY_RESTART_AUTONEGOTIATION     ((uint16_t)0x0200)  }\par
210 {\cf21 #define PHY_POWERDOWN                   ((uint16_t)0x0800)  }\par
211 {\cf21 #define PHY_ISOLATE                     ((uint16_t)0x0400)  }\par
213 {\cf21 #define PHY_AUTONEGO_COMPLETE           ((uint16_t)0x0020)  }\par
214 {\cf21 #define PHY_LINKED_STATUS               ((uint16_t)0x0004)  }\par
215 {\cf21 #define PHY_JABBER_DETECTION            ((uint16_t)0x0002)  }\par
217 {\cf20 /* Section 4: Extended PHY Registers */}\par
218 {\cf21 #define PHY_SR                          ((uint16_t)0x10U)    }\par
220 {\cf21 #define PHY_SPEED_STATUS                ((uint16_t)0x0002U)  }\par
221 {\cf21 #define PHY_DUPLEX_STATUS               ((uint16_t)0x0004U)  }\par
223 {\cf20 /* ################## SPI peripheral configuration ########################## */}\par
224 \par
225 {\cf20 /* CRC FEATURE: Use to activate CRC feature inside HAL SPI Driver}\par
226 {\cf20 * Activated: CRC code is present inside driver}\par
227 {\cf20 * Deactivated: CRC code cleaned from driver}\par
228 {\cf20 */}\par
229 \par
230 {\cf21 #define USE_SPI_CRC                     0U}\par
231 \par
232 {\cf20 /* Includes ------------------------------------------------------------------*/}\par
237 {\cf21 #ifdef HAL_RCC_MODULE_ENABLED}\par
238 {\cf21 #include "stm32f1xx_hal_rcc.h"}\par
239 {\cf21 #endif }{\cf20 /* HAL_RCC_MODULE_ENABLED */}{\cf21 }\par
240 \par
241 {\cf21 #ifdef HAL_GPIO_MODULE_ENABLED}\par
242 {\cf21 #include "stm32f1xx_hal_gpio.h"}\par
243 {\cf21 #endif }{\cf20 /* HAL_GPIO_MODULE_ENABLED */}{\cf21 }\par
244 \par
245 {\cf21 #ifdef HAL_EXTI_MODULE_ENABLED}\par
246 {\cf21 #include "stm32f1xx_hal_exti.h"}\par
247 {\cf21 #endif }{\cf20 /* HAL_EXTI_MODULE_ENABLED */}{\cf21 }\par
248 \par
249 {\cf21 #ifdef HAL_DMA_MODULE_ENABLED}\par
250 {\cf21 #include "stm32f1xx_hal_dma.h"}\par
251 {\cf21 #endif }{\cf20 /* HAL_DMA_MODULE_ENABLED */}{\cf21 }\par
252 \par
253 {\cf21 #ifdef HAL_ETH_MODULE_ENABLED}\par
254 {\cf21 #include "stm32f1xx_hal_eth.h"}\par
255 {\cf21 #endif }{\cf20 /* HAL_ETH_MODULE_ENABLED */}{\cf21 }\par
256 \par
257 {\cf21 #ifdef HAL_CAN_MODULE_ENABLED}\par
258 {\cf21 #include "stm32f1xx_hal_can.h"}\par
259 {\cf21 #endif }{\cf20 /* HAL_CAN_MODULE_ENABLED */}{\cf21 }\par
260 \par
261 {\cf21 #ifdef HAL_CAN_LEGACY_MODULE_ENABLED}\par
262 {\cf21   #include "Legacy/stm32f1xx_hal_can_legacy.h"}\par
263 {\cf21 #endif }{\cf20 /* HAL_CAN_LEGACY_MODULE_ENABLED */}{\cf21 }\par
264 \par
265 {\cf21 #ifdef HAL_CEC_MODULE_ENABLED}\par
266 {\cf21 #include "stm32f1xx_hal_cec.h"}\par
267 {\cf21 #endif }{\cf20 /* HAL_CEC_MODULE_ENABLED */}{\cf21 }\par
268 \par
269 {\cf21 #ifdef HAL_CORTEX_MODULE_ENABLED}\par
270 {\cf21 #include "stm32f1xx_hal_cortex.h"}\par
271 {\cf21 #endif }{\cf20 /* HAL_CORTEX_MODULE_ENABLED */}{\cf21 }\par
272 \par
273 {\cf21 #ifdef HAL_ADC_MODULE_ENABLED}\par
274 {\cf21 #include "stm32f1xx_hal_adc.h"}\par
275 {\cf21 #endif }{\cf20 /* HAL_ADC_MODULE_ENABLED */}{\cf21 }\par
276 \par
277 {\cf21 #ifdef HAL_CRC_MODULE_ENABLED}\par
278 {\cf21 #include "stm32f1xx_hal_crc.h"}\par
279 {\cf21 #endif }{\cf20 /* HAL_CRC_MODULE_ENABLED */}{\cf21 }\par
280 \par
281 {\cf21 #ifdef HAL_DAC_MODULE_ENABLED}\par
282 {\cf21 #include "stm32f1xx_hal_dac.h"}\par
283 {\cf21 #endif }{\cf20 /* HAL_DAC_MODULE_ENABLED */}{\cf21 }\par
284 \par
285 {\cf21 #ifdef HAL_FLASH_MODULE_ENABLED}\par
286 {\cf21 #include "stm32f1xx_hal_flash.h"}\par
287 {\cf21 #endif }{\cf20 /* HAL_FLASH_MODULE_ENABLED */}{\cf21 }\par
288 \par
289 {\cf21 #ifdef HAL_SRAM_MODULE_ENABLED}\par
290 {\cf21 #include "stm32f1xx_hal_sram.h"}\par
291 {\cf21 #endif }{\cf20 /* HAL_SRAM_MODULE_ENABLED */}{\cf21 }\par
292 \par
293 {\cf21 #ifdef HAL_NOR_MODULE_ENABLED}\par
294 {\cf21 #include "stm32f1xx_hal_nor.h"}\par
295 {\cf21 #endif }{\cf20 /* HAL_NOR_MODULE_ENABLED */}{\cf21 }\par
296 \par
297 {\cf21 #ifdef HAL_I2C_MODULE_ENABLED}\par
298 {\cf21 #include "stm32f1xx_hal_i2c.h"}\par
299 {\cf21 #endif }{\cf20 /* HAL_I2C_MODULE_ENABLED */}{\cf21 }\par
300 \par
301 {\cf21 #ifdef HAL_I2S_MODULE_ENABLED}\par
302 {\cf21 #include "stm32f1xx_hal_i2s.h"}\par
303 {\cf21 #endif }{\cf20 /* HAL_I2S_MODULE_ENABLED */}{\cf21 }\par
304 \par
305 {\cf21 #ifdef HAL_IWDG_MODULE_ENABLED}\par
306 {\cf21 #include "stm32f1xx_hal_iwdg.h"}\par
307 {\cf21 #endif }{\cf20 /* HAL_IWDG_MODULE_ENABLED */}{\cf21 }\par
308 \par
309 {\cf21 #ifdef HAL_PWR_MODULE_ENABLED}\par
310 {\cf21 #include "stm32f1xx_hal_pwr.h"}\par
311 {\cf21 #endif }{\cf20 /* HAL_PWR_MODULE_ENABLED */}{\cf21 }\par
312 \par
313 {\cf21 #ifdef HAL_RTC_MODULE_ENABLED}\par
314 {\cf21 #include "stm32f1xx_hal_rtc.h"}\par
315 {\cf21 #endif }{\cf20 /* HAL_RTC_MODULE_ENABLED */}{\cf21 }\par
316 \par
317 {\cf21 #ifdef HAL_PCCARD_MODULE_ENABLED}\par
318 {\cf21 #include "stm32f1xx_hal_pccard.h"}\par
319 {\cf21 #endif }{\cf20 /* HAL_PCCARD_MODULE_ENABLED */}{\cf21 }\par
320 \par
321 {\cf21 #ifdef HAL_SD_MODULE_ENABLED}\par
322 {\cf21 #include "stm32f1xx_hal_sd.h"}\par
323 {\cf21 #endif }{\cf20 /* HAL_SD_MODULE_ENABLED */}{\cf21 }\par
324 \par
325 {\cf21 #ifdef HAL_NAND_MODULE_ENABLED}\par
326 {\cf21 #include "stm32f1xx_hal_nand.h"}\par
327 {\cf21 #endif }{\cf20 /* HAL_NAND_MODULE_ENABLED */}{\cf21 }\par
328 \par
329 {\cf21 #ifdef HAL_SPI_MODULE_ENABLED}\par
330 {\cf21 #include "stm32f1xx_hal_spi.h"}\par
331 {\cf21 #endif }{\cf20 /* HAL_SPI_MODULE_ENABLED */}{\cf21 }\par
332 \par
333 {\cf21 #ifdef HAL_TIM_MODULE_ENABLED}\par
334 {\cf21 #include "stm32f1xx_hal_tim.h"}\par
335 {\cf21 #endif }{\cf20 /* HAL_TIM_MODULE_ENABLED */}{\cf21 }\par
336 \par
337 {\cf21 #ifdef HAL_UART_MODULE_ENABLED}\par
338 {\cf21 #include "stm32f1xx_hal_uart.h"}\par
339 {\cf21 #endif }{\cf20 /* HAL_UART_MODULE_ENABLED */}{\cf21 }\par
340 \par
341 {\cf21 #ifdef HAL_USART_MODULE_ENABLED}\par
342 {\cf21 #include "stm32f1xx_hal_usart.h"}\par
343 {\cf21 #endif }{\cf20 /* HAL_USART_MODULE_ENABLED */}{\cf21 }\par
344 \par
345 {\cf21 #ifdef HAL_IRDA_MODULE_ENABLED}\par
346 {\cf21 #include "stm32f1xx_hal_irda.h"}\par
347 {\cf21 #endif }{\cf20 /* HAL_IRDA_MODULE_ENABLED */}{\cf21 }\par
348 \par
349 {\cf21 #ifdef HAL_SMARTCARD_MODULE_ENABLED}\par
350 {\cf21 #include "stm32f1xx_hal_smartcard.h"}\par
351 {\cf21 #endif }{\cf20 /* HAL_SMARTCARD_MODULE_ENABLED */}{\cf21 }\par
352 \par
353 {\cf21 #ifdef HAL_WWDG_MODULE_ENABLED}\par
354 {\cf21 #include "stm32f1xx_hal_wwdg.h"}\par
355 {\cf21 #endif }{\cf20 /* HAL_WWDG_MODULE_ENABLED */}{\cf21 }\par
356 \par
357 {\cf21 #ifdef HAL_PCD_MODULE_ENABLED}\par
358 {\cf21 #include "stm32f1xx_hal_pcd.h"}\par
359 {\cf21 #endif }{\cf20 /* HAL_PCD_MODULE_ENABLED */}{\cf21 }\par
360 \par
361 {\cf21 #ifdef HAL_HCD_MODULE_ENABLED}\par
362 {\cf21 #include "stm32f1xx_hal_hcd.h"}\par
363 {\cf21 #endif }{\cf20 /* HAL_HCD_MODULE_ENABLED */}{\cf21 }\par
364 \par
365 {\cf21 #ifdef HAL_MMC_MODULE_ENABLED}\par
366 {\cf21 #include "stm32f1xx_hal_mmc.h"}\par
367 {\cf21 #endif }{\cf20 /* HAL_MMC_MODULE_ENABLED */}{\cf21 }\par
368 \par
369 {\cf20 /* Exported macro ------------------------------------------------------------*/}\par
370 {\cf21 #ifdef  USE_FULL_ASSERT}\par
379 {\cf21 #define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__))}\par
380 {\cf20 /* Exported functions ------------------------------------------------------- */}\par
381 {\cf18 void} assert_failed(uint8_t* file, uint32_t line);\par
382 {\cf21 #else}\par
383 {\cf21 #define assert_param(expr) ((void)0U)}\par
384 {\cf21 #endif }{\cf20 /* USE_FULL_ASSERT */}{\cf21 }\par
385 \par
386 {\cf21 #ifdef __cplusplus}\par
387 \}\par
388 {\cf21 #endif}\par
389 \par
390 {\cf21 #endif }{\cf20 /* __STM32F1xx_HAL_CONF_H */}{\cf21 }\par
391 \par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/STM32/testADC_cubemx/Core/Inc/stm32f1xx_it.h File Reference\par \pard\plain 
{\tc\tcl2 \v C:/STM32/testADC_cubemx/Core/Inc/stm32f1xx_it.h}
{\xe \v C:/STM32/testADC_cubemx/Core/Inc/stm32f1xx_it.h}
{\bkmkstart AAAAAAAADS}
{\bkmkend AAAAAAAADS}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This file contains the headers of the interrupt handlers. }}\par
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b NMI_Handler} (void){\bkmkstart AAAAAAAADT}
{\bkmkend AAAAAAAADT}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles Non maskable interrupt. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b HardFault_Handler} (void){\bkmkstart AAAAAAAADU}
{\bkmkend AAAAAAAADU}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles Hard fault interrupt. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b MemManage_Handler} (void){\bkmkstart AAAAAAAADV}
{\bkmkend AAAAAAAADV}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles Memory management fault. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b BusFault_Handler} (void){\bkmkstart AAAAAAAADW}
{\bkmkend AAAAAAAADW}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles Prefetch fault, memory access fault. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b UsageFault_Handler} (void){\bkmkstart AAAAAAAADX}
{\bkmkend AAAAAAAADX}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles Undefined instruction or illegal state. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b SVC_Handler} (void){\bkmkstart AAAAAAAADY}
{\bkmkend AAAAAAAADY}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles System service call via SWI instruction. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b DebugMon_Handler} (void){\bkmkstart AAAAAAAADZ}
{\bkmkend AAAAAAAADZ}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles Debug monitor. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b PendSV_Handler} (void){\bkmkstart AAAAAAAAEA}
{\bkmkend AAAAAAAAEA}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles Pendable request for system service. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b SysTick_Handler} (void){\bkmkstart AAAAAAAAEB}
{\bkmkend AAAAAAAAEB}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles System tick timer. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b DMA1_Channel1_IRQHandler} (void){\bkmkstart AAAAAAAAEC}
{\bkmkend AAAAAAAAEC}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles DMA1 channel1 global interrupt. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b TIM4_IRQHandler} (void){\bkmkstart AAAAAAAAED}
{\bkmkend AAAAAAAAED}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles TIM4 global interrupt. }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This file contains the headers of the interrupt handlers. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Attention\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\par
}}Copyright (c) 2023 STMicroelectronics. All rights reserved.\par
This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. \par
}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
stm32f1xx_it.h\par \pard\plain 
{\tc\tcl2 \v C:/STM32/testADC_cubemx/Core/Inc/stm32f1xx_it.h}
{\xe \v C:/STM32/testADC_cubemx/Core/Inc/stm32f1xx_it.h}
{\bkmkstart AAAAAAAAAD}
{\bkmkend AAAAAAAAAD}
Go to the documentation of this file.{
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 1 {\cf20 /* USER CODE BEGIN Header */}\par
18 {\cf20 /* USER CODE END Header */}\par
19 \par
20 {\cf20 /* Define to prevent recursive inclusion -------------------------------------*/}\par
21 {\cf21 #ifndef __STM32F1xx_IT_H}\par
22 {\cf21 #define __STM32F1xx_IT_H}\par
23 \par
24 {\cf21 #ifdef __cplusplus}\par
25  {\cf17 extern} {\cf22 "C"} \{\par
26 {\cf21 #endif}\par
27 \par
28 {\cf20 /* Private includes ----------------------------------------------------------*/}\par
29 {\cf20 /* USER CODE BEGIN Includes */}\par
30 \par
31 {\cf20 /* USER CODE END Includes */}\par
32 \par
33 {\cf20 /* Exported types ------------------------------------------------------------*/}\par
34 {\cf20 /* USER CODE BEGIN ET */}\par
35 \par
36 {\cf20 /* USER CODE END ET */}\par
37 \par
38 {\cf20 /* Exported constants --------------------------------------------------------*/}\par
39 {\cf20 /* USER CODE BEGIN EC */}\par
40 \par
41 {\cf20 /* USER CODE END EC */}\par
42 \par
43 {\cf20 /* Exported macro ------------------------------------------------------------*/}\par
44 {\cf20 /* USER CODE BEGIN EM */}\par
45 \par
46 {\cf20 /* USER CODE END EM */}\par
47 \par
48 {\cf20 /* Exported functions prototypes ---------------------------------------------*/}\par
49 {\cf18 void} NMI_Handler({\cf18 void});\par
50 {\cf18 void} HardFault_Handler({\cf18 void});\par
51 {\cf18 void} MemManage_Handler({\cf18 void});\par
52 {\cf18 void} BusFault_Handler({\cf18 void});\par
53 {\cf18 void} UsageFault_Handler({\cf18 void});\par
54 {\cf18 void} SVC_Handler({\cf18 void});\par
55 {\cf18 void} DebugMon_Handler({\cf18 void});\par
56 {\cf18 void} PendSV_Handler({\cf18 void});\par
57 {\cf18 void} SysTick_Handler({\cf18 void});\par
58 {\cf18 void} DMA1_Channel1_IRQHandler({\cf18 void});\par
59 {\cf18 void} TIM4_IRQHandler({\cf18 void});\par
60 {\cf20 /* USER CODE BEGIN EFP */}\par
61 \par
62 {\cf20 /* USER CODE END EFP */}\par
63 \par
64 {\cf21 #ifdef __cplusplus}\par
65 \}\par
66 {\cf21 #endif}\par
67 \par
68 {\cf21 #endif }{\cf20 /* __STM32F1xx_IT_H */}{\cf21 }\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/STM32/testADC_cubemx/Core/Src/main.c File Reference\par \pard\plain 
{\tc\tcl2 \v C:/STM32/testADC_cubemx/Core/Src/main.c}
{\xe \v C:/STM32/testADC_cubemx/Core/Src/main.c}
{\bkmkstart AAAAAAAAEE}
{\bkmkend AAAAAAAAEE}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
: Main program body }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "main.h"}\par
{\f2 #include <stdio.h>}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Data Structures\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
struct {\b __FILE}}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macros\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b ITM_Port8}(n)\~ (*((volatile unsigned char *)(0xE0000000+4*n))){\bkmkstart AAAAAAAAEF}
{\bkmkend AAAAAAAAEF}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b ITM_Port16}(n)\~ (*((volatile unsigned short*)(0xE0000000+4*n))){\bkmkstart AAAAAAAAEG}
{\bkmkend AAAAAAAAEG}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b ITM_Port32}(n)\~ (*((volatile unsigned long *)(0xE0000000+4*n))){\bkmkstart AAAAAAAAEH}
{\bkmkend AAAAAAAAEH}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b DEMCR}\~ (*((volatile unsigned long *)(0xE000EDFC))){\bkmkstart AAAAAAAAEI}
{\bkmkend AAAAAAAAEI}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

#define {\b TRCENA}\~ 0x01000000{\bkmkstart AAAAAAAAEJ}
{\bkmkend AAAAAAAAEJ}
\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SystemClock_Config} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
System Clock Configuration. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

int {\b fputc} (int ch, FILE *f){\bkmkstart AAAAAAAAEK}
{\bkmkend AAAAAAAAEK}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
int {\b main} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The application entry point. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b HAL_ADC_ConvCpltCallback} (ADC_HandleTypeDef *hadc)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'A4\'D1\'83\'D0\'BD\'D0\'BA\'D1\'86\'D0\'B8\'D1\'8F \'D0\'B2\'D1\'8B\'D1\'81\'D1\'82\'D0\'B0\'D0\'B2\'D0\'BB\'D0\'B5\'D0\'BD\'D0\'B8\'D1\'8F \'D1\'84\'D0\'BB\'D0\'B0\'D0\'B3\'D0\'B0 \'D0\'B7\'D0\'B0\'D0\'B2\'D0\'B5\'D1\'80\'D1\'88\'D0\'B5\'D0\'BD\'D0\'B8\'D1\'8F \'D1\'81\'D0\'B1\'D0\'BE\'D1\'80\'D0\'B0 \'D1\'81\'D1\'8B\'D1\'80\'D1\'8B\'D1\'85 \'D0\'B4\'D0\'B0\'D0\'BD\'D0\'BD\'D1\'8B\'D1\'85 \'D1\'81 \'D0\'90\'D0\'A6\'D0\'9F \'D0\'BF\'D1\'80\'D0\'B8 \'D0\'BF\'D0\'BE\'D0\'BC\'D0\'BE\'D1\'89\'D0\'B8 \'D0\'9F\'D0\'94\'D0\'9F \'D0\'B8\'D1\'81\'D0\'BF\'D0\'BE\'D0\'BB\'D1\'8C\'D0\'B7\'D1\'83\'D1\'8F \'D0\'B1\'D0\'B8\'D0\'B1\'D0\'BB\'D0\'B8\'D0\'BE\'D1\'82\'D0\'B5\'D0\'BA\'D1\'83 HAL. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b Error_Handler} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function is executed in case of error occurrence. }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

TIM_HandleTypeDef {\b htim2}{\bkmkstart AAAAAAAAEL}
{\bkmkend AAAAAAAAEL}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'A2\'D0\'B0\'D0\'B9\'D0\'BC\'D0\'B5\'D1\'80 \'D0\'B4\'D0\'BB\'D1\'8F \'D0\'A8\'D0\'98\'D0\'9C }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

TIM_HandleTypeDef {\b htim4}{\bkmkstart AAAAAAAAEM}
{\bkmkend AAAAAAAAEM}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'A2\'D0\'B0\'D0\'B9\'D0\'BC\'D0\'B5\'D1\'80 \'D0\'B4\'D0\'BB\'D1\'8F \'D0\'B7\'D0\'B0\'D0\'BF\'D1\'83\'D1\'81\'D0\'BA\'D0\'B0 \'D0\'90\'D0\'A6\'D0\'9F }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint16_t {\b adcData} [{\b ADC_SAMPLES}]{\bkmkstart AAAAAAAAEN}
{\bkmkend AAAAAAAAEN}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'BC\'D0\'B0\'D1\'81\'D1\'81\'D0\'B8\'D0\'B2 \'D1\'81\'D1\'8B\'D1\'80\'D1\'8B\'D1\'85 \'D0\'B4\'D0\'B0\'D0\'BD\'D0\'BD\'D1\'8B\'D1\'85 \'D1\'81 \'D0\'90\'D0\'A6\'D0\'9F }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint32_t {\b adcAVG}{\bkmkstart AAAAAAAAEO}
{\bkmkend AAAAAAAAEO}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'81\'D1\'80\'D0\'B5\'D0\'B4\'D0\'BD\'D0\'B5\'D0\'B5 \'D0\'B7\'D0\'BD\'D0\'B0\'D1\'87\'D0\'B5\'D0\'BD\'D0\'B8\'D0\'B5 \'D1\'81\'D1\'8B\'D1\'80\'D1\'8B\'D1\'85 \'D0\'B4\'D0\'B0\'D0\'BD\'D0\'BD\'D1\'8B\'D1\'85 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint32_t {\b adcVoltage}{\bkmkstart AAAAAAAAEP}
{\bkmkend AAAAAAAAEP}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'BD\'D0\'B0\'D0\'BF\'D1\'80\'D1\'8F\'D0\'B6\'D0\'B5\'D0\'BD\'D0\'B8\'D0\'B5 \'D0\'B2 \'D0\'BC\'D0\'92 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint8_t {\b flg25ms}{\bkmkstart AAAAAAAAEQ}
{\bkmkend AAAAAAAAEQ}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'84\'D0\'BB\'D0\'B0\'D0\'B3 25\'D0\'BC\'D1\'81 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint32_t {\b adcSum1sec}{\bkmkstart AAAAAAAAER}
{\bkmkend AAAAAAAAER}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'81\'D1\'83\'D0\'BC\'D0\'BC\'D0\'B0 \'D0\'BD\'D0\'B0\'D0\'BF\'D1\'80\'D1\'8F\'D0\'B6\'D0\'B5\'D0\'BD\'D0\'B8\'D0\'B9 \'D0\'B2 \'D0\'BC\'D0\'B2 \'D0\'B7\'D0\'B0 1 \'D1\'81\'D0\'B5\'D0\'BA }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint8_t {\b cnt25ms}{\bkmkstart AAAAAAAAES}
{\bkmkend AAAAAAAAES}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D1\'81\'D1\'87\'D0\'B5\'D1\'82\'D1\'87\'D0\'B8\'D0\'BA \'D0\'BA\'D0\'BE\'D0\'BB-\'D0\'B2\'D0\'B0 25\'D0\'BC\'D1\'81 }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

FILE {\b __stdout}{\bkmkstart AAAAAAAAET}
{\bkmkend AAAAAAAAET}
\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

FILE {\b __stdin}{\bkmkstart AAAAAAAAEU}
{\bkmkend AAAAAAAAEU}
\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
: Main program body \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Attention\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\par
}}Copyright (c) 2023 STMicroelectronics. All rights reserved.\par
This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v Error_Handler\:main.c}
{\xe \v main.c\:Error_Handler}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void Error_Handler (void )}}
\par
{\bkmkstart AAAAAAAAEV}
{\bkmkend AAAAAAAAEV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function is executed in case of error occurrence. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Return values\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i None} \cell }{\cell }
{\row }
}
}}
{\xe \v HAL_ADC_ConvCpltCallback\:main.c}
{\xe \v main.c\:HAL_ADC_ConvCpltCallback}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void HAL_ADC_ConvCpltCallback (ADC_HandleTypeDef *  {\i hadc})}}
\par
{\bkmkstart AAAAAAAAEW}
{\bkmkend AAAAAAAAEW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'A4\'D1\'83\'D0\'BD\'D0\'BA\'D1\'86\'D0\'B8\'D1\'8F \'D0\'B2\'D1\'8B\'D1\'81\'D1\'82\'D0\'B0\'D0\'B2\'D0\'BB\'D0\'B5\'D0\'BD\'D0\'B8\'D1\'8F \'D1\'84\'D0\'BB\'D0\'B0\'D0\'B3\'D0\'B0 \'D0\'B7\'D0\'B0\'D0\'B2\'D0\'B5\'D1\'80\'D1\'88\'D0\'B5\'D0\'BD\'D0\'B8\'D1\'8F \'D1\'81\'D0\'B1\'D0\'BE\'D1\'80\'D0\'B0 \'D1\'81\'D1\'8B\'D1\'80\'D1\'8B\'D1\'85 \'D0\'B4\'D0\'B0\'D0\'BD\'D0\'BD\'D1\'8B\'D1\'85 \'D1\'81 \'D0\'90\'D0\'A6\'D0\'9F \'D0\'BF\'D1\'80\'D0\'B8 \'D0\'BF\'D0\'BE\'D0\'BC\'D0\'BE\'D1\'89\'D0\'B8 \'D0\'9F\'D0\'94\'D0\'9F \'D0\'B8\'D1\'81\'D0\'BF\'D0\'BE\'D0\'BB\'D1\'8C\'D0\'B7\'D1\'83\'D1\'8F \'D0\'B1\'D0\'B8\'D0\'B1\'D0\'BB\'D0\'B8\'D0\'BE\'D1\'82\'D0\'B5\'D0\'BA\'D1\'83 HAL. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i *hadc} \cell }{\'D1\'83\'D0\'BA\'D0\'B0\'D0\'B7\'D0\'B0\'D1\'82\'D0\'B5\'D0\'BB\'D1\'8C \'D0\'BD\'D0\'B0 \'D0\'90\'D0\'A6\'D0\'9F \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Returns\par}\pard\plain \s82\li720\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\par
}}}}
{\xe \v main\:main.c}
{\xe \v main.c\:main}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
int main (void )}}
\par
{\bkmkstart AAAAAAAAEX}
{\bkmkend AAAAAAAAEX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
The application entry point. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Return values\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i int} \cell }{\cell }
{\row }
}
}}
{\xe \v SystemClock_Config\:main.c}
{\xe \v main.c\:SystemClock_Config}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void SystemClock_Config (void )}}
\par
{\bkmkstart AAAAAAAAEY}
{\bkmkend AAAAAAAAEY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
System Clock Configuration. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Return values\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i None} \cell }{\cell }
{\row }
}
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Initializes the RCC Oscillators according to the specified parameters in the RCC_OscInitTypeDef structure.\par
Initializes the CPU, AHB and APB buses clocks\par
}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/STM32/testADC_cubemx/Core/Src/stm32f1xx_hal_msp.c File Reference\par \pard\plain 
{\tc\tcl2 \v C:/STM32/testADC_cubemx/Core/Src/stm32f1xx_hal_msp.c}
{\xe \v C:/STM32/testADC_cubemx/Core/Src/stm32f1xx_hal_msp.c}
{\bkmkstart AAAAAAAAEZ}
{\bkmkend AAAAAAAAEZ}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This file provides code for the MSP Initialization and de-Initialization codes. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "main.h"}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b HAL_TIM_MspPostInit} (TIM_HandleTypeDef *htim)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b HAL_MspInit} (void)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b HAL_TIM_Base_MspInit} (TIM_HandleTypeDef *htim_base)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TIM_Base MSP Initialization This function configures the hardware resources used in this example. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b HAL_TIM_Base_MspDeInit} (TIM_HandleTypeDef *htim_base)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TIM_Base MSP De-Initialization This function freeze the hardware resources used in this example. }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This file provides code for the MSP Initialization and de-Initialization codes. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Attention\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\par
}}Copyright (c) 2023 STMicroelectronics. All rights reserved.\par
This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. \par
}}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Function Documentation\par
\pard\plain 
{\xe \v HAL_MspInit\:stm32f1xx_hal_msp.c}
{\xe \v stm32f1xx_hal_msp.c\:HAL_MspInit}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void HAL_MspInit (void )}}
\par
{\bkmkstart AAAAAAAAFA}
{\bkmkend AAAAAAAAFA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Initializes the Global MSP. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
NOJTAG: JTAG-DP Disabled and SW-DP Enabled\par
}}
{\xe \v HAL_TIM_Base_MspDeInit\:stm32f1xx_hal_msp.c}
{\xe \v stm32f1xx_hal_msp.c\:HAL_TIM_Base_MspDeInit}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void HAL_TIM_Base_MspDeInit (TIM_HandleTypeDef *  {\i htim_base})}}
\par
{\bkmkstart AAAAAAAAFB}
{\bkmkend AAAAAAAAFB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TIM_Base MSP De-Initialization This function freeze the hardware resources used in this example. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i htim_base} \cell }{TIM_Base handle pointer \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Return values\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i None} \cell }{\cell }
{\row }
}
}}
{\xe \v HAL_TIM_Base_MspInit\:stm32f1xx_hal_msp.c}
{\xe \v stm32f1xx_hal_msp.c\:HAL_TIM_Base_MspInit}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void HAL_TIM_Base_MspInit (TIM_HandleTypeDef *  {\i htim_base})}}
\par
{\bkmkstart AAAAAAAAFC}
{\bkmkend AAAAAAAAFC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TIM_Base MSP Initialization This function configures the hardware resources used in this example. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
{\par
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Parameters\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i htim_base} \cell }{TIM_Base handle pointer \cell }
{\row }
}
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Return values\par}
\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid \trowd \trgaph108\trleft426\tblind426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx2187
\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr \brdrs\brdrw10\brdrcf15 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{{\i None} \cell }{\cell }
{\row }
}
}}
{\xe \v HAL_TIM_MspPostInit\:stm32f1xx_hal_msp.c}
{\xe \v stm32f1xx_hal_msp.c\:HAL_TIM_MspPostInit}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void HAL_TIM_MspPostInit (TIM_HandleTypeDef *  {\i htim})}}
\par
{\bkmkstart AAAAAAAAFD}
{\bkmkend AAAAAAAAFD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
TIM2 GPIO Configuration PA2 ---\'97> TIM2_CH3\par
}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/STM32/testADC_cubemx/Core/Src/stm32f1xx_it.c File Reference\par \pard\plain 
{\tc\tcl2 \v C:/STM32/testADC_cubemx/Core/Src/stm32f1xx_it.c}
{\xe \v C:/STM32/testADC_cubemx/Core/Src/stm32f1xx_it.c}
{\bkmkstart AAAAAAAAFE}
{\bkmkend AAAAAAAAFE}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Interrupt Service Routines. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "main.h"}\par
{\f2 #include "stm32f1xx_it.h"}\par
{\f2 #include "stm32f1xx_ll_adc.h"}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b NMI_Handler} (void){\bkmkstart AAAAAAAAFF}
{\bkmkend AAAAAAAAFF}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles Non maskable interrupt. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b HardFault_Handler} (void){\bkmkstart AAAAAAAAFG}
{\bkmkend AAAAAAAAFG}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles Hard fault interrupt. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b MemManage_Handler} (void){\bkmkstart AAAAAAAAFH}
{\bkmkend AAAAAAAAFH}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles Memory management fault. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b BusFault_Handler} (void){\bkmkstart AAAAAAAAFI}
{\bkmkend AAAAAAAAFI}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles Prefetch fault, memory access fault. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b UsageFault_Handler} (void){\bkmkstart AAAAAAAAFJ}
{\bkmkend AAAAAAAAFJ}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles Undefined instruction or illegal state. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b SVC_Handler} (void){\bkmkstart AAAAAAAAFK}
{\bkmkend AAAAAAAAFK}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles System service call via SWI instruction. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b DebugMon_Handler} (void){\bkmkstart AAAAAAAAFL}
{\bkmkend AAAAAAAAFL}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles Debug monitor. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b PendSV_Handler} (void){\bkmkstart AAAAAAAAFM}
{\bkmkend AAAAAAAAFM}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles Pendable request for system service. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b SysTick_Handler} (void){\bkmkstart AAAAAAAAFN}
{\bkmkend AAAAAAAAFN}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles System tick timer. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b DMA1_Channel1_IRQHandler} (void){\bkmkstart AAAAAAAAFO}
{\bkmkend AAAAAAAAFO}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles DMA1 channel1 global interrupt. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

void {\b TIM4_IRQHandler} (void){\bkmkstart AAAAAAAAFP}
{\bkmkend AAAAAAAAFP}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
This function handles TIM4 global interrupt. }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

TIM_HandleTypeDef {\b htim4}{\bkmkstart AAAAAAAAFQ}
{\bkmkend AAAAAAAAFQ}
\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\'D0\'A2\'D0\'B0\'D0\'B9\'D0\'BC\'D0\'B5\'D1\'80 \'D0\'B4\'D0\'BB\'D1\'8F \'D0\'B7\'D0\'B0\'D0\'BF\'D1\'83\'D1\'81\'D0\'BA\'D0\'B0 \'D0\'90\'D0\'A6\'D0\'9F }{
}\par
}\par}
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Interrupt Service Routines. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Attention\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\par
}}Copyright (c) 2023 STMicroelectronics. All rights reserved.\par
This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. \par
}}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
C:/STM32/testADC_cubemx/Core/Src/system_stm32f1xx.c File Reference\par \pard\plain 
{\tc\tcl2 \v C:/STM32/testADC_cubemx/Core/Src/system_stm32f1xx.c}
{\xe \v C:/STM32/testADC_cubemx/Core/Src/system_stm32f1xx.c}
{\bkmkstart AAAAAAAAFR}
{\bkmkend AAAAAAAAFR}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CMSIS Cortex-M3 Device Peripheral Access Layer System Source File. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "stm32f1xx.h"}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Macros\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b HSE_VALUE}\~ 8000000U\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b HSI_VALUE}\~ 8000000U\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Functions\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SystemInit} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Setup the microcontroller system Initialize the Embedded Flash Interface, the PLL and update the SystemCoreClock variable. }{
}\par
}\par}
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b SystemCoreClockUpdate} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters. }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

uint32_t {\b SystemCoreClock} = 16000000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

const uint8_t {\b AHBPrescTable} [16U] = \{0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9\}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 

const uint8_t {\b APBPrescTable} [8U] = \{0, 0, 0, 0, 1, 2, 3, 4\}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Detailed Description\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
CMSIS Cortex-M3 Device Peripheral Access Layer System Source File. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Author\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
MCD Application Team \par
}}{
\par
\pard\plain \s140\fi-360\li360\widctlpar\fs20\cgrid 
1.\tab This file provides two functions and one global variable to be called from user application:{
\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b SystemInit()}: Setups the system clock (System clock source, PLL Multiplier factors, AHB/APBx prescalers and Flash settings). This function is called at startup just after reset and before branch to main program. This call is made inside the "startup_stm32f1xx_xx.s" file.\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
SystemCoreClock variable: Contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.\par
\pard\plain \s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
{\b SystemCoreClockUpdate()}: Updates the variable SystemCoreClock and must be called whenever the core clock is changed during program execution.\par}
\pard\plain \s140\fi-360\li360\widctlpar\fs20\cgrid 
2.\tab After each device reset the HSI (8 MHz) is used as system clock source. Then {\b SystemInit()} function is called, in "startup_stm32f1xx_xx.s" file, to configure the system clock before to branch to main program.\par
\pard\plain \s140\fi-360\li360\widctlpar\fs20\cgrid 
3.\tab The default value of HSE crystal is set to 8 MHz (or 25 MHz, depending on the product used), refer to "HSE_VALUE". When HSE is used as system clock source, directly or through PLL, and you are using different crystal you have to adapt the HSE value to your own configuration.\par}
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs20\cgrid 
Attention\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
\par
}}{\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid {\tc\tcl2 {\qc \'A9 Copyright (c) 2017 STMicroelectronics. All rights reserved.} } \par}
This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause \par
}}

\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid Index\par 
\pard\plain 
{\tc \v Index}
{\field\fldedit {\*\fldinst INDEX \\c2 \\*MERGEFORMAT}{\fldrslt INDEX}}
}
