//=- RASMISelDAGToDAG.h - A dag to dag inst selector for RASM ---===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file defines an instruction selector for the RASM target.
//
//===----------------------------------------------------------------------===//

#ifndef LLVM_LIB_TARGET_RASM_RASMISELDAGTODAG_H
#define LLVM_LIB_TARGET_RASM_RASMISELDAGTODAG_H

#include "RASM.h"
#include "RASMTargetMachine.h"
#include "llvm/CodeGen/SelectionDAGISel.h"

// RASM-specific code to select RASM machine instructions for
// SelectionDAG operations.
namespace llvm {
class RASMDAGToDAGISel : public SelectionDAGISel {
  const RASMSubtarget *Subtarget = nullptr;

public:
  explicit RASMDAGToDAGISel(RASMTargetMachine &TM)
      : SelectionDAGISel(TM) {}

  StringRef getPassName() const override {
    return "RASM DAG->DAG Pattern Instruction Selection";
  }

  bool runOnMachineFunction(MachineFunction &MF) override {
    Subtarget = &MF.getSubtarget<RASMSubtarget>();
    return SelectionDAGISel::runOnMachineFunction(MF);
  }

  void Select(SDNode *Node) override;

  bool SelectInlineAsmMemoryOperand(const SDValue &Op, unsigned ConstraintID,
                                    std::vector<SDValue> &OutOps) override;

  bool SelectBaseAddr(SDValue Addr, SDValue &Base);
  bool selectNonFIBaseAddr(SDValue Addr, SDValue &Base);

  bool selectShiftMask(SDValue N, unsigned ShiftWidth, SDValue &ShAmt);
  bool selectShiftMaskGRLen(SDValue N, SDValue &ShAmt) {
    return selectShiftMask(N, Subtarget->getGRLen(), ShAmt);
  }
  bool selectShiftMask32(SDValue N, SDValue &ShAmt) {
    return selectShiftMask(N, 32, ShAmt);
  }

  bool selectSExti32(SDValue N, SDValue &Val);
  bool selectZExti32(SDValue N, SDValue &Val);

// Include the pieces autogenerated from the target description.
#include "RASMGenDAGISel.inc"
};

} // end namespace llvm

#endif // LLVM_LIB_TARGET_RASM_RASMISELDAGTODAG_H
