Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Dec  9 09:33:50 2024
| Host         : TinkPad-Dani running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sintesis_tragaperras_timing_summary_routed.rpt -pb sintesis_tragaperras_timing_summary_routed.pb -rpx sintesis_tragaperras_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_tragaperras
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.215        0.000                      0                  245        0.158        0.000                      0                  245        4.500        0.000                       0                   177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.215        0.000                      0                  245        0.158        0.000                      0                  245        4.500        0.000                       0                   177  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 2.282ns (47.728%)  route 2.499ns (52.272%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.632     5.153    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y14         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/Q
                         net (fo=2, routed)           1.280     6.889    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]
    SLICE_X58Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.013 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_7/O
                         net (fo=1, routed)           0.586     7.599    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_7_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.723 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_1/O
                         net (fo=30, routed)          0.633     8.357    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/load
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.481 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_5/O
                         net (fo=1, routed)           0.000     8.481    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_5_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.031 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.031    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.145    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.487 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.487    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.601 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.601    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.935 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.935    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]_i_1_n_6
    SLICE_X59Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.508    14.849    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X59Y18         FDCE (Setup_fdce_C_D)        0.062    15.150    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[25]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 2.261ns (47.497%)  route 2.499ns (52.503%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.632     5.153    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y14         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/Q
                         net (fo=2, routed)           1.280     6.889    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]
    SLICE_X58Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.013 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_7/O
                         net (fo=1, routed)           0.586     7.599    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_7_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.723 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_1/O
                         net (fo=30, routed)          0.633     8.357    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/load
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.481 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_5/O
                         net (fo=1, routed)           0.000     8.481    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_5_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.031 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.031    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.145    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.487 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.487    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.601 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.601    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.914 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.914    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]_i_1_n_4
    SLICE_X59Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.508    14.849    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[27]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X59Y18         FDCE (Setup_fdce_C_D)        0.062    15.150    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[27]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 2.187ns (46.668%)  route 2.499ns (53.332%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.632     5.153    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y14         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/Q
                         net (fo=2, routed)           1.280     6.889    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]
    SLICE_X58Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.013 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_7/O
                         net (fo=1, routed)           0.586     7.599    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_7_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.723 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_1/O
                         net (fo=30, routed)          0.633     8.357    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/load
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.481 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_5/O
                         net (fo=1, routed)           0.000     8.481    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_5_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.031 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.031    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.145    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.487 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.487    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.601 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.601    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.840 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.840    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]_i_1_n_5
    SLICE_X59Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.508    14.849    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[26]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X59Y18         FDCE (Setup_fdce_C_D)        0.062    15.150    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[26]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 2.171ns (46.485%)  route 2.499ns (53.515%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.632     5.153    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y14         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/Q
                         net (fo=2, routed)           1.280     6.889    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]
    SLICE_X58Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.013 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_7/O
                         net (fo=1, routed)           0.586     7.599    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_7_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.723 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_1/O
                         net (fo=30, routed)          0.633     8.357    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/load
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.481 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_5/O
                         net (fo=1, routed)           0.000     8.481    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_5_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.031 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.031    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.145    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.487 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.487    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.601 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.601    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.824 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.824    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]_i_1_n_7
    SLICE_X59Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.508    14.849    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X59Y18         FDCE (Setup_fdce_C_D)        0.062    15.150    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 2.168ns (46.451%)  route 2.499ns (53.549%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.632     5.153    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y14         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/Q
                         net (fo=2, routed)           1.280     6.889    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]
    SLICE_X58Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.013 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_7/O
                         net (fo=1, routed)           0.586     7.599    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_7_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.723 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_1/O
                         net (fo=30, routed)          0.633     8.357    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/load
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.481 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_5/O
                         net (fo=1, routed)           0.000     8.481    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_5_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.031 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.031    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.145    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.487 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.487    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.821 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.821    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1_n_6
    SLICE_X59Y17         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.510    14.851    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[21]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDCE (Setup_fdce_C_D)        0.062    15.152    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 2.147ns (46.209%)  route 2.499ns (53.791%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.632     5.153    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y14         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/Q
                         net (fo=2, routed)           1.280     6.889    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]
    SLICE_X58Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.013 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_7/O
                         net (fo=1, routed)           0.586     7.599    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_7_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.723 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_1/O
                         net (fo=30, routed)          0.633     8.357    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/load
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.481 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_5/O
                         net (fo=1, routed)           0.000     8.481    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_5_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.031 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.031    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.145    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.487 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.487    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.800 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.800    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1_n_4
    SLICE_X59Y17         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.510    14.851    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[23]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDCE (Setup_fdce_C_D)        0.062    15.152    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 2.073ns (45.338%)  route 2.499ns (54.662%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.632     5.153    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y14         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/Q
                         net (fo=2, routed)           1.280     6.889    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]
    SLICE_X58Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.013 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_7/O
                         net (fo=1, routed)           0.586     7.599    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_7_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.723 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_1/O
                         net (fo=30, routed)          0.633     8.357    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/load
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.481 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_5/O
                         net (fo=1, routed)           0.000     8.481    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_5_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.031 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.031    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.145    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.487 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.487    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.726 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.726    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1_n_5
    SLICE_X59Y17         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.510    14.851    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDCE (Setup_fdce_C_D)        0.062    15.152    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 2.057ns (45.146%)  route 2.499ns (54.854%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.632     5.153    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y14         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/Q
                         net (fo=2, routed)           1.280     6.889    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]
    SLICE_X58Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.013 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_7/O
                         net (fo=1, routed)           0.586     7.599    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_7_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.723 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_1/O
                         net (fo=30, routed)          0.633     8.357    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/load
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.481 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_5/O
                         net (fo=1, routed)           0.000     8.481    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_5_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.031 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.031    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.145    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.487 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.487    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.710 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.710    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1_n_7
    SLICE_X59Y17         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.510    14.851    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDCE (Setup_fdce_C_D)        0.062    15.152    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 2.054ns (45.110%)  route 2.499ns (54.890%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.632     5.153    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y14         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/Q
                         net (fo=2, routed)           1.280     6.889    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]
    SLICE_X58Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.013 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_7/O
                         net (fo=1, routed)           0.586     7.599    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_7_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.723 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_1/O
                         net (fo=30, routed)          0.633     8.357    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/load
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.481 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_5/O
                         net (fo=1, routed)           0.000     8.481    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_5_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.031 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.031    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.145    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.707 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.707    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1_n_6
    SLICE_X59Y16         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.511    14.852    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y16         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[17]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X59Y16         FDCE (Setup_fdce_C_D)        0.062    15.153    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 2.033ns (44.856%)  route 2.499ns (55.144%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.632     5.153    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y14         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]/Q
                         net (fo=2, routed)           1.280     6.889    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[10]
    SLICE_X58Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.013 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_7/O
                         net (fo=1, routed)           0.586     7.599    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_7_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.723 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_1/O
                         net (fo=30, routed)          0.633     8.357    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/load
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.481 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_5/O
                         net (fo=1, routed)           0.000     8.481    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_5_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.031 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.031    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.145    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.686 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.686    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1_n_4
    SLICE_X59Y16         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.511    14.852    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y16         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[19]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X59Y16         FDCE (Setup_fdce_C_D)        0.062    15.153    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  5.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.587     1.470    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[2]/Q
                         net (fo=4, routed)           0.076     1.687    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[2]
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.732 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_i_1__0/O
                         net (fo=1, routed)           0.000     1.732    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_i_1__0_n_0
    SLICE_X63Y19         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.856     1.983    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_IBUF_BUFG
    SLICE_X63Y19         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_reg/C
                         clock pessimism             -0.500     1.483    
    SLICE_X63Y19         FDCE (Hold_fdce_C_D)         0.091     1.574    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.590     1.473    tragaperrasInsts_displayce/DataPath/AtraerInst/clk_IBUF_BUFG
    SLICE_X58Y14         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[4]/Q
                         net (fo=2, routed)           0.113     1.727    tragaperrasInsts_displayce/DataPath/AtraerInst/Q[4]
    SLICE_X58Y15         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.858     1.985    tragaperrasInsts_displayce/DataPath/AtraerInst/clk_IBUF_BUFG
    SLICE_X58Y15         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[3]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X58Y15         FDCE (Hold_fdce_C_D)         0.066     1.553    tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.969%)  route 0.116ns (45.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.590     1.473    tragaperrasInsts_displayce/DataPath/AtraerInst/clk_IBUF_BUFG
    SLICE_X58Y14         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[15]/Q
                         net (fo=2, routed)           0.116     1.730    tragaperrasInsts_displayce/DataPath/AtraerInst/Q[15]
    SLICE_X60Y14         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.859     1.986    tragaperrasInsts_displayce/DataPath/AtraerInst/clk_IBUF_BUFG
    SLICE_X60Y14         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[14]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X60Y14         FDCE (Hold_fdce_C_D)         0.052     1.540    tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.176%)  route 0.113ns (40.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.590     1.473    tragaperrasInsts_displayce/DataPath/AtraerInst/clk_IBUF_BUFG
    SLICE_X60Y15         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[8]/Q
                         net (fo=2, routed)           0.113     1.750    tragaperrasInsts_displayce/DataPath/AtraerInst/Q[8]
    SLICE_X58Y15         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.858     1.985    tragaperrasInsts_displayce/DataPath/AtraerInst/clk_IBUF_BUFG
    SLICE_X58Y15         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[7]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X58Y15         FDCE (Hold_fdce_C_D)         0.070     1.557    tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.337%)  route 0.157ns (52.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.590     1.473    tragaperrasInsts_displayce/DataPath/AtraerInst/clk_IBUF_BUFG
    SLICE_X58Y15         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[7]/Q
                         net (fo=2, routed)           0.157     1.771    tragaperrasInsts_displayce/DataPath/AtraerInst/Q[7]
    SLICE_X58Y14         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.859     1.986    tragaperrasInsts_displayce/DataPath/AtraerInst/clk_IBUF_BUFG
    SLICE_X58Y14         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[6]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X58Y14         FDCE (Hold_fdce_C_D)         0.071     1.559    tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.590     1.473    tragaperrasInsts_displayce/DataPath/AtraerInst/clk_IBUF_BUFG
    SLICE_X58Y14         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y14         FDCE (Prop_fdce_C_Q)         0.128     1.601 f  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[0]/Q
                         net (fo=2, routed)           0.076     1.677    tragaperrasInsts_displayce/DataPath/AtraerInst/Q[0]
    SLICE_X58Y14         LUT1 (Prop_lut1_I0_O)        0.099     1.776 r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux[15]_i_1/O
                         net (fo=1, routed)           0.000     1.776    tragaperrasInsts_displayce/DataPath/AtraerInst/p_1_out[15]
    SLICE_X58Y14         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.859     1.986    tragaperrasInsts_displayce/DataPath/AtraerInst/clk_IBUF_BUFG
    SLICE_X58Y14         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[15]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X58Y14         FDCE (Hold_fdce_C_D)         0.091     1.564    tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_aux_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.018%)  route 0.179ns (48.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.587     1.470    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[6]/Q
                         net (fo=4, routed)           0.179     1.790    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[6]
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_aux_i_1__1/O
                         net (fo=1, routed)           0.000     1.835    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_aux_i_1__1_n_0
    SLICE_X64Y19         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.856     1.983    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_aux_reg/C
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.120     1.603    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_aux_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (55.971%)  route 0.164ns (44.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.586     1.469    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X60Y19         FDCE                                         r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=26, routed)          0.164     1.798    debouncerInsts_displayce1/state[0]
    SLICE_X60Y18         LUT5 (Prop_lut5_I3_O)        0.045     1.843 r  debouncerInsts_displayce1/FSM_onehot_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.843    tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[5]_0[0]
    SLICE_X60Y18         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.855     1.982    tragaperrasInsts_displayce/ControllerInst/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.120     1.604    tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.588     1.471    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[0]/Q
                         net (fo=5, routed)           0.079     1.691    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[0]
    SLICE_X65Y18         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.815 r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[0]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.815    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[0]_i_1__1_n_6
    SLICE_X65Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.857     1.984    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.105     1.576    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.587     1.470    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[0]/Q
                         net (fo=4, routed)           0.088     1.699    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[0]
    SLICE_X62Y19         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.823 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.823    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[0]_i_1__0_n_6
    SLICE_X62Y19         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.856     1.983    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.105     1.575    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X54Y19   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   debouncerInsts_displayce1/timer.count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   debouncerInsts_displayce1/timer.count_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   debouncerInsts_displayce1/timer.count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   debouncerInsts_displayce1/timer.count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   debouncerInsts_displayce1/timer.count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   debouncerInsts_displayce1/timer.count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y18   debouncerInsts_displayce1/timer.count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y18   debouncerInsts_displayce1/timer.count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   debouncerInsts_displayce1/timer.count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   debouncerInsts_displayce1/timer.count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   debouncerInsts_displayce1/synchronizer.aux1_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   debouncerInsts_displayce1/synchronizer.aux1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y18   debouncerInsts_displayce1/timer.count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y18   debouncerInsts_displayce1/timer.count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   debouncerInsts_displayce1/timer.count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   debouncerInsts_displayce1/timer.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.120ns  (logic 4.296ns (38.629%)  route 6.825ns (61.371%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.626     5.147    tragaperrasInsts_displayce/ControllerInst/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/Q
                         net (fo=21, routed)          1.501     7.167    tragaperrasInsts_displayce/ControllerInst/Q[1]
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.291 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.267     8.558    tragaperrasInsts_displayce/ControllerInst/leds_OBUF[7]_inst_i_2_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.682 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.056    12.738    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    16.268 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.268    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.689ns  (logic 4.287ns (40.110%)  route 6.402ns (59.890%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.626     5.147    tragaperrasInsts_displayce/ControllerInst/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/Q
                         net (fo=21, routed)          1.492     7.158    tragaperrasInsts_displayce/ControllerInst/Q[1]
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.282 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[15]_inst_i_4/O
                         net (fo=8, routed)           0.577     7.858    tragaperrasInsts_displayce/ControllerInst/leds_OBUF[15]_inst_i_4_n_0
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.982 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.333    12.315    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.836 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.836    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.668ns  (logic 4.267ns (39.996%)  route 6.401ns (60.004%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.626     5.147    tragaperrasInsts_displayce/ControllerInst/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/Q
                         net (fo=21, routed)          1.501     7.167    tragaperrasInsts_displayce/ControllerInst/Q[1]
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.291 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.161     8.452    tragaperrasInsts_displayce/ControllerInst/leds_OBUF[7]_inst_i_2_n_0
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.576 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.739    12.314    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    15.815 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.815    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.627ns  (logic 4.280ns (40.280%)  route 6.346ns (59.720%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.626     5.147    tragaperrasInsts_displayce/ControllerInst/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/Q
                         net (fo=21, routed)          1.501     7.167    tragaperrasInsts_displayce/ControllerInst/Q[1]
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.291 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.257     8.548    tragaperrasInsts_displayce/ControllerInst/leds_OBUF[7]_inst_i_2_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.672 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.588    12.260    leds_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    15.774 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.774    leds[5]
    U15                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.618ns  (logic 4.273ns (40.248%)  route 6.344ns (59.752%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.626     5.147    tragaperrasInsts_displayce/ControllerInst/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/Q
                         net (fo=21, routed)          1.492     7.158    tragaperrasInsts_displayce/ControllerInst/Q[1]
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.282 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[15]_inst_i_4/O
                         net (fo=8, routed)           1.148     8.429    tragaperrasInsts_displayce/ControllerInst/leds_OBUF[15]_inst_i_4_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I4_O)        0.124     8.553 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.704    12.257    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    15.765 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000    15.765    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.345ns  (logic 4.272ns (41.295%)  route 6.073ns (58.705%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.626     5.147    tragaperrasInsts_displayce/ControllerInst/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/Q
                         net (fo=21, routed)          1.501     7.167    tragaperrasInsts_displayce/ControllerInst/Q[1]
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.291 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.815     8.105    tragaperrasInsts_displayce/ControllerInst/leds_OBUF[7]_inst_i_2_n_0
    SLICE_X58Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.229 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.757    11.986    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    15.493 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.493    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.280ns  (logic 4.275ns (41.581%)  route 6.006ns (58.419%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.626     5.147    tragaperrasInsts_displayce/ControllerInst/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/Q
                         net (fo=21, routed)          1.501     7.167    tragaperrasInsts_displayce/ControllerInst/Q[1]
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.291 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.970     8.260    tragaperrasInsts_displayce/ControllerInst/leds_OBUF[7]_inst_i_2_n_0
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.124     8.384 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.535    11.919    leds_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    15.428 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.428    leds[4]
    W18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.252ns  (logic 4.284ns (41.788%)  route 5.968ns (58.212%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.626     5.147    tragaperrasInsts_displayce/ControllerInst/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/Q
                         net (fo=21, routed)          1.492     7.158    tragaperrasInsts_displayce/ControllerInst/Q[1]
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.282 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[15]_inst_i_4/O
                         net (fo=8, routed)           0.603     7.885    tragaperrasInsts_displayce/ControllerInst/leds_OBUF[15]_inst_i_4_n_0
    SLICE_X61Y15         LUT5 (Prop_lut5_I4_O)        0.124     8.009 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.872    11.881    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    15.399 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000    15.399    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.245ns  (logic 4.271ns (41.687%)  route 5.974ns (58.313%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.626     5.147    tragaperrasInsts_displayce/ControllerInst/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/Q
                         net (fo=21, routed)          1.501     7.167    tragaperrasInsts_displayce/ControllerInst/Q[1]
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.291 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.744     8.034    tragaperrasInsts_displayce/ControllerInst/leds_OBUF[7]_inst_i_2_n_0
    SLICE_X58Y14         LUT5 (Prop_lut5_I4_O)        0.124     8.158 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.729    11.887    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    15.392 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.392    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.045ns  (logic 4.267ns (42.479%)  route 5.778ns (57.521%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.626     5.147    tragaperrasInsts_displayce/ControllerInst/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[1]/Q
                         net (fo=21, routed)          1.501     7.167    tragaperrasInsts_displayce/ControllerInst/Q[1]
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.291 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.744     8.035    tragaperrasInsts_displayce/ControllerInst/leds_OBUF[7]_inst_i_2_n_0
    SLICE_X58Y15         LUT5 (Prop_lut5_I4_O)        0.124     8.159 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.533    11.691    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    15.192 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.192    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.439ns (72.595%)  route 0.543ns (27.405%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.588     1.471    tragaperrasInsts_displayce/DataPath/Contador250HZ/clk_IBUF_BUFG
    SLICE_X62Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[0]/Q
                         net (fo=12, routed)          0.186     1.785    tragaperrasInsts_displayce/DataPath/Contador250HZ/Q[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I3_O)        0.099     1.884 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.241    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.453 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.453    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.430ns (71.217%)  route 0.578ns (28.783%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.588     1.471    tragaperrasInsts_displayce/DataPath/Contador250HZ/clk_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164     1.635 f  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[1]/Q
                         net (fo=11, routed)          0.254     1.889    tragaperrasInsts_displayce/DataPath/Contador250HZ/Q[1]
    SLICE_X64Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.934 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.258    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.479 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.479    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.437ns (71.376%)  route 0.576ns (28.624%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.590     1.473    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=13, routed)          0.153     1.767    tragaperrasInsts_displayce/DataPath/Contador100HZ/L[18]
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.812 r  tragaperrasInsts_displayce/DataPath/Contador100HZ/display_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.097     1.909    tragaperrasInsts_displayce/DataPath/Contador250HZ/display[5]
    SLICE_X64Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.954 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.280    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.486 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.486    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.482ns (73.327%)  route 0.539ns (26.673%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.588     1.471    tragaperrasInsts_displayce/DataPath/Contador250HZ/clk_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.148     1.619 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[3]/Q
                         net (fo=10, routed)          0.182     1.801    tragaperrasInsts_displayce/DataPath/Contador250HZ/Q[3]
    SLICE_X64Y17         LUT6 (Prop_lut6_I2_O)        0.098     1.899 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.256    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.492 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.492    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.476ns (71.253%)  route 0.596ns (28.747%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.588     1.471    tragaperrasInsts_displayce/DataPath/Contador250HZ/clk_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.148     1.619 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[3]/Q
                         net (fo=10, routed)          0.188     1.807    tragaperrasInsts_displayce/DataPath/Contador250HZ/Q[3]
    SLICE_X64Y18         LUT6 (Prop_lut6_I3_O)        0.098     1.905 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.408     2.313    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.543 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.543    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.445ns (69.610%)  route 0.631ns (30.390%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.588     1.471    tragaperrasInsts_displayce/DataPath/Contador250HZ/clk_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[1]/Q
                         net (fo=11, routed)          0.240     1.875    tragaperrasInsts_displayce/DataPath/Contador250HZ/Q[1]
    SLICE_X64Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.920 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.311    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.548 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.548    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.463ns (69.037%)  route 0.656ns (30.963%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.588     1.471    tragaperrasInsts_displayce/DataPath/Contador100HZ/clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg[0]/Q
                         net (fo=12, routed)          0.134     1.746    tragaperrasInsts_displayce/DataPath/Contador100HZ/Q[0]
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.791 r  tragaperrasInsts_displayce/DataPath/Contador100HZ/display_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.851    tragaperrasInsts_displayce/DataPath/Contador250HZ/display[6]
    SLICE_X62Y18         LUT3 (Prop_lut3_I1_O)        0.045     1.896 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.463     2.358    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.591 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.591    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.410ns (65.457%)  route 0.744ns (34.543%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.590     1.473    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=13, routed)          0.303     1.917    displays_inst/L[18]
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.962 r  displays_inst/s_display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.403    s_display_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.627 r  s_display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.627    s_display[2]
    V4                                                                r  s_display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.386ns (61.333%)  route 0.874ns (38.667%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.590     1.473    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  displays_inst/contador_refresco_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  displays_inst/contador_refresco_reg[19]/Q
                         net (fo=14, routed)          0.407     2.021    displays_inst/L[19]
    SLICE_X64Y23         LUT2 (Prop_lut2_I0_O)        0.045     2.066 r  displays_inst/s_display_OBUF[1]_inst_i_1/O
                         net (fo=7, routed)           0.467     2.533    s_display_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.733 r  s_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.733    s_display[1]
    U4                                                                r  s_display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.273ns  (logic 1.465ns (64.467%)  route 0.807ns (35.533%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.590     1.473    displays_inst/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=13, routed)          0.303     1.917    displays_inst/L[18]
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.047     1.964 r  displays_inst/s_display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.504     2.469    s_display_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     3.746 r  s_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.746    s_display[0]
    U2                                                                r  s_display[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           178 Endpoints
Min Delay           178 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_aux_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 1.451ns (23.810%)  route 4.644ns (76.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=176, routed)         4.644     6.095    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/rst_IBUF
    SLICE_X64Y19         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_aux_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.508     4.849    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_aux_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 1.451ns (23.810%)  route 4.644ns (76.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=176, routed)         4.644     6.095    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/rst_IBUF
    SLICE_X65Y19         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.508     4.849    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 1.451ns (23.810%)  route 4.644ns (76.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=176, routed)         4.644     6.095    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/rst_IBUF
    SLICE_X65Y19         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.508     4.849    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 1.451ns (23.810%)  route 4.644ns (76.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=176, routed)         4.644     6.095    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/rst_IBUF
    SLICE_X65Y19         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.508     4.849    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 1.451ns (23.810%)  route 4.644ns (76.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=176, routed)         4.644     6.095    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/rst_IBUF
    SLICE_X65Y19         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.508     4.849    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.947ns  (logic 1.451ns (24.404%)  route 4.496ns (75.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=176, routed)         4.496     5.947    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/rst_IBUF
    SLICE_X65Y20         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.508     4.849    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_IBUF_BUFG
    SLICE_X65Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.947ns  (logic 1.451ns (24.404%)  route 4.496ns (75.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=176, routed)         4.496     5.947    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/rst_IBUF
    SLICE_X65Y20         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.508     4.849    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_IBUF_BUFG
    SLICE_X65Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.947ns  (logic 1.451ns (24.404%)  route 4.496ns (75.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=176, routed)         4.496     5.947    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/rst_IBUF
    SLICE_X65Y20         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.508     4.849    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_IBUF_BUFG
    SLICE_X65Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.947ns  (logic 1.451ns (24.404%)  route 4.496ns (75.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=176, routed)         4.496     5.947    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/rst_IBUF
    SLICE_X65Y20         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.508     4.849    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_IBUF_BUFG
    SLICE_X65Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.941ns  (logic 1.451ns (24.429%)  route 4.489ns (75.571%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=176, routed)         4.489     5.941    tragaperrasInsts_displayce/DataPath/Contador250HZ/rst_IBUF
    SLICE_X62Y18         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.509     4.850    tragaperrasInsts_displayce/DataPath/Contador250HZ/clk_IBUF_BUFG
    SLICE_X62Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boton_inicio
                            (input port)
  Destination:            debouncerInsts_displayce1/synchronizer.aux1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.345ns  (logic 0.219ns (16.297%)  route 1.126ns (83.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  boton_inicio (IN)
                         net (fo=0)                   0.000     0.000    boton_inicio
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  boton_inicio_IBUF_inst/O
                         net (fo=1, routed)           1.126     1.345    debouncerInsts_displayce1/boton_inicio_IBUF
    SLICE_X54Y19         FDPE                                         r  debouncerInsts_displayce1/synchronizer.aux1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.827     1.954    debouncerInsts_displayce1/clk_IBUF_BUFG
    SLICE_X54Y19         FDPE                                         r  debouncerInsts_displayce1/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 boton_fin
                            (input port)
  Destination:            debouncerInsts_displayce2/synchronizer.aux1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.221ns (14.882%)  route 1.261ns (85.118%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  boton_fin (IN)
                         net (fo=0)                   0.000     0.000    boton_fin
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  boton_fin_IBUF_inst/O
                         net (fo=1, routed)           1.261     1.482    debouncerInsts_displayce2/boton_fin_IBUF
    SLICE_X64Y13         FDPE                                         r  debouncerInsts_displayce2/synchronizer.aux1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.861     1.988    debouncerInsts_displayce2/clk_IBUF_BUFG
    SLICE_X64Y13         FDPE                                         r  debouncerInsts_displayce2/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.501ns  (logic 0.219ns (14.612%)  route 1.282ns (85.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=176, routed)         1.282     1.501    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/rst_IBUF
    SLICE_X59Y17         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.856     1.983    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.501ns  (logic 0.219ns (14.612%)  route 1.282ns (85.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=176, routed)         1.282     1.501    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/rst_IBUF
    SLICE_X59Y17         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.856     1.983    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.501ns  (logic 0.219ns (14.612%)  route 1.282ns (85.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=176, routed)         1.282     1.501    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/rst_IBUF
    SLICE_X59Y17         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.856     1.983    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.501ns  (logic 0.219ns (14.612%)  route 1.282ns (85.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=176, routed)         1.282     1.501    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/rst_IBUF
    SLICE_X59Y17         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.856     1.983    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.565ns  (logic 0.219ns (14.017%)  route 1.346ns (85.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=176, routed)         1.346     1.565    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/rst_IBUF
    SLICE_X59Y16         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.857     1.984    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y16         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.565ns  (logic 0.219ns (14.017%)  route 1.346ns (85.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=176, routed)         1.346     1.565    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/rst_IBUF
    SLICE_X59Y16         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.857     1.984    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y16         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.565ns  (logic 0.219ns (14.017%)  route 1.346ns (85.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=176, routed)         1.346     1.565    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/rst_IBUF
    SLICE_X59Y16         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.857     1.984    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y16         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.565ns  (logic 0.219ns (14.017%)  route 1.346ns (85.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=176, routed)         1.346     1.565    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/rst_IBUF
    SLICE_X59Y16         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.857     1.984    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_IBUF_BUFG
    SLICE_X59Y16         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[19]/C





