{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 10 08:14:46 2020 " "Info: Processing started: Thu Sep 10 08:14:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PWM -c PWM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PWM -c PWM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PWM.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/PWM.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cpt:C1\|out_sig " "Info: Detected ripple clock \"cpt:C1\|out_sig\" as buffer" {  } { { "cpt.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/cpt.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpt:C1\|out_sig" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cpt:C1\|cpt_sig\[13\] register cpt:C1\|cpt_sig\[10\] 311.04 MHz 3.215 ns Internal " "Info: Clock \"clk\" has Internal fmax of 311.04 MHz between source register \"cpt:C1\|cpt_sig\[13\]\" and destination register \"cpt:C1\|cpt_sig\[10\]\" (period= 3.215 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.001 ns + Longest register register " "Info: + Longest register to register delay is 3.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpt:C1\|cpt_sig\[13\] 1 REG LCFF_X24_Y35_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y35_N27; Fanout = 3; REG Node = 'cpt:C1\|cpt_sig\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt:C1|cpt_sig[13] } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/cpt.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.150 ns) 0.921 ns cpt:C1\|Equal0~7 2 COMB LCCOMB_X25_Y35_N30 1 " "Info: 2: + IC(0.771 ns) + CELL(0.150 ns) = 0.921 ns; Loc. = LCCOMB_X25_Y35_N30; Fanout = 1; COMB Node = 'cpt:C1\|Equal0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { cpt:C1|cpt_sig[13] cpt:C1|Equal0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.393 ns) 1.558 ns cpt:C1\|Equal0~9 3 COMB LCCOMB_X25_Y35_N24 2 " "Info: 3: + IC(0.244 ns) + CELL(0.393 ns) = 1.558 ns; Loc. = LCCOMB_X25_Y35_N24; Fanout = 2; COMB Node = 'cpt:C1\|Equal0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { cpt:C1|Equal0~7 cpt:C1|Equal0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 2.083 ns cpt:C1\|Equal0~10 4 COMB LCCOMB_X25_Y35_N26 16 " "Info: 4: + IC(0.254 ns) + CELL(0.271 ns) = 2.083 ns; Loc. = LCCOMB_X25_Y35_N26; Fanout = 16; COMB Node = 'cpt:C1\|Equal0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { cpt:C1|Equal0~9 cpt:C1|Equal0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.510 ns) 3.001 ns cpt:C1\|cpt_sig\[10\] 5 REG LCFF_X24_Y35_N21 3 " "Info: 5: + IC(0.408 ns) + CELL(0.510 ns) = 3.001 ns; Loc. = LCFF_X24_Y35_N21; Fanout = 3; REG Node = 'cpt:C1\|cpt_sig\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { cpt:C1|Equal0~10 cpt:C1|cpt_sig[10] } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/cpt.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 44.12 % ) " "Info: Total cell delay = 1.324 ns ( 44.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.677 ns ( 55.88 % ) " "Info: Total interconnect delay = 1.677 ns ( 55.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.001 ns" { cpt:C1|cpt_sig[13] cpt:C1|Equal0~7 cpt:C1|Equal0~9 cpt:C1|Equal0~10 cpt:C1|cpt_sig[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.001 ns" { cpt:C1|cpt_sig[13] {} cpt:C1|Equal0~7 {} cpt:C1|Equal0~9 {} cpt:C1|Equal0~10 {} cpt:C1|cpt_sig[10] {} } { 0.000ns 0.771ns 0.244ns 0.254ns 0.408ns } { 0.000ns 0.150ns 0.393ns 0.271ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.693 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.693 ns cpt:C1\|cpt_sig\[10\] 3 REG LCFF_X24_Y35_N21 3 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X24_Y35_N21; Fanout = 3; REG Node = 'cpt:C1\|cpt_sig\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk~clkctrl cpt:C1|cpt_sig[10] } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/cpt.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.04 % ) " "Info: Total cell delay = 1.536 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.157 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.157 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk clk~clkctrl cpt:C1|cpt_sig[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:C1|cpt_sig[10] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.693 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.693 ns cpt:C1\|cpt_sig\[13\] 3 REG LCFF_X24_Y35_N27 3 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X24_Y35_N27; Fanout = 3; REG Node = 'cpt:C1\|cpt_sig\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk~clkctrl cpt:C1|cpt_sig[13] } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/cpt.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.04 % ) " "Info: Total cell delay = 1.536 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.157 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.157 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk clk~clkctrl cpt:C1|cpt_sig[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:C1|cpt_sig[13] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk clk~clkctrl cpt:C1|cpt_sig[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:C1|cpt_sig[10] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk clk~clkctrl cpt:C1|cpt_sig[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:C1|cpt_sig[13] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpt.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/cpt.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpt.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/cpt.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.001 ns" { cpt:C1|cpt_sig[13] cpt:C1|Equal0~7 cpt:C1|Equal0~9 cpt:C1|Equal0~10 cpt:C1|cpt_sig[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.001 ns" { cpt:C1|cpt_sig[13] {} cpt:C1|Equal0~7 {} cpt:C1|Equal0~9 {} cpt:C1|Equal0~10 {} cpt:C1|cpt_sig[10] {} } { 0.000ns 0.771ns 0.244ns 0.254ns 0.408ns } { 0.000ns 0.150ns 0.393ns 0.271ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk clk~clkctrl cpt:C1|cpt_sig[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:C1|cpt_sig[10] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk clk~clkctrl cpt:C1|cpt_sig[13] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:C1|cpt_sig[13] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cpt:C1\|cpt_sig\[10\] FREQ\[1\] clk 7.429 ns register " "Info: tsu for register \"cpt:C1\|cpt_sig\[10\]\" (data pin = \"FREQ\[1\]\", clock pin = \"clk\") is 7.429 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.158 ns + Longest pin register " "Info: + Longest pin to register delay is 10.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns FREQ\[1\] 1 PIN PIN_V18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_V18; Fanout = 1; PIN Node = 'FREQ\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREQ[1] } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/PWM.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.775 ns) + CELL(0.393 ns) 8.008 ns cpt:C1\|Equal0~0 2 COMB LCCOMB_X23_Y35_N24 1 " "Info: 2: + IC(6.775 ns) + CELL(0.393 ns) = 8.008 ns; Loc. = LCCOMB_X23_Y35_N24; Fanout = 1; COMB Node = 'cpt:C1\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.168 ns" { FREQ[1] cpt:C1|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.150 ns) 8.840 ns cpt:C1\|Equal0~4 3 COMB LCCOMB_X25_Y35_N18 2 " "Info: 3: + IC(0.682 ns) + CELL(0.150 ns) = 8.840 ns; Loc. = LCCOMB_X25_Y35_N18; Fanout = 2; COMB Node = 'cpt:C1\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { cpt:C1|Equal0~0 cpt:C1|Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 9.240 ns cpt:C1\|Equal0~10 4 COMB LCCOMB_X25_Y35_N26 16 " "Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 9.240 ns; Loc. = LCCOMB_X25_Y35_N26; Fanout = 16; COMB Node = 'cpt:C1\|Equal0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { cpt:C1|Equal0~4 cpt:C1|Equal0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.510 ns) 10.158 ns cpt:C1\|cpt_sig\[10\] 5 REG LCFF_X24_Y35_N21 3 " "Info: 5: + IC(0.408 ns) + CELL(0.510 ns) = 10.158 ns; Loc. = LCFF_X24_Y35_N21; Fanout = 3; REG Node = 'cpt:C1\|cpt_sig\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { cpt:C1|Equal0~10 cpt:C1|cpt_sig[10] } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/cpt.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.043 ns ( 20.11 % ) " "Info: Total cell delay = 2.043 ns ( 20.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.115 ns ( 79.89 % ) " "Info: Total interconnect delay = 8.115 ns ( 79.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.158 ns" { FREQ[1] cpt:C1|Equal0~0 cpt:C1|Equal0~4 cpt:C1|Equal0~10 cpt:C1|cpt_sig[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.158 ns" { FREQ[1] {} FREQ[1]~combout {} cpt:C1|Equal0~0 {} cpt:C1|Equal0~4 {} cpt:C1|Equal0~10 {} cpt:C1|cpt_sig[10] {} } { 0.000ns 0.000ns 6.775ns 0.682ns 0.250ns 0.408ns } { 0.000ns 0.840ns 0.393ns 0.150ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpt.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/cpt.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.693 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.693 ns cpt:C1\|cpt_sig\[10\] 3 REG LCFF_X24_Y35_N21 3 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X24_Y35_N21; Fanout = 3; REG Node = 'cpt:C1\|cpt_sig\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk~clkctrl cpt:C1|cpt_sig[10] } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/cpt.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.04 % ) " "Info: Total cell delay = 1.536 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.157 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.157 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk clk~clkctrl cpt:C1|cpt_sig[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:C1|cpt_sig[10] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.158 ns" { FREQ[1] cpt:C1|Equal0~0 cpt:C1|Equal0~4 cpt:C1|Equal0~10 cpt:C1|cpt_sig[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.158 ns" { FREQ[1] {} FREQ[1]~combout {} cpt:C1|Equal0~0 {} cpt:C1|Equal0~4 {} cpt:C1|Equal0~10 {} cpt:C1|cpt_sig[10] {} } { 0.000ns 0.000ns 6.775ns 0.682ns 0.250ns 0.408ns } { 0.000ns 0.840ns 0.393ns 0.150ns 0.150ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk clk~clkctrl cpt:C1|cpt_sig[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk {} clk~combout {} clk~clkctrl {} cpt:C1|cpt_sig[10] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk PWM_out comp:C2\|pwm_sig 11.907 ns register " "Info: tco from clock \"clk\" to destination pin \"PWM_out\" through register \"comp:C2\|pwm_sig\" is 11.907 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.636 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.787 ns) 3.792 ns cpt:C1\|out_sig 2 REG LCFF_X25_Y35_N13 2 " "Info: 2: + IC(2.006 ns) + CELL(0.787 ns) = 3.792 ns; Loc. = LCFF_X25_Y35_N13; Fanout = 2; REG Node = 'cpt:C1\|out_sig'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk cpt:C1|out_sig } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/cpt.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.327 ns) + CELL(0.000 ns) 6.119 ns cpt:C1\|out_sig~clkctrl 3 COMB CLKCTRL_G2 17 " "Info: 3: + IC(2.327 ns) + CELL(0.000 ns) = 6.119 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'cpt:C1\|out_sig~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { cpt:C1|out_sig cpt:C1|out_sig~clkctrl } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/cpt.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.537 ns) 7.636 ns comp:C2\|pwm_sig 4 REG LCFF_X50_Y27_N1 2 " "Info: 4: + IC(0.980 ns) + CELL(0.537 ns) = 7.636 ns; Loc. = LCFF_X50_Y27_N1; Fanout = 2; REG Node = 'comp:C2\|pwm_sig'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { cpt:C1|out_sig~clkctrl comp:C2|pwm_sig } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.42 % ) " "Info: Total cell delay = 2.323 ns ( 30.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.313 ns ( 69.58 % ) " "Info: Total interconnect delay = 5.313 ns ( 69.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.636 ns" { clk cpt:C1|out_sig cpt:C1|out_sig~clkctrl comp:C2|pwm_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.636 ns" { clk {} clk~combout {} cpt:C1|out_sig {} cpt:C1|out_sig~clkctrl {} comp:C2|pwm_sig {} } { 0.000ns 0.000ns 2.006ns 2.327ns 0.980ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "comp.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.021 ns + Longest register pin " "Info: + Longest register to pin delay is 4.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns comp:C2\|pwm_sig 1 REG LCFF_X50_Y27_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y27_N1; Fanout = 2; REG Node = 'comp:C2\|pwm_sig'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp:C2|pwm_sig } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(2.788 ns) 4.021 ns PWM_out 2 PIN PIN_E18 0 " "Info: 2: + IC(1.233 ns) + CELL(2.788 ns) = 4.021 ns; Loc. = PIN_E18; Fanout = 0; PIN Node = 'PWM_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.021 ns" { comp:C2|pwm_sig PWM_out } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/PWM.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 69.34 % ) " "Info: Total cell delay = 2.788 ns ( 69.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 30.66 % ) " "Info: Total interconnect delay = 1.233 ns ( 30.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.021 ns" { comp:C2|pwm_sig PWM_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.021 ns" { comp:C2|pwm_sig {} PWM_out {} } { 0.000ns 1.233ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.636 ns" { clk cpt:C1|out_sig cpt:C1|out_sig~clkctrl comp:C2|pwm_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.636 ns" { clk {} clk~combout {} cpt:C1|out_sig {} cpt:C1|out_sig~clkctrl {} comp:C2|pwm_sig {} } { 0.000ns 0.000ns 2.006ns 2.327ns 0.980ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.021 ns" { comp:C2|pwm_sig PWM_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.021 ns" { comp:C2|pwm_sig {} PWM_out {} } { 0.000ns 1.233ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "comp:C2\|pwm_sig DUTY\[1\] clk 3.966 ns register " "Info: th for register \"comp:C2\|pwm_sig\" (data pin = \"DUTY\[1\]\", clock pin = \"clk\") is 3.966 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.636 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/PWM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.787 ns) 3.792 ns cpt:C1\|out_sig 2 REG LCFF_X25_Y35_N13 2 " "Info: 2: + IC(2.006 ns) + CELL(0.787 ns) = 3.792 ns; Loc. = LCFF_X25_Y35_N13; Fanout = 2; REG Node = 'cpt:C1\|out_sig'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk cpt:C1|out_sig } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/cpt.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.327 ns) + CELL(0.000 ns) 6.119 ns cpt:C1\|out_sig~clkctrl 3 COMB CLKCTRL_G2 17 " "Info: 3: + IC(2.327 ns) + CELL(0.000 ns) = 6.119 ns; Loc. = CLKCTRL_G2; Fanout = 17; COMB Node = 'cpt:C1\|out_sig~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { cpt:C1|out_sig cpt:C1|out_sig~clkctrl } "NODE_NAME" } } { "cpt.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/cpt.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.537 ns) 7.636 ns comp:C2\|pwm_sig 4 REG LCFF_X50_Y27_N1 2 " "Info: 4: + IC(0.980 ns) + CELL(0.537 ns) = 7.636 ns; Loc. = LCFF_X50_Y27_N1; Fanout = 2; REG Node = 'comp:C2\|pwm_sig'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { cpt:C1|out_sig~clkctrl comp:C2|pwm_sig } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.42 % ) " "Info: Total cell delay = 2.323 ns ( 30.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.313 ns ( 69.58 % ) " "Info: Total interconnect delay = 5.313 ns ( 69.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.636 ns" { clk cpt:C1|out_sig cpt:C1|out_sig~clkctrl comp:C2|pwm_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.636 ns" { clk {} clk~combout {} cpt:C1|out_sig {} cpt:C1|out_sig~clkctrl {} comp:C2|pwm_sig {} } { 0.000ns 0.000ns 2.006ns 2.327ns 0.980ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "comp.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.936 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns DUTY\[1\] 1 PIN PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'DUTY\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DUTY[1] } "NODE_NAME" } } { "PWM.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/PWM.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.410 ns) 2.918 ns comp:C2\|pwm_sig~0 2 COMB LCCOMB_X50_Y27_N16 1 " "Info: 2: + IC(1.529 ns) + CELL(0.410 ns) = 2.918 ns; Loc. = LCCOMB_X50_Y27_N16; Fanout = 1; COMB Node = 'comp:C2\|pwm_sig~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { DUTY[1] comp:C2|pwm_sig~0 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 3.453 ns comp:C2\|pwm_sig~2 3 COMB LCCOMB_X50_Y27_N28 1 " "Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 3.453 ns; Loc. = LCCOMB_X50_Y27_N28; Fanout = 1; COMB Node = 'comp:C2\|pwm_sig~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { comp:C2|pwm_sig~0 comp:C2|pwm_sig~2 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 3.852 ns comp:C2\|pwm_sig~6 4 COMB LCCOMB_X50_Y27_N0 1 " "Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 3.852 ns; Loc. = LCCOMB_X50_Y27_N0; Fanout = 1; COMB Node = 'comp:C2\|pwm_sig~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { comp:C2|pwm_sig~2 comp:C2|pwm_sig~6 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.936 ns comp:C2\|pwm_sig 5 REG LCFF_X50_Y27_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.936 ns; Loc. = LCFF_X50_Y27_N1; Fanout = 2; REG Node = 'comp:C2\|pwm_sig'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { comp:C2|pwm_sig~6 comp:C2|pwm_sig } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Haitem/Desktop/Quartus_project/PWM/comp.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.898 ns ( 48.22 % ) " "Info: Total cell delay = 1.898 ns ( 48.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.038 ns ( 51.78 % ) " "Info: Total interconnect delay = 2.038 ns ( 51.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.936 ns" { DUTY[1] comp:C2|pwm_sig~0 comp:C2|pwm_sig~2 comp:C2|pwm_sig~6 comp:C2|pwm_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.936 ns" { DUTY[1] {} DUTY[1]~combout {} comp:C2|pwm_sig~0 {} comp:C2|pwm_sig~2 {} comp:C2|pwm_sig~6 {} comp:C2|pwm_sig {} } { 0.000ns 0.000ns 1.529ns 0.260ns 0.249ns 0.000ns } { 0.000ns 0.979ns 0.410ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.636 ns" { clk cpt:C1|out_sig cpt:C1|out_sig~clkctrl comp:C2|pwm_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.636 ns" { clk {} clk~combout {} cpt:C1|out_sig {} cpt:C1|out_sig~clkctrl {} comp:C2|pwm_sig {} } { 0.000ns 0.000ns 2.006ns 2.327ns 0.980ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.936 ns" { DUTY[1] comp:C2|pwm_sig~0 comp:C2|pwm_sig~2 comp:C2|pwm_sig~6 comp:C2|pwm_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.936 ns" { DUTY[1] {} DUTY[1]~combout {} comp:C2|pwm_sig~0 {} comp:C2|pwm_sig~2 {} comp:C2|pwm_sig~6 {} comp:C2|pwm_sig {} } { 0.000ns 0.000ns 1.529ns 0.260ns 0.249ns 0.000ns } { 0.000ns 0.979ns 0.410ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 10 08:14:46 2020 " "Info: Processing ended: Thu Sep 10 08:14:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
