#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27d3890 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x278f320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x2797a10 .functor NOT 1, L_0x28074e0, C4<0>, C4<0>, C4<0>;
L_0x28072c0 .functor XOR 2, L_0x2807160, L_0x2807220, C4<00>, C4<00>;
L_0x28073d0 .functor XOR 2, L_0x28072c0, L_0x2807330, C4<00>, C4<00>;
v0x27fe0d0_0 .net *"_ivl_10", 1 0, L_0x2807330;  1 drivers
v0x27fe1d0_0 .net *"_ivl_12", 1 0, L_0x28073d0;  1 drivers
v0x27fe2b0_0 .net *"_ivl_2", 1 0, L_0x28013a0;  1 drivers
v0x27fe370_0 .net *"_ivl_4", 1 0, L_0x2807160;  1 drivers
v0x27fe450_0 .net *"_ivl_6", 1 0, L_0x2807220;  1 drivers
v0x27fe580_0 .net *"_ivl_8", 1 0, L_0x28072c0;  1 drivers
v0x27fe660_0 .net "a", 0 0, v0x27f88f0_0;  1 drivers
v0x27fe700_0 .net "b", 0 0, v0x27f8990_0;  1 drivers
v0x27fe7a0_0 .net "c", 0 0, v0x27f8a30_0;  1 drivers
v0x27fe840_0 .var "clk", 0 0;
v0x27fe8e0_0 .net "d", 0 0, v0x27f8b70_0;  1 drivers
v0x27fe980_0 .net "out_pos_dut", 0 0, L_0x2806fe0;  1 drivers
v0x27fea20_0 .net "out_pos_ref", 0 0, L_0x27fff50;  1 drivers
v0x27feac0_0 .net "out_sop_dut", 0 0, L_0x2805df0;  1 drivers
v0x27feb60_0 .net "out_sop_ref", 0 0, L_0x27d4da0;  1 drivers
v0x27fec00_0 .var/2u "stats1", 223 0;
v0x27feca0_0 .var/2u "strobe", 0 0;
v0x27fed40_0 .net "tb_match", 0 0, L_0x28074e0;  1 drivers
v0x27fee10_0 .net "tb_mismatch", 0 0, L_0x2797a10;  1 drivers
v0x27feeb0_0 .net "wavedrom_enable", 0 0, v0x27f8e40_0;  1 drivers
v0x27fef80_0 .net "wavedrom_title", 511 0, v0x27f8ee0_0;  1 drivers
L_0x28013a0 .concat [ 1 1 0 0], L_0x27fff50, L_0x27d4da0;
L_0x2807160 .concat [ 1 1 0 0], L_0x27fff50, L_0x27d4da0;
L_0x2807220 .concat [ 1 1 0 0], L_0x2806fe0, L_0x2805df0;
L_0x2807330 .concat [ 1 1 0 0], L_0x27fff50, L_0x27d4da0;
L_0x28074e0 .cmp/eeq 2, L_0x28013a0, L_0x28073d0;
S_0x2794740 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x278f320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2797df0 .functor AND 1, v0x27f8a30_0, v0x27f8b70_0, C4<1>, C4<1>;
L_0x27981d0 .functor NOT 1, v0x27f88f0_0, C4<0>, C4<0>, C4<0>;
L_0x27985b0 .functor NOT 1, v0x27f8990_0, C4<0>, C4<0>, C4<0>;
L_0x2798830 .functor AND 1, L_0x27981d0, L_0x27985b0, C4<1>, C4<1>;
L_0x27b2a40 .functor AND 1, L_0x2798830, v0x27f8a30_0, C4<1>, C4<1>;
L_0x27d4da0 .functor OR 1, L_0x2797df0, L_0x27b2a40, C4<0>, C4<0>;
L_0x27ff3d0 .functor NOT 1, v0x27f8990_0, C4<0>, C4<0>, C4<0>;
L_0x27ff440 .functor OR 1, L_0x27ff3d0, v0x27f8b70_0, C4<0>, C4<0>;
L_0x27ff550 .functor AND 1, v0x27f8a30_0, L_0x27ff440, C4<1>, C4<1>;
L_0x27ff610 .functor NOT 1, v0x27f88f0_0, C4<0>, C4<0>, C4<0>;
L_0x27ff6e0 .functor OR 1, L_0x27ff610, v0x27f8990_0, C4<0>, C4<0>;
L_0x27ff750 .functor AND 1, L_0x27ff550, L_0x27ff6e0, C4<1>, C4<1>;
L_0x27ff8d0 .functor NOT 1, v0x27f8990_0, C4<0>, C4<0>, C4<0>;
L_0x27ff940 .functor OR 1, L_0x27ff8d0, v0x27f8b70_0, C4<0>, C4<0>;
L_0x27ff860 .functor AND 1, v0x27f8a30_0, L_0x27ff940, C4<1>, C4<1>;
L_0x27ffad0 .functor NOT 1, v0x27f88f0_0, C4<0>, C4<0>, C4<0>;
L_0x27ffbd0 .functor OR 1, L_0x27ffad0, v0x27f8b70_0, C4<0>, C4<0>;
L_0x27ffc90 .functor AND 1, L_0x27ff860, L_0x27ffbd0, C4<1>, C4<1>;
L_0x27ffe40 .functor XNOR 1, L_0x27ff750, L_0x27ffc90, C4<0>, C4<0>;
v0x2797340_0 .net *"_ivl_0", 0 0, L_0x2797df0;  1 drivers
v0x2797740_0 .net *"_ivl_12", 0 0, L_0x27ff3d0;  1 drivers
v0x2797b20_0 .net *"_ivl_14", 0 0, L_0x27ff440;  1 drivers
v0x2797f00_0 .net *"_ivl_16", 0 0, L_0x27ff550;  1 drivers
v0x27982e0_0 .net *"_ivl_18", 0 0, L_0x27ff610;  1 drivers
v0x27986c0_0 .net *"_ivl_2", 0 0, L_0x27981d0;  1 drivers
v0x2798940_0 .net *"_ivl_20", 0 0, L_0x27ff6e0;  1 drivers
v0x27f6e60_0 .net *"_ivl_24", 0 0, L_0x27ff8d0;  1 drivers
v0x27f6f40_0 .net *"_ivl_26", 0 0, L_0x27ff940;  1 drivers
v0x27f7020_0 .net *"_ivl_28", 0 0, L_0x27ff860;  1 drivers
v0x27f7100_0 .net *"_ivl_30", 0 0, L_0x27ffad0;  1 drivers
v0x27f71e0_0 .net *"_ivl_32", 0 0, L_0x27ffbd0;  1 drivers
v0x27f72c0_0 .net *"_ivl_36", 0 0, L_0x27ffe40;  1 drivers
L_0x7fa39a0d4018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27f7380_0 .net *"_ivl_38", 0 0, L_0x7fa39a0d4018;  1 drivers
v0x27f7460_0 .net *"_ivl_4", 0 0, L_0x27985b0;  1 drivers
v0x27f7540_0 .net *"_ivl_6", 0 0, L_0x2798830;  1 drivers
v0x27f7620_0 .net *"_ivl_8", 0 0, L_0x27b2a40;  1 drivers
v0x27f7700_0 .net "a", 0 0, v0x27f88f0_0;  alias, 1 drivers
v0x27f77c0_0 .net "b", 0 0, v0x27f8990_0;  alias, 1 drivers
v0x27f7880_0 .net "c", 0 0, v0x27f8a30_0;  alias, 1 drivers
v0x27f7940_0 .net "d", 0 0, v0x27f8b70_0;  alias, 1 drivers
v0x27f7a00_0 .net "out_pos", 0 0, L_0x27fff50;  alias, 1 drivers
v0x27f7ac0_0 .net "out_sop", 0 0, L_0x27d4da0;  alias, 1 drivers
v0x27f7b80_0 .net "pos0", 0 0, L_0x27ff750;  1 drivers
v0x27f7c40_0 .net "pos1", 0 0, L_0x27ffc90;  1 drivers
L_0x27fff50 .functor MUXZ 1, L_0x7fa39a0d4018, L_0x27ff750, L_0x27ffe40, C4<>;
S_0x27f7dc0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x278f320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x27f88f0_0 .var "a", 0 0;
v0x27f8990_0 .var "b", 0 0;
v0x27f8a30_0 .var "c", 0 0;
v0x27f8ad0_0 .net "clk", 0 0, v0x27fe840_0;  1 drivers
v0x27f8b70_0 .var "d", 0 0;
v0x27f8c60_0 .var/2u "fail", 0 0;
v0x27f8d00_0 .var/2u "fail1", 0 0;
v0x27f8da0_0 .net "tb_match", 0 0, L_0x28074e0;  alias, 1 drivers
v0x27f8e40_0 .var "wavedrom_enable", 0 0;
v0x27f8ee0_0 .var "wavedrom_title", 511 0;
E_0x27a6460/0 .event negedge, v0x27f8ad0_0;
E_0x27a6460/1 .event posedge, v0x27f8ad0_0;
E_0x27a6460 .event/or E_0x27a6460/0, E_0x27a6460/1;
S_0x27f80f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x27f7dc0;
 .timescale -12 -12;
v0x27f8330_0 .var/2s "i", 31 0;
E_0x27a6300 .event posedge, v0x27f8ad0_0;
S_0x27f8430 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x27f7dc0;
 .timescale -12 -12;
v0x27f8630_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27f8710 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x27f7dc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27f90c0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x278f320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2800100 .functor AND 1, v0x27f88f0_0, v0x27f8990_0, C4<1>, C4<1>;
L_0x28002a0 .functor NOT 1, v0x27f8a30_0, C4<0>, C4<0>, C4<0>;
L_0x2800440 .functor AND 1, L_0x2800100, L_0x28002a0, C4<1>, C4<1>;
L_0x2800550 .functor AND 1, L_0x2800440, v0x27f8b70_0, C4<1>, C4<1>;
L_0x2800750 .functor NOT 1, v0x27f88f0_0, C4<0>, C4<0>, C4<0>;
L_0x28008d0 .functor NOT 1, v0x27f8990_0, C4<0>, C4<0>, C4<0>;
L_0x2800980 .functor AND 1, L_0x2800750, L_0x28008d0, C4<1>, C4<1>;
L_0x2800a90 .functor AND 1, L_0x2800980, v0x27f8a30_0, C4<1>, C4<1>;
L_0x2800ba0 .functor NOT 1, v0x27f8b70_0, C4<0>, C4<0>, C4<0>;
L_0x2800c10 .functor AND 1, L_0x2800a90, L_0x2800ba0, C4<1>, C4<1>;
L_0x2800d80 .functor NOT 1, v0x27f88f0_0, C4<0>, C4<0>, C4<0>;
L_0x2800df0 .functor NOT 1, v0x27f8990_0, C4<0>, C4<0>, C4<0>;
L_0x2800ed0 .functor AND 1, L_0x2800d80, L_0x2800df0, C4<1>, C4<1>;
L_0x2800f90 .functor NOT 1, v0x27f8a30_0, C4<0>, C4<0>, C4<0>;
L_0x2800e60 .functor AND 1, L_0x2800ed0, L_0x2800f90, C4<1>, C4<1>;
L_0x2801120 .functor NOT 1, v0x27f8b70_0, C4<0>, C4<0>, C4<0>;
L_0x2801220 .functor AND 1, L_0x2800e60, L_0x2801120, C4<1>, C4<1>;
L_0x2801330 .functor NOT 1, v0x27f88f0_0, C4<0>, C4<0>, C4<0>;
L_0x2801440 .functor NOT 1, v0x27f8990_0, C4<0>, C4<0>, C4<0>;
L_0x28014b0 .functor AND 1, L_0x2801330, L_0x2801440, C4<1>, C4<1>;
L_0x2801670 .functor NOT 1, v0x27f8a30_0, C4<0>, C4<0>, C4<0>;
L_0x28016e0 .functor AND 1, L_0x28014b0, L_0x2801670, C4<1>, C4<1>;
L_0x28018b0 .functor NOT 1, v0x27f8b70_0, C4<0>, C4<0>, C4<0>;
L_0x2801920 .functor AND 1, L_0x28016e0, L_0x28018b0, C4<1>, C4<1>;
L_0x2801b00 .functor AND 1, v0x27f88f0_0, v0x27f8990_0, C4<1>, C4<1>;
L_0x2801b70 .functor NOT 1, v0x27f8a30_0, C4<0>, C4<0>, C4<0>;
L_0x2801cc0 .functor AND 1, L_0x2801b00, L_0x2801b70, C4<1>, C4<1>;
L_0x2801dd0 .functor NOT 1, v0x27f8b70_0, C4<0>, C4<0>, C4<0>;
L_0x2801f30 .functor AND 1, L_0x2801cc0, L_0x2801dd0, C4<1>, C4<1>;
L_0x2802040 .functor NOT 1, v0x27f88f0_0, C4<0>, C4<0>, C4<0>;
L_0x28021b0 .functor NOT 1, v0x27f8990_0, C4<0>, C4<0>, C4<0>;
L_0x2802220 .functor AND 1, L_0x2802040, L_0x28021b0, C4<1>, C4<1>;
L_0x2802440 .functor AND 1, L_0x2802220, v0x27f8a30_0, C4<1>, C4<1>;
L_0x2802500 .functor NOT 1, v0x27f8b70_0, C4<0>, C4<0>, C4<0>;
L_0x2802690 .functor AND 1, L_0x2802440, L_0x2802500, C4<1>, C4<1>;
L_0x28027a0 .functor NOT 1, v0x27f88f0_0, C4<0>, C4<0>, C4<0>;
L_0x2802940 .functor NOT 1, v0x27f8990_0, C4<0>, C4<0>, C4<0>;
L_0x28029b0 .functor AND 1, L_0x28027a0, L_0x2802940, C4<1>, C4<1>;
L_0x2802810 .functor AND 1, L_0x28029b0, v0x27f8a30_0, C4<1>, C4<1>;
L_0x28028d0 .functor AND 1, L_0x2802810, v0x27f8b70_0, C4<1>, C4<1>;
L_0x2802dd0 .functor NOT 1, v0x27f88f0_0, C4<0>, C4<0>, C4<0>;
L_0x2802e40 .functor NOT 1, v0x27f8990_0, C4<0>, C4<0>, C4<0>;
L_0x2803010 .functor AND 1, L_0x2802dd0, L_0x2802e40, C4<1>, C4<1>;
L_0x2803150 .functor AND 1, L_0x2803010, v0x27f8a30_0, C4<1>, C4<1>;
L_0x2803380 .functor AND 1, L_0x2803150, v0x27f8b70_0, C4<1>, C4<1>;
L_0x2803440 .functor NOT 1, v0x27f88f0_0, C4<0>, C4<0>, C4<0>;
L_0x2803630 .functor AND 1, L_0x2803440, v0x27f8990_0, C4<1>, C4<1>;
L_0x28036f0 .functor NOT 1, v0x27f8a30_0, C4<0>, C4<0>, C4<0>;
L_0x2803b00 .functor AND 1, L_0x2803630, L_0x28036f0, C4<1>, C4<1>;
L_0x2803c40 .functor AND 1, L_0x2803b00, v0x27f8b70_0, C4<1>, C4<1>;
L_0x28040b0 .functor NOT 1, v0x27f88f0_0, C4<0>, C4<0>, C4<0>;
L_0x2804330 .functor AND 1, L_0x28040b0, v0x27f8990_0, C4<1>, C4<1>;
L_0x28045a0 .functor NOT 1, v0x27f8a30_0, C4<0>, C4<0>, C4<0>;
L_0x2804610 .functor AND 1, L_0x2804330, L_0x28045a0, C4<1>, C4<1>;
L_0x2804910 .functor AND 1, L_0x2804610, v0x27f8b70_0, C4<1>, C4<1>;
L_0x28049d0 .functor NOT 1, v0x27f88f0_0, C4<0>, C4<0>, C4<0>;
L_0x2804c10 .functor AND 1, L_0x28049d0, v0x27f8990_0, C4<1>, C4<1>;
L_0x2804cd0 .functor AND 1, L_0x2804c10, v0x27f8a30_0, C4<1>, C4<1>;
L_0x2804f70 .functor NOT 1, v0x27f8b70_0, C4<0>, C4<0>, C4<0>;
L_0x2804fe0 .functor AND 1, L_0x2804cd0, L_0x2804f70, C4<1>, C4<1>;
L_0x2805310 .functor NOT 1, v0x27f88f0_0, C4<0>, C4<0>, C4<0>;
L_0x2805380 .functor AND 1, L_0x2805310, v0x27f8990_0, C4<1>, C4<1>;
L_0x2805640 .functor AND 1, L_0x2805380, v0x27f8a30_0, C4<1>, C4<1>;
L_0x2805700 .functor NOT 1, v0x27f8b70_0, C4<0>, C4<0>, C4<0>;
L_0x2805980 .functor AND 1, L_0x2805640, L_0x2805700, C4<1>, C4<1>;
L_0x2805ac0 .functor OR 1, L_0x2800550, L_0x2800c10, C4<0>, C4<0>;
L_0x2805df0 .functor OR 1, L_0x2805ac0, L_0x2801220, C4<0>, C4<0>;
L_0x2805f50 .functor AND 1, L_0x2801920, L_0x2801f30, C4<1>, C4<1>;
L_0x2806290 .functor AND 1, L_0x2805f50, L_0x2802690, C4<1>, C4<1>;
L_0x28063a0 .functor AND 1, L_0x2806290, L_0x28028d0, C4<1>, C4<1>;
L_0x28066f0 .functor AND 1, L_0x28063a0, L_0x2803380, C4<1>, C4<1>;
L_0x2806800 .functor AND 1, L_0x28066f0, L_0x2803c40, C4<1>, C4<1>;
L_0x2806b60 .functor AND 1, L_0x2806800, L_0x2804910, C4<1>, C4<1>;
L_0x2806c70 .functor AND 1, L_0x2806b60, L_0x2804fe0, C4<1>, C4<1>;
L_0x2806fe0 .functor AND 1, L_0x2806c70, L_0x2805980, C4<1>, C4<1>;
v0x27f9280_0 .net *"_ivl_0", 0 0, L_0x2800100;  1 drivers
v0x27f9360_0 .net *"_ivl_10", 0 0, L_0x28008d0;  1 drivers
v0x27f9440_0 .net *"_ivl_100", 0 0, L_0x28040b0;  1 drivers
v0x27f9530_0 .net *"_ivl_102", 0 0, L_0x2804330;  1 drivers
v0x27f9610_0 .net *"_ivl_104", 0 0, L_0x28045a0;  1 drivers
v0x27f9740_0 .net *"_ivl_106", 0 0, L_0x2804610;  1 drivers
v0x27f9820_0 .net *"_ivl_110", 0 0, L_0x28049d0;  1 drivers
v0x27f9900_0 .net *"_ivl_112", 0 0, L_0x2804c10;  1 drivers
v0x27f99e0_0 .net *"_ivl_114", 0 0, L_0x2804cd0;  1 drivers
v0x27f9b50_0 .net *"_ivl_116", 0 0, L_0x2804f70;  1 drivers
v0x27f9c30_0 .net *"_ivl_12", 0 0, L_0x2800980;  1 drivers
v0x27f9d10_0 .net *"_ivl_120", 0 0, L_0x2805310;  1 drivers
v0x27f9df0_0 .net *"_ivl_122", 0 0, L_0x2805380;  1 drivers
v0x27f9ed0_0 .net *"_ivl_124", 0 0, L_0x2805640;  1 drivers
v0x27f9fb0_0 .net *"_ivl_126", 0 0, L_0x2805700;  1 drivers
v0x27fa090_0 .net *"_ivl_130", 0 0, L_0x2805ac0;  1 drivers
v0x27fa170_0 .net *"_ivl_134", 0 0, L_0x2805f50;  1 drivers
v0x27fa360_0 .net *"_ivl_136", 0 0, L_0x2806290;  1 drivers
v0x27fa440_0 .net *"_ivl_138", 0 0, L_0x28063a0;  1 drivers
v0x27fa520_0 .net *"_ivl_14", 0 0, L_0x2800a90;  1 drivers
v0x27fa600_0 .net *"_ivl_140", 0 0, L_0x28066f0;  1 drivers
v0x27fa6e0_0 .net *"_ivl_142", 0 0, L_0x2806800;  1 drivers
v0x27fa7c0_0 .net *"_ivl_144", 0 0, L_0x2806b60;  1 drivers
v0x27fa8a0_0 .net *"_ivl_146", 0 0, L_0x2806c70;  1 drivers
v0x27fa980_0 .net *"_ivl_16", 0 0, L_0x2800ba0;  1 drivers
v0x27faa60_0 .net *"_ivl_2", 0 0, L_0x28002a0;  1 drivers
v0x27fab40_0 .net *"_ivl_20", 0 0, L_0x2800d80;  1 drivers
v0x27fac20_0 .net *"_ivl_22", 0 0, L_0x2800df0;  1 drivers
v0x27fad00_0 .net *"_ivl_24", 0 0, L_0x2800ed0;  1 drivers
v0x27fade0_0 .net *"_ivl_26", 0 0, L_0x2800f90;  1 drivers
v0x27faec0_0 .net *"_ivl_28", 0 0, L_0x2800e60;  1 drivers
v0x27fafa0_0 .net *"_ivl_30", 0 0, L_0x2801120;  1 drivers
v0x27fb080_0 .net *"_ivl_34", 0 0, L_0x2801330;  1 drivers
v0x27fb370_0 .net *"_ivl_36", 0 0, L_0x2801440;  1 drivers
v0x27fb450_0 .net *"_ivl_38", 0 0, L_0x28014b0;  1 drivers
v0x27fb530_0 .net *"_ivl_4", 0 0, L_0x2800440;  1 drivers
v0x27fb610_0 .net *"_ivl_40", 0 0, L_0x2801670;  1 drivers
v0x27fb6f0_0 .net *"_ivl_42", 0 0, L_0x28016e0;  1 drivers
v0x27fb7d0_0 .net *"_ivl_44", 0 0, L_0x28018b0;  1 drivers
v0x27fb8b0_0 .net *"_ivl_48", 0 0, L_0x2801b00;  1 drivers
v0x27fb990_0 .net *"_ivl_50", 0 0, L_0x2801b70;  1 drivers
v0x27fba70_0 .net *"_ivl_52", 0 0, L_0x2801cc0;  1 drivers
v0x27fbb50_0 .net *"_ivl_54", 0 0, L_0x2801dd0;  1 drivers
v0x27fbc30_0 .net *"_ivl_58", 0 0, L_0x2802040;  1 drivers
v0x27fbd10_0 .net *"_ivl_60", 0 0, L_0x28021b0;  1 drivers
v0x27fbdf0_0 .net *"_ivl_62", 0 0, L_0x2802220;  1 drivers
v0x27fbed0_0 .net *"_ivl_64", 0 0, L_0x2802440;  1 drivers
v0x27fbfb0_0 .net *"_ivl_66", 0 0, L_0x2802500;  1 drivers
v0x27fc090_0 .net *"_ivl_70", 0 0, L_0x28027a0;  1 drivers
v0x27fc170_0 .net *"_ivl_72", 0 0, L_0x2802940;  1 drivers
v0x27fc250_0 .net *"_ivl_74", 0 0, L_0x28029b0;  1 drivers
v0x27fc330_0 .net *"_ivl_76", 0 0, L_0x2802810;  1 drivers
v0x27fc410_0 .net *"_ivl_8", 0 0, L_0x2800750;  1 drivers
v0x27fc4f0_0 .net *"_ivl_80", 0 0, L_0x2802dd0;  1 drivers
v0x27fc5d0_0 .net *"_ivl_82", 0 0, L_0x2802e40;  1 drivers
v0x27fc6b0_0 .net *"_ivl_84", 0 0, L_0x2803010;  1 drivers
v0x27fc790_0 .net *"_ivl_86", 0 0, L_0x2803150;  1 drivers
v0x27fc870_0 .net *"_ivl_90", 0 0, L_0x2803440;  1 drivers
v0x27fc950_0 .net *"_ivl_92", 0 0, L_0x2803630;  1 drivers
v0x27fca30_0 .net *"_ivl_94", 0 0, L_0x28036f0;  1 drivers
v0x27fcb10_0 .net *"_ivl_96", 0 0, L_0x2803b00;  1 drivers
v0x27fcbf0_0 .net "a", 0 0, v0x27f88f0_0;  alias, 1 drivers
v0x27fcc90_0 .net "b", 0 0, v0x27f8990_0;  alias, 1 drivers
v0x27fcd80_0 .net "c", 0 0, v0x27f8a30_0;  alias, 1 drivers
v0x27fce70_0 .net "d", 0 0, v0x27f8b70_0;  alias, 1 drivers
v0x27fd370_0 .net "out_pos", 0 0, L_0x2806fe0;  alias, 1 drivers
v0x27fd430_0 .net "out_sop", 0 0, L_0x2805df0;  alias, 1 drivers
v0x27fd4f0_0 .net "w1", 0 0, L_0x2800550;  1 drivers
v0x27fd5b0_0 .net "w10", 0 0, L_0x2804910;  1 drivers
v0x27fd670_0 .net "w11", 0 0, L_0x2804fe0;  1 drivers
v0x27fd730_0 .net "w12", 0 0, L_0x2805980;  1 drivers
v0x27fd7f0_0 .net "w2", 0 0, L_0x2800c10;  1 drivers
v0x27fd8b0_0 .net "w3", 0 0, L_0x2801220;  1 drivers
v0x27fd970_0 .net "w4", 0 0, L_0x2801920;  1 drivers
v0x27fda30_0 .net "w5", 0 0, L_0x2801f30;  1 drivers
v0x27fdaf0_0 .net "w6", 0 0, L_0x2802690;  1 drivers
v0x27fdbb0_0 .net "w7", 0 0, L_0x28028d0;  1 drivers
v0x27fdc70_0 .net "w8", 0 0, L_0x2803380;  1 drivers
v0x27fdd30_0 .net "w9", 0 0, L_0x2803c40;  1 drivers
S_0x27fdeb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x278f320;
 .timescale -12 -12;
E_0x278b9f0 .event anyedge, v0x27feca0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27feca0_0;
    %nor/r;
    %assign/vec4 v0x27feca0_0, 0;
    %wait E_0x278b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27f7dc0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f8c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f8d00_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x27f7dc0;
T_4 ;
    %wait E_0x27a6460;
    %load/vec4 v0x27f8da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27f8c60_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27f7dc0;
T_5 ;
    %wait E_0x27a6300;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8990_0, 0;
    %assign/vec4 v0x27f88f0_0, 0;
    %wait E_0x27a6300;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8990_0, 0;
    %assign/vec4 v0x27f88f0_0, 0;
    %wait E_0x27a6300;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8990_0, 0;
    %assign/vec4 v0x27f88f0_0, 0;
    %wait E_0x27a6300;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8990_0, 0;
    %assign/vec4 v0x27f88f0_0, 0;
    %wait E_0x27a6300;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8990_0, 0;
    %assign/vec4 v0x27f88f0_0, 0;
    %wait E_0x27a6300;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8990_0, 0;
    %assign/vec4 v0x27f88f0_0, 0;
    %wait E_0x27a6300;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8990_0, 0;
    %assign/vec4 v0x27f88f0_0, 0;
    %wait E_0x27a6300;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8990_0, 0;
    %assign/vec4 v0x27f88f0_0, 0;
    %wait E_0x27a6300;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8990_0, 0;
    %assign/vec4 v0x27f88f0_0, 0;
    %wait E_0x27a6300;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8990_0, 0;
    %assign/vec4 v0x27f88f0_0, 0;
    %wait E_0x27a6300;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8990_0, 0;
    %assign/vec4 v0x27f88f0_0, 0;
    %wait E_0x27a6300;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8990_0, 0;
    %assign/vec4 v0x27f88f0_0, 0;
    %wait E_0x27a6300;
    %load/vec4 v0x27f8c60_0;
    %store/vec4 v0x27f8d00_0, 0, 1;
    %fork t_1, S_0x27f80f0;
    %jmp t_0;
    .scope S_0x27f80f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27f8330_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x27f8330_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x27a6300;
    %load/vec4 v0x27f8330_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8990_0, 0;
    %assign/vec4 v0x27f88f0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27f8330_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27f8330_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x27f7dc0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27a6460;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27f8b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27f8990_0, 0;
    %assign/vec4 v0x27f88f0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x27f8c60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x27f8d00_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x278f320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27fe840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27feca0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x278f320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x27fe840_0;
    %inv;
    %store/vec4 v0x27fe840_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x278f320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27f8ad0_0, v0x27fee10_0, v0x27fe660_0, v0x27fe700_0, v0x27fe7a0_0, v0x27fe8e0_0, v0x27feb60_0, v0x27feac0_0, v0x27fea20_0, v0x27fe980_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x278f320;
T_9 ;
    %load/vec4 v0x27fec00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x27fec00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27fec00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x27fec00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x27fec00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27fec00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x27fec00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27fec00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27fec00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27fec00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x278f320;
T_10 ;
    %wait E_0x27a6460;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27fec00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fec00_0, 4, 32;
    %load/vec4 v0x27fed40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x27fec00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fec00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27fec00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fec00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x27feb60_0;
    %load/vec4 v0x27feb60_0;
    %load/vec4 v0x27feac0_0;
    %xor;
    %load/vec4 v0x27feb60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x27fec00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fec00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x27fec00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fec00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x27fea20_0;
    %load/vec4 v0x27fea20_0;
    %load/vec4 v0x27fe980_0;
    %xor;
    %load/vec4 v0x27fea20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x27fec00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fec00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x27fec00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27fec00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response31/top_module.sv";
