digraph "CFG for 'inv_sub_bytes' function" {
	label="CFG for 'inv_sub_bytes' function";

	Node0x55ce62849e60 [shape=record,label="{%0:\l  %1 = alloca i8*, align 8\l  %i = alloca i8, align 1\l  %j = alloca i8, align 1\l  %row = alloca i8, align 1\l  %col = alloca i8, align 1\l  store i8* %state, i8** %1, align 8\l  call void @llvm.dbg.declare(metadata i8** %1, metadata !63, metadata !64),\l... !dbg !65\l  call void @llvm.dbg.declare(metadata i8* %i, metadata !66, metadata !64),\l... !dbg !67\l  call void @llvm.dbg.declare(metadata i8* %j, metadata !68, metadata !64),\l... !dbg !69\l  call void @llvm.dbg.declare(metadata i8* %row, metadata !70, metadata !64),\l... !dbg !71\l  call void @llvm.dbg.declare(metadata i8* %col, metadata !72, metadata !64),\l... !dbg !73\l  store i8 0, i8* %i, align 1, !dbg !74\l  br label %2, !dbg !76\l}"];
	Node0x55ce62849e60 -> Node0x55ce62849eb0;
	Node0x55ce62849eb0 [shape=record,label="{%2:\l\l  %3 = load i8, i8* %i, align 1, !dbg !77\l  %4 = zext i8 %3 to i32, !dbg !77\l  %5 = icmp slt i32 %4, 4, !dbg !80\l  br i1 %5, label %6, label %68, !dbg !81\l|{<s0>T|<s1>F}}"];
	Node0x55ce62849eb0:s0 -> Node0x55ce62849f00;
	Node0x55ce62849eb0:s1 -> Node0x55ce6284a0e0;
	Node0x55ce62849f00 [shape=record,label="{%6:\l\l  store i8 0, i8* %j, align 1, !dbg !82\l  br label %7, !dbg !85\l}"];
	Node0x55ce62849f00 -> Node0x55ce62849f50;
	Node0x55ce62849f50 [shape=record,label="{%7:\l\l  %8 = load i8, i8* %j, align 1, !dbg !86\l  %9 = zext i8 %8 to i32, !dbg !86\l  %10 = load i32, i32* @Nb, align 4, !dbg !89\l  %11 = icmp slt i32 %9, %10, !dbg !90\l  br i1 %11, label %12, label %64, !dbg !91\l|{<s0>T|<s1>F}}"];
	Node0x55ce62849f50:s0 -> Node0x55ce62849fa0;
	Node0x55ce62849f50:s1 -> Node0x55ce6284a040;
	Node0x55ce62849fa0 [shape=record,label="{%12:\l\l  %13 = load i32, i32* @Nb, align 4, !dbg !92\l  %14 = load i8, i8* %i, align 1, !dbg !94\l  %15 = zext i8 %14 to i32, !dbg !94\l  %16 = mul nsw i32 %13, %15, !dbg !95\l  %17 = load i8, i8* %j, align 1, !dbg !96\l  %18 = zext i8 %17 to i32, !dbg !96\l  %19 = add nsw i32 %16, %18, !dbg !97\l  %20 = sext i32 %19 to i64, !dbg !98\l  %21 = load i8*, i8** %1, align 8, !dbg !98\l  %22 = getelementptr inbounds i8, i8* %21, i64 %20, !dbg !98\l  %23 = load i8, i8* %22, align 1, !dbg !98\l  %24 = zext i8 %23 to i32, !dbg !98\l  %25 = and i32 %24, 240, !dbg !99\l  %26 = ashr i32 %25, 4, !dbg !100\l  %27 = trunc i32 %26 to i8, !dbg !101\l  store i8 %27, i8* %row, align 1, !dbg !102\l  %28 = load i32, i32* @Nb, align 4, !dbg !103\l  %29 = load i8, i8* %i, align 1, !dbg !104\l  %30 = zext i8 %29 to i32, !dbg !104\l  %31 = mul nsw i32 %28, %30, !dbg !105\l  %32 = load i8, i8* %j, align 1, !dbg !106\l  %33 = zext i8 %32 to i32, !dbg !106\l  %34 = add nsw i32 %31, %33, !dbg !107\l  %35 = sext i32 %34 to i64, !dbg !108\l  %36 = load i8*, i8** %1, align 8, !dbg !108\l  %37 = getelementptr inbounds i8, i8* %36, i64 %35, !dbg !108\l  %38 = load i8, i8* %37, align 1, !dbg !108\l  %39 = zext i8 %38 to i32, !dbg !108\l  %40 = and i32 %39, 15, !dbg !109\l  %41 = trunc i32 %40 to i8, !dbg !108\l  store i8 %41, i8* %col, align 1, !dbg !110\l  %42 = load i8, i8* %row, align 1, !dbg !111\l  %43 = zext i8 %42 to i32, !dbg !111\l  %44 = mul nsw i32 16, %43, !dbg !112\l  %45 = load i8, i8* %col, align 1, !dbg !113\l  %46 = zext i8 %45 to i32, !dbg !113\l  %47 = add nsw i32 %44, %46, !dbg !114\l  %48 = sext i32 %47 to i64, !dbg !115\l  %49 = getelementptr inbounds [256 x i8], [256 x i8]* @inv_s_box, i64 0, i64\l... %48, !dbg !115\l  %50 = load i8, i8* %49, align 1, !dbg !115\l  %51 = load i32, i32* @Nb, align 4, !dbg !116\l  %52 = load i8, i8* %i, align 1, !dbg !117\l  %53 = zext i8 %52 to i32, !dbg !117\l  %54 = mul nsw i32 %51, %53, !dbg !118\l  %55 = load i8, i8* %j, align 1, !dbg !119\l  %56 = zext i8 %55 to i32, !dbg !119\l  %57 = add nsw i32 %54, %56, !dbg !120\l  %58 = sext i32 %57 to i64, !dbg !121\l  %59 = load i8*, i8** %1, align 8, !dbg !121\l  %60 = getelementptr inbounds i8, i8* %59, i64 %58, !dbg !121\l  store i8 %50, i8* %60, align 1, !dbg !122\l  br label %61, !dbg !123\l}"];
	Node0x55ce62849fa0 -> Node0x55ce62849ff0;
	Node0x55ce62849ff0 [shape=record,label="{%61:\l\l  %62 = load i8, i8* %j, align 1, !dbg !124\l  %63 = add i8 %62, 1, !dbg !124\l  store i8 %63, i8* %j, align 1, !dbg !124\l  br label %7, !dbg !126\l}"];
	Node0x55ce62849ff0 -> Node0x55ce62849f50;
	Node0x55ce6284a040 [shape=record,label="{%64:\l\l  br label %65, !dbg !127\l}"];
	Node0x55ce6284a040 -> Node0x55ce6284a090;
	Node0x55ce6284a090 [shape=record,label="{%65:\l\l  %66 = load i8, i8* %i, align 1, !dbg !128\l  %67 = add i8 %66, 1, !dbg !128\l  store i8 %67, i8* %i, align 1, !dbg !128\l  br label %2, !dbg !130\l}"];
	Node0x55ce6284a090 -> Node0x55ce62849eb0;
	Node0x55ce6284a0e0 [shape=record,label="{%68:\l\l  ret void, !dbg !131\l}"];
}
