// Seed: 3486594667
module module_0 (
    output id_0,
    output logic id_1,
    output id_2
);
  defparam id_4.id_5 = id_3; type_12(
      -id_3, 1 - id_3
  );
  type_13 id_6 (
      .id_0(id_3),
      .id_1(id_0),
      .id_2(id_0 > id_0),
      .id_3(1),
      .id_4(1),
      .id_5()
  );
  assign id_1 = id_3 == id_4#(.id_6(1'd0)) >= id_3;
  logic id_7;
  logic id_8 = id_5;
  logic id_9;
  assign id_4 = 1;
  type_0 id_10 (
      .id_0(id_4),
      .id_1(1),
      .id_2(id_2),
      .id_3(1),
      .id_4((1) || 1),
      .id_5(""),
      .id_6("")
  );
endmodule
