set SynModuleInfo {
  {SRCNAME matrix_mult MODELNAME matrix_mult RTLNAME matrix_mult IS_TOP 1
    SUBMODULES {
      {MODELNAME mac_muladd_8ns_8ns_16s_16_4_1 RTLNAME matrix_mult_mac_muladd_8ns_8ns_16s_16_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME flow_control_loop_delay_pipe RTLNAME matrix_mult_flow_control_loop_delay_pipe BINDTYPE interface TYPE internal_upc_flow_control INSTNAME matrix_mult_flow_control_loop_delay_pipe_U}
    }
  }
}
