{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669231868892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669231868892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 19:31:08 2022 " "Processing started: Wed Nov 23 19:31:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669231868892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231868892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231868892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669231869343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669231869343 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hello_adc.qsys " "Elaborating Platform Designer system entity \"hello_adc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669231877784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.19:31:21 Progress: Loading quartus/hello_adc.qsys " "2022.11.23.19:31:21 Progress: Loading quartus/hello_adc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231881395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.19:31:22 Progress: Reading input file " "2022.11.23.19:31:22 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231882496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.19:31:22 Progress: Adding adc_control_core \[altera_modular_adc 20.1\] " "2022.11.23.19:31:22 Progress: Adding adc_control_core \[altera_modular_adc 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231882556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.19:31:23 Progress: Parameterizing module adc_control_core " "2022.11.23.19:31:23 Progress: Parameterizing module adc_control_core" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231883006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.19:31:23 Progress: Adding altpll \[altpll 20.1\] " "2022.11.23.19:31:23 Progress: Adding altpll \[altpll 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231883026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.19:31:23 Progress: Parameterizing module altpll " "2022.11.23.19:31:23 Progress: Parameterizing module altpll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231883856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.19:31:23 Progress: Adding clk_50 \[clock_source 20.1\] " "2022.11.23.19:31:23 Progress: Adding clk_50 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231883856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.19:31:23 Progress: Parameterizing module clk_50 " "2022.11.23.19:31:23 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231883946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.19:31:23 Progress: Adding clock_bridge \[altera_clock_bridge 20.1\] " "2022.11.23.19:31:23 Progress: Adding clock_bridge \[altera_clock_bridge 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231883956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.19:31:23 Progress: Parameterizing module clock_bridge " "2022.11.23.19:31:23 Progress: Parameterizing module clock_bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231883976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.19:31:23 Progress: Building connections " "2022.11.23.19:31:23 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231883976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.19:31:24 Progress: Parameterizing connections " "2022.11.23.19:31:24 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231884016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.19:31:24 Progress: Validating " "2022.11.23.19:31:24 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231884016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.23.19:31:25 Progress: Done reading input file " "2022.11.23.19:31:25 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231885547 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hello_adc.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit. " "Hello_adc.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231887128 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hello_adc.altpll: altpll.pll_slave must be connected to an Avalon-MM master " "Hello_adc.altpll: altpll.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231887128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hello_adc: Generating hello_adc \"hello_adc\" for QUARTUS_SYNTH " "Hello_adc: Generating hello_adc \"hello_adc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231887858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_control_core: \"hello_adc\" instantiated altera_modular_adc \"adc_control_core\" " "Adc_control_core: \"hello_adc\" instantiated altera_modular_adc \"adc_control_core\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231892217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll: \"hello_adc\" instantiated altpll \"altpll\" " "Altpll: \"hello_adc\" instantiated altpll \"altpll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231893148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"hello_adc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"hello_adc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231893178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Control_internal: \"adc_control_core\" instantiated altera_modular_adc_control \"control_internal\" " "Control_internal: \"adc_control_core\" instantiated altera_modular_adc_control \"control_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231893228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hello_adc: Done \"hello_adc\" with 5 modules, 13 files " "Hello_adc: Done \"hello_adc\" with 5 modules, 13 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231893228 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hello_adc.qsys " "Finished elaborating Platform Designer system entity \"hello_adc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669231894021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/hello_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/hello_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc " "Found entity 1: hello_adc" {  } { { "quartus/hello_adc/synthesis/hello_adc.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/hello_adc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "quartus/hello_adc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "quartus/hello_adc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc_altpll_dffpipe_l2c " "Found entity 1: hello_adc_altpll_dffpipe_l2c" {  } { { "quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894082 ""} { "Info" "ISGN_ENTITY_NAME" "2 hello_adc_altpll_stdsync_sv6 " "Found entity 2: hello_adc_altpll_stdsync_sv6" {  } { { "quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894082 ""} { "Info" "ISGN_ENTITY_NAME" "3 hello_adc_altpll_altpll_5b92 " "Found entity 3: hello_adc_altpll_altpll_5b92" {  } { { "quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894082 ""} { "Info" "ISGN_ENTITY_NAME" "4 hello_adc_altpll " "Found entity 4: hello_adc_altpll" {  } { { "quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc_adc_control_core " "Found entity 1: hello_adc_adc_control_core" {  } { { "quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894082 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669231894082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "quartus/hello_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga/src/paddle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga/src/paddle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paddles-A " "Found design unit 1: paddles-A" {  } { { "fpga/src/paddle.vhd" "" { Text "C:/Users/eleceng/Documents/city2077/fpga/src/paddle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894492 ""} { "Info" "ISGN_ENTITY_NAME" "1 paddles " "Found entity 1: paddles" {  } { { "fpga/src/paddle.vhd" "" { Text "C:/Users/eleceng/Documents/city2077/fpga/src/paddle.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevsegxdec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevsegxdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevSegxDec-bhv " "Found design unit 1: sevSegxDec-bhv" {  } { { "sevsegxdec.vhd" "" { Text "C:/Users/eleceng/Documents/city2077/sevsegxdec.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894492 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevSegxDec " "Found entity 1: sevSegxDec" {  } { { "sevsegxdec.vhd" "" { Text "C:/Users/eleceng/Documents/city2077/sevsegxdec.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadrature_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file quadrature_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quadrature_decoder-logic " "Found design unit 1: quadrature_decoder-logic" {  } { { "quadrature_decoder.vhd" "" { Text "C:/Users/eleceng/Documents/city2077/quadrature_decoder.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894492 ""} { "Info" "ISGN_ENTITY_NAME" "1 quadrature_decoder " "Found entity 1: quadrature_decoder" {  } { { "quadrature_decoder.vhd" "" { Text "C:/Users/eleceng/Documents/city2077/quadrature_decoder.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "sync.vhd" "" { Text "C:/Users/eleceng/Documents/city2077/sync.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894492 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "sync.vhd" "" { Text "C:/Users/eleceng/Documents/city2077/sync.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "VGA.vhd" "" { Text "C:/Users/eleceng/Documents/city2077/VGA.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894492 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/eleceng/Documents/city2077/VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/eleceng/Documents/city2077/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcgsprite.vhd 2 0 " "Found 2 design units, including 0 entities, in source file pcgsprite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DW " "Found design unit 1: DW" {  } { { "pcgsprite.vhd" "" { Text "C:/Users/eleceng/Documents/city2077/pcgsprite.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894502 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DW-body " "Found design unit 2: DW-body" {  } { { "pcgsprite.vhd" "" { Text "C:/Users/eleceng/Documents/city2077/pcgsprite.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/eleceng/Documents/city2077/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txtscreen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file txtscreen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txtScreen-RTL " "Found design unit 1: txtScreen-RTL" {  } { { "txtscreen.vhd" "" { Text "C:/Users/eleceng/Documents/city2077/txtscreen.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894502 ""} { "Info" "ISGN_ENTITY_NAME" "1 txtScreen " "Found entity 1: txtScreen" {  } { { "txtscreen.vhd" "" { Text "C:/Users/eleceng/Documents/city2077/txtscreen.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dispmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispmem " "Found entity 1: dispmem" {  } { { "dispmem.v" "" { Text "C:/Users/eleceng/Documents/city2077/dispmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charrom.v 1 1 " "Found 1 design units, including 1 entities, in source file charrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 charrom " "Found entity 1: charrom" {  } { { "charrom.v" "" { Text "C:/Users/eleceng/Documents/city2077/charrom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcgsprite2.vhd 2 0 " "Found 2 design units, including 0 entities, in source file pcgsprite2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DW2 " "Found design unit 1: DW2" {  } { { "pcgsprite2.vhd" "" { Text "C:/Users/eleceng/Documents/city2077/pcgsprite2.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894512 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DW2-body " "Found design unit 2: DW2-body" {  } { { "pcgsprite2.vhd" "" { Text "C:/Users/eleceng/Documents/city2077/pcgsprite2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char2std.vhd 2 0 " "Found 2 design units, including 0 entities, in source file char2std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHAR2STD " "Found design unit 1: CHAR2STD" {  } { { "char2std.vhd" "" { Text "C:/Users/eleceng/Documents/city2077/char2std.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894512 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CHAR2STD-body " "Found design unit 2: CHAR2STD-body" {  } { { "char2std.vhd" "" { Text "C:/Users/eleceng/Documents/city2077/char2std.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669231894512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894512 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "hello_adc hello_adc.v(6) " "Verilog HDL error at hello_adc.v(6): module \"hello_adc\" cannot be declared more than once" {  } { { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/eleceng/Documents/city2077/db/ip/hello_adc/hello_adc.v" 6 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669231894522 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hello_adc hello_adc.v(6) " "HDL info at hello_adc.v(6): see declaration for object \"hello_adc\"" {  } { { "quartus/hello_adc/synthesis/hello_adc.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/hello_adc.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669231894522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/hello_adc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/hello_adc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894522 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_modular_adc_control altera_modular_adc_control.v(18) " "Verilog HDL error at altera_modular_adc_control.v(18): module \"altera_modular_adc_control\" cannot be declared more than once" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/eleceng/Documents/city2077/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 18 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669231894522 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_modular_adc_control altera_modular_adc_control.v(18) " "HDL info at altera_modular_adc_control.v(18): see declaration for object \"altera_modular_adc_control\"" {  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control.v" 18 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669231894522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_modular_adc_control.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894522 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_modular_adc_control_avrg_fifo altera_modular_adc_control_avrg_fifo.v(53) " "Verilog HDL error at altera_modular_adc_control_avrg_fifo.v(53): module \"altera_modular_adc_control_avrg_fifo\" cannot be declared more than once" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/eleceng/Documents/city2077/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 53 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669231894522 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_modular_adc_control_avrg_fifo altera_modular_adc_control_avrg_fifo.v(53) " "HDL info at altera_modular_adc_control_avrg_fifo.v(53): see declaration for object \"altera_modular_adc_control_avrg_fifo\"" {  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669231894522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894522 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/eleceng/Documents/city2077/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669231894532 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_modular_adc_control_fsm altera_modular_adc_control_fsm.v(18) " "Verilog HDL error at altera_modular_adc_control_fsm.v(18): module \"altera_modular_adc_control_fsm\" cannot be declared more than once" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/eleceng/Documents/city2077/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 18 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669231894532 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_modular_adc_control_fsm altera_modular_adc_control_fsm.v(18) " "HDL info at altera_modular_adc_control_fsm.v(18): see declaration for object \"altera_modular_adc_control_fsm\"" {  } { { "quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669231894532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894532 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_reset_controller altera_reset_controller.v(42) " "Verilog HDL error at altera_reset_controller.v(42): module \"altera_reset_controller\" cannot be declared more than once" {  } { { "db/ip/hello_adc/submodules/altera_reset_controller.v" "" { Text "C:/Users/eleceng/Documents/city2077/db/ip/hello_adc/submodules/altera_reset_controller.v" 42 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669231894545 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_reset_controller altera_reset_controller.v(42) " "HDL info at altera_reset_controller.v(42): see declaration for object \"altera_reset_controller\"" {  } { { "quartus/hello_adc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/altera_reset_controller.v" 42 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669231894545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894545 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_reset_synchronizer altera_reset_synchronizer.v(24) " "Verilog HDL error at altera_reset_synchronizer.v(24): module \"altera_reset_synchronizer\" cannot be declared more than once" {  } { { "db/ip/hello_adc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/eleceng/Documents/city2077/db/ip/hello_adc/submodules/altera_reset_synchronizer.v" 24 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669231894545 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_reset_synchronizer altera_reset_synchronizer.v(24) " "HDL info at altera_reset_synchronizer.v(24): see declaration for object \"altera_reset_synchronizer\"" {  } { { "quartus/hello_adc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/altera_reset_synchronizer.v" 24 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669231894545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894552 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "chsel_code_converter_sw_to_hw chsel_code_converter_sw_to_hw.v(32) " "Verilog HDL error at chsel_code_converter_sw_to_hw.v(32): module \"chsel_code_converter_sw_to_hw\" cannot be declared more than once" {  } { { "db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/eleceng/Documents/city2077/db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v" 32 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669231894552 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "chsel_code_converter_sw_to_hw chsel_code_converter_sw_to_hw.v(32) " "HDL info at chsel_code_converter_sw_to_hw.v(32): see declaration for object \"chsel_code_converter_sw_to_hw\"" {  } { { "quartus/hello_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669231894552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894552 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "fiftyfivenm_adcblock_primitive_wrapper fiftyfivenm_adcblock_primitive_wrapper.v(37) " "Verilog HDL error at fiftyfivenm_adcblock_primitive_wrapper.v(37): module \"fiftyfivenm_adcblock_primitive_wrapper\" cannot be declared more than once" {  } { { "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/eleceng/Documents/city2077/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669231894562 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fiftyfivenm_adcblock_primitive_wrapper fiftyfivenm_adcblock_primitive_wrapper.v(37) " "HDL info at fiftyfivenm_adcblock_primitive_wrapper.v(37): see declaration for object \"fiftyfivenm_adcblock_primitive_wrapper\"" {  } { { "quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669231894562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894562 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "fiftyfivenm_adcblock_top_wrapper fiftyfivenm_adcblock_top_wrapper.v(31) " "Verilog HDL error at fiftyfivenm_adcblock_top_wrapper.v(31): module \"fiftyfivenm_adcblock_top_wrapper\" cannot be declared more than once" {  } { { "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/eleceng/Documents/city2077/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669231894572 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fiftyfivenm_adcblock_top_wrapper fiftyfivenm_adcblock_top_wrapper.v(31) " "HDL info at fiftyfivenm_adcblock_top_wrapper.v(31): see declaration for object \"fiftyfivenm_adcblock_top_wrapper\"" {  } { { "quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669231894572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894572 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "hello_adc_adc_control_core hello_adc_adc_control_core.v(9) " "Verilog HDL error at hello_adc_adc_control_core.v(9): module \"hello_adc_adc_control_core\" cannot be declared more than once" {  } { { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/eleceng/Documents/city2077/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669231894582 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hello_adc_adc_control_core hello_adc_adc_control_core.v(9) " "HDL info at hello_adc_adc_control_core.v(9): see declaration for object \"hello_adc_adc_control_core\"" {  } { { "quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_adc_control_core.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669231894582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894582 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "hello_adc_altpll_dffpipe_l2c hello_adc_altpll.v(38) " "Verilog HDL error at hello_adc_altpll.v(38): module \"hello_adc_altpll_dffpipe_l2c\" cannot be declared more than once" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/Users/eleceng/Documents/city2077/db/ip/hello_adc/submodules/hello_adc_altpll.v" 38 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669231894592 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hello_adc_altpll_dffpipe_l2c hello_adc_altpll.v(38) " "HDL info at hello_adc_altpll.v(38): see declaration for object \"hello_adc_altpll_dffpipe_l2c\"" {  } { { "quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" "" { Text "C:/Users/eleceng/Documents/city2077/quartus/hello_adc/synthesis/submodules/hello_adc_altpll.v" 38 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669231894592 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hello_adc_altpll_stdsync_sv6 hello_adc_altpll.v(99) " "Ignored design unit \"hello_adc_altpll_stdsync_sv6\" at hello_adc_altpll.v(99) due to previous errors" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/Users/eleceng/Documents/city2077/db/ip/hello_adc/submodules/hello_adc_altpll.v" 99 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1669231894592 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hello_adc_altpll_altpll_5b92 hello_adc_altpll.v(131) " "Ignored design unit \"hello_adc_altpll_altpll_5b92\" at hello_adc_altpll.v(131) due to previous errors" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/Users/eleceng/Documents/city2077/db/ip/hello_adc/submodules/hello_adc_altpll.v" 131 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1669231894592 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hello_adc_altpll hello_adc_altpll.v(218) " "Ignored design unit \"hello_adc_altpll\" at hello_adc_altpll.v(218) due to previous errors" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/Users/eleceng/Documents/city2077/db/ip/hello_adc/submodules/hello_adc_altpll.v" 218 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1669231894592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/hello_adc_altpll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hello_adc/submodules/hello_adc_altpll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894592 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eleceng/Documents/city2077/output_files/vga.map.smsg " "Generated suppressed messages file C:/Users/eleceng/Documents/city2077/output_files/vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894682 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669231894752 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 23 19:31:34 2022 " "Processing ended: Wed Nov 23 19:31:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669231894752 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669231894752 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669231894752 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231894752 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 16 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669231895415 ""}
