###############################################################
#  Generated by:      Cadence Encounter 14.27-s035_1
#  OS:                Linux x86_64(Host ID s2424.it.kth.se)
#  Generated on:      Tue Dec  1 14:15:21 2015
#  Design:            spc2
#  Command:           timeDesign -signoff -expandedViews
###############################################################
Path 1: MET Setup Check with Pin GD_reg[2]/CP 
Endpoint:   GD_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.178
- Setup                         0.152
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.926
- Arrival Time                  0.194
= Slack Time                  125.732
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  125.733 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  125.737 | 
     | out_reg[4]/Q  |   ^   | out[4] | DFCX1 | 0.190 |   0.194 |  125.926 | 
     | GD_reg[2]/D   |   ^   | out[4] | DFCX3 | 0.000 |   0.194 |  125.926 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -0.732 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.005 | 125.005 |   -0.728 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 1.173 | 126.178 |    0.445 | 
     | GD_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.001 | 126.178 |    0.446 | 
     +--------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin GS_reg[0]/CP 
Endpoint:   GS_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[7]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.179
- Setup                         0.152
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.927
- Arrival Time                  0.190
= Slack Time                  125.737
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  125.737 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1 | 0.003 |   0.003 |  125.740 | 
     | out_reg[7]/Q  |   ^   | out[7] | DFCX1 | 0.187 |   0.190 |  125.927 | 
     | GS_reg[0]/D   |   ^   | out[7] | DFCX3 | 0.000 |   0.190 |  125.927 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -0.737 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.005 | 125.005 |   -0.732 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 1.173 | 126.178 |    0.441 | 
     | GS_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.001 | 126.179 |    0.442 | 
     +--------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin FS_reg/CP 
Endpoint:   FS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.178
- Setup                         0.151
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.927
- Arrival Time                  0.189
= Slack Time                  125.738
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  125.738 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  125.743 | 
     | out_reg[1]/Q  |   ^   | out[1] | DFCX1 | 0.185 |   0.189 |  125.927 | 
     | FS_reg/D      |   ^   | out[1] | DFCX3 | 0.000 |   0.189 |  125.927 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |   -0.738 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.005 | 125.005 |   -0.734 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 1.173 | 126.178 |    0.439 | 
     | FS_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 126.178 |    0.440 | 
     +-----------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin IQ_reg/CP 
Endpoint:   IQ_reg/D      (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[11]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.179
- Setup                         0.151
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.928
- Arrival Time                  0.188
= Slack Time                  125.740
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  125.740 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1 | 0.005 |   0.005 |  125.744 | 
     | out_reg[11]/Q  |   ^   | out[11] | DFCX1 | 0.183 |   0.188 |  125.927 | 
     | IQ_reg/D       |   ^   | out[11] | DFCX3 | 0.000 |   0.188 |  125.928 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |   -0.740 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.005 | 125.005 |   -0.735 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 1.173 | 126.178 |    0.438 | 
     | IQ_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 126.179 |    0.439 | 
     +-----------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin F_reg[1]/CP 
Endpoint:   F_reg[1]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[13]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.179
- Setup                         0.151
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.927
- Arrival Time                  0.188
= Slack Time                  125.740
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  125.740 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1 | 0.003 |   0.003 |  125.743 | 
     | out_reg[13]/Q  |   ^   | out[13] | DFCX1 | 0.184 |   0.188 |  125.927 | 
     | F_reg[1]/D     |   ^   | out[13] | DFCX3 | 0.000 |   0.188 |  125.927 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |   -0.740 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.005 | 125.005 |   -0.735 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 1.173 | 126.178 |    0.438 | 
     | F_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.001 | 126.179 |    0.439 | 
     +-------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin GD_reg[0]/CP 
Endpoint:   GD_reg[0]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.178
- Setup                         0.151
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.927
- Arrival Time                  0.187
= Slack Time                  125.740
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  125.740 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  125.744 | 
     | out_reg[2]/Q  |   ^   | out[2] | DFCX1 | 0.183 |   0.187 |  125.927 | 
     | GD_reg[0]/D   |   ^   | out[2] | DFCX3 | 0.000 |   0.187 |  125.927 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -0.740 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.005 | 125.005 |   -0.735 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 1.173 | 126.178 |    0.438 | 
     | GD_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.001 | 126.178 |    0.438 | 
     +--------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin CE_reg/CP 
Endpoint:   CE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[6]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.179
- Setup                         0.151
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.928
- Arrival Time                  0.188
= Slack Time                  125.740
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  125.740 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  125.744 | 
     | out_reg[6]/Q  |   ^   | out[6] | DFCX1 | 0.184 |   0.188 |  125.927 | 
     | CE_reg/D      |   ^   | out[6] | DFCX3 | 0.000 |   0.188 |  125.928 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |   -0.740 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.005 | 125.005 |   -0.735 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 1.173 | 126.178 |    0.438 | 
     | CE_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 126.179 |    0.439 | 
     +-----------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin GS_reg[2]/CP 
Endpoint:   GS_reg[2]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[9]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.179
- Setup                         0.151
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.928
- Arrival Time                  0.186
= Slack Time                  125.741
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  125.741 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1 | 0.003 |   0.003 |  125.744 | 
     | out_reg[9]/Q  |   ^   | out[9] | DFCX1 | 0.183 |   0.186 |  125.928 | 
     | GS_reg[2]/D   |   ^   | out[9] | DFCX3 | 0.000 |   0.186 |  125.928 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -0.741 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.005 | 125.005 |   -0.737 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 1.173 | 126.178 |    0.436 | 
     | GS_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.001 | 126.179 |    0.437 | 
     +--------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin F_reg[0]/CP 
Endpoint:   F_reg[0]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[12]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.179
- Setup                         0.151
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.927
- Arrival Time                  0.186
= Slack Time                  125.742
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  125.742 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  125.744 | 
     | out_reg[12]/Q  |   ^   | out[12] | DFCX1 | 0.184 |   0.186 |  125.927 | 
     | F_reg[0]/D     |   ^   | out[12] | DFCX3 | 0.000 |   0.186 |  125.927 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |   -0.742 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.005 | 125.005 |   -0.737 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 1.173 | 126.178 |    0.436 | 
     | F_reg[0]/CP |   ^   | n_9   | DFCX3  | 0.001 | 126.179 |    0.437 | 
     +-------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin F_reg[3]/CP 
Endpoint:   F_reg[3]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[15]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.179
- Setup                         0.151
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.928
- Arrival Time                  0.184
= Slack Time                  125.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  125.744 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1 | 0.001 |   0.001 |  125.745 | 
     | out_reg[15]/Q  |   ^   | out[15] | DFCX1 | 0.183 |   0.184 |  125.928 | 
     | F_reg[3]/D     |   ^   | out[15] | DFCX3 | 0.000 |   0.184 |  125.928 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |   -0.744 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.005 | 125.005 |   -0.740 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 1.173 | 126.178 |    0.433 | 
     | F_reg[3]/CP |   ^   | n_9   | DFCX3  | 0.001 | 126.179 |    0.435 | 
     +-------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin NS_reg/CP 
Endpoint:   NS_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.178
- Setup                         0.150
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.928
- Arrival Time                  0.183
= Slack Time                  125.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  125.745 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  125.749 | 
     | out_reg[5]/Q  |   ^   | out[5] | DFCX1 | 0.179 |   0.183 |  125.928 | 
     | NS_reg/D      |   ^   | out[5] | DFCX3 | 0.000 |   0.183 |  125.928 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |   -0.745 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.005 | 125.005 |   -0.740 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 1.173 | 126.178 |    0.433 | 
     | NS_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 126.178 |    0.434 | 
     +-----------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin GD_reg[1]/CP 
Endpoint:   GD_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.178
- Setup                         0.150
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.929
- Arrival Time                  0.182
= Slack Time                  125.747
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  125.747 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1 | 0.005 |   0.005 |  125.752 | 
     | out_reg[3]/Q  |   ^   | out[3] | DFCX1 | 0.177 |   0.182 |  125.929 | 
     | GD_reg[1]/D   |   ^   | out[3] | DFCX3 | 0.000 |   0.182 |  125.929 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -0.747 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.005 | 125.005 |   -0.742 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 1.173 | 126.178 |    0.431 | 
     | GD_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.001 | 126.178 |    0.431 | 
     +--------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin GS_reg[1]/CP 
Endpoint:   GS_reg[1]/D  (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[8]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.179
- Setup                         0.150
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.929
- Arrival Time                  0.182
= Slack Time                  125.747
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  125.747 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  125.751 | 
     | out_reg[8]/Q  |   ^   | out[8] | DFCX1 | 0.178 |   0.182 |  125.929 | 
     | GS_reg[1]/D   |   ^   | out[8] | DFCX3 | 0.000 |   0.182 |  125.929 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -0.747 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.005 | 125.005 |   -0.743 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 1.173 | 126.178 |    0.430 | 
     | GS_reg[1]/CP |   ^   | n_9   | DFCX3  | 0.001 | 126.179 |    0.432 | 
     +--------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin GS_reg[3]/CP 
Endpoint:   GS_reg[3]/D   (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[10]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.179
- Setup                         0.150
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.929
- Arrival Time                  0.181
= Slack Time                  125.748
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  125.748 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  125.750 | 
     | out_reg[10]/Q  |   ^   | out[10] | DFCX1 | 0.179 |   0.181 |  125.929 | 
     | GS_reg[3]/D    |   ^   | out[10] | DFCX3 | 0.000 |   0.181 |  125.929 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |              |       |       |        |       |  Time   |   Time   | 
     |--------------+-------+-------+--------+-------+---------+----------| 
     | Clk          |   v   | Clk   |        |       | 125.000 |   -0.748 | 
     | g96/A        |   v   | Clk   | NOR2XL | 0.005 | 125.005 |   -0.743 | 
     | g96/Q        |   ^   | n_9   | NOR2XL | 1.173 | 126.178 |    0.430 | 
     | GS_reg[3]/CP |   ^   | n_9   | DFCX3  | 0.001 | 126.179 |    0.431 | 
     +--------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin F_reg[2]/CP 
Endpoint:   F_reg[2]/D    (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[14]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.179
- Setup                         0.149
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.930
- Arrival Time                  0.174
= Slack Time                  125.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  125.756 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  125.758 | 
     | out_reg[14]/Q  |   ^   | out[14] | DFCX1 | 0.172 |   0.174 |  125.930 | 
     | F_reg[2]/D     |   ^   | out[14] | DFCX3 | 0.000 |   0.174 |  125.930 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |             |       |       |        |       |  Time   |   Time   | 
     |-------------+-------+-------+--------+-------+---------+----------| 
     | Clk         |   v   | Clk   |        |       | 125.000 |   -0.756 | 
     | g96/A       |   v   | Clk   | NOR2XL | 0.005 | 125.005 |   -0.751 | 
     | g96/Q       |   ^   | n_9   | NOR2XL | 1.173 | 126.178 |    0.422 | 
     | F_reg[2]/CP |   ^   | n_9   | DFCX3  | 0.001 | 126.179 |    0.423 | 
     +-------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RE_reg/CP 
Endpoint:   RE_reg/D     (^) checked with trailing edge of 'Clk'
Beginpoint: out_reg[0]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.178
- Setup                         0.147
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.931
- Arrival Time                  0.171
= Slack Time                  125.760
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  125.760 | 
     | out_reg[0]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  125.765 | 
     | out_reg[0]/Q  |   ^   | out[0] | DFCX1 | 0.166 |   0.171 |  125.931 | 
     | RE_reg/D      |   ^   | out[0] | DFCX3 | 0.000 |   0.171 |  125.931 | 
     +---------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |           |       |       |        |       |  Time   |   Time   | 
     |-----------+-------+-------+--------+-------+---------+----------| 
     | Clk       |   v   | Clk   |        |       | 125.000 |   -0.760 | 
     | g96/A     |   v   | Clk   | NOR2XL | 0.005 | 125.005 |   -0.756 | 
     | g96/Q     |   ^   | n_9   | NOR2XL | 1.173 | 126.178 |    0.417 | 
     | RE_reg/CP |   ^   | n_9   | DFCX3  | 0.001 | 126.178 |    0.418 | 
     +-----------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.001
- Setup                         0.080
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.821
- Arrival Time                  0.849
= Slack Time                  248.972
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell  | Delay | Arrival | Required | 
     |                 |       |          |        |       |  Time   |   Time   | 
     |-----------------+-------+----------+--------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |        |       |  -0.000 |  248.972 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1  | 0.004 |   0.004 |  248.976 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1  | 0.203 |   0.208 |  249.180 | 
     | g150/B          |   v   | count[1] | OR2X3  | 0.000 |   0.208 |  249.180 | 
     | g150/Q          |   v   | n_0      | OR2X3  | 0.095 |   0.304 |  249.275 | 
     | g147/A          |   v   | n_0      | NOR2XL | 0.000 |   0.304 |  249.275 | 
     | g147/Q          |   ^   | n_2      | NOR2XL | 0.255 |   0.559 |  249.530 | 
     | g144/A          |   ^   | n_2      | INVXL  | 0.000 |   0.559 |  249.531 | 
     | g144/Q          |   v   | n_4      | INVXL  | 0.021 |   0.580 |  249.551 | 
     | g143/A          |   v   | n_4      | NOR2XL | 0.000 |   0.580 |  249.551 | 
     | g143/Q          |   ^   | n_5      | NOR2XL | 0.166 |   0.745 |  249.717 | 
     | g139/B          |   ^   | n_5      | XOR2X1 | 0.000 |   0.745 |  249.717 | 
     | g139/Q          |   ^   | n_7      | XOR2X1 | 0.104 |   0.849 |  249.821 | 
     | count_reg[4]/D  |   ^   | n_7      | DFPX3  | 0.000 |   0.849 |  249.821 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 | -248.972 | 
     | count_reg[4]/CP |   ^   | Clk   | DFPX3 | 0.001 |   0.001 | -248.970 | 
     +----------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.004
- Setup                         0.072
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.833
- Arrival Time                  0.658
= Slack Time                  249.175
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell  | Delay | Arrival | Required | 
     |                 |       |          |        |       |  Time   |   Time   | 
     |-----------------+-------+----------+--------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |        |       |  -0.000 |  249.175 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1  | 0.004 |   0.004 |  249.180 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1  | 0.203 |   0.208 |  249.383 | 
     | g150/B          |   v   | count[1] | OR2X3  | 0.000 |   0.208 |  249.383 | 
     | g150/Q          |   v   | n_0      | OR2X3  | 0.095 |   0.304 |  249.479 | 
     | g147/A          |   v   | n_0      | NOR2XL | 0.000 |   0.304 |  249.479 | 
     | g147/Q          |   ^   | n_2      | NOR2XL | 0.255 |   0.559 |  249.734 | 
     | g141/B          |   ^   | n_2      | XOR2X1 | 0.000 |   0.559 |  249.734 | 
     | g141/Q          |   ^   | n_6      | XOR2X1 | 0.099 |   0.658 |  249.833 | 
     | count_reg[3]/D  |   ^   | n_6      | DFCX1  | 0.000 |   0.658 |  249.833 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 | -249.175 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.005 | -249.171 | 
     +----------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.004
- Setup                         0.063
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.841
- Arrival Time                  0.636
= Slack Time                  249.205
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell  | Delay | Arrival | Required | 
     |                 |       |          |        |       |  Time   |   Time   | 
     |-----------------+-------+----------+--------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |        |       |  -0.000 |  249.205 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1  | 0.004 |   0.004 |  249.210 | 
     | count_reg[1]/Q  |   v   | count[1] | DFCX1  | 0.203 |   0.208 |  249.413 | 
     | g150/B          |   v   | count[1] | OR2X3  | 0.000 |   0.208 |  249.413 | 
     | g150/Q          |   v   | n_0      | OR2X3  | 0.095 |   0.304 |  249.509 | 
     | g147/A          |   v   | n_0      | NOR2XL | 0.000 |   0.304 |  249.509 | 
     | g147/Q          |   ^   | n_2      | NOR2XL | 0.255 |   0.559 |  249.764 | 
     | g146/B1         |   ^   | n_2      | AO21X3 | 0.000 |   0.559 |  249.764 | 
     | g146/Q          |   ^   | n_3      | AO21X3 | 0.077 |   0.636 |  249.841 | 
     | count_reg[2]/D  |   ^   | n_3      | DFCX1  | 0.000 |   0.636 |  249.841 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 | -249.205 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.005 | -249.201 | 
     +----------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.004
- Setup                         0.072
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.832
- Arrival Time                  0.368
= Slack Time                  249.465
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                 |       |       |        |       |  Time   |   Time   | 
     |-----------------+-------+-------+--------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |        |       |   0.000 |  249.465 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1  | 0.004 |   0.005 |  249.469 | 
     | count_reg[0]/QN |   ^   | n_10  | DFCX1  | 0.264 |   0.268 |  249.733 | 
     | g148/B          |   ^   | n_10  | XOR2X1 | 0.000 |   0.268 |  249.733 | 
     | g148/Q          |   ^   | n_1   | XOR2X1 | 0.099 |   0.368 |  249.832 | 
     | count_reg[1]/D  |   ^   | n_1   | DFCX1  | 0.000 |   0.368 |  249.832 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 | -249.465 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.005 | -249.460 | 
     +----------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.004
- Setup                         0.077
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.827
- Arrival Time                  0.268
= Slack Time                  249.559
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 |  249.559 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.005 |  249.563 | 
     | count_reg[0]/QN |   ^   | n_10  | DFCX1 | 0.264 |   0.268 |  249.827 | 
     | count_reg[0]/D  |   ^   | n_10  | DFCX1 | 0.000 |   0.268 |  249.827 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                 |       |       |       |       |  Time   |   Time   | 
     |-----------------+-------+-------+-------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |       |       |   0.000 | -249.559 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.005 | -249.554 | 
     +----------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin out_reg[3]/CP 
Endpoint:   out_reg[3]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.005
- Setup                         0.074
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.831
- Arrival Time                  0.194
= Slack Time                  249.637
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |  -0.000 |  249.637 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  249.641 | 
     | out_reg[4]/Q  |   ^   | out[4] | DFCX1 | 0.190 |   0.194 |  249.831 | 
     | out_reg[3]/D  |   ^   | out[4] | DFCX1 | 0.000 |   0.194 |  249.831 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.637 | 
     | out_reg[3]/CP |   ^   | Clk   | DFCX1 | 0.005 |   0.005 | -249.632 | 
     +--------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin out_reg[6]/CP 
Endpoint:   out_reg[6]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[7]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.004
- Setup                         0.074
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.830
- Arrival Time                  0.190
= Slack Time                  249.640
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |  -0.000 |  249.640 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1 | 0.003 |   0.003 |  249.643 | 
     | out_reg[7]/Q  |   ^   | out[7] | DFCX1 | 0.187 |   0.190 |  249.830 | 
     | out_reg[6]/D  |   ^   | out[7] | DFCX1 | 0.000 |   0.190 |  249.830 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.640 | 
     | out_reg[6]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 | -249.636 | 
     +--------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin out_reg[12]/CP 
Endpoint:   out_reg[12]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[13]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.002
- Setup                         0.073
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.829
- Arrival Time                  0.188
= Slack Time                  249.641
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  249.641 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1 | 0.003 |   0.003 |  249.644 | 
     | out_reg[13]/Q  |   ^   | out[13] | DFCX1 | 0.184 |   0.188 |  249.829 | 
     | out_reg[12]/D  |   ^   | out[13] | DFCX1 | 0.000 |   0.188 |  249.829 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -249.641 | 
     | out_reg[12]/CP |   ^   | Clk   | DFCX1 | 0.002 |   0.002 | -249.639 | 
     +---------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin out_reg[10]/CP 
Endpoint:   out_reg[10]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[11]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.002
- Setup                         0.073
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.829
- Arrival Time                  0.188
= Slack Time                  249.641
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  249.641 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1 | 0.005 |   0.005 |  249.646 | 
     | out_reg[11]/Q  |   ^   | out[11] | DFCX1 | 0.183 |   0.188 |  249.829 | 
     | out_reg[10]/D  |   ^   | out[11] | DFCX1 | 0.000 |   0.188 |  249.829 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -249.641 | 
     | out_reg[10]/CP |   ^   | Clk   | DFCX1 | 0.002 |   0.002 | -249.639 | 
     +---------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin out_reg[0]/CP 
Endpoint:   out_reg[0]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.004
- Setup                         0.073
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.831
- Arrival Time                  0.189
= Slack Time                  249.642
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |  -0.000 |  249.642 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  249.647 | 
     | out_reg[1]/Q  |   ^   | out[1] | DFCX1 | 0.185 |   0.189 |  249.831 | 
     | out_reg[0]/D  |   ^   | out[1] | DFCX1 | 0.000 |   0.189 |  249.831 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.642 | 
     | out_reg[0]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 | -249.638 | 
     +--------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin out_reg[5]/CP 
Endpoint:   out_reg[5]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[6]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.004
- Setup                         0.073
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.831
- Arrival Time                  0.188
= Slack Time                  249.644
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.644 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  249.647 | 
     | out_reg[6]/Q  |   ^   | out[6] | DFCX1 | 0.184 |   0.188 |  249.831 | 
     | out_reg[5]/D  |   ^   | out[6] | DFCX1 | 0.000 |   0.188 |  249.831 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.644 | 
     | out_reg[5]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 | -249.640 | 
     +--------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin out_reg[1]/CP 
Endpoint:   out_reg[1]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.004
- Setup                         0.072
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.832
- Arrival Time                  0.187
= Slack Time                  249.645
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |  -0.000 |  249.644 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  249.649 | 
     | out_reg[2]/Q  |   ^   | out[2] | DFCX1 | 0.183 |   0.187 |  249.832 | 
     | out_reg[1]/D  |   ^   | out[2] | DFCX1 | 0.000 |   0.187 |  249.832 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.645 | 
     | out_reg[1]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 | -249.640 | 
     +--------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin out_reg[8]/CP 
Endpoint:   out_reg[8]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[9]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.004
- Setup                         0.073
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.831
- Arrival Time                  0.186
= Slack Time                  249.645
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.645 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1 | 0.003 |   0.003 |  249.648 | 
     | out_reg[9]/Q  |   ^   | out[9] | DFCX1 | 0.183 |   0.186 |  249.831 | 
     | out_reg[8]/D  |   ^   | out[9] | DFCX1 | 0.000 |   0.186 |  249.831 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.645 | 
     | out_reg[8]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 | -249.641 | 
     +--------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin out_reg[14]/CP 
Endpoint:   out_reg[14]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[15]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.002
- Setup                         0.073
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.829
- Arrival Time                  0.184
= Slack Time                  249.645
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |  -0.000 |  249.645 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1 | 0.001 |   0.001 |  249.646 | 
     | out_reg[15]/Q  |   ^   | out[15] | DFCX1 | 0.183 |   0.183 |  249.828 | 
     | out_reg[14]/D  |   ^   | out[15] | DFCX1 | 0.000 |   0.184 |  249.829 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -249.645 | 
     | out_reg[14]/CP |   ^   | Clk   | DFCX1 | 0.002 |   0.002 | -249.643 | 
     +---------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin out_reg[11]/CP 
Endpoint:   out_reg[11]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[12]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.005
- Setup                         0.073
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.832
- Arrival Time                  0.186
= Slack Time                  249.646
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  249.646 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  249.648 | 
     | out_reg[12]/Q  |   ^   | out[12] | DFCX1 | 0.184 |   0.186 |  249.832 | 
     | out_reg[11]/D  |   ^   | out[12] | DFCX1 | 0.000 |   0.186 |  249.832 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -249.646 | 
     | out_reg[11]/CP |   ^   | Clk   | DFCX1 | 0.005 |   0.005 | -249.641 | 
     +---------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin out_reg[4]/CP 
Endpoint:   out_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.004
- Setup                         0.072
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.833
- Arrival Time                  0.183
= Slack Time                  249.649
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |  -0.000 |  249.649 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  249.653 | 
     | out_reg[5]/Q  |   ^   | out[5] | DFCX1 | 0.179 |   0.183 |  249.833 | 
     | out_reg[4]/D  |   ^   | out[5] | DFCX1 | 0.000 |   0.183 |  249.833 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.649 | 
     | out_reg[4]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 | -249.645 | 
     +--------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin out_reg[7]/CP 
Endpoint:   out_reg[7]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[8]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.003
- Setup                         0.071
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.832
- Arrival Time                  0.182
= Slack Time                  249.650
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.650 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1 | 0.004 |   0.004 |  249.654 | 
     | out_reg[8]/Q  |   ^   | out[8] | DFCX1 | 0.178 |   0.182 |  249.832 | 
     | out_reg[7]/D  |   ^   | out[8] | DFCX1 | 0.000 |   0.182 |  249.832 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.650 | 
     | out_reg[7]/CP |   ^   | Clk   | DFCX1 | 0.003 |   0.003 | -249.647 | 
     +--------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin out_reg[9]/CP 
Endpoint:   out_reg[9]/D  (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[10]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.003
- Setup                         0.071
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.832
- Arrival Time                  0.181
= Slack Time                  249.651
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |  -0.000 |  249.651 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  249.653 | 
     | out_reg[10]/Q  |   ^   | out[10] | DFCX1 | 0.179 |   0.181 |  249.832 | 
     | out_reg[9]/D   |   ^   | out[10] | DFCX1 | 0.000 |   0.181 |  249.832 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.651 | 
     | out_reg[9]/CP |   ^   | Clk   | DFCX1 | 0.003 |   0.003 | -249.648 | 
     +--------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin out_reg[2]/CP 
Endpoint:   out_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.004
- Setup                         0.071
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.834
- Arrival Time                  0.182
= Slack Time                  249.652
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |  Cell | Delay | Arrival | Required | 
     |               |       |        |       |       |  Time   |   Time   | 
     |---------------+-------+--------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |       |       |   0.000 |  249.652 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1 | 0.005 |   0.005 |  249.657 | 
     | out_reg[3]/Q  |   ^   | out[3] | DFCX1 | 0.177 |   0.181 |  249.833 | 
     | out_reg[2]/D  |   ^   | out[3] | DFCX1 | 0.000 |   0.182 |  249.834 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |               |       |       |       |       |  Time   |   Time   | 
     |---------------+-------+-------+-------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |       |       |   0.000 | -249.652 | 
     | out_reg[2]/CP |   ^   | Clk   | DFCX1 | 0.004 |   0.004 | -249.648 | 
     +--------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin out_reg[13]/CP 
Endpoint:   out_reg[13]/D (^) checked with  leading edge of 'Clk'
Beginpoint: out_reg[14]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.003
- Setup                         0.070
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               249.833
- Arrival Time                  0.174
= Slack Time                  249.659
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |  Cell | Delay | Arrival | Required | 
     |                |       |         |       |       |  Time   |   Time   | 
     |----------------+-------+---------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |       |       |   0.000 |  249.659 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1 | 0.002 |   0.002 |  249.661 | 
     | out_reg[14]/Q  |   ^   | out[14] | DFCX1 | 0.172 |   0.174 |  249.833 | 
     | out_reg[13]/D  |   ^   | out[14] | DFCX1 | 0.000 |   0.174 |  249.833 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell | Delay | Arrival | Required | 
     |                |       |       |       |       |  Time   |   Time   | 
     |----------------+-------+-------+-------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |       |       |   0.000 | -249.659 | 
     | out_reg[13]/CP |   ^   | Clk   | DFCX1 | 0.003 |   0.003 | -249.656 | 
     +---------------------------------------------------------------------+ 

