<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p93" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_93{left:632px;bottom:933px;letter-spacing:0.1px;word-spacing:-1.65px;}
#t2_93{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_93{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_93{left:712px;bottom:51px;letter-spacing:0.1px;}
#t5_93{left:160px;bottom:879px;}
#t6_93{left:197px;bottom:879px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t7_93{left:197px;bottom:863px;letter-spacing:-0.11px;word-spacing:-0.54px;}
#t8_93{left:197px;bottom:846px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t9_93{left:197px;bottom:823px;letter-spacing:-0.13px;word-spacing:0.04px;}
#ta_93{left:197px;bottom:806px;letter-spacing:-0.11px;word-spacing:-0.95px;}
#tb_93{left:197px;bottom:789px;letter-spacing:-0.04px;}
#tc_93{left:211px;bottom:789px;letter-spacing:-0.12px;}
#td_93{left:275px;bottom:789px;letter-spacing:-0.12px;word-spacing:0.03px;}
#te_93{left:197px;bottom:772px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#tf_93{left:304px;bottom:774px;letter-spacing:-0.01px;}
#tg_93{left:412px;bottom:774px;letter-spacing:-0.06px;}
#th_93{left:459px;bottom:772px;}
#ti_93{left:160px;bottom:743px;}
#tj_93{left:197px;bottom:743px;letter-spacing:-0.19px;}
#tk_93{left:254px;bottom:744px;letter-spacing:-0.22px;}
#tl_93{left:274px;bottom:743px;letter-spacing:-0.1px;word-spacing:-0.4px;}
#tm_93{left:634px;bottom:744px;letter-spacing:-0.22px;}
#tn_93{left:655px;bottom:743px;letter-spacing:-0.1px;word-spacing:-0.4px;}
#to_93{left:197px;bottom:727px;letter-spacing:-0.1px;word-spacing:-0.72px;}
#tp_93{left:280px;bottom:727px;letter-spacing:-0.13px;word-spacing:-0.77px;}
#tq_93{left:330px;bottom:727px;letter-spacing:-0.13px;word-spacing:-0.67px;}
#tr_93{left:376px;bottom:727px;letter-spacing:-0.11px;word-spacing:-0.75px;}
#ts_93{left:197px;bottom:710px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#tt_93{left:197px;bottom:693px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tu_93{left:160px;bottom:664px;}
#tv_93{left:197px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.25px;}
#tw_93{left:399px;bottom:665px;letter-spacing:-0.22px;}
#tx_93{left:420px;bottom:664px;letter-spacing:-0.09px;word-spacing:-0.31px;}
#ty_93{left:197px;bottom:647px;letter-spacing:-0.09px;word-spacing:-0.04px;}
#tz_93{left:229px;bottom:648px;letter-spacing:-0.01px;}
#t10_93{left:323px;bottom:647px;letter-spacing:-0.1px;}
#t11_93{left:160px;bottom:618px;}
#t12_93{left:197px;bottom:618px;letter-spacing:-0.14px;word-spacing:-0.06px;}
#t13_93{left:447px;bottom:619px;letter-spacing:-0.27px;}
#t14_93{left:468px;bottom:618px;letter-spacing:-0.09px;word-spacing:-0.1px;}
#t15_93{left:197px;bottom:601px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t16_93{left:160px;bottom:572px;}
#t17_93{left:197px;bottom:572px;letter-spacing:-0.13px;word-spacing:-0.08px;}
#t18_93{left:197px;bottom:555px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t19_93{left:197px;bottom:539px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1a_93{left:197px;bottom:522px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1b_93{left:160px;bottom:494px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1c_93{left:160px;bottom:478px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1d_93{left:394px;bottom:478px;letter-spacing:-0.24px;}
#t1e_93{left:427px;bottom:478px;letter-spacing:-0.16px;word-spacing:0.04px;}
#t1f_93{left:651px;bottom:478px;letter-spacing:-0.22px;word-spacing:0.08px;}
#t1g_93{left:160px;bottom:461px;letter-spacing:-0.13px;word-spacing:-0.11px;}
#t1h_93{left:350px;bottom:461px;letter-spacing:-0.13px;word-spacing:-0.1px;}
#t1i_93{left:682px;bottom:462px;letter-spacing:-0.24px;}
#t1j_93{left:715px;bottom:461px;letter-spacing:-0.13px;}
#t1k_93{left:160px;bottom:444px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1l_93{left:160px;bottom:427px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t1m_93{left:160px;bottom:410px;letter-spacing:-0.12px;}
#t1n_93{left:160px;bottom:383px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1o_93{left:245px;bottom:383px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1p_93{left:160px;bottom:366px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1q_93{left:160px;bottom:339px;letter-spacing:-0.11px;}
#t1r_93{left:160px;bottom:322px;letter-spacing:-0.1px;word-spacing:-0.76px;}
#t1s_93{left:160px;bottom:305px;letter-spacing:-0.19px;word-spacing:0.04px;}
#t1t_93{left:160px;bottom:262px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1u_93{left:160px;bottom:235px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1v_93{left:160px;bottom:218px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1w_93{left:160px;bottom:201px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1x_93{left:160px;bottom:184px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1y_93{left:160px;bottom:167px;letter-spacing:-0.12px;}
#t1z_93{left:160px;bottom:140px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t20_93{left:160px;bottom:123px;letter-spacing:-0.14px;word-spacing:0.04px;}

.s1_93{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_93{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_93{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_93{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s5_93{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s6_93{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s7_93{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.t.v0_93{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts93" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg93Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg93" style="-webkit-user-select: none;"><object width="825" height="990" data="93/93.svg" type="image/svg+xml" id="pdf93" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_93" class="t s1_93">Programmers’ Model </span>
<span id="t2_93" class="t s2_93">ARM DDI 0100I </span><span id="t3_93" class="t s1_93">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_93" class="t s2_93">A2-55 </span>
<span id="t5_93" class="t s3_93">• </span><span id="t6_93" class="t s3_93">Data processing instructions with Rd = R15 and the S bit set cause these bits to be copied from the </span>
<span id="t7_93" class="t s3_93">SPSR to the CPSR and execution to resume in the resulting state. This ensures that these instructions </span>
<span id="t8_93" class="t s3_93">have their normal exception return functionality. </span>
<span id="t9_93" class="t s3_93">Such exception returns are expected to use the SPSR and R14 values generated by a processor </span>
<span id="ta_93" class="t s3_93">exception entry and to use the appropriate return instruction for the exception concerned, as described </span>
<span id="tb_93" class="t s3_93">in </span><span id="tc_93" class="t s4_93">Exceptions </span><span id="td_93" class="t s3_93">on page A2-16. If return values are used with J == 1 and T == 0 in the SPSR value, </span>
<span id="te_93" class="t s3_93">then the results are </span><span id="tf_93" class="t s5_93">SUBARCHITECTURE </span><span id="tg_93" class="t s5_93">DEFINED</span><span id="th_93" class="t s3_93">. </span>
<span id="ti_93" class="t s3_93">• </span><span id="tj_93" class="t s3_93">Similarly, </span><span id="tk_93" class="t v0_93 s6_93">LDM </span><span id="tl_93" class="t s3_93">instructions with the PC in the register list and ^ specified (that is, </span><span id="tm_93" class="t v0_93 s6_93">LDM </span><span id="tn_93" class="t s3_93">(3) instructions, </span>
<span id="to_93" class="t s3_93">as described in </span><span id="tp_93" class="t s4_93">LDM (3) </span><span id="tq_93" class="t s3_93">on page </span><span id="tr_93" class="t s3_93">A4-40) cause both bits to be copied from the SPSR to the CPSR and </span>
<span id="ts_93" class="t s3_93">execution to resume in the resulting state. These instructions are also used for exception returns, and </span>
<span id="tt_93" class="t s3_93">the considerations in the previous bullet point also apply to them. </span>
<span id="tu_93" class="t s3_93">• </span><span id="tv_93" class="t s3_93">In privileged modes, execution of an </span><span id="tw_93" class="t v0_93 s6_93">MSR </span><span id="tx_93" class="t s3_93">instruction that attempts to set the J or T bit of the CPSR to </span>
<span id="ty_93" class="t s3_93">1 has </span><span id="tz_93" class="t s5_93">UNPREDICTABLE </span><span id="t10_93" class="t s3_93">results. </span>
<span id="t11_93" class="t s3_93">• </span><span id="t12_93" class="t s3_93">In unprivileged (User) mode, execution of an </span><span id="t13_93" class="t v0_93 s6_93">MSR </span><span id="t14_93" class="t s3_93">instruction that attempts to set the J or T bit of the </span>
<span id="t15_93" class="t s3_93">CPSR to 1 will not modify the bit. </span>
<span id="t16_93" class="t s3_93">• </span><span id="t17_93" class="t s3_93">Setting J == 1 and T == 1 causes similar effects to setting T == 1 on a non Thumb-aware processor. </span>
<span id="t18_93" class="t s3_93">That is, the next instruction executed will cause entry to the Undefined Instruction exception. Entry </span>
<span id="t19_93" class="t s3_93">to the exception handler will cause the processor to re-enter ARM state, and the handler can detect </span>
<span id="t1a_93" class="t s3_93">that this was the cause of the exception because J and T are both set in SPSR_und. </span>
<span id="t1b_93" class="t s3_93">While in Jazelle state, the processor executes opcode programs. An opcode program is defined to be an </span>
<span id="t1c_93" class="t s3_93">executable object comprising one or more </span><span id="t1d_93" class="t v0_93 s6_93">class </span><span id="t1e_93" class="t s3_93">files, as defined in Lindholm and Yellin, </span><span id="t1f_93" class="t s4_93">The Java Virtual </span>
<span id="t1g_93" class="t s4_93">Machine Specification 2nd Edition</span><span id="t1h_93" class="t s3_93">, or derived from and functionally equivalent to one or more </span><span id="t1i_93" class="t v0_93 s6_93">class </span><span id="t1j_93" class="t s3_93">files. </span>
<span id="t1k_93" class="t s3_93">While in Jazelle state, the PC acts as a program counter which identifies the next JVM opcode to be </span>
<span id="t1l_93" class="t s3_93">executed, where JVM opcodes are the opcodes defined in Lindholm and Yellin, or a functionally equivalent </span>
<span id="t1m_93" class="t s3_93">transformed version of them. </span>
<span id="t1n_93" class="t s4_93">Native methods</span><span id="t1o_93" class="t s3_93">, as described in Lindholm and Yellin, for the Jazelle Extension must use only the ARM </span>
<span id="t1p_93" class="t s3_93">and/or Thumb instruction sets to specify their functionality. </span>
<span id="t1q_93" class="t s3_93">An implementation of the Jazelle Extension must not be documented or promoted as performing any task </span>
<span id="t1r_93" class="t s3_93">while it is in Jazelle state other than the acceleration of opcode programs in accordance with this section and </span>
<span id="t1s_93" class="t s3_93">Lindholm and Yellin. </span>
<span id="t1t_93" class="t s7_93">Extension of the PC to 32 bits </span>
<span id="t1u_93" class="t s3_93">In order to allow the PC to point to an arbitrary opcode, all 32 bits of the PC are defined in non-trivial </span>
<span id="t1v_93" class="t s3_93">implementations. Bit[0] of the PC always reads as zero when in ARM or Thumb state. Bit[1] reflects the </span>
<span id="t1w_93" class="t s3_93">word-alignment, or halfword-alignment of ARM and Thumb instructions respectively. The existence of </span>
<span id="t1x_93" class="t s3_93">bit[0] in the PC is only visible in ARM or Thumb state due to an exception occurring in Jazelle state, and </span>
<span id="t1y_93" class="t s3_93">the exception return address is odd-byte aligned. </span>
<span id="t1z_93" class="t s3_93">The main architectural implication of this is that exception handlers must ensure that they restore all 32 bits </span>
<span id="t20_93" class="t s3_93">of R15. The recommended ways to handle exception returns behave correctly. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
