
*** Running vivado
    with args -log bcd_tb.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bcd_tb.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bcd_tb.tcl -notrace
Command: link_design -top bcd_tb -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2093.074 ; gain = 0.000 ; free physical = 6349 ; free virtual = 17890
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'dir'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[0]'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[1]'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[2]'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[3]'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-8438] Can not perform 'create_debug_core'. Static region of netlist is locked [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:198]
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF_BUFG'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:208]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:208]
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'led_out_OBUF[0]'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:211]
WARNING: [Vivado 12-507] No nets matched 'led_out_OBUF[1]'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:211]
WARNING: [Vivado 12-507] No nets matched 'led_out_OBUF[2]'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:211]
WARNING: [Vivado 12-507] No nets matched 'led_out_OBUF[3]'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:211]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:211]
CRITICAL WARNING: [Vivado 12-717] Could not find debug core 'u_ila_0'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:212]
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'dir_IBUF'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:215]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:215]
CRITICAL WARNING: [Vivado 12-717] Could not find debug core 'u_ila_0'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:216]
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:219]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:219]
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF_BUFG'. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:223]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc:223]
Finished Parsing XDC File [/home/dekr0/Code/XilinxProject/constraintFiles/bcd.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2093.074 ; gain = 0.000 ; free physical = 6263 ; free virtual = 17803
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 34 Warnings, 34 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2093.074 ; gain = 12.043 ; free physical = 6263 ; free virtual = 17803
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2156.961 ; gain = 63.887 ; free physical = 6256 ; free virtual = 17797

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a10b5dbf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2224.961 ; gain = 68.000 ; free physical = 5900 ; free virtual = 17435

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a10b5dbf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.961 ; gain = 0.000 ; free physical = 5740 ; free virtual = 17272
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a10b5dbf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.961 ; gain = 0.000 ; free physical = 5740 ; free virtual = 17272
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a10b5dbf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.961 ; gain = 0.000 ; free physical = 5740 ; free virtual = 17272
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a10b5dbf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.961 ; gain = 0.000 ; free physical = 5740 ; free virtual = 17272
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a10b5dbf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.961 ; gain = 0.000 ; free physical = 5740 ; free virtual = 17272
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a10b5dbf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.961 ; gain = 0.000 ; free physical = 5740 ; free virtual = 17272
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.961 ; gain = 0.000 ; free physical = 5740 ; free virtual = 17272
Ending Logic Optimization Task | Checksum: a10b5dbf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2383.961 ; gain = 0.000 ; free physical = 5740 ; free virtual = 17272

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a10b5dbf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2400.805 ; gain = 16.844 ; free physical = 5739 ; free virtual = 17271

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a10b5dbf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2400.805 ; gain = 0.000 ; free physical = 5739 ; free virtual = 17271

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2400.805 ; gain = 0.000 ; free physical = 5739 ; free virtual = 17271
Ending Netlist Obfuscation Task | Checksum: a10b5dbf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2400.805 ; gain = 0.000 ; free physical = 5739 ; free virtual = 17271
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 34 Warnings, 34 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2400.805 ; gain = 307.730 ; free physical = 5739 ; free virtual = 17271
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/dekr0/Code/XilinxProject/tutorial/tutorial.runs/impl_1/bcd_tb_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bcd_tb_drc_opted.rpt -pb bcd_tb_drc_opted.pb -rpx bcd_tb_drc_opted.rpx
Command: report_drc -file bcd_tb_drc_opted.rpt -pb bcd_tb_drc_opted.pb -rpx bcd_tb_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dekr0/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dekr0/Code/XilinxProject/tutorial/tutorial.runs/impl_1/bcd_tb_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.496 ; gain = 0.000 ; free physical = 5713 ; free virtual = 17245
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2513.496 ; gain = 0.000 ; free physical = 5713 ; free virtual = 17245
Phase 1 Placer Initialization | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2513.496 ; gain = 0.000 ; free physical = 5713 ; free virtual = 17245
ERROR: [Place 30-494] The design is empty
Resolution: Check if opt_design has removed all the leaf cells of your design.  Check whether you have instantiated and connected all of the top level ports.
Ending Placer Task | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2513.496 ; gain = 0.000 ; free physical = 5713 ; free virtual = 17245
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 34 Warnings, 34 Critical Warnings and 2 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Tue Sep  6 22:37:14 2022...
