Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Feb 20 13:35:16 2024
| Host         : ARM144-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopLevelInterface_timing_summary_routed.rpt -pb TopLevelInterface_timing_summary_routed.pb -rpx TopLevelInterface_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevelInterface
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  90          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (79)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (79)
--------------------------------
 There are 79 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.764        0.000                      0                  762        0.167        0.000                      0                  762        4.020        0.000                       0                   268  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.764        0.000                      0                  762        0.167        0.000                      0                  762        4.020        0.000                       0                   268  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.456ns (12.577%)  route 3.170ns (87.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.670     5.355    clk_IBUF_BUFG
    SLICE_X55Y105        FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_fdre_C_Q)         0.456     5.811 r  reset_reg/Q
                         net (fo=260, routed)         3.170     8.981    RegisterBlock/SR[0]
    SLICE_X46Y121        FDRE                                         r  RegisterBlock/reg_1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.539    15.039    RegisterBlock/clk_IBUF_BUFG
    SLICE_X46Y121        FDRE                                         r  RegisterBlock/reg_1_reg[15]/C
                         clock pessimism              0.265    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X46Y121        FDRE (Setup_fdre_C_R)       -0.524    14.745    RegisterBlock/reg_1_reg[15]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.456ns (12.577%)  route 3.170ns (87.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.670     5.355    clk_IBUF_BUFG
    SLICE_X55Y105        FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_fdre_C_Q)         0.456     5.811 r  reset_reg/Q
                         net (fo=260, routed)         3.170     8.981    RegisterBlock/SR[0]
    SLICE_X46Y121        FDRE                                         r  RegisterBlock/reg_1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.539    15.039    RegisterBlock/clk_IBUF_BUFG
    SLICE_X46Y121        FDRE                                         r  RegisterBlock/reg_1_reg[16]/C
                         clock pessimism              0.265    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X46Y121        FDRE (Setup_fdre_C_R)       -0.524    14.745    RegisterBlock/reg_1_reg[16]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.456ns (12.577%)  route 3.170ns (87.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.670     5.355    clk_IBUF_BUFG
    SLICE_X55Y105        FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_fdre_C_Q)         0.456     5.811 r  reset_reg/Q
                         net (fo=260, routed)         3.170     8.981    RegisterBlock/SR[0]
    SLICE_X46Y121        FDRE                                         r  RegisterBlock/reg_1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.539    15.039    RegisterBlock/clk_IBUF_BUFG
    SLICE_X46Y121        FDRE                                         r  RegisterBlock/reg_1_reg[7]/C
                         clock pessimism              0.265    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X46Y121        FDRE (Setup_fdre_C_R)       -0.524    14.745    RegisterBlock/reg_1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RegisterBlock/reg_1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.456ns (12.577%)  route 3.170ns (87.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.670     5.355    clk_IBUF_BUFG
    SLICE_X55Y105        FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_fdre_C_Q)         0.456     5.811 r  reset_reg/Q
                         net (fo=260, routed)         3.170     8.981    RegisterBlock/SR[0]
    SLICE_X46Y121        FDRE                                         r  RegisterBlock/reg_1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.539    15.039    RegisterBlock/clk_IBUF_BUFG
    SLICE_X46Y121        FDRE                                         r  RegisterBlock/reg_1_reg[9]/C
                         clock pessimism              0.265    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X46Y121        FDRE (Setup_fdre_C_R)       -0.524    14.745    RegisterBlock/reg_1_reg[9]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[9][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.916ns (24.514%)  route 2.821ns (75.486%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.669     5.354    CMDQ/clk_IBUF_BUFG
    SLICE_X60Y107        FDRE                                         r  CMDQ/readptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.518     5.872 r  CMDQ/readptr_reg[2]/Q
                         net (fo=20, routed)          0.991     6.863    CMDQ/readptr_reg[2]
    SLICE_X58Y108        LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  CMDQ/writeptr[3]_i_3/O
                         net (fo=1, routed)           0.280     7.266    CMDQ/writeptr[3]_i_3_n_0
    SLICE_X58Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.390 r  CMDQ/writeptr[3]_i_1/O
                         net (fo=20, routed)          0.909     8.300    CMDQ/IN_XFC
    SLICE_X59Y110        LUT5 (Prop_lut5_I0_O)        0.150     8.450 r  CMDQ/array[9][7]_i_1/O
                         net (fo=8, routed)           0.641     9.091    CMDQ/array[9][7]_i_1_n_0
    SLICE_X55Y108        FDRE                                         r  CMDQ/array_reg[9][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.548    15.048    CMDQ/clk_IBUF_BUFG
    SLICE_X55Y108        FDRE                                         r  CMDQ/array_reg[9][0]/C
                         clock pessimism              0.265    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X55Y108        FDRE (Setup_fdre_C_CE)      -0.407    14.871    CMDQ/array_reg[9][0]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[9][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.916ns (24.514%)  route 2.821ns (75.486%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.669     5.354    CMDQ/clk_IBUF_BUFG
    SLICE_X60Y107        FDRE                                         r  CMDQ/readptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.518     5.872 r  CMDQ/readptr_reg[2]/Q
                         net (fo=20, routed)          0.991     6.863    CMDQ/readptr_reg[2]
    SLICE_X58Y108        LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  CMDQ/writeptr[3]_i_3/O
                         net (fo=1, routed)           0.280     7.266    CMDQ/writeptr[3]_i_3_n_0
    SLICE_X58Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.390 r  CMDQ/writeptr[3]_i_1/O
                         net (fo=20, routed)          0.909     8.300    CMDQ/IN_XFC
    SLICE_X59Y110        LUT5 (Prop_lut5_I0_O)        0.150     8.450 r  CMDQ/array[9][7]_i_1/O
                         net (fo=8, routed)           0.641     9.091    CMDQ/array[9][7]_i_1_n_0
    SLICE_X55Y108        FDRE                                         r  CMDQ/array_reg[9][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.548    15.048    CMDQ/clk_IBUF_BUFG
    SLICE_X55Y108        FDRE                                         r  CMDQ/array_reg[9][3]/C
                         clock pessimism              0.265    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X55Y108        FDRE (Setup_fdre_C_CE)      -0.407    14.871    CMDQ/array_reg[9][3]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[9][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.916ns (24.514%)  route 2.821ns (75.486%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.669     5.354    CMDQ/clk_IBUF_BUFG
    SLICE_X60Y107        FDRE                                         r  CMDQ/readptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.518     5.872 r  CMDQ/readptr_reg[2]/Q
                         net (fo=20, routed)          0.991     6.863    CMDQ/readptr_reg[2]
    SLICE_X58Y108        LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  CMDQ/writeptr[3]_i_3/O
                         net (fo=1, routed)           0.280     7.266    CMDQ/writeptr[3]_i_3_n_0
    SLICE_X58Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.390 r  CMDQ/writeptr[3]_i_1/O
                         net (fo=20, routed)          0.909     8.300    CMDQ/IN_XFC
    SLICE_X59Y110        LUT5 (Prop_lut5_I0_O)        0.150     8.450 r  CMDQ/array[9][7]_i_1/O
                         net (fo=8, routed)           0.641     9.091    CMDQ/array[9][7]_i_1_n_0
    SLICE_X55Y108        FDRE                                         r  CMDQ/array_reg[9][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.548    15.048    CMDQ/clk_IBUF_BUFG
    SLICE_X55Y108        FDRE                                         r  CMDQ/array_reg[9][4]/C
                         clock pessimism              0.265    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X55Y108        FDRE (Setup_fdre_C_CE)      -0.407    14.871    CMDQ/array_reg[9][4]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[9][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.916ns (24.514%)  route 2.821ns (75.486%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.669     5.354    CMDQ/clk_IBUF_BUFG
    SLICE_X60Y107        FDRE                                         r  CMDQ/readptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.518     5.872 r  CMDQ/readptr_reg[2]/Q
                         net (fo=20, routed)          0.991     6.863    CMDQ/readptr_reg[2]
    SLICE_X58Y108        LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  CMDQ/writeptr[3]_i_3/O
                         net (fo=1, routed)           0.280     7.266    CMDQ/writeptr[3]_i_3_n_0
    SLICE_X58Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.390 r  CMDQ/writeptr[3]_i_1/O
                         net (fo=20, routed)          0.909     8.300    CMDQ/IN_XFC
    SLICE_X59Y110        LUT5 (Prop_lut5_I0_O)        0.150     8.450 r  CMDQ/array[9][7]_i_1/O
                         net (fo=8, routed)           0.641     9.091    CMDQ/array[9][7]_i_1_n_0
    SLICE_X55Y108        FDRE                                         r  CMDQ/array_reg[9][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.548    15.048    CMDQ/clk_IBUF_BUFG
    SLICE_X55Y108        FDRE                                         r  CMDQ/array_reg[9][5]/C
                         clock pessimism              0.265    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X55Y108        FDRE (Setup_fdre_C_CE)      -0.407    14.871    CMDQ/array_reg[9][5]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[9][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.916ns (24.514%)  route 2.821ns (75.486%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.669     5.354    CMDQ/clk_IBUF_BUFG
    SLICE_X60Y107        FDRE                                         r  CMDQ/readptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.518     5.872 r  CMDQ/readptr_reg[2]/Q
                         net (fo=20, routed)          0.991     6.863    CMDQ/readptr_reg[2]
    SLICE_X58Y108        LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  CMDQ/writeptr[3]_i_3/O
                         net (fo=1, routed)           0.280     7.266    CMDQ/writeptr[3]_i_3_n_0
    SLICE_X58Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.390 r  CMDQ/writeptr[3]_i_1/O
                         net (fo=20, routed)          0.909     8.300    CMDQ/IN_XFC
    SLICE_X59Y110        LUT5 (Prop_lut5_I0_O)        0.150     8.450 r  CMDQ/array[9][7]_i_1/O
                         net (fo=8, routed)           0.641     9.091    CMDQ/array[9][7]_i_1_n_0
    SLICE_X55Y108        FDRE                                         r  CMDQ/array_reg[9][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.548    15.048    CMDQ/clk_IBUF_BUFG
    SLICE_X55Y108        FDRE                                         r  CMDQ/array_reg[9][7]/C
                         clock pessimism              0.265    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X55Y108        FDRE (Setup_fdre_C_CE)      -0.407    14.871    CMDQ/array_reg[9][7]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.789ns  (required time - arrival time)
  Source:                 CMDQ/readptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[8][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.918ns (24.658%)  route 2.805ns (75.342%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.669     5.354    CMDQ/clk_IBUF_BUFG
    SLICE_X60Y107        FDRE                                         r  CMDQ/readptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y107        FDRE (Prop_fdre_C_Q)         0.518     5.872 r  CMDQ/readptr_reg[2]/Q
                         net (fo=20, routed)          0.991     6.863    CMDQ/readptr_reg[2]
    SLICE_X58Y108        LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  CMDQ/writeptr[3]_i_3/O
                         net (fo=1, routed)           0.280     7.266    CMDQ/writeptr[3]_i_3_n_0
    SLICE_X58Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.390 r  CMDQ/writeptr[3]_i_1/O
                         net (fo=20, routed)          0.861     8.251    CMDQ/IN_XFC
    SLICE_X57Y108        LUT5 (Prop_lut5_I0_O)        0.152     8.403 r  CMDQ/array[8][7]_i_1/O
                         net (fo=8, routed)           0.674     9.077    CMDQ/array[8][7]_i_1_n_0
    SLICE_X55Y106        FDRE                                         r  CMDQ/array_reg[8][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.549    15.049    CMDQ/clk_IBUF_BUFG
    SLICE_X55Y106        FDRE                                         r  CMDQ/array_reg[8][0]/C
                         clock pessimism              0.265    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X55Y106        FDRE (Setup_fdre_C_CE)      -0.413    14.866    CMDQ/array_reg[8][0]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 fpga_resetp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.583     1.528    clk_IBUF_BUFG
    SLICE_X56Y111        FDRE                                         r  fpga_resetp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y111        FDRE (Prop_fdre_C_Q)         0.164     1.692 r  fpga_resetp1_reg/Q
                         net (fo=1, routed)           0.056     1.748    fpga_resetp1
    SLICE_X56Y111        FDRE                                         r  fpga_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.854     2.047    clk_IBUF_BUFG
    SLICE_X56Y111        FDRE                                         r  fpga_reset_reg/C
                         clock pessimism             -0.519     1.528    
    SLICE_X56Y111        FDRE (Hold_fdre_C_D)         0.053     1.581    fpga_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[14][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.853%)  route 0.126ns (47.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.583     1.528    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  HOST_IF/hostif_queue_DATA_reg[1]/Q
                         net (fo=16, routed)          0.126     1.794    CMDQ/Q[1]
    SLICE_X55Y109        FDRE                                         r  CMDQ/array_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.855     2.048    CMDQ/clk_IBUF_BUFG
    SLICE_X55Y109        FDRE                                         r  CMDQ/array_reg[14][1]/C
                         clock pessimism             -0.503     1.545    
    SLICE_X55Y109        FDRE (Hold_fdre_C_D)         0.070     1.615    CMDQ/array_reg[14][1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 CMDP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/prevState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.164ns (64.245%)  route 0.091ns (35.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.583     1.528    CMDP/clk_IBUF_BUFG
    SLICE_X56Y110        FDRE                                         r  CMDP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.164     1.692 r  CMDP/state_reg[0]/Q
                         net (fo=9, routed)           0.091     1.783    CMDP/state_reg_n_0_[0]
    SLICE_X56Y110        FDRE                                         r  CMDP/prevState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.854     2.047    CMDP/clk_IBUF_BUFG
    SLICE_X56Y110        FDRE                                         r  CMDP/prevState_reg[0]/C
                         clock pessimism             -0.519     1.528    
    SLICE_X56Y110        FDRE (Hold_fdre_C_D)         0.060     1.588    CMDP/prevState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[12][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.254%)  route 0.145ns (50.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.583     1.528    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  HOST_IF/hostif_queue_DATA_reg[1]/Q
                         net (fo=16, routed)          0.145     1.814    CMDQ/Q[1]
    SLICE_X57Y111        FDRE                                         r  CMDQ/array_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.854     2.047    CMDQ/clk_IBUF_BUFG
    SLICE_X57Y111        FDRE                                         r  CMDQ/array_reg[12][1]/C
                         clock pessimism             -0.503     1.544    
    SLICE_X57Y111        FDRE (Hold_fdre_C_D)         0.070     1.614    CMDQ/array_reg[12][1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.241%)  route 0.145ns (50.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.583     1.528    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  HOST_IF/hostif_queue_DATA_reg[2]/Q
                         net (fo=16, routed)          0.145     1.814    CMDQ/Q[2]
    SLICE_X57Y109        FDRE                                         r  CMDQ/array_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.855     2.048    CMDQ/clk_IBUF_BUFG
    SLICE_X57Y109        FDRE                                         r  CMDQ/array_reg[4][2]/C
                         clock pessimism             -0.503     1.545    
    SLICE_X57Y109        FDRE (Hold_fdre_C_D)         0.066     1.611    CMDQ/array_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[14][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.937%)  route 0.147ns (51.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.583     1.528    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  HOST_IF/hostif_queue_DATA_reg[2]/Q
                         net (fo=16, routed)          0.147     1.816    CMDQ/Q[2]
    SLICE_X55Y109        FDRE                                         r  CMDQ/array_reg[14][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.855     2.048    CMDQ/clk_IBUF_BUFG
    SLICE_X55Y109        FDRE                                         r  CMDQ/array_reg[14][2]/C
                         clock pessimism             -0.503     1.545    
    SLICE_X55Y109        FDRE (Hold_fdre_C_D)         0.066     1.611    CMDQ/array_reg[14][2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.391%)  route 0.132ns (44.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.585     1.530    HOST_IF/clk_IBUF_BUFG
    SLICE_X52Y109        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDRE (Prop_fdre_C_Q)         0.164     1.694 r  HOST_IF/hostif_queue_DATA_reg[0]/Q
                         net (fo=16, routed)          0.132     1.826    CMDQ/Q[0]
    SLICE_X53Y108        FDRE                                         r  CMDQ/array_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.855     2.048    CMDQ/clk_IBUF_BUFG
    SLICE_X53Y108        FDRE                                         r  CMDQ/array_reg[1][0]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X53Y108        FDRE (Hold_fdre_C_D)         0.070     1.616    CMDQ/array_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.721%)  route 0.153ns (48.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.585     1.530    HOST_IF/clk_IBUF_BUFG
    SLICE_X52Y109        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDRE (Prop_fdre_C_Q)         0.164     1.694 r  HOST_IF/hostif_queue_DATA_reg[0]/Q
                         net (fo=16, routed)          0.153     1.847    CMDQ/Q[0]
    SLICE_X54Y108        FDRE                                         r  CMDQ/array_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.855     2.048    CMDQ/clk_IBUF_BUFG
    SLICE_X54Y108        FDRE                                         r  CMDQ/array_reg[0][0]/C
                         clock pessimism             -0.482     1.566    
    SLICE_X54Y108        FDRE (Hold_fdre_C_D)         0.070     1.636    CMDQ/array_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.712%)  route 0.155ns (52.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.583     1.528    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  HOST_IF/hostif_queue_DATA_reg[2]/Q
                         net (fo=16, routed)          0.155     1.823    CMDQ/Q[2]
    SLICE_X55Y110        FDRE                                         r  CMDQ/array_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.854     2.047    CMDQ/clk_IBUF_BUFG
    SLICE_X55Y110        FDRE                                         r  CMDQ/array_reg[5][2]/C
                         clock pessimism             -0.506     1.541    
    SLICE_X55Y110        FDRE (Hold_fdre_C_D)         0.070     1.611    CMDQ/array_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.241%)  route 0.145ns (50.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.583     1.528    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  HOST_IF/hostif_queue_DATA_reg[2]/Q
                         net (fo=16, routed)          0.145     1.814    CMDQ/Q[2]
    SLICE_X56Y109        FDRE                                         r  CMDQ/array_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.855     2.048    CMDQ/clk_IBUF_BUFG
    SLICE_X56Y109        FDRE                                         r  CMDQ/array_reg[0][2]/C
                         clock pessimism             -0.503     1.545    
    SLICE_X56Y109        FDRE (Hold_fdre_C_D)         0.052     1.597    CMDQ/array_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X56Y111  fpga_reset_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X56Y111  fpga_resetp1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X55Y105  psoc_reset_rawp1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X55Y105  psoc_reset_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X55Y105  reset_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y108  CMDP/HOST_RTR_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X55Y113  CMDP/REG_ADDR_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X55Y113  CMDP/REG_ADDR_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X55Y113  CMDP/REG_ADDR_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y108  HOST_IF/host_hostif_host_xfc2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y108  HOST_IF/host_hostif_host_xfc2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X56Y111  fpga_reset_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X56Y111  fpga_reset_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X56Y111  fpga_resetp1_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X56Y111  fpga_resetp1_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X55Y105  psoc_reset_rawp1_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X55Y105  psoc_reset_rawp1_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X55Y105  psoc_reset_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X55Y105  psoc_reset_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y108  HOST_IF/host_hostif_host_xfc2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y108  HOST_IF/host_hostif_host_xfc2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X56Y111  fpga_reset_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X56Y111  fpga_reset_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X56Y111  fpga_resetp1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X56Y111  fpga_resetp1_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X55Y105  psoc_reset_rawp1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X55Y105  psoc_reset_rawp1_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X55Y105  psoc_reset_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X55Y105  psoc_reset_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 host_hostif_host_xfc_raw
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.109ns  (logic 4.472ns (36.934%)  route 7.637ns (63.066%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  host_hostif_host_xfc_raw (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_host_xfc_raw
    V9                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  host_hostif_host_xfc_raw_IBUF_inst/O
                         net (fo=2, routed)           7.637     9.155    led0_OBUF
    T14                  OBUF (Prop_obuf_I_O)         2.954    12.109 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    12.109    led0
    T14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 psoc_reset_raw
                            (input port)
  Destination:            led4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.253ns  (logic 4.428ns (39.352%)  route 6.824ns (60.648%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  psoc_reset_raw (IN)
                         net (fo=0)                   0.000     0.000    psoc_reset_raw
    W9                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  psoc_reset_raw_IBUF_inst/O
                         net (fo=2, routed)           6.824     8.321    led4_OBUF
    V15                  OBUF (Prop_obuf_I_O)         2.931    11.253 r  led4_OBUF_inst/O
                         net (fo=0)                   0.000    11.253    led4
    V15                                                               r  led4 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 psoc_reset_raw
                            (input port)
  Destination:            led4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.201ns  (logic 1.460ns (34.744%)  route 2.741ns (65.256%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  psoc_reset_raw (IN)
                         net (fo=0)                   0.000     0.000    psoc_reset_raw
    W9                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  psoc_reset_raw_IBUF_inst/O
                         net (fo=2, routed)           2.741     3.006    led4_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.195     4.201 r  led4_OBUF_inst/O
                         net (fo=0)                   0.000     4.201    led4
    V15                                                               r  led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 host_hostif_host_xfc_raw
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.712ns  (logic 1.503ns (31.904%)  route 3.209ns (68.096%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  host_hostif_host_xfc_raw (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_host_xfc_raw
    V9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  host_hostif_host_xfc_raw_IBUF_inst/O
                         net (fo=2, routed)           3.209     3.495    led0_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.217     4.712 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     4.712    led0
    T14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RegisterBlock/reg_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_pat_mode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.398ns  (logic 3.075ns (29.574%)  route 7.323ns (70.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.654     5.339    RegisterBlock/clk_IBUF_BUFG
    SLICE_X51Y122        FDRE                                         r  RegisterBlock/reg_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.456     5.795 r  RegisterBlock/reg_3_reg[2]/Q
                         net (fo=1, routed)           7.323    13.118    test_pat_mode_OBUF[2]
    C18                  OBUF (Prop_obuf_I_O)         2.619    15.737 r  test_pat_mode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.737    test_pat_mode[2]
    C18                                                               r  test_pat_mode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_pat_mode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.012ns  (logic 3.227ns (32.230%)  route 6.786ns (67.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.654     5.339    RegisterBlock/clk_IBUF_BUFG
    SLICE_X51Y122        FDRE                                         r  RegisterBlock/reg_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.419     5.758 r  RegisterBlock/reg_3_reg[4]/Q
                         net (fo=1, routed)           6.786    12.544    test_pat_mode_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         2.808    15.351 r  test_pat_mode_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.351    test_pat_mode[4]
    D17                                                               r  test_pat_mode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.747ns  (logic 3.060ns (31.391%)  route 6.687ns (68.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.659     5.344    RegisterBlock/clk_IBUF_BUFG
    SLICE_X50Y119        FDRE                                         r  RegisterBlock/reg_0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDRE (Prop_fdre_C_Q)         0.456     5.800 r  RegisterBlock/reg_0_reg[21]/Q
                         net (fo=1, routed)           6.687    12.487    reg_top_left_y_OBUF[10]
    D19                  OBUF (Prop_obuf_I_O)         2.604    15.091 r  reg_top_left_y_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.091    reg_top_left_y[10]
    D19                                                               r  reg_top_left_y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_pat_mode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.670ns  (logic 3.087ns (31.917%)  route 6.584ns (68.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.654     5.339    RegisterBlock/clk_IBUF_BUFG
    SLICE_X51Y122        FDRE                                         r  RegisterBlock/reg_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.456     5.795 r  RegisterBlock/reg_3_reg[3]/Q
                         net (fo=1, routed)           6.584    12.379    test_pat_mode_OBUF[3]
    C17                  OBUF (Prop_obuf_I_O)         2.631    15.009 r  test_pat_mode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.009    test_pat_mode[3]
    C17                                                               r  test_pat_mode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_bot_right_x[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.474ns  (logic 3.267ns (34.482%)  route 6.207ns (65.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.660     5.345    RegisterBlock/clk_IBUF_BUFG
    SLICE_X46Y119        FDRE                                         r  RegisterBlock/reg_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.478     5.823 r  RegisterBlock/reg_1_reg[6]/Q
                         net (fo=1, routed)           6.207    12.030    reg_bot_right_x_OBUF[6]
    E22                  OBUF (Prop_obuf_I_O)         2.789    14.819 r  reg_bot_right_x_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.819    reg_bot_right_x[6]
    E22                                                               r  reg_bot_right_x[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.412ns  (logic 3.058ns (32.492%)  route 6.354ns (67.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.654     5.339    RegisterBlock/clk_IBUF_BUFG
    SLICE_X50Y122        FDRE                                         r  RegisterBlock/reg_0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.456     5.795 r  RegisterBlock/reg_0_reg[20]/Q
                         net (fo=1, routed)           6.354    12.149    reg_top_left_y_OBUF[9]
    F18                  OBUF (Prop_obuf_I_O)         2.602    14.751 r  reg_top_left_y_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.751    reg_top_left_y[9]
    F18                                                               r  reg_top_left_y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.401ns  (logic 3.091ns (32.876%)  route 6.310ns (67.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.657     5.342    RegisterBlock/clk_IBUF_BUFG
    SLICE_X51Y121        FDRE                                         r  RegisterBlock/reg_0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y121        FDRE (Prop_fdre_C_Q)         0.456     5.798 r  RegisterBlock/reg_0_reg[16]/Q
                         net (fo=1, routed)           6.310    12.108    reg_top_left_y_OBUF[5]
    A18                  OBUF (Prop_obuf_I_O)         2.635    14.743 r  reg_top_left_y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.743    reg_top_left_y[5]
    A18                                                               r  reg_top_left_y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_bot_right_x[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.367ns  (logic 3.149ns (33.620%)  route 6.218ns (66.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.658     5.343    RegisterBlock/clk_IBUF_BUFG
    SLICE_X46Y121        FDRE                                         r  RegisterBlock/reg_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.518     5.861 r  RegisterBlock/reg_1_reg[7]/Q
                         net (fo=1, routed)           6.218    12.079    reg_bot_right_x_OBUF[7]
    A21                  OBUF (Prop_obuf_I_O)         2.631    14.710 r  reg_bot_right_x_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.710    reg_bot_right_x[7]
    A21                                                               r  reg_bot_right_x[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_top_left_y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.347ns  (logic 3.056ns (32.692%)  route 6.292ns (67.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.657     5.342    RegisterBlock/clk_IBUF_BUFG
    SLICE_X50Y121        FDRE                                         r  RegisterBlock/reg_0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_fdre_C_Q)         0.456     5.798 r  RegisterBlock/reg_0_reg[19]/Q
                         net (fo=1, routed)           6.292    12.090    reg_top_left_y_OBUF[8]
    E18                  OBUF (Prop_obuf_I_O)         2.600    14.689 r  reg_top_left_y_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.689    reg_top_left_y[8]
    E18                                                               r  reg_top_left_y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_bot_right_x[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.314ns  (logic 3.147ns (33.782%)  route 6.168ns (66.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.659     5.344    RegisterBlock/clk_IBUF_BUFG
    SLICE_X46Y120        FDRE                                         r  RegisterBlock/reg_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        FDRE (Prop_fdre_C_Q)         0.518     5.862 r  RegisterBlock/reg_1_reg[8]/Q
                         net (fo=1, routed)           6.168    12.030    reg_bot_right_x_OBUF[8]
    B21                  OBUF (Prop_obuf_I_O)         2.629    14.658 r  reg_bot_right_x_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.658    reg_bot_right_x[8]
    B21                                                               r  reg_bot_right_x[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.313ns (50.668%)  route 1.279ns (49.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.576     1.521    RegisterBlock/clk_IBUF_BUFG
    SLICE_X47Y121        FDRE                                         r  RegisterBlock/reg_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y121        FDRE (Prop_fdre_C_Q)         0.128     1.649 r  RegisterBlock/reg_2_reg[9]/Q
                         net (fo=1, routed)           1.279     2.927    fill_color_OBUF[9]
    L13                  OBUF (Prop_obuf_I_O)         1.185     4.113 r  fill_color_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.113    fill_color[9]
    L13                                                               r  fill_color[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.829ns  (logic 1.254ns (44.333%)  route 1.575ns (55.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.576     1.521    RegisterBlock/clk_IBUF_BUFG
    SLICE_X47Y121        FDRE                                         r  RegisterBlock/reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y121        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  RegisterBlock/reg_2_reg[0]/Q
                         net (fo=1, routed)           1.575     3.237    fill_color_OBUF[0]
    M17                  OBUF (Prop_obuf_I_O)         1.113     4.350 r  fill_color_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.350    fill_color[0]
    M17                                                               r  fill_color[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            engine_trigger[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.851ns  (logic 1.256ns (44.058%)  route 1.595ns (55.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.578     1.523    RegisterBlock/clk_IBUF_BUFG
    SLICE_X51Y119        FDRE                                         r  RegisterBlock/reg_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y119        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  RegisterBlock/reg_4_reg[0]/Q
                         net (fo=1, routed)           1.595     3.259    engine_trigger_OBUF[0]
    G15                  OBUF (Prop_obuf_I_O)         1.115     4.374 r  engine_trigger_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.374    engine_trigger[0]
    G15                                                               r  engine_trigger[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.905ns  (logic 1.273ns (43.824%)  route 1.632ns (56.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.577     1.522    RegisterBlock/clk_IBUF_BUFG
    SLICE_X47Y120        FDRE                                         r  RegisterBlock/reg_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  RegisterBlock/reg_2_reg[10]/Q
                         net (fo=1, routed)           1.632     3.295    fill_color_OBUF[10]
    M13                  OBUF (Prop_obuf_I_O)         1.132     4.427 r  fill_color_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.427    fill_color[10]
    M13                                                               r  fill_color[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.919ns  (logic 1.256ns (43.019%)  route 1.664ns (56.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.576     1.521    RegisterBlock/clk_IBUF_BUFG
    SLICE_X47Y121        FDRE                                         r  RegisterBlock/reg_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y121        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  RegisterBlock/reg_2_reg[2]/Q
                         net (fo=1, routed)           1.664     3.325    fill_color_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         1.115     4.440 r  fill_color_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.440    fill_color[2]
    M15                                                               r  fill_color[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.919ns  (logic 1.261ns (43.186%)  route 1.658ns (56.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.578     1.523    RegisterBlock/clk_IBUF_BUFG
    SLICE_X47Y119        FDRE                                         r  RegisterBlock/reg_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  RegisterBlock/reg_2_reg[5]/Q
                         net (fo=1, routed)           1.658     3.322    fill_color_OBUF[5]
    L15                  OBUF (Prop_obuf_I_O)         1.120     4.442 r  fill_color_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.442    fill_color[5]
    L15                                                               r  fill_color[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.963ns  (logic 1.318ns (44.491%)  route 1.645ns (55.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.576     1.521    RegisterBlock/clk_IBUF_BUFG
    SLICE_X48Y121        FDRE                                         r  RegisterBlock/reg_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.148     1.669 r  RegisterBlock/reg_2_reg[1]/Q
                         net (fo=1, routed)           1.645     3.313    fill_color_OBUF[1]
    M16                  OBUF (Prop_obuf_I_O)         1.170     4.484 r  fill_color_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.484    fill_color[1]
    M16                                                               r  fill_color[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.965ns  (logic 1.287ns (43.400%)  route 1.678ns (56.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.576     1.521    RegisterBlock/clk_IBUF_BUFG
    SLICE_X47Y121        FDRE                                         r  RegisterBlock/reg_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y121        FDRE (Prop_fdre_C_Q)         0.128     1.649 r  RegisterBlock/reg_2_reg[3]/Q
                         net (fo=1, routed)           1.678     3.327    fill_color_OBUF[3]
    K16                  OBUF (Prop_obuf_I_O)         1.159     4.486 r  fill_color_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.486    fill_color[3]
    K16                                                               r  fill_color[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fill_color[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.966ns  (logic 1.265ns (42.659%)  route 1.701ns (57.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.578     1.523    RegisterBlock/clk_IBUF_BUFG
    SLICE_X47Y119        FDRE                                         r  RegisterBlock/reg_2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  RegisterBlock/reg_2_reg[11]/Q
                         net (fo=1, routed)           1.701     3.364    fill_color_OBUF[11]
    K14                  OBUF (Prop_obuf_I_O)         1.124     4.489 r  fill_color_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.489    fill_color[11]
    K14                                                               r  fill_color[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterBlock/reg_1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_bot_right_x[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.993ns  (logic 1.309ns (43.730%)  route 1.684ns (56.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.577     1.522    RegisterBlock/clk_IBUF_BUFG
    SLICE_X46Y120        FDRE                                         r  RegisterBlock/reg_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        FDRE (Prop_fdre_C_Q)         0.164     1.686 r  RegisterBlock/reg_1_reg[10]/Q
                         net (fo=1, routed)           1.684     3.370    reg_bot_right_x_OBUF[10]
    C22                  OBUF (Prop_obuf_I_O)         1.145     4.515 r  reg_bot_right_x_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.515    reg_bot_right_x[10]
    C22                                                               r  reg_bot_right_x[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            fpga_resetp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.562ns  (logic 1.093ns (14.451%)  route 6.469ns (85.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  reset_n_IBUF_inst/O
                         net (fo=1, routed)           6.469     7.438    reset_n_IBUF
    SLICE_X56Y111        LUT1 (Prop_lut1_I0_O)        0.124     7.562 r  fpga_resetp1_i_1/O
                         net (fo=1, routed)           0.000     7.562    fpga_resetp1_i_1_n_0
    SLICE_X56Y111        FDRE                                         r  fpga_resetp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.546     5.046    clk_IBUF_BUFG
    SLICE_X56Y111        FDRE                                         r  fpga_resetp1_reg/C

Slack:                    inf
  Source:                 host_hostif_host_xfc_raw
                            (input port)
  Destination:            HOST_IF/host_hostif_host_xfc2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.872ns  (logic 1.519ns (25.863%)  route 4.353ns (74.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  host_hostif_host_xfc_raw (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_host_xfc_raw
    V9                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  host_hostif_host_xfc_raw_IBUF_inst/O
                         net (fo=2, routed)           4.353     5.872    HOST_IF/led0_OBUF
    SLICE_X60Y108        SRL16E                                       r  HOST_IF/host_hostif_host_xfc2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.548     5.048    HOST_IF/clk_IBUF_BUFG
    SLICE_X60Y108        SRL16E                                       r  HOST_IF/host_hostif_host_xfc2_reg_srl2/CLK

Slack:                    inf
  Source:                 host_hostif_d[5]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 1.518ns (31.133%)  route 3.358ns (68.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  host_hostif_d[5] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[5]
    AA20                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  host_hostif_d_IBUF[5]_inst/O
                         net (fo=1, routed)           3.358     4.876    HOST_IF/D[5]
    SLICE_X52Y109        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.548     5.048    HOST_IF/clk_IBUF_BUFG
    SLICE_X52Y109        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/C

Slack:                    inf
  Source:                 host_hostif_d[3]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.853ns  (logic 1.515ns (31.222%)  route 3.338ns (68.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA21                                              0.000     0.000 r  host_hostif_d[3] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[3]
    AA21                 IBUF (Prop_ibuf_I_O)         1.515     1.515 r  host_hostif_d_IBUF[3]_inst/O
                         net (fo=1, routed)           3.338     4.853    HOST_IF/D[3]
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.547     5.047    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[3]/C

Slack:                    inf
  Source:                 host_hostif_d[2]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.832ns  (logic 1.517ns (31.390%)  route 3.315ns (68.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB21                                              0.000     0.000 r  host_hostif_d[2] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[2]
    AB21                 IBUF (Prop_ibuf_I_O)         1.517     1.517 r  host_hostif_d_IBUF[2]_inst/O
                         net (fo=1, routed)           3.315     4.832    HOST_IF/D[2]
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.547     5.047    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/C

Slack:                    inf
  Source:                 psoc_reset_raw
                            (input port)
  Destination:            psoc_reset_rawp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.822ns  (logic 1.497ns (31.043%)  route 3.325ns (68.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  psoc_reset_raw (IN)
                         net (fo=0)                   0.000     0.000    psoc_reset_raw
    W9                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  psoc_reset_raw_IBUF_inst/O
                         net (fo=2, routed)           3.325     4.822    led4_OBUF
    SLICE_X55Y105        FDRE                                         r  psoc_reset_rawp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.549     5.049    clk_IBUF_BUFG
    SLICE_X55Y105        FDRE                                         r  psoc_reset_rawp1_reg/C

Slack:                    inf
  Source:                 host_hostif_d[1]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.708ns  (logic 1.509ns (32.046%)  route 3.199ns (67.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  host_hostif_d[1] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[1]
    Y21                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  host_hostif_d_IBUF[1]_inst/O
                         net (fo=1, routed)           3.199     4.708    HOST_IF/D[1]
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.547     5.047    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/C

Slack:                    inf
  Source:                 host_hostif_d[0]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.676ns  (logic 1.523ns (32.562%)  route 3.154ns (67.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  host_hostif_d[0] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[0]
    AB22                 IBUF (Prop_ibuf_I_O)         1.523     1.523 r  host_hostif_d_IBUF[0]_inst/O
                         net (fo=1, routed)           3.154     4.676    HOST_IF/D[0]
    SLICE_X52Y109        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.548     5.048    HOST_IF/clk_IBUF_BUFG
    SLICE_X52Y109        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/C

Slack:                    inf
  Source:                 host_hostif_d[6]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.354ns  (logic 1.514ns (34.776%)  route 2.840ns (65.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  host_hostif_d[6] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[6]
    AB18                 IBUF (Prop_ibuf_I_O)         1.514     1.514 r  host_hostif_d_IBUF[6]_inst/O
                         net (fo=1, routed)           2.840     4.354    HOST_IF/D[6]
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.547     5.047    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/C

Slack:                    inf
  Source:                 host_hostif_d[4]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.258ns  (logic 1.511ns (35.480%)  route 2.747ns (64.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  host_hostif_d[4] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[4]
    AB20                 IBUF (Prop_ibuf_I_O)         1.511     1.511 r  host_hostif_d_IBUF[4]_inst/O
                         net (fo=1, routed)           2.747     4.258    HOST_IF/D[4]
    SLICE_X52Y109        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.548     5.048    HOST_IF/clk_IBUF_BUFG
    SLICE_X52Y109        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 host_hostif_d[7]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.284ns (18.075%)  route 1.285ns (81.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  host_hostif_d[7] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[7]
    AA18                 IBUF (Prop_ibuf_I_O)         0.284     0.284 r  host_hostif_d_IBUF[7]_inst/O
                         net (fo=1, routed)           1.285     1.569    HOST_IF/D[7]
    SLICE_X52Y109        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.855     2.048    HOST_IF/clk_IBUF_BUFG
    SLICE_X52Y109        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[7]/C

Slack:                    inf
  Source:                 host_hostif_d[4]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.596ns  (logic 0.278ns (17.426%)  route 1.318ns (82.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  host_hostif_d[4] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[4]
    AB20                 IBUF (Prop_ibuf_I_O)         0.278     0.278 r  host_hostif_d_IBUF[4]_inst/O
                         net (fo=1, routed)           1.318     1.596    HOST_IF/D[4]
    SLICE_X52Y109        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.855     2.048    HOST_IF/clk_IBUF_BUFG
    SLICE_X52Y109        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/C

Slack:                    inf
  Source:                 host_hostif_d[6]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.622ns  (logic 0.282ns (17.372%)  route 1.340ns (82.628%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  host_hostif_d[6] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[6]
    AB18                 IBUF (Prop_ibuf_I_O)         0.282     0.282 r  host_hostif_d_IBUF[6]_inst/O
                         net (fo=1, routed)           1.340     1.622    HOST_IF/D[6]
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.854     2.047    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/C

Slack:                    inf
  Source:                 psoc_reset_raw
                            (input port)
  Destination:            psoc_reset_rawp1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.265ns (15.420%)  route 1.451ns (84.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  psoc_reset_raw (IN)
                         net (fo=0)                   0.000     0.000    psoc_reset_raw
    W9                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  psoc_reset_raw_IBUF_inst/O
                         net (fo=2, routed)           1.451     1.716    led4_OBUF
    SLICE_X55Y105        FDRE                                         r  psoc_reset_rawp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.856     2.049    clk_IBUF_BUFG
    SLICE_X55Y105        FDRE                                         r  psoc_reset_rawp1_reg/C

Slack:                    inf
  Source:                 host_hostif_d[0]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.290ns (16.049%)  route 1.518ns (83.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  host_hostif_d[0] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[0]
    AB22                 IBUF (Prop_ibuf_I_O)         0.290     0.290 r  host_hostif_d_IBUF[0]_inst/O
                         net (fo=1, routed)           1.518     1.808    HOST_IF/D[0]
    SLICE_X52Y109        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.855     2.048    HOST_IF/clk_IBUF_BUFG
    SLICE_X52Y109        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/C

Slack:                    inf
  Source:                 host_hostif_d[1]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.276ns (15.092%)  route 1.554ns (84.908%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  host_hostif_d[1] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[1]
    Y21                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  host_hostif_d_IBUF[1]_inst/O
                         net (fo=1, routed)           1.554     1.831    HOST_IF/D[1]
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.854     2.047    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/C

Slack:                    inf
  Source:                 host_hostif_d[2]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.856ns  (logic 0.284ns (15.307%)  route 1.572ns (84.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB21                                              0.000     0.000 r  host_hostif_d[2] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[2]
    AB21                 IBUF (Prop_ibuf_I_O)         0.284     0.284 r  host_hostif_d_IBUF[2]_inst/O
                         net (fo=1, routed)           1.572     1.856    HOST_IF/D[2]
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.854     2.047    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/C

Slack:                    inf
  Source:                 host_hostif_d[3]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.874ns  (logic 0.283ns (15.092%)  route 1.591ns (84.908%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA21                                              0.000     0.000 r  host_hostif_d[3] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[3]
    AA21                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  host_hostif_d_IBUF[3]_inst/O
                         net (fo=1, routed)           1.591     1.874    HOST_IF/D[3]
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.854     2.047    HOST_IF/clk_IBUF_BUFG
    SLICE_X54Y110        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[3]/C

Slack:                    inf
  Source:                 host_hostif_d[5]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.897ns  (logic 0.286ns (15.057%)  route 1.611ns (84.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  host_hostif_d[5] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[5]
    AA20                 IBUF (Prop_ibuf_I_O)         0.286     0.286 r  host_hostif_d_IBUF[5]_inst/O
                         net (fo=1, routed)           1.611     1.897    HOST_IF/D[5]
    SLICE_X52Y109        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.855     2.048    HOST_IF/clk_IBUF_BUFG
    SLICE_X52Y109        FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/C

Slack:                    inf
  Source:                 host_hostif_host_xfc_raw
                            (input port)
  Destination:            HOST_IF/host_hostif_host_xfc2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.345ns  (logic 0.286ns (12.197%)  route 2.059ns (87.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  host_hostif_host_xfc_raw (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_host_xfc_raw
    V9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  host_hostif_host_xfc_raw_IBUF_inst/O
                         net (fo=2, routed)           2.059     2.345    HOST_IF/led0_OBUF
    SLICE_X60Y108        SRL16E                                       r  HOST_IF/host_hostif_host_xfc2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.853     2.046    HOST_IF/clk_IBUF_BUFG
    SLICE_X60Y108        SRL16E                                       r  HOST_IF/host_hostif_host_xfc2_reg_srl2/CLK





