$date
	Sun Oct 23 09:31:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#126073
b10101 !
1"
#126074
b10101 &
b10101 %
1$
#126075
0"
#126078
b1000000 &
b1000000 %
#126082
b100000 &
b100000 %
#126086
b10000 &
b10000 %
#126090
b1000 &
b1000 %
#126094
b100 &
b100 %
#126098
b10 &
b10 %
#126102
b1 &
1#
b1 %
#126106
b0 &
b0 %
0#
0$
#1133586
b101 &
b101 %
1$
b101 !
1"
#1133587
0"
#1133590
b10000 &
b10000 %
#1133594
b1000 &
b1000 %
#1133598
b100 &
b100 %
#1133602
b10 &
b10 %
#1133606
b1 &
1#
b1 %
#1133610
b0 &
b0 %
0#
0$
#2186244
b1110 !
1"
#2186246
b1110 &
b1110 %
1$
#2186247
0"
#2186250
b111 &
b111 %
#2186254
b10110 &
b10110 %
#2186258
b1011 &
b1011 %
#2186262
b100010 &
b100010 %
#2186266
b10001 &
b10001 %
#2186270
b110100 &
b110100 %
#2186274
b11010 &
b11010 %
#2186278
b1101 &
b1101 %
#2186282
b101000 &
b101000 %
#2186286
b10100 &
b10100 %
#2186290
b1010 &
b1010 %
#2186294
b101 &
b101 %
#2186298
b10000 &
b10000 %
#2186302
b1000 &
b1000 %
#2186306
b100 &
b100 %
#2186310
b10 &
b10 %
#2186314
b1 &
b1 %
1#
#2186318
b0 &
0#
b0 %
0$
#4500012
