The MIPS architecture was planned with separate instruction and data caches, so it can <FONT class=clozed>fetch an instruction and read or write a memory variable simultaneously<SPAN lang=EN-US style="FONT-SIZE: 10.5pt; FONT-FAMILY: 'Times New Roman'; mso-bidi-font-size: 12.0pt; mso-fareast-font-family: &#23435;&#20307;; mso-font-kerning: 1.0pt; mso-ansi-language: EN-US; mso-fareast-language: ZH-CN; mso-bidi-language: AR-SA">.</SPAN></FONT>