Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Apr 27 20:35:07 2020
| Host         : DESKTOP-DC9NKE6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            6 |
| No           | No                    | Yes                    |              74 |           21 |
| No           | Yes                   | No                     |              16 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------------+------------------+------------------+----------------+
|            Clock Signal           |    Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------------+------------------+------------------+----------------+
|  U_FSM/count_enable_reg_i_2_n_0   |                     |                  |                1 |              1 |
|  U_FSM/lap_reg_i_2_n_0            |                     |                  |                1 |              1 |
|  U_FSM/restart_enable_reg_i_2_n_0 |                     |                  |                1 |              1 |
|  U_FSM/rst_reg_i_1_n_0            |                     |                  |                1 |              1 |
|  Uclkgen/q_reg[0]                 |                     | U_FSM/AR[0]      |                1 |              2 |
|  Uclkgen/ssd_enabled_index_reg[0] |                     | U_FSM/AR[0]      |                1 |              2 |
|  Uclkgen/q_reg[0]                 | U_FSM/E[0]          | U_FSM/AR[0]      |                1 |              4 |
|  Uclkgen/q_reg[0]                 | U_FSM/q_reg[0][0]   | U_FSM/AR[0]      |                1 |              4 |
|  Uclkgen/q_reg[0]                 | U_FSM/q_reg[0]_0[0] | U_FSM/AR[0]      |                2 |              4 |
|  Uclkgen/q_reg[0]                 | U_stw/Usec1/E[0]    | U_FSM/AR[0]      |                2 |              4 |
|  Uclkgen/CLK                      |                     | U_FSM/AR[0]      |                2 |              5 |
|  Uclkgen/q_reg[0]                 |                     |                  |                2 |              5 |
| ~U_FSM/lap                        |                     | U_FSM/AR[0]      |                5 |             16 |
|  clk_IBUF_BUFG                    |                     | U_FSM/AR[0]      |               17 |             65 |
+-----------------------------------+---------------------+------------------+------------------+----------------+


