// Seed: 2041263501
module module_0 (
    input wire id_0,
    output tri1 id_1,
    output uwire id_2,
    input supply1 id_3,
    output wor id_4,
    output wor id_5,
    input supply1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    input tri id_10,
    output tri0 id_11,
    input uwire id_12,
    input wor id_13,
    output uwire id_14,
    output wire id_15,
    input tri id_16,
    output wand id_17,
    input wor id_18,
    input tri id_19,
    input supply1 id_20,
    input uwire id_21,
    input wor id_22,
    input tri1 id_23,
    input wand id_24,
    output uwire id_25,
    input tri1 id_26,
    input supply1 id_27,
    input wand id_28,
    output wor id_29,
    output supply0 id_30
);
  assign id_17 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input tri1 id_3
    , id_16,
    input wire id_4,
    output logic id_5,
    output tri1 id_6,
    input tri0 id_7,
    input tri id_8,
    input tri0 id_9,
    output wand id_10,
    input wor id_11,
    input tri id_12,
    input wand id_13,
    input supply1 id_14
);
  module_0 modCall_1 (
      id_9,
      id_10,
      id_10,
      id_3,
      id_1,
      id_1,
      id_11,
      id_6,
      id_14,
      id_14,
      id_12,
      id_6,
      id_9,
      id_11,
      id_1,
      id_1,
      id_12,
      id_6,
      id_8,
      id_7,
      id_3,
      id_13,
      id_8,
      id_7,
      id_7,
      id_10,
      id_14,
      id_2,
      id_12,
      id_0,
      id_0
  );
  wire id_17;
  always @(posedge 1 or posedge 1) begin : LABEL_0
    id_5 <= 1'h0;
  end
endmodule
