# FMC as used in STM32F7

FMC:
  BCR1:
    WFDIS:
      Enabled: [0, "Write FIFO enabled"]
      Disabled: [1, "Write FIFO disabled"]
    CCLKEN:
      Enabled: [1, "FMC_CLK clock output to external memory devices enabled"]
      Disabled: [0, "FMC_CLK clock output to external memory devices disabled"]
  BCR?:
    CBURSTRW:
      Enabled: [1, "Write operations are performed in synchronous mode"]
      Disabled: [0, "Write operations are always performed in asynchronous mode"]
    CPSIZE:
      NoBurstSplit: [0, "No burst split when crossing page boundary"]
      Bytes128: [1, "128 bytes CRAM page size"]
      Bytes256: [2, "256 bytes CRAM page size"]
      Bytes512: [3, "512 bytes CRAM page size"]
      Bytes1024: [4, "1024 bytes CRAM page size"]
    ASYNCWAIT:
      Disabled: [0, "Wait signal not used in asynchronous mode"]
      Enabled: [1, "Wait signal used even in asynchronous mode"]
    EXTMOD:
      Disabled: [0, "Values inside the FMC_BWTR are not taken into account"]
      Enabled: [1, "Values inside the FMC_BWTR are taken into account"]
    WAITEN:
      Disabled: [0, "Values inside the FMC_BWTR are taken into account"]
      Enabled: [1, "NWAIT signal enabled"]
    WREN:
      Disabled: [0, "Write operations disabled for the bank by the FMC"]
      Enabled: [1, "Write operations enabled for the bank by the FMC"]
    WAITCFG:
      BeforeWaitState: [0, "NWAIT signal is active one data cycle before wait state"]
      DuringWaitState: [1, "NWAIT signal is active during wait state"]
    WAITPOL:
      ActiveLow: [0, "NWAIT active low"]
      ActiveHigh: [1, "NWAIT active high"]
    BURSTEN:
      Disabled: [0, "Burst mode disabled"]
      Enabled: [1, "Burst mode enabled"]
    FACCEN:
      Disabled: [0, "Corresponding NOR Flash memory access is disabled"]
      Enabled: [1, "Corresponding NOR Flash memory access is enabled"]
    MWID:
      Bits8: [0, "Memory data bus width 8 bits"]
      Bits16: [1, "Memory data bus width 16 bits"]
      Bits32: [2, "Memory data bus width 32 bits"]
    MTYP:
      SRAM: [0, "SRAM memory type"]
      PSRAM: [1, "PSRAM (CRAM) memory type"]
      Flash: [2, "NOR Flash/OneNAND Flash"]
    MUXEN:
      Disabled: [0, "Address/Data non-multiplexed"]
      Enabled: [1, "Address/Data multiplexed on databus"]
    MBKEN:
      Disabled: [0, "Corresponding memory bank is disabled"]
      Enabled: [1, "Corresponding memory bank is enabled"]

  BTR?:
    ACCMOD:
      A: [0, "Access mode A"]
      B: [1, "Access mode B"]
      C: [2, "Access mode C"]
      D: [3, "Access mode D"]
    DATLAT: [0, 15]
    CLKDIV: [1, 15]
    BUSTURN: [0, 15]
    DATAST: [1, 255]
    ADDHLD: [1, 15]
    ADDSET: [0, 15]

  PCR:
    ECCPS:
      Bytes256: [0, "ECC page size 256 bytes"]
      Bytes512: [1, "ECC page size 512 bytes"]
      Bytes1024: [2, "ECC page size 1024 bytes"]
      Bytes2048: [3, "ECC page size 2048 bytes"]
      Bytes4096: [4, "ECC page size 4096 bytes"]
      Bytes8192: [5, "ECC page size 8192 bytes"]
    TAR: [0, 15]
    TCLR: [0, 15]
    ECCEN:
      Disabled: [0, "ECC logic is disabled and reset"]
      Enabled: [1, "ECC logic is enabled"]
    PWID:
      Bits8: [0, "External memory device width 8 bits"]
      Bits16: [1, "External memory device width 16 bits"]
    PTYP:
      NANDFlash: [1, "NAND Flash"]
    PBKEN:
      Disabled: [0, "Corresponding memory bank is disabled"]
      Enabled: [1, "Corresponding memory bank is enabled"]
    PWAITEN:
      Disabled: [0, "Wait feature disabled"]
      Enabled: [1, "Wait feature enabled"]

  SR:
    FEMPT:
      NotEmpty: [0, "FIFO not empty"]
      Empty: [1, "FIFO empty"]
    IFEN:
      Disabled: [0, "Interrupt falling edge detection request disabled"]
      Enabled: [1, "Interrupt falling edge detection request enabled"]
    ILEN:
      Disabled: [0, "Interrupt high-level detection request disabled"]
      Enabled: [1, "Interrupt high-level detection request enabled"]
    IREN:
      Disabled: [0, "Interrupt rising edge detection request disabled"]
      Enabled: [1, "Interrupt rising edge detection request enabled"]
    IFS:
      DidNotOccur: [0, "Interrupt falling edge did not occur"]
      Occurred: [1, "Interrupt falling edge occurred"]
    ILS:
      DidNotOccur: [0, "Interrupt high-level did not occur"]
      Occurred: [1, "Interrupt high-level occurred"]
    IRS:
      DidNotOccur: [0, "Interrupt rising edge did not occur"]
      Occurred: [1, "Interrupt rising edge occurred"]

  PMEM:
    MEMHIZx: [0, 254]
    MEMHOLDx: [1, 254]
    MEMWAITx: [1, 254]
    MEMSETx: [0, 254]

  PATT:
    ATTHIZx: [0, 254]
    ATTHOLDx: [1, 254]
    ATTWAITx: [1, 254]
    ATTSETx: [0, 254]

  ECCR:
    ECCx: [0, 0xFFFFFFFF]

  BWTR?:
    ACCMOD:
      A: [0, "Access mode A"]
      B: [1, "Access mode B"]
      C: [2, "Access mode C"]
      D: [3, "Access mode D"]
    BUSTURN: [0, 15]
    DATAST: [1, 255]
    ADDHLD: [1, 15]
    ADDSET: [0, 15]

  SDCR?:
    RPIPE:
      NoDelay: [0, "No clock cycle delay"]
      Clocks1: [1, "One clock cycle delay"]
      Clocks2: [2, "Two clock cycles delay"]
    RBURST:
      Disabled: [0, "Single read requests are not managed as bursts"]
      Enabled: [1, "Single read requests are always managed as bursts"]
    SDCLK:
      Disabled: [0, "SDCLK clock disabled"]
      Mul2: [2, "SDCLK period = 2 x HCLK period"]
      Mul3: [3, "SDCLK period = 3 x HCLK period"]
    WP:
      Disabled: [0, "Write accesses allowed"]
      Enabled: [1, "Write accesses ignored"]
    CAS:
      Clocks1: [1, "1 cycle"]
      Clocks2: [2, "2 cycles"]
      Clocks3: [3, "3 cycles"]
    NB:
      NB2: [0, "Two internal Banks"]
      NB4: [1, "Four internal Banks"]
    MWID:
      Bits8: [0, "Memory data bus width 8 bits"]
      Bits16: [1, "Memory data bus width 16 bits"]
      Bits32: [2, "Memory data bus width 32 bits"]
    NR:
      Bits11: [0, "11 bits"]
      Bits12: [1, "12 bits"]
      Bits13: [2, "13 bits"]
    NC:
      Bits8: [0, "8 bits"]
      Bits9: [1, "9 bits"]
      Bits10: [2, "10 bits"]
      Bits11: [3, "11 bits"]

  SDTR?:
    TRCD: [0, 15]
    TRP: [0, 15]
    TWR: [0, 15]
    TRC: [0, 15]
    TRAS: [0, 15]
    TXSR: [0, 15]
    TMRD: [0, 15]

  SDCMR:
    MRD: [0, 8191]
    NRFS: [0, 15]
    CTB1:
      NotIssued: [0, "Command not issued to SDRAM Bank 1"]
      Issued: [1, "Command issued to SDRAM Bank 1"]
    CTB2:
      NotIssued: [0, "Command not issued to SDRAM Bank 2"]
      Issued: [1, "Command issued to SDRAM Bank 2"]
    MODE:
      Normal: [0, "Normal Mode"]
      ClockConfigurationEnable: [1, "Clock Configuration Enable"]
      PALL: [2, "PALL (All Bank Precharge) command"]
      AutoRefreshCommand: [3, "Auto-refresh command"]
      LoadModeRegister: [4, "Load Mode Resgier"]
      SelfRefreshCommand: [5, "Self-refresh command"]
      PowerDownCommand: [6, "Power-down command"]

  SDRTR:
    REIE:
      Disabled: [0, "Interrupt is disabled"]
      Enabled: [1, "Interrupt is generated if RE = 1"]
    COUNT: [0, 8191]
    CRE:
      Clear: [1, "Refresh Error Flag is cleared"]

  SDSR:
    BUSY:
      NotBusy: [0, "SDRAM Controller is ready to accept a new request"]
      Busy: [1, "SDRAM Controller is not ready to accept a new request"]
    MODES2:
      Normal: [0, "Normal Mode"]
      SelfRefresh: [1, "Self-refresh mode"]
      PowerDown: [2, "Power-down mode"]
    RE:
      NoError: [0, "No refresh error has been detected"]
      Error: [1, "A refresh error has been detected"]
