#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-659-g791c056b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x55abc4337fe0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55abc4331ea0 .scope module, "xled" "xled" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "led0_sel";
    .port_info 3 /INPUT 1 "sw0";
    .port_info 4 /OUTPUT 1 "led0";
o0x7f19035a0018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55abc431d730_0 .net "clk", 0 0, o0x7f19035a0018;  0 drivers
v0x55abc4315680_0 .var "led0", 0 0;
o0x7f19035a0078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55abc4313540_0 .net "led0_sel", 0 0, o0x7f19035a0078;  0 drivers
o0x7f19035a00a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55abc4311400_0 .net "reset", 0 0, o0x7f19035a00a8;  0 drivers
o0x7f19035a00d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55abc430f2c0_0 .net "sw0", 0 0, o0x7f19035a00d8;  0 drivers
E_0x55abc4308db0 .event posedge, v0x55abc4311400_0, v0x55abc431d730_0;
S_0x55abc4332ca0 .scope module, "xtop_tb" "xtop_tb" 4 5;
 .timescale -9 -12;
P_0x55abc431cdd0 .param/l "clk_period" 0 4 8, +C4<00000000000000000000000000001010>;
v0x55abc4349f90_0 .array/port v0x55abc4349f90, 0;
L_0x55abc43885c0 .functor BUFZ 32, v0x55abc4349f90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55abc4349f90_1 .array/port v0x55abc4349f90, 1;
L_0x55abc4388660 .functor BUFZ 32, v0x55abc4349f90_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55abc4349f90_2 .array/port v0x55abc4349f90, 2;
L_0x55abc4388730 .functor BUFZ 32, v0x55abc4349f90_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55abc4349f90_3 .array/port v0x55abc4349f90, 3;
L_0x55abc4388800 .functor BUFZ 32, v0x55abc4349f90_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55abc4349f90_4 .array/port v0x55abc4349f90, 4;
L_0x55abc4388900 .functor BUFZ 32, v0x55abc4349f90_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55abc4349f90_5 .array/port v0x55abc4349f90, 5;
L_0x55abc43889d0 .functor BUFZ 32, v0x55abc4349f90_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55abc4349f90_6 .array/port v0x55abc4349f90, 6;
L_0x55abc4388aa0 .functor BUFZ 32, v0x55abc4349f90_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55abc4349f90_7 .array/port v0x55abc4349f90, 7;
L_0x55abc4388b40 .functor BUFZ 32, v0x55abc4349f90_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55abc4349f90_8 .array/port v0x55abc4349f90, 8;
L_0x55abc4388c60 .functor BUFZ 32, v0x55abc4349f90_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55abc4349f90_9 .array/port v0x55abc4349f90, 9;
L_0x55abc4388d30 .functor BUFZ 32, v0x55abc4349f90_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55abc4349f90_10 .array/port v0x55abc4349f90, 10;
L_0x55abc4388e60 .functor BUFZ 32, v0x55abc4349f90_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55abc4349f90_11 .array/port v0x55abc4349f90, 11;
L_0x55abc4388f30 .functor BUFZ 32, v0x55abc4349f90_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55abc4349f90_12 .array/port v0x55abc4349f90, 12;
L_0x55abc4389070 .functor BUFZ 32, v0x55abc4349f90_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55abc4349f90_13 .array/port v0x55abc4349f90, 13;
L_0x55abc4389140 .functor BUFZ 32, v0x55abc4349f90_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55abc4349f90_14 .array/port v0x55abc4349f90, 14;
L_0x55abc4389000 .functor BUFZ 32, v0x55abc4349f90_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55abc4349f90_15 .array/port v0x55abc4349f90, 15;
L_0x55abc43892f0 .functor BUFZ 32, v0x55abc4349f90_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55abc434c530_0 .var "Btn1", 0 0;
v0x55abc434c5f0_0 .var "Btn2", 0 0;
v0x55abc434c700_0 .var "Btn3", 0 0;
v0x55abc434c7f0_0 .net "Disp", 7 0, v0x55abc4269b30_0;  1 drivers
v0x55abc434c8e0_0 .net "Disp_sel", 3 0, v0x55abc4269a70_0;  1 drivers
v0x55abc434ca20_0 .var "Sw", 7 0;
v0x55abc434cb30_0 .var "clk", 0 0;
v0x55abc434cbd0 .array "data", 0 15, 31 0;
v0x55abc434cc90_0 .var/i "k", 31 0;
v0x55abc434cd70_0 .net "r0", 31 0, L_0x55abc43885c0;  1 drivers
v0x55abc434ce50_0 .net "r1", 31 0, L_0x55abc4388660;  1 drivers
v0x55abc434cf30_0 .net "r10", 31 0, L_0x55abc4388e60;  1 drivers
v0x55abc434d010_0 .net "r11", 31 0, L_0x55abc4388f30;  1 drivers
v0x55abc434d0f0_0 .net "r12", 31 0, L_0x55abc4389070;  1 drivers
v0x55abc434d1d0_0 .net "r13", 31 0, L_0x55abc4389140;  1 drivers
v0x55abc434d2b0_0 .net "r14", 31 0, L_0x55abc4389000;  1 drivers
v0x55abc434d390_0 .net "r15", 31 0, L_0x55abc43892f0;  1 drivers
v0x55abc434d470_0 .net "r2", 31 0, L_0x55abc4388730;  1 drivers
v0x55abc434d550_0 .net "r3", 31 0, L_0x55abc4388800;  1 drivers
v0x55abc434d630_0 .net "r4", 31 0, L_0x55abc4388900;  1 drivers
v0x55abc434d710_0 .net "r5", 31 0, L_0x55abc43889d0;  1 drivers
v0x55abc434d7f0_0 .net "r6", 31 0, L_0x55abc4388aa0;  1 drivers
v0x55abc434d8d0_0 .net "r7", 31 0, L_0x55abc4388b40;  1 drivers
v0x55abc434d9b0_0 .net "r8", 31 0, L_0x55abc4388c60;  1 drivers
v0x55abc434da90_0 .net "r9", 31 0, L_0x55abc4388d30;  1 drivers
v0x55abc434db70_0 .var "rst", 0 0;
v0x55abc434dc10_0 .var/i "start_time", 31 0;
v0x55abc434dcf0_0 .net "trap", 0 0, v0x55abc42f4710_0;  1 drivers
S_0x55abc432fba0 .scope module, "uut" "xtop" 4 39, 5 6 0, S_0x55abc4332ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Btn1";
    .port_info 3 /INPUT 1 "Btn3";
    .port_info 4 /INPUT 1 "Btn2";
    .port_info 5 /INPUT 8 "Sw";
    .port_info 6 /OUTPUT 1 "trap";
    .port_info 7 /OUTPUT 8 "Disp";
    .port_info 8 /OUTPUT 4 "Disp_sel";
L_0x55abc4367a20 .functor AND 1, v0x55abc4291390_0, L_0x55abc4363c50, C4<1>, C4<1>;
L_0x55abc4388460 .functor AND 1, v0x55abc4299890_0, L_0x55abc4363c50, C4<1>, C4<1>;
v0x55abc434a570_0 .net "Btn1", 0 0, v0x55abc434c530_0;  1 drivers
v0x55abc434a660_0 .net "Btn2", 0 0, v0x55abc434c5f0_0;  1 drivers
v0x55abc434a730_0 .net "Btn3", 0 0, v0x55abc434c700_0;  1 drivers
v0x55abc434a830_0 .net "Disp", 7 0, v0x55abc4269b30_0;  alias, 1 drivers
v0x55abc434a900_0 .net "Disp_sel", 3 0, v0x55abc4269a70_0;  alias, 1 drivers
v0x55abc434a9a0_0 .net "Sw", 7 0, v0x55abc434ca20_0;  1 drivers
v0x55abc434aa40_0 .net "alu_finish", 0 0, v0x55abc4348510_0;  1 drivers
v0x55abc434ab30_0 .net "alu_sel", 0 0, v0x55abc42a2130_0;  1 drivers
v0x55abc434ac20_0 .net "clk", 0 0, v0x55abc434cb30_0;  1 drivers
v0x55abc434ad50_0 .net "complement2_finish", 0 0, v0x55abc4295fa0_0;  1 drivers
v0x55abc434adf0_0 .net "complement2_sel", 0 0, v0x55abc429fff0_0;  1 drivers
v0x55abc434af20_0 .net "cprt_sel", 0 0, v0x55abc4299890_0;  1 drivers
v0x55abc434afc0_0 .net "data_addr", 9 0, v0x55abc42e44e0_0;  1 drivers
v0x55abc434b060_0 .net "data_sel", 0 0, L_0x55abc4363a90;  1 drivers
v0x55abc434b150_0 .net "data_to_rd", 31 0, v0x55abc4297750_0;  1 drivers
v0x55abc434b240_0 .net "data_to_wr", 31 0, L_0x55abc4363cc0;  1 drivers
v0x55abc434b2e0_0 .net "data_we", 0 0, L_0x55abc4363c50;  1 drivers
v0x55abc434b380_0 .net "display_sel", 0 0, v0x55abc42934d0_0;  1 drivers
v0x55abc434b470_0 .net "final_result_convert_finish", 0 0, L_0x55abc4364870;  1 drivers
v0x55abc434b560_0 .net "final_result_convert_sel", 0 0, v0x55abc4291390_0;  1 drivers
v0x55abc434b600_0 .net "final_result_uncoded", 7 0, v0x55abc426e130_0;  1 drivers
v0x55abc434b6f0_0 .net "first_nr", 7 0, v0x55abc42942a0_0;  1 drivers
v0x55abc434b7e0_0 .net "instruction", 31 0, v0x55abc4262c30_0;  1 drivers
v0x55abc434b8f0_0 .net "led0_sel", 0 0, v0x55abc428d110_0;  1 drivers
v0x55abc434b990_0 .net "mem_data_to_rd", 31 0, L_0x55abc43641f0;  1 drivers
v0x55abc434ba80_0 .net "mem_sel", 0 0, v0x55abc42845c0_0;  1 drivers
v0x55abc434bb70_0 .net "operation", 3 0, v0x55abc42920c0_0;  1 drivers
v0x55abc434bc80_0 .net "pc", 8 0, v0x55abc42e1ea0_0;  1 drivers
v0x55abc434bd90_0 .net "regf_data_to_rd", 31 0, L_0x55abc4364490;  1 drivers
v0x55abc434bea0_0 .net "regf_sel", 0 0, v0x55abc4280340_0;  1 drivers
v0x55abc434bf90_0 .net "result_uncoded", 7 0, v0x55abc4349110_0;  1 drivers
v0x55abc434c0a0_0 .net "rst", 0 0, v0x55abc434db70_0;  1 drivers
v0x55abc434c140_0 .net "second_nr", 7 0, v0x55abc4291c80_0;  1 drivers
v0x55abc434c250_0 .net "sgn", 0 0, v0x55abc426e610_0;  1 drivers
v0x55abc434c340_0 .net "trap", 0 0, v0x55abc42f4710_0;  alias, 1 drivers
L_0x55abc43631a0 .part v0x55abc42e44e0_0, 0, 9;
L_0x55abc43645d0 .part v0x55abc42e44e0_0, 0, 4;
L_0x55abc43883c0 .part L_0x55abc4363cc0, 0, 20;
L_0x55abc4388520 .part L_0x55abc4363cc0, 0, 8;
S_0x55abc43302a0 .scope module, "addr_decoder" "xaddr_decoder" 5 133, 6 4 0, S_0x55abc432fba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addr";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /OUTPUT 1 "mem_sel";
    .port_info 3 /INPUT 32 "mem_data_to_rd";
    .port_info 4 /OUTPUT 1 "regf_sel";
    .port_info 5 /INPUT 32 "regf_data_to_rd";
    .port_info 6 /OUTPUT 1 "btn1_sel";
    .port_info 7 /INPUT 1 "btn1_data_to_read";
    .port_info 8 /OUTPUT 1 "btn2_sel";
    .port_info 9 /INPUT 1 "btn2_data_to_read";
    .port_info 10 /OUTPUT 1 "btn3_sel";
    .port_info 11 /INPUT 1 "btn3_data_to_read";
    .port_info 12 /OUTPUT 1 "alu_sel";
    .port_info 13 /INPUT 1 "alu_data_to_read";
    .port_info 14 /OUTPUT 1 "final_result_convert_sel";
    .port_info 15 /INPUT 1 "final_result_data_to_read";
    .port_info 16 /OUTPUT 1 "display_sel";
    .port_info 17 /INPUT 1 "display_data_to_read";
    .port_info 18 /OUTPUT 1 "sw3_sel";
    .port_info 19 /OUTPUT 1 "sw2_sel";
    .port_info 20 /OUTPUT 1 "sw_sel";
    .port_info 21 /INPUT 8 "sw_data_to_read";
    .port_info 22 /OUTPUT 1 "led0_sel";
    .port_info 23 /OUTPUT 1 "complement2_sel";
    .port_info 24 /OUTPUT 1 "cprt_sel";
    .port_info 25 /OUTPUT 1 "trap_sel";
    .port_info 26 /OUTPUT 32 "data_to_rd";
v0x55abc430d180_0 .net "addr", 9 0, v0x55abc42e44e0_0;  alias, 1 drivers
v0x55abc430b040_0 .net "alu_data_to_read", 0 0, v0x55abc4295fa0_0;  alias, 1 drivers
v0x55abc42a2130_0 .var "alu_sel", 0 0;
v0x55abc42bd170_0 .net "btn1_data_to_read", 0 0, v0x55abc434c530_0;  alias, 1 drivers
v0x55abc42bb030_0 .var "btn1_sel", 0 0;
v0x55abc42b8ef0_0 .net "btn2_data_to_read", 0 0, v0x55abc434c5f0_0;  alias, 1 drivers
v0x55abc42b6db0_0 .var "btn2_sel", 0 0;
v0x55abc42b4c70_0 .net "btn3_data_to_read", 0 0, v0x55abc434c700_0;  alias, 1 drivers
v0x55abc42b2b30_0 .var "btn3_sel", 0 0;
v0x55abc429fff0_0 .var "complement2_sel", 0 0;
v0x55abc4299890_0 .var "cprt_sel", 0 0;
v0x55abc4297750_0 .var "data_to_rd", 31 0;
v0x55abc4295610_0 .net "display_data_to_read", 0 0, L_0x55abc4364870;  alias, 1 drivers
v0x55abc42934d0_0 .var "display_sel", 0 0;
v0x55abc4291390_0 .var "final_result_convert_sel", 0 0;
v0x55abc428f250_0 .net "final_result_data_to_read", 0 0, v0x55abc4348510_0;  alias, 1 drivers
v0x55abc428d110_0 .var "led0_sel", 0 0;
v0x55abc4286700_0 .net "mem_data_to_rd", 31 0, L_0x55abc43641f0;  alias, 1 drivers
v0x55abc42845c0_0 .var "mem_sel", 0 0;
v0x55abc4282480_0 .net "regf_data_to_rd", 31 0, L_0x55abc4364490;  alias, 1 drivers
v0x55abc4280340_0 .var "regf_sel", 0 0;
v0x55abc427e200_0 .net "sel", 0 0, L_0x55abc4363a90;  alias, 1 drivers
v0x55abc427c0c0_0 .var "sw2_sel", 0 0;
v0x55abc4279f80_0 .var "sw3_sel", 0 0;
v0x55abc42f8990_0 .net "sw_data_to_read", 7 0, v0x55abc434ca20_0;  alias, 1 drivers
v0x55abc42f6850_0 .var "sw_sel", 0 0;
v0x55abc42f4710_0 .var "trap_sel", 0 0;
E_0x55abc413fed0/0 .event edge, v0x55abc42845c0_0, v0x55abc4286700_0, v0x55abc4280340_0, v0x55abc4282480_0;
E_0x55abc413fed0/1 .event edge, v0x55abc42f6850_0, v0x55abc42f8990_0, v0x55abc427c0c0_0, v0x55abc4279f80_0;
E_0x55abc413fed0/2 .event edge, v0x55abc42b2b30_0, v0x55abc42b4c70_0, v0x55abc42b6db0_0, v0x55abc42b8ef0_0;
E_0x55abc413fed0/3 .event edge, v0x55abc42bb030_0, v0x55abc42bd170_0, v0x55abc42a2130_0, v0x55abc430b040_0;
E_0x55abc413fed0/4 .event edge, v0x55abc4291390_0, v0x55abc428f250_0, v0x55abc42934d0_0, v0x55abc4295610_0;
E_0x55abc413fed0 .event/or E_0x55abc413fed0/0, E_0x55abc413fed0/1, E_0x55abc413fed0/2, E_0x55abc413fed0/3, E_0x55abc413fed0/4;
E_0x55abc407dba0 .event edge, v0x55abc430d180_0, v0x55abc427e200_0;
S_0x55abc4333aa0 .scope module, "complement1" "complement_to_2" 5 230, 7 3 0, S_0x55abc432fba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 20 "nr_coded";
    .port_info 3 /INPUT 1 "complement1_sel";
    .port_info 4 /INPUT 1 "wr_enable";
    .port_info 5 /OUTPUT 8 "first_nr";
    .port_info 6 /OUTPUT 8 "second_nr";
    .port_info 7 /OUTPUT 4 "operation";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f19035587b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55abc4381320 .functor XNOR 1, L_0x55abc4382970, L_0x7f19035587b8, C4<0>, C4<0>;
L_0x7f1903558800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55abc4382410 .functor XNOR 1, L_0x55abc4382970, L_0x7f1903558800, C4<0>, C4<0>;
L_0x55abc43824d0 .functor AND 1, L_0x55abc4381320, L_0x55abc4382410, C4<1>, C4<1>;
v0x55abc4298040_0 .net *"_s10", 0 0, L_0x55abc4382410;  1 drivers
v0x55abc4297bd0_0 .net/2u *"_s4", 0 0, L_0x7f19035587b8;  1 drivers
v0x55abc4296780_0 .net *"_s6", 0 0, L_0x55abc4381320;  1 drivers
v0x55abc4296820_0 .net/2u *"_s8", 0 0, L_0x7f1903558800;  1 drivers
L_0x7f1903558770 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55abc4296340_0 .net "ci", 0 0, L_0x7f1903558770;  1 drivers
v0x55abc4295f00_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc4295fa0_0 .var "complement1_finish", 0 0;
v0x55abc4295a90_0 .net "complement1_finish_nr1", 0 0, L_0x55abc4382970;  1 drivers
v0x55abc4295b30_0 .net "complement1_finish_nr2", 0 0, L_0x55abc4385980;  1 drivers
v0x55abc4294640_0 .net "complement1_sel", 0 0, v0x55abc429fff0_0;  alias, 1 drivers
v0x55abc42946e0_0 .net "complement1_sel_aux", 0 0, L_0x55abc43824d0;  1 drivers
L_0x7f1903558728 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55abc4294200_0 .net "dumb_0", 7 0, L_0x7f1903558728;  1 drivers
v0x55abc42942a0_0 .var "first_nr", 7 0;
v0x55abc4293dc0_0 .net "first_nr_aux", 7 0, v0x55abc42a9720_0;  1 drivers
v0x55abc4293e60_0 .var "first_nr_reg", 7 0;
v0x55abc4293950_0 .net "nr_coded", 19 0, L_0x55abc43883c0;  1 drivers
v0x55abc42939f0_0 .var "oper_nr_reg", 7 0;
v0x55abc42920c0_0 .var "operation", 3 0;
v0x55abc4292180_0 .net "rst", 0 0, v0x55abc434db70_0;  alias, 1 drivers
v0x55abc4291c80_0 .var "second_nr", 7 0;
v0x55abc4291810_0 .net "second_nr_aux", 7 0, v0x55abc4299db0_0;  1 drivers
v0x55abc42918d0_0 .var "second_nr_reg", 7 0;
v0x55abc42903c0_0 .net "wr_enable", 0 0, L_0x55abc4363c50;  alias, 1 drivers
E_0x55abc43384b0 .event posedge, v0x55abc42ab400_0, v0x55abc42a9660_0;
S_0x55abc432f4a0 .scope module, "complement_first_nr" "full_adder_8bits_XOR" 7 29, 8 3 0, S_0x55abc4333aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 8 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7f1903558848 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x55abc43825e0 .functor XOR 8, v0x55abc4293e60_0, L_0x7f1903558848, C4<00000000>, C4<00000000>;
L_0x7f1903558890 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55abc42b1720_0 .net/2u *"_s10", 3 0, L_0x7f1903558890;  1 drivers
L_0x7f19035588d8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55abc42b12e0_0 .net/2u *"_s14", 3 0, L_0x7f19035588d8;  1 drivers
v0x55abc42b0e70_0 .net *"_s5", 0 0, L_0x55abc43826f0;  1 drivers
o0x7f19035a1c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55abc42b0f30_0 name=_s64
v0x55abc42afa20_0 .net *"_s7", 6 0, L_0x55abc4382790;  1 drivers
v0x55abc42af5e0_0 .net "a", 7 0, v0x55abc4293e60_0;  1 drivers
v0x55abc42af1a0_0 .net "a_xor", 7 0, L_0x55abc43825e0;  1 drivers
v0x55abc42aed30_0 .net "aux1", 0 0, L_0x55abc4382e30;  1 drivers
v0x55abc42ad8e0_0 .net "aux2", 0 0, L_0x55abc4383430;  1 drivers
v0x55abc42ad980_0 .net "aux3", 0 0, L_0x55abc43839f0;  1 drivers
v0x55abc42ad4a0_0 .net "aux4", 0 0, L_0x55abc4383f50;  1 drivers
v0x55abc42ad060_0 .net "aux5", 0 0, L_0x55abc4384530;  1 drivers
v0x55abc42acbf0_0 .net "aux6", 0 0, L_0x55abc4384b60;  1 drivers
v0x55abc42ab7a0_0 .net "aux_xor", 7 0, L_0x7f1903558848;  1 drivers
v0x55abc42ab840_0 .net "b", 7 0, L_0x7f1903558728;  alias, 1 drivers
v0x55abc42ab360_0 .net "ci", 0 0, L_0x7f1903558770;  alias, 1 drivers
v0x55abc42ab400_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc42aaf20_0 .net "complement1_finish", 0 0, L_0x55abc4382970;  alias, 1 drivers
v0x55abc42aafc0_0 .net "complement1_sel", 0 0, v0x55abc429fff0_0;  alias, 1 drivers
v0x55abc42aaab0_0 .var "counter", 3 0;
v0x55abc42aab50_0 .net "done", 0 0, L_0x55abc4382a10;  1 drivers
v0x55abc42a9660_0 .net "rst", 0 0, v0x55abc434db70_0;  alias, 1 drivers
v0x55abc42a9720_0 .var "sum", 7 0;
v0x55abc42a9220_0 .net "sum_aux", 7 0, L_0x55abc4389450;  1 drivers
v0x55abc42a8de0_0 .net "sum_aux_v2", 7 0, L_0x55abc4382830;  1 drivers
E_0x55abc4338430 .event posedge, v0x55abc42ab400_0;
L_0x55abc43826f0 .part v0x55abc4293e60_0, 7, 1;
L_0x55abc4382790 .part L_0x55abc4389450, 0, 7;
L_0x55abc4382830 .concat [ 7 1 0 0], L_0x55abc4382790, L_0x55abc43826f0;
L_0x55abc4382970 .cmp/eq 4, v0x55abc42aaab0_0, L_0x7f1903558890;
L_0x55abc4382a10 .cmp/eq 4, v0x55abc42aaab0_0, L_0x7f19035588d8;
L_0x55abc4382f40 .part L_0x55abc43825e0, 0, 1;
L_0x55abc4383030 .part L_0x7f1903558728, 0, 1;
L_0x55abc4383540 .part L_0x55abc43825e0, 1, 1;
L_0x55abc4383630 .part L_0x7f1903558728, 1, 1;
L_0x55abc4383b00 .part L_0x55abc43825e0, 2, 1;
L_0x55abc4383c30 .part L_0x7f1903558728, 2, 1;
L_0x55abc4384060 .part L_0x55abc43825e0, 3, 1;
L_0x55abc4384170 .part L_0x7f1903558728, 3, 1;
L_0x55abc4384640 .part L_0x55abc43825e0, 4, 1;
L_0x55abc4384760 .part L_0x7f1903558728, 4, 1;
L_0x55abc4384c70 .part L_0x55abc43825e0, 5, 1;
L_0x55abc4384da0 .part L_0x7f1903558728, 5, 1;
L_0x55abc43852a0 .part L_0x55abc43825e0, 6, 1;
L_0x55abc43854f0 .part L_0x7f1903558728, 6, 1;
LS_0x55abc4389450_0_0 .concat [ 1 1 1 1], L_0x55abc4382d90, L_0x55abc4383390, L_0x55abc4383950, L_0x55abc4383eb0;
LS_0x55abc4389450_0_4 .concat [ 1 1 1 1], L_0x55abc4384490, L_0x55abc4384ac0, L_0x55abc43850f0, o0x7f19035a1c98;
L_0x55abc4389450 .concat [ 4 4 0 0], LS_0x55abc4389450_0_0, LS_0x55abc4389450_0_4;
S_0x55abc43325a0 .scope module, "adder0" "full_adder" 8 35, 9 3 0, S_0x55abc432f4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4382b50 .functor XOR 1, L_0x55abc4382f40, L_0x55abc4383030, C4<0>, C4<0>;
L_0x55abc4382bc0 .functor AND 1, L_0x55abc4382b50, L_0x7f1903558770, C4<1>, C4<1>;
L_0x55abc4382c80 .functor AND 1, L_0x55abc4382f40, L_0x55abc4383030, C4<1>, C4<1>;
L_0x55abc4382d90 .functor XOR 1, L_0x55abc4382b50, L_0x7f1903558770, C4<0>, C4<0>;
L_0x55abc4382e30 .functor OR 1, L_0x55abc4382bc0, L_0x55abc4382c80, C4<0>, C4<0>;
v0x55abc42ee350_0 .net "a", 0 0, L_0x55abc4382f40;  1 drivers
v0x55abc42e5830_0 .net "b", 0 0, L_0x55abc4383030;  1 drivers
v0x55abc42e36f0_0 .net "ci", 0 0, L_0x7f1903558770;  alias, 1 drivers
v0x55abc42e3790_0 .net "co", 0 0, L_0x55abc4382e30;  alias, 1 drivers
v0x55abc42e15b0_0 .net "out_and1", 0 0, L_0x55abc4382bc0;  1 drivers
v0x55abc42df470_0 .net "out_and2", 0 0, L_0x55abc4382c80;  1 drivers
v0x55abc42dd330_0 .net "out_xor", 0 0, L_0x55abc4382b50;  1 drivers
v0x55abc42db1f0_0 .net "sum", 0 0, L_0x55abc4382d90;  1 drivers
S_0x55abc43310a0 .scope module, "adder1" "full_adder" 8 45, 9 3 0, S_0x55abc432f4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4383160 .functor XOR 1, L_0x55abc4383540, L_0x55abc4383630, C4<0>, C4<0>;
L_0x55abc43831d0 .functor AND 1, L_0x55abc4383160, L_0x55abc4382e30, C4<1>, C4<1>;
L_0x55abc43832d0 .functor AND 1, L_0x55abc4383540, L_0x55abc4383630, C4<1>, C4<1>;
L_0x55abc4383390 .functor XOR 1, L_0x55abc4383160, L_0x55abc4382e30, C4<0>, C4<0>;
L_0x55abc4383430 .functor OR 1, L_0x55abc43831d0, L_0x55abc43832d0, C4<0>, C4<0>;
v0x55abc42d5710_0 .net "a", 0 0, L_0x55abc4383540;  1 drivers
v0x55abc42d35d0_0 .net "b", 0 0, L_0x55abc4383630;  1 drivers
v0x55abc42d1490_0 .net "ci", 0 0, L_0x55abc4382e30;  alias, 1 drivers
v0x55abc42d1530_0 .net "co", 0 0, L_0x55abc4383430;  alias, 1 drivers
v0x55abc42cf350_0 .net "out_and1", 0 0, L_0x55abc43831d0;  1 drivers
v0x55abc42cd210_0 .net "out_and2", 0 0, L_0x55abc43832d0;  1 drivers
v0x55abc42cb0d0_0 .net "out_xor", 0 0, L_0x55abc4383160;  1 drivers
v0x55abc4271680_0 .net "sum", 0 0, L_0x55abc4383390;  1 drivers
S_0x55abc43309a0 .scope module, "adder2" "full_adder" 8 55, 9 3 0, S_0x55abc432f4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc43836d0 .functor XOR 1, L_0x55abc4383b00, L_0x55abc4383c30, C4<0>, C4<0>;
L_0x55abc4383740 .functor AND 1, L_0x55abc43836d0, L_0x55abc4383430, C4<1>, C4<1>;
L_0x55abc4383890 .functor AND 1, L_0x55abc4383b00, L_0x55abc4383c30, C4<1>, C4<1>;
L_0x55abc4383950 .functor XOR 1, L_0x55abc43836d0, L_0x55abc4383430, C4<0>, C4<0>;
L_0x55abc43839f0 .functor OR 1, L_0x55abc4383740, L_0x55abc4383890, C4<0>, C4<0>;
v0x55abc426f540_0 .net "a", 0 0, L_0x55abc4383b00;  1 drivers
v0x55abc426d400_0 .net "b", 0 0, L_0x55abc4383c30;  1 drivers
v0x55abc426b2c0_0 .net "ci", 0 0, L_0x55abc4383430;  alias, 1 drivers
v0x55abc4269180_0 .net "co", 0 0, L_0x55abc43839f0;  alias, 1 drivers
v0x55abc4269220_0 .net "out_and1", 0 0, L_0x55abc4383740;  1 drivers
v0x55abc4267040_0 .net "out_and2", 0 0, L_0x55abc4383890;  1 drivers
v0x55abc4264f00_0 .net "out_xor", 0 0, L_0x55abc43836d0;  1 drivers
v0x55abc424f210_0 .net "sum", 0 0, L_0x55abc4383950;  1 drivers
S_0x55abc42323b0 .scope module, "adder3" "full_adder" 8 65, 9 3 0, S_0x55abc432f4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4383cd0 .functor XOR 1, L_0x55abc4384060, L_0x55abc4384170, C4<0>, C4<0>;
L_0x55abc4383d40 .functor AND 1, L_0x55abc4383cd0, L_0x55abc43839f0, C4<1>, C4<1>;
L_0x55abc4383e40 .functor AND 1, L_0x55abc4384060, L_0x55abc4384170, C4<1>, C4<1>;
L_0x55abc4383eb0 .functor XOR 1, L_0x55abc4383cd0, L_0x55abc43839f0, C4<0>, C4<0>;
L_0x55abc4383f50 .functor OR 1, L_0x55abc4383d40, L_0x55abc4383e40, C4<0>, C4<0>;
v0x55abc424d0d0_0 .net "a", 0 0, L_0x55abc4384060;  1 drivers
v0x55abc424af90_0 .net "b", 0 0, L_0x55abc4384170;  1 drivers
v0x55abc4248e50_0 .net "ci", 0 0, L_0x55abc43839f0;  alias, 1 drivers
v0x55abc4246d10_0 .net "co", 0 0, L_0x55abc4383f50;  alias, 1 drivers
v0x55abc4246db0_0 .net "out_and1", 0 0, L_0x55abc4383d40;  1 drivers
v0x55abc4244bd0_0 .net "out_and2", 0 0, L_0x55abc4383e40;  1 drivers
v0x55abc4242a90_0 .net "out_xor", 0 0, L_0x55abc4383cd0;  1 drivers
v0x55abc4327ef0_0 .net "sum", 0 0, L_0x55abc4383eb0;  1 drivers
S_0x55abc4232060 .scope module, "adder4" "full_adder" 8 75, 9 3 0, S_0x55abc432f4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4384210 .functor XOR 1, L_0x55abc4384640, L_0x55abc4384760, C4<0>, C4<0>;
L_0x55abc4384280 .functor AND 1, L_0x55abc4384210, L_0x55abc4383f50, C4<1>, C4<1>;
L_0x55abc43843d0 .functor AND 1, L_0x55abc4384640, L_0x55abc4384760, C4<1>, C4<1>;
L_0x55abc4384490 .functor XOR 1, L_0x55abc4384210, L_0x55abc4383f50, C4<0>, C4<0>;
L_0x55abc4384530 .functor OR 1, L_0x55abc4384280, L_0x55abc43843d0, C4<0>, C4<0>;
v0x55abc4325db0_0 .net "a", 0 0, L_0x55abc4384640;  1 drivers
v0x55abc4323c70_0 .net "b", 0 0, L_0x55abc4384760;  1 drivers
v0x55abc4321b30_0 .net "ci", 0 0, L_0x55abc4383f50;  alias, 1 drivers
v0x55abc4321bd0_0 .net "co", 0 0, L_0x55abc4384530;  alias, 1 drivers
v0x55abc431f9f0_0 .net "out_and1", 0 0, L_0x55abc4384280;  1 drivers
v0x55abc431d8b0_0 .net "out_and2", 0 0, L_0x55abc43843d0;  1 drivers
v0x55abc4315800_0 .net "out_xor", 0 0, L_0x55abc4384210;  1 drivers
v0x55abc43136c0_0 .net "sum", 0 0, L_0x55abc4384490;  1 drivers
S_0x55abc42e9940 .scope module, "adder5" "full_adder" 8 85, 9 3 0, S_0x55abc432f4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4384100 .functor XOR 1, L_0x55abc4384c70, L_0x55abc4384da0, C4<0>, C4<0>;
L_0x55abc4384910 .functor AND 1, L_0x55abc4384100, L_0x55abc4384530, C4<1>, C4<1>;
L_0x55abc4384a00 .functor AND 1, L_0x55abc4384c70, L_0x55abc4384da0, C4<1>, C4<1>;
L_0x55abc4384ac0 .functor XOR 1, L_0x55abc4384100, L_0x55abc4384530, C4<0>, C4<0>;
L_0x55abc4384b60 .functor OR 1, L_0x55abc4384910, L_0x55abc4384a00, C4<0>, C4<0>;
v0x55abc4311580_0 .net "a", 0 0, L_0x55abc4384c70;  1 drivers
v0x55abc430f440_0 .net "b", 0 0, L_0x55abc4384da0;  1 drivers
v0x55abc430d300_0 .net "ci", 0 0, L_0x55abc4384530;  alias, 1 drivers
v0x55abc430d3a0_0 .net "co", 0 0, L_0x55abc4384b60;  alias, 1 drivers
v0x55abc432e7c0_0 .net "out_and1", 0 0, L_0x55abc4384910;  1 drivers
v0x55abc4253000_0 .net "out_and2", 0 0, L_0x55abc4384a00;  1 drivers
v0x55abc42530c0_0 .net "out_xor", 0 0, L_0x55abc4384100;  1 drivers
v0x55abc432de90_0 .net "sum", 0 0, L_0x55abc4384ac0;  1 drivers
S_0x55abc4334fa0 .scope module, "adder6" "full_adder" 8 95, 9 3 0, S_0x55abc432f4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4384e40 .functor XOR 1, L_0x55abc43852a0, L_0x55abc43854f0, C4<0>, C4<0>;
L_0x55abc4384eb0 .functor AND 1, L_0x55abc4384e40, L_0x55abc4384b60, C4<1>, C4<1>;
L_0x55abc4385030 .functor AND 1, L_0x55abc43852a0, L_0x55abc43854f0, C4<1>, C4<1>;
L_0x55abc43850f0 .functor XOR 1, L_0x55abc4384e40, L_0x55abc4384b60, C4<0>, C4<0>;
L_0x55abc4385190 .functor OR 1, L_0x55abc4384eb0, L_0x55abc4385030, C4<0>, C4<0>;
v0x55abc432d900_0 .net "a", 0 0, L_0x55abc43852a0;  1 drivers
v0x55abc42bf540_0 .net "b", 0 0, L_0x55abc43854f0;  1 drivers
v0x55abc42bf600_0 .net "ci", 0 0, L_0x55abc4384b60;  alias, 1 drivers
v0x55abc429d2c0_0 .net "co", 0 0, L_0x55abc4385190;  1 drivers
v0x55abc429d360_0 .net "out_and1", 0 0, L_0x55abc4384eb0;  1 drivers
v0x55abc429d950_0 .net "out_and2", 0 0, L_0x55abc4385030;  1 drivers
v0x55abc429d9f0_0 .net "out_xor", 0 0, L_0x55abc4384e40;  1 drivers
v0x55abc42b1b60_0 .net "sum", 0 0, L_0x55abc43850f0;  1 drivers
S_0x55abc43333a0 .scope module, "complement_second_nr" "full_adder_8bits_XOR" 7 40, 8 3 0, S_0x55abc4333aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 8 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7f1903558920 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x55abc4385590 .functor XOR 8, v0x55abc42918d0_0, L_0x7f1903558920, C4<00000000>, C4<00000000>;
L_0x7f1903558968 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55abc42b2fb0_0 .net/2u *"_s10", 3 0, L_0x7f1903558968;  1 drivers
L_0x7f19035589b0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55abc42a1160_0 .net/2u *"_s14", 3 0, L_0x7f19035589b0;  1 drivers
v0x55abc42a0d20_0 .net *"_s5", 0 0, L_0x55abc43856a0;  1 drivers
o0x7f19035a3108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55abc42a0de0_0 name=_s64
v0x55abc42a08e0_0 .net *"_s7", 6 0, L_0x55abc4385740;  1 drivers
v0x55abc42a0470_0 .net "a", 7 0, v0x55abc42918d0_0;  1 drivers
v0x55abc429ef00_0 .net "a_xor", 7 0, L_0x55abc4385590;  1 drivers
v0x55abc429eac0_0 .net "aux1", 0 0, L_0x55abc4386050;  1 drivers
v0x55abc429e680_0 .net "aux2", 0 0, L_0x55abc4386580;  1 drivers
v0x55abc429e720_0 .net "aux3", 0 0, L_0x55abc4386ab0;  1 drivers
v0x55abc429e210_0 .net "aux4", 0 0, L_0x55abc4387000;  1 drivers
v0x55abc429dd70_0 .net "aux5", 0 0, L_0x55abc43875e0;  1 drivers
v0x55abc4276290_0 .net "aux6", 0 0, L_0x55abc4387b10;  1 drivers
v0x55abc4289ea0_0 .net "aux_xor", 7 0, L_0x7f1903558920;  1 drivers
v0x55abc4289f60_0 .net "b", 7 0, L_0x7f1903558728;  alias, 1 drivers
v0x55abc4289b60_0 .net "ci", 0 0, L_0x7f1903558770;  alias, 1 drivers
v0x55abc4289c00_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc429a5c0_0 .net "complement1_finish", 0 0, L_0x55abc4385980;  alias, 1 drivers
v0x55abc429a660_0 .net "complement1_sel", 0 0, v0x55abc429fff0_0;  alias, 1 drivers
v0x55abc429a180_0 .var "counter", 3 0;
v0x55abc429a220_0 .net "done", 0 0, L_0x55abc4385af0;  1 drivers
v0x55abc4299d10_0 .net "rst", 0 0, v0x55abc434db70_0;  alias, 1 drivers
v0x55abc4299db0_0 .var "sum", 7 0;
v0x55abc42988c0_0 .net "sum_aux", 7 0, L_0x55abc4385450;  1 drivers
v0x55abc4298480_0 .net "sum_aux_v2", 7 0, L_0x55abc4385810;  1 drivers
L_0x55abc43856a0 .part v0x55abc42918d0_0, 7, 1;
L_0x55abc4385740 .part L_0x55abc4385450, 0, 7;
L_0x55abc4385810 .concat [ 7 1 0 0], L_0x55abc4385740, L_0x55abc43856a0;
L_0x55abc4385980 .cmp/eq 4, v0x55abc429a180_0, L_0x7f1903558968;
L_0x55abc4385af0 .cmp/eq 4, v0x55abc429a180_0, L_0x7f19035589b0;
L_0x55abc4386160 .part L_0x55abc4385590, 0, 1;
L_0x55abc4386250 .part L_0x7f1903558728, 0, 1;
L_0x55abc4386690 .part L_0x55abc4385590, 1, 1;
L_0x55abc4386780 .part L_0x7f1903558728, 1, 1;
L_0x55abc4386bc0 .part L_0x55abc4385590, 2, 1;
L_0x55abc4386c60 .part L_0x7f1903558728, 2, 1;
L_0x55abc4387110 .part L_0x55abc4385590, 3, 1;
L_0x55abc4387220 .part L_0x7f1903558728, 3, 1;
L_0x55abc43876f0 .part L_0x55abc4385590, 4, 1;
L_0x55abc4387790 .part L_0x7f1903558728, 4, 1;
L_0x55abc4387c20 .part L_0x55abc4385590, 5, 1;
L_0x55abc4387d50 .part L_0x7f1903558728, 5, 1;
L_0x55abc43881e0 .part L_0x55abc4385590, 6, 1;
L_0x55abc4388320 .part L_0x7f1903558728, 6, 1;
LS_0x55abc4385450_0_0 .concat [ 1 1 1 1], L_0x55abc4385fb0, L_0x55abc43864e0, L_0x55abc4386a10, L_0x55abc4386f60;
LS_0x55abc4385450_0_4 .concat [ 1 1 1 1], L_0x55abc4387540, L_0x55abc4387a70, L_0x55abc4388100, o0x7f19035a3108;
L_0x55abc4385450 .concat [ 4 4 0 0], LS_0x55abc4385450_0_0, LS_0x55abc4385450_0_4;
S_0x55abc43348a0 .scope module, "adder0" "full_adder" 8 35, 9 3 0, S_0x55abc43333a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4385c30 .functor XOR 1, L_0x55abc4386160, L_0x55abc4386250, C4<0>, C4<0>;
L_0x55abc4385ca0 .functor AND 1, L_0x55abc4385c30, L_0x7f1903558770, C4<1>, C4<1>;
L_0x55abc4385ea0 .functor AND 1, L_0x55abc4386160, L_0x55abc4386250, C4<1>, C4<1>;
L_0x55abc4385fb0 .functor XOR 1, L_0x55abc4385c30, L_0x7f1903558770, C4<0>, C4<0>;
L_0x55abc4386050 .functor OR 1, L_0x55abc4385ca0, L_0x55abc4385ea0, C4<0>, C4<0>;
v0x55abc42a7520_0 .net "a", 0 0, L_0x55abc4386160;  1 drivers
v0x55abc42a70e0_0 .net "b", 0 0, L_0x55abc4386250;  1 drivers
v0x55abc42a71a0_0 .net "ci", 0 0, L_0x7f1903558770;  alias, 1 drivers
v0x55abc42a6ca0_0 .net "co", 0 0, L_0x55abc4386050;  alias, 1 drivers
v0x55abc42a6d40_0 .net "out_and1", 0 0, L_0x55abc4385ca0;  1 drivers
v0x55abc42a6830_0 .net "out_and2", 0 0, L_0x55abc4385ea0;  1 drivers
v0x55abc42a68f0_0 .net "out_xor", 0 0, L_0x55abc4385c30;  1 drivers
v0x55abc42a53e0_0 .net "sum", 0 0, L_0x55abc4385fb0;  1 drivers
S_0x55abc43341a0 .scope module, "adder1" "full_adder" 8 45, 9 3 0, S_0x55abc43333a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc43862f0 .functor XOR 1, L_0x55abc4386690, L_0x55abc4386780, C4<0>, C4<0>;
L_0x55abc4386360 .functor AND 1, L_0x55abc43862f0, L_0x55abc4386050, C4<1>, C4<1>;
L_0x55abc4386420 .functor AND 1, L_0x55abc4386690, L_0x55abc4386780, C4<1>, C4<1>;
L_0x55abc43864e0 .functor XOR 1, L_0x55abc43862f0, L_0x55abc4386050, C4<0>, C4<0>;
L_0x55abc4386580 .functor OR 1, L_0x55abc4386360, L_0x55abc4386420, C4<0>, C4<0>;
v0x55abc42a4fa0_0 .net "a", 0 0, L_0x55abc4386690;  1 drivers
v0x55abc42a5060_0 .net "b", 0 0, L_0x55abc4386780;  1 drivers
v0x55abc42a4b60_0 .net "ci", 0 0, L_0x55abc4386050;  alias, 1 drivers
v0x55abc42a4c00_0 .net "co", 0 0, L_0x55abc4386580;  alias, 1 drivers
v0x55abc42a46f0_0 .net "out_and1", 0 0, L_0x55abc4386360;  1 drivers
v0x55abc42a32a0_0 .net "out_and2", 0 0, L_0x55abc4386420;  1 drivers
v0x55abc42a3360_0 .net "out_xor", 0 0, L_0x55abc43862f0;  1 drivers
v0x55abc42a2e60_0 .net "sum", 0 0, L_0x55abc43864e0;  1 drivers
S_0x55abc42537c0 .scope module, "adder2" "full_adder" 8 55, 9 3 0, S_0x55abc43333a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4386820 .functor XOR 1, L_0x55abc4386bc0, L_0x55abc4386c60, C4<0>, C4<0>;
L_0x55abc4386890 .functor AND 1, L_0x55abc4386820, L_0x55abc4386580, C4<1>, C4<1>;
L_0x55abc4386950 .functor AND 1, L_0x55abc4386bc0, L_0x55abc4386c60, C4<1>, C4<1>;
L_0x55abc4386a10 .functor XOR 1, L_0x55abc4386820, L_0x55abc4386580, C4<0>, C4<0>;
L_0x55abc4386ab0 .functor OR 1, L_0x55abc4386890, L_0x55abc4386950, C4<0>, C4<0>;
v0x55abc42a2a20_0 .net "a", 0 0, L_0x55abc4386bc0;  1 drivers
v0x55abc42a2ac0_0 .net "b", 0 0, L_0x55abc4386c60;  1 drivers
v0x55abc42a25b0_0 .net "ci", 0 0, L_0x55abc4386580;  alias, 1 drivers
v0x55abc42be2e0_0 .net "co", 0 0, L_0x55abc4386ab0;  alias, 1 drivers
v0x55abc42be380_0 .net "out_and1", 0 0, L_0x55abc4386890;  1 drivers
v0x55abc42bdea0_0 .net "out_and2", 0 0, L_0x55abc4386950;  1 drivers
v0x55abc42bdf40_0 .net "out_xor", 0 0, L_0x55abc4386820;  1 drivers
v0x55abc42bda60_0 .net "sum", 0 0, L_0x55abc4386a10;  1 drivers
S_0x55abc42bced0 .scope module, "adder3" "full_adder" 8 65, 9 3 0, S_0x55abc43333a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4386d00 .functor XOR 1, L_0x55abc4387110, L_0x55abc4387220, C4<0>, C4<0>;
L_0x55abc4386d70 .functor AND 1, L_0x55abc4386d00, L_0x55abc4386ab0, C4<1>, C4<1>;
L_0x55abc4386ea0 .functor AND 1, L_0x55abc4387110, L_0x55abc4387220, C4<1>, C4<1>;
L_0x55abc4386f60 .functor XOR 1, L_0x55abc4386d00, L_0x55abc4386ab0, C4<0>, C4<0>;
L_0x55abc4387000 .functor OR 1, L_0x55abc4386d70, L_0x55abc4386ea0, C4<0>, C4<0>;
v0x55abc42bd5f0_0 .net "a", 0 0, L_0x55abc4387110;  1 drivers
v0x55abc42bc1a0_0 .net "b", 0 0, L_0x55abc4387220;  1 drivers
v0x55abc42bc260_0 .net "ci", 0 0, L_0x55abc4386ab0;  alias, 1 drivers
v0x55abc42bbd60_0 .net "co", 0 0, L_0x55abc4387000;  alias, 1 drivers
v0x55abc42bbe00_0 .net "out_and1", 0 0, L_0x55abc4386d70;  1 drivers
v0x55abc42bb920_0 .net "out_and2", 0 0, L_0x55abc4386ea0;  1 drivers
v0x55abc42bb9c0_0 .net "out_xor", 0 0, L_0x55abc4386d00;  1 drivers
v0x55abc42bb4b0_0 .net "sum", 0 0, L_0x55abc4386f60;  1 drivers
S_0x55abc42230a0 .scope module, "adder4" "full_adder" 8 75, 9 3 0, S_0x55abc43333a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc43872c0 .functor XOR 1, L_0x55abc43876f0, L_0x55abc4387790, C4<0>, C4<0>;
L_0x55abc4387330 .functor AND 1, L_0x55abc43872c0, L_0x55abc4387000, C4<1>, C4<1>;
L_0x55abc4387480 .functor AND 1, L_0x55abc43876f0, L_0x55abc4387790, C4<1>, C4<1>;
L_0x55abc4387540 .functor XOR 1, L_0x55abc43872c0, L_0x55abc4387000, C4<0>, C4<0>;
L_0x55abc43875e0 .functor OR 1, L_0x55abc4387330, L_0x55abc4387480, C4<0>, C4<0>;
v0x55abc42ba060_0 .net "a", 0 0, L_0x55abc43876f0;  1 drivers
v0x55abc42ba120_0 .net "b", 0 0, L_0x55abc4387790;  1 drivers
v0x55abc42b9c20_0 .net "ci", 0 0, L_0x55abc4387000;  alias, 1 drivers
v0x55abc42b9cc0_0 .net "co", 0 0, L_0x55abc43875e0;  alias, 1 drivers
v0x55abc42b97e0_0 .net "out_and1", 0 0, L_0x55abc4387330;  1 drivers
v0x55abc42b9370_0 .net "out_and2", 0 0, L_0x55abc4387480;  1 drivers
v0x55abc42b9430_0 .net "out_xor", 0 0, L_0x55abc43872c0;  1 drivers
v0x55abc42b7f20_0 .net "sum", 0 0, L_0x55abc4387540;  1 drivers
S_0x55abc4223420 .scope module, "adder5" "full_adder" 8 85, 9 3 0, S_0x55abc43333a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc43871b0 .functor XOR 1, L_0x55abc4387c20, L_0x55abc4387d50, C4<0>, C4<0>;
L_0x55abc4387830 .functor AND 1, L_0x55abc43871b0, L_0x55abc43875e0, C4<1>, C4<1>;
L_0x55abc43879b0 .functor AND 1, L_0x55abc4387c20, L_0x55abc4387d50, C4<1>, C4<1>;
L_0x55abc4387a70 .functor XOR 1, L_0x55abc43871b0, L_0x55abc43875e0, C4<0>, C4<0>;
L_0x55abc4387b10 .functor OR 1, L_0x55abc4387830, L_0x55abc43879b0, C4<0>, C4<0>;
v0x55abc42b7ae0_0 .net "a", 0 0, L_0x55abc4387c20;  1 drivers
v0x55abc42b7ba0_0 .net "b", 0 0, L_0x55abc4387d50;  1 drivers
v0x55abc42b76a0_0 .net "ci", 0 0, L_0x55abc43875e0;  alias, 1 drivers
v0x55abc42b7230_0 .net "co", 0 0, L_0x55abc4387b10;  alias, 1 drivers
v0x55abc42b72d0_0 .net "out_and1", 0 0, L_0x55abc4387830;  1 drivers
v0x55abc42b5de0_0 .net "out_and2", 0 0, L_0x55abc43879b0;  1 drivers
v0x55abc42b5e80_0 .net "out_xor", 0 0, L_0x55abc43871b0;  1 drivers
v0x55abc42b59a0_0 .net "sum", 0 0, L_0x55abc4387a70;  1 drivers
S_0x55abc4304b20 .scope module, "adder6" "full_adder" 8 95, 9 3 0, S_0x55abc43333a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc42b3090 .functor XOR 1, L_0x55abc43881e0, L_0x55abc4388320, C4<0>, C4<0>;
L_0x55abc43846e0 .functor AND 1, L_0x55abc42b3090, L_0x55abc4387b10, C4<1>, C4<1>;
L_0x55abc4388090 .functor AND 1, L_0x55abc43881e0, L_0x55abc4388320, C4<1>, C4<1>;
L_0x55abc4388100 .functor XOR 1, L_0x55abc42b3090, L_0x55abc4387b10, C4<0>, C4<0>;
L_0x55abc4388170 .functor OR 1, L_0x55abc43846e0, L_0x55abc4388090, C4<0>, C4<0>;
v0x55abc42b5560_0 .net "a", 0 0, L_0x55abc43881e0;  1 drivers
v0x55abc42b50f0_0 .net "b", 0 0, L_0x55abc4388320;  1 drivers
v0x55abc42b51b0_0 .net "ci", 0 0, L_0x55abc4387b10;  alias, 1 drivers
v0x55abc42b3ca0_0 .net "co", 0 0, L_0x55abc4388170;  1 drivers
v0x55abc42b3d40_0 .net "out_and1", 0 0, L_0x55abc43846e0;  1 drivers
v0x55abc42b3860_0 .net "out_and2", 0 0, L_0x55abc4388090;  1 drivers
v0x55abc42b3900_0 .net "out_xor", 0 0, L_0x55abc42b3090;  1 drivers
v0x55abc42b3420_0 .net "sum", 0 0, L_0x55abc4388100;  1 drivers
S_0x55abc432e3e0 .scope module, "controller" "xctrl" 5 88, 10 7 0, S_0x55abc432fba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 9 "pc";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /OUTPUT 1 "mem_sel";
    .port_info 5 /OUTPUT 1 "mem_we";
    .port_info 6 /OUTPUT 10 "mem_addr";
    .port_info 7 /INPUT 32 "mem_data_from";
    .port_info 8 /OUTPUT 32 "mem_data_to";
L_0x55abc4252ac0 .functor OR 1, L_0x55abc435deb0, L_0x55abc435e130, C4<0>, C4<0>;
L_0x55abc4227e40 .functor OR 1, L_0x55abc435e450, L_0x55abc435e670, C4<0>, C4<0>;
L_0x55abc42286e0 .functor OR 1, L_0x55abc4252ac0, L_0x55abc4227e40, C4<0>, C4<0>;
L_0x55abc4227a60 .functor OR 1, L_0x55abc435eac0, L_0x55abc435ecb0, C4<0>, C4<0>;
L_0x55abc435edf0 .functor OR 1, L_0x55abc435eff0, L_0x55abc435f3b0, C4<0>, C4<0>;
L_0x55abc4229720 .functor OR 1, L_0x55abc435f820, L_0x55abc435faf0, C4<0>, C4<0>;
L_0x55abc432b340 .functor OR 1, L_0x55abc4229720, L_0x55abc435fe10, C4<0>, C4<0>;
L_0x55abc416c0e0 .functor OR 1, L_0x55abc43601a0, L_0x55abc43604a0, C4<0>, C4<0>;
L_0x55abc4360ad0 .functor AND 1, L_0x55abc432b340, L_0x55abc43608a0, C4<1>, C4<1>;
L_0x55abc4360be0 .functor OR 1, L_0x55abc4360ad0, L_0x55abc416c0e0, C4<0>, C4<0>;
L_0x55abc4360d50 .functor OR 1, L_0x55abc435edf0, L_0x55abc416c0e0, C4<0>, C4<0>;
L_0x55abc4360dc0 .functor OR 1, L_0x55abc4360d50, L_0x55abc432b340, C4<0>, C4<0>;
L_0x55abc4360ef0 .functor OR 1, L_0x55abc4252ac0, L_0x55abc435edf0, C4<0>, C4<0>;
L_0x55abc43615d0 .functor OR 1, L_0x55abc4361050, L_0x55abc4361380, C4<0>, C4<0>;
L_0x55abc4360e80 .functor OR 1, L_0x55abc43615d0, L_0x55abc4361850, C4<0>, C4<0>;
L_0x55abc4361990 .functor OR 1, L_0x55abc4360e80, L_0x55abc4361c40, C4<0>, C4<0>;
L_0x55abc4362fd0 .functor OR 1, L_0x55abc4227a60, L_0x55abc4227e40, C4<0>, C4<0>;
L_0x55abc4363090 .functor OR 1, L_0x55abc4362fd0, L_0x55abc4360be0, C4<0>, C4<0>;
L_0x55abc4363600 .functor AND 1, L_0x55abc4363090, L_0x55abc43634c0, C4<1>, C4<1>;
L_0x55abc4363a90 .functor AND 1, L_0x55abc4363600, L_0x55abc4363950, C4<1>, C4<1>;
L_0x55abc4363c50 .functor BUFZ 1, L_0x55abc4227a60, C4<0>, C4<0>, C4<0>;
L_0x55abc4363cc0 .functor BUFZ 32, v0x55abc42e1a30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55abc4363df0 .functor AND 32, v0x55abc42e1a30_0, v0x55abc42e2380_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55abc4363e60 .functor XOR 32, v0x55abc42e1a30_0, v0x55abc42e2380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55abc428fb40_0 .net *"_s0", 31 0, L_0x55abc434dd90;  1 drivers
v0x55abc428f6d0_0 .net *"_s102", 31 0, L_0x55abc43600b0;  1 drivers
L_0x7f1903557648 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc428e280_0 .net *"_s105", 27 0, L_0x7f1903557648;  1 drivers
L_0x7f1903557690 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55abc428e340_0 .net/2u *"_s106", 31 0, L_0x7f1903557690;  1 drivers
v0x55abc428de40_0 .net *"_s108", 0 0, L_0x55abc43601a0;  1 drivers
L_0x7f19035570a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc428da00_0 .net *"_s11", 27 0, L_0x7f19035570a8;  1 drivers
v0x55abc428d590_0 .net *"_s110", 31 0, L_0x55abc43603b0;  1 drivers
L_0x7f19035576d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc428c0e0_0 .net *"_s113", 27 0, L_0x7f19035576d8;  1 drivers
L_0x7f1903557720 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x55abc428bca0_0 .net/2u *"_s114", 31 0, L_0x7f1903557720;  1 drivers
v0x55abc428b860_0 .net *"_s116", 0 0, L_0x55abc43604a0;  1 drivers
L_0x7f19035570f0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55abc428b920_0 .net/2u *"_s12", 31 0, L_0x7f19035570f0;  1 drivers
v0x55abc428b3f0_0 .net *"_s120", 31 0, L_0x55abc43607b0;  1 drivers
L_0x7f1903557768 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc428af50_0 .net *"_s123", 27 0, L_0x7f1903557768;  1 drivers
L_0x7f19035577b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc4276c70_0 .net/2u *"_s124", 31 0, L_0x7f19035577b0;  1 drivers
v0x55abc42768e0_0 .net *"_s126", 0 0, L_0x55abc43608a0;  1 drivers
v0x55abc42769a0_0 .net *"_s128", 0 0, L_0x55abc4360ad0;  1 drivers
v0x55abc42765c0_0 .net *"_s132", 0 0, L_0x55abc4360d50;  1 drivers
v0x55abc4276660_0 .net *"_s138", 31 0, L_0x55abc4360f60;  1 drivers
v0x55abc4287430_0 .net *"_s14", 0 0, L_0x55abc435e130;  1 drivers
L_0x7f19035577f8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc42874f0_0 .net *"_s141", 27 0, L_0x7f19035577f8;  1 drivers
L_0x7f1903557840 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x55abc4286ff0_0 .net/2u *"_s142", 31 0, L_0x7f1903557840;  1 drivers
v0x55abc42870b0_0 .net *"_s144", 0 0, L_0x55abc4361050;  1 drivers
v0x55abc4286b80_0 .net *"_s146", 31 0, L_0x55abc4361290;  1 drivers
L_0x7f1903557888 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc4285730_0 .net *"_s149", 27 0, L_0x7f1903557888;  1 drivers
L_0x7f19035578d0 .functor BUFT 1, C4<00000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0x55abc42852f0_0 .net/2u *"_s150", 31 0, L_0x7f19035578d0;  1 drivers
v0x55abc4284eb0_0 .net *"_s152", 0 0, L_0x55abc4361380;  1 drivers
v0x55abc4284f70_0 .net *"_s154", 0 0, L_0x55abc43615d0;  1 drivers
v0x55abc4284a40_0 .net *"_s156", 31 0, L_0x55abc4361760;  1 drivers
L_0x7f1903557918 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc42835f0_0 .net *"_s159", 27 0, L_0x7f1903557918;  1 drivers
L_0x7f1903557960 .functor BUFT 1, C4<00000000000000000000000000001101>, C4<0>, C4<0>, C4<0>;
v0x55abc42831b0_0 .net/2u *"_s160", 31 0, L_0x7f1903557960;  1 drivers
v0x55abc4282d70_0 .net *"_s162", 0 0, L_0x55abc4361850;  1 drivers
v0x55abc4282e30_0 .net *"_s164", 0 0, L_0x55abc4360e80;  1 drivers
v0x55abc4282900_0 .net *"_s166", 31 0, L_0x55abc4361b50;  1 drivers
L_0x7f19035579a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc42829c0_0 .net *"_s169", 27 0, L_0x7f19035579a8;  1 drivers
L_0x7f19035579f0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55abc42814b0_0 .net/2u *"_s170", 31 0, L_0x7f19035579f0;  1 drivers
v0x55abc4281070_0 .net *"_s172", 0 0, L_0x55abc4361c40;  1 drivers
v0x55abc4281130_0 .net *"_s178", 31 0, L_0x55abc4361fe0;  1 drivers
v0x55abc4280c30_0 .net *"_s18", 31 0, L_0x55abc435e310;  1 drivers
L_0x7f1903557a38 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc42807c0_0 .net *"_s181", 27 0, L_0x7f1903557a38;  1 drivers
L_0x7f1903557a80 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55abc427f370_0 .net/2u *"_s182", 31 0, L_0x7f1903557a80;  1 drivers
v0x55abc427ef30_0 .net *"_s184", 0 0, L_0x55abc4362210;  1 drivers
v0x55abc427eff0_0 .net *"_s187", 15 0, L_0x55abc4362350;  1 drivers
v0x55abc427eaf0_0 .net *"_s189", 15 0, L_0x55abc4362540;  1 drivers
v0x55abc427e680_0 .net *"_s190", 31 0, L_0x55abc43625e0;  1 drivers
v0x55abc427d230_0 .net *"_s193", 0 0, L_0x55abc4362830;  1 drivers
v0x55abc427cdf0_0 .net *"_s194", 3 0, L_0x55abc43628d0;  1 drivers
v0x55abc427c9b0_0 .net *"_s197", 27 0, L_0x55abc4362b30;  1 drivers
v0x55abc427c540_0 .net *"_s198", 31 0, L_0x55abc4362bd0;  1 drivers
v0x55abc427b0f0_0 .net *"_s202", 0 0, L_0x55abc4362fd0;  1 drivers
v0x55abc427acb0_0 .net *"_s204", 0 0, L_0x55abc4363090;  1 drivers
v0x55abc427a870_0 .net *"_s206", 31 0, L_0x55abc4363240;  1 drivers
L_0x7f1903557ac8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc427a400_0 .net *"_s209", 21 0, L_0x7f1903557ac8;  1 drivers
L_0x7f1903557138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc4278f50_0 .net *"_s21", 27 0, L_0x7f1903557138;  1 drivers
L_0x7f1903557b10 .functor BUFT 1, C4<00000000000000000000001000010000>, C4<0>, C4<0>, C4<0>;
v0x55abc4278b10_0 .net/2u *"_s210", 31 0, L_0x7f1903557b10;  1 drivers
v0x55abc42786d0_0 .net *"_s212", 0 0, L_0x55abc43634c0;  1 drivers
v0x55abc4278790_0 .net *"_s214", 0 0, L_0x55abc4363600;  1 drivers
v0x55abc4278260_0 .net *"_s216", 31 0, L_0x55abc4363710;  1 drivers
L_0x7f1903557b58 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc4278320_0 .net *"_s219", 21 0, L_0x7f1903557b58;  1 drivers
L_0x7f1903557180 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x55abc4277dc0_0 .net/2u *"_s22", 31 0, L_0x7f1903557180;  1 drivers
L_0x7f1903557ba0 .functor BUFT 1, C4<00000000000000000000001000010001>, C4<0>, C4<0>, C4<0>;
v0x55abc42e9400_0 .net/2u *"_s220", 31 0, L_0x7f1903557ba0;  1 drivers
v0x55abc42ebc10_0 .net *"_s222", 0 0, L_0x55abc4363950;  1 drivers
v0x55abc42ebcd0_0 .net *"_s24", 0 0, L_0x55abc435e450;  1 drivers
v0x55abc42f9b00_0 .net *"_s26", 31 0, L_0x55abc435e5d0;  1 drivers
L_0x7f19035571c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc42f9bc0_0 .net *"_s29", 27 0, L_0x7f19035571c8;  1 drivers
L_0x7f1903557018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc42f96c0_0 .net *"_s3", 27 0, L_0x7f1903557018;  1 drivers
L_0x7f1903557210 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x55abc42f9760_0 .net/2u *"_s30", 31 0, L_0x7f1903557210;  1 drivers
v0x55abc42f9280_0 .net *"_s32", 0 0, L_0x55abc435e670;  1 drivers
v0x55abc42f9340_0 .net *"_s38", 31 0, L_0x55abc435e940;  1 drivers
L_0x7f1903557060 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x55abc42f8e10_0 .net/2u *"_s4", 31 0, L_0x7f1903557060;  1 drivers
L_0x7f1903557258 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc42f8ed0_0 .net *"_s41", 27 0, L_0x7f1903557258;  1 drivers
L_0x7f19035572a0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x55abc42f79c0_0 .net/2u *"_s42", 31 0, L_0x7f19035572a0;  1 drivers
v0x55abc42f7580_0 .net *"_s44", 0 0, L_0x55abc435eac0;  1 drivers
v0x55abc42f7640_0 .net *"_s46", 31 0, L_0x55abc435ec10;  1 drivers
L_0x7f19035572e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc42f7140_0 .net *"_s49", 27 0, L_0x7f19035572e8;  1 drivers
L_0x7f1903557330 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0x55abc42f6cd0_0 .net/2u *"_s50", 31 0, L_0x7f1903557330;  1 drivers
v0x55abc42f5880_0 .net *"_s52", 0 0, L_0x55abc435ecb0;  1 drivers
v0x55abc42f5940_0 .net *"_s56", 31 0, L_0x55abc435ef00;  1 drivers
L_0x7f1903557378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc42f5440_0 .net *"_s59", 27 0, L_0x7f1903557378;  1 drivers
v0x55abc42f5000_0 .net *"_s6", 0 0, L_0x55abc435deb0;  1 drivers
L_0x7f19035573c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc42f50c0_0 .net/2u *"_s60", 31 0, L_0x7f19035573c0;  1 drivers
v0x55abc42f4b90_0 .net *"_s62", 0 0, L_0x55abc435eff0;  1 drivers
v0x55abc42f4c50_0 .net *"_s64", 31 0, L_0x55abc435f1b0;  1 drivers
L_0x7f1903557408 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc42f3740_0 .net *"_s67", 27 0, L_0x7f1903557408;  1 drivers
L_0x7f1903557450 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55abc42f3300_0 .net/2u *"_s68", 31 0, L_0x7f1903557450;  1 drivers
v0x55abc42f2ec0_0 .net *"_s70", 0 0, L_0x55abc435f3b0;  1 drivers
v0x55abc42f2f80_0 .net *"_s74", 31 0, L_0x55abc435f620;  1 drivers
L_0x7f1903557498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc42f2a50_0 .net *"_s77", 27 0, L_0x7f1903557498;  1 drivers
L_0x7f19035574e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc42f1600_0 .net/2u *"_s78", 31 0, L_0x7f19035574e0;  1 drivers
v0x55abc42f11c0_0 .net *"_s8", 31 0, L_0x55abc435dff0;  1 drivers
v0x55abc42f0d80_0 .net *"_s80", 0 0, L_0x55abc435f820;  1 drivers
v0x55abc42f0e40_0 .net *"_s82", 31 0, L_0x55abc435fa00;  1 drivers
L_0x7f1903557528 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc42f0910_0 .net *"_s85", 27 0, L_0x7f1903557528;  1 drivers
L_0x7f1903557570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55abc42ef4c0_0 .net/2u *"_s86", 31 0, L_0x7f1903557570;  1 drivers
v0x55abc42ef080_0 .net *"_s88", 0 0, L_0x55abc435faf0;  1 drivers
v0x55abc42ef140_0 .net *"_s90", 0 0, L_0x55abc4229720;  1 drivers
v0x55abc42eec40_0 .net *"_s92", 31 0, L_0x55abc435f960;  1 drivers
L_0x7f19035575b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc42eed00_0 .net *"_s95", 27 0, L_0x7f19035575b8;  1 drivers
L_0x7f1903557600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55abc42ee7d0_0 .net/2u *"_s96", 31 0, L_0x7f1903557600;  1 drivers
v0x55abc42ed260_0 .net *"_s98", 0 0, L_0x55abc435fe10;  1 drivers
v0x55abc42ed320_0 .var "adder_res", 31 0;
v0x55abc42ece20_0 .net "alu_arith_ops", 0 0, L_0x55abc432b340;  1 drivers
v0x55abc42ecee0_0 .var "alu_carry", 0 0;
v0x55abc42ec9e0_0 .net "alu_imm_ops", 0 0, L_0x55abc435edf0;  1 drivers
v0x55abc42ecaa0_0 .net "alu_logic_ops", 0 0, L_0x55abc416c0e0;  1 drivers
v0x55abc42ec570_0 .net "alu_mem_ops", 0 0, L_0x55abc4360be0;  1 drivers
v0x55abc42ec630_0 .var "alu_negative", 0 0;
v0x55abc42ec0d0_0 .net "alu_ops", 0 0, L_0x55abc4360dc0;  1 drivers
v0x55abc42ec170_0 .var "alu_overflow", 0 0;
v0x55abc42c82b0_0 .var "alu_result", 31 0;
v0x55abc42d8d30_0 .net "and_res", 31 0, L_0x55abc4363df0;  1 drivers
v0x55abc42e69a0_0 .net "branch_ops", 0 0, L_0x55abc4361990;  1 drivers
v0x55abc42e6a60_0 .var "carry_res_n", 0 0;
v0x55abc42e6560_0 .var "carry_res_n_1", 31 0;
v0x55abc42e6120_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc42e61c0_0 .net/s "imm", 31 0, L_0x55abc4362e40;  1 drivers
v0x55abc42e5cb0_0 .net "imm_ops", 0 0, L_0x55abc4360ef0;  1 drivers
v0x55abc42e5d70_0 .net "instruction", 31 0, v0x55abc4262c30_0;  alias, 1 drivers
v0x55abc42e4860_0 .net "load_imm_ops", 0 0, L_0x55abc4252ac0;  1 drivers
v0x55abc42e4920_0 .net "load_mem_ops", 0 0, L_0x55abc4227e40;  1 drivers
v0x55abc42e4420_0 .net "load_ops", 0 0, L_0x55abc42286e0;  1 drivers
v0x55abc42e44e0_0 .var "mem_addr", 9 0;
v0x55abc42e3fe0_0 .net "mem_data_from", 31 0, v0x55abc4297750_0;  alias, 1 drivers
v0x55abc42e3b70_0 .net "mem_data_to", 31 0, L_0x55abc4363cc0;  alias, 1 drivers
v0x55abc42e3c30_0 .net "mem_sel", 0 0, L_0x55abc4363a90;  alias, 1 drivers
v0x55abc42e2720_0 .net "mem_we", 0 0, L_0x55abc4363c50;  alias, 1 drivers
v0x55abc42e22e0_0 .net "opcode", 3 0, L_0x55abc4361f40;  1 drivers
v0x55abc42e2380_0 .var "operand", 31 0;
v0x55abc42e1ea0_0 .var "pc", 8 0;
v0x55abc42e1a30_0 .var "regA", 31 0;
v0x55abc42e1ad0_0 .var "regB", 31 0;
v0x55abc42e05e0_0 .var "regC", 2 0;
v0x55abc42e01a0_0 .net "rst", 0 0, v0x55abc434db70_0;  alias, 1 drivers
v0x55abc42e0240_0 .net "store_mem_ops", 0 0, L_0x55abc4227a60;  1 drivers
v0x55abc42dfd60_0 .net "xor_res", 31 0, L_0x55abc4363e60;  1 drivers
E_0x55abc42bdb80/0 .event edge, v0x55abc42ece20_0, v0x55abc42ed320_0, v0x55abc42e6a60_0, v0x55abc42e6560_0;
E_0x55abc42bdb80/1 .event edge, v0x55abc42e22e0_0, v0x55abc42e2380_0, v0x55abc42e1a30_0, v0x55abc42d8d30_0;
E_0x55abc42bdb80/2 .event edge, v0x55abc42dfd60_0;
E_0x55abc42bdb80 .event/or E_0x55abc42bdb80/0, E_0x55abc42bdb80/1, E_0x55abc42bdb80/2;
E_0x55abc432dfb0 .event edge, v0x55abc42e22e0_0, v0x55abc42e6560_0, v0x55abc42e1a30_0, v0x55abc42e2380_0;
E_0x55abc4339320 .event edge, v0x55abc42e22e0_0, v0x55abc42e1a30_0, v0x55abc42e2380_0, v0x55abc42e6560_0;
E_0x55abc4244c90 .event edge, v0x55abc42e22e0_0, v0x55abc42e1a30_0, v0x55abc42e2380_0;
E_0x55abc4242b70/0 .event edge, v0x55abc42e4420_0, v0x55abc42ec0d0_0, v0x55abc430d180_0, v0x55abc42e1ad0_0;
E_0x55abc4242b70/1 .event edge, v0x55abc42e05e0_0, v0x55abc42e5cb0_0, v0x55abc42e61c0_0, v0x55abc427e200_0;
E_0x55abc4242b70/2 .event edge, v0x55abc4297750_0;
E_0x55abc4242b70 .event/or E_0x55abc4242b70/0, E_0x55abc4242b70/1, E_0x55abc4242b70/2;
E_0x55abc4323d30 .event edge, v0x55abc42e22e0_0, v0x55abc42e1ad0_0, v0x55abc42e61c0_0;
L_0x55abc434dd90 .concat [ 4 28 0 0], L_0x55abc4361f40, L_0x7f1903557018;
L_0x55abc435deb0 .cmp/eq 32, L_0x55abc434dd90, L_0x7f1903557060;
L_0x55abc435dff0 .concat [ 4 28 0 0], L_0x55abc4361f40, L_0x7f19035570a8;
L_0x55abc435e130 .cmp/eq 32, L_0x55abc435dff0, L_0x7f19035570f0;
L_0x55abc435e310 .concat [ 4 28 0 0], L_0x55abc4361f40, L_0x7f1903557138;
L_0x55abc435e450 .cmp/eq 32, L_0x55abc435e310, L_0x7f1903557180;
L_0x55abc435e5d0 .concat [ 4 28 0 0], L_0x55abc4361f40, L_0x7f19035571c8;
L_0x55abc435e670 .cmp/eq 32, L_0x55abc435e5d0, L_0x7f1903557210;
L_0x55abc435e940 .concat [ 4 28 0 0], L_0x55abc4361f40, L_0x7f1903557258;
L_0x55abc435eac0 .cmp/eq 32, L_0x55abc435e940, L_0x7f19035572a0;
L_0x55abc435ec10 .concat [ 4 28 0 0], L_0x55abc4361f40, L_0x7f19035572e8;
L_0x55abc435ecb0 .cmp/eq 32, L_0x55abc435ec10, L_0x7f1903557330;
L_0x55abc435ef00 .concat [ 4 28 0 0], L_0x55abc4361f40, L_0x7f1903557378;
L_0x55abc435eff0 .cmp/eq 32, L_0x55abc435ef00, L_0x7f19035573c0;
L_0x55abc435f1b0 .concat [ 4 28 0 0], L_0x55abc4361f40, L_0x7f1903557408;
L_0x55abc435f3b0 .cmp/eq 32, L_0x55abc435f1b0, L_0x7f1903557450;
L_0x55abc435f620 .concat [ 4 28 0 0], L_0x55abc4361f40, L_0x7f1903557498;
L_0x55abc435f820 .cmp/eq 32, L_0x55abc435f620, L_0x7f19035574e0;
L_0x55abc435fa00 .concat [ 4 28 0 0], L_0x55abc4361f40, L_0x7f1903557528;
L_0x55abc435faf0 .cmp/eq 32, L_0x55abc435fa00, L_0x7f1903557570;
L_0x55abc435f960 .concat [ 4 28 0 0], L_0x55abc4361f40, L_0x7f19035575b8;
L_0x55abc435fe10 .cmp/eq 32, L_0x55abc435f960, L_0x7f1903557600;
L_0x55abc43600b0 .concat [ 4 28 0 0], L_0x55abc4361f40, L_0x7f1903557648;
L_0x55abc43601a0 .cmp/eq 32, L_0x55abc43600b0, L_0x7f1903557690;
L_0x55abc43603b0 .concat [ 4 28 0 0], L_0x55abc4361f40, L_0x7f19035576d8;
L_0x55abc43604a0 .cmp/eq 32, L_0x55abc43603b0, L_0x7f1903557720;
L_0x55abc43607b0 .concat [ 4 28 0 0], L_0x55abc4361f40, L_0x7f1903557768;
L_0x55abc43608a0 .cmp/ne 32, L_0x55abc43607b0, L_0x7f19035577b0;
L_0x55abc4360f60 .concat [ 4 28 0 0], L_0x55abc4361f40, L_0x7f19035577f8;
L_0x55abc4361050 .cmp/eq 32, L_0x55abc4360f60, L_0x7f1903557840;
L_0x55abc4361290 .concat [ 4 28 0 0], L_0x55abc4361f40, L_0x7f1903557888;
L_0x55abc4361380 .cmp/eq 32, L_0x55abc4361290, L_0x7f19035578d0;
L_0x55abc4361760 .concat [ 4 28 0 0], L_0x55abc4361f40, L_0x7f1903557918;
L_0x55abc4361850 .cmp/eq 32, L_0x55abc4361760, L_0x7f1903557960;
L_0x55abc4361b50 .concat [ 4 28 0 0], L_0x55abc4361f40, L_0x7f19035579a8;
L_0x55abc4361c40 .cmp/eq 32, L_0x55abc4361b50, L_0x7f19035579f0;
L_0x55abc4361f40 .part v0x55abc4262c30_0, 28, 4;
L_0x55abc4361fe0 .concat [ 4 28 0 0], L_0x55abc4361f40, L_0x7f1903557a38;
L_0x55abc4362210 .cmp/eq 32, L_0x55abc4361fe0, L_0x7f1903557a80;
L_0x55abc4362350 .part v0x55abc4262c30_0, 0, 16;
L_0x55abc4362540 .part v0x55abc42e1a30_0, 0, 16;
L_0x55abc43625e0 .concat [ 16 16 0 0], L_0x55abc4362540, L_0x55abc4362350;
L_0x55abc4362830 .part v0x55abc4262c30_0, 27, 1;
L_0x55abc43628d0 .concat [ 1 1 1 1], L_0x55abc4362830, L_0x55abc4362830, L_0x55abc4362830, L_0x55abc4362830;
L_0x55abc4362b30 .part v0x55abc4262c30_0, 0, 28;
L_0x55abc4362bd0 .concat [ 28 4 0 0], L_0x55abc4362b30, L_0x55abc43628d0;
L_0x55abc4362e40 .functor MUXZ 32, L_0x55abc4362bd0, L_0x55abc43625e0, L_0x55abc4362210, C4<>;
L_0x55abc4363240 .concat [ 10 22 0 0], v0x55abc42e44e0_0, L_0x7f1903557ac8;
L_0x55abc43634c0 .cmp/ne 32, L_0x55abc4363240, L_0x7f1903557b10;
L_0x55abc4363710 .concat [ 10 22 0 0], v0x55abc42e44e0_0, L_0x7f1903557b58;
L_0x55abc4363950 .cmp/ne 32, L_0x55abc4363710, L_0x7f1903557ba0;
S_0x55abc432d270 .scope module, "convert_final_result" "convert_Neg_to_Pos" 5 194, 11 3 0, S_0x55abc432fba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "sign";
    .port_info 7 /OUTPUT 8 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f1903557cc0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x55abc43646c0 .functor XOR 8, v0x55abc4349110_0, L_0x7f1903557cc0, C4<00000000>, C4<00000000>;
L_0x7f1903557d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55abc42c9cc0_0 .net/2u *"_s4", 2 0, L_0x7f1903557d08;  1 drivers
L_0x7f1903557d50 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x55abc42c9880_0 .net/2u *"_s8", 2 0, L_0x7f1903557d50;  1 drivers
v0x55abc42c9410_0 .net "a", 7 0, v0x55abc4349110_0;  alias, 1 drivers
v0x55abc42c94d0_0 .net "a_xor", 7 0, L_0x55abc43646c0;  1 drivers
v0x55abc42c8f70_0 .net "aux1", 0 0, L_0x55abc4364cb0;  1 drivers
v0x55abc4261790_0 .net "aux2", 0 0, L_0x55abc43651e0;  1 drivers
v0x55abc42727f0_0 .net "aux3", 0 0, L_0x55abc43657e0;  1 drivers
v0x55abc42723b0_0 .net "aux4", 0 0, L_0x55abc4365de0;  1 drivers
v0x55abc4271f70_0 .net "aux5", 0 0, L_0x55abc4366340;  1 drivers
v0x55abc4272010_0 .net "aux6", 0 0, L_0x55abc4366920;  1 drivers
v0x55abc4271b00_0 .net "aux7", 0 0, L_0x55abc4366ed0;  1 drivers
v0x55abc42706b0_0 .net "aux_xor", 7 0, L_0x7f1903557cc0;  1 drivers
L_0x7f1903557d98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55abc4270750_0 .net "b", 7 0, L_0x7f1903557d98;  1 drivers
L_0x7f1903557de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55abc4270270_0 .net "ci", 0 0, L_0x7f1903557de0;  1 drivers
v0x55abc4270310_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc426fe30_0 .net "complement1_finish", 0 0, L_0x55abc4364870;  alias, 1 drivers
v0x55abc426fed0_0 .net "complement1_finish_aux", 0 0, L_0x55abc4364780;  1 drivers
v0x55abc426f9c0_0 .net "complement1_sel", 0 0, L_0x55abc4367a20;  1 drivers
v0x55abc426fa60_0 .var "counter", 2 0;
v0x55abc426e570_0 .net "rst", 0 0, v0x55abc434db70_0;  alias, 1 drivers
v0x55abc426e610_0 .var "sign", 0 0;
v0x55abc426e130_0 .var "sum", 7 0;
v0x55abc426e1f0_0 .net "sum_aux", 7 0, L_0x55abc43676b0;  1 drivers
L_0x55abc4364780 .cmp/eq 3, v0x55abc426fa60_0, L_0x7f1903557d08;
L_0x55abc4364870 .cmp/eq 3, v0x55abc426fa60_0, L_0x7f1903557d50;
L_0x55abc4364dc0 .part L_0x55abc43646c0, 0, 1;
L_0x55abc4364eb0 .part L_0x7f1903557d98, 0, 1;
L_0x55abc43652f0 .part L_0x55abc43646c0, 1, 1;
L_0x55abc4365390 .part L_0x7f1903557d98, 1, 1;
L_0x55abc43658f0 .part L_0x55abc43646c0, 2, 1;
L_0x55abc4365a20 .part L_0x7f1903557d98, 2, 1;
L_0x55abc4365ef0 .part L_0x55abc43646c0, 3, 1;
L_0x55abc4365f90 .part L_0x7f1903557d98, 3, 1;
L_0x55abc4366450 .part L_0x55abc43646c0, 4, 1;
L_0x55abc43664f0 .part L_0x7f1903557d98, 4, 1;
L_0x55abc4366a30 .part L_0x55abc43646c0, 5, 1;
L_0x55abc4366ad0 .part L_0x7f1903557d98, 5, 1;
L_0x55abc4366fe0 .part L_0x55abc43646c0, 6, 1;
L_0x55abc4367080 .part L_0x7f1903557d98, 6, 1;
L_0x55abc43674d0 .part L_0x55abc43646c0, 7, 1;
L_0x55abc4367570 .part L_0x7f1903557d98, 7, 1;
LS_0x55abc43676b0_0_0 .concat8 [ 1 1 1 1], L_0x55abc4364c40, L_0x55abc4365140, L_0x55abc4365740, L_0x55abc4365d40;
LS_0x55abc43676b0_0_4 .concat8 [ 1 1 1 1], L_0x55abc43662a0, L_0x55abc4366880, L_0x55abc4366e30, L_0x55abc4367350;
L_0x55abc43676b0 .concat8 [ 4 4 0 0], LS_0x55abc43676b0_0_0, LS_0x55abc43676b0_0_4;
S_0x55abc4253260 .scope module, "adder0" "full_adder" 11 32, 9 3 0, S_0x55abc432d270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc43649b0 .functor XOR 1, L_0x55abc4364dc0, L_0x55abc4364eb0, C4<0>, C4<0>;
L_0x55abc4364a20 .functor AND 1, L_0x55abc43649b0, L_0x7f1903557de0, C4<1>, C4<1>;
L_0x55abc4364b30 .functor AND 1, L_0x55abc4364dc0, L_0x55abc4364eb0, C4<1>, C4<1>;
L_0x55abc4364c40 .functor XOR 1, L_0x55abc43649b0, L_0x7f1903557de0, C4<0>, C4<0>;
L_0x55abc4364cb0 .functor OR 1, L_0x55abc4364a20, L_0x55abc4364b30, C4<0>, C4<0>;
v0x55abc42de4a0_0 .net "a", 0 0, L_0x55abc4364dc0;  1 drivers
v0x55abc42de060_0 .net "b", 0 0, L_0x55abc4364eb0;  1 drivers
v0x55abc42de120_0 .net "ci", 0 0, L_0x7f1903557de0;  alias, 1 drivers
v0x55abc42ddc20_0 .net "co", 0 0, L_0x55abc4364cb0;  alias, 1 drivers
v0x55abc42ddcc0_0 .net "out_and1", 0 0, L_0x55abc4364a20;  1 drivers
v0x55abc42dd7b0_0 .net "out_and2", 0 0, L_0x55abc4364b30;  1 drivers
v0x55abc42dd870_0 .net "out_xor", 0 0, L_0x55abc43649b0;  1 drivers
v0x55abc42dc360_0 .net "sum", 0 0, L_0x55abc4364c40;  1 drivers
S_0x55abc4234e90 .scope module, "adder1" "full_adder" 11 42, 9 3 0, S_0x55abc432d270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4364f50 .functor XOR 1, L_0x55abc43652f0, L_0x55abc4365390, C4<0>, C4<0>;
L_0x55abc4364fc0 .functor AND 1, L_0x55abc4364f50, L_0x55abc4364cb0, C4<1>, C4<1>;
L_0x55abc4365080 .functor AND 1, L_0x55abc43652f0, L_0x55abc4365390, C4<1>, C4<1>;
L_0x55abc4365140 .functor XOR 1, L_0x55abc4364f50, L_0x55abc4364cb0, C4<0>, C4<0>;
L_0x55abc43651e0 .functor OR 1, L_0x55abc4364fc0, L_0x55abc4365080, C4<0>, C4<0>;
v0x55abc42dbf20_0 .net "a", 0 0, L_0x55abc43652f0;  1 drivers
v0x55abc42dbae0_0 .net "b", 0 0, L_0x55abc4365390;  1 drivers
v0x55abc42dbba0_0 .net "ci", 0 0, L_0x55abc4364cb0;  alias, 1 drivers
v0x55abc42db670_0 .net "co", 0 0, L_0x55abc43651e0;  alias, 1 drivers
v0x55abc42db710_0 .net "out_and1", 0 0, L_0x55abc4364fc0;  1 drivers
v0x55abc42da100_0 .net "out_and2", 0 0, L_0x55abc4365080;  1 drivers
v0x55abc42da1a0_0 .net "out_xor", 0 0, L_0x55abc4364f50;  1 drivers
v0x55abc42d9cc0_0 .net "sum", 0 0, L_0x55abc4365140;  1 drivers
S_0x55abc4261330 .scope module, "adder2" "full_adder" 11 52, 9 3 0, S_0x55abc432d270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc43654c0 .functor XOR 1, L_0x55abc43658f0, L_0x55abc4365a20, C4<0>, C4<0>;
L_0x55abc4365530 .functor AND 1, L_0x55abc43654c0, L_0x55abc43651e0, C4<1>, C4<1>;
L_0x55abc4365680 .functor AND 1, L_0x55abc43658f0, L_0x55abc4365a20, C4<1>, C4<1>;
L_0x55abc4365740 .functor XOR 1, L_0x55abc43654c0, L_0x55abc43651e0, C4<0>, C4<0>;
L_0x55abc43657e0 .functor OR 1, L_0x55abc4365530, L_0x55abc4365680, C4<0>, C4<0>;
v0x55abc42d9920_0 .net "a", 0 0, L_0x55abc43658f0;  1 drivers
v0x55abc42d9550_0 .net "b", 0 0, L_0x55abc4365a20;  1 drivers
v0x55abc42d9610_0 .net "ci", 0 0, L_0x55abc43651e0;  alias, 1 drivers
v0x55abc42d9150_0 .net "co", 0 0, L_0x55abc43657e0;  alias, 1 drivers
v0x55abc42d91f0_0 .net "out_and1", 0 0, L_0x55abc4365530;  1 drivers
v0x55abc42c8ab0_0 .net "out_and2", 0 0, L_0x55abc4365680;  1 drivers
v0x55abc42c8b50_0 .net "out_xor", 0 0, L_0x55abc43654c0;  1 drivers
v0x55abc42c8680_0 .net "sum", 0 0, L_0x55abc4365740;  1 drivers
S_0x55abc4260640 .scope module, "adder3" "full_adder" 11 62, 9 3 0, S_0x55abc432d270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4365b10 .functor XOR 1, L_0x55abc4365ef0, L_0x55abc4365f90, C4<0>, C4<0>;
L_0x55abc4365b80 .functor AND 1, L_0x55abc4365b10, L_0x55abc43657e0, C4<1>, C4<1>;
L_0x55abc4365c80 .functor AND 1, L_0x55abc4365ef0, L_0x55abc4365f90, C4<1>, C4<1>;
L_0x55abc4365d40 .functor XOR 1, L_0x55abc4365b10, L_0x55abc43657e0, C4<0>, C4<0>;
L_0x55abc4365de0 .functor OR 1, L_0x55abc4365b80, L_0x55abc4365c80, C4<0>, C4<0>;
v0x55abc42d6880_0 .net "a", 0 0, L_0x55abc4365ef0;  1 drivers
v0x55abc42d6440_0 .net "b", 0 0, L_0x55abc4365f90;  1 drivers
v0x55abc42d6500_0 .net "ci", 0 0, L_0x55abc43657e0;  alias, 1 drivers
v0x55abc42d6000_0 .net "co", 0 0, L_0x55abc4365de0;  alias, 1 drivers
v0x55abc42d60a0_0 .net "out_and1", 0 0, L_0x55abc4365b80;  1 drivers
v0x55abc42d5b90_0 .net "out_and2", 0 0, L_0x55abc4365c80;  1 drivers
v0x55abc42d5c30_0 .net "out_xor", 0 0, L_0x55abc4365b10;  1 drivers
v0x55abc42d4740_0 .net "sum", 0 0, L_0x55abc4365d40;  1 drivers
S_0x55abc425f9b0 .scope module, "adder4" "full_adder" 11 72, 9 3 0, S_0x55abc432d270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc43660c0 .functor XOR 1, L_0x55abc4366450, L_0x55abc43664f0, C4<0>, C4<0>;
L_0x55abc4366130 .functor AND 1, L_0x55abc43660c0, L_0x55abc4365de0, C4<1>, C4<1>;
L_0x55abc4366230 .functor AND 1, L_0x55abc4366450, L_0x55abc43664f0, C4<1>, C4<1>;
L_0x55abc43662a0 .functor XOR 1, L_0x55abc43660c0, L_0x55abc4365de0, C4<0>, C4<0>;
L_0x55abc4366340 .functor OR 1, L_0x55abc4366130, L_0x55abc4366230, C4<0>, C4<0>;
v0x55abc42d4300_0 .net "a", 0 0, L_0x55abc4366450;  1 drivers
v0x55abc42d3ec0_0 .net "b", 0 0, L_0x55abc43664f0;  1 drivers
v0x55abc42d3f80_0 .net "ci", 0 0, L_0x55abc4365de0;  alias, 1 drivers
v0x55abc42d3a50_0 .net "co", 0 0, L_0x55abc4366340;  alias, 1 drivers
v0x55abc42d3af0_0 .net "out_and1", 0 0, L_0x55abc4366130;  1 drivers
v0x55abc42d2600_0 .net "out_and2", 0 0, L_0x55abc4366230;  1 drivers
v0x55abc42d26a0_0 .net "out_xor", 0 0, L_0x55abc43660c0;  1 drivers
v0x55abc42d21c0_0 .net "sum", 0 0, L_0x55abc43662a0;  1 drivers
S_0x55abc42bed70 .scope module, "adder5" "full_adder" 11 82, 9 3 0, S_0x55abc432d270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4366600 .functor XOR 1, L_0x55abc4366a30, L_0x55abc4366ad0, C4<0>, C4<0>;
L_0x55abc4366670 .functor AND 1, L_0x55abc4366600, L_0x55abc4366340, C4<1>, C4<1>;
L_0x55abc43667c0 .functor AND 1, L_0x55abc4366a30, L_0x55abc4366ad0, C4<1>, C4<1>;
L_0x55abc4366880 .functor XOR 1, L_0x55abc4366600, L_0x55abc4366340, C4<0>, C4<0>;
L_0x55abc4366920 .functor OR 1, L_0x55abc4366670, L_0x55abc43667c0, C4<0>, C4<0>;
v0x55abc42d1d80_0 .net "a", 0 0, L_0x55abc4366a30;  1 drivers
v0x55abc42d1e40_0 .net "b", 0 0, L_0x55abc4366ad0;  1 drivers
v0x55abc42d1910_0 .net "ci", 0 0, L_0x55abc4366340;  alias, 1 drivers
v0x55abc42d19b0_0 .net "co", 0 0, L_0x55abc4366920;  alias, 1 drivers
v0x55abc42d04c0_0 .net "out_and1", 0 0, L_0x55abc4366670;  1 drivers
v0x55abc42d0080_0 .net "out_and2", 0 0, L_0x55abc43667c0;  1 drivers
v0x55abc42d0140_0 .net "out_xor", 0 0, L_0x55abc4366600;  1 drivers
v0x55abc42cfc40_0 .net "sum", 0 0, L_0x55abc4366880;  1 drivers
S_0x55abc42bcc30 .scope module, "adder6" "full_adder" 11 92, 9 3 0, S_0x55abc432d270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4366590 .functor XOR 1, L_0x55abc4366fe0, L_0x55abc4367080, C4<0>, C4<0>;
L_0x55abc4366bf0 .functor AND 1, L_0x55abc4366590, L_0x55abc4366920, C4<1>, C4<1>;
L_0x55abc4366d70 .functor AND 1, L_0x55abc4366fe0, L_0x55abc4367080, C4<1>, C4<1>;
L_0x55abc4366e30 .functor XOR 1, L_0x55abc4366590, L_0x55abc4366920, C4<0>, C4<0>;
L_0x55abc4366ed0 .functor OR 1, L_0x55abc4366bf0, L_0x55abc4366d70, C4<0>, C4<0>;
v0x55abc42cf7d0_0 .net "a", 0 0, L_0x55abc4366fe0;  1 drivers
v0x55abc42ce380_0 .net "b", 0 0, L_0x55abc4367080;  1 drivers
v0x55abc42ce440_0 .net "ci", 0 0, L_0x55abc4366920;  alias, 1 drivers
v0x55abc42cdf40_0 .net "co", 0 0, L_0x55abc4366ed0;  alias, 1 drivers
v0x55abc42cdfe0_0 .net "out_and1", 0 0, L_0x55abc4366bf0;  1 drivers
v0x55abc42cdb00_0 .net "out_and2", 0 0, L_0x55abc4366d70;  1 drivers
v0x55abc42cdba0_0 .net "out_xor", 0 0, L_0x55abc4366590;  1 drivers
v0x55abc42cd690_0 .net "sum", 0 0, L_0x55abc4366e30;  1 drivers
S_0x55abc42baaf0 .scope module, "adder7" "full_adder" 11 102, 9 3 0, S_0x55abc432d270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc43671b0 .functor XOR 1, L_0x55abc43674d0, L_0x55abc4367570, C4<0>, C4<0>;
L_0x55abc4367220 .functor AND 1, L_0x55abc43671b0, L_0x55abc4366ed0, C4<1>, C4<1>;
L_0x55abc4367290 .functor AND 1, L_0x55abc43674d0, L_0x55abc4367570, C4<1>, C4<1>;
L_0x55abc4367350 .functor XOR 1, L_0x55abc43671b0, L_0x55abc4366ed0, C4<0>, C4<0>;
L_0x55abc43673c0 .functor OR 1, L_0x55abc4367220, L_0x55abc4367290, C4<0>, C4<0>;
v0x55abc42cc240_0 .net "a", 0 0, L_0x55abc43674d0;  1 drivers
v0x55abc42cbe00_0 .net "b", 0 0, L_0x55abc4367570;  1 drivers
v0x55abc42cbec0_0 .net "ci", 0 0, L_0x55abc4366ed0;  alias, 1 drivers
v0x55abc42cb9c0_0 .net "co", 0 0, L_0x55abc43673c0;  1 drivers
v0x55abc42cba60_0 .net "out_and1", 0 0, L_0x55abc4367220;  1 drivers
v0x55abc42cb550_0 .net "out_and2", 0 0, L_0x55abc4367290;  1 drivers
v0x55abc42cb5f0_0 .net "out_xor", 0 0, L_0x55abc43671b0;  1 drivers
v0x55abc42ca100_0 .net "sum", 0 0, L_0x55abc4367350;  1 drivers
S_0x55abc42b89b0 .scope module, "cprint" "xcprint" 5 243, 12 4 0, S_0x55abc432fba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 8 "data_in";
v0x55abc426dcf0_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc426ddb0_0 .net "data_in", 7 0, L_0x55abc4388520;  1 drivers
v0x55abc426d880_0 .net "sel", 0 0, L_0x55abc4388460;  1 drivers
S_0x55abc42b6870 .scope module, "displayDecoder" "xdispDecoder" 5 206, 13 3 0, S_0x55abc432fba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "msg";
    .port_info 3 /INPUT 1 "display_sel";
    .port_info 4 /INPUT 1 "wr_enable";
    .port_info 5 /INPUT 8 "bin";
    .port_info 6 /INPUT 1 "sgn";
    .port_info 7 /INPUT 2 "dot";
    .port_info 8 /OUTPUT 4 "disp_select";
    .port_info 9 /OUTPUT 8 "disp_value";
v0x55abc426bff0_0 .net "LED_activating_counter", 1 0, L_0x55abc4367ae0;  1 drivers
v0x55abc426bbb0_0 .var "aux", 4 0;
v0x55abc426b740_0 .var "bcd", 11 0;
v0x55abc426b800_0 .net "bin", 7 0, v0x55abc426e130_0;  alias, 1 drivers
v0x55abc426a2f0_0 .var "bin_reg", 7 0;
v0x55abc4269eb0_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc4269f50_0 .var "disp_dot", 1 0;
v0x55abc4269a70_0 .var "disp_select", 3 0;
v0x55abc4269b30_0 .var "disp_value", 7 0;
v0x55abc4269600_0 .net "display_sel", 0 0, v0x55abc42934d0_0;  alias, 1 drivers
L_0x7f1903557e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55abc42696a0_0 .net "dot", 1 0, L_0x7f1903557e70;  1 drivers
v0x55abc42681b0_0 .var "j", 3 0;
L_0x7f1903557e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55abc4267d70_0 .net "msg", 1 0, L_0x7f1903557e28;  1 drivers
v0x55abc4267930_0 .var "refresh_counter", 19 0;
v0x55abc42674c0_0 .net "rst", 0 0, v0x55abc434db70_0;  alias, 1 drivers
v0x55abc4267560_0 .net "sgn", 0 0, v0x55abc426e610_0;  alias, 1 drivers
v0x55abc4266070_0 .net "wr_enable", 0 0, L_0x55abc4363c50;  alias, 1 drivers
E_0x55abc42cd7b0/0 .event edge, v0x55abc426bff0_0, v0x55abc4267d70_0, v0x55abc426b740_0, v0x55abc42696a0_0;
E_0x55abc42cd7b0/1 .event edge, v0x55abc426e610_0;
E_0x55abc42cd7b0 .event/or E_0x55abc42cd7b0/0, E_0x55abc42cd7b0/1;
E_0x55abc427a4e0 .event edge, v0x55abc426bbb0_0, v0x55abc4269f50_0;
E_0x55abc427a520 .event edge, v0x55abc426b740_0, v0x55abc426a2f0_0;
L_0x55abc4367ae0 .part v0x55abc4267930_0, 18, 2;
S_0x55abc429fa20 .scope module, "ram" "xram" 5 105, 14 4 0, S_0x55abc432fba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "pc";
    .port_info 2 /OUTPUT 32 "instruction";
    .port_info 3 /INPUT 1 "data_sel";
    .port_info 4 /INPUT 1 "data_we";
    .port_info 5 /INPUT 9 "data_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "data_out";
L_0x55abc4364030 .functor BUFZ 9, L_0x55abc43631a0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55abc43640a0 .functor BUFZ 1, L_0x55abc4363c50, C4<0>, C4<0>, C4<0>;
L_0x55abc4364110 .functor BUFZ 32, L_0x55abc4363cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55abc4364180 .functor BUFZ 1, v0x55abc42845c0_0, C4<0>, C4<0>, C4<0>;
L_0x55abc43641f0 .functor BUFZ 32, v0x55abc42634a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55abc4266110_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc4265380_0 .net "data_addr", 8 0, L_0x55abc43631a0;  1 drivers
v0x55abc4265440_0 .net "data_addr_int", 8 0, L_0x55abc4364030;  1 drivers
v0x55abc4263d20_0 .net "data_en_int", 0 0, L_0x55abc4364180;  1 drivers
v0x55abc4263de0_0 .net "data_in", 31 0, L_0x55abc4363cc0;  alias, 1 drivers
v0x55abc42638e0_0 .net "data_in_int", 31 0, L_0x55abc4364110;  1 drivers
v0x55abc42639a0_0 .net "data_out", 31 0, L_0x55abc43641f0;  alias, 1 drivers
v0x55abc42634a0_0 .var "data_out_int", 31 0;
v0x55abc4263560_0 .net "data_sel", 0 0, v0x55abc42845c0_0;  alias, 1 drivers
v0x55abc4263030_0 .net "data_we", 0 0, L_0x55abc4363c50;  alias, 1 drivers
v0x55abc42630d0_0 .net "data_we_int", 0 0, L_0x55abc43640a0;  1 drivers
L_0x7f1903557be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55abc4262b90_0 .net "instr_en", 0 0, L_0x7f1903557be8;  1 drivers
v0x55abc4262c30_0 .var "instruction", 31 0;
v0x55abc4250380 .array "mem", 0 511, 31 0;
v0x55abc4250420_0 .net "pc", 8 0, v0x55abc42e1ea0_0;  alias, 1 drivers
S_0x55abc42b4730 .scope module, "real_alu" "xALU" 5 218, 15 3 0, S_0x55abc432fba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "alu_sel";
    .port_info 3 /INPUT 1 "wr_enable";
    .port_info 4 /INPUT 8 "first_nr";
    .port_info 5 /INPUT 8 "second_nr";
    .port_info 6 /INPUT 4 "operation";
    .port_info 7 /OUTPUT 8 "result_uncoded";
    .port_info 8 /OUTPUT 1 "alu_done";
L_0x7f1903557eb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55abc4367b80 .functor XNOR 1, L_0x55abc4368960, L_0x7f1903557eb8, C4<0>, C4<0>;
L_0x7f1903557f00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55abc4367c40 .functor XNOR 1, L_0x55abc43796a0, L_0x7f1903557f00, C4<0>, C4<0>;
L_0x55abc4367d50 .functor OR 1, L_0x55abc4367b80, L_0x55abc4367c40, C4<0>, C4<0>;
L_0x7f1903557f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55abc4367e60 .functor XNOR 1, L_0x55abc4382190, L_0x7f1903557f48, C4<0>, C4<0>;
L_0x55abc4367f70 .functor OR 1, L_0x55abc4367d50, L_0x55abc4367e60, C4<0>, C4<0>;
L_0x55abc4368120 .functor AND 1, v0x55abc42a2130_0, L_0x55abc4368080, C4<1>, C4<1>;
L_0x55abc43681e0 .functor AND 1, L_0x55abc4368120, L_0x55abc4363c50, C4<1>, C4<1>;
L_0x55abc4368390 .functor AND 1, v0x55abc42a2130_0, L_0x55abc43682f0, C4<1>, C4<1>;
L_0x55abc43684e0 .functor AND 1, L_0x55abc4368390, L_0x55abc4363c50, C4<1>, C4<1>;
L_0x55abc4368640 .functor AND 1, v0x55abc42a2130_0, L_0x55abc43685a0, C4<1>, C4<1>;
L_0x55abc4368760 .functor AND 1, L_0x55abc4368640, L_0x55abc4363c50, C4<1>, C4<1>;
v0x55abc4347a30_0 .net/2u *"_s0", 0 0, L_0x7f1903557eb8;  1 drivers
v0x55abc4347b30_0 .net/2u *"_s10", 0 0, L_0x7f1903557f48;  1 drivers
v0x55abc4347c10_0 .net *"_s12", 0 0, L_0x55abc4367e60;  1 drivers
v0x55abc4347cb0_0 .net *"_s17", 0 0, L_0x55abc4368080;  1 drivers
v0x55abc4347d90_0 .net *"_s18", 0 0, L_0x55abc4368120;  1 drivers
v0x55abc4347e70_0 .net *"_s2", 0 0, L_0x55abc4367b80;  1 drivers
v0x55abc4347f30_0 .net *"_s23", 0 0, L_0x55abc43682f0;  1 drivers
v0x55abc4348010_0 .net *"_s24", 0 0, L_0x55abc4368390;  1 drivers
v0x55abc43480f0_0 .net *"_s29", 0 0, L_0x55abc43685a0;  1 drivers
v0x55abc43481d0_0 .net *"_s30", 0 0, L_0x55abc4368640;  1 drivers
v0x55abc43482b0_0 .net/2u *"_s4", 0 0, L_0x7f1903557f00;  1 drivers
v0x55abc4348390_0 .net *"_s6", 0 0, L_0x55abc4367c40;  1 drivers
v0x55abc4348450_0 .net *"_s8", 0 0, L_0x55abc4367d50;  1 drivers
v0x55abc4348510_0 .var "alu_done", 0 0;
v0x55abc43485b0_0 .net "alu_done_aux", 0 0, L_0x55abc4367f70;  1 drivers
v0x55abc4348650_0 .net "alu_sel", 0 0, v0x55abc42a2130_0;  alias, 1 drivers
v0x55abc43486f0_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc43488a0_0 .net "div_sel", 0 0, L_0x55abc4368760;  1 drivers
v0x55abc4348940_0 .net "division_done", 0 0, L_0x55abc4382190;  1 drivers
v0x55abc43489e0_0 .net "done_sum", 0 0, L_0x55abc4368960;  1 drivers
v0x55abc4348a80_0 .net "first_nr", 7 0, v0x55abc42942a0_0;  alias, 1 drivers
v0x55abc4348b20_0 .var "first_nr_reg", 7 0;
v0x55abc4348bc0_0 .net "mult_sel", 0 0, L_0x55abc43684e0;  1 drivers
v0x55abc4348c60_0 .net "multiply_done", 0 0, L_0x55abc43796a0;  1 drivers
v0x55abc4348d30_0 .net "operation", 3 0, v0x55abc42920c0_0;  alias, 1 drivers
v0x55abc4348e00_0 .var "operation_reg", 3 0;
v0x55abc4348ea0_0 .net "result_finish_adder", 7 0, v0x55abc431eae0_0;  1 drivers
v0x55abc4348f70_0 .net "result_finish_div", 7 0, v0x55abc4298f70_0;  1 drivers
v0x55abc4349040_0 .net "result_finish_mult", 7 0, v0x55abc43471b0_0;  1 drivers
v0x55abc4349110_0 .var "result_uncoded", 7 0;
v0x55abc43491e0_0 .net "rst", 0 0, v0x55abc434db70_0;  alias, 1 drivers
v0x55abc4349280_0 .net "second_nr", 7 0, v0x55abc4291c80_0;  alias, 1 drivers
v0x55abc4349350_0 .var "second_nr_reg", 7 0;
v0x55abc43493f0_0 .net "sum_sel", 0 0, L_0x55abc43681e0;  1 drivers
v0x55abc43494c0_0 .net "wr_enable", 0 0, L_0x55abc4363c50;  alias, 1 drivers
L_0x55abc4368080 .part v0x55abc42920c0_0, 0, 1;
L_0x55abc43682f0 .part v0x55abc42920c0_0, 1, 1;
L_0x55abc43685a0 .part v0x55abc42920c0_0, 2, 1;
S_0x55abc42b25f0 .scope module, "adder8bits" "full_adder_8bits" 15 34, 16 3 0, S_0x55abc42b4730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /OUTPUT 1 "done_sum";
    .port_info 6 /OUTPUT 8 "sum";
L_0x7f1903557fd8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55abc4326f20_0 .net/2u *"_s2", 3 0, L_0x7f1903557fd8;  1 drivers
L_0x7f1903558020 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x55abc4326ae0_0 .net/2u *"_s6", 3 0, L_0x7f1903558020;  1 drivers
v0x55abc43266a0_0 .net "a", 7 0, v0x55abc4348b20_0;  1 drivers
v0x55abc4326760_0 .var "a_aux", 7 0;
v0x55abc4326230_0 .net "aux1", 0 0, L_0x55abc4368de0;  1 drivers
v0x55abc4324de0_0 .net "aux2", 0 0, L_0x55abc4369300;  1 drivers
v0x55abc43249a0_0 .net "aux3", 0 0, L_0x55abc4369950;  1 drivers
v0x55abc4324560_0 .net "aux4", 0 0, L_0x55abc4369f10;  1 drivers
v0x55abc43240f0_0 .net "aux5", 0 0, L_0x55abc436a560;  1 drivers
v0x55abc4324190_0 .net "aux6", 0 0, L_0x55abc436aaf0;  1 drivers
v0x55abc4322ca0_0 .net "aux7", 0 0, L_0x55abc436b0a0;  1 drivers
v0x55abc4322860_0 .net "aux_sum_final", 7 0, L_0x55abc436bbe0;  1 drivers
v0x55abc4322900_0 .net "b", 7 0, v0x55abc4349350_0;  1 drivers
v0x55abc4322420_0 .var "b_aux", 7 0;
L_0x7f1903557f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55abc4321fb0_0 .net "ci", 0 0, L_0x7f1903557f90;  1 drivers
v0x55abc4322050_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc4320720_0 .var "counter", 3 0;
v0x55abc43207c0_0 .net "done_aux", 0 0, L_0x55abc4368870;  1 drivers
v0x55abc431fe70_0 .net "done_sum", 0 0, L_0x55abc4368960;  alias, 1 drivers
v0x55abc431ff30_0 .net "rst", 0 0, v0x55abc434db70_0;  alias, 1 drivers
v0x55abc431ea20_0 .net "start", 0 0, L_0x55abc43681e0;  alias, 1 drivers
v0x55abc431eae0_0 .var "sum", 7 0;
L_0x55abc4368870 .cmp/eq 4, v0x55abc4320720_0, L_0x7f1903557fd8;
L_0x55abc4368960 .cmp/eq 4, v0x55abc4320720_0, L_0x7f1903558020;
L_0x55abc4368ea0 .part v0x55abc4326760_0, 0, 1;
L_0x55abc4368f40 .part v0x55abc4322420_0, 0, 1;
L_0x55abc4369410 .part v0x55abc4326760_0, 1, 1;
L_0x55abc4369500 .part v0x55abc4322420_0, 1, 1;
L_0x55abc4369a60 .part v0x55abc4326760_0, 2, 1;
L_0x55abc4369b00 .part v0x55abc4322420_0, 2, 1;
L_0x55abc436a020 .part v0x55abc4326760_0, 3, 1;
L_0x55abc436a150 .part v0x55abc4322420_0, 3, 1;
L_0x55abc436a620 .part v0x55abc4326760_0, 4, 1;
L_0x55abc436a6c0 .part v0x55abc4322420_0, 4, 1;
L_0x55abc436ac00 .part v0x55abc4326760_0, 5, 1;
L_0x55abc436aca0 .part v0x55abc4322420_0, 5, 1;
L_0x55abc436b1b0 .part v0x55abc4326760_0, 6, 1;
L_0x55abc436b250 .part v0x55abc4322420_0, 6, 1;
L_0x55abc436b7e0 .part v0x55abc4326760_0, 7, 1;
L_0x55abc436b990 .part v0x55abc4322420_0, 7, 1;
LS_0x55abc436bbe0_0_0 .concat8 [ 1 1 1 1], L_0x55abc4368ce0, L_0x55abc4369260, L_0x55abc43698b0, L_0x55abc4369e70;
LS_0x55abc436bbe0_0_4 .concat8 [ 1 1 1 1], L_0x55abc436a4c0, L_0x55abc436aa50, L_0x55abc436b000, L_0x55abc436b630;
L_0x55abc436bbe0 .concat8 [ 4 4 0 0], LS_0x55abc436bbe0_0_0, LS_0x55abc436bbe0_0_4;
S_0x55abc42b04b0 .scope module, "adder0" "full_adder" 16 31, 9 3 0, S_0x55abc42b25f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4368aa0 .functor XOR 1, L_0x55abc4368ea0, L_0x55abc4368f40, C4<0>, C4<0>;
L_0x55abc4368b10 .functor AND 1, L_0x55abc4368aa0, L_0x7f1903557f90, C4<1>, C4<1>;
L_0x55abc4368bd0 .functor AND 1, L_0x55abc4368ea0, L_0x55abc4368f40, C4<1>, C4<1>;
L_0x55abc4368ce0 .functor XOR 1, L_0x55abc4368aa0, L_0x7f1903557f90, C4<0>, C4<0>;
L_0x55abc4368de0 .functor OR 1, L_0x55abc4368b10, L_0x55abc4368bd0, C4<0>, C4<0>;
v0x55abc424fb00_0 .net "a", 0 0, L_0x55abc4368ea0;  1 drivers
v0x55abc424f690_0 .net "b", 0 0, L_0x55abc4368f40;  1 drivers
v0x55abc424f750_0 .net "ci", 0 0, L_0x7f1903557f90;  alias, 1 drivers
v0x55abc424e240_0 .net "co", 0 0, L_0x55abc4368de0;  alias, 1 drivers
v0x55abc424e300_0 .net "out_and1", 0 0, L_0x55abc4368b10;  1 drivers
v0x55abc424de00_0 .net "out_and2", 0 0, L_0x55abc4368bd0;  1 drivers
v0x55abc424dec0_0 .net "out_xor", 0 0, L_0x55abc4368aa0;  1 drivers
v0x55abc424d9c0_0 .net "sum", 0 0, L_0x55abc4368ce0;  1 drivers
S_0x55abc42ae370 .scope module, "adder1" "full_adder" 16 41, 9 3 0, S_0x55abc42b25f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4368fe0 .functor XOR 1, L_0x55abc4369410, L_0x55abc4369500, C4<0>, C4<0>;
L_0x55abc4369050 .functor AND 1, L_0x55abc4368fe0, L_0x55abc4368de0, C4<1>, C4<1>;
L_0x55abc43691a0 .functor AND 1, L_0x55abc4369410, L_0x55abc4369500, C4<1>, C4<1>;
L_0x55abc4369260 .functor XOR 1, L_0x55abc4368fe0, L_0x55abc4368de0, C4<0>, C4<0>;
L_0x55abc4369300 .functor OR 1, L_0x55abc4369050, L_0x55abc43691a0, C4<0>, C4<0>;
v0x55abc424d550_0 .net "a", 0 0, L_0x55abc4369410;  1 drivers
v0x55abc424c100_0 .net "b", 0 0, L_0x55abc4369500;  1 drivers
v0x55abc424c1c0_0 .net "ci", 0 0, L_0x55abc4368de0;  alias, 1 drivers
v0x55abc424bcc0_0 .net "co", 0 0, L_0x55abc4369300;  alias, 1 drivers
v0x55abc424bd60_0 .net "out_and1", 0 0, L_0x55abc4369050;  1 drivers
v0x55abc424b880_0 .net "out_and2", 0 0, L_0x55abc43691a0;  1 drivers
v0x55abc424b920_0 .net "out_xor", 0 0, L_0x55abc4368fe0;  1 drivers
v0x55abc424b410_0 .net "sum", 0 0, L_0x55abc4369260;  1 drivers
S_0x55abc42ac230 .scope module, "adder2" "full_adder" 16 50, 9 3 0, S_0x55abc42b25f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4369630 .functor XOR 1, L_0x55abc4369a60, L_0x55abc4369b00, C4<0>, C4<0>;
L_0x55abc43696a0 .functor AND 1, L_0x55abc4369630, L_0x55abc4369300, C4<1>, C4<1>;
L_0x55abc43697f0 .functor AND 1, L_0x55abc4369a60, L_0x55abc4369b00, C4<1>, C4<1>;
L_0x55abc43698b0 .functor XOR 1, L_0x55abc4369630, L_0x55abc4369300, C4<0>, C4<0>;
L_0x55abc4369950 .functor OR 1, L_0x55abc43696a0, L_0x55abc43697f0, C4<0>, C4<0>;
v0x55abc4249fc0_0 .net "a", 0 0, L_0x55abc4369a60;  1 drivers
v0x55abc424a060_0 .net "b", 0 0, L_0x55abc4369b00;  1 drivers
v0x55abc4249b80_0 .net "ci", 0 0, L_0x55abc4369300;  alias, 1 drivers
v0x55abc4249740_0 .net "co", 0 0, L_0x55abc4369950;  alias, 1 drivers
v0x55abc42497e0_0 .net "out_and1", 0 0, L_0x55abc43696a0;  1 drivers
v0x55abc42492d0_0 .net "out_and2", 0 0, L_0x55abc43697f0;  1 drivers
v0x55abc4249370_0 .net "out_xor", 0 0, L_0x55abc4369630;  1 drivers
v0x55abc4247e80_0 .net "sum", 0 0, L_0x55abc43698b0;  1 drivers
S_0x55abc42aa0f0 .scope module, "adder3" "full_adder" 16 59, 9 3 0, S_0x55abc42b25f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4369bf0 .functor XOR 1, L_0x55abc436a020, L_0x55abc436a150, C4<0>, C4<0>;
L_0x55abc4369c60 .functor AND 1, L_0x55abc4369bf0, L_0x55abc4369950, C4<1>, C4<1>;
L_0x55abc4369db0 .functor AND 1, L_0x55abc436a020, L_0x55abc436a150, C4<1>, C4<1>;
L_0x55abc4369e70 .functor XOR 1, L_0x55abc4369bf0, L_0x55abc4369950, C4<0>, C4<0>;
L_0x55abc4369f10 .functor OR 1, L_0x55abc4369c60, L_0x55abc4369db0, C4<0>, C4<0>;
v0x55abc4247a40_0 .net "a", 0 0, L_0x55abc436a020;  1 drivers
v0x55abc4247600_0 .net "b", 0 0, L_0x55abc436a150;  1 drivers
v0x55abc42476c0_0 .net "ci", 0 0, L_0x55abc4369950;  alias, 1 drivers
v0x55abc4247190_0 .net "co", 0 0, L_0x55abc4369f10;  alias, 1 drivers
v0x55abc4247230_0 .net "out_and1", 0 0, L_0x55abc4369c60;  1 drivers
v0x55abc4245d40_0 .net "out_and2", 0 0, L_0x55abc4369db0;  1 drivers
v0x55abc4245de0_0 .net "out_xor", 0 0, L_0x55abc4369bf0;  1 drivers
v0x55abc4245900_0 .net "sum", 0 0, L_0x55abc4369e70;  1 drivers
S_0x55abc42a7fb0 .scope module, "adder4" "full_adder" 16 68, 9 3 0, S_0x55abc42b25f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc436a2e0 .functor XOR 1, L_0x55abc436a620, L_0x55abc436a6c0, C4<0>, C4<0>;
L_0x55abc436a350 .functor AND 1, L_0x55abc436a2e0, L_0x55abc4369f10, C4<1>, C4<1>;
L_0x55abc436a450 .functor AND 1, L_0x55abc436a620, L_0x55abc436a6c0, C4<1>, C4<1>;
L_0x55abc436a4c0 .functor XOR 1, L_0x55abc436a2e0, L_0x55abc4369f10, C4<0>, C4<0>;
L_0x55abc436a560 .functor OR 1, L_0x55abc436a350, L_0x55abc436a450, C4<0>, C4<0>;
v0x55abc42454c0_0 .net "a", 0 0, L_0x55abc436a620;  1 drivers
v0x55abc4245050_0 .net "b", 0 0, L_0x55abc436a6c0;  1 drivers
v0x55abc4245110_0 .net "ci", 0 0, L_0x55abc4369f10;  alias, 1 drivers
v0x55abc4243c00_0 .net "co", 0 0, L_0x55abc436a560;  alias, 1 drivers
v0x55abc4243ca0_0 .net "out_and1", 0 0, L_0x55abc436a350;  1 drivers
v0x55abc42437c0_0 .net "out_and2", 0 0, L_0x55abc436a450;  1 drivers
v0x55abc4243860_0 .net "out_xor", 0 0, L_0x55abc436a2e0;  1 drivers
v0x55abc4243380_0 .net "sum", 0 0, L_0x55abc436a4c0;  1 drivers
S_0x55abc42a5e70 .scope module, "adder5" "full_adder" 16 77, 9 3 0, S_0x55abc42b25f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc436a7d0 .functor XOR 1, L_0x55abc436ac00, L_0x55abc436aca0, C4<0>, C4<0>;
L_0x55abc436a840 .functor AND 1, L_0x55abc436a7d0, L_0x55abc436a560, C4<1>, C4<1>;
L_0x55abc436a990 .functor AND 1, L_0x55abc436ac00, L_0x55abc436aca0, C4<1>, C4<1>;
L_0x55abc436aa50 .functor XOR 1, L_0x55abc436a7d0, L_0x55abc436a560, C4<0>, C4<0>;
L_0x55abc436aaf0 .functor OR 1, L_0x55abc436a840, L_0x55abc436a990, C4<0>, C4<0>;
v0x55abc4242f10_0 .net "a", 0 0, L_0x55abc436ac00;  1 drivers
v0x55abc4242fd0_0 .net "b", 0 0, L_0x55abc436aca0;  1 drivers
v0x55abc4241990_0 .net "ci", 0 0, L_0x55abc436a560;  alias, 1 drivers
v0x55abc4241a30_0 .net "co", 0 0, L_0x55abc436aaf0;  alias, 1 drivers
v0x55abc4241550_0 .net "out_and1", 0 0, L_0x55abc436a840;  1 drivers
v0x55abc4241110_0 .net "out_and2", 0 0, L_0x55abc436a990;  1 drivers
v0x55abc42411d0_0 .net "out_xor", 0 0, L_0x55abc436a7d0;  1 drivers
v0x55abc420b700_0 .net "sum", 0 0, L_0x55abc436aa50;  1 drivers
S_0x55abc42a3d30 .scope module, "adder6" "full_adder" 16 86, 9 3 0, S_0x55abc42b25f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc436a760 .functor XOR 1, L_0x55abc436b1b0, L_0x55abc436b250, C4<0>, C4<0>;
L_0x55abc436adc0 .functor AND 1, L_0x55abc436a760, L_0x55abc436aaf0, C4<1>, C4<1>;
L_0x55abc436af40 .functor AND 1, L_0x55abc436b1b0, L_0x55abc436b250, C4<1>, C4<1>;
L_0x55abc436b000 .functor XOR 1, L_0x55abc436a760, L_0x55abc436aaf0, C4<0>, C4<0>;
L_0x55abc436b0a0 .functor OR 1, L_0x55abc436adc0, L_0x55abc436af40, C4<0>, C4<0>;
v0x55abc4223bb0_0 .net "a", 0 0, L_0x55abc436b1b0;  1 drivers
v0x55abc4223710_0 .net "b", 0 0, L_0x55abc436b250;  1 drivers
v0x55abc42237d0_0 .net "ci", 0 0, L_0x55abc436aaf0;  alias, 1 drivers
v0x55abc421d010_0 .net "co", 0 0, L_0x55abc436b0a0;  alias, 1 drivers
v0x55abc421d0b0_0 .net "out_and1", 0 0, L_0x55abc436adc0;  1 drivers
v0x55abc4217bb0_0 .net "out_and2", 0 0, L_0x55abc436af40;  1 drivers
v0x55abc4217c50_0 .net "out_xor", 0 0, L_0x55abc436a760;  1 drivers
v0x55abc43052a0_0 .net "sum", 0 0, L_0x55abc436b000;  1 drivers
S_0x55abc42a1bf0 .scope module, "adder7" "full_adder" 16 95, 9 3 0, S_0x55abc42b25f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc436b380 .functor XOR 1, L_0x55abc436b7e0, L_0x55abc436b990, C4<0>, C4<0>;
L_0x55abc436b3f0 .functor AND 1, L_0x55abc436b380, L_0x55abc436b0a0, C4<1>, C4<1>;
L_0x55abc436b570 .functor AND 1, L_0x55abc436b7e0, L_0x55abc436b990, C4<1>, C4<1>;
L_0x55abc436b630 .functor XOR 1, L_0x55abc436b380, L_0x55abc436b0a0, C4<0>, C4<0>;
L_0x55abc436b6d0 .functor OR 1, L_0x55abc436b3f0, L_0x55abc436b570, C4<0>, C4<0>;
v0x55abc4319440_0 .net "a", 0 0, L_0x55abc436b7e0;  1 drivers
v0x55abc4329060_0 .net "b", 0 0, L_0x55abc436b990;  1 drivers
v0x55abc4329120_0 .net "ci", 0 0, L_0x55abc436b0a0;  alias, 1 drivers
v0x55abc4328c20_0 .net "co", 0 0, L_0x55abc436b6d0;  1 drivers
v0x55abc4328cc0_0 .net "out_and1", 0 0, L_0x55abc436b3f0;  1 drivers
v0x55abc43287e0_0 .net "out_and2", 0 0, L_0x55abc436b570;  1 drivers
v0x55abc4328880_0 .net "out_xor", 0 0, L_0x55abc436b380;  1 drivers
v0x55abc4328370_0 .net "sum", 0 0, L_0x55abc436b630;  1 drivers
S_0x55abc429b490 .scope module, "divide" "division_block" 15 55, 17 3 0, S_0x55abc42b4730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 8 "q";
    .port_info 6 /OUTPUT 1 "done_division";
v0x55abc42a9d10_0 .var "D_aux", 7 0;
L_0x7f1903558698 .functor BUFT 1, C4<10001>, C4<0>, C4<0>, C4<0>;
v0x55abc42a9df0_0 .net/2u *"_s12", 4 0, L_0x7f1903558698;  1 drivers
L_0x7f19035586e0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55abc42a7bd0_0 .net/2u *"_s16", 4 0, L_0x7f19035586e0;  1 drivers
L_0x7f19035585c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55abc42a7c90_0 .net/2u *"_s2", 0 0, L_0x7f19035585c0;  1 drivers
v0x55abc42a5a90_0 .net *"_s5", 6 0, L_0x55abc4381e00;  1 drivers
v0x55abc42a5bc0_0 .net "a", 7 0, v0x55abc4348b20_0;  alias, 1 drivers
v0x55abc42a3950_0 .net "b", 7 0, v0x55abc4349350_0;  alias, 1 drivers
v0x55abc42a3a10_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc42a3ab0_0 .var "counter", 4 0;
v0x55abc42a1810_0 .var "divider_aux", 7 0;
v0x55abc42a18d0_0 .net "done_division", 0 0, L_0x55abc4382190;  alias, 1 drivers
v0x55abc42a1970_0 .net "done_valid", 0 0, L_0x55abc437f080;  1 drivers
v0x55abc429b0b0_0 .net "done_valid_xor", 0 0, L_0x55abc4382230;  1 drivers
v0x55abc429b170_0 .net "first_nr_aux", 7 0, v0x55abc431f4b0_0;  1 drivers
v0x55abc4298f70_0 .var "q", 7 0;
v0x55abc4299030_0 .net "quociente", 7 0, v0x55abc431ba70_0;  1 drivers
v0x55abc4296e30_0 .net "quociente_XOR", 7 0, v0x55abc42adf90_0;  1 drivers
v0x55abc4294cf0_0 .net "rst", 0 0, v0x55abc434db70_0;  alias, 1 drivers
v0x55abc4294d90_0 .net "second_nr_aux", 7 0, v0x55abc4307bd0_0;  1 drivers
v0x55abc4294e30_0 .net "start", 0 0, L_0x55abc4368760;  alias, 1 drivers
v0x55abc4292bb0_0 .var "start_aux", 0 0;
L_0x55abc4381e00 .part v0x55abc431ba70_0, 0, 7;
L_0x55abc4381ef0 .concat [ 7 1 0 0], L_0x55abc4381e00, L_0x7f19035585c0;
L_0x55abc4382190 .cmp/eq 5, v0x55abc42a3ab0_0, L_0x7f1903558698;
L_0x55abc4382230 .cmp/eq 5, v0x55abc42a3ab0_0, L_0x7f19035586e0;
S_0x55abc4299350 .scope module, "div1" "div_par" 17 38, 18 3 0, S_0x55abc429b490;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "D";
    .port_info 1 /INPUT 8 "divider";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 8 "q";
    .port_info 4 /OUTPUT 8 "r";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 1 "valid";
v0x55abc431e1a0_0 .net "D", 7 0, v0x55abc42a9d10_0;  1 drivers
v0x55abc431dd30_0 .var "Dext", 15 0;
L_0x7f1903558530 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55abc431c760_0 .net/2u *"_s2", 3 0, L_0x7f1903558530;  1 drivers
v0x55abc431c820_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc431c320_0 .var "cnt", 3 0;
v0x55abc431bee0_0 .net "divider", 7 0, v0x55abc42a1810_0;  1 drivers
v0x55abc431ba70_0 .var "q", 7 0;
v0x55abc431b5d0_0 .net "r", 7 0, L_0x55abc437efe0;  1 drivers
v0x55abc4306cc0_0 .net "start", 0 0, v0x55abc4292bb0_0;  1 drivers
v0x55abc4306d80_0 .net "valid", 0 0, L_0x55abc437f080;  alias, 1 drivers
L_0x55abc437efe0 .part v0x55abc431dd30_0, 0, 8;
L_0x55abc437f080 .cmp/eq 4, v0x55abc431c320_0, L_0x7f1903558530;
S_0x55abc4297210 .scope module, "multiply_comple2" "division_complement_to_2" 17 27, 19 3 0, S_0x55abc429b490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "first_nr_reg";
    .port_info 3 /INPUT 8 "second_nr_reg";
    .port_info 4 /INPUT 1 "complement1_sel";
    .port_info 5 /OUTPUT 8 "first_nr";
    .port_info 6 /OUTPUT 8 "second_nr";
L_0x7f1903558410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55abc4325870_0 .net "ci", 0 0, L_0x7f1903558410;  1 drivers
v0x55abc4325930_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc4323730_0 .net "complement1_finish_nr1", 0 0, v0x55abc4213500_0;  1 drivers
v0x55abc4323800_0 .net "complement1_finish_nr2", 0 0, v0x55abc42177d0_0;  1 drivers
L_0x7f19035584e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55abc43215f0_0 .net "complement1_sel", 0 0, L_0x7f19035584e8;  1 drivers
L_0x7f19035583c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55abc43216e0_0 .net "dumb_0", 7 0, L_0x7f19035583c8;  1 drivers
v0x55abc431f4b0_0 .var "first_nr", 7 0;
v0x55abc431f550_0 .net "first_nr_aux", 7 0, v0x55abc431a970_0;  1 drivers
v0x55abc431d310_0 .net "first_nr_reg", 7 0, v0x55abc4348b20_0;  alias, 1 drivers
v0x55abc431d3b0_0 .net "rst", 0 0, v0x55abc434db70_0;  alias, 1 drivers
v0x55abc4307bd0_0 .var "second_nr", 7 0;
v0x55abc4307c90_0 .net "second_nr_aux", 7 0, v0x55abc4329af0_0;  1 drivers
v0x55abc4317400_0 .net "second_nr_reg", 7 0, v0x55abc4349350_0;  alias, 1 drivers
S_0x55abc42950d0 .scope module, "division_complement_first_nr" "division_4bits_XOR" 19 25, 20 3 0, S_0x55abc4297210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 8 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7f1903558458 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x55abc4379880 .functor XOR 8, v0x55abc4348b20_0, L_0x7f1903558458, C4<00000000>, C4<00000000>;
v0x55abc4261ea0_0 .net "a", 7 0, v0x55abc4348b20_0;  alias, 1 drivers
v0x55abc4261f80_0 .net "a_xor", 7 0, L_0x55abc4379880;  1 drivers
v0x55abc420fda0_0 .net "aux1", 0 0, L_0x55abc4379bf0;  1 drivers
v0x55abc420da40_0 .net "aux2", 0 0, L_0x55abc437a210;  1 drivers
v0x55abc420b2a0_0 .net "aux3", 0 0, L_0x55abc437a750;  1 drivers
v0x55abc4222ce0_0 .net "aux4", 0 0, L_0x55abc437acd0;  1 drivers
v0x55abc421c5b0_0 .net "aux5", 0 0, L_0x55abc437b260;  1 drivers
v0x55abc4208f40_0 .net "aux6", 0 0, L_0x55abc437b6f0;  1 drivers
v0x55abc4216f20_0 .net "aux7", 0 0, L_0x55abc437bcd0;  1 drivers
v0x55abc4216fc0_0 .net "aux_xor", 7 0, L_0x7f1903558458;  1 drivers
v0x55abc42157c0_0 .net "b", 7 0, L_0x7f19035583c8;  alias, 1 drivers
v0x55abc4215880_0 .net "ci", 0 0, L_0x7f1903558410;  alias, 1 drivers
v0x55abc4213460_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc4213500_0 .var "complement1_finish", 0 0;
v0x55abc431b120_0 .net "complement1_sel", 0 0, L_0x7f19035584e8;  alias, 1 drivers
v0x55abc431b1c0_0 .net "rst", 0 0, v0x55abc434db70_0;  alias, 1 drivers
v0x55abc431a970_0 .var "sum", 7 0;
v0x55abc431aa10_0 .net "sum_aux", 6 0, L_0x55abc437bff0;  1 drivers
L_0x55abc4379d00 .part L_0x55abc4379880, 0, 1;
L_0x55abc4379df0 .part L_0x7f19035583c8, 0, 1;
L_0x55abc437a320 .part L_0x55abc4379880, 1, 1;
L_0x55abc437a3c0 .part L_0x7f19035583c8, 1, 1;
L_0x55abc437a860 .part L_0x55abc4379880, 2, 1;
L_0x55abc437a990 .part L_0x7f19035583c8, 2, 1;
L_0x55abc437ade0 .part L_0x55abc4379880, 3, 1;
L_0x55abc437ae80 .part L_0x7f19035583c8, 3, 1;
L_0x55abc437b370 .part L_0x55abc4379880, 4, 1;
L_0x55abc437b410 .part L_0x7f19035583c8, 4, 1;
L_0x55abc437b800 .part L_0x55abc4379880, 5, 1;
L_0x55abc437b8a0 .part L_0x7f19035583c8, 5, 1;
L_0x55abc437be30 .part L_0x55abc4379880, 6, 1;
L_0x55abc437bed0 .part L_0x7f19035583c8, 6, 1;
LS_0x55abc437bff0_0_0 .concat8 [ 1 1 1 1], L_0x55abc4379b80, L_0x55abc437a1a0, L_0x55abc437a6e0, L_0x55abc437ac60;
LS_0x55abc437bff0_0_4 .concat8 [ 1 1 1 0], L_0x55abc437b1f0, L_0x55abc437b650, L_0x55abc437bc30;
L_0x55abc437bff0 .concat8 [ 4 3 0 0], LS_0x55abc437bff0_0_0, LS_0x55abc437bff0_0_4;
S_0x55abc4292f90 .scope module, "adder0" "full_adder" 20 31, 9 3 0, S_0x55abc42950d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4379940 .functor XOR 1, L_0x55abc4379d00, L_0x55abc4379df0, C4<0>, C4<0>;
L_0x55abc43799b0 .functor AND 1, L_0x55abc4379940, L_0x7f1903558410, C4<1>, C4<1>;
L_0x55abc4379a70 .functor AND 1, L_0x55abc4379d00, L_0x55abc4379df0, C4<1>, C4<1>;
L_0x55abc4379b80 .functor XOR 1, L_0x55abc4379940, L_0x7f1903558410, C4<0>, C4<0>;
L_0x55abc4379bf0 .functor OR 1, L_0x55abc43799b0, L_0x55abc4379a70, C4<0>, C4<0>;
v0x55abc4306940_0 .net "a", 0 0, L_0x55abc4379d00;  1 drivers
v0x55abc4316530_0 .net "b", 0 0, L_0x55abc4379df0;  1 drivers
v0x55abc43160f0_0 .net "ci", 0 0, L_0x7f1903558410;  alias, 1 drivers
v0x55abc4316190_0 .net "co", 0 0, L_0x55abc4379bf0;  alias, 1 drivers
v0x55abc4315c80_0 .net "out_and1", 0 0, L_0x55abc43799b0;  1 drivers
v0x55abc4314830_0 .net "out_and2", 0 0, L_0x55abc4379a70;  1 drivers
v0x55abc43148f0_0 .net "out_xor", 0 0, L_0x55abc4379940;  1 drivers
v0x55abc43143f0_0 .net "sum", 0 0, L_0x55abc4379b80;  1 drivers
S_0x55abc4290e50 .scope module, "adder1" "full_adder" 20 41, 9 3 0, S_0x55abc42950d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4379f20 .functor XOR 1, L_0x55abc437a320, L_0x55abc437a3c0, C4<0>, C4<0>;
L_0x55abc4379f90 .functor AND 1, L_0x55abc4379f20, L_0x55abc4379bf0, C4<1>, C4<1>;
L_0x55abc437a0e0 .functor AND 1, L_0x55abc437a320, L_0x55abc437a3c0, C4<1>, C4<1>;
L_0x55abc437a1a0 .functor XOR 1, L_0x55abc4379f20, L_0x55abc4379bf0, C4<0>, C4<0>;
L_0x55abc437a210 .functor OR 1, L_0x55abc4379f90, L_0x55abc437a0e0, C4<0>, C4<0>;
v0x55abc4313fb0_0 .net "a", 0 0, L_0x55abc437a320;  1 drivers
v0x55abc4313b40_0 .net "b", 0 0, L_0x55abc437a3c0;  1 drivers
v0x55abc4313c00_0 .net "ci", 0 0, L_0x55abc4379bf0;  alias, 1 drivers
v0x55abc43126f0_0 .net "co", 0 0, L_0x55abc437a210;  alias, 1 drivers
v0x55abc4312790_0 .net "out_and1", 0 0, L_0x55abc4379f90;  1 drivers
v0x55abc43122b0_0 .net "out_and2", 0 0, L_0x55abc437a0e0;  1 drivers
v0x55abc4312350_0 .net "out_xor", 0 0, L_0x55abc4379f20;  1 drivers
v0x55abc4311e70_0 .net "sum", 0 0, L_0x55abc437a1a0;  1 drivers
S_0x55abc428ed10 .scope module, "adder2" "full_adder" 20 51, 9 3 0, S_0x55abc42950d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc437a460 .functor XOR 1, L_0x55abc437a860, L_0x55abc437a990, C4<0>, C4<0>;
L_0x55abc437a4d0 .functor AND 1, L_0x55abc437a460, L_0x55abc437a210, C4<1>, C4<1>;
L_0x55abc437a620 .functor AND 1, L_0x55abc437a860, L_0x55abc437a990, C4<1>, C4<1>;
L_0x55abc437a6e0 .functor XOR 1, L_0x55abc437a460, L_0x55abc437a210, C4<0>, C4<0>;
L_0x55abc437a750 .functor OR 1, L_0x55abc437a4d0, L_0x55abc437a620, C4<0>, C4<0>;
v0x55abc4311a00_0 .net "a", 0 0, L_0x55abc437a860;  1 drivers
v0x55abc4311ac0_0 .net "b", 0 0, L_0x55abc437a990;  1 drivers
v0x55abc43105b0_0 .net "ci", 0 0, L_0x55abc437a210;  alias, 1 drivers
v0x55abc4310650_0 .net "co", 0 0, L_0x55abc437a750;  alias, 1 drivers
v0x55abc4310170_0 .net "out_and1", 0 0, L_0x55abc437a4d0;  1 drivers
v0x55abc430fd30_0 .net "out_and2", 0 0, L_0x55abc437a620;  1 drivers
v0x55abc430fdf0_0 .net "out_xor", 0 0, L_0x55abc437a460;  1 drivers
v0x55abc430f8c0_0 .net "sum", 0 0, L_0x55abc437a6e0;  1 drivers
S_0x55abc428cb70 .scope module, "adder3" "full_adder" 20 61, 9 3 0, S_0x55abc42950d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc437aa30 .functor XOR 1, L_0x55abc437ade0, L_0x55abc437ae80, C4<0>, C4<0>;
L_0x55abc437aaa0 .functor AND 1, L_0x55abc437aa30, L_0x55abc437a750, C4<1>, C4<1>;
L_0x55abc437aba0 .functor AND 1, L_0x55abc437ade0, L_0x55abc437ae80, C4<1>, C4<1>;
L_0x55abc437ac60 .functor XOR 1, L_0x55abc437aa30, L_0x55abc437a750, C4<0>, C4<0>;
L_0x55abc437acd0 .functor OR 1, L_0x55abc437aaa0, L_0x55abc437aba0, C4<0>, C4<0>;
v0x55abc430e470_0 .net "a", 0 0, L_0x55abc437ade0;  1 drivers
v0x55abc430e510_0 .net "b", 0 0, L_0x55abc437ae80;  1 drivers
v0x55abc430e030_0 .net "ci", 0 0, L_0x55abc437a750;  alias, 1 drivers
v0x55abc430e0d0_0 .net "co", 0 0, L_0x55abc437acd0;  alias, 1 drivers
v0x55abc430dbf0_0 .net "out_and1", 0 0, L_0x55abc437aaa0;  1 drivers
v0x55abc430d780_0 .net "out_and2", 0 0, L_0x55abc437aba0;  1 drivers
v0x55abc430d820_0 .net "out_xor", 0 0, L_0x55abc437aa30;  1 drivers
v0x55abc430c330_0 .net "sum", 0 0, L_0x55abc437ac60;  1 drivers
S_0x55abc428ab40 .scope module, "adder4" "full_adder" 20 71, 9 3 0, S_0x55abc42950d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc437af70 .functor XOR 1, L_0x55abc437b370, L_0x55abc437b410, C4<0>, C4<0>;
L_0x55abc437afe0 .functor AND 1, L_0x55abc437af70, L_0x55abc437acd0, C4<1>, C4<1>;
L_0x55abc437b130 .functor AND 1, L_0x55abc437b370, L_0x55abc437b410, C4<1>, C4<1>;
L_0x55abc437b1f0 .functor XOR 1, L_0x55abc437af70, L_0x55abc437acd0, C4<0>, C4<0>;
L_0x55abc437b260 .functor OR 1, L_0x55abc437afe0, L_0x55abc437b130, C4<0>, C4<0>;
v0x55abc430bef0_0 .net "a", 0 0, L_0x55abc437b370;  1 drivers
v0x55abc430bfb0_0 .net "b", 0 0, L_0x55abc437b410;  1 drivers
v0x55abc430bab0_0 .net "ci", 0 0, L_0x55abc437acd0;  alias, 1 drivers
v0x55abc430bb50_0 .net "co", 0 0, L_0x55abc437b260;  alias, 1 drivers
v0x55abc425d1f0_0 .net "out_and1", 0 0, L_0x55abc437afe0;  1 drivers
v0x55abc42bad90_0 .net "out_and2", 0 0, L_0x55abc437b130;  1 drivers
v0x55abc42bae50_0 .net "out_xor", 0 0, L_0x55abc437af70;  1 drivers
v0x55abc42c7f90_0 .net "sum", 0 0, L_0x55abc437b1f0;  1 drivers
S_0x55abc4288300 .scope module, "adder5" "full_adder" 20 81, 9 3 0, S_0x55abc42950d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc437b4b0 .functor XOR 1, L_0x55abc437b800, L_0x55abc437b8a0, C4<0>, C4<0>;
L_0x55abc437b520 .functor AND 1, L_0x55abc437b4b0, L_0x55abc437b260, C4<1>, C4<1>;
L_0x55abc437b590 .functor AND 1, L_0x55abc437b800, L_0x55abc437b8a0, C4<1>, C4<1>;
L_0x55abc437b650 .functor XOR 1, L_0x55abc437b4b0, L_0x55abc437b260, C4<0>, C4<0>;
L_0x55abc437b6f0 .functor OR 1, L_0x55abc437b520, L_0x55abc437b590, C4<0>, C4<0>;
v0x55abc4231bb0_0 .net "a", 0 0, L_0x55abc437b800;  1 drivers
v0x55abc4240230_0 .net "b", 0 0, L_0x55abc437b8a0;  1 drivers
v0x55abc42402f0_0 .net "ci", 0 0, L_0x55abc437b260;  alias, 1 drivers
v0x55abc4240660_0 .net "co", 0 0, L_0x55abc437b6f0;  alias, 1 drivers
v0x55abc4240700_0 .net "out_and1", 0 0, L_0x55abc437b520;  1 drivers
v0x55abc425ed10_0 .net "out_and2", 0 0, L_0x55abc437b590;  1 drivers
v0x55abc425edb0_0 .net "out_xor", 0 0, L_0x55abc437b4b0;  1 drivers
v0x55abc42bf9f0_0 .net "sum", 0 0, L_0x55abc437b650;  1 drivers
S_0x55abc42861c0 .scope module, "adder6" "full_adder" 20 91, 9 3 0, S_0x55abc42950d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc437b9b0 .functor XOR 1, L_0x55abc437be30, L_0x55abc437bed0, C4<0>, C4<0>;
L_0x55abc437ba20 .functor AND 1, L_0x55abc437b9b0, L_0x55abc437b6f0, C4<1>, C4<1>;
L_0x55abc437bb70 .functor AND 1, L_0x55abc437be30, L_0x55abc437bed0, C4<1>, C4<1>;
L_0x55abc437bc30 .functor XOR 1, L_0x55abc437b9b0, L_0x55abc437b6f0, C4<0>, C4<0>;
L_0x55abc437bcd0 .functor OR 1, L_0x55abc437ba20, L_0x55abc437bb70, C4<0>, C4<0>;
v0x55abc42c0100_0 .net "a", 0 0, L_0x55abc437be30;  1 drivers
v0x55abc42c01c0_0 .net "b", 0 0, L_0x55abc437bed0;  1 drivers
v0x55abc42fd3c0_0 .net "ci", 0 0, L_0x55abc437b6f0;  alias, 1 drivers
v0x55abc42fcc60_0 .net "co", 0 0, L_0x55abc437bcd0;  alias, 1 drivers
v0x55abc42fcd00_0 .net "out_and1", 0 0, L_0x55abc437ba20;  1 drivers
v0x55abc42e9ea0_0 .net "out_and2", 0 0, L_0x55abc437bb70;  1 drivers
v0x55abc42e9f60_0 .net "out_xor", 0 0, L_0x55abc437b9b0;  1 drivers
v0x55abc4262650_0 .net "sum", 0 0, L_0x55abc437bc30;  1 drivers
S_0x55abc4284080 .scope module, "division_complement_second_nr" "division_4bits_XOR" 19 36, 20 3 0, S_0x55abc4297210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 8 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7f19035584a0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x55abc437b940 .functor XOR 8, v0x55abc4349350_0, L_0x7f19035584a0, C4<00000000>, C4<00000000>;
v0x55abc424cb90_0 .net "a", 7 0, v0x55abc4349350_0;  alias, 1 drivers
v0x55abc424cc70_0 .net "a_xor", 7 0, L_0x55abc437b940;  1 drivers
v0x55abc424aa50_0 .net "aux1", 0 0, L_0x55abc437c720;  1 drivers
v0x55abc4248910_0 .net "aux2", 0 0, L_0x55abc437cc20;  1 drivers
v0x55abc4248a00_0 .net "aux3", 0 0, L_0x55abc437d100;  1 drivers
v0x55abc4246820_0 .net "aux4", 0 0, L_0x55abc437d680;  1 drivers
v0x55abc4244690_0 .net "aux5", 0 0, L_0x55abc437dc40;  1 drivers
v0x55abc4244780_0 .net "aux6", 0 0, L_0x55abc437e160;  1 drivers
v0x55abc42424c0_0 .net "aux7", 0 0, L_0x55abc437e9a0;  1 drivers
v0x55abc4242560_0 .net "aux_xor", 7 0, L_0x7f19035584a0;  1 drivers
v0x55abc421fc90_0 .net "b", 7 0, L_0x7f19035583c8;  alias, 1 drivers
v0x55abc421fd50_0 .net "ci", 0 0, L_0x7f1903558410;  alias, 1 drivers
v0x55abc4217730_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc42177d0_0 .var "complement1_finish", 0 0;
v0x55abc4306410_0 .net "complement1_sel", 0 0, L_0x7f19035584e8;  alias, 1 drivers
v0x55abc43064b0_0 .net "rst", 0 0, v0x55abc434db70_0;  alias, 1 drivers
v0x55abc4329af0_0 .var "sum", 7 0;
v0x55abc4329b90_0 .net "sum_aux", 6 0, L_0x55abc437ecc0;  1 drivers
L_0x55abc437c830 .part L_0x55abc437b940, 0, 1;
L_0x55abc437c920 .part L_0x7f19035583c8, 0, 1;
L_0x55abc437cd30 .part L_0x55abc437b940, 1, 1;
L_0x55abc437cdd0 .part L_0x7f19035583c8, 1, 1;
L_0x55abc437d210 .part L_0x55abc437b940, 2, 1;
L_0x55abc437d340 .part L_0x7f19035583c8, 2, 1;
L_0x55abc437d790 .part L_0x55abc437b940, 3, 1;
L_0x55abc437d830 .part L_0x7f19035583c8, 3, 1;
L_0x55abc437dd50 .part L_0x55abc437b940, 4, 1;
L_0x55abc437ddf0 .part L_0x7f19035583c8, 4, 1;
L_0x55abc437e270 .part L_0x55abc437b940, 5, 1;
L_0x55abc437e310 .part L_0x7f19035583c8, 5, 1;
L_0x55abc437eb00 .part L_0x55abc437b940, 6, 1;
L_0x55abc437eba0 .part L_0x7f19035583c8, 6, 1;
LS_0x55abc437ecc0_0_0 .concat8 [ 1 1 1 1], L_0x55abc437c6b0, L_0x55abc437cbb0, L_0x55abc437d060, L_0x55abc437d610;
LS_0x55abc437ecc0_0_4 .concat8 [ 1 1 1 0], L_0x55abc437dba0, L_0x55abc437e0c0, L_0x55abc437e900;
L_0x55abc437ecc0 .concat8 [ 4 3 0 0], LS_0x55abc437ecc0_0_0, LS_0x55abc437ecc0_0_4;
S_0x55abc4281f40 .scope module, "adder0" "full_adder" 20 31, 9 3 0, S_0x55abc4284080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc437c360 .functor XOR 1, L_0x55abc437c830, L_0x55abc437c920, C4<0>, C4<0>;
L_0x55abc437c3d0 .functor AND 1, L_0x55abc437c360, L_0x7f1903558410, C4<1>, C4<1>;
L_0x55abc437c5a0 .functor AND 1, L_0x55abc437c830, L_0x55abc437c920, C4<1>, C4<1>;
L_0x55abc437c6b0 .functor XOR 1, L_0x55abc437c360, L_0x7f1903558410, C4<0>, C4<0>;
L_0x55abc437c720 .functor OR 1, L_0x55abc437c3d0, L_0x55abc437c5a0, C4<0>, C4<0>;
v0x55abc4308350_0 .net "a", 0 0, L_0x55abc437c830;  1 drivers
v0x55abc427fe00_0 .net "b", 0 0, L_0x55abc437c920;  1 drivers
v0x55abc427fec0_0 .net "ci", 0 0, L_0x7f1903558410;  alias, 1 drivers
v0x55abc427dcc0_0 .net "co", 0 0, L_0x55abc437c720;  alias, 1 drivers
v0x55abc427dd60_0 .net "out_and1", 0 0, L_0x55abc437c3d0;  1 drivers
v0x55abc427bb80_0 .net "out_and2", 0 0, L_0x55abc437c5a0;  1 drivers
v0x55abc427bc20_0 .net "out_xor", 0 0, L_0x55abc437c360;  1 drivers
v0x55abc42799e0_0 .net "sum", 0 0, L_0x55abc437c6b0;  1 drivers
S_0x55abc42779b0 .scope module, "adder1" "full_adder" 20 41, 9 3 0, S_0x55abc4284080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc437c9c0 .functor XOR 1, L_0x55abc437cd30, L_0x55abc437cdd0, C4<0>, C4<0>;
L_0x55abc437ca30 .functor AND 1, L_0x55abc437c9c0, L_0x55abc437c720, C4<1>, C4<1>;
L_0x55abc437caf0 .functor AND 1, L_0x55abc437cd30, L_0x55abc437cdd0, C4<1>, C4<1>;
L_0x55abc437cbb0 .functor XOR 1, L_0x55abc437c9c0, L_0x55abc437c720, C4<0>, C4<0>;
L_0x55abc437cc20 .functor OR 1, L_0x55abc437ca30, L_0x55abc437caf0, C4<0>, C4<0>;
v0x55abc42fc2f0_0 .net "a", 0 0, L_0x55abc437cd30;  1 drivers
v0x55abc42fc390_0 .net "b", 0 0, L_0x55abc437cdd0;  1 drivers
v0x55abc42fc760_0 .net "ci", 0 0, L_0x55abc437c720;  alias, 1 drivers
v0x55abc42fc800_0 .net "co", 0 0, L_0x55abc437cc20;  alias, 1 drivers
v0x55abc42edd80_0 .net "out_and1", 0 0, L_0x55abc437ca30;  1 drivers
v0x55abc42ede70_0 .net "out_and2", 0 0, L_0x55abc437caf0;  1 drivers
v0x55abc42fa590_0 .net "out_xor", 0 0, L_0x55abc437c9c0;  1 drivers
v0x55abc42fa630_0 .net "sum", 0 0, L_0x55abc437cbb0;  1 drivers
S_0x55abc42f8450 .scope module, "adder2" "full_adder" 20 51, 9 3 0, S_0x55abc4284080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc437ce70 .functor XOR 1, L_0x55abc437d210, L_0x55abc437d340, C4<0>, C4<0>;
L_0x55abc437cee0 .functor AND 1, L_0x55abc437ce70, L_0x55abc437cc20, C4<1>, C4<1>;
L_0x55abc437cfa0 .functor AND 1, L_0x55abc437d210, L_0x55abc437d340, C4<1>, C4<1>;
L_0x55abc437d060 .functor XOR 1, L_0x55abc437ce70, L_0x55abc437cc20, C4<0>, C4<0>;
L_0x55abc437d100 .functor OR 1, L_0x55abc437cee0, L_0x55abc437cfa0, C4<0>, C4<0>;
v0x55abc42f6310_0 .net "a", 0 0, L_0x55abc437d210;  1 drivers
v0x55abc42f63b0_0 .net "b", 0 0, L_0x55abc437d340;  1 drivers
v0x55abc42f41d0_0 .net "ci", 0 0, L_0x55abc437cc20;  alias, 1 drivers
v0x55abc42f42a0_0 .net "co", 0 0, L_0x55abc437d100;  alias, 1 drivers
v0x55abc42f2090_0 .net "out_and1", 0 0, L_0x55abc437cee0;  1 drivers
v0x55abc42f2180_0 .net "out_and2", 0 0, L_0x55abc437cfa0;  1 drivers
v0x55abc42eff50_0 .net "out_xor", 0 0, L_0x55abc437ce70;  1 drivers
v0x55abc42f0010_0 .net "sum", 0 0, L_0x55abc437d060;  1 drivers
S_0x55abc42dac20 .scope module, "adder3" "full_adder" 20 61, 9 3 0, S_0x55abc4284080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc437d3e0 .functor XOR 1, L_0x55abc437d790, L_0x55abc437d830, C4<0>, C4<0>;
L_0x55abc437d450 .functor AND 1, L_0x55abc437d3e0, L_0x55abc437d100, C4<1>, C4<1>;
L_0x55abc437d550 .functor AND 1, L_0x55abc437d790, L_0x55abc437d830, C4<1>, C4<1>;
L_0x55abc437d610 .functor XOR 1, L_0x55abc437d3e0, L_0x55abc437d100, C4<0>, C4<0>;
L_0x55abc437d680 .functor OR 1, L_0x55abc437d450, L_0x55abc437d550, C4<0>, C4<0>;
v0x55abc42e7430_0 .net "a", 0 0, L_0x55abc437d790;  1 drivers
v0x55abc42e7510_0 .net "b", 0 0, L_0x55abc437d830;  1 drivers
v0x55abc42e52f0_0 .net "ci", 0 0, L_0x55abc437d100;  alias, 1 drivers
v0x55abc42e53f0_0 .net "co", 0 0, L_0x55abc437d680;  alias, 1 drivers
v0x55abc42e31b0_0 .net "out_and1", 0 0, L_0x55abc437d450;  1 drivers
v0x55abc42e32a0_0 .net "out_and2", 0 0, L_0x55abc437d550;  1 drivers
v0x55abc42e1070_0 .net "out_xor", 0 0, L_0x55abc437d3e0;  1 drivers
v0x55abc42e1110_0 .net "sum", 0 0, L_0x55abc437d610;  1 drivers
S_0x55abc42def30 .scope module, "adder4" "full_adder" 20 71, 9 3 0, S_0x55abc4284080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc437d920 .functor XOR 1, L_0x55abc437dd50, L_0x55abc437ddf0, C4<0>, C4<0>;
L_0x55abc437d990 .functor AND 1, L_0x55abc437d920, L_0x55abc437d680, C4<1>, C4<1>;
L_0x55abc437dae0 .functor AND 1, L_0x55abc437dd50, L_0x55abc437ddf0, C4<1>, C4<1>;
L_0x55abc437dba0 .functor XOR 1, L_0x55abc437d920, L_0x55abc437d680, C4<0>, C4<0>;
L_0x55abc437dc40 .functor OR 1, L_0x55abc437d990, L_0x55abc437dae0, C4<0>, C4<0>;
v0x55abc42dcec0_0 .net "a", 0 0, L_0x55abc437dd50;  1 drivers
v0x55abc42cab00_0 .net "b", 0 0, L_0x55abc437ddf0;  1 drivers
v0x55abc42cabc0_0 .net "ci", 0 0, L_0x55abc437d680;  alias, 1 drivers
v0x55abc42d7310_0 .net "co", 0 0, L_0x55abc437dc40;  alias, 1 drivers
v0x55abc42d73b0_0 .net "out_and1", 0 0, L_0x55abc437d990;  1 drivers
v0x55abc42d51d0_0 .net "out_and2", 0 0, L_0x55abc437dae0;  1 drivers
v0x55abc42d5290_0 .net "out_xor", 0 0, L_0x55abc437d920;  1 drivers
v0x55abc42d3090_0 .net "sum", 0 0, L_0x55abc437dba0;  1 drivers
S_0x55abc42d0f50 .scope module, "adder5" "full_adder" 20 81, 9 3 0, S_0x55abc4284080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc437de90 .functor XOR 1, L_0x55abc437e270, L_0x55abc437e310, C4<0>, C4<0>;
L_0x55abc437df00 .functor AND 1, L_0x55abc437de90, L_0x55abc437dc40, C4<1>, C4<1>;
L_0x55abc437e000 .functor AND 1, L_0x55abc437e270, L_0x55abc437e310, C4<1>, C4<1>;
L_0x55abc437e0c0 .functor XOR 1, L_0x55abc437de90, L_0x55abc437dc40, C4<0>, C4<0>;
L_0x55abc437e160 .functor OR 1, L_0x55abc437df00, L_0x55abc437e000, C4<0>, C4<0>;
v0x55abc42cee90_0 .net "a", 0 0, L_0x55abc437e270;  1 drivers
v0x55abc42cccd0_0 .net "b", 0 0, L_0x55abc437e310;  1 drivers
v0x55abc42ccd90_0 .net "ci", 0 0, L_0x55abc437dc40;  alias, 1 drivers
v0x55abc4273280_0 .net "co", 0 0, L_0x55abc437e160;  alias, 1 drivers
v0x55abc4273320_0 .net "out_and1", 0 0, L_0x55abc437df00;  1 drivers
v0x55abc4271140_0 .net "out_and2", 0 0, L_0x55abc437e000;  1 drivers
v0x55abc4271200_0 .net "out_xor", 0 0, L_0x55abc437de90;  1 drivers
v0x55abc426f000_0 .net "sum", 0 0, L_0x55abc437e0c0;  1 drivers
S_0x55abc426cec0 .scope module, "adder6" "full_adder" 20 91, 9 3 0, S_0x55abc4284080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc437e630 .functor XOR 1, L_0x55abc437eb00, L_0x55abc437eba0, C4<0>, C4<0>;
L_0x55abc437e6a0 .functor AND 1, L_0x55abc437e630, L_0x55abc437e160, C4<1>, C4<1>;
L_0x55abc437e7f0 .functor AND 1, L_0x55abc437eb00, L_0x55abc437eba0, C4<1>, C4<1>;
L_0x55abc437e900 .functor XOR 1, L_0x55abc437e630, L_0x55abc437e160, C4<0>, C4<0>;
L_0x55abc437e9a0 .functor OR 1, L_0x55abc437e6a0, L_0x55abc437e7f0, C4<0>, C4<0>;
v0x55abc426ae50_0 .net "a", 0 0, L_0x55abc437eb00;  1 drivers
v0x55abc4268c40_0 .net "b", 0 0, L_0x55abc437eba0;  1 drivers
v0x55abc4268d20_0 .net "ci", 0 0, L_0x55abc437e160;  alias, 1 drivers
v0x55abc4266b00_0 .net "co", 0 0, L_0x55abc437e9a0;  alias, 1 drivers
v0x55abc4266ba0_0 .net "out_and1", 0 0, L_0x55abc437e6a0;  1 drivers
v0x55abc4250e10_0 .net "out_and2", 0 0, L_0x55abc437e7f0;  1 drivers
v0x55abc4250eb0_0 .net "out_xor", 0 0, L_0x55abc437e630;  1 drivers
v0x55abc424ecd0_0 .net "sum", 0 0, L_0x55abc437e900;  1 drivers
S_0x55abc43152c0 .scope module, "result_div" "division_4bits_XOR" 17 48, 20 3 0, S_0x55abc429b490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 8 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7f1903558578 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x55abc437e5c0 .functor XOR 8, L_0x55abc4381ef0, L_0x7f1903558578, C4<00000000>, C4<00000000>;
v0x55abc42ac4d0_0 .net "a", 7 0, L_0x55abc4381ef0;  1 drivers
v0x55abc42ac5d0_0 .net "a_xor", 7 0, L_0x55abc437e5c0;  1 drivers
v0x55abc42aa390_0 .net "aux1", 0 0, L_0x55abc437f4c0;  1 drivers
v0x55abc42aa480_0 .net "aux2", 0 0, L_0x55abc437f9c0;  1 drivers
v0x55abc42f86f0_0 .net "aux3", 0 0, L_0x55abc4380000;  1 drivers
v0x55abc42f8830_0 .net "aux4", 0 0, L_0x55abc43805b0;  1 drivers
v0x55abc42e5590_0 .net "aux5", 0 0, L_0x55abc4380bb0;  1 drivers
v0x55abc42e5680_0 .net "aux6", 0 0, L_0x55abc43810d0;  1 drivers
v0x55abc42e3450_0 .net "aux7", 0 0, L_0x55abc43816b0;  1 drivers
v0x55abc42e3580_0 .net "aux_xor", 7 0, L_0x7f1903558578;  1 drivers
L_0x7f1903558608 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55abc42e1310_0 .net "b", 7 0, L_0x7f1903558608;  1 drivers
L_0x7f1903558650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55abc42e13b0_0 .net "ci", 0 0, L_0x7f1903558650;  1 drivers
v0x55abc42e1450_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc42d5470_0 .var "complement1_finish", 0 0;
v0x55abc42d5510_0 .net "complement1_sel", 0 0, L_0x55abc437f080;  alias, 1 drivers
v0x55abc42d55b0_0 .net "rst", 0 0, v0x55abc434db70_0;  alias, 1 drivers
v0x55abc42adf90_0 .var "sum", 7 0;
v0x55abc42abe50_0 .net "sum_aux", 6 0, L_0x55abc4381ae0;  1 drivers
L_0x55abc437f5d0 .part L_0x55abc437e5c0, 0, 1;
L_0x55abc437f6c0 .part L_0x7f1903558608, 0, 1;
L_0x55abc437fad0 .part L_0x55abc437e5c0, 1, 1;
L_0x55abc437fb70 .part L_0x7f1903558608, 1, 1;
L_0x55abc4380110 .part L_0x55abc437e5c0, 2, 1;
L_0x55abc4380240 .part L_0x7f1903558608, 2, 1;
L_0x55abc43806c0 .part L_0x55abc437e5c0, 3, 1;
L_0x55abc4380760 .part L_0x7f1903558608, 3, 1;
L_0x55abc4380cc0 .part L_0x55abc437e5c0, 4, 1;
L_0x55abc4380d60 .part L_0x7f1903558608, 4, 1;
L_0x55abc43811e0 .part L_0x55abc437e5c0, 5, 1;
L_0x55abc4381280 .part L_0x7f1903558608, 5, 1;
L_0x55abc4381810 .part L_0x55abc437e5c0, 6, 1;
L_0x55abc43819c0 .part L_0x7f1903558608, 6, 1;
LS_0x55abc4381ae0_0_0 .concat8 [ 1 1 1 1], L_0x55abc437f450, L_0x55abc437f950, L_0x55abc437ff60, L_0x55abc4380510;
LS_0x55abc4381ae0_0_4 .concat8 [ 1 1 1 0], L_0x55abc4380b10, L_0x55abc4381030, L_0x55abc4381610;
L_0x55abc4381ae0 .concat8 [ 4 3 0 0], LS_0x55abc4381ae0_0_0, LS_0x55abc4381ae0_0_4;
S_0x55abc4311040 .scope module, "adder0" "full_adder" 20 31, 9 3 0, S_0x55abc43152c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc437f1c0 .functor XOR 1, L_0x55abc437f5d0, L_0x55abc437f6c0, C4<0>, C4<0>;
L_0x55abc437f230 .functor AND 1, L_0x55abc437f1c0, L_0x7f1903558650, C4<1>, C4<1>;
L_0x55abc437f340 .functor AND 1, L_0x55abc437f5d0, L_0x55abc437f6c0, C4<1>, C4<1>;
L_0x55abc437f450 .functor XOR 1, L_0x55abc437f1c0, L_0x7f1903558650, C4<0>, C4<0>;
L_0x55abc437f4c0 .functor OR 1, L_0x55abc437f230, L_0x55abc437f340, C4<0>, C4<0>;
v0x55abc4313250_0 .net "a", 0 0, L_0x55abc437f5d0;  1 drivers
v0x55abc430ef00_0 .net "b", 0 0, L_0x55abc437f6c0;  1 drivers
v0x55abc430efc0_0 .net "ci", 0 0, L_0x7f1903558650;  alias, 1 drivers
v0x55abc430cdc0_0 .net "co", 0 0, L_0x55abc437f4c0;  alias, 1 drivers
v0x55abc430ce80_0 .net "out_and1", 0 0, L_0x55abc437f230;  1 drivers
v0x55abc430ac20_0 .net "out_and2", 0 0, L_0x55abc437f340;  1 drivers
v0x55abc430acc0_0 .net "out_xor", 0 0, L_0x55abc437f1c0;  1 drivers
v0x55abc41a1730_0 .net "sum", 0 0, L_0x55abc437f450;  1 drivers
S_0x55abc43176a0 .scope module, "adder1" "full_adder" 20 41, 9 3 0, S_0x55abc43152c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc437f760 .functor XOR 1, L_0x55abc437fad0, L_0x55abc437fb70, C4<0>, C4<0>;
L_0x55abc437f7d0 .functor AND 1, L_0x55abc437f760, L_0x55abc437f4c0, C4<1>, C4<1>;
L_0x55abc437f890 .functor AND 1, L_0x55abc437fad0, L_0x55abc437fb70, C4<1>, C4<1>;
L_0x55abc437f950 .functor XOR 1, L_0x55abc437f760, L_0x55abc437f4c0, C4<0>, C4<0>;
L_0x55abc437f9c0 .functor OR 1, L_0x55abc437f7d0, L_0x55abc437f890, C4<0>, C4<0>;
v0x55abc4321910_0 .net "a", 0 0, L_0x55abc437fad0;  1 drivers
v0x55abc43239d0_0 .net "b", 0 0, L_0x55abc437fb70;  1 drivers
v0x55abc4323a90_0 .net "ci", 0 0, L_0x55abc437f4c0;  alias, 1 drivers
v0x55abc4325b10_0 .net "co", 0 0, L_0x55abc437f9c0;  alias, 1 drivers
v0x55abc4325bb0_0 .net "out_and1", 0 0, L_0x55abc437f7d0;  1 drivers
v0x55abc4327c50_0 .net "out_and2", 0 0, L_0x55abc437f890;  1 drivers
v0x55abc4327d10_0 .net "out_xor", 0 0, L_0x55abc437f760;  1 drivers
v0x55abc4329d90_0 .net "sum", 0 0, L_0x55abc437f950;  1 drivers
S_0x55abc424ce30 .scope module, "adder2" "full_adder" 20 51, 9 3 0, S_0x55abc43152c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc437fc90 .functor XOR 1, L_0x55abc4380110, L_0x55abc4380240, C4<0>, C4<0>;
L_0x55abc437fd00 .functor AND 1, L_0x55abc437fc90, L_0x55abc437f9c0, C4<1>, C4<1>;
L_0x55abc437fe50 .functor AND 1, L_0x55abc4380110, L_0x55abc4380240, C4<1>, C4<1>;
L_0x55abc437ff60 .functor XOR 1, L_0x55abc437fc90, L_0x55abc437f9c0, C4<0>, C4<0>;
L_0x55abc4380000 .functor OR 1, L_0x55abc437fd00, L_0x55abc437fe50, C4<0>, C4<0>;
v0x55abc424ef70_0 .net "a", 0 0, L_0x55abc4380110;  1 drivers
v0x55abc424f050_0 .net "b", 0 0, L_0x55abc4380240;  1 drivers
v0x55abc42427c0_0 .net "ci", 0 0, L_0x55abc437f9c0;  alias, 1 drivers
v0x55abc4242860_0 .net "co", 0 0, L_0x55abc4380000;  alias, 1 drivers
v0x55abc42713e0_0 .net "out_and1", 0 0, L_0x55abc437fd00;  1 drivers
v0x55abc42714f0_0 .net "out_and2", 0 0, L_0x55abc437fe50;  1 drivers
v0x55abc42d75b0_0 .net "out_xor", 0 0, L_0x55abc437fc90;  1 drivers
v0x55abc42d7650_0 .net "sum", 0 0, L_0x55abc437ff60;  1 drivers
S_0x55abc42e76d0 .scope module, "adder3" "full_adder" 20 61, 9 3 0, S_0x55abc43152c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc43802e0 .functor XOR 1, L_0x55abc43806c0, L_0x55abc4380760, C4<0>, C4<0>;
L_0x55abc4380350 .functor AND 1, L_0x55abc43802e0, L_0x55abc4380000, C4<1>, C4<1>;
L_0x55abc4380450 .functor AND 1, L_0x55abc43806c0, L_0x55abc4380760, C4<1>, C4<1>;
L_0x55abc4380510 .functor XOR 1, L_0x55abc43802e0, L_0x55abc4380000, C4<0>, C4<0>;
L_0x55abc43805b0 .functor OR 1, L_0x55abc4380350, L_0x55abc4380450, C4<0>, C4<0>;
v0x55abc42fa830_0 .net "a", 0 0, L_0x55abc43806c0;  1 drivers
v0x55abc42fa8f0_0 .net "b", 0 0, L_0x55abc4380760;  1 drivers
v0x55abc4284320_0 .net "ci", 0 0, L_0x55abc4380000;  alias, 1 drivers
v0x55abc42843f0_0 .net "co", 0 0, L_0x55abc43805b0;  alias, 1 drivers
v0x55abc4286460_0 .net "out_and1", 0 0, L_0x55abc4380350;  1 drivers
v0x55abc4286500_0 .net "out_and2", 0 0, L_0x55abc4380450;  1 drivers
v0x55abc42974b0_0 .net "out_xor", 0 0, L_0x55abc43802e0;  1 drivers
v0x55abc4297570_0 .net "sum", 0 0, L_0x55abc4380510;  1 drivers
S_0x55abc42995f0 .scope module, "adder4" "full_adder" 20 71, 9 3 0, S_0x55abc43152c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc43808e0 .functor XOR 1, L_0x55abc4380cc0, L_0x55abc4380d60, C4<0>, C4<0>;
L_0x55abc4380950 .functor AND 1, L_0x55abc43808e0, L_0x55abc43805b0, C4<1>, C4<1>;
L_0x55abc4380a50 .functor AND 1, L_0x55abc4380cc0, L_0x55abc4380d60, C4<1>, C4<1>;
L_0x55abc4380b10 .functor XOR 1, L_0x55abc43808e0, L_0x55abc43805b0, C4<0>, C4<0>;
L_0x55abc4380bb0 .functor OR 1, L_0x55abc4380950, L_0x55abc4380a50, C4<0>, C4<0>;
v0x55abc4293300_0 .net "a", 0 0, L_0x55abc4380cc0;  1 drivers
v0x55abc4295370_0 .net "b", 0 0, L_0x55abc4380d60;  1 drivers
v0x55abc4295430_0 .net "ci", 0 0, L_0x55abc43805b0;  alias, 1 drivers
v0x55abc429fd20_0 .net "co", 0 0, L_0x55abc4380bb0;  alias, 1 drivers
v0x55abc429fdc0_0 .net "out_and1", 0 0, L_0x55abc4380950;  1 drivers
v0x55abc431f750_0 .net "out_and2", 0 0, L_0x55abc4380a50;  1 drivers
v0x55abc431f810_0 .net "out_xor", 0 0, L_0x55abc43808e0;  1 drivers
v0x55abc4264930_0 .net "sum", 0 0, L_0x55abc4380b10;  1 drivers
S_0x55abc42644f0 .scope module, "adder5" "full_adder" 20 81, 9 3 0, S_0x55abc43152c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4380e00 .functor XOR 1, L_0x55abc43811e0, L_0x55abc4381280, C4<0>, C4<0>;
L_0x55abc4380e70 .functor AND 1, L_0x55abc4380e00, L_0x55abc4380bb0, C4<1>, C4<1>;
L_0x55abc4380f70 .functor AND 1, L_0x55abc43811e0, L_0x55abc4381280, C4<1>, C4<1>;
L_0x55abc4381030 .functor XOR 1, L_0x55abc4380e00, L_0x55abc4380bb0, C4<0>, C4<0>;
L_0x55abc43810d0 .functor OR 1, L_0x55abc4380e70, L_0x55abc4380f70, C4<0>, C4<0>;
v0x55abc429f6c0_0 .net "a", 0 0, L_0x55abc43811e0;  1 drivers
v0x55abc428c790_0 .net "b", 0 0, L_0x55abc4381280;  1 drivers
v0x55abc428c850_0 .net "ci", 0 0, L_0x55abc4380bb0;  alias, 1 drivers
v0x55abc4279600_0 .net "co", 0 0, L_0x55abc43810d0;  alias, 1 drivers
v0x55abc42796a0_0 .net "out_and1", 0 0, L_0x55abc4380e70;  1 drivers
v0x55abc42ed9a0_0 .net "out_and2", 0 0, L_0x55abc4380f70;  1 drivers
v0x55abc42eda60_0 .net "out_xor", 0 0, L_0x55abc4380e00;  1 drivers
v0x55abc42da840_0 .net "sum", 0 0, L_0x55abc4381030;  1 drivers
S_0x55abc42ca7b0 .scope module, "adder6" "full_adder" 20 91, 9 3 0, S_0x55abc43152c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4381390 .functor XOR 1, L_0x55abc4381810, L_0x55abc43819c0, C4<0>, C4<0>;
L_0x55abc4381400 .functor AND 1, L_0x55abc4381390, L_0x55abc43810d0, C4<1>, C4<1>;
L_0x55abc4381550 .functor AND 1, L_0x55abc4381810, L_0x55abc43819c0, C4<1>, C4<1>;
L_0x55abc4381610 .functor XOR 1, L_0x55abc4381390, L_0x55abc43810d0, C4<0>, C4<0>;
L_0x55abc43816b0 .functor OR 1, L_0x55abc4381400, L_0x55abc4381550, C4<0>, C4<0>;
v0x55abc4231930_0 .net "a", 0 0, L_0x55abc4381810;  1 drivers
v0x55abc4231a10_0 .net "b", 0 0, L_0x55abc43819c0;  1 drivers
v0x55abc42420e0_0 .net "ci", 0 0, L_0x55abc43810d0;  alias, 1 drivers
v0x55abc42421e0_0 .net "co", 0 0, L_0x55abc43816b0;  alias, 1 drivers
v0x55abc431cf30_0 .net "out_and1", 0 0, L_0x55abc4381400;  1 drivers
v0x55abc431cfd0_0 .net "out_and2", 0 0, L_0x55abc4381550;  1 drivers
v0x55abc430a840_0 .net "out_xor", 0 0, L_0x55abc4381390;  1 drivers
v0x55abc430a900_0 .net "sum", 0 0, L_0x55abc4381610;  1 drivers
S_0x55abc4290a70 .scope module, "mult" "multiply_block" 15 44, 21 3 0, S_0x55abc42b4730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /OUTPUT 8 "c";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "multiply_done";
L_0x7f1903558380 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x55abc4346ca0_0 .net/2u *"_s10", 3 0, L_0x7f1903558380;  1 drivers
L_0x7f1903558338 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x55abc4346da0_0 .net/2u *"_s6", 3 0, L_0x7f1903558338;  1 drivers
v0x55abc4346e80_0 .net "a", 7 0, v0x55abc4348b20_0;  alias, 1 drivers
v0x55abc4346f20_0 .var "aux_sumy_v2", 7 0;
v0x55abc4347000_0 .var "aux_sumy_v3", 15 0;
v0x55abc4347110_0 .net "b", 7 0, v0x55abc4349350_0;  alias, 1 drivers
v0x55abc43471b0_0 .var "c", 7 0;
v0x55abc4347290_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc4347330_0 .var "complement_result_sel", 0 0;
v0x55abc43473d0_0 .var "counter", 3 0;
v0x55abc4347490_0 .net "done", 0 0, L_0x55abc4379740;  1 drivers
v0x55abc4347550_0 .net "first_nr_aux", 7 0, v0x55abc433b710_0;  1 drivers
v0x55abc4347610_0 .net "multiply_done", 0 0, L_0x55abc43796a0;  alias, 1 drivers
v0x55abc43476b0_0 .net "resulty", 15 0, v0x55abc4346a00_0;  1 drivers
v0x55abc4347770_0 .net "rst", 0 0, v0x55abc434db70_0;  alias, 1 drivers
v0x55abc4347810_0 .net "second_nr_aux", 7 0, v0x55abc433b990_0;  1 drivers
v0x55abc43478b0_0 .net "start", 0 0, L_0x55abc43684e0;  alias, 1 drivers
L_0x55abc43796a0 .cmp/eq 4, v0x55abc43473d0_0, L_0x7f1903558338;
L_0x55abc4379740 .cmp/eq 4, v0x55abc43473d0_0, L_0x7f1903558380;
S_0x55abc428e930 .scope module, "multiply_comple2" "multiply_complement_to_2" 21 25, 22 3 0, S_0x55abc4290a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "first_nr_reg";
    .port_info 3 /INPUT 8 "second_nr_reg";
    .port_info 4 /INPUT 1 "complement1_sel";
    .port_info 5 /OUTPUT 8 "first_nr";
    .port_info 6 /OUTPUT 8 "second_nr";
L_0x7f19035580b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55abc433b350_0 .net "ci", 0 0, L_0x7f19035580b0;  1 drivers
v0x55abc433b3f0_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc433b490_0 .net "complement1_finish_nr1", 0 0, v0x55abc431f170_0;  1 drivers
v0x55abc433b530_0 .net "complement1_finish_nr2", 0 0, v0x55abc413f100_0;  1 drivers
L_0x7f1903558218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55abc433b5d0_0 .net "complement1_sel", 0 0, L_0x7f1903558218;  1 drivers
L_0x7f1903558068 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55abc433b670_0 .net "dumb_0", 7 0, L_0x7f1903558068;  1 drivers
v0x55abc433b710_0 .var "first_nr", 7 0;
v0x55abc433b7b0_0 .net "first_nr_aux", 7 0, v0x55abc4314f80_0;  1 drivers
v0x55abc433b850_0 .net "first_nr_reg", 7 0, v0x55abc4348b20_0;  alias, 1 drivers
v0x55abc433b8f0_0 .net "rst", 0 0, v0x55abc434db70_0;  alias, 1 drivers
v0x55abc433b990_0 .var "second_nr", 7 0;
v0x55abc433ba70_0 .net "second_nr_aux", 7 0, v0x55abc433b170_0;  1 drivers
v0x55abc433bb30_0 .net "second_nr_reg", 7 0, v0x55abc4349350_0;  alias, 1 drivers
S_0x55abc4285de0 .scope module, "multiply_complement_first_nr" "multiply_4bits_XOR" 22 25, 23 3 0, S_0x55abc428e930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 8 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7f1903558140 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x55abc436bf50 .functor XOR 8, v0x55abc4348b20_0, L_0x7f1903558140, C4<00000000>, C4<00000000>;
v0x55abc42463f0_0 .net *"_s7", 0 0, L_0x55abc436c120;  1 drivers
v0x55abc42464f0_0 .net *"_s9", 6 0, L_0x55abc436c210;  1 drivers
v0x55abc42442b0_0 .net "a", 7 0, v0x55abc4348b20_0;  alias, 1 drivers
v0x55abc4244350_0 .net "a_xor", 7 0, L_0x55abc436bf50;  1 drivers
v0x55abc4329710_0 .net "aux1", 0 0, L_0x55abc436c6a0;  1 drivers
v0x55abc4329800_0 .net "aux2", 0 0, L_0x55abc436cbb0;  1 drivers
v0x55abc43275d0_0 .net "aux3", 0 0, L_0x55abc436d090;  1 drivers
v0x55abc43276c0_0 .net "aux4", 0 0, L_0x55abc436d600;  1 drivers
v0x55abc4325490_0 .net "aux5", 0 0, L_0x55abc436db20;  1 drivers
v0x55abc4325530_0 .net "aux6", 0 0, L_0x55abc436e180;  1 drivers
v0x55abc4323350_0 .net "aux7", 0 0, L_0x55abc436e700;  1 drivers
v0x55abc4323440_0 .net "aux_xor", 7 0, L_0x7f1903558140;  1 drivers
v0x55abc4321210_0 .net "b", 7 0, L_0x7f1903558068;  alias, 1 drivers
v0x55abc43212f0_0 .net "ci", 0 0, L_0x7f19035580b0;  alias, 1 drivers
v0x55abc431f0d0_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc431f170_0 .var "complement1_finish", 0 0;
v0x55abc431f210_0 .net "complement1_sel", 0 0, L_0x7f1903558218;  alias, 1 drivers
L_0x7f19035580f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55abc4317150_0 .net "dumby", 7 0, L_0x7f19035580f8;  1 drivers
v0x55abc4314ee0_0 .net "rst", 0 0, v0x55abc434db70_0;  alias, 1 drivers
v0x55abc4314f80_0 .var "sum", 7 0;
v0x55abc4312da0_0 .net "sum_aux", 7 0, L_0x55abc436f070;  1 drivers
v0x55abc4312e80_0 .net "sum_aux_v2", 7 0, L_0x55abc436c2b0;  1 drivers
L_0x55abc436c120 .part L_0x7f19035580f8, 7, 1;
L_0x55abc436c210 .part L_0x55abc436f070, 0, 7;
L_0x55abc436c2b0 .concat [ 7 1 0 0], L_0x55abc436c210, L_0x55abc436c120;
L_0x55abc436c7b0 .part L_0x55abc436bf50, 0, 1;
L_0x55abc436c8d0 .part L_0x7f1903558068, 0, 1;
L_0x55abc436ccc0 .part L_0x55abc436bf50, 1, 1;
L_0x55abc436cd60 .part L_0x7f1903558068, 1, 1;
L_0x55abc436d1a0 .part L_0x55abc436bf50, 2, 1;
L_0x55abc436d290 .part L_0x7f1903558068, 2, 1;
L_0x55abc436d710 .part L_0x55abc436bf50, 3, 1;
L_0x55abc436d7b0 .part L_0x7f1903558068, 3, 1;
L_0x55abc436dc30 .part L_0x55abc436bf50, 4, 1;
L_0x55abc436dd40 .part L_0x7f1903558068, 4, 1;
L_0x55abc436e290 .part L_0x55abc436bf50, 5, 1;
L_0x55abc436e3b0 .part L_0x7f1903558068, 5, 1;
L_0x55abc436e810 .part L_0x55abc436bf50, 6, 1;
L_0x55abc436ea50 .part L_0x7f1903558068, 6, 1;
L_0x55abc436ee90 .part L_0x55abc436bf50, 7, 1;
L_0x55abc436efd0 .part L_0x7f1903558068, 7, 1;
LS_0x55abc436f070_0_0 .concat8 [ 1 1 1 1], L_0x55abc436c630, L_0x55abc436cb10, L_0x55abc436cff0, L_0x55abc436d560;
LS_0x55abc436f070_0_4 .concat8 [ 1 1 1 1], L_0x55abc436da80, L_0x55abc436e0e0, L_0x55abc436e660, L_0x55abc436ece0;
L_0x55abc436f070 .concat8 [ 4 4 0 0], LS_0x55abc436f070_0_0, LS_0x55abc436f070_0_4;
S_0x55abc4283ca0 .scope module, "adder0" "full_adder" 23 31, 9 3 0, S_0x55abc4285de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc436c3f0 .functor XOR 1, L_0x55abc436c7b0, L_0x55abc436c8d0, C4<0>, C4<0>;
L_0x55abc436c460 .functor AND 1, L_0x55abc436c3f0, L_0x7f19035580b0, C4<1>, C4<1>;
L_0x55abc436c520 .functor AND 1, L_0x55abc436c7b0, L_0x55abc436c8d0, C4<1>, C4<1>;
L_0x55abc436c630 .functor XOR 1, L_0x55abc436c3f0, L_0x7f19035580b0, C4<0>, C4<0>;
L_0x55abc436c6a0 .functor OR 1, L_0x55abc436c460, L_0x55abc436c520, C4<0>, C4<0>;
v0x55abc4281b60_0 .net "a", 0 0, L_0x55abc436c7b0;  1 drivers
v0x55abc4281c40_0 .net "b", 0 0, L_0x55abc436c8d0;  1 drivers
v0x55abc427fa20_0 .net "ci", 0 0, L_0x7f19035580b0;  alias, 1 drivers
v0x55abc427faf0_0 .net "co", 0 0, L_0x55abc436c6a0;  alias, 1 drivers
v0x55abc427d8e0_0 .net "out_and1", 0 0, L_0x55abc436c460;  1 drivers
v0x55abc427d9f0_0 .net "out_and2", 0 0, L_0x55abc436c520;  1 drivers
v0x55abc427b7a0_0 .net "out_xor", 0 0, L_0x55abc436c3f0;  1 drivers
v0x55abc427b860_0 .net "sum", 0 0, L_0x55abc436c630;  1 drivers
S_0x55abc42fa1b0 .scope module, "adder1" "full_adder" 23 41, 9 3 0, S_0x55abc4285de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc436c970 .functor XOR 1, L_0x55abc436ccc0, L_0x55abc436cd60, C4<0>, C4<0>;
L_0x55abc436c9e0 .functor AND 1, L_0x55abc436c970, L_0x55abc436c6a0, C4<1>, C4<1>;
L_0x55abc436ca50 .functor AND 1, L_0x55abc436ccc0, L_0x55abc436cd60, C4<1>, C4<1>;
L_0x55abc436cb10 .functor XOR 1, L_0x55abc436c970, L_0x55abc436c6a0, C4<0>, C4<0>;
L_0x55abc436cbb0 .functor OR 1, L_0x55abc436c9e0, L_0x55abc436ca50, C4<0>, C4<0>;
v0x55abc42f8070_0 .net "a", 0 0, L_0x55abc436ccc0;  1 drivers
v0x55abc42f8150_0 .net "b", 0 0, L_0x55abc436cd60;  1 drivers
v0x55abc42f5f30_0 .net "ci", 0 0, L_0x55abc436c6a0;  alias, 1 drivers
v0x55abc42f5fd0_0 .net "co", 0 0, L_0x55abc436cbb0;  alias, 1 drivers
v0x55abc42f6070_0 .net "out_and1", 0 0, L_0x55abc436c9e0;  1 drivers
v0x55abc42f3df0_0 .net "out_and2", 0 0, L_0x55abc436ca50;  1 drivers
v0x55abc42f3eb0_0 .net "out_xor", 0 0, L_0x55abc436c970;  1 drivers
v0x55abc42f1cb0_0 .net "sum", 0 0, L_0x55abc436cb10;  1 drivers
S_0x55abc42efb70 .scope module, "adder2" "full_adder" 23 51, 9 3 0, S_0x55abc4285de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc436ce00 .functor XOR 1, L_0x55abc436d1a0, L_0x55abc436d290, C4<0>, C4<0>;
L_0x55abc436ce70 .functor AND 1, L_0x55abc436ce00, L_0x55abc436cbb0, C4<1>, C4<1>;
L_0x55abc436cf30 .functor AND 1, L_0x55abc436d1a0, L_0x55abc436d290, C4<1>, C4<1>;
L_0x55abc436cff0 .functor XOR 1, L_0x55abc436ce00, L_0x55abc436cbb0, C4<0>, C4<0>;
L_0x55abc436d090 .functor OR 1, L_0x55abc436ce70, L_0x55abc436cf30, C4<0>, C4<0>;
v0x55abc42f1e10_0 .net "a", 0 0, L_0x55abc436d1a0;  1 drivers
v0x55abc42e7050_0 .net "b", 0 0, L_0x55abc436d290;  1 drivers
v0x55abc42e7110_0 .net "ci", 0 0, L_0x55abc436cbb0;  alias, 1 drivers
v0x55abc42e4f10_0 .net "co", 0 0, L_0x55abc436d090;  alias, 1 drivers
v0x55abc42e4fb0_0 .net "out_and1", 0 0, L_0x55abc436ce70;  1 drivers
v0x55abc42e5050_0 .net "out_and2", 0 0, L_0x55abc436cf30;  1 drivers
v0x55abc42e2dd0_0 .net "out_xor", 0 0, L_0x55abc436ce00;  1 drivers
v0x55abc42e2e90_0 .net "sum", 0 0, L_0x55abc436cff0;  1 drivers
S_0x55abc42e0c90 .scope module, "adder3" "full_adder" 23 61, 9 3 0, S_0x55abc4285de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc436d330 .functor XOR 1, L_0x55abc436d710, L_0x55abc436d7b0, C4<0>, C4<0>;
L_0x55abc436d3a0 .functor AND 1, L_0x55abc436d330, L_0x55abc436d090, C4<1>, C4<1>;
L_0x55abc436d4a0 .functor AND 1, L_0x55abc436d710, L_0x55abc436d7b0, C4<1>, C4<1>;
L_0x55abc436d560 .functor XOR 1, L_0x55abc436d330, L_0x55abc436d090, C4<0>, C4<0>;
L_0x55abc436d600 .functor OR 1, L_0x55abc436d3a0, L_0x55abc436d4a0, C4<0>, C4<0>;
v0x55abc42deb50_0 .net "a", 0 0, L_0x55abc436d710;  1 drivers
v0x55abc42dec10_0 .net "b", 0 0, L_0x55abc436d7b0;  1 drivers
v0x55abc42dca10_0 .net "ci", 0 0, L_0x55abc436d090;  alias, 1 drivers
v0x55abc42dcae0_0 .net "co", 0 0, L_0x55abc436d600;  alias, 1 drivers
v0x55abc42dcb80_0 .net "out_and1", 0 0, L_0x55abc436d3a0;  1 drivers
v0x55abc42d6f30_0 .net "out_and2", 0 0, L_0x55abc436d4a0;  1 drivers
v0x55abc42d6fd0_0 .net "out_xor", 0 0, L_0x55abc436d330;  1 drivers
v0x55abc42d7090_0 .net "sum", 0 0, L_0x55abc436d560;  1 drivers
S_0x55abc42d4df0 .scope module, "adder4" "full_adder" 23 71, 9 3 0, S_0x55abc4285de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc436d850 .functor XOR 1, L_0x55abc436dc30, L_0x55abc436dd40, C4<0>, C4<0>;
L_0x55abc436d8c0 .functor AND 1, L_0x55abc436d850, L_0x55abc436d600, C4<1>, C4<1>;
L_0x55abc436d9c0 .functor AND 1, L_0x55abc436dc30, L_0x55abc436dd40, C4<1>, C4<1>;
L_0x55abc436da80 .functor XOR 1, L_0x55abc436d850, L_0x55abc436d600, C4<0>, C4<0>;
L_0x55abc436db20 .functor OR 1, L_0x55abc436d8c0, L_0x55abc436d9c0, C4<0>, C4<0>;
v0x55abc42d2cb0_0 .net "a", 0 0, L_0x55abc436dc30;  1 drivers
v0x55abc42d2d70_0 .net "b", 0 0, L_0x55abc436dd40;  1 drivers
v0x55abc42d0b70_0 .net "ci", 0 0, L_0x55abc436d600;  alias, 1 drivers
v0x55abc42d0c10_0 .net "co", 0 0, L_0x55abc436db20;  alias, 1 drivers
v0x55abc42d0cb0_0 .net "out_and1", 0 0, L_0x55abc436d8c0;  1 drivers
v0x55abc42cea30_0 .net "out_and2", 0 0, L_0x55abc436d9c0;  1 drivers
v0x55abc42cead0_0 .net "out_xor", 0 0, L_0x55abc436d850;  1 drivers
v0x55abc42ceb90_0 .net "sum", 0 0, L_0x55abc436da80;  1 drivers
S_0x55abc42cc8f0 .scope module, "adder5" "full_adder" 23 81, 9 3 0, S_0x55abc4285de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc436def0 .functor XOR 1, L_0x55abc436e290, L_0x55abc436e3b0, C4<0>, C4<0>;
L_0x55abc436df60 .functor AND 1, L_0x55abc436def0, L_0x55abc436db20, C4<1>, C4<1>;
L_0x55abc436e020 .functor AND 1, L_0x55abc436e290, L_0x55abc436e3b0, C4<1>, C4<1>;
L_0x55abc436e0e0 .functor XOR 1, L_0x55abc436def0, L_0x55abc436db20, C4<0>, C4<0>;
L_0x55abc436e180 .functor OR 1, L_0x55abc436df60, L_0x55abc436e020, C4<0>, C4<0>;
v0x55abc4272ea0_0 .net "a", 0 0, L_0x55abc436e290;  1 drivers
v0x55abc4272f80_0 .net "b", 0 0, L_0x55abc436e3b0;  1 drivers
v0x55abc4270d60_0 .net "ci", 0 0, L_0x55abc436db20;  alias, 1 drivers
v0x55abc4270e30_0 .net "co", 0 0, L_0x55abc436e180;  alias, 1 drivers
v0x55abc4270ed0_0 .net "out_and1", 0 0, L_0x55abc436df60;  1 drivers
v0x55abc426ec20_0 .net "out_and2", 0 0, L_0x55abc436e020;  1 drivers
v0x55abc426ecc0_0 .net "out_xor", 0 0, L_0x55abc436def0;  1 drivers
v0x55abc426ed80_0 .net "sum", 0 0, L_0x55abc436e0e0;  1 drivers
S_0x55abc426cae0 .scope module, "adder6" "full_adder" 23 91, 9 3 0, S_0x55abc4285de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc436dcd0 .functor XOR 1, L_0x55abc436e810, L_0x55abc436ea50, C4<0>, C4<0>;
L_0x55abc436e450 .functor AND 1, L_0x55abc436dcd0, L_0x55abc436e180, C4<1>, C4<1>;
L_0x55abc436e5a0 .functor AND 1, L_0x55abc436e810, L_0x55abc436ea50, C4<1>, C4<1>;
L_0x55abc436e660 .functor XOR 1, L_0x55abc436dcd0, L_0x55abc436e180, C4<0>, C4<0>;
L_0x55abc436e700 .functor OR 1, L_0x55abc436e450, L_0x55abc436e5a0, C4<0>, C4<0>;
v0x55abc426a9a0_0 .net "a", 0 0, L_0x55abc436e810;  1 drivers
v0x55abc426aa80_0 .net "b", 0 0, L_0x55abc436ea50;  1 drivers
v0x55abc4268860_0 .net "ci", 0 0, L_0x55abc436e180;  alias, 1 drivers
v0x55abc4268930_0 .net "co", 0 0, L_0x55abc436e700;  alias, 1 drivers
v0x55abc42689d0_0 .net "out_and1", 0 0, L_0x55abc436e450;  1 drivers
v0x55abc4266720_0 .net "out_and2", 0 0, L_0x55abc436e5a0;  1 drivers
v0x55abc42667c0_0 .net "out_xor", 0 0, L_0x55abc436dcd0;  1 drivers
v0x55abc4266880_0 .net "sum", 0 0, L_0x55abc436e660;  1 drivers
S_0x55abc4250a30 .scope module, "adder7" "full_adder" 23 101, 9 3 0, S_0x55abc4285de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc436eaf0 .functor XOR 1, L_0x55abc436ee90, L_0x55abc436efd0, C4<0>, C4<0>;
L_0x55abc436eb60 .functor AND 1, L_0x55abc436eaf0, L_0x55abc436e700, C4<1>, C4<1>;
L_0x55abc436ec20 .functor AND 1, L_0x55abc436ee90, L_0x55abc436efd0, C4<1>, C4<1>;
L_0x55abc436ece0 .functor XOR 1, L_0x55abc436eaf0, L_0x55abc436e700, C4<0>, C4<0>;
L_0x55abc436ed80 .functor OR 1, L_0x55abc436eb60, L_0x55abc436ec20, C4<0>, C4<0>;
v0x55abc424e8f0_0 .net "a", 0 0, L_0x55abc436ee90;  1 drivers
v0x55abc424e9d0_0 .net "b", 0 0, L_0x55abc436efd0;  1 drivers
v0x55abc424c7b0_0 .net "ci", 0 0, L_0x55abc436e700;  alias, 1 drivers
v0x55abc424c8b0_0 .net "co", 0 0, L_0x55abc436ed80;  1 drivers
v0x55abc424a670_0 .net "out_and1", 0 0, L_0x55abc436eb60;  1 drivers
v0x55abc424a760_0 .net "out_and2", 0 0, L_0x55abc436ec20;  1 drivers
v0x55abc4248530_0 .net "out_xor", 0 0, L_0x55abc436eaf0;  1 drivers
v0x55abc42485f0_0 .net "sum", 0 0, L_0x55abc436ece0;  1 drivers
S_0x55abc4310c60 .scope module, "multiply_complement_second_nr" "multiply_4bits_XOR" 22 36, 23 3 0, S_0x55abc428e930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 8 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7f19035581d0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x55abc436f4e0 .functor XOR 8, v0x55abc4349350_0, L_0x7f19035581d0, C4<00000000>, C4<00000000>;
v0x55abc40fa640_0 .net *"_s7", 0 0, L_0x55abc436ef30;  1 drivers
v0x55abc40fa740_0 .net *"_s9", 6 0, L_0x55abc436f700;  1 drivers
v0x55abc40fa820_0 .net "a", 7 0, v0x55abc4349350_0;  alias, 1 drivers
v0x55abc40c44f0_0 .net "a_xor", 7 0, L_0x55abc436f4e0;  1 drivers
v0x55abc40c45d0_0 .net "aux1", 0 0, L_0x55abc436fca0;  1 drivers
v0x55abc40c46c0_0 .net "aux2", 0 0, L_0x55abc4370200;  1 drivers
v0x55abc40c47b0_0 .net "aux3", 0 0, L_0x55abc43706e0;  1 drivers
v0x55abc416bc40_0 .net "aux4", 0 0, L_0x55abc4370c50;  1 drivers
v0x55abc416bd30_0 .net "aux5", 0 0, L_0x55abc4371170;  1 drivers
v0x55abc416bdd0_0 .net "aux6", 0 0, L_0x55abc4371750;  1 drivers
v0x55abc416bec0_0 .net "aux7", 0 0, L_0x55abc4371d00;  1 drivers
v0x55abc416bfb0_0 .net "aux_xor", 7 0, L_0x7f19035581d0;  1 drivers
v0x55abc413ef20_0 .net "b", 7 0, L_0x7f1903558068;  alias, 1 drivers
v0x55abc413efc0_0 .net "ci", 0 0, L_0x7f19035580b0;  alias, 1 drivers
v0x55abc413f060_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc413f100_0 .var "complement1_finish", 0 0;
v0x55abc413f1a0_0 .net "complement1_sel", 0 0, L_0x7f1903558218;  alias, 1 drivers
L_0x7f1903558188 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55abc413f240_0 .net "dumby", 7 0, L_0x7f1903558188;  1 drivers
v0x55abc433b0d0_0 .net "rst", 0 0, v0x55abc434db70_0;  alias, 1 drivers
v0x55abc433b170_0 .var "sum", 7 0;
v0x55abc433b210_0 .net "sum_aux", 7 0, L_0x55abc4372590;  1 drivers
v0x55abc433b2b0_0 .net "sum_aux_v2", 7 0, L_0x55abc436f7a0;  1 drivers
L_0x55abc436ef30 .part L_0x7f1903558188, 7, 1;
L_0x55abc436f700 .part L_0x55abc4372590, 0, 7;
L_0x55abc436f7a0 .concat [ 7 1 0 0], L_0x55abc436f700, L_0x55abc436ef30;
L_0x55abc436fdb0 .part L_0x55abc436f4e0, 0, 1;
L_0x55abc436fed0 .part L_0x7f1903558068, 0, 1;
L_0x55abc4370310 .part L_0x55abc436f4e0, 1, 1;
L_0x55abc43703b0 .part L_0x7f1903558068, 1, 1;
L_0x55abc43707f0 .part L_0x55abc436f4e0, 2, 1;
L_0x55abc43708e0 .part L_0x7f1903558068, 2, 1;
L_0x55abc4370d60 .part L_0x55abc436f4e0, 3, 1;
L_0x55abc4370e00 .part L_0x7f1903558068, 3, 1;
L_0x55abc4371280 .part L_0x55abc436f4e0, 4, 1;
L_0x55abc4371390 .part L_0x7f1903558068, 4, 1;
L_0x55abc4371860 .part L_0x55abc436f4e0, 5, 1;
L_0x55abc4371980 .part L_0x7f1903558068, 5, 1;
L_0x55abc4371e10 .part L_0x55abc436f4e0, 6, 1;
L_0x55abc4371f40 .part L_0x7f1903558068, 6, 1;
L_0x55abc43723b0 .part L_0x55abc436f4e0, 7, 1;
L_0x55abc43724f0 .part L_0x7f1903558068, 7, 1;
LS_0x55abc4372590_0_0 .concat8 [ 1 1 1 1], L_0x55abc436fc30, L_0x55abc4370160, L_0x55abc4370640, L_0x55abc4370bb0;
LS_0x55abc4372590_0_4 .concat8 [ 1 1 1 1], L_0x55abc43710d0, L_0x55abc43716b0, L_0x55abc4371c60, L_0x55abc4372200;
L_0x55abc4372590 .concat8 [ 4 4 0 0], LS_0x55abc4372590_0_0, LS_0x55abc4372590_0_4;
S_0x55abc430c9e0 .scope module, "adder0" "full_adder" 23 31, 9 3 0, S_0x55abc4310c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc436f8e0 .functor XOR 1, L_0x55abc436fdb0, L_0x55abc436fed0, C4<0>, C4<0>;
L_0x55abc436f950 .functor AND 1, L_0x55abc436f8e0, L_0x7f19035580b0, C4<1>, C4<1>;
L_0x55abc436fb20 .functor AND 1, L_0x55abc436fdb0, L_0x55abc436fed0, C4<1>, C4<1>;
L_0x55abc436fc30 .functor XOR 1, L_0x55abc436f8e0, L_0x7f19035580b0, C4<0>, C4<0>;
L_0x55abc436fca0 .functor OR 1, L_0x55abc436f950, L_0x55abc436fb20, C4<0>, C4<0>;
v0x55abc430ebf0_0 .net "a", 0 0, L_0x55abc436fdb0;  1 drivers
v0x55abc42be990_0 .net "b", 0 0, L_0x55abc436fed0;  1 drivers
v0x55abc42bea50_0 .net "ci", 0 0, L_0x7f19035580b0;  alias, 1 drivers
v0x55abc4126f60_0 .net "co", 0 0, L_0x55abc436fca0;  alias, 1 drivers
v0x55abc4127000_0 .net "out_and1", 0 0, L_0x55abc436f950;  1 drivers
v0x55abc4127110_0 .net "out_and2", 0 0, L_0x55abc436fb20;  1 drivers
v0x55abc41271d0_0 .net "out_xor", 0 0, L_0x55abc436f8e0;  1 drivers
v0x55abc4127290_0 .net "sum", 0 0, L_0x55abc436fc30;  1 drivers
S_0x55abc4153bf0 .scope module, "adder1" "full_adder" 23 41, 9 3 0, S_0x55abc4310c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc436ff70 .functor XOR 1, L_0x55abc4370310, L_0x55abc43703b0, C4<0>, C4<0>;
L_0x55abc436ffe0 .functor AND 1, L_0x55abc436ff70, L_0x55abc436fca0, C4<1>, C4<1>;
L_0x55abc43700a0 .functor AND 1, L_0x55abc4370310, L_0x55abc43703b0, C4<1>, C4<1>;
L_0x55abc4370160 .functor XOR 1, L_0x55abc436ff70, L_0x55abc436fca0, C4<0>, C4<0>;
L_0x55abc4370200 .functor OR 1, L_0x55abc436ffe0, L_0x55abc43700a0, C4<0>, C4<0>;
v0x55abc4153e70_0 .net "a", 0 0, L_0x55abc4370310;  1 drivers
v0x55abc4153f30_0 .net "b", 0 0, L_0x55abc43703b0;  1 drivers
v0x55abc4139e60_0 .net "ci", 0 0, L_0x55abc436fca0;  alias, 1 drivers
v0x55abc4139f00_0 .net "co", 0 0, L_0x55abc4370200;  alias, 1 drivers
v0x55abc4139fa0_0 .net "out_and1", 0 0, L_0x55abc436ffe0;  1 drivers
v0x55abc413a090_0 .net "out_and2", 0 0, L_0x55abc43700a0;  1 drivers
v0x55abc413a130_0 .net "out_xor", 0 0, L_0x55abc436ff70;  1 drivers
v0x55abc40fe7c0_0 .net "sum", 0 0, L_0x55abc4370160;  1 drivers
S_0x55abc40fe920 .scope module, "adder2" "full_adder" 23 51, 9 3 0, S_0x55abc4310c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4370450 .functor XOR 1, L_0x55abc43707f0, L_0x55abc43708e0, C4<0>, C4<0>;
L_0x55abc43704c0 .functor AND 1, L_0x55abc4370450, L_0x55abc4370200, C4<1>, C4<1>;
L_0x55abc4370580 .functor AND 1, L_0x55abc43707f0, L_0x55abc43708e0, C4<1>, C4<1>;
L_0x55abc4370640 .functor XOR 1, L_0x55abc4370450, L_0x55abc4370200, C4<0>, C4<0>;
L_0x55abc43706e0 .functor OR 1, L_0x55abc43704c0, L_0x55abc4370580, C4<0>, C4<0>;
v0x55abc40ae210_0 .net "a", 0 0, L_0x55abc43707f0;  1 drivers
v0x55abc40ae2d0_0 .net "b", 0 0, L_0x55abc43708e0;  1 drivers
v0x55abc40ae390_0 .net "ci", 0 0, L_0x55abc4370200;  alias, 1 drivers
v0x55abc40ae430_0 .net "co", 0 0, L_0x55abc43706e0;  alias, 1 drivers
v0x55abc40ae4d0_0 .net "out_and1", 0 0, L_0x55abc43704c0;  1 drivers
v0x55abc412fb20_0 .net "out_and2", 0 0, L_0x55abc4370580;  1 drivers
v0x55abc412fbe0_0 .net "out_xor", 0 0, L_0x55abc4370450;  1 drivers
v0x55abc412fca0_0 .net "sum", 0 0, L_0x55abc4370640;  1 drivers
S_0x55abc4146de0 .scope module, "adder3" "full_adder" 23 61, 9 3 0, S_0x55abc4310c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4370980 .functor XOR 1, L_0x55abc4370d60, L_0x55abc4370e00, C4<0>, C4<0>;
L_0x55abc43709f0 .functor AND 1, L_0x55abc4370980, L_0x55abc43706e0, C4<1>, C4<1>;
L_0x55abc4370af0 .functor AND 1, L_0x55abc4370d60, L_0x55abc4370e00, C4<1>, C4<1>;
L_0x55abc4370bb0 .functor XOR 1, L_0x55abc4370980, L_0x55abc43706e0, C4<0>, C4<0>;
L_0x55abc4370c50 .functor OR 1, L_0x55abc43709f0, L_0x55abc4370af0, C4<0>, C4<0>;
v0x55abc4147040_0 .net "a", 0 0, L_0x55abc4370d60;  1 drivers
v0x55abc4147120_0 .net "b", 0 0, L_0x55abc4370e00;  1 drivers
v0x55abc412fe00_0 .net "ci", 0 0, L_0x55abc43706e0;  alias, 1 drivers
v0x55abc412fea0_0 .net "co", 0 0, L_0x55abc4370c50;  alias, 1 drivers
v0x55abc40a4290_0 .net "out_and1", 0 0, L_0x55abc43709f0;  1 drivers
v0x55abc40a4380_0 .net "out_and2", 0 0, L_0x55abc4370af0;  1 drivers
v0x55abc40a4420_0 .net "out_xor", 0 0, L_0x55abc4370980;  1 drivers
v0x55abc40a44e0_0 .net "sum", 0 0, L_0x55abc4370bb0;  1 drivers
S_0x55abc40958f0 .scope module, "adder4" "full_adder" 23 71, 9 3 0, S_0x55abc4310c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4370ea0 .functor XOR 1, L_0x55abc4371280, L_0x55abc4371390, C4<0>, C4<0>;
L_0x55abc4370f10 .functor AND 1, L_0x55abc4370ea0, L_0x55abc4370c50, C4<1>, C4<1>;
L_0x55abc4371010 .functor AND 1, L_0x55abc4371280, L_0x55abc4371390, C4<1>, C4<1>;
L_0x55abc43710d0 .functor XOR 1, L_0x55abc4370ea0, L_0x55abc4370c50, C4<0>, C4<0>;
L_0x55abc4371170 .functor OR 1, L_0x55abc4370f10, L_0x55abc4371010, C4<0>, C4<0>;
v0x55abc4095ba0_0 .net "a", 0 0, L_0x55abc4371280;  1 drivers
v0x55abc40f5770_0 .net "b", 0 0, L_0x55abc4371390;  1 drivers
v0x55abc40f5830_0 .net "ci", 0 0, L_0x55abc4370c50;  alias, 1 drivers
v0x55abc40f5900_0 .net "co", 0 0, L_0x55abc4371170;  alias, 1 drivers
v0x55abc40f59a0_0 .net "out_and1", 0 0, L_0x55abc4370f10;  1 drivers
v0x55abc40f5a90_0 .net "out_and2", 0 0, L_0x55abc4371010;  1 drivers
v0x55abc40b9c80_0 .net "out_xor", 0 0, L_0x55abc4370ea0;  1 drivers
v0x55abc40b9d40_0 .net "sum", 0 0, L_0x55abc43710d0;  1 drivers
S_0x55abc40b9ea0 .scope module, "adder5" "full_adder" 23 81, 9 3 0, S_0x55abc4310c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4371430 .functor XOR 1, L_0x55abc4371860, L_0x55abc4371980, C4<0>, C4<0>;
L_0x55abc43714a0 .functor AND 1, L_0x55abc4371430, L_0x55abc4371170, C4<1>, C4<1>;
L_0x55abc43715f0 .functor AND 1, L_0x55abc4371860, L_0x55abc4371980, C4<1>, C4<1>;
L_0x55abc43716b0 .functor XOR 1, L_0x55abc4371430, L_0x55abc4371170, C4<0>, C4<0>;
L_0x55abc4371750 .functor OR 1, L_0x55abc43714a0, L_0x55abc43715f0, C4<0>, C4<0>;
v0x55abc40d0020_0 .net "a", 0 0, L_0x55abc4371860;  1 drivers
v0x55abc40d0100_0 .net "b", 0 0, L_0x55abc4371980;  1 drivers
v0x55abc40d01c0_0 .net "ci", 0 0, L_0x55abc4371170;  alias, 1 drivers
v0x55abc40d02c0_0 .net "co", 0 0, L_0x55abc4371750;  alias, 1 drivers
v0x55abc40d0360_0 .net "out_and1", 0 0, L_0x55abc43714a0;  1 drivers
v0x55abc41072b0_0 .net "out_and2", 0 0, L_0x55abc43715f0;  1 drivers
v0x55abc4107370_0 .net "out_xor", 0 0, L_0x55abc4371430;  1 drivers
v0x55abc4107430_0 .net "sum", 0 0, L_0x55abc43716b0;  1 drivers
S_0x55abc4108460 .scope module, "adder6" "full_adder" 23 91, 9 3 0, S_0x55abc4310c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4371320 .functor XOR 1, L_0x55abc4371e10, L_0x55abc4371f40, C4<0>, C4<0>;
L_0x55abc4371a20 .functor AND 1, L_0x55abc4371320, L_0x55abc4371750, C4<1>, C4<1>;
L_0x55abc4371ba0 .functor AND 1, L_0x55abc4371e10, L_0x55abc4371f40, C4<1>, C4<1>;
L_0x55abc4371c60 .functor XOR 1, L_0x55abc4371320, L_0x55abc4371750, C4<0>, C4<0>;
L_0x55abc4371d00 .functor OR 1, L_0x55abc4371a20, L_0x55abc4371ba0, C4<0>, C4<0>;
v0x55abc41086c0_0 .net "a", 0 0, L_0x55abc4371e10;  1 drivers
v0x55abc41087a0_0 .net "b", 0 0, L_0x55abc4371f40;  1 drivers
v0x55abc4107590_0 .net "ci", 0 0, L_0x55abc4371750;  alias, 1 drivers
v0x55abc40e20b0_0 .net "co", 0 0, L_0x55abc4371d00;  alias, 1 drivers
v0x55abc40e2150_0 .net "out_and1", 0 0, L_0x55abc4371a20;  1 drivers
v0x55abc40e2240_0 .net "out_and2", 0 0, L_0x55abc4371ba0;  1 drivers
v0x55abc40e22e0_0 .net "out_xor", 0 0, L_0x55abc4371320;  1 drivers
v0x55abc40e23a0_0 .net "sum", 0 0, L_0x55abc4371c60;  1 drivers
S_0x55abc40fcf40 .scope module, "adder7" "full_adder" 23 101, 9 3 0, S_0x55abc4310c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4371fe0 .functor XOR 1, L_0x55abc43723b0, L_0x55abc43724f0, C4<0>, C4<0>;
L_0x55abc4372050 .functor AND 1, L_0x55abc4371fe0, L_0x55abc4371d00, C4<1>, C4<1>;
L_0x55abc4372140 .functor AND 1, L_0x55abc43723b0, L_0x55abc43724f0, C4<1>, C4<1>;
L_0x55abc4372200 .functor XOR 1, L_0x55abc4371fe0, L_0x55abc4371d00, C4<0>, C4<0>;
L_0x55abc43722a0 .functor OR 1, L_0x55abc4372050, L_0x55abc4372140, C4<0>, C4<0>;
v0x55abc40fd1a0_0 .net "a", 0 0, L_0x55abc43723b0;  1 drivers
v0x55abc40fd280_0 .net "b", 0 0, L_0x55abc43724f0;  1 drivers
v0x55abc4100a60_0 .net "ci", 0 0, L_0x55abc4371d00;  alias, 1 drivers
v0x55abc4100b60_0 .net "co", 0 0, L_0x55abc43722a0;  1 drivers
v0x55abc4100c00_0 .net "out_and1", 0 0, L_0x55abc4372050;  1 drivers
v0x55abc4100cf0_0 .net "out_and2", 0 0, L_0x55abc4372140;  1 drivers
v0x55abc4100d90_0 .net "out_xor", 0 0, L_0x55abc4371fe0;  1 drivers
v0x55abc40fa4e0_0 .net "sum", 0 0, L_0x55abc4372200;  1 drivers
S_0x55abc433bcb0 .scope module, "multiply_complement_result" "multiply_16bits_XOR" 21 36, 24 3 0, S_0x55abc4290a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 16 "sum";
L_0x7f1903558260 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
L_0x55abc4372e10 .functor XOR 16, v0x55abc4347000_0, L_0x7f1903558260, C4<0000000000000000>, C4<0000000000000000>;
v0x55abc4345540_0 .net "a", 15 0, v0x55abc4347000_0;  1 drivers
v0x55abc4345640_0 .net "a_xor", 15 0, L_0x55abc4372e10;  1 drivers
v0x55abc4345720_0 .net "aux1", 0 0, L_0x55abc43731d0;  1 drivers
v0x55abc4345810_0 .net "aux10", 0 0, L_0x55abc4376440;  1 drivers
v0x55abc4345900_0 .net "aux11", 0 0, L_0x55abc4376a90;  1 drivers
v0x55abc4345a40_0 .net "aux12", 0 0, L_0x55abc4377050;  1 drivers
v0x55abc4345b30_0 .net "aux13", 0 0, L_0x55abc43776c0;  1 drivers
v0x55abc4345c20_0 .net "aux14", 0 0, L_0x55abc4377d40;  1 drivers
v0x55abc4345d10_0 .net "aux15", 0 0, L_0x55abc43783d0;  1 drivers
v0x55abc4345db0_0 .net "aux2", 0 0, L_0x55abc4373630;  1 drivers
v0x55abc4345ea0_0 .net "aux3", 0 0, L_0x55abc4373bc0;  1 drivers
v0x55abc4345f90_0 .net "aux4", 0 0, L_0x55abc4374140;  1 drivers
v0x55abc4346080_0 .net "aux5", 0 0, L_0x55abc4374710;  1 drivers
v0x55abc4346170_0 .net "aux6", 0 0, L_0x55abc4374c60;  1 drivers
v0x55abc4346260_0 .net "aux7", 0 0, L_0x55abc4375210;  1 drivers
v0x55abc4346350_0 .net "aux8", 0 0, L_0x55abc43757e0;  1 drivers
v0x55abc4346440_0 .net "aux9", 0 0, L_0x55abc4375e60;  1 drivers
v0x55abc4346640_0 .net "aux_xor", 15 0, L_0x7f1903558260;  1 drivers
L_0x7f19035582a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc43466e0_0 .net "b", 15 0, L_0x7f19035582a8;  1 drivers
L_0x7f19035582f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55abc4346780_0 .net "ci", 0 0, L_0x7f19035582f0;  1 drivers
v0x55abc4346820_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc43468c0_0 .net "complement1_sel", 0 0, v0x55abc4347330_0;  1 drivers
v0x55abc4346960_0 .net "rst", 0 0, v0x55abc434db70_0;  alias, 1 drivers
v0x55abc4346a00_0 .var "sum", 15 0;
v0x55abc4346ae0_0 .net "sum_aux", 15 0, L_0x55abc4378fe0;  1 drivers
L_0x55abc4372450 .part L_0x55abc4372e10, 0, 1;
L_0x55abc4373330 .part L_0x7f19035582a8, 0, 1;
L_0x55abc4373740 .part L_0x55abc4372e10, 1, 1;
L_0x55abc43737e0 .part L_0x7f19035582a8, 1, 1;
L_0x55abc4373cd0 .part L_0x55abc4372e10, 2, 1;
L_0x55abc4373e00 .part L_0x7f19035582a8, 2, 1;
L_0x55abc4374250 .part L_0x55abc4372e10, 3, 1;
L_0x55abc43742f0 .part L_0x7f19035582a8, 3, 1;
L_0x55abc4374820 .part L_0x55abc4372e10, 4, 1;
L_0x55abc43748c0 .part L_0x7f19035582a8, 4, 1;
L_0x55abc4374d70 .part L_0x55abc4372e10, 5, 1;
L_0x55abc4374e10 .part L_0x7f19035582a8, 5, 1;
L_0x55abc4375320 .part L_0x55abc4372e10, 6, 1;
L_0x55abc43754d0 .part L_0x7f19035582a8, 6, 1;
L_0x55abc43758f0 .part L_0x55abc4372e10, 7, 1;
L_0x55abc4375990 .part L_0x7f19035582a8, 7, 1;
L_0x55abc4375f70 .part L_0x55abc4372e10, 8, 1;
L_0x55abc4376010 .part L_0x7f19035582a8, 8, 1;
L_0x55abc4376550 .part L_0x55abc4372e10, 9, 1;
L_0x55abc43765f0 .part L_0x7f19035582a8, 9, 1;
L_0x55abc43760b0 .part L_0x55abc4372e10, 10, 1;
L_0x55abc4376ba0 .part L_0x7f19035582a8, 10, 1;
L_0x55abc4377160 .part L_0x55abc4372e10, 11, 1;
L_0x55abc4377200 .part L_0x7f19035582a8, 11, 1;
L_0x55abc43777d0 .part L_0x55abc4372e10, 12, 1;
L_0x55abc4377870 .part L_0x7f19035582a8, 12, 1;
L_0x55abc4377e50 .part L_0x55abc4372e10, 13, 1;
L_0x55abc4377ef0 .part L_0x7f19035582a8, 13, 1;
L_0x55abc43784e0 .part L_0x55abc4372e10, 14, 1;
L_0x55abc4378580 .part L_0x7f19035582a8, 14, 1;
L_0x55abc4378b80 .part L_0x55abc4372e10, 15, 1;
L_0x55abc4378c20 .part L_0x7f19035582a8, 15, 1;
LS_0x55abc4378fe0_0_0 .concat8 [ 1 1 1 1], L_0x55abc4373160, L_0x55abc43735c0, L_0x55abc4373b50, L_0x55abc43740d0;
LS_0x55abc4378fe0_0_4 .concat8 [ 1 1 1 1], L_0x55abc43746a0, L_0x55abc4374bf0, L_0x55abc43751a0, L_0x55abc4375770;
LS_0x55abc4378fe0_0_8 .concat8 [ 1 1 1 1], L_0x55abc4375dc0, L_0x55abc43763a0, L_0x55abc43769f0, L_0x55abc4376fb0;
LS_0x55abc4378fe0_0_12 .concat8 [ 1 1 1 1], L_0x55abc4377620, L_0x55abc4377ca0, L_0x55abc4378330, L_0x55abc43789d0;
L_0x55abc4378fe0 .concat8 [ 4 4 4 4], LS_0x55abc4378fe0_0_0, LS_0x55abc4378fe0_0_4, LS_0x55abc4378fe0_0_8, LS_0x55abc4378fe0_0_12;
S_0x55abc433bf10 .scope module, "adder0" "full_adder" 24 36, 9 3 0, S_0x55abc433bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4372ed0 .functor XOR 1, L_0x55abc4372450, L_0x55abc4373330, C4<0>, C4<0>;
L_0x55abc4372f40 .functor AND 1, L_0x55abc4372ed0, L_0x7f19035582f0, C4<1>, C4<1>;
L_0x55abc4373050 .functor AND 1, L_0x55abc4372450, L_0x55abc4373330, C4<1>, C4<1>;
L_0x55abc4373160 .functor XOR 1, L_0x55abc4372ed0, L_0x7f19035582f0, C4<0>, C4<0>;
L_0x55abc43731d0 .functor OR 1, L_0x55abc4372f40, L_0x55abc4373050, C4<0>, C4<0>;
v0x55abc433c170_0 .net "a", 0 0, L_0x55abc4372450;  1 drivers
v0x55abc433c250_0 .net "b", 0 0, L_0x55abc4373330;  1 drivers
v0x55abc433c310_0 .net "ci", 0 0, L_0x7f19035582f0;  alias, 1 drivers
v0x55abc433c3b0_0 .net "co", 0 0, L_0x55abc43731d0;  alias, 1 drivers
v0x55abc433c470_0 .net "out_and1", 0 0, L_0x55abc4372f40;  1 drivers
v0x55abc433c580_0 .net "out_and2", 0 0, L_0x55abc4373050;  1 drivers
v0x55abc433c640_0 .net "out_xor", 0 0, L_0x55abc4372ed0;  1 drivers
v0x55abc433c700_0 .net "sum", 0 0, L_0x55abc4373160;  1 drivers
S_0x55abc433c860 .scope module, "adder1" "full_adder" 24 46, 9 3 0, S_0x55abc433bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc43733d0 .functor XOR 1, L_0x55abc4373740, L_0x55abc43737e0, C4<0>, C4<0>;
L_0x55abc4373440 .functor AND 1, L_0x55abc43733d0, L_0x55abc43731d0, C4<1>, C4<1>;
L_0x55abc4373500 .functor AND 1, L_0x55abc4373740, L_0x55abc43737e0, C4<1>, C4<1>;
L_0x55abc43735c0 .functor XOR 1, L_0x55abc43733d0, L_0x55abc43731d0, C4<0>, C4<0>;
L_0x55abc4373630 .functor OR 1, L_0x55abc4373440, L_0x55abc4373500, C4<0>, C4<0>;
v0x55abc433cae0_0 .net "a", 0 0, L_0x55abc4373740;  1 drivers
v0x55abc433cba0_0 .net "b", 0 0, L_0x55abc43737e0;  1 drivers
v0x55abc433cc60_0 .net "ci", 0 0, L_0x55abc43731d0;  alias, 1 drivers
v0x55abc433cd00_0 .net "co", 0 0, L_0x55abc4373630;  alias, 1 drivers
v0x55abc433cda0_0 .net "out_and1", 0 0, L_0x55abc4373440;  1 drivers
v0x55abc433ce90_0 .net "out_and2", 0 0, L_0x55abc4373500;  1 drivers
v0x55abc433cf50_0 .net "out_xor", 0 0, L_0x55abc43733d0;  1 drivers
v0x55abc433d010_0 .net "sum", 0 0, L_0x55abc43735c0;  1 drivers
S_0x55abc433d170 .scope module, "adder10" "full_adder" 24 136, 9 3 0, S_0x55abc433bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4376740 .functor XOR 1, L_0x55abc43760b0, L_0x55abc4376ba0, C4<0>, C4<0>;
L_0x55abc43767b0 .functor AND 1, L_0x55abc4376740, L_0x55abc4376440, C4<1>, C4<1>;
L_0x55abc4376930 .functor AND 1, L_0x55abc43760b0, L_0x55abc4376ba0, C4<1>, C4<1>;
L_0x55abc43769f0 .functor XOR 1, L_0x55abc4376740, L_0x55abc4376440, C4<0>, C4<0>;
L_0x55abc4376a90 .functor OR 1, L_0x55abc43767b0, L_0x55abc4376930, C4<0>, C4<0>;
v0x55abc433d3d0_0 .net "a", 0 0, L_0x55abc43760b0;  1 drivers
v0x55abc433d490_0 .net "b", 0 0, L_0x55abc4376ba0;  1 drivers
v0x55abc433d550_0 .net "ci", 0 0, L_0x55abc4376440;  alias, 1 drivers
v0x55abc433d620_0 .net "co", 0 0, L_0x55abc4376a90;  alias, 1 drivers
v0x55abc433d6e0_0 .net "out_and1", 0 0, L_0x55abc43767b0;  1 drivers
v0x55abc433d7f0_0 .net "out_and2", 0 0, L_0x55abc4376930;  1 drivers
v0x55abc433d8b0_0 .net "out_xor", 0 0, L_0x55abc4376740;  1 drivers
v0x55abc433d970_0 .net "sum", 0 0, L_0x55abc43769f0;  1 drivers
S_0x55abc433dad0 .scope module, "adder11" "full_adder" 24 146, 9 3 0, S_0x55abc433bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4376d00 .functor XOR 1, L_0x55abc4377160, L_0x55abc4377200, C4<0>, C4<0>;
L_0x55abc4376d70 .functor AND 1, L_0x55abc4376d00, L_0x55abc4376a90, C4<1>, C4<1>;
L_0x55abc4376ef0 .functor AND 1, L_0x55abc4377160, L_0x55abc4377200, C4<1>, C4<1>;
L_0x55abc4376fb0 .functor XOR 1, L_0x55abc4376d00, L_0x55abc4376a90, C4<0>, C4<0>;
L_0x55abc4377050 .functor OR 1, L_0x55abc4376d70, L_0x55abc4376ef0, C4<0>, C4<0>;
v0x55abc433dd30_0 .net "a", 0 0, L_0x55abc4377160;  1 drivers
v0x55abc433de10_0 .net "b", 0 0, L_0x55abc4377200;  1 drivers
v0x55abc433ded0_0 .net "ci", 0 0, L_0x55abc4376a90;  alias, 1 drivers
v0x55abc433dfd0_0 .net "co", 0 0, L_0x55abc4377050;  alias, 1 drivers
v0x55abc433e070_0 .net "out_and1", 0 0, L_0x55abc4376d70;  1 drivers
v0x55abc433e160_0 .net "out_and2", 0 0, L_0x55abc4376ef0;  1 drivers
v0x55abc433e220_0 .net "out_xor", 0 0, L_0x55abc4376d00;  1 drivers
v0x55abc433e2e0_0 .net "sum", 0 0, L_0x55abc4376fb0;  1 drivers
S_0x55abc433e440 .scope module, "adder12" "full_adder" 24 156, 9 3 0, S_0x55abc433bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4377370 .functor XOR 1, L_0x55abc43777d0, L_0x55abc4377870, C4<0>, C4<0>;
L_0x55abc43773e0 .functor AND 1, L_0x55abc4377370, L_0x55abc4377050, C4<1>, C4<1>;
L_0x55abc4377560 .functor AND 1, L_0x55abc43777d0, L_0x55abc4377870, C4<1>, C4<1>;
L_0x55abc4377620 .functor XOR 1, L_0x55abc4377370, L_0x55abc4377050, C4<0>, C4<0>;
L_0x55abc43776c0 .functor OR 1, L_0x55abc43773e0, L_0x55abc4377560, C4<0>, C4<0>;
v0x55abc433e6f0_0 .net "a", 0 0, L_0x55abc43777d0;  1 drivers
v0x55abc433e7d0_0 .net "b", 0 0, L_0x55abc4377870;  1 drivers
v0x55abc433e890_0 .net "ci", 0 0, L_0x55abc4377050;  alias, 1 drivers
v0x55abc433e960_0 .net "co", 0 0, L_0x55abc43776c0;  alias, 1 drivers
v0x55abc433ea00_0 .net "out_and1", 0 0, L_0x55abc43773e0;  1 drivers
v0x55abc433eaf0_0 .net "out_and2", 0 0, L_0x55abc4377560;  1 drivers
v0x55abc433ebb0_0 .net "out_xor", 0 0, L_0x55abc4377370;  1 drivers
v0x55abc433ec70_0 .net "sum", 0 0, L_0x55abc4377620;  1 drivers
S_0x55abc433edd0 .scope module, "adder13" "full_adder" 24 166, 9 3 0, S_0x55abc433bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc43779f0 .functor XOR 1, L_0x55abc4377e50, L_0x55abc4377ef0, C4<0>, C4<0>;
L_0x55abc4377a60 .functor AND 1, L_0x55abc43779f0, L_0x55abc43776c0, C4<1>, C4<1>;
L_0x55abc4377be0 .functor AND 1, L_0x55abc4377e50, L_0x55abc4377ef0, C4<1>, C4<1>;
L_0x55abc4377ca0 .functor XOR 1, L_0x55abc43779f0, L_0x55abc43776c0, C4<0>, C4<0>;
L_0x55abc4377d40 .functor OR 1, L_0x55abc4377a60, L_0x55abc4377be0, C4<0>, C4<0>;
v0x55abc433f030_0 .net "a", 0 0, L_0x55abc4377e50;  1 drivers
v0x55abc433f110_0 .net "b", 0 0, L_0x55abc4377ef0;  1 drivers
v0x55abc433f1d0_0 .net "ci", 0 0, L_0x55abc43776c0;  alias, 1 drivers
v0x55abc433f2d0_0 .net "co", 0 0, L_0x55abc4377d40;  alias, 1 drivers
v0x55abc433f370_0 .net "out_and1", 0 0, L_0x55abc4377a60;  1 drivers
v0x55abc433f460_0 .net "out_and2", 0 0, L_0x55abc4377be0;  1 drivers
v0x55abc433f520_0 .net "out_xor", 0 0, L_0x55abc43779f0;  1 drivers
v0x55abc433f5e0_0 .net "sum", 0 0, L_0x55abc4377ca0;  1 drivers
S_0x55abc433f740 .scope module, "adder14" "full_adder" 24 176, 9 3 0, S_0x55abc433bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4378080 .functor XOR 1, L_0x55abc43784e0, L_0x55abc4378580, C4<0>, C4<0>;
L_0x55abc43780f0 .functor AND 1, L_0x55abc4378080, L_0x55abc4377d40, C4<1>, C4<1>;
L_0x55abc4378270 .functor AND 1, L_0x55abc43784e0, L_0x55abc4378580, C4<1>, C4<1>;
L_0x55abc4378330 .functor XOR 1, L_0x55abc4378080, L_0x55abc4377d40, C4<0>, C4<0>;
L_0x55abc43783d0 .functor OR 1, L_0x55abc43780f0, L_0x55abc4378270, C4<0>, C4<0>;
v0x55abc433f9a0_0 .net "a", 0 0, L_0x55abc43784e0;  1 drivers
v0x55abc433fa80_0 .net "b", 0 0, L_0x55abc4378580;  1 drivers
v0x55abc433fb40_0 .net "ci", 0 0, L_0x55abc4377d40;  alias, 1 drivers
v0x55abc433fc40_0 .net "co", 0 0, L_0x55abc43783d0;  alias, 1 drivers
v0x55abc433fce0_0 .net "out_and1", 0 0, L_0x55abc43780f0;  1 drivers
v0x55abc433fdd0_0 .net "out_and2", 0 0, L_0x55abc4378270;  1 drivers
v0x55abc433fe90_0 .net "out_xor", 0 0, L_0x55abc4378080;  1 drivers
v0x55abc433ff50_0 .net "sum", 0 0, L_0x55abc4378330;  1 drivers
S_0x55abc43400b0 .scope module, "adder15" "full_adder" 24 186, 9 3 0, S_0x55abc433bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4378720 .functor XOR 1, L_0x55abc4378b80, L_0x55abc4378c20, C4<0>, C4<0>;
L_0x55abc4378790 .functor AND 1, L_0x55abc4378720, L_0x55abc43783d0, C4<1>, C4<1>;
L_0x55abc4378910 .functor AND 1, L_0x55abc4378b80, L_0x55abc4378c20, C4<1>, C4<1>;
L_0x55abc43789d0 .functor XOR 1, L_0x55abc4378720, L_0x55abc43783d0, C4<0>, C4<0>;
L_0x55abc4378a70 .functor OR 1, L_0x55abc4378790, L_0x55abc4378910, C4<0>, C4<0>;
v0x55abc4340310_0 .net "a", 0 0, L_0x55abc4378b80;  1 drivers
v0x55abc43403f0_0 .net "b", 0 0, L_0x55abc4378c20;  1 drivers
v0x55abc43404b0_0 .net "ci", 0 0, L_0x55abc43783d0;  alias, 1 drivers
v0x55abc43405b0_0 .net "co", 0 0, L_0x55abc4378a70;  1 drivers
v0x55abc4340650_0 .net "out_and1", 0 0, L_0x55abc4378790;  1 drivers
v0x55abc4340740_0 .net "out_and2", 0 0, L_0x55abc4378910;  1 drivers
v0x55abc4340800_0 .net "out_xor", 0 0, L_0x55abc4378720;  1 drivers
v0x55abc43408c0_0 .net "sum", 0 0, L_0x55abc43789d0;  1 drivers
S_0x55abc4340a20 .scope module, "adder2" "full_adder" 24 56, 9 3 0, S_0x55abc433bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc43738d0 .functor XOR 1, L_0x55abc4373cd0, L_0x55abc4373e00, C4<0>, C4<0>;
L_0x55abc4373940 .functor AND 1, L_0x55abc43738d0, L_0x55abc4373630, C4<1>, C4<1>;
L_0x55abc4373a90 .functor AND 1, L_0x55abc4373cd0, L_0x55abc4373e00, C4<1>, C4<1>;
L_0x55abc4373b50 .functor XOR 1, L_0x55abc43738d0, L_0x55abc4373630, C4<0>, C4<0>;
L_0x55abc4373bc0 .functor OR 1, L_0x55abc4373940, L_0x55abc4373a90, C4<0>, C4<0>;
v0x55abc4340c80_0 .net "a", 0 0, L_0x55abc4373cd0;  1 drivers
v0x55abc4340d60_0 .net "b", 0 0, L_0x55abc4373e00;  1 drivers
v0x55abc4340e20_0 .net "ci", 0 0, L_0x55abc4373630;  alias, 1 drivers
v0x55abc4340f20_0 .net "co", 0 0, L_0x55abc4373bc0;  alias, 1 drivers
v0x55abc4340fc0_0 .net "out_and1", 0 0, L_0x55abc4373940;  1 drivers
v0x55abc4341060_0 .net "out_and2", 0 0, L_0x55abc4373a90;  1 drivers
v0x55abc4341120_0 .net "out_xor", 0 0, L_0x55abc43738d0;  1 drivers
v0x55abc43411e0_0 .net "sum", 0 0, L_0x55abc4373b50;  1 drivers
S_0x55abc4341340 .scope module, "adder3" "full_adder" 24 66, 9 3 0, S_0x55abc433bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4373ea0 .functor XOR 1, L_0x55abc4374250, L_0x55abc43742f0, C4<0>, C4<0>;
L_0x55abc4373f10 .functor AND 1, L_0x55abc4373ea0, L_0x55abc4373bc0, C4<1>, C4<1>;
L_0x55abc4374010 .functor AND 1, L_0x55abc4374250, L_0x55abc43742f0, C4<1>, C4<1>;
L_0x55abc43740d0 .functor XOR 1, L_0x55abc4373ea0, L_0x55abc4373bc0, C4<0>, C4<0>;
L_0x55abc4374140 .functor OR 1, L_0x55abc4373f10, L_0x55abc4374010, C4<0>, C4<0>;
v0x55abc43415a0_0 .net "a", 0 0, L_0x55abc4374250;  1 drivers
v0x55abc4341680_0 .net "b", 0 0, L_0x55abc43742f0;  1 drivers
v0x55abc4341740_0 .net "ci", 0 0, L_0x55abc4373bc0;  alias, 1 drivers
v0x55abc4341840_0 .net "co", 0 0, L_0x55abc4374140;  alias, 1 drivers
v0x55abc43418e0_0 .net "out_and1", 0 0, L_0x55abc4373f10;  1 drivers
v0x55abc43419d0_0 .net "out_and2", 0 0, L_0x55abc4374010;  1 drivers
v0x55abc4341a90_0 .net "out_xor", 0 0, L_0x55abc4373ea0;  1 drivers
v0x55abc4341b50_0 .net "sum", 0 0, L_0x55abc43740d0;  1 drivers
S_0x55abc4341cb0 .scope module, "adder4" "full_adder" 24 76, 9 3 0, S_0x55abc433bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4374470 .functor XOR 1, L_0x55abc4374820, L_0x55abc43748c0, C4<0>, C4<0>;
L_0x55abc43744e0 .functor AND 1, L_0x55abc4374470, L_0x55abc4374140, C4<1>, C4<1>;
L_0x55abc43745e0 .functor AND 1, L_0x55abc4374820, L_0x55abc43748c0, C4<1>, C4<1>;
L_0x55abc43746a0 .functor XOR 1, L_0x55abc4374470, L_0x55abc4374140, C4<0>, C4<0>;
L_0x55abc4374710 .functor OR 1, L_0x55abc43744e0, L_0x55abc43745e0, C4<0>, C4<0>;
v0x55abc4341f10_0 .net "a", 0 0, L_0x55abc4374820;  1 drivers
v0x55abc4341ff0_0 .net "b", 0 0, L_0x55abc43748c0;  1 drivers
v0x55abc43420b0_0 .net "ci", 0 0, L_0x55abc4374140;  alias, 1 drivers
v0x55abc43421b0_0 .net "co", 0 0, L_0x55abc4374710;  alias, 1 drivers
v0x55abc4342250_0 .net "out_and1", 0 0, L_0x55abc43744e0;  1 drivers
v0x55abc4342340_0 .net "out_and2", 0 0, L_0x55abc43745e0;  1 drivers
v0x55abc4342400_0 .net "out_xor", 0 0, L_0x55abc4374470;  1 drivers
v0x55abc43424c0_0 .net "sum", 0 0, L_0x55abc43746a0;  1 drivers
S_0x55abc4342620 .scope module, "adder5" "full_adder" 24 86, 9 3 0, S_0x55abc433bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc43749c0 .functor XOR 1, L_0x55abc4374d70, L_0x55abc4374e10, C4<0>, C4<0>;
L_0x55abc4374a30 .functor AND 1, L_0x55abc43749c0, L_0x55abc4374710, C4<1>, C4<1>;
L_0x55abc4374b30 .functor AND 1, L_0x55abc4374d70, L_0x55abc4374e10, C4<1>, C4<1>;
L_0x55abc4374bf0 .functor XOR 1, L_0x55abc43749c0, L_0x55abc4374710, C4<0>, C4<0>;
L_0x55abc4374c60 .functor OR 1, L_0x55abc4374a30, L_0x55abc4374b30, C4<0>, C4<0>;
v0x55abc4342880_0 .net "a", 0 0, L_0x55abc4374d70;  1 drivers
v0x55abc4342960_0 .net "b", 0 0, L_0x55abc4374e10;  1 drivers
v0x55abc4342a20_0 .net "ci", 0 0, L_0x55abc4374710;  alias, 1 drivers
v0x55abc4342b20_0 .net "co", 0 0, L_0x55abc4374c60;  alias, 1 drivers
v0x55abc4342bc0_0 .net "out_and1", 0 0, L_0x55abc4374a30;  1 drivers
v0x55abc4342cb0_0 .net "out_and2", 0 0, L_0x55abc4374b30;  1 drivers
v0x55abc4342d70_0 .net "out_xor", 0 0, L_0x55abc43749c0;  1 drivers
v0x55abc4342e30_0 .net "sum", 0 0, L_0x55abc4374bf0;  1 drivers
S_0x55abc4342f90 .scope module, "adder6" "full_adder" 24 96, 9 3 0, S_0x55abc433bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4374f20 .functor XOR 1, L_0x55abc4375320, L_0x55abc43754d0, C4<0>, C4<0>;
L_0x55abc4374f90 .functor AND 1, L_0x55abc4374f20, L_0x55abc4374c60, C4<1>, C4<1>;
L_0x55abc43750e0 .functor AND 1, L_0x55abc4375320, L_0x55abc43754d0, C4<1>, C4<1>;
L_0x55abc43751a0 .functor XOR 1, L_0x55abc4374f20, L_0x55abc4374c60, C4<0>, C4<0>;
L_0x55abc4375210 .functor OR 1, L_0x55abc4374f90, L_0x55abc43750e0, C4<0>, C4<0>;
v0x55abc43431f0_0 .net "a", 0 0, L_0x55abc4375320;  1 drivers
v0x55abc43432d0_0 .net "b", 0 0, L_0x55abc43754d0;  1 drivers
v0x55abc4343390_0 .net "ci", 0 0, L_0x55abc4374c60;  alias, 1 drivers
v0x55abc4343490_0 .net "co", 0 0, L_0x55abc4375210;  alias, 1 drivers
v0x55abc4343530_0 .net "out_and1", 0 0, L_0x55abc4374f90;  1 drivers
v0x55abc4343620_0 .net "out_and2", 0 0, L_0x55abc43750e0;  1 drivers
v0x55abc43436e0_0 .net "out_xor", 0 0, L_0x55abc4374f20;  1 drivers
v0x55abc43437a0_0 .net "sum", 0 0, L_0x55abc43751a0;  1 drivers
S_0x55abc4343900 .scope module, "adder7" "full_adder" 24 106, 9 3 0, S_0x55abc433bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4374eb0 .functor XOR 1, L_0x55abc43758f0, L_0x55abc4375990, C4<0>, C4<0>;
L_0x55abc43755f0 .functor AND 1, L_0x55abc4374eb0, L_0x55abc4375210, C4<1>, C4<1>;
L_0x55abc43756b0 .functor AND 1, L_0x55abc43758f0, L_0x55abc4375990, C4<1>, C4<1>;
L_0x55abc4375770 .functor XOR 1, L_0x55abc4374eb0, L_0x55abc4375210, C4<0>, C4<0>;
L_0x55abc43757e0 .functor OR 1, L_0x55abc43755f0, L_0x55abc43756b0, C4<0>, C4<0>;
v0x55abc4343b60_0 .net "a", 0 0, L_0x55abc43758f0;  1 drivers
v0x55abc4343c40_0 .net "b", 0 0, L_0x55abc4375990;  1 drivers
v0x55abc4343d00_0 .net "ci", 0 0, L_0x55abc4375210;  alias, 1 drivers
v0x55abc4343e00_0 .net "co", 0 0, L_0x55abc43757e0;  alias, 1 drivers
v0x55abc4343ea0_0 .net "out_and1", 0 0, L_0x55abc43755f0;  1 drivers
v0x55abc4343f90_0 .net "out_and2", 0 0, L_0x55abc43756b0;  1 drivers
v0x55abc4344050_0 .net "out_xor", 0 0, L_0x55abc4374eb0;  1 drivers
v0x55abc4344110_0 .net "sum", 0 0, L_0x55abc4375770;  1 drivers
S_0x55abc4344270 .scope module, "adder8" "full_adder" 24 116, 9 3 0, S_0x55abc433bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4375bd0 .functor XOR 1, L_0x55abc4375f70, L_0x55abc4376010, C4<0>, C4<0>;
L_0x55abc4375c40 .functor AND 1, L_0x55abc4375bd0, L_0x55abc43757e0, C4<1>, C4<1>;
L_0x55abc4375d00 .functor AND 1, L_0x55abc4375f70, L_0x55abc4376010, C4<1>, C4<1>;
L_0x55abc4375dc0 .functor XOR 1, L_0x55abc4375bd0, L_0x55abc43757e0, C4<0>, C4<0>;
L_0x55abc4375e60 .functor OR 1, L_0x55abc4375c40, L_0x55abc4375d00, C4<0>, C4<0>;
v0x55abc43444d0_0 .net "a", 0 0, L_0x55abc4375f70;  1 drivers
v0x55abc43445b0_0 .net "b", 0 0, L_0x55abc4376010;  1 drivers
v0x55abc4344670_0 .net "ci", 0 0, L_0x55abc43757e0;  alias, 1 drivers
v0x55abc4344770_0 .net "co", 0 0, L_0x55abc4375e60;  alias, 1 drivers
v0x55abc4344810_0 .net "out_and1", 0 0, L_0x55abc4375c40;  1 drivers
v0x55abc4344900_0 .net "out_and2", 0 0, L_0x55abc4375d00;  1 drivers
v0x55abc43449c0_0 .net "out_xor", 0 0, L_0x55abc4375bd0;  1 drivers
v0x55abc4344a80_0 .net "sum", 0 0, L_0x55abc4375dc0;  1 drivers
S_0x55abc4344be0 .scope module, "adder9" "full_adder" 24 126, 9 3 0, S_0x55abc433bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55abc4376150 .functor XOR 1, L_0x55abc4376550, L_0x55abc43765f0, C4<0>, C4<0>;
L_0x55abc43761f0 .functor AND 1, L_0x55abc4376150, L_0x55abc4375e60, C4<1>, C4<1>;
L_0x55abc43762e0 .functor AND 1, L_0x55abc4376550, L_0x55abc43765f0, C4<1>, C4<1>;
L_0x55abc43763a0 .functor XOR 1, L_0x55abc4376150, L_0x55abc4375e60, C4<0>, C4<0>;
L_0x55abc4376440 .functor OR 1, L_0x55abc43761f0, L_0x55abc43762e0, C4<0>, C4<0>;
v0x55abc4344e40_0 .net "a", 0 0, L_0x55abc4376550;  1 drivers
v0x55abc4344f20_0 .net "b", 0 0, L_0x55abc43765f0;  1 drivers
v0x55abc4344fe0_0 .net "ci", 0 0, L_0x55abc4375e60;  alias, 1 drivers
v0x55abc43450e0_0 .net "co", 0 0, L_0x55abc4376440;  alias, 1 drivers
v0x55abc43451b0_0 .net "out_and1", 0 0, L_0x55abc43761f0;  1 drivers
v0x55abc43452a0_0 .net "out_and2", 0 0, L_0x55abc43762e0;  1 drivers
v0x55abc4345340_0 .net "out_xor", 0 0, L_0x55abc4376150;  1 drivers
v0x55abc43453e0_0 .net "sum", 0 0, L_0x55abc43763a0;  1 drivers
S_0x55abc4349620 .scope module, "regf" "xregf" 5 122, 25 4 0, S_0x55abc432fba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 4 "addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
v0x55abc43498e0_0 .net *"_s0", 31 0, L_0x55abc43642b0;  1 drivers
v0x55abc43499e0_0 .net *"_s2", 5 0, L_0x55abc4364350;  1 drivers
L_0x7f1903557c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55abc4349ac0_0 .net *"_s5", 1 0, L_0x7f1903557c30;  1 drivers
L_0x7f1903557c78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55abc4349bb0_0 .net/2u *"_s6", 31 0, L_0x7f1903557c78;  1 drivers
v0x55abc4349c90_0 .net "addr", 3 0, L_0x55abc43645d0;  1 drivers
v0x55abc4349d70_0 .net "clk", 0 0, v0x55abc434cb30_0;  alias, 1 drivers
v0x55abc4349e10_0 .net "data_in", 31 0, L_0x55abc4363cc0;  alias, 1 drivers
v0x55abc4349ed0_0 .net "data_out", 31 0, L_0x55abc4364490;  alias, 1 drivers
v0x55abc4349f90 .array "regf", 0 15, 31 0;
v0x55abc434a350_0 .net "sel", 0 0, v0x55abc4280340_0;  alias, 1 drivers
v0x55abc434a3f0_0 .net "we", 0 0, L_0x55abc4363c50;  alias, 1 drivers
L_0x55abc43642b0 .array/port v0x55abc4349f90, L_0x55abc4364350;
L_0x55abc4364350 .concat [ 4 2 0 0], L_0x55abc43645d0, L_0x7f1903557c30;
L_0x55abc4364490 .functor MUXZ 32, L_0x7f1903557c78, L_0x55abc43642b0, v0x55abc4280340_0, C4<>;
    .scope S_0x55abc4331ea0;
T_0 ;
    %wait E_0x55abc4308db0;
    %load/vec4 v0x55abc4311400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55abc4315680_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55abc4313540_0;
    %load/vec4 v0x55abc430f2c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55abc4315680_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55abc432e3e0;
T_1 ;
    %wait E_0x55abc4323d30;
    %load/vec4 v0x55abc42e22e0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55abc42e22e0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x55abc42e1ad0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0x55abc42e44e0_0, 0, 10;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55abc42e61c0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0x55abc42e44e0_0, 0, 10;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55abc432e3e0;
T_2 ;
    %wait E_0x55abc4242b70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55abc42e2380_0, 0, 32;
    %load/vec4 v0x55abc42e4420_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55abc42ec0d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.0, 9;
    %load/vec4 v0x55abc42e44e0_0;
    %pad/u 32;
    %cmpi/e 528, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x55abc42e1ad0_0;
    %store/vec4 v0x55abc42e2380_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55abc42e44e0_0;
    %pad/u 32;
    %cmpi/e 529, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x55abc42e05e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %or;
    %store/vec4 v0x55abc42e2380_0, 0, 32;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x55abc42e5cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x55abc42e61c0_0;
    %store/vec4 v0x55abc42e2380_0, 0, 32;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x55abc42e3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x55abc42e3fe0_0;
    %store/vec4 v0x55abc42e2380_0, 0, 32;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55abc432e3e0;
T_3 ;
    %wait E_0x55abc43384b0;
    %load/vec4 v0x55abc42e01a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55abc42e1ea0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55abc42e1ea0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55abc42e1ea0_0, 0;
    %load/vec4 v0x55abc42e22e0_0;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc42e1a30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55abc42e61c0_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55abc42e1ea0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55abc42e22e0_0;
    %pad/u 32;
    %pushi/vec4 14, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc42e1a30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55abc42e61c0_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55abc42e1ea0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55abc42e22e0_0;
    %pad/u 32;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc42e1a30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x55abc42e1ad0_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55abc42e1ea0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55abc42e22e0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc42e1a30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x55abc42e1ad0_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55abc42e1ea0_0, 0;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55abc432e3e0;
T_4 ;
    %wait E_0x55abc43384b0;
    %load/vec4 v0x55abc42e01a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55abc42e1a30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55abc42e4420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55abc42e2380_0;
    %assign/vec4 v0x55abc42e1a30_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55abc42ec0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55abc42c82b0_0;
    %assign/vec4 v0x55abc42e1a30_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x55abc42e69a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x55abc42e1a30_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x55abc42e1a30_0, 0;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55abc432e3e0;
T_5 ;
    %wait E_0x55abc43384b0;
    %load/vec4 v0x55abc42e01a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55abc42e1ad0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55abc42e44e0_0;
    %pad/u 32;
    %pushi/vec4 528, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc42e2720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55abc42e1a30_0;
    %assign/vec4 v0x55abc42e1ad0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55abc432e3e0;
T_6 ;
    %wait E_0x55abc43384b0;
    %load/vec4 v0x55abc42e01a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55abc42e05e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55abc42ec0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55abc42ec630_0;
    %load/vec4 v0x55abc42ec170_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55abc42ecee0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55abc42e05e0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55abc432e3e0;
T_7 ;
    %wait E_0x55abc4244c90;
    %load/vec4 v0x55abc42e22e0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55abc42e1a30_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55abc42e2380_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x55abc42e6560_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55abc42e1a30_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55abc42e2380_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55abc42e6560_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55abc432e3e0;
T_8 ;
    %wait E_0x55abc4339320;
    %load/vec4 v0x55abc42e22e0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55abc42e1a30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55abc42e2380_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x55abc42e1a30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55abc42e2380_0;
    %parti/s 1, 31, 6;
    %inv;
    %xor;
    %add;
    %load/vec4 v0x55abc42e6560_0;
    %parti/s 1, 31, 6;
    %and;
    %store/vec4 v0x55abc42e6a60_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55abc42e1a30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55abc42e2380_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x55abc42e1a30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55abc42e2380_0;
    %parti/s 1, 31, 6;
    %xor;
    %add;
    %load/vec4 v0x55abc42e6560_0;
    %parti/s 1, 31, 6;
    %and;
    %store/vec4 v0x55abc42e6a60_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55abc432e3e0;
T_9 ;
    %wait E_0x55abc432dfb0;
    %load/vec4 v0x55abc42e22e0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x55abc42e6560_0;
    %load/vec4 v0x55abc42e1a30_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %load/vec4 v0x55abc42e2380_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %sub;
    %store/vec4 v0x55abc42ed320_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55abc42e6560_0;
    %load/vec4 v0x55abc42e1a30_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %load/vec4 v0x55abc42e2380_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %store/vec4 v0x55abc42ed320_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55abc432e3e0;
T_10 ;
    %wait E_0x55abc42bdb80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55abc42c82b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc42ecee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc42ec630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc42ec170_0, 0, 1;
    %load/vec4 v0x55abc42ece20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55abc42ed320_0;
    %store/vec4 v0x55abc42c82b0_0, 0, 32;
    %load/vec4 v0x55abc42e6a60_0;
    %store/vec4 v0x55abc42ecee0_0, 0, 1;
    %load/vec4 v0x55abc42e6a60_0;
    %load/vec4 v0x55abc42e6560_0;
    %parti/s 1, 31, 6;
    %xor;
    %store/vec4 v0x55abc42ec170_0, 0, 1;
    %load/vec4 v0x55abc42ed320_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55abc42ec630_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55abc42e22e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x55abc42e2380_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x55abc42e1a30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55abc42c82b0_0, 0, 32;
    %load/vec4 v0x55abc42e1a30_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55abc42ecee0_0, 0, 1;
    %load/vec4 v0x55abc42e1a30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55abc42e1a30_0;
    %parti/s 1, 30, 6;
    %xor;
    %store/vec4 v0x55abc42ec170_0, 0, 1;
    %load/vec4 v0x55abc42e1a30_0;
    %parti/s 1, 30, 6;
    %store/vec4 v0x55abc42ec630_0, 0, 1;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x55abc42e1a30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55abc42e1a30_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55abc42c82b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc42ecee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc42ec170_0, 0, 1;
    %load/vec4 v0x55abc42e1a30_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55abc42ec630_0, 0, 1;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55abc42e22e0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v0x55abc42d8d30_0;
    %store/vec4 v0x55abc42c82b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc42ecee0_0, 0, 1;
    %load/vec4 v0x55abc42d8d30_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55abc42ec630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc42ec170_0, 0, 1;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x55abc42e22e0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v0x55abc42dfd60_0;
    %store/vec4 v0x55abc42c82b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc42ecee0_0, 0, 1;
    %load/vec4 v0x55abc42dfd60_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55abc42ec630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc42ec170_0, 0, 1;
T_10.8 ;
T_10.7 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55abc429fa20;
T_11 ;
    %vpi_call/w 14 63 "$readmemh", "program.hex", v0x55abc4250380, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000111111111 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x55abc429fa20;
T_12 ;
    %wait E_0x55abc4338430;
    %load/vec4 v0x55abc4262b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55abc4250420_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55abc4250380, 4;
    %assign/vec4 v0x55abc4262c30_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55abc429fa20;
T_13 ;
    %wait E_0x55abc4338430;
    %load/vec4 v0x55abc4263d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55abc42630d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55abc42638e0_0;
    %load/vec4 v0x55abc4265440_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55abc4250380, 0, 4;
T_13.2 ;
    %load/vec4 v0x55abc4265440_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55abc4250380, 4;
    %assign/vec4 v0x55abc42634a0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55abc4349620;
T_14 ;
    %wait E_0x55abc4338430;
    %load/vec4 v0x55abc434a350_0;
    %load/vec4 v0x55abc434a3f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55abc4349e10_0;
    %load/vec4 v0x55abc4349c90_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55abc4349f90, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55abc43302a0;
T_15 ;
    %wait E_0x55abc407dba0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc4291390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc42b2b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc42b6db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc42bb030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc42f6850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc427c0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc4279f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc428d110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc429fff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc42a2130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc42934d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc42845c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc4280340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc4299890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc42f4710_0, 0, 1;
    %load/vec4 v0x55abc430d180_0;
    %pad/u 32;
    %pushi/vec4 512, 0, 32;
    %and;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x55abc427e200_0;
    %store/vec4 v0x55abc42845c0_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55abc430d180_0;
    %pad/u 32;
    %pushi/vec4 1008, 0, 32;
    %and;
    %cmpi/e 512, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x55abc427e200_0;
    %store/vec4 v0x55abc4280340_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55abc430d180_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 600, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x55abc427e200_0;
    %store/vec4 v0x55abc4299890_0, 0, 1;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x55abc430d180_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 700, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x55abc427e200_0;
    %store/vec4 v0x55abc428d110_0, 0, 1;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x55abc430d180_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 704, 0, 32;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v0x55abc427e200_0;
    %store/vec4 v0x55abc42f6850_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x55abc430d180_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 718, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %load/vec4 v0x55abc427e200_0;
    %store/vec4 v0x55abc427c0c0_0, 0, 1;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x55abc430d180_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 710, 0, 32;
    %jmp/0xz  T_15.12, 4;
    %load/vec4 v0x55abc427e200_0;
    %store/vec4 v0x55abc42b2b30_0, 0, 1;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x55abc430d180_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 714, 0, 32;
    %jmp/0xz  T_15.14, 4;
    %load/vec4 v0x55abc427e200_0;
    %store/vec4 v0x55abc42b6db0_0, 0, 1;
    %jmp T_15.15;
T_15.14 ;
    %load/vec4 v0x55abc430d180_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 722, 0, 32;
    %jmp/0xz  T_15.16, 4;
    %load/vec4 v0x55abc427e200_0;
    %store/vec4 v0x55abc429fff0_0, 0, 1;
    %jmp T_15.17;
T_15.16 ;
    %load/vec4 v0x55abc430d180_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 726, 0, 32;
    %jmp/0xz  T_15.18, 4;
    %load/vec4 v0x55abc427e200_0;
    %store/vec4 v0x55abc42a2130_0, 0, 1;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v0x55abc430d180_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 730, 0, 32;
    %jmp/0xz  T_15.20, 4;
    %load/vec4 v0x55abc427e200_0;
    %store/vec4 v0x55abc4291390_0, 0, 1;
    %jmp T_15.21;
T_15.20 ;
    %load/vec4 v0x55abc430d180_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 734, 0, 32;
    %jmp/0xz  T_15.22, 4;
    %load/vec4 v0x55abc427e200_0;
    %store/vec4 v0x55abc42934d0_0, 0, 1;
    %jmp T_15.23;
T_15.22 ;
    %load/vec4 v0x55abc430d180_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 742, 0, 32;
    %jmp/0xz  T_15.24, 4;
    %load/vec4 v0x55abc427e200_0;
    %store/vec4 v0x55abc4279f80_0, 0, 1;
    %jmp T_15.25;
T_15.24 ;
    %load/vec4 v0x55abc430d180_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 738, 0, 32;
    %jmp/0xz  T_15.26, 4;
    %load/vec4 v0x55abc427e200_0;
    %store/vec4 v0x55abc42bb030_0, 0, 1;
    %jmp T_15.27;
T_15.26 ;
    %load/vec4 v0x55abc427e200_0;
    %store/vec4 v0x55abc42f4710_0, 0, 1;
T_15.27 ;
T_15.25 ;
T_15.23 ;
T_15.21 ;
T_15.19 ;
T_15.17 ;
T_15.15 ;
T_15.13 ;
T_15.11 ;
T_15.9 ;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55abc43302a0;
T_16 ;
    %wait E_0x55abc413fed0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55abc4297750_0, 0, 32;
    %load/vec4 v0x55abc42845c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55abc4286700_0;
    %store/vec4 v0x55abc4297750_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55abc4280340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55abc4282480_0;
    %store/vec4 v0x55abc4297750_0, 0, 32;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55abc42f6850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55abc42f8990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55abc4297750_0, 0, 32;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x55abc427c0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55abc42f8990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55abc4297750_0, 0, 32;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x55abc4279f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55abc42f8990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55abc4297750_0, 0, 32;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x55abc42b2b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55abc42b4c70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55abc4297750_0, 0, 32;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x55abc42b6db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55abc42b8ef0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55abc4297750_0, 0, 32;
    %jmp T_16.13;
T_16.12 ;
    %load/vec4 v0x55abc42bb030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55abc42bd170_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55abc4297750_0, 0, 32;
    %jmp T_16.15;
T_16.14 ;
    %load/vec4 v0x55abc42a2130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.16, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55abc430b040_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55abc4297750_0, 0, 32;
    %jmp T_16.17;
T_16.16 ;
    %load/vec4 v0x55abc4291390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.18, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55abc428f250_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55abc4297750_0, 0, 32;
    %jmp T_16.19;
T_16.18 ;
    %load/vec4 v0x55abc42934d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.20, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55abc4295610_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55abc4297750_0, 0, 32;
T_16.20 ;
T_16.19 ;
T_16.17 ;
T_16.15 ;
T_16.13 ;
T_16.11 ;
T_16.9 ;
T_16.7 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55abc432d270;
T_17 ;
    %wait E_0x55abc43384b0;
    %load/vec4 v0x55abc426e570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55abc426fa60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc426e130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55abc426e610_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55abc426f9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55abc426fa60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc426e130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55abc426e610_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55abc426fa60_0;
    %cmpi/u 2, 0, 3;
    %flag_get/vec4 5;
    %pushi/vec4 3, 0, 3;
    %load/vec4 v0x55abc426fa60_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x55abc426fa60_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55abc426fa60_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x55abc426fed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x55abc42c9410_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.8, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55abc426fa60_0, 0;
    %load/vec4 v0x55abc426e1f0_0;
    %assign/vec4 v0x55abc426e130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55abc426e610_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x55abc42c9410_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.10, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55abc426fa60_0, 0;
    %load/vec4 v0x55abc42c9410_0;
    %assign/vec4 v0x55abc426e130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55abc426e610_0, 0;
T_17.10 ;
T_17.9 ;
T_17.6 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55abc42b6870;
T_18 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55abc4269f50_0, 0, 2;
    %end;
    .thread T_18, $init;
    .scope S_0x55abc42b6870;
T_19 ;
    %wait E_0x55abc43384b0;
    %load/vec4 v0x55abc42674c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc426a2f0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x55abc4267930_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55abc4266070_0;
    %load/vec4 v0x55abc4269600_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x55abc4267930_0, 0;
    %load/vec4 v0x55abc426b800_0;
    %assign/vec4 v0x55abc426a2f0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x55abc4267930_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x55abc4267930_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55abc42b6870;
T_20 ;
    %wait E_0x55abc427a520;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55abc426b740_0, 0, 12;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55abc42681b0_0, 0, 4;
T_20.0 ;
    %load/vec4 v0x55abc42681b0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_20.1, 5;
    %load/vec4 v0x55abc426b740_0;
    %parti/s 11, 0, 2;
    %load/vec4 v0x55abc426a2f0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55abc42681b0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55abc426b740_0, 0, 12;
    %load/vec4 v0x55abc42681b0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x55abc426b740_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x55abc426b740_0;
    %parti/s 4, 0, 2;
    %addi 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55abc426b740_0, 4, 4;
T_20.2 ;
    %load/vec4 v0x55abc42681b0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x55abc426b740_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x55abc426b740_0;
    %parti/s 4, 4, 4;
    %addi 3, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55abc426b740_0, 4, 4;
T_20.4 ;
    %load/vec4 v0x55abc42681b0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x55abc426b740_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x55abc426b740_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55abc426b740_0, 4, 4;
T_20.6 ;
    %load/vec4 v0x55abc42681b0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55abc42681b0_0, 0, 4;
    %jmp T_20.0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55abc42b6870;
T_21 ;
    %wait E_0x55abc427a4e0;
    %load/vec4 v0x55abc426bbb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55abc4269b30_0, 0, 8;
    %jmp T_21.20;
T_21.0 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x55abc4269b30_0, 0, 8;
    %jmp T_21.20;
T_21.1 ;
    %pushi/vec4 249, 0, 8;
    %store/vec4 v0x55abc4269b30_0, 0, 8;
    %jmp T_21.20;
T_21.2 ;
    %pushi/vec4 164, 0, 8;
    %store/vec4 v0x55abc4269b30_0, 0, 8;
    %jmp T_21.20;
T_21.3 ;
    %pushi/vec4 176, 0, 8;
    %store/vec4 v0x55abc4269b30_0, 0, 8;
    %jmp T_21.20;
T_21.4 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v0x55abc4269b30_0, 0, 8;
    %jmp T_21.20;
T_21.5 ;
    %pushi/vec4 146, 0, 8;
    %store/vec4 v0x55abc4269b30_0, 0, 8;
    %jmp T_21.20;
T_21.6 ;
    %pushi/vec4 130, 0, 8;
    %store/vec4 v0x55abc4269b30_0, 0, 8;
    %jmp T_21.20;
T_21.7 ;
    %pushi/vec4 248, 0, 8;
    %store/vec4 v0x55abc4269b30_0, 0, 8;
    %jmp T_21.20;
T_21.8 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x55abc4269b30_0, 0, 8;
    %jmp T_21.20;
T_21.9 ;
    %pushi/vec4 144, 0, 8;
    %store/vec4 v0x55abc4269b30_0, 0, 8;
    %jmp T_21.20;
T_21.10 ;
    %pushi/vec4 191, 0, 8;
    %store/vec4 v0x55abc4269b30_0, 0, 8;
    %jmp T_21.20;
T_21.11 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x55abc4269b30_0, 0, 8;
    %jmp T_21.20;
T_21.12 ;
    %pushi/vec4 175, 0, 8;
    %store/vec4 v0x55abc4269b30_0, 0, 8;
    %jmp T_21.20;
T_21.13 ;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v0x55abc4269b30_0, 0, 8;
    %jmp T_21.20;
T_21.14 ;
    %pushi/vec4 140, 0, 8;
    %store/vec4 v0x55abc4269b30_0, 0, 8;
    %jmp T_21.20;
T_21.15 ;
    %pushi/vec4 193, 0, 8;
    %store/vec4 v0x55abc4269b30_0, 0, 8;
    %jmp T_21.20;
T_21.16 ;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x55abc4269b30_0, 0, 8;
    %jmp T_21.20;
T_21.17 ;
    %pushi/vec4 199, 0, 8;
    %store/vec4 v0x55abc4269b30_0, 0, 8;
    %jmp T_21.20;
T_21.18 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55abc4269b30_0, 0, 8;
    %jmp T_21.20;
T_21.20 ;
    %pop/vec4 1;
    %load/vec4 v0x55abc4269f50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_21.21, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55abc4269b30_0, 4, 1;
T_21.21 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55abc42b6870;
T_22 ;
    %wait E_0x55abc42cd7b0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55abc4269f50_0, 0, 2;
    %load/vec4 v0x55abc426bff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.0 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55abc4269a70_0, 0, 4;
    %load/vec4 v0x55abc4267d70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_22.5, 4;
    %load/vec4 v0x55abc426b740_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %store/vec4 v0x55abc426bbb0_0, 0, 5;
    %jmp T_22.6;
T_22.5 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55abc426bbb0_0, 0, 5;
T_22.6 ;
    %jmp T_22.4;
T_22.1 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55abc4269a70_0, 0, 4;
    %load/vec4 v0x55abc4267d70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_22.7, 4;
    %load/vec4 v0x55abc42696a0_0;
    %load/vec4 v0x55abc426bff0_0;
    %cmp/e;
    %jmp/0xz  T_22.9, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55abc4269f50_0, 0, 2;
T_22.9 ;
    %load/vec4 v0x55abc426b740_0;
    %parti/s 4, 4, 4;
    %pad/u 5;
    %store/vec4 v0x55abc426bbb0_0, 0, 5;
    %jmp T_22.8;
T_22.7 ;
    %load/vec4 v0x55abc4267d70_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_22.11, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55abc426bbb0_0, 0, 5;
    %jmp T_22.12;
T_22.11 ;
    %load/vec4 v0x55abc4267d70_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.13, 4;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x55abc426bbb0_0, 0, 5;
    %jmp T_22.14;
T_22.13 ;
    %load/vec4 v0x55abc4267d70_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_22.15, 4;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55abc426bbb0_0, 0, 5;
T_22.15 ;
T_22.14 ;
T_22.12 ;
T_22.8 ;
    %jmp T_22.4;
T_22.2 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55abc4269a70_0, 0, 4;
    %load/vec4 v0x55abc4267d70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_22.17, 4;
    %load/vec4 v0x55abc42696a0_0;
    %load/vec4 v0x55abc426bff0_0;
    %cmp/e;
    %jmp/0xz  T_22.19, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55abc4269f50_0, 0, 2;
T_22.19 ;
    %load/vec4 v0x55abc426b740_0;
    %parti/s 4, 8, 5;
    %pad/u 5;
    %store/vec4 v0x55abc426bbb0_0, 0, 5;
    %jmp T_22.18;
T_22.17 ;
    %load/vec4 v0x55abc4267d70_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_22.21, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55abc426bbb0_0, 0, 5;
    %jmp T_22.22;
T_22.21 ;
    %load/vec4 v0x55abc4267d70_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.23, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55abc426bbb0_0, 0, 5;
    %jmp T_22.24;
T_22.23 ;
    %load/vec4 v0x55abc4267d70_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_22.25, 4;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x55abc426bbb0_0, 0, 5;
T_22.25 ;
T_22.24 ;
T_22.22 ;
T_22.18 ;
    %jmp T_22.4;
T_22.3 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55abc4269a70_0, 0, 4;
    %load/vec4 v0x55abc4267d70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_22.27, 4;
    %load/vec4 v0x55abc4267560_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.29, 4;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55abc426bbb0_0, 0, 5;
    %jmp T_22.30;
T_22.29 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55abc426bbb0_0, 0, 5;
T_22.30 ;
    %jmp T_22.28;
T_22.27 ;
    %load/vec4 v0x55abc4267d70_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_22.31, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x55abc426bbb0_0, 0, 5;
    %jmp T_22.32;
T_22.31 ;
    %load/vec4 v0x55abc4267d70_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.33, 4;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x55abc426bbb0_0, 0, 5;
    %jmp T_22.34;
T_22.33 ;
    %load/vec4 v0x55abc4267d70_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_22.35, 4;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55abc426bbb0_0, 0, 5;
T_22.35 ;
T_22.34 ;
T_22.32 ;
T_22.28 ;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55abc42b25f0;
T_23 ;
    %wait E_0x55abc4338430;
    %load/vec4 v0x55abc431ff30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55abc4320720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc431eae0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55abc431ea20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55abc4320720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc431eae0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x55abc4320720_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_23.4, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55abc4320720_0, 0;
    %load/vec4 v0x55abc43266a0_0;
    %assign/vec4 v0x55abc4326760_0, 0;
    %load/vec4 v0x55abc4322900_0;
    %assign/vec4 v0x55abc4322420_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x55abc4320720_0;
    %cmpi/u 3, 0, 4;
    %jmp/0xz  T_23.6, 5;
    %load/vec4 v0x55abc4320720_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55abc4320720_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x55abc43207c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0x55abc43266a0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc4322900_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55abc4322860_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc431eae0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55abc4320720_0, 0;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v0x55abc43266a0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc4322900_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55abc4322860_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc431eae0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55abc4320720_0, 0;
    %jmp T_23.13;
T_23.12 ;
    %load/vec4 v0x55abc4322860_0;
    %assign/vec4 v0x55abc431eae0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55abc4320720_0, 0;
T_23.13 ;
T_23.11 ;
T_23.8 ;
T_23.7 ;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55abc4285de0;
T_24 ;
    %wait E_0x55abc43384b0;
    %load/vec4 v0x55abc4314ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc4314f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55abc431f170_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55abc431f210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x55abc42442b0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v0x55abc42442b0_0;
    %assign/vec4 v0x55abc4314f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55abc431f170_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x55abc42442b0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_24.6, 4;
    %load/vec4 v0x55abc4312e80_0;
    %assign/vec4 v0x55abc4314f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55abc431f170_0, 0;
T_24.6 ;
T_24.5 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55abc4310c60;
T_25 ;
    %wait E_0x55abc43384b0;
    %load/vec4 v0x55abc433b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc433b170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55abc413f100_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55abc413f1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x55abc40fa820_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_25.4, 4;
    %load/vec4 v0x55abc40fa820_0;
    %assign/vec4 v0x55abc433b170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55abc413f100_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x55abc40fa820_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.6, 4;
    %load/vec4 v0x55abc433b2b0_0;
    %assign/vec4 v0x55abc433b170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55abc413f100_0, 0;
T_25.6 ;
T_25.5 ;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55abc428e930;
T_26 ;
    %wait E_0x55abc43384b0;
    %load/vec4 v0x55abc433b8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc433b710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc433b990_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55abc433b530_0;
    %load/vec4 v0x55abc433b490_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x55abc433b7b0_0;
    %assign/vec4 v0x55abc433b710_0, 0;
    %load/vec4 v0x55abc433ba70_0;
    %assign/vec4 v0x55abc433b990_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55abc433bcb0;
T_27 ;
    %wait E_0x55abc43384b0;
    %load/vec4 v0x55abc4346960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55abc4346a00_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55abc43468c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x55abc4345540_0;
    %parti/s 1, 15, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_27.4, 4;
    %load/vec4 v0x55abc4346ae0_0;
    %assign/vec4 v0x55abc4346a00_0, 0;
T_27.4 ;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55abc4290a70;
T_28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55abc4347330_0, 0, 1;
    %end;
    .thread T_28, $init;
    .scope S_0x55abc4290a70;
T_29 ;
    %wait E_0x55abc4338430;
    %load/vec4 v0x55abc4347770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55abc43473d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc4346f20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55abc4347000_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55abc43478b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55abc43473d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc4346f20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55abc4347000_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x55abc43473d0_0;
    %cmpi/u 2, 0, 4;
    %flag_get/vec4 5;
    %pushi/vec4 9, 0, 4;
    %load/vec4 v0x55abc43473d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55abc43473d0_0;
    %cmpi/u 15, 0, 4;
    %flag_get/vec4 5;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x55abc43473d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55abc43473d0_0, 0;
    %jmp T_29.5;
T_29.4 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55abc43473d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55abc43473d0_0;
    %cmpi/u 10, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55abc4346e80_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55abc4347110_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x55abc4347000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55abc4347110_0;
    %load/vec4 v0x55abc43473d0_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_29.8, 8;
    %load/vec4 v0x55abc4346e80_0;
    %pad/u 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_29.9, 8;
T_29.8 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_29.9, 8;
 ; End of false expr.
    %blend;
T_29.9;
    %add;
    %assign/vec4 v0x55abc4347000_0, 0;
    %load/vec4 v0x55abc43473d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55abc43473d0_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55abc43473d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55abc43473d0_0;
    %cmpi/u 10, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55abc4346e80_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55abc4347110_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.10, 8;
    %load/vec4 v0x55abc4347000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55abc4347550_0;
    %load/vec4 v0x55abc43473d0_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %load/vec4 v0x55abc4347110_0;
    %pad/u 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %add;
    %assign/vec4 v0x55abc4347000_0, 0;
    %load/vec4 v0x55abc43473d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55abc43473d0_0, 0;
    %jmp T_29.11;
T_29.10 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55abc43473d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55abc43473d0_0;
    %cmpi/u 10, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55abc4346e80_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55abc4347110_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.14, 8;
    %load/vec4 v0x55abc4347000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55abc4346e80_0;
    %load/vec4 v0x55abc43473d0_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_29.16, 8;
    %load/vec4 v0x55abc4347810_0;
    %pad/u 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_29.17, 8;
T_29.16 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_29.17, 8;
 ; End of false expr.
    %blend;
T_29.17;
    %add;
    %assign/vec4 v0x55abc4347000_0, 0;
    %load/vec4 v0x55abc43473d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55abc43473d0_0, 0;
    %jmp T_29.15;
T_29.14 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55abc43473d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55abc43473d0_0;
    %cmpi/u 10, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55abc4346e80_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55abc4347110_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.18, 8;
    %load/vec4 v0x55abc4347000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55abc4347550_0;
    %load/vec4 v0x55abc43473d0_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_29.20, 8;
    %load/vec4 v0x55abc4347810_0;
    %pad/u 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_29.21, 8;
T_29.20 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_29.21, 8;
 ; End of false expr.
    %blend;
T_29.21;
    %add;
    %assign/vec4 v0x55abc4347000_0, 0;
    %load/vec4 v0x55abc43473d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55abc43473d0_0, 0;
T_29.18 ;
T_29.15 ;
T_29.11 ;
T_29.7 ;
T_29.5 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55abc4290a70;
T_30 ;
    %wait E_0x55abc4338430;
    %load/vec4 v0x55abc4347490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x55abc4346e80_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc4347110_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55abc4346e80_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc4347110_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_30.2, 9;
    %load/vec4 v0x55abc4347000_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_30.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc43471b0_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x55abc43476b0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55abc43471b0_0, 0;
T_30.5 ;
T_30.2 ;
    %load/vec4 v0x55abc4346e80_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc4347110_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55abc4346e80_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc4347110_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_30.6, 9;
    %load/vec4 v0x55abc4347000_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_30.8, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc43471b0_0, 0;
    %jmp T_30.9;
T_30.8 ;
    %load/vec4 v0x55abc4347000_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55abc43471b0_0, 0;
T_30.9 ;
T_30.6 ;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55abc42950d0;
T_31 ;
    %wait E_0x55abc43384b0;
    %load/vec4 v0x55abc431b1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc431a970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55abc4213500_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55abc431b120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x55abc4261ea0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.4, 4;
    %load/vec4 v0x55abc4261ea0_0;
    %assign/vec4 v0x55abc431a970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55abc4213500_0, 0;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x55abc4261ea0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_31.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55abc431aa10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55abc431a970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55abc4213500_0, 0;
T_31.6 ;
T_31.5 ;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55abc4284080;
T_32 ;
    %wait E_0x55abc43384b0;
    %load/vec4 v0x55abc43064b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc4329af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55abc42177d0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x55abc4306410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x55abc424cb90_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_32.4, 4;
    %load/vec4 v0x55abc424cb90_0;
    %assign/vec4 v0x55abc4329af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55abc42177d0_0, 0;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x55abc424cb90_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_32.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55abc4329b90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55abc4329af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55abc42177d0_0, 0;
T_32.6 ;
T_32.5 ;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55abc4297210;
T_33 ;
    %wait E_0x55abc43384b0;
    %load/vec4 v0x55abc431d3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc431f4b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc4307bd0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x55abc4323800_0;
    %load/vec4 v0x55abc4323730_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x55abc431f550_0;
    %assign/vec4 v0x55abc431f4b0_0, 0;
    %load/vec4 v0x55abc4307c90_0;
    %assign/vec4 v0x55abc4307bd0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55abc4299350;
T_34 ;
    %wait E_0x55abc4338430;
    %load/vec4 v0x55abc4306cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55abc431ba70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55abc431c320_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x55abc431c320_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_34.2, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55abc431e1a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55abc431dd30_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x55abc431dd30_0;
    %load/vec4 v0x55abc431bee0_0;
    %pad/u 16;
    %ix/getv 4, v0x55abc431c320_0;
    %shiftl 4;
    %cmp/u;
    %jmp/0xz  T_34.4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55abc431c320_0;
    %assign/vec4/off/d v0x55abc431ba70_0, 4, 5;
    %jmp T_34.5;
T_34.4 ;
    %load/vec4 v0x55abc431dd30_0;
    %load/vec4 v0x55abc431bee0_0;
    %pad/u 16;
    %ix/getv 4, v0x55abc431c320_0;
    %shiftl 4;
    %sub;
    %assign/vec4 v0x55abc431dd30_0, 0;
T_34.5 ;
T_34.3 ;
    %load/vec4 v0x55abc431c320_0;
    %cmpi/ne 15, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_34.6, 8;
    %load/vec4 v0x55abc431c320_0;
    %subi 1, 0, 4;
    %jmp/1 T_34.7, 8;
T_34.6 ; End of true expr.
    %load/vec4 v0x55abc431c320_0;
    %jmp/0 T_34.7, 8;
 ; End of false expr.
    %blend;
T_34.7;
    %assign/vec4 v0x55abc431c320_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55abc43152c0;
T_35 ;
    %wait E_0x55abc43384b0;
    %load/vec4 v0x55abc42d55b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc42adf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55abc42d5470_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55abc42d5510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x55abc42ac4d0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_35.4, 4;
    %load/vec4 v0x55abc42ac4d0_0;
    %assign/vec4 v0x55abc42adf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55abc42d5470_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x55abc42ac4d0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_35.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55abc42abe50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55abc42adf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55abc42d5470_0, 0;
T_35.6 ;
T_35.5 ;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55abc429b490;
T_36 ;
    %wait E_0x55abc4338430;
    %load/vec4 v0x55abc4294cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x55abc42a3ab0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x55abc4294e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55abc42a3ab0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x55abc42a3ab0_0;
    %cmpi/ne 18, 0, 5;
    %jmp/0xz  T_36.4, 4;
    %load/vec4 v0x55abc42a3ab0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55abc42a3ab0_0, 0;
T_36.4 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55abc429b490;
T_37 ;
    %wait E_0x55abc4338430;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55abc4292bb0_0, 0;
    %load/vec4 v0x55abc42a3ab0_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc42a5bc0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55abc42a3950_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x55abc42a5bc0_0;
    %assign/vec4 v0x55abc42a9d10_0, 0;
    %load/vec4 v0x55abc42a3950_0;
    %assign/vec4 v0x55abc42a1810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55abc4292bb0_0, 0;
T_37.0 ;
    %load/vec4 v0x55abc42a3ab0_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc42a5bc0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55abc42a3950_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x55abc429b170_0;
    %assign/vec4 v0x55abc42a9d10_0, 0;
    %load/vec4 v0x55abc42a3950_0;
    %assign/vec4 v0x55abc42a1810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55abc4292bb0_0, 0;
T_37.2 ;
    %load/vec4 v0x55abc42a3ab0_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc42a5bc0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55abc42a3950_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0x55abc42a5bc0_0;
    %assign/vec4 v0x55abc42a9d10_0, 0;
    %load/vec4 v0x55abc4294d90_0;
    %assign/vec4 v0x55abc42a1810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55abc4292bb0_0, 0;
T_37.4 ;
    %load/vec4 v0x55abc42a3ab0_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc42a5bc0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55abc42a3950_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %load/vec4 v0x55abc429b170_0;
    %assign/vec4 v0x55abc42a9d10_0, 0;
    %load/vec4 v0x55abc4294d90_0;
    %assign/vec4 v0x55abc42a1810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55abc4292bb0_0, 0;
T_37.6 ;
    %load/vec4 v0x55abc429b0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.8, 8;
    %load/vec4 v0x55abc42a5bc0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55abc42a5bc0_0;
    %cmpi/e 128, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55abc42a3950_0;
    %cmpi/e 0, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55abc42a3950_0;
    %cmpi/e 128, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_37.10, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc4298f70_0, 0;
    %jmp T_37.11;
T_37.10 ;
    %load/vec4 v0x55abc42a5bc0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc42a3950_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55abc42a5bc0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc42a3950_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_37.12, 9;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55abc4296e30_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55abc4298f70_0, 0;
    %jmp T_37.13;
T_37.12 ;
    %load/vec4 v0x55abc42a5bc0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc42a3950_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55abc42a5bc0_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc42a3950_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_37.14, 9;
    %load/vec4 v0x55abc4299030_0;
    %assign/vec4 v0x55abc4298f70_0, 0;
T_37.14 ;
T_37.13 ;
T_37.11 ;
T_37.8 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55abc42b4730;
T_38 ;
    %wait E_0x55abc43384b0;
    %load/vec4 v0x55abc43491e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc4348b20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc4349350_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55abc4348e00_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x55abc4348650_0;
    %load/vec4 v0x55abc43494c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x55abc4348a80_0;
    %assign/vec4 v0x55abc4348b20_0, 0;
    %load/vec4 v0x55abc4349280_0;
    %assign/vec4 v0x55abc4349350_0, 0;
    %load/vec4 v0x55abc4348d30_0;
    %assign/vec4 v0x55abc4348e00_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x55abc4348e00_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_38.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc4349110_0, 0;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0x55abc4348e00_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc43489e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %load/vec4 v0x55abc4348ea0_0;
    %assign/vec4 v0x55abc4349110_0, 0;
    %jmp T_38.7;
T_38.6 ;
    %load/vec4 v0x55abc4348e00_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc4348c60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.8, 8;
    %load/vec4 v0x55abc4349040_0;
    %assign/vec4 v0x55abc4349110_0, 0;
    %jmp T_38.9;
T_38.8 ;
    %load/vec4 v0x55abc4348e00_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55abc4348940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.10, 8;
    %load/vec4 v0x55abc4348f70_0;
    %assign/vec4 v0x55abc4349110_0, 0;
T_38.10 ;
T_38.9 ;
T_38.7 ;
T_38.5 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55abc42b4730;
T_39 ;
    %wait E_0x55abc43384b0;
    %load/vec4 v0x55abc43491e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55abc4348510_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x55abc43485b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55abc4348510_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55abc432f4a0;
T_40 ;
    %wait E_0x55abc4338430;
    %load/vec4 v0x55abc42a9660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55abc42aaab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc42a9720_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x55abc42aafc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55abc42aaab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc42a9720_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x55abc42aaab0_0;
    %cmpi/ne 1, 0, 4;
    %jmp/0xz  T_40.4, 4;
    %load/vec4 v0x55abc42aaab0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55abc42aaab0_0, 0;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v0x55abc42aab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %load/vec4 v0x55abc42a8de0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_40.8, 4;
    %load/vec4 v0x55abc42af5e0_0;
    %assign/vec4 v0x55abc42a9720_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55abc42aaab0_0, 0;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0x55abc42a8de0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_40.10, 4;
    %load/vec4 v0x55abc42a8de0_0;
    %assign/vec4 v0x55abc42a9720_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55abc42aaab0_0, 0;
T_40.10 ;
T_40.9 ;
T_40.6 ;
T_40.5 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x55abc43333a0;
T_41 ;
    %wait E_0x55abc4338430;
    %load/vec4 v0x55abc4299d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55abc429a180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc4299db0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x55abc429a660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55abc429a180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc4299db0_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x55abc429a180_0;
    %cmpi/ne 1, 0, 4;
    %jmp/0xz  T_41.4, 4;
    %load/vec4 v0x55abc429a180_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55abc429a180_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x55abc429a220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %load/vec4 v0x55abc4298480_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_41.8, 4;
    %load/vec4 v0x55abc42a0470_0;
    %assign/vec4 v0x55abc4299db0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55abc429a180_0, 0;
    %jmp T_41.9;
T_41.8 ;
    %load/vec4 v0x55abc4298480_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_41.10, 4;
    %load/vec4 v0x55abc4298480_0;
    %assign/vec4 v0x55abc4299db0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55abc429a180_0, 0;
T_41.10 ;
T_41.9 ;
T_41.6 ;
T_41.5 ;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x55abc4333aa0;
T_42 ;
    %wait E_0x55abc43384b0;
    %load/vec4 v0x55abc4292180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc4293e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc42918d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55abc42939f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55abc4295fa0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x55abc4294640_0;
    %load/vec4 v0x55abc42903c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x55abc4293950_0;
    %parti/s 8, 12, 5;
    %assign/vec4 v0x55abc4293e60_0, 0;
    %load/vec4 v0x55abc4293950_0;
    %parti/s 8, 4, 4;
    %assign/vec4 v0x55abc42918d0_0, 0;
    %load/vec4 v0x55abc4293950_0;
    %parti/s 4, 0, 2;
    %pad/u 8;
    %assign/vec4 v0x55abc42939f0_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x55abc4295b30_0;
    %load/vec4 v0x55abc4295a90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55abc4295fa0_0, 0;
    %load/vec4 v0x55abc4293dc0_0;
    %assign/vec4 v0x55abc42942a0_0, 0;
    %load/vec4 v0x55abc4291810_0;
    %assign/vec4 v0x55abc4291c80_0, 0;
    %load/vec4 v0x55abc42939f0_0;
    %pad/u 4;
    %assign/vec4 v0x55abc42920c0_0, 0;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v0x55abc4292180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.6, 8;
    %load/vec4 v0x55abc42946e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55abc4295fa0_0, 0;
T_42.6 ;
T_42.5 ;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x55abc42b89b0;
T_43 ;
    %wait E_0x55abc4338430;
    %load/vec4 v0x55abc426d880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %vpi_call/w 12 12 "$write", "%c", v0x55abc426ddb0_0 {0 0 0};
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55abc4332ca0;
T_44 ;
    %vpi_call/w 4 63 "$dumpfile", "xtop.vcd" {0 0 0};
    %vpi_call/w 4 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55abc4332ca0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55abc434cb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc434db70_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55abc434ca20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55abc434c700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc434c5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc434c530_0, 0, 1;
    %delay 11000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55abc434db70_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc434db70_0, 0, 1;
    %vpi_func 4 83 "$time" 64 {0 0 0};
    %pad/u 32;
    %store/vec4 v0x55abc434dc10_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 130, 0, 8;
    %store/vec4 v0x55abc434ca20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc434c700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55abc434c5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc434c530_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x55abc434ca20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc434c700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55abc434c5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55abc434c530_0, 0, 1;
    %delay 700000, 0;
    %vpi_call/w 4 98 "$finish" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55abc434cc90_0, 0, 32;
T_44.0 ;
    %load/vec4 v0x55abc434cc90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_44.1, 5;
    %ix/getv/s 4, v0x55abc434cc90_0;
    %load/vec4a v0x55abc4349f90, 4;
    %ix/getv/s 4, v0x55abc434cc90_0;
    %store/vec4a v0x55abc434cbd0, 4, 0;
    %load/vec4 v0x55abc434cc90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55abc434cc90_0, 0, 32;
    %jmp T_44.0;
T_44.1 ;
    %vpi_call/w 4 106 "$writememh", "data_out.hex", v0x55abc434cbd0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %end;
    .thread T_44;
    .scope S_0x55abc4332ca0;
T_45 ;
    %wait E_0x55abc4338430;
    %load/vec4 v0x55abc434dcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %vpi_func 4 116 "$time" 64 {0 0 0};
    %load/vec4 v0x55abc434dc10_0;
    %pad/u 64;
    %sub;
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call/w 4 116 "$display", "Catched Trap at time  %0d clock cycles:", S<0,vec4,u64> {1 0 0};
    %load/vec4 v0x55abc434b2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_45.2, 8;
    %pushi/vec4 1467115892, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_45.3, 8;
T_45.2 ; End of true expr.
    %pushi/vec4 5399905, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_45.3, 8;
 ; End of false expr.
    %blend;
T_45.3;
    %vpi_call/w 4 117 "$display", "%s address %d, PC 0x%x", S<0,vec4,u40>, v0x55abc434afc0_0, v0x55abc434bc80_0 {1 0 0};
    %vpi_call/w 4 118 "$finish" {0 0 0};
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55abc4332ca0;
T_46 ;
    %delay 5000, 0;
    %load/vec4 v0x55abc434cb30_0;
    %inv;
    %store/vec4 v0x55abc434cb30_0, 0, 1;
    %jmp T_46;
    .thread T_46;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "-";
    "rtl/src/xled.v";
    "rtl/testbench/xtop_tb.v";
    "rtl/src/xtop.v";
    "rtl/src/xaddr_decoder.v";
    "rtl/src/xcomplement_to_2.v";
    "rtl/src/full_adder_8bits_XOR.v";
    "rtl/src/full_adder.v";
    "rtl/src/xctrl.v";
    "rtl/src/Convert_Neg_to_Pos_8bits.v";
    "rtl/src/xcprint.v";
    "rtl/src/xdispDecoder.v";
    "rtl/src/xram.v";
    "rtl/src/xALU.v";
    "rtl/src/full_adder_8bits.v";
    "rtl/src/signed_shfit_division.v";
    "rtl/src/div_par.v";
    "rtl/src/division_xcomplement_to_2.v";
    "rtl/src/division_4bits_XOR.v";
    "rtl/src/signed_shfit_mult.v";
    "rtl/src/multiply_xcomplement_to_2.v";
    "rtl/src/multiply_4bits_XOR.v";
    "rtl/src/multiply_8bits_XOR.v";
    "rtl/src/xregf.v";
