#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov  3 17:03:29 2023
# Process ID: 18484
# Current directory: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19032 D:\_Code\verilog\interface_lab\RVfpga_SoC_lab6_timing\RVfpga_SoC.xpr
# Log file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/vivado.log
# Journal file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.xpr
INFO: [Project 1-313] Project file moved from 'D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5_7digit' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/_Code/verilog/interface_lab/PWM_7digit_1.0/PWM_7digit_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/_Code/verilog/interface_lab/PWM_7digit_1.0/PWM_7digit_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/_Code/verilog/interface_lab/PWM_7digit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/_Code/verilog/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/_Download/vivado/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:PWM_7digit_v1_0:1.0'. The one found in IP location 'd:/_Code/verilog/interface_lab/PWM_7digit_1.0/pwm_7digit_2.0' will take precedence over the same IP in location d:/_Code/verilog/ip_repo/pwm_7digit_2.0
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 832.723 ; gain = 111.914
open_bd_design {D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
Adding component instance block -- xilinx.com:user:axi2wb_intcon_wrapper:1.0 - axi2wb_intcon_wrapper_0
Adding component instance block -- xilinx.com:user:wb_gpio_wrapper:1.0 - wb_gpio_wrapper_0
Adding component instance block -- xilinx.com:module_ref:bootrom_wrapper:1.0 - bootrom_wrapper_0
Adding component instance block -- xilinx.com:module_ref:syscon_wrapper:1.0 - syscon_wrapper_0
Adding component instance block -- xilinx.com:user:swerv_wrapper_verilog:1.0 - swerv_wrapper_verilog_0
Adding component instance block -- xilinx.com:module_ref:wb_uart_wrapper:1.0 - wb_uart_wrapper_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:user:PWM_7digit_v1_0:1.0 - PWM_7digit_v1_0_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /syscon_wrapper_0/o_timer_irq(intr) and /swerv_wrapper_verilog_0/timer_int(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /wb_gpio_wrapper_0/wb_inta_o(undef) and /syscon_wrapper_0/gpio_irq(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_gpio_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_uart_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_gpio_wrapper_0/wb_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_uart_wrapper_0/wb_rst_i(undef)
Successfully read diagram <swerv_soc> from BD file <D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1925.832 ; gain = 16.754
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_net [get_bd_ports clk_0] [get_bd_pins axi_interconnect_0/M02_ACLK]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins axi_interconnect_0/M02_ARESETN]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PWM_w_Int_v1_0:1.0 PWM_w_Int_v1_0_0
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M02_AXI] [get_bd_intf_pins PWM_w_Int_v1_0_0/s00_axi]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins PWM_w_Int_v1_0_0/s00_axi_aclk]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins PWM_w_Int_v1_0_0/s00_axi_aresetn]
startgroup
make_bd_pins_external  [get_bd_pins PWM_w_Int_v1_0_0/LEDs]
endgroup
set_property name PWM [get_bd_ports LEDs_0]
set_property name PWMs [get_bd_ports PWM]
update_module_reference swerv_soc_syscon_wrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'gpio_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_timer_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ptc_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'gpio_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'o_timer_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ptc_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'i_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'i_rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'i_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/_Code/verilog/interface_lab/PWM_7digit_1.0/PWM_7digit_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/_Code/verilog/interface_lab/PWM_7digit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/_Code/verilog/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:PWM_7digit_v1_0:1.0'. The one found in IP location 'd:/_Code/verilog/interface_lab/PWM_7digit_1.0/pwm_7digit_2.0' will take precedence over the same IP in location d:/_Code/verilog/ip_repo/pwm_7digit_2.0
Upgrading 'D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd'
INFO: [IP_Flow 19-1972] Upgraded swerv_soc_syscon_wrapper_0_0 from syscon_wrapper_v1_0 1.0 to syscon_wrapper_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_sw_irq3'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'o_sw_irq4'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'swerv_soc_syscon_wrapper_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /wb_gpio_wrapper_0/wb_inta_o(undef) and /syscon_wrapper_0_upgraded_ipi/gpio_irq(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /swerv_wrapper_verilog_0/timer_int(undef) and /syscon_wrapper_0_upgraded_ipi/o_timer_irq(intr)
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'swerv_soc_syscon_wrapper_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\_Code\verilog\interface_lab\RVfpga_SoC_lab6_timing\RVfpga_SoC.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
assign_bd_address [get_bd_addr_segs {PWM_w_Int_v1_0_0/s00_axi/reg0 }]
Slave segment </PWM_w_Int_v1_0_0/s00_axi/reg0> is being mapped into address space </axi2wb_intcon_wrapper_0/o_user_axi4> at <0x44A0_0000 [ 64K ]>
set_property offset 0x80140000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_PWM_w_Int_v1_0_0_reg0}]
add_files -scan_for_includes {D:/_Code/verilog/ptc/ptc/ptc_top.v D:/_Code/verilog/ptc/ptc/ptc_defines.v D:/_Code/verilog/ptc/ptc/ptc_wrapper.v}
INFO: [filemgmt 56-200] Setting project included file 'D:/_Code/verilog/ptc/ptc/ptc_defines.v' to type 'Verilog Header'.
update_compile_order -fileset sources_1
create_bd_cell -type module -reference ptc_wrapper ptc_wrapper_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/_Code/verilog/interface_lab/PWM_7digit_1.0/PWM_7digit_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/_Code/verilog/interface_lab/PWM_7digit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/_Code/verilog/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:PWM_7digit_v1_0:1.0'. The one found in IP location 'd:/_Code/verilog/interface_lab/PWM_7digit_1.0/pwm_7digit_2.0' will take precedence over the same IP in location d:/_Code/verilog/ip_repo/pwm_7digit_2.0
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_cyc_o] [get_bd_pins ptc_wrapper_0/wb_cyc_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_stb_o] [get_bd_pins ptc_wrapper_0/wb_stb_i]
set_property location {3 1056 530} [get_bd_cells ptc_wrapper_0]
set_property location {3 1050 518} [get_bd_cells ptc_wrapper_0]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_we_o] [get_bd_pins ptc_wrapper_0/wb_we_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_dat_o] [get_bd_pins ptc_wrapper_0/wb_dat_i]
connect_bd_net [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_adr_o] [get_bd_pins ptc_wrapper_0/wb_adr_i]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_sel_i] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_sel_o]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_dat_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_dat_i]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_ack_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_ack_i]
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_err_o] [get_bd_pins axi2wb_intcon_wrapper_0/wb_ptc_err_i]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins ptc_wrapper_0/wb_clk_i]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /ptc_wrapper_0/wb_clk_i(undef)
connect_bd_net [get_bd_ports rst_0] [get_bd_pins ptc_wrapper_0/wb_rst_i]
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /ptc_wrapper_0/wb_rst_i(undef)
connect_bd_net [get_bd_pins ptc_wrapper_0/wb_inta_o] [get_bd_pins syscon_wrapper_0/ptc_irq]
WARNING: [BD 41-1731] Type mismatch between connected pins: /ptc_wrapper_0/wb_inta_o(undef) and /syscon_wrapper_0/ptc_irq(intr)
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {7.5 3250 385} [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {8}] [get_bd_cells xlconcat_0]
set_property location {8 3267 428} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins syscon_wrapper_0/o_sw_irq3] [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins syscon_wrapper_0/o_sw_irq4] [get_bd_pins xlconcat_0/In3]
delete_bd_objs [get_bd_nets extintsrc_req_0_1] [get_bd_ports extintsrc_req_0]
connect_bd_net [get_bd_pins swerv_wrapper_verilog_0/extintsrc_req] [get_bd_pins xlconcat_0/dout]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </ram/Reg> is not assigned into address space </axi2wb_intcon_wrapper_0/o_ram_axi4>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-927] Following properties on pin /wb_uart_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /wb_uart_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i

save_bd_design
Wrote  : <D:\_Code\verilog\interface_lab\RVfpga_SoC_lab6_timing\RVfpga_SoC.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
reset_run synth_1
reset_run swerv_soc_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'swerv_soc.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1356] Slave segment </ram/Reg> is not assigned into address space </axi2wb_intcon_wrapper_0/o_ram_axi4>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i

Wrote  : <D:\_Code\verilog\interface_lab\RVfpga_SoC_lab6_timing\RVfpga_SoC.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
VHDL Output written to : D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/synth/swerv_soc.v
VHDL Output written to : D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/sim/swerv_soc.v
VHDL Output written to : D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi2wb_intcon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_gpio_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bootrom_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block syscon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block swerv_wrapper_verilog_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_uart_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_7digit_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_w_Int_v1_0_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ptc_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Block Design Tcl file D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/hw_handoff/swerv_soc_bd.tcl
Generated Hardware Definition File D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_ds_0, cache-ID = 6daa21a3d6f3034b; cache size = 74.426 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_pc_0, cache-ID = 2e5c49a27275f34c; cache size = 74.426 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Fri Nov  3 17:15:31 2023] Launched swerv_soc_xbar_0_synth_1, swerv_soc_syscon_wrapper_0_0_synth_1, swerv_soc_PWM_w_Int_v1_0_0_0_synth_1, swerv_soc_ptc_wrapper_0_0_synth_1, synth_1...
Run output will be captured here:
swerv_soc_xbar_0_synth_1: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.runs/swerv_soc_xbar_0_synth_1/runme.log
swerv_soc_syscon_wrapper_0_0_synth_1: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.runs/swerv_soc_syscon_wrapper_0_0_synth_1/runme.log
swerv_soc_PWM_w_Int_v1_0_0_0_synth_1: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.runs/swerv_soc_PWM_w_Int_v1_0_0_0_synth_1/runme.log
swerv_soc_ptc_wrapper_0_0_synth_1: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.runs/swerv_soc_ptc_wrapper_0_0_synth_1/runme.log
synth_1: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.runs/synth_1/runme.log
[Fri Nov  3 17:15:32 2023] Launched impl_1...
Run output will be captured here: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1925.832 ; gain = 0.000
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1925.832 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1586 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1925.832 ; gain = 0.000
INFO: [Common 17-344] 'open_run' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 17:45:17 2023...
