#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr 17 13:50:41 2024
# Process ID: 63848
# Current directory: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent59576 C:\Users\C27Brandon.Sweitzer\code\ece281-lab4\elevator_fsm.xpr
# Log file: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/vivado.log
# Journal file: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 830.250 ; gain = 106.523
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_basys3
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 916.914 ; gain = 86.645
---------------------------------------------------------------------------------
WARNING: [Synth 8-2519] partially associated formal o_sel cannot have actual OPEN [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:182]
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:148]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst2' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:156]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:163]
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (2#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:56' bound to instance 'plexer_inst' of component 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:172]
INFO: [Synth 8-638] synthesizing module 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TDM4' (3#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
INFO: [Synth 8-3491] module 'sevenSegDecoder' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:34' bound to instance 'decoder_inst' of component 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:185]
INFO: [Synth 8-638] synthesizing module 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDecoder' (4#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (5#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
WARNING: [Synth 8-3917] design top_basys3 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top_basys3 has port an[0] driven by constant 1
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 941.344 ; gain = 111.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 941.344 ; gain = 111.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 941.344 ; gain = 111.074
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1337.750 ; gain = 507.480
24 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1337.750 ; gain = 507.480
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1339.176 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:148]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst2' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:156]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:163]
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (2#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:56' bound to instance 'plexer_inst' of component 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:172]
INFO: [Synth 8-638] synthesizing module 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TDM4' (3#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
INFO: [Synth 8-3491] module 'sevenSegDecoder' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:34' bound to instance 'decoder_inst' of component 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:184]
INFO: [Synth 8-638] synthesizing module 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDecoder' (4#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[0] with 1st driver pin 'top_basys3:/plexer_inst/o_sel[0]' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:74]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[0] with 2nd driver pin 'VCC' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:74]
CRITICAL WARNING: [Synth 8-5559] multi-driven net an[0] is connected to constant driver, other driver is ignored [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:74]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[1] with 1st driver pin 'top_basys3:/plexer_inst/o_sel[1]' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:74]
CRITICAL WARNING: [Synth 8-3352] multi-driven net an[1] with 2nd driver pin 'VCC' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:74]
CRITICAL WARNING: [Synth 8-5559] multi-driven net an[1] is connected to constant driver, other driver is ignored [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (5#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
WARNING: [Synth 8-3917] design top_basys3 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design top_basys3 has port an[0] driven by constant 1
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1371.047 ; gain = 31.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1371.047 ; gain = 31.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1371.047 ; gain = 31.871
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1371.047 ; gain = 31.871
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1371.047 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:148]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst2' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:156]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:163]
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (2#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:84]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:56' bound to instance 'plexer_inst' of component 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:172]
INFO: [Synth 8-638] synthesizing module 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TDM4' (3#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
INFO: [Synth 8-3491] module 'sevenSegDecoder' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:34' bound to instance 'decoder_inst' of component 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:184]
INFO: [Synth 8-638] synthesizing module 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDecoder' (4#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (5#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
WARNING: [Synth 8-3917] design top_basys3 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1398.676 ; gain = 27.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1398.676 ; gain = 27.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1398.676 ; gain = 27.629
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 15 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1400.387 ; gain = 29.340
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1400.387 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:149]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst2' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:157]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:164]
ERROR: [Synth 8-3493] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' does not have matching formal port for component port 'o_floor2' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:164]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:56' bound to instance 'plexer_inst' of component 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:174]
INFO: [Synth 8-3491] module 'sevenSegDecoder' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:34' bound to instance 'decoder_inst' of component 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:186]
ERROR: [Synth 8-285] failed synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1414.137 ; gain = 13.750
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1414.176 ; gain = 13.789
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.012 ; gain = 0.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:149]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst2' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:157]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:164]
ERROR: [Synth 8-3493] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' does not have matching formal port for component port 'o_floor2' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:164]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:56' bound to instance 'plexer_inst' of component 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:174]
INFO: [Synth 8-3491] module 'sevenSegDecoder' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:34' bound to instance 'decoder_inst' of component 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:186]
ERROR: [Synth 8-285] failed synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1418.246 ; gain = 2.309
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1418.246 ; gain = 2.309
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1419.539 ; gain = 1.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:149]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst2' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:157]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:164]
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:85]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:137]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (2#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:85]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:56' bound to instance 'plexer_inst' of component 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:174]
INFO: [Synth 8-638] synthesizing module 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TDM4' (3#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
INFO: [Synth 8-3491] module 'sevenSegDecoder' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:34' bound to instance 'decoder_inst' of component 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:186]
INFO: [Synth 8-638] synthesizing module 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDecoder' (4#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (5#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
WARNING: [Synth 8-3917] design top_basys3 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1422.406 ; gain = 4.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1422.406 ; gain = 4.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1422.406 ; gain = 4.078
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 15 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1434.668 ; gain = 16.340
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1434.668 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_basys3' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:149]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:53' bound to instance 'clkdiv_inst2' of component 'clock_divider' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:157]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_DIV bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (1#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/clock_divider.vhd:63]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'elevator_controller_fsm' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:73' bound to instance 'controller_inst' of component 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:164]
INFO: [Synth 8-638] synthesizing module 'elevator_controller_fsm' [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:85]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:137]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'elevator_controller_fsm' (2#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-ice5/src/hdl/elevator_controller_fsm.vhd:85]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TDM4' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:56' bound to instance 'plexer_inst' of component 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:174]
INFO: [Synth 8-638] synthesizing module 'TDM4' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
	Parameter k_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TDM4' (3#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/TDM4.vhd:69]
INFO: [Synth 8-3491] module 'sevenSegDecoder' declared at 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:34' bound to instance 'decoder_inst' of component 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:186]
INFO: [Synth 8-638] synthesizing module 'sevenSegDecoder' [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDecoder' (4#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.srcs/sources_1/new/sevenSegDecoder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top_basys3' (5#1) [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/top_basys3.vhd:92]
WARNING: [Synth 8-3917] design top_basys3 has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_basys3 has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[2]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[1]
WARNING: [Synth 8-3331] design top_basys3 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1434.668 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1434.668 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1434.668 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 15 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/src/hdl/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1442.074 ; gain = 7.406
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr 17 14:24:25 2024] Launched synth_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/synth_1/runme.log
[Wed Apr 17 14:24:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/C27Brandon.Sweitzer/code/ece281-lab4/elevator_fsm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


