****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : s15850
Version: L-2016.06-SP3-1
Date   : Mon Mar  6 15:52:20 2023
****************************************


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: DFF_520/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1702/Y (INVX1_RVT)                      4.66       6.66 f
  U1679/Y (NBUFFX2_RVT)                    0.35       7.00 f
  U1628/Y (AO21X1_RVT)                     1.47       8.48 f
  U1478/Y (INVX0_RVT)                      0.70       9.17 r
  U1474/Y (INVX0_RVT)                      0.19       9.36 f
  U1592/Y (INVX1_RVT)                      0.53       9.89 r
  U2453/Y (AO22X1_RVT)                     0.46      10.35 r
  DFF_520/q_reg/D (DFFX1_RVT)              0.01      10.37 r
  data arrival time                                  10.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_520/q_reg/CLK (DFFX1_RVT)                      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: DFF_140/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1702/Y (INVX1_RVT)                      4.66       6.66 f
  U1679/Y (NBUFFX2_RVT)                    0.35       7.00 f
  U1628/Y (AO21X1_RVT)                     1.47       8.48 f
  U1478/Y (INVX0_RVT)                      0.70       9.17 r
  U1473/Y (INVX0_RVT)                      0.19       9.36 f
  U1595/Y (INVX1_RVT)                      0.53       9.89 r
  U2430/Y (AO22X1_RVT)                     0.46      10.35 r
  DFF_140/q_reg/D (DFFX1_RVT)              0.01      10.37 r
  data arrival time                                  10.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_140/q_reg/CLK (DFFX1_RVT)                      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: DFF_392/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1702/Y (INVX1_RVT)                      4.66       6.66 f
  U1679/Y (NBUFFX2_RVT)                    0.35       7.00 f
  U1628/Y (AO21X1_RVT)                     1.47       8.48 f
  U1478/Y (INVX0_RVT)                      0.70       9.17 r
  U1473/Y (INVX0_RVT)                      0.19       9.36 f
  U1595/Y (INVX1_RVT)                      0.53       9.89 r
  U2599/Y (AO22X1_RVT)                     0.46      10.35 r
  DFF_392/q_reg/D (DFFX1_RVT)              0.01      10.37 r
  data arrival time                                  10.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_392/q_reg/CLK (DFFX1_RVT)                      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: DFF_20/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1702/Y (INVX1_RVT)                      4.66       6.66 f
  U1679/Y (NBUFFX2_RVT)                    0.35       7.00 f
  U1628/Y (AO21X1_RVT)                     1.47       8.48 f
  U1478/Y (INVX0_RVT)                      0.70       9.17 r
  U1474/Y (INVX0_RVT)                      0.19       9.36 f
  U1593/Y (INVX1_RVT)                      0.53       9.89 r
  U2533/Y (AO22X1_RVT)                     0.46      10.35 r
  DFF_20/q_reg/D (DFFX1_RVT)               0.01      10.37 r
  data arrival time                                  10.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_20/q_reg/CLK (DFFX1_RVT)                       10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: DFF_254/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1702/Y (INVX1_RVT)                      4.66       6.66 f
  U1679/Y (NBUFFX2_RVT)                    0.35       7.00 f
  U1628/Y (AO21X1_RVT)                     1.47       8.48 f
  U1478/Y (INVX0_RVT)                      0.70       9.17 r
  U1474/Y (INVX0_RVT)                      0.19       9.36 f
  U1593/Y (INVX1_RVT)                      0.53       9.89 r
  U2500/Y (AO22X1_RVT)                     0.46      10.35 r
  DFF_254/q_reg/D (DFFX1_RVT)              0.01      10.37 r
  data arrival time                                  10.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_254/q_reg/CLK (DFFX1_RVT)                      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: DFF_138/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1702/Y (INVX1_RVT)                      4.66       6.66 f
  U1679/Y (NBUFFX2_RVT)                    0.35       7.00 f
  U1628/Y (AO21X1_RVT)                     1.47       8.48 f
  U1478/Y (INVX0_RVT)                      0.70       9.17 r
  U1473/Y (INVX0_RVT)                      0.19       9.36 f
  U1595/Y (INVX1_RVT)                      0.53       9.89 r
  U2455/Y (AO22X1_RVT)                     0.46      10.35 r
  DFF_138/q_reg/D (DFFX1_RVT)              0.01      10.37 r
  data arrival time                                  10.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_138/q_reg/CLK (DFFX1_RVT)                      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: DFF_371/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1702/Y (INVX1_RVT)                      4.66       6.66 f
  U1679/Y (NBUFFX2_RVT)                    0.35       7.00 f
  U1628/Y (AO21X1_RVT)                     1.47       8.48 f
  U1478/Y (INVX0_RVT)                      0.70       9.17 r
  U1474/Y (INVX0_RVT)                      0.19       9.36 f
  U1593/Y (INVX1_RVT)                      0.53       9.89 r
  U2565/Y (AO22X1_RVT)                     0.46      10.35 r
  DFF_371/q_reg/D (DFFX1_RVT)              0.01      10.37 r
  data arrival time                                  10.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_371/q_reg/CLK (DFFX1_RVT)                      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: DFF_456/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1702/Y (INVX1_RVT)                      4.66       6.66 f
  U1679/Y (NBUFFX2_RVT)                    0.35       7.00 f
  U1628/Y (AO21X1_RVT)                     1.47       8.48 f
  U1478/Y (INVX0_RVT)                      0.70       9.17 r
  U1474/Y (INVX0_RVT)                      0.19       9.36 f
  U1592/Y (INVX1_RVT)                      0.53       9.89 r
  U2439/Y (AO22X1_RVT)                     0.46      10.35 r
  DFF_456/q_reg/D (DFFX1_RVT)              0.01      10.37 r
  data arrival time                                  10.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_456/q_reg/CLK (DFFX1_RVT)                      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: DFF_218/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1702/Y (INVX1_RVT)                      4.66       6.66 f
  U1679/Y (NBUFFX2_RVT)                    0.35       7.00 f
  U1628/Y (AO21X1_RVT)                     1.47       8.48 f
  U1478/Y (INVX0_RVT)                      0.70       9.17 r
  U1474/Y (INVX0_RVT)                      0.19       9.36 f
  U1593/Y (INVX1_RVT)                      0.53       9.89 r
  U2628/Y (AO22X1_RVT)                     0.46      10.35 r
  DFF_218/q_reg/D (DFFX1_RVT)              0.01      10.37 r
  data arrival time                                  10.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_218/q_reg/CLK (DFFX1_RVT)                      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: DFF_81/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1702/Y (INVX1_RVT)                      4.66       6.66 f
  U1679/Y (NBUFFX2_RVT)                    0.35       7.00 f
  U1628/Y (AO21X1_RVT)                     1.47       8.48 f
  U1478/Y (INVX0_RVT)                      0.70       9.17 r
  U1473/Y (INVX0_RVT)                      0.19       9.36 f
  U1594/Y (INVX1_RVT)                      0.53       9.89 r
  U2511/Y (AO22X1_RVT)                     0.46      10.35 r
  DFF_81/q_reg/D (DFFX1_RVT)               0.01      10.37 r
  data arrival time                                  10.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_81/q_reg/CLK (DFFX1_RVT)                       10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: DFF_477/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1702/Y (INVX1_RVT)                      4.66       6.66 f
  U1679/Y (NBUFFX2_RVT)                    0.35       7.00 f
  U1628/Y (AO21X1_RVT)                     1.47       8.48 f
  U1478/Y (INVX0_RVT)                      0.70       9.17 r
  U1474/Y (INVX0_RVT)                      0.19       9.36 f
  U1592/Y (INVX1_RVT)                      0.53       9.89 r
  U2514/Y (AO22X1_RVT)                     0.46      10.35 r
  DFF_477/q_reg/D (DFFX1_RVT)              0.01      10.37 r
  data arrival time                                  10.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_477/q_reg/CLK (DFFX1_RVT)                      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: DFF_391/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1702/Y (INVX1_RVT)                      4.66       6.66 f
  U1679/Y (NBUFFX2_RVT)                    0.35       7.00 f
  U1628/Y (AO21X1_RVT)                     1.47       8.48 f
  U1478/Y (INVX0_RVT)                      0.70       9.17 r
  U1473/Y (INVX0_RVT)                      0.19       9.36 f
  U1594/Y (INVX1_RVT)                      0.53       9.89 r
  U2544/Y (AO22X1_RVT)                     0.46      10.35 r
  DFF_391/q_reg/D (DFFX1_RVT)              0.01      10.37 r
  data arrival time                                  10.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_391/q_reg/CLK (DFFX1_RVT)                      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: DFF_505/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1702/Y (INVX1_RVT)                      4.66       6.66 f
  U1679/Y (NBUFFX2_RVT)                    0.35       7.00 f
  U1628/Y (AO21X1_RVT)                     1.47       8.48 f
  U1478/Y (INVX0_RVT)                      0.70       9.17 r
  U1473/Y (INVX0_RVT)                      0.19       9.36 f
  U1594/Y (INVX1_RVT)                      0.53       9.89 r
  U2487/Y (AO22X1_RVT)                     0.46      10.35 r
  DFF_505/q_reg/D (DFFX1_RVT)              0.01      10.37 r
  data arrival time                                  10.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_505/q_reg/CLK (DFFX1_RVT)                      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: DFF_42/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1702/Y (INVX1_RVT)                      4.66       6.66 f
  U1679/Y (NBUFFX2_RVT)                    0.35       7.00 f
  U1628/Y (AO21X1_RVT)                     1.47       8.48 f
  U1478/Y (INVX0_RVT)                      0.70       9.17 r
  U1474/Y (INVX0_RVT)                      0.19       9.36 f
  U1592/Y (INVX1_RVT)                      0.53       9.89 r
  U2614/Y (AO22X1_RVT)                     0.46      10.35 r
  DFF_42/q_reg/D (DFFX1_RVT)               0.01      10.37 r
  data arrival time                                  10.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_42/q_reg/CLK (DFFX1_RVT)                       10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: DFF_326/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1702/Y (INVX1_RVT)                      4.66       6.66 f
  U1679/Y (NBUFFX2_RVT)                    0.35       7.00 f
  U1628/Y (AO21X1_RVT)                     1.47       8.48 f
  U1478/Y (INVX0_RVT)                      0.70       9.17 r
  U1474/Y (INVX0_RVT)                      0.19       9.36 f
  U1593/Y (INVX1_RVT)                      0.53       9.89 r
  U2524/Y (AO22X1_RVT)                     0.46      10.35 r
  DFF_326/q_reg/D (DFFX1_RVT)              0.01      10.37 r
  data arrival time                                  10.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_326/q_reg/CLK (DFFX1_RVT)                      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: DFF_453/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1702/Y (INVX1_RVT)                      4.66       6.66 f
  U1679/Y (NBUFFX2_RVT)                    0.35       7.00 f
  U1628/Y (AO21X1_RVT)                     1.47       8.48 f
  U1478/Y (INVX0_RVT)                      0.70       9.17 r
  U1473/Y (INVX0_RVT)                      0.19       9.36 f
  U1595/Y (INVX1_RVT)                      0.53       9.89 r
  U2537/Y (AO22X1_RVT)                     0.46      10.35 r
  DFF_453/q_reg/D (DFFX1_RVT)              0.01      10.37 r
  data arrival time                                  10.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_453/q_reg/CLK (DFFX1_RVT)                      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: DFF_514/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1702/Y (INVX1_RVT)                      4.66       6.66 f
  U1679/Y (NBUFFX2_RVT)                    0.35       7.00 f
  U1628/Y (AO21X1_RVT)                     1.47       8.48 f
  U1478/Y (INVX0_RVT)                      0.70       9.17 r
  U1473/Y (INVX0_RVT)                      0.19       9.36 f
  U1595/Y (INVX1_RVT)                      0.53       9.89 r
  U2543/Y (AO22X1_RVT)                     0.46      10.35 r
  DFF_514/q_reg/D (DFFX1_RVT)              0.01      10.37 r
  data arrival time                                  10.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_514/q_reg/CLK (DFFX1_RVT)                      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: DFF_10/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1702/Y (INVX1_RVT)                      4.66       6.66 f
  U1679/Y (NBUFFX2_RVT)                    0.35       7.00 f
  U1628/Y (AO21X1_RVT)                     1.47       8.48 f
  U1478/Y (INVX0_RVT)                      0.70       9.17 r
  U1473/Y (INVX0_RVT)                      0.19       9.36 f
  U1594/Y (INVX1_RVT)                      0.53       9.89 r
  U2588/Y (AO22X1_RVT)                     0.46      10.35 r
  DFF_10/q_reg/D (DFFX1_RVT)               0.01      10.37 r
  data arrival time                                  10.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_10/q_reg/CLK (DFFX1_RVT)                       10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: DFF_256/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1702/Y (INVX1_RVT)                      4.66       6.66 f
  U1679/Y (NBUFFX2_RVT)                    0.35       7.00 f
  U1628/Y (AO21X1_RVT)                     1.47       8.48 f
  U1478/Y (INVX0_RVT)                      0.70       9.17 r
  U1473/Y (INVX0_RVT)                      0.19       9.36 f
  U1594/Y (INVX1_RVT)                      0.53       9.89 r
  U2491/Y (AO22X1_RVT)                     0.46      10.35 r
  DFF_256/q_reg/D (DFFX1_RVT)              0.01      10.37 r
  data arrival time                                  10.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_256/q_reg/CLK (DFFX1_RVT)                      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.06


  Startpoint: g109 (input port clocked by ideal_clock1)
  Endpoint: DFF_130/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g109 (in)                                0.00       2.00 r
  U1702/Y (INVX1_RVT)                      4.66       6.66 f
  U1679/Y (NBUFFX2_RVT)                    0.35       7.00 f
  U1628/Y (AO21X1_RVT)                     1.47       8.48 f
  U1478/Y (INVX0_RVT)                      0.70       9.17 r
  U1474/Y (INVX0_RVT)                      0.19       9.36 f
  U1592/Y (INVX1_RVT)                      0.53       9.89 r
  U2638/Y (AO22X1_RVT)                     0.46      10.35 r
  DFF_130/q_reg/D (DFFX1_RVT)              0.01      10.37 r
  data arrival time                                  10.37

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_130/q_reg/CLK (DFFX1_RVT)                      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.37
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.06


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : s15850
Version: L-2016.06-SP3-1
Date   : Mon Mar  6 15:52:20 2023
****************************************

No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : s15850
Version: L-2016.06-SP3-1
Date   : Mon Mar  6 15:52:20 2023
****************************************

No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : s15850
Version: L-2016.06-SP3-1
Date   : Mon Mar  6 15:52:20 2023
****************************************

No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : s15850
Version: L-2016.06-SP3-1
Date   : Mon Mar  6 15:52:20 2023
****************************************


  Startpoint: DFF_352/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_212/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_352/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_352/q_reg/Q (DFFX1_RVT)              0.17       0.57 r
  U2214/Y (NAND2X0_RVT)                    0.09       0.66 f
  U2215/Y (OR2X1_RVT)                      0.12       0.78 f
  U1710/Y (OR2X1_RVT)                      0.21       0.98 f
  U2418/Y (AO21X1_RVT)                     0.71       1.69 f
  U2419/Y (INVX1_RVT)                      3.73       5.42 r
  U1707/Y (OR2X1_RVT)                      2.39       7.81 r
  U2633/Y (NAND2X0_RVT)                    1.64       9.45 f
  U2634/SO (HADDX1_RVT)                    0.13       9.58 r
  U2635/Y (AO21X1_RVT)                     0.08       9.66 r
  DFF_212/q_reg/D (DFFX1_RVT)              0.01       9.67 r
  data arrival time                                   9.67

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock reconvergence pessimism            0.00      10.40
  clock uncertainty                       -0.05      10.35
  DFF_212/q_reg/CLK (DFFX1_RVT)                      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  ---------------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -9.67
  ---------------------------------------------------------------
  slack (MET)                                         0.63


1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : s15850
Version: L-2016.06-SP3-1
Date   : Mon Mar  6 15:52:20 2023
****************************************


  Startpoint: DFF_357/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_441/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_357/q_reg/CLK (DFFX1_RVT)            0.00       0.40 r
  DFF_357/q_reg/Q (DFFX1_RVT)              0.17       0.57 f
  DFF_441/q_reg/D (DFFX1_RVT)              0.01       0.58 f
  data arrival time                                   0.58

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  clock reconvergence pessimism            0.00       0.40
  clock uncertainty                        0.05       0.45
  DFF_441/q_reg/CLK (DFFX1_RVT)                       0.45 r
  library hold time                        0.00       0.45
  data required time                                  0.45
  ---------------------------------------------------------------
  data required time                                  0.45
  data arrival time                                  -0.58
  ---------------------------------------------------------------
  slack (MET)                                         0.13


1
