# 
# Synthesis run script generated by Vivado
# 

set_param xicom.use_bs_reader 1
debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
set_msg_config -id {Synth 8-256} -limit 10000
set_msg_config -id {Synth 8-638} -limit 10000
create_project -in_memory -part xc7z020clg484-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /media/huutan86/Data/source_code/ECE527/mps/mp1/partC/partC.cache/wt [current_project]
set_property parent.project_path /media/huutan86/Data/source_code/ECE527/mps/mp1/partC/partC.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
add_files /media/huutan86/Data/source_code/ECE527/mps/mp1/partC/partC.srcs/sources_1/bd/partC/partC.bd
set_property used_in_implementation false [get_files -all /media/huutan86/Data/source_code/ECE527/mps/mp1/partC/partC.srcs/sources_1/bd/partC/ip/partC_processing_system7_0_0/partC_processing_system7_0_0.xdc]
set_property used_in_implementation false [get_files -all /media/huutan86/Data/source_code/ECE527/mps/mp1/partC/partC.srcs/sources_1/bd/partC/ip/partC_axi_gpio_0_1/partC_axi_gpio_0_1_board.xdc]
set_property used_in_implementation false [get_files -all /media/huutan86/Data/source_code/ECE527/mps/mp1/partC/partC.srcs/sources_1/bd/partC/ip/partC_axi_gpio_0_1/partC_axi_gpio_0_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /media/huutan86/Data/source_code/ECE527/mps/mp1/partC/partC.srcs/sources_1/bd/partC/ip/partC_axi_gpio_0_1/partC_axi_gpio_0_1.xdc]
set_property used_in_implementation false [get_files -all /media/huutan86/Data/source_code/ECE527/mps/mp1/partC/partC.srcs/sources_1/bd/partC/ip/partC_rst_processing_system7_0_100M_1/partC_rst_processing_system7_0_100M_1_board.xdc]
set_property used_in_implementation false [get_files -all /media/huutan86/Data/source_code/ECE527/mps/mp1/partC/partC.srcs/sources_1/bd/partC/ip/partC_rst_processing_system7_0_100M_1/partC_rst_processing_system7_0_100M_1.xdc]
set_property used_in_implementation false [get_files -all /media/huutan86/Data/source_code/ECE527/mps/mp1/partC/partC.srcs/sources_1/bd/partC/ip/partC_rst_processing_system7_0_100M_1/partC_rst_processing_system7_0_100M_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /media/huutan86/Data/source_code/ECE527/mps/mp1/partC/partC.srcs/sources_1/bd/partC/ip/partC_auto_pc_1/partC_auto_pc_1_ooc.xdc]
set_property used_in_implementation false [get_files -all /media/huutan86/Data/source_code/ECE527/mps/mp1/partC/partC.srcs/sources_1/bd/partC/partC_ooc.xdc]
set_property is_locked true [get_files /media/huutan86/Data/source_code/ECE527/mps/mp1/partC/partC.srcs/sources_1/bd/partC/partC.bd]

read_verilog -library xil_defaultlib /media/huutan86/Data/source_code/ECE527/mps/mp1/partC/partC.srcs/sources_1/imports/hdl/partC_wrapper.v
read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
synth_design -top partC_wrapper -part xc7z020clg484-1
write_checkpoint -noxdef partC_wrapper.dcp
catch { report_utilization -file partC_wrapper_utilization_synth.rpt -pb partC_wrapper_utilization_synth.pb }
