<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
  <meta http-equiv="CONTENT-TYPE" content="text/html; charset=utf-8">
  <title>start</title>
  <meta name="GENERATOR" content="OpenOffice.org 3.0  (Linux)">
  <meta name="CREATED" content="0;0">
  <meta name="CHANGED" content="20090513;8521600">
  <meta name="KEYWORDS" content="start">
  <meta name="Info 3" content="">
  <meta name="Info 4" content="">
  <meta name="date" content="2008-01-08T12:01:41-0500">
  <meta name="robots" content="index,follow">
</head>
<body dir="ltr" lang="en-US">
<h1><a name="cde_serial_xmit"></a>SOCGEN Datasheet:<br>
</h1>
<div id="toc__inside" dir="ltr">
<ul>
  <li>
    <p style="margin-bottom: 0in;"><a href="#cde_serial_xmit">cde_serial_xmit<br>
    </a></p>
    <ul>
      <li>
        <p style="margin-bottom: 0in;"><a href="#Description">Description<br>
        </a></p>
      </li>
      <li>
        <p style="margin-bottom: 0in;"><a href="#Parameters">Parameters<br>
        </a></p>
      </li>
      <li>
        <p style="margin-bottom: 0in;"><a href="#Interface">Interface<br>
        </a></p>
      </li>
      <li>
        <p style="margin-bottom: 0in;"><a href="#Theoryofoperation">Theory
of Operation<br>
        </a></p>
      </li>
      <li>
        <p><a href="../../cde_serial_xmit/cde_serial_xmit.v">Source
Code <br>
        </a></p>
      </li>
    </ul>
  </li>
</ul>
</div>
<h1><br>
</h1>
<br>
<img style="width: 640px; height: 480px;" alt=""
 src="../png/cde_serial_xmit.png"><br>
<b><br>
<br>
</b>
<h2><b><a name="Description"></a>Description</b></h2>
This module converts a paraller word into a serial bit stream along with start bit,parity bit and one or two stop bits. Data is streamed lsb first<br>
<br>
<br>
<br>
<h2><b><a name="Parameters"></a>Parameters<br>
</b></h2>
<table style="text-align: left; width: 500px; height: 120px;" border="8"
 cellpadding="4" cellspacing="4">
  <tbody>
    <tr>
      <td style="vertical-align: top;">Name<br>
      </td>
      <td style="vertical-align: top;">default <br>
      </td>
      <td style="vertical-align: top;">Description of what it does<br>
      </td>
    </tr>
    <tr>
      <td style="vertical-align: top;">WIDTH<br>
      </td>
      <td style="vertical-align: top;">8<br>
      </td>
      <td style="vertical-align: top;">number of bits in data bus<br>
      </td>
    </tr>


    <tr>
      <td style="vertical-align: top;">SIZE<br>
      </td>
      <td style="vertical-align: top;">4<br>
      </td>
      <td style="vertical-align: top;">size of shift_cnt, must be able to hold  WIDTH + 4 states <br>
      </td>
    </tr>


  </tbody>
</table>
<b><br>
<br>
</b>
<p><b><b><br>
</b></b></p>
<p><b><b><br>
</b></b></p>
<p><br>
</p>
<p><b><b><br>
</b></b></p>
<p><b><b><br>
<br>
</b></b></p>
<h2><b><b><a name="Interface"></a>Interface</b><b>&nbsp;<br>
</b></b></h2>
<p style="margin-bottom: 0in;"></p>
<table style="text-align: left; width: 366px; height: 152px;" border="8"
 cellpadding="4" cellspacing="4">
  <tbody>
    <tr>
      <td style="vertical-align: top;">NAME<br>
      </td>
      <td style="vertical-align: top;">Type<br>
      </td>
      <td style="vertical-align: top;"><br>
      </td>
    </tr>
    <tr>
      <td style="vertical-align: top;"> clk<br>
      </td>
      <td style="vertical-align: top;"> input<br>
      </td>
      <td style="vertical-align: top;"> clock signal<br>
      </td>
    </tr>


    <tr>
      <td style="vertical-align: top;"> reset<br>
      </td>
      <td style="vertical-align: top;"> input<br>
      </td>
      <td style="vertical-align: top;"> reset signal<br>
      </td>
    </tr>


    <tr>
      <td style="vertical-align: top;"> edge_enable<br>
      </td>
      <td style="vertical-align: top;"> input<br>
      </td>
      <td style="vertical-align: top;"> timing control for serial bit. active high<br>
      </td>
    </tr>

    <tr>
      <td style="vertical-align: top;"> parity_enable<br>
      </td>
      <td style="vertical-align: top;"> input<br>
      </td>
      <td style="vertical-align: top;"> 0 = no parity bit sent, 1= parity bit sent
<br>
      </td>
    </tr>


    </tr>
    <tr>
      <td style="vertical-align: top;"> two_stop_enable<br>
      </td>
      <td style="vertical-align: top;"> input<br>
      </td>
      <td style="vertical-align: top;"> 0 = 1 stop bit, 1 = 2 stop bits
  <br>
      </td>
    </tr>


   <tr>
      <td style="vertical-align: top;"> parity_type[1:0]<br>
      </td>
      <td style="vertical-align: top;"> input<br>
      </td>
      <td style="vertical-align: top;">  00= odd,01=even,10=force a 0,11= force a 1
          <br>
      </td>
    </tr>



   <tr>
      <td style="vertical-align: top;"> load<br>
      </td>
      <td style="vertical-align: top;"> input<br>
      </td>
      <td style="vertical-align: top;"> start send packet at next edge enable<br>
      </td>
    </tr>



   <tr>
      <td style="vertical-align: top;"> start_value<br>
      </td>
      <td style="vertical-align: top;"> input<br>
      </td>
      <td style="vertical-align: top;"> value to be sent during start bit<br>
      </td>
    </tr>



   <tr>
      <td style="vertical-align: top;"> stop_value<br>
      </td>
      <td style="vertical-align: top;"> input<br>
      </td>
      <td style="vertical-align: top;"> value to be sent during stop bit(s) and idle<br>
      </td>
    </tr>



   <tr>
      <td style="vertical-align: top;"> data[]<br>
      </td>
      <td style="vertical-align: top;"> input<br>
      </td>
      <td style="vertical-align: top;"> parallel data to be sent<br>
      </td>
    </tr>


   <tr>
      <td style="vertical-align: top;"> buffer_empty<br>
      </td>
      <td style="vertical-align: top;"> output<br>
      </td>
      <td style="vertical-align: top;"> transmit buffer is empty<br>
      </td>
    </tr>

   <tr>
      <td style="vertical-align: top;"> ser_out<br>
      </td>
      <td style="vertical-align: top;"> output<br>
      </td>
      <td style="vertical-align: top;"> serial bit out<br>
      </td>
    </tr>




  </tbody>
</table>
<br>
<br>
<br>
<br>
<br>
<br>
<br>
<h2><b><a name="Theoryofoperation"></a>Theory of Operation<br>
</b></h2>
Upon receiving a load signal the module will start shifting out a start bit followed by all databits (lsb first) followed by parity (if enabled) and one or two stop bits. The shifting when the edge_enable signal is high for one clock cycle. Load should only be asserted when buffer_empty is high. Buffer_empty will go high at the start of the last stop bit and reloading before the next edge_enable will give continueous operation.

edge_enables are only required when buffer_empty is low and are ignored when it is high.

The stop_value may also be used to force a break condition<br>
<br>
<br>
<br>
<br>
<br>
<br>
</body>
</html>
