[2025-09-17 10:46:05] START suite=qualcomm_srv trace=srv699_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv699_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2634909 heartbeat IPC: 3.795 cumulative IPC: 3.795 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5111056 cumulative IPC: 3.913 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5111056 cumulative IPC: 3.913 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5111057 heartbeat IPC: 4.039 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13804030 heartbeat IPC: 1.15 cumulative IPC: 1.15 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 22495273 heartbeat IPC: 1.151 cumulative IPC: 1.15 (Simulation time: 00 hr 03 min 27 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 31076581 heartbeat IPC: 1.165 cumulative IPC: 1.155 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 39752283 heartbeat IPC: 1.153 cumulative IPC: 1.155 (Simulation time: 00 hr 05 min 45 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 48363841 heartbeat IPC: 1.161 cumulative IPC: 1.156 (Simulation time: 00 hr 06 min 49 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 57074867 heartbeat IPC: 1.148 cumulative IPC: 1.155 (Simulation time: 00 hr 08 min 00 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv699_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 65702636 heartbeat IPC: 1.159 cumulative IPC: 1.155 (Simulation time: 00 hr 09 min 13 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 74235394 heartbeat IPC: 1.172 cumulative IPC: 1.157 (Simulation time: 00 hr 10 min 24 sec)
Heartbeat CPU 0 instructions: 110000023 cycles: 82938531 heartbeat IPC: 1.149 cumulative IPC: 1.156 (Simulation time: 00 hr 11 min 33 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 86452969 cumulative IPC: 1.157 (Simulation time: 00 hr 12 min 40 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 86452969 cumulative IPC: 1.157 (Simulation time: 00 hr 12 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv699_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.157 instructions: 100000001 cycles: 86452969
CPU 0 Branch Prediction Accuracy: 92.42% MPKI: 13.62 Average ROB Occupancy at Mispredict: 28.59
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1256
BRANCH_INDIRECT: 0.3659
BRANCH_CONDITIONAL: 11.72
BRANCH_DIRECT_CALL: 0.465
BRANCH_INDIRECT_CALL: 0.5299
BRANCH_RETURN: 0.4175


====Backend Stall Breakdown====
ROB_STALL: 65560
LQ_STALL: 0
SQ_STALL: 351902


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 14.769048
REPLAY_LOAD: 25.618736
NON_REPLAY_LOAD: 13.607204

== Total ==
ADDR_TRANS: 6203
REPLAY_LOAD: 11759
NON_REPLAY_LOAD: 47598

== Counts ==
ADDR_TRANS: 420
REPLAY_LOAD: 459
NON_REPLAY_LOAD: 3498

cpu0->cpu0_STLB TOTAL        ACCESS:    2073837 HIT:    2059013 MISS:      14824 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2073837 HIT:    2059013 MISS:      14824 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 76.24 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9709778 HIT:    8819238 MISS:     890540 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7919214 HIT:    7154598 MISS:     764616 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     601407 HIT:     503614 MISS:      97793 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1164647 HIT:    1148600 MISS:      16047 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      24510 HIT:      12426 MISS:      12084 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.51 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15130515 HIT:    7567301 MISS:    7563214 MSHR_MERGE:    1836850
cpu0->cpu0_L1I LOAD         ACCESS:   15130515 HIT:    7567301 MISS:    7563214 MSHR_MERGE:    1836850
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.96 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29814752 HIT:   25277184 MISS:    4537568 MSHR_MERGE:    1718798
cpu0->cpu0_L1D LOAD         ACCESS:   16592827 HIT:   13907519 MISS:    2685308 MSHR_MERGE:     492455
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13192026 HIT:   11364412 MISS:    1827614 MSHR_MERGE:    1226207
cpu0->cpu0_L1D TRANSLATION  ACCESS:      29899 HIT:       5253 MISS:      24646 MSHR_MERGE:        136
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.1 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12429264 HIT:   10296131 MISS:    2133133 MSHR_MERGE:    1077063
cpu0->cpu0_ITLB LOAD         ACCESS:   12429264 HIT:   10296131 MISS:    2133133 MSHR_MERGE:    1077063
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.363 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28354550 HIT:   26984251 MISS:    1370299 MSHR_MERGE:     352532
cpu0->cpu0_DTLB LOAD         ACCESS:   28354550 HIT:   26984251 MISS:    1370299 MSHR_MERGE:     352532
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.713 cycles
cpu0->LLC TOTAL        ACCESS:    1039164 HIT:    1013253 MISS:      25911 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     764616 HIT:     745623 MISS:      18993 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      97793 HIT:      93859 MISS:       3934 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     164671 HIT:     164524 MISS:        147 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      12084 HIT:       9247 MISS:       2837 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 109.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        211
  ROW_BUFFER_MISS:      25534
  AVG DBUS CONGESTED CYCLE: 3.348
Channel 0 WQ ROW_BUFFER_HIT:        160
  ROW_BUFFER_MISS:       2901
  FULL:          0
Channel 0 REFRESHES ISSUED:       7205

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       504381       572220        82153         2258
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           70         2559         1123          281
  STLB miss resolved @ L2C                0         2323         3357         1529          149
  STLB miss resolved @ LLC                0          565         1387         2970          741
  STLB miss resolved @ MEM                0            0          652         2069         1215

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             186420        48970      1426583       128871          272
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         1511          292           48
  STLB miss resolved @ L2C                0         1242         7291         1143            3
  STLB miss resolved @ LLC                0          264         3951         1691           52
  STLB miss resolved @ MEM                0            0           88          171          101
[2025-09-17 10:58:46] END   suite=qualcomm_srv trace=srv699_ap (rc=0)
