
Simon-Debug.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000625c  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000398  080063a0  080063a0  000163a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006738  08006738  00016738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006740  08006740  00016740  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006744  08006744  00016744  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000004  08006748  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000004b0  200001e0  08006924  000201e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000690  08006924  00020690  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001e3c9  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003da5  00000000  00000000  0003e5d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000c848  00000000  00000000  0004237e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000011f8  00000000  00000000  0004ebc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001cd8  00000000  00000000  0004fdc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00024950  00000000  00000000  00051a98  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00011c28  00000000  00000000  000763e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000e4c84  00000000  00000000  00088010  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  0016cc94  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000406c  00000000  00000000  0016cd10  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e0 	.word	0x200001e0
 800015c:	00000000 	.word	0x00000000
 8000160:	08006384 	.word	0x08006384

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e4 	.word	0x200001e4
 800017c:	08006384 	.word	0x08006384

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800036e:	f1a4 0401 	sub.w	r4, r4, #1
 8000372:	d1e9      	bne.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b972 	b.w	8000ef4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9e08      	ldr	r6, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	4688      	mov	r8, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d14b      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c36:	428a      	cmp	r2, r1
 8000c38:	4615      	mov	r5, r2
 8000c3a:	d967      	bls.n	8000d0c <__udivmoddi4+0xe4>
 8000c3c:	fab2 f282 	clz	r2, r2
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0720 	rsb	r7, r2, #32
 8000c46:	fa01 f302 	lsl.w	r3, r1, r2
 8000c4a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c4e:	4095      	lsls	r5, r2
 8000c50:	ea47 0803 	orr.w	r8, r7, r3
 8000c54:	4094      	lsls	r4, r2
 8000c56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c5a:	0c23      	lsrs	r3, r4, #16
 8000c5c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c60:	fa1f fc85 	uxth.w	ip, r5
 8000c64:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c68:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c70:	4299      	cmp	r1, r3
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x60>
 8000c74:	18eb      	adds	r3, r5, r3
 8000c76:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c7a:	f080 811b 	bcs.w	8000eb4 <__udivmoddi4+0x28c>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 8118 	bls.w	8000eb4 <__udivmoddi4+0x28c>
 8000c84:	3f02      	subs	r7, #2
 8000c86:	442b      	add	r3, r5
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c90:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9c:	45a4      	cmp	ip, r4
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x8c>
 8000ca0:	192c      	adds	r4, r5, r4
 8000ca2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ca6:	f080 8107 	bcs.w	8000eb8 <__udivmoddi4+0x290>
 8000caa:	45a4      	cmp	ip, r4
 8000cac:	f240 8104 	bls.w	8000eb8 <__udivmoddi4+0x290>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	442c      	add	r4, r5
 8000cb4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000cb8:	eba4 040c 	sub.w	r4, r4, ip
 8000cbc:	2700      	movs	r7, #0
 8000cbe:	b11e      	cbz	r6, 8000cc8 <__udivmoddi4+0xa0>
 8000cc0:	40d4      	lsrs	r4, r2
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e9c6 4300 	strd	r4, r3, [r6]
 8000cc8:	4639      	mov	r1, r7
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0xbe>
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f000 80eb 	beq.w	8000eae <__udivmoddi4+0x286>
 8000cd8:	2700      	movs	r7, #0
 8000cda:	e9c6 0100 	strd	r0, r1, [r6]
 8000cde:	4638      	mov	r0, r7
 8000ce0:	4639      	mov	r1, r7
 8000ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce6:	fab3 f783 	clz	r7, r3
 8000cea:	2f00      	cmp	r7, #0
 8000cec:	d147      	bne.n	8000d7e <__udivmoddi4+0x156>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d302      	bcc.n	8000cf8 <__udivmoddi4+0xd0>
 8000cf2:	4282      	cmp	r2, r0
 8000cf4:	f200 80fa 	bhi.w	8000eec <__udivmoddi4+0x2c4>
 8000cf8:	1a84      	subs	r4, r0, r2
 8000cfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cfe:	2001      	movs	r0, #1
 8000d00:	4698      	mov	r8, r3
 8000d02:	2e00      	cmp	r6, #0
 8000d04:	d0e0      	beq.n	8000cc8 <__udivmoddi4+0xa0>
 8000d06:	e9c6 4800 	strd	r4, r8, [r6]
 8000d0a:	e7dd      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000d0c:	b902      	cbnz	r2, 8000d10 <__udivmoddi4+0xe8>
 8000d0e:	deff      	udf	#255	; 0xff
 8000d10:	fab2 f282 	clz	r2, r2
 8000d14:	2a00      	cmp	r2, #0
 8000d16:	f040 808f 	bne.w	8000e38 <__udivmoddi4+0x210>
 8000d1a:	1b49      	subs	r1, r1, r5
 8000d1c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d20:	fa1f f885 	uxth.w	r8, r5
 8000d24:	2701      	movs	r7, #1
 8000d26:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d2a:	0c23      	lsrs	r3, r4, #16
 8000d2c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d34:	fb08 f10c 	mul.w	r1, r8, ip
 8000d38:	4299      	cmp	r1, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x124>
 8000d3c:	18eb      	adds	r3, r5, r3
 8000d3e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x122>
 8000d44:	4299      	cmp	r1, r3
 8000d46:	f200 80cd 	bhi.w	8000ee4 <__udivmoddi4+0x2bc>
 8000d4a:	4684      	mov	ip, r0
 8000d4c:	1a59      	subs	r1, r3, r1
 8000d4e:	b2a3      	uxth	r3, r4
 8000d50:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d54:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d58:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5c:	fb08 f800 	mul.w	r8, r8, r0
 8000d60:	45a0      	cmp	r8, r4
 8000d62:	d907      	bls.n	8000d74 <__udivmoddi4+0x14c>
 8000d64:	192c      	adds	r4, r5, r4
 8000d66:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d6a:	d202      	bcs.n	8000d72 <__udivmoddi4+0x14a>
 8000d6c:	45a0      	cmp	r8, r4
 8000d6e:	f200 80b6 	bhi.w	8000ede <__udivmoddi4+0x2b6>
 8000d72:	4618      	mov	r0, r3
 8000d74:	eba4 0408 	sub.w	r4, r4, r8
 8000d78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d7c:	e79f      	b.n	8000cbe <__udivmoddi4+0x96>
 8000d7e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d82:	40bb      	lsls	r3, r7
 8000d84:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d88:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d8c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d90:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d94:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d98:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d9c:	4325      	orrs	r5, r4
 8000d9e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000da2:	0c2c      	lsrs	r4, r5, #16
 8000da4:	fb08 3319 	mls	r3, r8, r9, r3
 8000da8:	fa1f fa8e 	uxth.w	sl, lr
 8000dac:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000db0:	fb09 f40a 	mul.w	r4, r9, sl
 8000db4:	429c      	cmp	r4, r3
 8000db6:	fa02 f207 	lsl.w	r2, r2, r7
 8000dba:	fa00 f107 	lsl.w	r1, r0, r7
 8000dbe:	d90b      	bls.n	8000dd8 <__udivmoddi4+0x1b0>
 8000dc0:	eb1e 0303 	adds.w	r3, lr, r3
 8000dc4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dc8:	f080 8087 	bcs.w	8000eda <__udivmoddi4+0x2b2>
 8000dcc:	429c      	cmp	r4, r3
 8000dce:	f240 8084 	bls.w	8000eda <__udivmoddi4+0x2b2>
 8000dd2:	f1a9 0902 	sub.w	r9, r9, #2
 8000dd6:	4473      	add	r3, lr
 8000dd8:	1b1b      	subs	r3, r3, r4
 8000dda:	b2ad      	uxth	r5, r5
 8000ddc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000de0:	fb08 3310 	mls	r3, r8, r0, r3
 8000de4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000de8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dec:	45a2      	cmp	sl, r4
 8000dee:	d908      	bls.n	8000e02 <__udivmoddi4+0x1da>
 8000df0:	eb1e 0404 	adds.w	r4, lr, r4
 8000df4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df8:	d26b      	bcs.n	8000ed2 <__udivmoddi4+0x2aa>
 8000dfa:	45a2      	cmp	sl, r4
 8000dfc:	d969      	bls.n	8000ed2 <__udivmoddi4+0x2aa>
 8000dfe:	3802      	subs	r0, #2
 8000e00:	4474      	add	r4, lr
 8000e02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e06:	fba0 8902 	umull	r8, r9, r0, r2
 8000e0a:	eba4 040a 	sub.w	r4, r4, sl
 8000e0e:	454c      	cmp	r4, r9
 8000e10:	46c2      	mov	sl, r8
 8000e12:	464b      	mov	r3, r9
 8000e14:	d354      	bcc.n	8000ec0 <__udivmoddi4+0x298>
 8000e16:	d051      	beq.n	8000ebc <__udivmoddi4+0x294>
 8000e18:	2e00      	cmp	r6, #0
 8000e1a:	d069      	beq.n	8000ef0 <__udivmoddi4+0x2c8>
 8000e1c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e20:	eb64 0403 	sbc.w	r4, r4, r3
 8000e24:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e28:	40fd      	lsrs	r5, r7
 8000e2a:	40fc      	lsrs	r4, r7
 8000e2c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e30:	e9c6 5400 	strd	r5, r4, [r6]
 8000e34:	2700      	movs	r7, #0
 8000e36:	e747      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000e38:	f1c2 0320 	rsb	r3, r2, #32
 8000e3c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e40:	4095      	lsls	r5, r2
 8000e42:	fa01 f002 	lsl.w	r0, r1, r2
 8000e46:	fa21 f303 	lsr.w	r3, r1, r3
 8000e4a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e4e:	4338      	orrs	r0, r7
 8000e50:	0c01      	lsrs	r1, r0, #16
 8000e52:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e56:	fa1f f885 	uxth.w	r8, r5
 8000e5a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb07 f308 	mul.w	r3, r7, r8
 8000e66:	428b      	cmp	r3, r1
 8000e68:	fa04 f402 	lsl.w	r4, r4, r2
 8000e6c:	d907      	bls.n	8000e7e <__udivmoddi4+0x256>
 8000e6e:	1869      	adds	r1, r5, r1
 8000e70:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e74:	d22f      	bcs.n	8000ed6 <__udivmoddi4+0x2ae>
 8000e76:	428b      	cmp	r3, r1
 8000e78:	d92d      	bls.n	8000ed6 <__udivmoddi4+0x2ae>
 8000e7a:	3f02      	subs	r7, #2
 8000e7c:	4429      	add	r1, r5
 8000e7e:	1acb      	subs	r3, r1, r3
 8000e80:	b281      	uxth	r1, r0
 8000e82:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e86:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e8e:	fb00 f308 	mul.w	r3, r0, r8
 8000e92:	428b      	cmp	r3, r1
 8000e94:	d907      	bls.n	8000ea6 <__udivmoddi4+0x27e>
 8000e96:	1869      	adds	r1, r5, r1
 8000e98:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e9c:	d217      	bcs.n	8000ece <__udivmoddi4+0x2a6>
 8000e9e:	428b      	cmp	r3, r1
 8000ea0:	d915      	bls.n	8000ece <__udivmoddi4+0x2a6>
 8000ea2:	3802      	subs	r0, #2
 8000ea4:	4429      	add	r1, r5
 8000ea6:	1ac9      	subs	r1, r1, r3
 8000ea8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000eac:	e73b      	b.n	8000d26 <__udivmoddi4+0xfe>
 8000eae:	4637      	mov	r7, r6
 8000eb0:	4630      	mov	r0, r6
 8000eb2:	e709      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000eb4:	4607      	mov	r7, r0
 8000eb6:	e6e7      	b.n	8000c88 <__udivmoddi4+0x60>
 8000eb8:	4618      	mov	r0, r3
 8000eba:	e6fb      	b.n	8000cb4 <__udivmoddi4+0x8c>
 8000ebc:	4541      	cmp	r1, r8
 8000ebe:	d2ab      	bcs.n	8000e18 <__udivmoddi4+0x1f0>
 8000ec0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ec4:	eb69 020e 	sbc.w	r2, r9, lr
 8000ec8:	3801      	subs	r0, #1
 8000eca:	4613      	mov	r3, r2
 8000ecc:	e7a4      	b.n	8000e18 <__udivmoddi4+0x1f0>
 8000ece:	4660      	mov	r0, ip
 8000ed0:	e7e9      	b.n	8000ea6 <__udivmoddi4+0x27e>
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	e795      	b.n	8000e02 <__udivmoddi4+0x1da>
 8000ed6:	4667      	mov	r7, ip
 8000ed8:	e7d1      	b.n	8000e7e <__udivmoddi4+0x256>
 8000eda:	4681      	mov	r9, r0
 8000edc:	e77c      	b.n	8000dd8 <__udivmoddi4+0x1b0>
 8000ede:	3802      	subs	r0, #2
 8000ee0:	442c      	add	r4, r5
 8000ee2:	e747      	b.n	8000d74 <__udivmoddi4+0x14c>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	442b      	add	r3, r5
 8000eea:	e72f      	b.n	8000d4c <__udivmoddi4+0x124>
 8000eec:	4638      	mov	r0, r7
 8000eee:	e708      	b.n	8000d02 <__udivmoddi4+0xda>
 8000ef0:	4637      	mov	r7, r6
 8000ef2:	e6e9      	b.n	8000cc8 <__udivmoddi4+0xa0>

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ef8:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8000efa:	4c10      	ldr	r4, [pc, #64]	; (8000f3c <HAL_InitTick+0x44>)
 8000efc:	6823      	ldr	r3, [r4, #0]
{
 8000efe:	4605      	mov	r5, r0
  if (uwTickFreq != 0U)
 8000f00:	b90b      	cbnz	r3, 8000f06 <HAL_InitTick+0xe>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f02:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8000f04:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/ (1000U /uwTickFreq)) == 0U)
 8000f06:	f001 f989 	bl	800221c <HAL_RCC_GetHCLKFreq>
 8000f0a:	6822      	ldr	r2, [r4, #0]
 8000f0c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f10:	fbb3 f3f2 	udiv	r3, r3, r2
 8000f14:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f18:	f000 f89c 	bl	8001054 <HAL_SYSTICK_Config>
 8000f1c:	4604      	mov	r4, r0
 8000f1e:	2800      	cmp	r0, #0
 8000f20:	d1ef      	bne.n	8000f02 <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f22:	2d0f      	cmp	r5, #15
 8000f24:	d8ed      	bhi.n	8000f02 <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f26:	4602      	mov	r2, r0
 8000f28:	4629      	mov	r1, r5
 8000f2a:	f04f 30ff 	mov.w	r0, #4294967295
 8000f2e:	f000 f85d 	bl	8000fec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f32:	4b03      	ldr	r3, [pc, #12]	; (8000f40 <HAL_InitTick+0x48>)
 8000f34:	4620      	mov	r0, r4
 8000f36:	601d      	str	r5, [r3, #0]
 8000f38:	e7e4      	b.n	8000f04 <HAL_InitTick+0xc>
 8000f3a:	bf00      	nop
 8000f3c:	20000004 	.word	0x20000004
 8000f40:	20000008 	.word	0x20000008

08000f44 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f44:	4a09      	ldr	r2, [pc, #36]	; (8000f6c <HAL_Init+0x28>)
 8000f46:	6813      	ldr	r3, [r2, #0]
 8000f48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 8000f4c:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f4e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f50:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f52:	f000 f839 	bl	8000fc8 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f56:	2000      	movs	r0, #0
 8000f58:	f7ff ffce 	bl	8000ef8 <HAL_InitTick>
 8000f5c:	4604      	mov	r4, r0
 8000f5e:	b918      	cbnz	r0, 8000f68 <HAL_Init+0x24>
    HAL_MspInit();
 8000f60:	f002 fcce 	bl	8003900 <HAL_MspInit>
}
 8000f64:	4620      	mov	r0, r4
 8000f66:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8000f68:	2401      	movs	r4, #1
 8000f6a:	e7fb      	b.n	8000f64 <HAL_Init+0x20>
 8000f6c:	58004000 	.word	0x58004000

08000f70 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000f70:	4a03      	ldr	r2, [pc, #12]	; (8000f80 <HAL_IncTick+0x10>)
 8000f72:	4904      	ldr	r1, [pc, #16]	; (8000f84 <HAL_IncTick+0x14>)
 8000f74:	6813      	ldr	r3, [r2, #0]
 8000f76:	6809      	ldr	r1, [r1, #0]
 8000f78:	440b      	add	r3, r1
 8000f7a:	6013      	str	r3, [r2, #0]
}
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	20000208 	.word	0x20000208
 8000f84:	20000004 	.word	0x20000004

08000f88 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f88:	4b01      	ldr	r3, [pc, #4]	; (8000f90 <HAL_GetTick+0x8>)
 8000f8a:	6818      	ldr	r0, [r3, #0]
}
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	20000208 	.word	0x20000208

08000f94 <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 8000f94:	4b01      	ldr	r3, [pc, #4]	; (8000f9c <HAL_GetTickPrio+0x8>)
 8000f96:	6818      	ldr	r0, [r3, #0]
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop
 8000f9c:	20000008 	.word	0x20000008

08000fa0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
  __weak void HAL_Delay(uint32_t Delay)
  {
 8000fa0:	b538      	push	{r3, r4, r5, lr}
 8000fa2:	4604      	mov	r4, r0
    uint32_t tickstart = HAL_GetTick();
 8000fa4:	f7ff fff0 	bl	8000f88 <HAL_GetTick>
    uint32_t wait = Delay;
  
    /* Add a freq to guarantee minimum wait */
    if (wait < HAL_MAX_DELAY)
 8000fa8:	1c63      	adds	r3, r4, #1
    {
      wait += (uint32_t)(uwTickFreq);
 8000faa:	bf1c      	itt	ne
 8000fac:	4b05      	ldrne	r3, [pc, #20]	; (8000fc4 <HAL_Delay+0x24>)
 8000fae:	681b      	ldrne	r3, [r3, #0]
    uint32_t tickstart = HAL_GetTick();
 8000fb0:	4605      	mov	r5, r0
      wait += (uint32_t)(uwTickFreq);
 8000fb2:	bf18      	it	ne
 8000fb4:	18e4      	addne	r4, r4, r3
    }
  
    while ((HAL_GetTick() - tickstart) < wait)
 8000fb6:	f7ff ffe7 	bl	8000f88 <HAL_GetTick>
 8000fba:	1b40      	subs	r0, r0, r5
 8000fbc:	42a0      	cmp	r0, r4
 8000fbe:	d3fa      	bcc.n	8000fb6 <HAL_Delay+0x16>
    {
    }
  }
 8000fc0:	bd38      	pop	{r3, r4, r5, pc}
 8000fc2:	bf00      	nop
 8000fc4:	20000004 	.word	0x20000004

08000fc8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fc8:	4a07      	ldr	r2, [pc, #28]	; (8000fe8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000fca:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fcc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000fd0:	041b      	lsls	r3, r3, #16
 8000fd2:	0c1b      	lsrs	r3, r3, #16
 8000fd4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fd8:	0200      	lsls	r0, r0, #8
 8000fda:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fde:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000fe2:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000fe4:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000fe6:	4770      	bx	lr
 8000fe8:	e000ed00 	.word	0xe000ed00

08000fec <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fec:	4b17      	ldr	r3, [pc, #92]	; (800104c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fee:	b570      	push	{r4, r5, r6, lr}
 8000ff0:	68dc      	ldr	r4, [r3, #12]
 8000ff2:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ff6:	f1c4 0507 	rsb	r5, r4, #7
 8000ffa:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ffc:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001000:	bf28      	it	cs
 8001002:	2504      	movcs	r5, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001004:	f04f 36ff 	mov.w	r6, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001008:	2b06      	cmp	r3, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800100a:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800100e:	bf8c      	ite	hi
 8001010:	3c03      	subhi	r4, #3
 8001012:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001014:	ea21 0303 	bic.w	r3, r1, r3
 8001018:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800101a:	fa06 f404 	lsl.w	r4, r6, r4
 800101e:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) >= 0)
 8001022:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001024:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001028:	bfa8      	it	ge
 800102a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 800102e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001032:	bfbc      	itt	lt
 8001034:	f000 000f 	andlt.w	r0, r0, #15
 8001038:	4a05      	ldrlt	r2, [pc, #20]	; (8001050 <HAL_NVIC_SetPriority+0x64>)
 800103a:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800103c:	bfaa      	itet	ge
 800103e:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001042:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001044:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001048:	bd70      	pop	{r4, r5, r6, pc}
 800104a:	bf00      	nop
 800104c:	e000ed00 	.word	0xe000ed00
 8001050:	e000ed14 	.word	0xe000ed14

08001054 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001054:	3801      	subs	r0, #1
 8001056:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800105a:	d20a      	bcs.n	8001072 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800105c:	4b06      	ldr	r3, [pc, #24]	; (8001078 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800105e:	4a07      	ldr	r2, [pc, #28]	; (800107c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001060:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001062:	21f0      	movs	r1, #240	; 0xf0
 8001064:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001068:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800106a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800106c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001072:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	e000e010 	.word	0xe000e010
 800107c:	e000ed00 	.word	0xe000ed00

08001080 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001084:	4a55      	ldr	r2, [pc, #340]	; (80011dc <HAL_GPIO_Init+0x15c>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001086:	f8d1 8000 	ldr.w	r8, [r1]
  uint32_t position = 0x00u;
 800108a:	2300      	movs	r3, #0
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800108c:	f04f 090f 	mov.w	r9, #15
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001090:	fa38 f403 	lsrs.w	r4, r8, r3
 8001094:	d101      	bne.n	800109a <HAL_GPIO_Init+0x1a>
      }
    }
    
    position++;
  }
}
 8001096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800109a:	2401      	movs	r4, #1
 800109c:	fa04 fa03 	lsl.w	sl, r4, r3
    if (iocurrent != 0x00u)
 80010a0:	ea1a 0508 	ands.w	r5, sl, r8
 80010a4:	f000 808f 	beq.w	80011c6 <HAL_GPIO_Init+0x146>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010a8:	684c      	ldr	r4, [r1, #4]
 80010aa:	f024 0b10 	bic.w	fp, r4, #16
 80010ae:	f1bb 0f02 	cmp.w	fp, #2
 80010b2:	d111      	bne.n	80010d8 <HAL_GPIO_Init+0x58>
        temp = GPIOx->AFR[position >> 3u];
 80010b4:	08df      	lsrs	r7, r3, #3
 80010b6:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80010ba:	f003 0c07 	and.w	ip, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 80010be:	6a3e      	ldr	r6, [r7, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80010c0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80010c4:	fa09 fe0c 	lsl.w	lr, r9, ip
 80010c8:	ea26 0e0e 	bic.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80010cc:	690e      	ldr	r6, [r1, #16]
 80010ce:	fa06 f60c 	lsl.w	r6, r6, ip
 80010d2:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->AFR[position >> 3u] = temp;
 80010d6:	623e      	str	r6, [r7, #32]
 80010d8:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80010dc:	2703      	movs	r7, #3
      temp = GPIOx->MODER;
 80010de:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80010e0:	fa07 f70e 	lsl.w	r7, r7, lr
 80010e4:	43ff      	mvns	r7, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010e6:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80010ea:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010ec:	fa0c fc0e 	lsl.w	ip, ip, lr
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010f0:	f10b 3bff 	add.w	fp, fp, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010f4:	ea4c 0606 	orr.w	r6, ip, r6
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010f8:	f1bb 0f01 	cmp.w	fp, #1
      GPIOx->MODER = temp;
 80010fc:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010fe:	d811      	bhi.n	8001124 <HAL_GPIO_Init+0xa4>
        temp = GPIOx->OSPEEDR;
 8001100:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001102:	ea06 0b07 	and.w	fp, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001106:	68ce      	ldr	r6, [r1, #12]
 8001108:	fa06 fc0e 	lsl.w	ip, r6, lr
 800110c:	ea4c 060b 	orr.w	r6, ip, fp
        GPIOx->OSPEEDR = temp;
 8001110:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001112:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001114:	ea26 0a0a 	bic.w	sl, r6, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001118:	f3c4 1600 	ubfx	r6, r4, #4, #1
 800111c:	409e      	lsls	r6, r3
 800111e:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OTYPER = temp;
 8001122:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 8001124:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001126:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001128:	688e      	ldr	r6, [r1, #8]
 800112a:	fa06 f60e 	lsl.w	r6, r6, lr
 800112e:	4337      	orrs	r7, r6
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001130:	00e6      	lsls	r6, r4, #3
      GPIOx->PUPDR = temp;
 8001132:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001134:	d547      	bpl.n	80011c6 <HAL_GPIO_Init+0x146>
 8001136:	f023 0703 	bic.w	r7, r3, #3
 800113a:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 800113e:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001142:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2u];
 8001146:	68be      	ldr	r6, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001148:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800114c:	fa09 fe0c 	lsl.w	lr, r9, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001150:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001154:	ea26 0e0e 	bic.w	lr, r6, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001158:	d037      	beq.n	80011ca <HAL_GPIO_Init+0x14a>
 800115a:	4e21      	ldr	r6, [pc, #132]	; (80011e0 <HAL_GPIO_Init+0x160>)
 800115c:	42b0      	cmp	r0, r6
 800115e:	d036      	beq.n	80011ce <HAL_GPIO_Init+0x14e>
 8001160:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001164:	42b0      	cmp	r0, r6
 8001166:	d034      	beq.n	80011d2 <HAL_GPIO_Init+0x152>
 8001168:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800116c:	42b0      	cmp	r0, r6
 800116e:	d032      	beq.n	80011d6 <HAL_GPIO_Init+0x156>
 8001170:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001174:	42b0      	cmp	r0, r6
 8001176:	bf14      	ite	ne
 8001178:	2607      	movne	r6, #7
 800117a:	2604      	moveq	r6, #4
 800117c:	fa06 f60c 	lsl.w	r6, r6, ip
 8001180:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001184:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR1;
 8001186:	f8d2 6080 	ldr.w	r6, [r2, #128]	; 0x80
        temp &= ~(iocurrent);
 800118a:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800118c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~(iocurrent);
 8001190:	bf0c      	ite	eq
 8001192:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8001194:	432e      	orrne	r6, r5
        EXTI->IMR1 = temp;
 8001196:	f8c2 6080 	str.w	r6, [r2, #128]	; 0x80
        temp = EXTI->EMR1;
 800119a:	f8d2 6084 	ldr.w	r6, [r2, #132]	; 0x84
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800119e:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~(iocurrent);
 80011a2:	bf0c      	ite	eq
 80011a4:	403e      	andeq	r6, r7
          temp |= iocurrent;
 80011a6:	432e      	orrne	r6, r5
        EXTI->EMR1 = temp;
 80011a8:	f8c2 6084 	str.w	r6, [r2, #132]	; 0x84
        temp = EXTI->RTSR1;
 80011ac:	6816      	ldr	r6, [r2, #0]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011ae:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~(iocurrent);
 80011b2:	bf0c      	ite	eq
 80011b4:	403e      	andeq	r6, r7
          temp |= iocurrent;
 80011b6:	432e      	orrne	r6, r5
        EXTI->RTSR1 = temp;
 80011b8:	6016      	str	r6, [r2, #0]
        temp = EXTI->FTSR1;
 80011ba:	6856      	ldr	r6, [r2, #4]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011bc:	02a4      	lsls	r4, r4, #10
        temp &= ~(iocurrent);
 80011be:	bf54      	ite	pl
 80011c0:	403e      	andpl	r6, r7
          temp |= iocurrent;
 80011c2:	432e      	orrmi	r6, r5
        EXTI->FTSR1 = temp;
 80011c4:	6056      	str	r6, [r2, #4]
    position++;
 80011c6:	3301      	adds	r3, #1
 80011c8:	e762      	b.n	8001090 <HAL_GPIO_Init+0x10>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80011ca:	2600      	movs	r6, #0
 80011cc:	e7d6      	b.n	800117c <HAL_GPIO_Init+0xfc>
 80011ce:	2601      	movs	r6, #1
 80011d0:	e7d4      	b.n	800117c <HAL_GPIO_Init+0xfc>
 80011d2:	2602      	movs	r6, #2
 80011d4:	e7d2      	b.n	800117c <HAL_GPIO_Init+0xfc>
 80011d6:	2603      	movs	r6, #3
 80011d8:	e7d0      	b.n	800117c <HAL_GPIO_Init+0xfc>
 80011da:	bf00      	nop
 80011dc:	58000800 	.word	0x58000800
 80011e0:	48000400 	.word	0x48000400

080011e4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011e4:	b10a      	cbz	r2, 80011ea <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80011e6:	6181      	str	r1, [r0, #24]
 80011e8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80011ea:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80011ec:	4770      	bx	lr

080011ee <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80011ee:	6803      	ldr	r3, [r0, #0]
 80011f0:	699a      	ldr	r2, [r3, #24]
 80011f2:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 80011f4:	bf44      	itt	mi
 80011f6:	2200      	movmi	r2, #0
 80011f8:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80011fa:	699a      	ldr	r2, [r3, #24]
 80011fc:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80011fe:	bf5e      	ittt	pl
 8001200:	699a      	ldrpl	r2, [r3, #24]
 8001202:	f042 0201 	orrpl.w	r2, r2, #1
 8001206:	619a      	strpl	r2, [r3, #24]
  }
}
 8001208:	4770      	bx	lr
	...

0800120c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800120c:	b530      	push	{r4, r5, lr}
 800120e:	9d03      	ldr	r5, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001210:	6804      	ldr	r4, [r0, #0]
 8001212:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
 8001216:	4313      	orrs	r3, r2
 8001218:	f3c1 0209 	ubfx	r2, r1, #0, #10
 800121c:	431a      	orrs	r2, r3
 800121e:	4b04      	ldr	r3, [pc, #16]	; (8001230 <I2C_TransferConfig+0x24>)
 8001220:	6860      	ldr	r0, [r4, #4]
 8001222:	ea43 5355 	orr.w	r3, r3, r5, lsr #21
 8001226:	ea20 0003 	bic.w	r0, r0, r3
 800122a:	4302      	orrs	r2, r0
 800122c:	6062      	str	r2, [r4, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800122e:	bd30      	pop	{r4, r5, pc}
 8001230:	03ff63ff 	.word	0x03ff63ff

08001234 <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001234:	6803      	ldr	r3, [r0, #0]
{
 8001236:	b570      	push	{r4, r5, r6, lr}
 8001238:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800123a:	6998      	ldr	r0, [r3, #24]
 800123c:	f010 0010 	ands.w	r0, r0, #16
{
 8001240:	460d      	mov	r5, r1
 8001242:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001244:	d116      	bne.n	8001274 <I2C_IsAcknowledgeFailed+0x40>
}
 8001246:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 8001248:	1c69      	adds	r1, r5, #1
 800124a:	d014      	beq.n	8001276 <I2C_IsAcknowledgeFailed+0x42>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800124c:	f7ff fe9c 	bl	8000f88 <HAL_GetTick>
 8001250:	1b80      	subs	r0, r0, r6
 8001252:	42a8      	cmp	r0, r5
 8001254:	d800      	bhi.n	8001258 <I2C_IsAcknowledgeFailed+0x24>
 8001256:	b96d      	cbnz	r5, 8001274 <I2C_IsAcknowledgeFailed+0x40>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001258:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800125a:	f043 0320 	orr.w	r3, r3, #32
 800125e:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001260:	2320      	movs	r3, #32
 8001262:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001266:	2300      	movs	r3, #0
 8001268:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 800126c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8001270:	2001      	movs	r0, #1
 8001272:	e7e8      	b.n	8001246 <I2C_IsAcknowledgeFailed+0x12>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001274:	6823      	ldr	r3, [r4, #0]
 8001276:	6999      	ldr	r1, [r3, #24]
 8001278:	068a      	lsls	r2, r1, #26
 800127a:	d5e5      	bpl.n	8001248 <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800127c:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800127e:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001280:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001282:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001284:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001286:	f7ff ffb2 	bl	80011ee <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800128a:	6822      	ldr	r2, [r4, #0]
 800128c:	6853      	ldr	r3, [r2, #4]
 800128e:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8001292:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8001296:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800129a:	f023 0301 	bic.w	r3, r3, #1
 800129e:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80012a0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80012a2:	f043 0304 	orr.w	r3, r3, #4
 80012a6:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80012a8:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
 80012ac:	e7db      	b.n	8001266 <I2C_IsAcknowledgeFailed+0x32>

080012ae <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80012ae:	b570      	push	{r4, r5, r6, lr}
 80012b0:	4604      	mov	r4, r0
 80012b2:	460d      	mov	r5, r1
 80012b4:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80012b6:	6823      	ldr	r3, [r4, #0]
 80012b8:	699b      	ldr	r3, [r3, #24]
 80012ba:	069b      	lsls	r3, r3, #26
 80012bc:	d501      	bpl.n	80012c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 80012be:	2000      	movs	r0, #0
}
 80012c0:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80012c2:	4632      	mov	r2, r6
 80012c4:	4629      	mov	r1, r5
 80012c6:	4620      	mov	r0, r4
 80012c8:	f7ff ffb4 	bl	8001234 <I2C_IsAcknowledgeFailed>
 80012cc:	b990      	cbnz	r0, 80012f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80012ce:	f7ff fe5b 	bl	8000f88 <HAL_GetTick>
 80012d2:	1b80      	subs	r0, r0, r6
 80012d4:	42a8      	cmp	r0, r5
 80012d6:	d801      	bhi.n	80012dc <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 80012d8:	2d00      	cmp	r5, #0
 80012da:	d1ec      	bne.n	80012b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80012dc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80012de:	f043 0320 	orr.w	r3, r3, #32
 80012e2:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80012e4:	2320      	movs	r3, #32
 80012e6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80012ea:	2300      	movs	r3, #0
 80012ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 80012f0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 80012f4:	2001      	movs	r0, #1
 80012f6:	e7e3      	b.n	80012c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x12>

080012f8 <I2C_WaitOnFlagUntilTimeout>:
{
 80012f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012fc:	9f06      	ldr	r7, [sp, #24]
 80012fe:	4604      	mov	r4, r0
 8001300:	4688      	mov	r8, r1
 8001302:	4616      	mov	r6, r2
 8001304:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001306:	6822      	ldr	r2, [r4, #0]
 8001308:	6993      	ldr	r3, [r2, #24]
 800130a:	ea38 0303 	bics.w	r3, r8, r3
 800130e:	bf0c      	ite	eq
 8001310:	2301      	moveq	r3, #1
 8001312:	2300      	movne	r3, #0
 8001314:	42b3      	cmp	r3, r6
 8001316:	d001      	beq.n	800131c <I2C_WaitOnFlagUntilTimeout+0x24>
  return HAL_OK;
 8001318:	2000      	movs	r0, #0
 800131a:	e015      	b.n	8001348 <I2C_WaitOnFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 800131c:	1c6b      	adds	r3, r5, #1
 800131e:	d0f3      	beq.n	8001308 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001320:	f7ff fe32 	bl	8000f88 <HAL_GetTick>
 8001324:	1bc0      	subs	r0, r0, r7
 8001326:	42a8      	cmp	r0, r5
 8001328:	d801      	bhi.n	800132e <I2C_WaitOnFlagUntilTimeout+0x36>
 800132a:	2d00      	cmp	r5, #0
 800132c:	d1eb      	bne.n	8001306 <I2C_WaitOnFlagUntilTimeout+0xe>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800132e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001330:	f043 0320 	orr.w	r3, r3, #32
 8001334:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001336:	2320      	movs	r3, #32
 8001338:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800133c:	2300      	movs	r3, #0
 800133e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8001342:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001346:	2001      	movs	r0, #1
}
 8001348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800134c <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800134c:	b570      	push	{r4, r5, r6, lr}
 800134e:	4604      	mov	r4, r0
 8001350:	460d      	mov	r5, r1
 8001352:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001354:	6823      	ldr	r3, [r4, #0]
 8001356:	699b      	ldr	r3, [r3, #24]
 8001358:	079b      	lsls	r3, r3, #30
 800135a:	d501      	bpl.n	8001360 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 800135c:	2000      	movs	r0, #0
}
 800135e:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001360:	4632      	mov	r2, r6
 8001362:	4629      	mov	r1, r5
 8001364:	4620      	mov	r0, r4
 8001366:	f7ff ff65 	bl	8001234 <I2C_IsAcknowledgeFailed>
 800136a:	b9a0      	cbnz	r0, 8001396 <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
    if (Timeout != HAL_MAX_DELAY)
 800136c:	1c6a      	adds	r2, r5, #1
 800136e:	d0f1      	beq.n	8001354 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001370:	f7ff fe0a 	bl	8000f88 <HAL_GetTick>
 8001374:	1b80      	subs	r0, r0, r6
 8001376:	42a8      	cmp	r0, r5
 8001378:	d801      	bhi.n	800137e <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 800137a:	2d00      	cmp	r5, #0
 800137c:	d1ea      	bne.n	8001354 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800137e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001380:	f043 0320 	orr.w	r3, r3, #32
 8001384:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001386:	2320      	movs	r3, #32
 8001388:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800138c:	2300      	movs	r3, #0
 800138e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8001392:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8001396:	2001      	movs	r0, #1
 8001398:	e7e1      	b.n	800135e <I2C_WaitOnTXISFlagUntilTimeout+0x12>
	...

0800139c <I2C_RequestMemoryRead>:
{
 800139c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800139e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80013a0:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80013a2:	4b16      	ldr	r3, [pc, #88]	; (80013fc <I2C_RequestMemoryRead+0x60>)
 80013a4:	9300      	str	r3, [sp, #0]
{
 80013a6:	4605      	mov	r5, r0
 80013a8:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80013aa:	2300      	movs	r3, #0
 80013ac:	b2fa      	uxtb	r2, r7
 80013ae:	f7ff ff2d 	bl	800120c <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80013b2:	4632      	mov	r2, r6
 80013b4:	9908      	ldr	r1, [sp, #32]
 80013b6:	4628      	mov	r0, r5
 80013b8:	f7ff ffc8 	bl	800134c <I2C_WaitOnTXISFlagUntilTimeout>
 80013bc:	b110      	cbz	r0, 80013c4 <I2C_RequestMemoryRead+0x28>
    return HAL_ERROR;
 80013be:	2001      	movs	r0, #1
}
 80013c0:	b003      	add	sp, #12
 80013c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80013c4:	2f01      	cmp	r7, #1
 80013c6:	682b      	ldr	r3, [r5, #0]
 80013c8:	d10c      	bne.n	80013e4 <I2C_RequestMemoryRead+0x48>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80013ca:	b2e4      	uxtb	r4, r4
 80013cc:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80013ce:	9b08      	ldr	r3, [sp, #32]
 80013d0:	9600      	str	r6, [sp, #0]
 80013d2:	2200      	movs	r2, #0
 80013d4:	2140      	movs	r1, #64	; 0x40
 80013d6:	4628      	mov	r0, r5
 80013d8:	f7ff ff8e 	bl	80012f8 <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 80013dc:	3000      	adds	r0, #0
 80013de:	bf18      	it	ne
 80013e0:	2001      	movne	r0, #1
 80013e2:	e7ed      	b.n	80013c0 <I2C_RequestMemoryRead+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80013e4:	0a22      	lsrs	r2, r4, #8
 80013e6:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80013e8:	9908      	ldr	r1, [sp, #32]
 80013ea:	4632      	mov	r2, r6
 80013ec:	4628      	mov	r0, r5
 80013ee:	f7ff ffad 	bl	800134c <I2C_WaitOnTXISFlagUntilTimeout>
 80013f2:	2800      	cmp	r0, #0
 80013f4:	d1e3      	bne.n	80013be <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80013f6:	682b      	ldr	r3, [r5, #0]
 80013f8:	e7e7      	b.n	80013ca <I2C_RequestMemoryRead+0x2e>
 80013fa:	bf00      	nop
 80013fc:	80002000 	.word	0x80002000

08001400 <HAL_I2C_Init>:
{
 8001400:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8001402:	4604      	mov	r4, r0
 8001404:	2800      	cmp	r0, #0
 8001406:	d04a      	beq.n	800149e <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001408:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800140c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001410:	b91b      	cbnz	r3, 800141a <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8001412:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8001416:	f002 fa75 	bl	8003904 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800141a:	2324      	movs	r3, #36	; 0x24
 800141c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8001420:	6823      	ldr	r3, [r4, #0]
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	f022 0201 	bic.w	r2, r2, #1
 8001428:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800142a:	6862      	ldr	r2, [r4, #4]
 800142c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001430:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001432:	689a      	ldr	r2, [r3, #8]
 8001434:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001438:	609a      	str	r2, [r3, #8]
 800143a:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800143e:	2901      	cmp	r1, #1
 8001440:	d124      	bne.n	800148c <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001442:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001446:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001448:	685a      	ldr	r2, [r3, #4]
 800144a:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800144e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001452:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001454:	68da      	ldr	r2, [r3, #12]
 8001456:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800145a:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800145c:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
 8001460:	430a      	orrs	r2, r1
 8001462:	69a1      	ldr	r1, [r4, #24]
 8001464:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001468:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800146a:	e9d4 2107 	ldrd	r2, r1, [r4, #28]
 800146e:	430a      	orrs	r2, r1
 8001470:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	f042 0201 	orr.w	r2, r2, #1
 8001478:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800147a:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 800147c:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800147e:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001480:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001484:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001486:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 800148a:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800148c:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001490:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001492:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001494:	bf04      	itt	eq
 8001496:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 800149a:	605a      	streq	r2, [r3, #4]
 800149c:	e7d4      	b.n	8001448 <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 800149e:	2001      	movs	r0, #1
 80014a0:	e7f3      	b.n	800148a <HAL_I2C_Init+0x8a>
	...

080014a4 <HAL_I2C_Master_Transmit>:
{
 80014a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80014a8:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 80014aa:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80014ae:	2b20      	cmp	r3, #32
{
 80014b0:	4604      	mov	r4, r0
 80014b2:	460e      	mov	r6, r1
 80014b4:	4691      	mov	r9, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80014b6:	f040 8082 	bne.w	80015be <HAL_I2C_Master_Transmit+0x11a>
    __HAL_LOCK(hi2c);
 80014ba:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d07d      	beq.n	80015be <HAL_I2C_Master_Transmit+0x11a>
 80014c2:	2701      	movs	r7, #1
 80014c4:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80014c8:	f7ff fd5e 	bl	8000f88 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80014cc:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 80014ce:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80014d0:	9000      	str	r0, [sp, #0]
 80014d2:	463a      	mov	r2, r7
 80014d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014d8:	4620      	mov	r0, r4
 80014da:	f7ff ff0d 	bl	80012f8 <I2C_WaitOnFlagUntilTimeout>
 80014de:	b118      	cbz	r0, 80014e8 <HAL_I2C_Master_Transmit+0x44>
      return HAL_ERROR;
 80014e0:	2001      	movs	r0, #1
}
 80014e2:	b003      	add	sp, #12
 80014e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80014e8:	2321      	movs	r3, #33	; 0x21
 80014ea:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80014ee:	2310      	movs	r3, #16
 80014f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80014f4:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 80014f6:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80014fa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 80014fc:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001500:	2bff      	cmp	r3, #255	; 0xff
    hi2c->XferISR   = NULL;
 8001502:	6360      	str	r0, [r4, #52]	; 0x34
 8001504:	4b2f      	ldr	r3, [pc, #188]	; (80015c4 <HAL_I2C_Master_Transmit+0x120>)
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001506:	d926      	bls.n	8001556 <HAL_I2C_Master_Transmit+0xb2>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001508:	22ff      	movs	r2, #255	; 0xff
 800150a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800150c:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800150e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001512:	4631      	mov	r1, r6
 8001514:	4620      	mov	r0, r4
 8001516:	f7ff fe79 	bl	800120c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800151a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800151c:	990a      	ldr	r1, [sp, #40]	; 0x28
    while (hi2c->XferCount > 0U)
 800151e:	b29b      	uxth	r3, r3
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001520:	462a      	mov	r2, r5
 8001522:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 8001524:	b9fb      	cbnz	r3, 8001566 <HAL_I2C_Master_Transmit+0xc2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001526:	f7ff fec2 	bl	80012ae <I2C_WaitOnSTOPFlagUntilTimeout>
 800152a:	2800      	cmp	r0, #0
 800152c:	d1d8      	bne.n	80014e0 <HAL_I2C_Master_Transmit+0x3c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800152e:	6823      	ldr	r3, [r4, #0]
 8001530:	2120      	movs	r1, #32
 8001532:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001534:	685a      	ldr	r2, [r3, #4]
 8001536:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800153a:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800153e:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001542:	f022 0201 	bic.w	r2, r2, #1
 8001546:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001548:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800154c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001550:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001554:	e7c5      	b.n	80014e2 <HAL_I2C_Master_Transmit+0x3e>
      hi2c->XferSize = hi2c->XferCount;
 8001556:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8001558:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 800155a:	b292      	uxth	r2, r2
 800155c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800155e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001562:	b2d2      	uxtb	r2, r2
 8001564:	e7d5      	b.n	8001512 <HAL_I2C_Master_Transmit+0x6e>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001566:	f7ff fef1 	bl	800134c <I2C_WaitOnTXISFlagUntilTimeout>
 800156a:	2800      	cmp	r0, #0
 800156c:	d1b8      	bne.n	80014e0 <HAL_I2C_Master_Transmit+0x3c>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800156e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001570:	6822      	ldr	r2, [r4, #0]
 8001572:	f813 1b01 	ldrb.w	r1, [r3], #1
 8001576:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8001578:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800157a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800157c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800157e:	3b01      	subs	r3, #1
 8001580:	b29b      	uxth	r3, r3
 8001582:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001584:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001586:	3a01      	subs	r2, #1
 8001588:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800158a:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 800158c:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800158e:	2b00      	cmp	r3, #0
 8001590:	d0c3      	beq.n	800151a <HAL_I2C_Master_Transmit+0x76>
 8001592:	2a00      	cmp	r2, #0
 8001594:	d1c1      	bne.n	800151a <HAL_I2C_Master_Transmit+0x76>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001596:	9500      	str	r5, [sp, #0]
 8001598:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800159a:	2180      	movs	r1, #128	; 0x80
 800159c:	4620      	mov	r0, r4
 800159e:	f7ff feab 	bl	80012f8 <I2C_WaitOnFlagUntilTimeout>
 80015a2:	2800      	cmp	r0, #0
 80015a4:	d19c      	bne.n	80014e0 <HAL_I2C_Master_Transmit+0x3c>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80015a6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80015a8:	2bff      	cmp	r3, #255	; 0xff
 80015aa:	d903      	bls.n	80015b4 <HAL_I2C_Master_Transmit+0x110>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80015ac:	22ff      	movs	r2, #255	; 0xff
 80015ae:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80015b0:	9000      	str	r0, [sp, #0]
 80015b2:	e7ac      	b.n	800150e <HAL_I2C_Master_Transmit+0x6a>
          hi2c->XferSize = hi2c->XferCount;
 80015b4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80015b6:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 80015b8:	b292      	uxth	r2, r2
 80015ba:	8522      	strh	r2, [r4, #40]	; 0x28
 80015bc:	e7cf      	b.n	800155e <HAL_I2C_Master_Transmit+0xba>
    return HAL_BUSY;
 80015be:	2002      	movs	r0, #2
 80015c0:	e78f      	b.n	80014e2 <HAL_I2C_Master_Transmit+0x3e>
 80015c2:	bf00      	nop
 80015c4:	80002000 	.word	0x80002000

080015c8 <HAL_I2C_Mem_Read>:
{
 80015c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80015cc:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 80015ce:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 80015d2:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 80015d4:	2b20      	cmp	r3, #32
{
 80015d6:	4604      	mov	r4, r0
 80015d8:	460f      	mov	r7, r1
 80015da:	9203      	str	r2, [sp, #12]
 80015dc:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 80015e0:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 80015e4:	f040 80a6 	bne.w	8001734 <HAL_I2C_Mem_Read+0x16c>
    if ((pData == NULL) || (Size == 0U))
 80015e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80015ea:	b113      	cbz	r3, 80015f2 <HAL_I2C_Mem_Read+0x2a>
 80015ec:	f1ba 0f00 	cmp.w	sl, #0
 80015f0:	d106      	bne.n	8001600 <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80015f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015f6:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 80015f8:	2001      	movs	r0, #1
}
 80015fa:	b005      	add	sp, #20
 80015fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8001600:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001604:	2b01      	cmp	r3, #1
 8001606:	f000 8095 	beq.w	8001734 <HAL_I2C_Mem_Read+0x16c>
 800160a:	2501      	movs	r5, #1
 800160c:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001610:	f7ff fcba 	bl	8000f88 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001614:	2319      	movs	r3, #25
 8001616:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8001618:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800161a:	462a      	mov	r2, r5
 800161c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001620:	4620      	mov	r0, r4
 8001622:	f7ff fe69 	bl	80012f8 <I2C_WaitOnFlagUntilTimeout>
 8001626:	4681      	mov	r9, r0
 8001628:	2800      	cmp	r0, #0
 800162a:	d1e5      	bne.n	80015f8 <HAL_I2C_Mem_Read+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800162c:	2322      	movs	r3, #34	; 0x22
 800162e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001632:	2340      	movs	r3, #64	; 0x40
 8001634:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8001638:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800163a:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800163c:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 800163e:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8001640:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001644:	e9cd 8600 	strd	r8, r6, [sp]
 8001648:	465b      	mov	r3, fp
 800164a:	9a03      	ldr	r2, [sp, #12]
 800164c:	4639      	mov	r1, r7
 800164e:	4620      	mov	r0, r4
 8001650:	f7ff fea4 	bl	800139c <I2C_RequestMemoryRead>
 8001654:	b110      	cbz	r0, 800165c <HAL_I2C_Mem_Read+0x94>
      __HAL_UNLOCK(hi2c);
 8001656:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 800165a:	e7cd      	b.n	80015f8 <HAL_I2C_Mem_Read+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800165c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800165e:	2bff      	cmp	r3, #255	; 0xff
 8001660:	4b35      	ldr	r3, [pc, #212]	; (8001738 <HAL_I2C_Mem_Read+0x170>)
 8001662:	d957      	bls.n	8001714 <HAL_I2C_Mem_Read+0x14c>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001664:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001666:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001668:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800166a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800166e:	4639      	mov	r1, r7
 8001670:	4620      	mov	r0, r4
 8001672:	f7ff fdcb 	bl	800120c <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001676:	9600      	str	r6, [sp, #0]
 8001678:	4643      	mov	r3, r8
 800167a:	2200      	movs	r2, #0
 800167c:	2104      	movs	r1, #4
 800167e:	4620      	mov	r0, r4
 8001680:	f7ff fe3a 	bl	80012f8 <I2C_WaitOnFlagUntilTimeout>
 8001684:	2800      	cmp	r0, #0
 8001686:	d1b7      	bne.n	80015f8 <HAL_I2C_Mem_Read+0x30>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001688:	6823      	ldr	r3, [r4, #0]
 800168a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800168c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800168e:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8001690:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8001692:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8001694:	3301      	adds	r3, #1
 8001696:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001698:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800169a:	3b01      	subs	r3, #1
 800169c:	b29b      	uxth	r3, r3
 800169e:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80016a0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80016a2:	3a01      	subs	r2, #1
 80016a4:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80016a6:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80016a8:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80016aa:	b1a3      	cbz	r3, 80016d6 <HAL_I2C_Mem_Read+0x10e>
 80016ac:	b99a      	cbnz	r2, 80016d6 <HAL_I2C_Mem_Read+0x10e>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80016ae:	9600      	str	r6, [sp, #0]
 80016b0:	4643      	mov	r3, r8
 80016b2:	2180      	movs	r1, #128	; 0x80
 80016b4:	4620      	mov	r0, r4
 80016b6:	f7ff fe1f 	bl	80012f8 <I2C_WaitOnFlagUntilTimeout>
 80016ba:	2800      	cmp	r0, #0
 80016bc:	d19c      	bne.n	80015f8 <HAL_I2C_Mem_Read+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80016be:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80016c0:	2bff      	cmp	r3, #255	; 0xff
 80016c2:	d92f      	bls.n	8001724 <HAL_I2C_Mem_Read+0x15c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80016c4:	22ff      	movs	r2, #255	; 0xff
 80016c6:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80016c8:	9000      	str	r0, [sp, #0]
 80016ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80016ce:	4639      	mov	r1, r7
 80016d0:	4620      	mov	r0, r4
 80016d2:	f7ff fd9b 	bl	800120c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 80016d6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80016d8:	b29b      	uxth	r3, r3
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d1cb      	bne.n	8001676 <HAL_I2C_Mem_Read+0xae>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80016de:	4632      	mov	r2, r6
 80016e0:	4641      	mov	r1, r8
 80016e2:	4620      	mov	r0, r4
 80016e4:	f7ff fde3 	bl	80012ae <I2C_WaitOnSTOPFlagUntilTimeout>
 80016e8:	2800      	cmp	r0, #0
 80016ea:	d185      	bne.n	80015f8 <HAL_I2C_Mem_Read+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80016ec:	6823      	ldr	r3, [r4, #0]
 80016ee:	2120      	movs	r1, #32
 80016f0:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80016f2:	685a      	ldr	r2, [r3, #4]
 80016f4:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80016f8:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80016fc:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001700:	f022 0201 	bic.w	r2, r2, #1
 8001704:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001706:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800170a:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800170e:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001712:	e772      	b.n	80015fa <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = hi2c->XferCount;
 8001714:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001716:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8001718:	b292      	uxth	r2, r2
 800171a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800171c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001720:	b2d2      	uxtb	r2, r2
 8001722:	e7a4      	b.n	800166e <HAL_I2C_Mem_Read+0xa6>
          hi2c->XferSize = hi2c->XferCount;
 8001724:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001726:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8001728:	b292      	uxth	r2, r2
 800172a:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800172c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001730:	b2d2      	uxtb	r2, r2
 8001732:	e7cc      	b.n	80016ce <HAL_I2C_Mem_Read+0x106>
    return HAL_BUSY;
 8001734:	2002      	movs	r0, #2
 8001736:	e760      	b.n	80015fa <HAL_I2C_Mem_Read+0x32>
 8001738:	80002400 	.word	0x80002400

0800173c <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800173c:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8001740:	b2d2      	uxtb	r2, r2
 8001742:	2a20      	cmp	r2, #32
{
 8001744:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001746:	d11d      	bne.n	8001784 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001748:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800174c:	2b01      	cmp	r3, #1
 800174e:	d019      	beq.n	8001784 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001750:	2324      	movs	r3, #36	; 0x24
 8001752:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001756:	6803      	ldr	r3, [r0, #0]
 8001758:	681c      	ldr	r4, [r3, #0]
 800175a:	f024 0401 	bic.w	r4, r4, #1
 800175e:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001760:	681c      	ldr	r4, [r3, #0]
 8001762:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8001766:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001768:	681c      	ldr	r4, [r3, #0]
 800176a:	4321      	orrs	r1, r4
 800176c:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800176e:	6819      	ldr	r1, [r3, #0]
 8001770:	f041 0101 	orr.w	r1, r1, #1
 8001774:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001776:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001778:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800177c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001780:	4618      	mov	r0, r3
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001782:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 8001784:	2002      	movs	r0, #2
 8001786:	e7fc      	b.n	8001782 <HAL_I2CEx_ConfigAnalogFilter+0x46>

08001788 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001788:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800178a:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 800178e:	b2e4      	uxtb	r4, r4
 8001790:	2c20      	cmp	r4, #32
 8001792:	d11c      	bne.n	80017ce <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001794:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001798:	2b01      	cmp	r3, #1
 800179a:	d018      	beq.n	80017ce <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 800179c:	2324      	movs	r3, #36	; 0x24
 800179e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80017a2:	6803      	ldr	r3, [r0, #0]
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	f022 0201 	bic.w	r2, r2, #1
 80017aa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80017ac:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80017ae:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80017b2:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80017b6:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	f042 0201 	orr.w	r2, r2, #1
 80017be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017c0:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80017c2:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80017c6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80017ca:	4618      	mov	r0, r3
  }
  else
  {
    return HAL_BUSY;
  }
}
 80017cc:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 80017ce:	2002      	movs	r0, #2
 80017d0:	e7fc      	b.n	80017cc <HAL_I2CEx_ConfigDigitalFilter+0x44>

080017d2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80017d2:	b570      	push	{r4, r5, r6, lr}
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80017d4:	4604      	mov	r4, r0
{
 80017d6:	b086      	sub	sp, #24
  if (hpcd == NULL)
 80017d8:	2800      	cmp	r0, #0
 80017da:	d057      	beq.n	800188c <HAL_PCD_Init+0xba>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80017dc:	f890 3229 	ldrb.w	r3, [r0, #553]	; 0x229
 80017e0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80017e4:	b91b      	cbnz	r3, 80017ee <HAL_PCD_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80017e6:	f880 2228 	strb.w	r2, [r0, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80017ea:	f002 f945 	bl	8003a78 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80017ee:	2303      	movs	r3, #3
 80017f0:	f884 3229 	strb.w	r3, [r4, #553]	; 0x229

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80017f4:	6820      	ldr	r0, [r4, #0]
 80017f6:	f001 fe0c 	bl	8003412 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80017fa:	2200      	movs	r2, #0
 80017fc:	6860      	ldr	r0, [r4, #4]
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80017fe:	2601      	movs	r6, #1
    hpcd->IN_ep[i].num = i;
    hpcd->IN_ep[i].tx_fifo_num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001800:	4615      	mov	r5, r2
 8001802:	b2d3      	uxtb	r3, r2
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001804:	4298      	cmp	r0, r3
 8001806:	f102 0201 	add.w	r2, r2, #1
 800180a:	d820      	bhi.n	800184e <HAL_PCD_Init+0x7c>
 800180c:	2200      	movs	r2, #0
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800180e:	4611      	mov	r1, r2
 8001810:	b2d3      	uxtb	r3, r2
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001812:	4298      	cmp	r0, r3
 8001814:	f102 0201 	add.w	r2, r2, #1
 8001818:	d828      	bhi.n	800186c <HAL_PCD_Init+0x9a>
    hpcd->OUT_ep[i].xfer_buff = 0U;
    hpcd->OUT_ep[i].xfer_len = 0U;
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800181a:	f104 0610 	add.w	r6, r4, #16
 800181e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001820:	466d      	mov	r5, sp
 8001822:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001824:	6833      	ldr	r3, [r6, #0]
 8001826:	602b      	str	r3, [r5, #0]
 8001828:	1d23      	adds	r3, r4, #4
 800182a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800182c:	6820      	ldr	r0, [r4, #0]
 800182e:	f001 fdfa 	bl	8003426 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001832:	2500      	movs	r5, #0
  hpcd->State = HAL_PCD_STATE_READY;
 8001834:	2301      	movs	r3, #1
  hpcd->USB_Address = 0U;
 8001836:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800183a:	f884 3229 	strb.w	r3, [r4, #553]	; 0x229
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800183e:	69e3      	ldr	r3, [r4, #28]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d102      	bne.n	800184a <HAL_PCD_Init+0x78>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001844:	4620      	mov	r0, r4
 8001846:	f000 f824 	bl	8001892 <HAL_PCDEx_ActivateLPM>
  }
  
  return HAL_OK;
 800184a:	4628      	mov	r0, r5
 800184c:	e01f      	b.n	800188e <HAL_PCD_Init+0xbc>
    hpcd->IN_ep[i].is_in = 1U;
 800184e:	eb04 1143 	add.w	r1, r4, r3, lsl #5
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001852:	e9c1 550e 	strd	r5, r5, [r1, #56]	; 0x38
    hpcd->IN_ep[i].num = i;
 8001856:	f881 3028 	strb.w	r3, [r1, #40]	; 0x28
    hpcd->IN_ep[i].tx_fifo_num = i;
 800185a:	86cb      	strh	r3, [r1, #54]	; 0x36
    hpcd->IN_ep[i].xfer_len = 0U;
 800185c:	3302      	adds	r3, #2
 800185e:	015b      	lsls	r3, r3, #5
    hpcd->IN_ep[i].is_in = 1U;
 8001860:	f881 6029 	strb.w	r6, [r1, #41]	; 0x29
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001864:	f881 502b 	strb.w	r5, [r1, #43]	; 0x2b
    hpcd->IN_ep[i].xfer_len = 0U;
 8001868:	50e5      	str	r5, [r4, r3]
 800186a:	e7ca      	b.n	8001802 <HAL_PCD_Init+0x30>
    hpcd->OUT_ep[i].is_in = 0U;
 800186c:	eb04 1543 	add.w	r5, r4, r3, lsl #5
    hpcd->OUT_ep[i].num = i;
 8001870:	f885 3128 	strb.w	r3, [r5, #296]	; 0x128
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001874:	330a      	adds	r3, #10
 8001876:	015b      	lsls	r3, r3, #5
    hpcd->OUT_ep[i].is_in = 0U;
 8001878:	f885 1129 	strb.w	r1, [r5, #297]	; 0x129
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800187c:	f885 112b 	strb.w	r1, [r5, #299]	; 0x12b
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001880:	f8c5 1138 	str.w	r1, [r5, #312]	; 0x138
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001884:	f8c5 113c 	str.w	r1, [r5, #316]	; 0x13c
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001888:	50e1      	str	r1, [r4, r3]
 800188a:	e7c1      	b.n	8001810 <HAL_PCD_Init+0x3e>
    return HAL_ERROR;
 800188c:	2001      	movs	r0, #1
}
 800188e:	b006      	add	sp, #24
 8001890:	bd70      	pop	{r4, r5, r6, pc}

08001892 <HAL_PCDEx_ActivateLPM>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{

  USB_TypeDef *USBx = hpcd->Instance;
 8001892:	6803      	ldr	r3, [r0, #0]
{
 8001894:	4602      	mov	r2, r0
  hpcd->lpm_active = 1U;
 8001896:	2101      	movs	r1, #1
 8001898:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
  hpcd->LPM_State = LPM_L0;
 800189c:	2000      	movs	r0, #0
 800189e:	f882 0260 	strb.w	r0, [r2, #608]	; 0x260

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80018a2:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 80018a6:	430a      	orrs	r2, r1
 80018a8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80018ac:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 80018b0:	f042 0202 	orr.w	r2, r2, #2
 80018b4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
}
 80018b8:	4770      	bx	lr
	...

080018bc <HAL_PWR_EnableBkUpAccess>:
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80018bc:	4a02      	ldr	r2, [pc, #8]	; (80018c8 <HAL_PWR_EnableBkUpAccess+0xc>)
 80018be:	6813      	ldr	r3, [r2, #0]
 80018c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018c4:	6013      	str	r3, [r2, #0]
}
 80018c6:	4770      	bx	lr
 80018c8:	58000400 	.word	0x58000400

080018cc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return  (PWR->CR1 & PWR_CR1_VOS);
 80018cc:	4b02      	ldr	r3, [pc, #8]	; (80018d8 <HAL_PWREx_GetVoltageRange+0xc>)
 80018ce:	6818      	ldr	r0, [r3, #0]
}
 80018d0:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	58000400 	.word	0x58000400

080018dc <LL_RCC_HSE_IsReady>:
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80018dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018e0:	6818      	ldr	r0, [r3, #0]
}
 80018e2:	f3c0 4040 	ubfx	r0, r0, #17, #1
 80018e6:	4770      	bx	lr

080018e8 <LL_RCC_HSI_IsReady>:
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80018e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018ec:	6818      	ldr	r0, [r3, #0]
}
 80018ee:	f3c0 2080 	ubfx	r0, r0, #10, #1
 80018f2:	4770      	bx	lr

080018f4 <LL_RCC_LSI1_IsReady>:
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80018f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018f8:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
}
 80018fc:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8001900:	4770      	bx	lr

08001902 <LL_RCC_MSI_IsReady>:
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001902:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001906:	6818      	ldr	r0, [r3, #0]
}
 8001908:	f3c0 0040 	ubfx	r0, r0, #1, #1
 800190c:	4770      	bx	lr

0800190e <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800190e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001912:	6813      	ldr	r3, [r2, #0]
 8001914:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001918:	4318      	orrs	r0, r3
 800191a:	6010      	str	r0, [r2, #0]
}
 800191c:	4770      	bx	lr

0800191e <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800191e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001922:	6818      	ldr	r0, [r3, #0]
 8001924:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
  {
    msiRange = LL_RCC_MSIRANGE_11;
  }
  return msiRange;
}
 8001928:	28b0      	cmp	r0, #176	; 0xb0
 800192a:	bf28      	it	cs
 800192c:	20b0      	movcs	r0, #176	; 0xb0
 800192e:	4770      	bx	lr

08001930 <LL_RCC_MSI_SetCalibTrimming>:
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001930:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001934:	6853      	ldr	r3, [r2, #4]
 8001936:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800193a:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 800193e:	6050      	str	r0, [r2, #4]
}
 8001940:	4770      	bx	lr

08001942 <LL_RCC_PLL_IsReady>:
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001942:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001946:	6818      	ldr	r0, [r3, #0]
}
 8001948:	f3c0 6040 	ubfx	r0, r0, #25, #1
 800194c:	4770      	bx	lr
	...

08001950 <RCC_SetFlashLatencyFromMSIRange>:

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8001950:	28b0      	cmp	r0, #176	; 0xb0
 8001952:	4b2e      	ldr	r3, [pc, #184]	; (8001a0c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8001954:	4a2e      	ldr	r2, [pc, #184]	; (8001a10 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8001956:	bf98      	it	ls
 8001958:	0900      	lsrls	r0, r0, #4
{
 800195a:	b5f0      	push	{r4, r5, r6, r7, lr}
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800195c:	bf8c      	ite	hi
 800195e:	6add      	ldrhi	r5, [r3, #44]	; 0x2c
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8001960:	f853 5020 	ldrls.w	r5, [r3, r0, lsl #2]
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8001964:	4c2b      	ldr	r4, [pc, #172]	; (8001a14 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8001966:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
{
 800196a:	b089      	sub	sp, #36	; 0x24
 800196c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8001970:	f003 030f 	and.w	r3, r3, #15
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8001974:	466e      	mov	r6, sp
  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8001976:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800197a:	fbb5 f5f3 	udiv	r5, r5, r3
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800197e:	4b26      	ldr	r3, [pc, #152]	; (8001a18 <RCC_SetFlashLatencyFromMSIRange+0xc8>)
 8001980:	fbb5 f5f3 	udiv	r5, r5, r3
 8001984:	f7ff ffa2 	bl	80018cc <HAL_PWREx_GetVoltageRange>
 8001988:	4607      	mov	r7, r0
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800198a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
#endif
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800198e:	3410      	adds	r4, #16
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8001990:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8001994:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001998:	f5b7 7f00 	cmp.w	r7, #512	; 0x200
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800199c:	ac08      	add	r4, sp, #32
 800199e:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80019a2:	d017      	beq.n	80019d4 <RCC_SetFlashLatencyFromMSIRange+0x84>
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80019a4:	2d06      	cmp	r5, #6
 80019a6:	d924      	bls.n	80019f2 <RCC_SetFlashLatencyFromMSIRange+0xa2>
 80019a8:	2d0c      	cmp	r5, #12
 80019aa:	d924      	bls.n	80019f6 <RCC_SetFlashLatencyFromMSIRange+0xa6>
 80019ac:	2d10      	cmp	r5, #16
 80019ae:	d924      	bls.n	80019fa <RCC_SetFlashLatencyFromMSIRange+0xaa>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80019b0:	2400      	movs	r4, #0
      break;
    }
  }
#endif

  __HAL_FLASH_SET_LATENCY(latency);
 80019b2:	4d1a      	ldr	r5, [pc, #104]	; (8001a1c <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 80019b4:	682b      	ldr	r3, [r5, #0]
 80019b6:	f023 0307 	bic.w	r3, r3, #7
 80019ba:	4323      	orrs	r3, r4
 80019bc:	602b      	str	r3, [r5, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80019be:	f7ff fae3 	bl	8000f88 <HAL_GetTick>
 80019c2:	4606      	mov	r6, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80019c4:	682b      	ldr	r3, [r5, #0]
 80019c6:	f003 0307 	and.w	r3, r3, #7
 80019ca:	429c      	cmp	r4, r3
 80019cc:	d117      	bne.n	80019fe <RCC_SetFlashLatencyFromMSIRange+0xae>
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 80019ce:	2000      	movs	r0, #0
}
 80019d0:	b009      	add	sp, #36	; 0x24
 80019d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80019d4:	2300      	movs	r3, #0
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80019d6:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
 80019da:	4295      	cmp	r5, r2
 80019dc:	d805      	bhi.n	80019ea <RCC_SetFlashLatencyFromMSIRange+0x9a>
        latency = FLASH_LATENCY_RANGE[index];
 80019de:	aa08      	add	r2, sp, #32
 80019e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80019e4:	f853 4c10 	ldr.w	r4, [r3, #-16]
 80019e8:	e7e3      	b.n	80019b2 <RCC_SetFlashLatencyFromMSIRange+0x62>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80019ea:	3301      	adds	r3, #1
 80019ec:	2b04      	cmp	r3, #4
 80019ee:	d1f2      	bne.n	80019d6 <RCC_SetFlashLatencyFromMSIRange+0x86>
 80019f0:	e7de      	b.n	80019b0 <RCC_SetFlashLatencyFromMSIRange+0x60>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80019f2:	2300      	movs	r3, #0
 80019f4:	e7f3      	b.n	80019de <RCC_SetFlashLatencyFromMSIRange+0x8e>
 80019f6:	2301      	movs	r3, #1
 80019f8:	e7f1      	b.n	80019de <RCC_SetFlashLatencyFromMSIRange+0x8e>
 80019fa:	2302      	movs	r3, #2
 80019fc:	e7ef      	b.n	80019de <RCC_SetFlashLatencyFromMSIRange+0x8e>
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80019fe:	f7ff fac3 	bl	8000f88 <HAL_GetTick>
 8001a02:	1b80      	subs	r0, r0, r6
 8001a04:	2802      	cmp	r0, #2
 8001a06:	d9dd      	bls.n	80019c4 <RCC_SetFlashLatencyFromMSIRange+0x74>
      return HAL_TIMEOUT;
 8001a08:	2003      	movs	r0, #3
 8001a0a:	e7e1      	b.n	80019d0 <RCC_SetFlashLatencyFromMSIRange+0x80>
 8001a0c:	08006438 	.word	0x08006438
 8001a10:	080063d8 	.word	0x080063d8
 8001a14:	080063a0 	.word	0x080063a0
 8001a18:	000f4240 	.word	0x000f4240
 8001a1c:	58004000 	.word	0x58004000

08001a20 <HAL_RCC_OscConfig>:
{
 8001a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (RCC_OscInitStruct == NULL)
 8001a22:	4604      	mov	r4, r0
 8001a24:	b908      	cbnz	r0, 8001a2a <HAL_RCC_OscConfig+0xa>
        return HAL_ERROR;
 8001a26:	2001      	movs	r0, #1
 8001a28:	e081      	b.n	8001b2e <HAL_RCC_OscConfig+0x10e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a2a:	6803      	ldr	r3, [r0, #0]
 8001a2c:	069e      	lsls	r6, r3, #26
 8001a2e:	d52a      	bpl.n	8001a86 <HAL_RCC_OscConfig+0x66>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001a30:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a34:	6893      	ldr	r3, [r2, #8]
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001a36:	68d2      	ldr	r2, [r2, #12]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001a38:	f013 030c 	ands.w	r3, r3, #12
 8001a3c:	d005      	beq.n	8001a4a <HAL_RCC_OscConfig+0x2a>
 8001a3e:	2b0c      	cmp	r3, #12
 8001a40:	d15a      	bne.n	8001af8 <HAL_RCC_OscConfig+0xd8>
 8001a42:	f002 0303 	and.w	r3, r2, #3
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d156      	bne.n	8001af8 <HAL_RCC_OscConfig+0xd8>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a4a:	f7ff ff5a 	bl	8001902 <LL_RCC_MSI_IsReady>
 8001a4e:	b110      	cbz	r0, 8001a56 <HAL_RCC_OscConfig+0x36>
 8001a50:	69e3      	ldr	r3, [r4, #28]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d0e7      	beq.n	8001a26 <HAL_RCC_OscConfig+0x6>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001a56:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001a58:	f7ff ff61 	bl	800191e <LL_RCC_MSI_GetRange>
 8001a5c:	4282      	cmp	r2, r0
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a5e:	6a60      	ldr	r0, [r4, #36]	; 0x24
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001a60:	d93f      	bls.n	8001ae2 <HAL_RCC_OscConfig+0xc2>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001a62:	f7ff ff75 	bl	8001950 <RCC_SetFlashLatencyFromMSIRange>
 8001a66:	2800      	cmp	r0, #0
 8001a68:	d1dd      	bne.n	8001a26 <HAL_RCC_OscConfig+0x6>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a6a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001a6c:	f7ff ff4f 	bl	800190e <LL_RCC_MSI_SetRange>
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a70:	6a20      	ldr	r0, [r4, #32]
 8001a72:	f7ff ff5d 	bl	8001930 <LL_RCC_MSI_SetCalibTrimming>
        SystemCoreClockUpdate();
 8001a76:	f002 f8b9 	bl	8003bec <SystemCoreClockUpdate>
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001a7a:	4bba      	ldr	r3, [pc, #744]	; (8001d64 <HAL_RCC_OscConfig+0x344>)
 8001a7c:	6818      	ldr	r0, [r3, #0]
 8001a7e:	f7ff fa3b 	bl	8000ef8 <HAL_InitTick>
 8001a82:	2800      	cmp	r0, #0
 8001a84:	d1cf      	bne.n	8001a26 <HAL_RCC_OscConfig+0x6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a86:	6823      	ldr	r3, [r4, #0]
 8001a88:	07dd      	lsls	r5, r3, #31
 8001a8a:	d462      	bmi.n	8001b52 <HAL_RCC_OscConfig+0x132>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a8c:	6823      	ldr	r3, [r4, #0]
 8001a8e:	0798      	lsls	r0, r3, #30
 8001a90:	f100 80ad 	bmi.w	8001bee <HAL_RCC_OscConfig+0x1ce>
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8001a94:	6823      	ldr	r3, [r4, #0]
 8001a96:	f013 0f18 	tst.w	r3, #24
 8001a9a:	f040 80ee 	bne.w	8001c7a <HAL_RCC_OscConfig+0x25a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a9e:	6823      	ldr	r3, [r4, #0]
 8001aa0:	0759      	lsls	r1, r3, #29
 8001aa2:	f100 8188 	bmi.w	8001db6 <HAL_RCC_OscConfig+0x396>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001aa6:	6823      	ldr	r3, [r4, #0]
 8001aa8:	0659      	lsls	r1, r3, #25
 8001aaa:	f140 81ed 	bpl.w	8001e88 <HAL_RCC_OscConfig+0x468>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001aae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001ab0:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	f000 81d4 	beq.w	8001e62 <HAL_RCC_OscConfig+0x442>
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001aba:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8001abe:	f043 0301 	orr.w	r3, r3, #1
 8001ac2:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 8001ac6:	f7ff fa5f 	bl	8000f88 <HAL_GetTick>
 8001aca:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8001acc:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8001ad0:	079a      	lsls	r2, r3, #30
 8001ad2:	f100 81d9 	bmi.w	8001e88 <HAL_RCC_OscConfig+0x468>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ad6:	f7ff fa57 	bl	8000f88 <HAL_GetTick>
 8001ada:	1b80      	subs	r0, r0, r6
 8001adc:	2802      	cmp	r0, #2
 8001ade:	d9f5      	bls.n	8001acc <HAL_RCC_OscConfig+0xac>
 8001ae0:	e024      	b.n	8001b2c <HAL_RCC_OscConfig+0x10c>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ae2:	f7ff ff14 	bl	800190e <LL_RCC_MSI_SetRange>
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ae6:	6a20      	ldr	r0, [r4, #32]
 8001ae8:	f7ff ff22 	bl	8001930 <LL_RCC_MSI_SetCalibTrimming>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001aec:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001aee:	f7ff ff2f 	bl	8001950 <RCC_SetFlashLatencyFromMSIRange>
 8001af2:	2800      	cmp	r0, #0
 8001af4:	d0bf      	beq.n	8001a76 <HAL_RCC_OscConfig+0x56>
 8001af6:	e796      	b.n	8001a26 <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001af8:	69e2      	ldr	r2, [r4, #28]
 8001afa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001afe:	b1ba      	cbz	r2, 8001b30 <HAL_RCC_OscConfig+0x110>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	f042 0201 	orr.w	r2, r2, #1
 8001b06:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001b08:	f7ff fa3e 	bl	8000f88 <HAL_GetTick>
 8001b0c:	4605      	mov	r5, r0
        while (LL_RCC_MSI_IsReady() == 0U)
 8001b0e:	f7ff fef8 	bl	8001902 <LL_RCC_MSI_IsReady>
 8001b12:	b130      	cbz	r0, 8001b22 <HAL_RCC_OscConfig+0x102>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b14:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001b16:	f7ff fefa 	bl	800190e <LL_RCC_MSI_SetRange>
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b1a:	6a20      	ldr	r0, [r4, #32]
 8001b1c:	f7ff ff08 	bl	8001930 <LL_RCC_MSI_SetCalibTrimming>
 8001b20:	e7b1      	b.n	8001a86 <HAL_RCC_OscConfig+0x66>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b22:	f7ff fa31 	bl	8000f88 <HAL_GetTick>
 8001b26:	1b40      	subs	r0, r0, r5
 8001b28:	2802      	cmp	r0, #2
 8001b2a:	d9f0      	bls.n	8001b0e <HAL_RCC_OscConfig+0xee>
            return HAL_TIMEOUT;
 8001b2c:	2003      	movs	r0, #3
}
 8001b2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	f022 0201 	bic.w	r2, r2, #1
 8001b36:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001b38:	f7ff fa26 	bl	8000f88 <HAL_GetTick>
 8001b3c:	4605      	mov	r5, r0
        while (LL_RCC_MSI_IsReady() != 0U)
 8001b3e:	f7ff fee0 	bl	8001902 <LL_RCC_MSI_IsReady>
 8001b42:	2800      	cmp	r0, #0
 8001b44:	d09f      	beq.n	8001a86 <HAL_RCC_OscConfig+0x66>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001b46:	f7ff fa1f 	bl	8000f88 <HAL_GetTick>
 8001b4a:	1b40      	subs	r0, r0, r5
 8001b4c:	2802      	cmp	r0, #2
 8001b4e:	d9f6      	bls.n	8001b3e <HAL_RCC_OscConfig+0x11e>
 8001b50:	e7ec      	b.n	8001b2c <HAL_RCC_OscConfig+0x10c>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001b52:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b56:	6893      	ldr	r3, [r2, #8]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001b58:	68d2      	ldr	r2, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001b5a:	f003 030c 	and.w	r3, r3, #12
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001b5e:	2b08      	cmp	r3, #8
 8001b60:	d005      	beq.n	8001b6e <HAL_RCC_OscConfig+0x14e>
 8001b62:	2b0c      	cmp	r3, #12
 8001b64:	d10b      	bne.n	8001b7e <HAL_RCC_OscConfig+0x15e>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001b66:	f002 0303 	and.w	r3, r2, #3
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8001b6a:	2b03      	cmp	r3, #3
 8001b6c:	d107      	bne.n	8001b7e <HAL_RCC_OscConfig+0x15e>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b6e:	f7ff feb5 	bl	80018dc <LL_RCC_HSE_IsReady>
 8001b72:	2800      	cmp	r0, #0
 8001b74:	d08a      	beq.n	8001a8c <HAL_RCC_OscConfig+0x6c>
 8001b76:	6863      	ldr	r3, [r4, #4]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d187      	bne.n	8001a8c <HAL_RCC_OscConfig+0x6c>
 8001b7c:	e753      	b.n	8001a26 <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b7e:	6862      	ldr	r2, [r4, #4]
 8001b80:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001b84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b88:	d111      	bne.n	8001bae <HAL_RCC_OscConfig+0x18e>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001b90:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001b92:	f7ff f9f9 	bl	8000f88 <HAL_GetTick>
 8001b96:	4605      	mov	r5, r0
        while (LL_RCC_HSE_IsReady() == 0U)
 8001b98:	f7ff fea0 	bl	80018dc <LL_RCC_HSE_IsReady>
 8001b9c:	2800      	cmp	r0, #0
 8001b9e:	f47f af75 	bne.w	8001a8c <HAL_RCC_OscConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ba2:	f7ff f9f1 	bl	8000f88 <HAL_GetTick>
 8001ba6:	1b40      	subs	r0, r0, r5
 8001ba8:	2864      	cmp	r0, #100	; 0x64
 8001baa:	d9f5      	bls.n	8001b98 <HAL_RCC_OscConfig+0x178>
 8001bac:	e7be      	b.n	8001b2c <HAL_RCC_OscConfig+0x10c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bae:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8001bb2:	d104      	bne.n	8001bbe <HAL_RCC_OscConfig+0x19e>
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001bba:	601a      	str	r2, [r3, #0]
 8001bbc:	e7e5      	b.n	8001b8a <HAL_RCC_OscConfig+0x16a>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001bbe:	6819      	ldr	r1, [r3, #0]
 8001bc0:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8001bc4:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001bc6:	6819      	ldr	r1, [r3, #0]
 8001bc8:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8001bcc:	6019      	str	r1, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bce:	2a00      	cmp	r2, #0
 8001bd0:	d1df      	bne.n	8001b92 <HAL_RCC_OscConfig+0x172>
        tickstart = HAL_GetTick();
 8001bd2:	f7ff f9d9 	bl	8000f88 <HAL_GetTick>
 8001bd6:	4605      	mov	r5, r0
        while (LL_RCC_HSE_IsReady() != 0U)
 8001bd8:	f7ff fe80 	bl	80018dc <LL_RCC_HSE_IsReady>
 8001bdc:	2800      	cmp	r0, #0
 8001bde:	f43f af55 	beq.w	8001a8c <HAL_RCC_OscConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001be2:	f7ff f9d1 	bl	8000f88 <HAL_GetTick>
 8001be6:	1b40      	subs	r0, r0, r5
 8001be8:	2864      	cmp	r0, #100	; 0x64
 8001bea:	d9f5      	bls.n	8001bd8 <HAL_RCC_OscConfig+0x1b8>
 8001bec:	e79e      	b.n	8001b2c <HAL_RCC_OscConfig+0x10c>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001bee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001bf2:	6893      	ldr	r3, [r2, #8]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001bf4:	68d2      	ldr	r2, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001bf6:	f003 030c 	and.w	r3, r3, #12
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001bfa:	2b04      	cmp	r3, #4
 8001bfc:	d005      	beq.n	8001c0a <HAL_RCC_OscConfig+0x1ea>
 8001bfe:	2b0c      	cmp	r3, #12
 8001c00:	d114      	bne.n	8001c2c <HAL_RCC_OscConfig+0x20c>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001c02:	f002 0303 	and.w	r3, r2, #3
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8001c06:	2b02      	cmp	r3, #2
 8001c08:	d110      	bne.n	8001c2c <HAL_RCC_OscConfig+0x20c>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c0a:	f7ff fe6d 	bl	80018e8 <LL_RCC_HSI_IsReady>
 8001c0e:	b118      	cbz	r0, 8001c18 <HAL_RCC_OscConfig+0x1f8>
 8001c10:	68e3      	ldr	r3, [r4, #12]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	f43f af07 	beq.w	8001a26 <HAL_RCC_OscConfig+0x6>
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001c18:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001c1c:	6921      	ldr	r1, [r4, #16]
 8001c1e:	6853      	ldr	r3, [r2, #4]
 8001c20:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8001c24:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001c28:	6053      	str	r3, [r2, #4]
 8001c2a:	e733      	b.n	8001a94 <HAL_RCC_OscConfig+0x74>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c2c:	68e2      	ldr	r2, [r4, #12]
 8001c2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c32:	b182      	cbz	r2, 8001c56 <HAL_RCC_OscConfig+0x236>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c3a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001c3c:	f7ff f9a4 	bl	8000f88 <HAL_GetTick>
 8001c40:	4605      	mov	r5, r0
        while (LL_RCC_HSI_IsReady() == 0U)
 8001c42:	f7ff fe51 	bl	80018e8 <LL_RCC_HSI_IsReady>
 8001c46:	2800      	cmp	r0, #0
 8001c48:	d1e6      	bne.n	8001c18 <HAL_RCC_OscConfig+0x1f8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c4a:	f7ff f99d 	bl	8000f88 <HAL_GetTick>
 8001c4e:	1b40      	subs	r0, r0, r5
 8001c50:	2802      	cmp	r0, #2
 8001c52:	d9f6      	bls.n	8001c42 <HAL_RCC_OscConfig+0x222>
 8001c54:	e76a      	b.n	8001b2c <HAL_RCC_OscConfig+0x10c>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c5c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001c5e:	f7ff f993 	bl	8000f88 <HAL_GetTick>
 8001c62:	4605      	mov	r5, r0
        while (LL_RCC_HSI_IsReady() != 0U)
 8001c64:	f7ff fe40 	bl	80018e8 <LL_RCC_HSI_IsReady>
 8001c68:	2800      	cmp	r0, #0
 8001c6a:	f43f af13 	beq.w	8001a94 <HAL_RCC_OscConfig+0x74>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c6e:	f7ff f98b 	bl	8000f88 <HAL_GetTick>
 8001c72:	1b40      	subs	r0, r0, r5
 8001c74:	2802      	cmp	r0, #2
 8001c76:	d9f5      	bls.n	8001c64 <HAL_RCC_OscConfig+0x244>
 8001c78:	e758      	b.n	8001b2c <HAL_RCC_OscConfig+0x10c>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c7a:	6962      	ldr	r2, [r4, #20]
 8001c7c:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8001c80:	2a00      	cmp	r2, #0
 8001c82:	d071      	beq.n	8001d68 <HAL_RCC_OscConfig+0x348>
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8001c84:	06da      	lsls	r2, r3, #27
 8001c86:	d547      	bpl.n	8001d18 <HAL_RCC_OscConfig+0x2f8>
        if (LL_RCC_LSI1_IsReady() == 0U)
 8001c88:	f7ff fe34 	bl	80018f4 <LL_RCC_LSI1_IsReady>
 8001c8c:	b358      	cbz	r0, 8001ce6 <HAL_RCC_OscConfig+0x2c6>
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001c8e:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8001c92:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001c96:	f043 0304 	orr.w	r3, r3, #4
 8001c9a:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
        tickstart = HAL_GetTick();
 8001c9e:	f7ff f973 	bl	8000f88 <HAL_GetTick>
 8001ca2:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001ca4:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001ca8:	071b      	lsls	r3, r3, #28
 8001caa:	d52f      	bpl.n	8001d0c <HAL_RCC_OscConfig+0x2ec>
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8001cac:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001cb0:	69a2      	ldr	r2, [r4, #24]
 8001cb2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001cb6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001cba:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001cbe:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001cc2:	f023 0301 	bic.w	r3, r3, #1
 8001cc6:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
        tickstart = HAL_GetTick();
 8001cca:	f7ff f95d 	bl	8000f88 <HAL_GetTick>
 8001cce:	4605      	mov	r5, r0
        while (LL_RCC_LSI1_IsReady() != 0U)
 8001cd0:	f7ff fe10 	bl	80018f4 <LL_RCC_LSI1_IsReady>
 8001cd4:	2800      	cmp	r0, #0
 8001cd6:	f43f aee2 	beq.w	8001a9e <HAL_RCC_OscConfig+0x7e>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001cda:	f7ff f955 	bl	8000f88 <HAL_GetTick>
 8001cde:	1b40      	subs	r0, r0, r5
 8001ce0:	2802      	cmp	r0, #2
 8001ce2:	d9f5      	bls.n	8001cd0 <HAL_RCC_OscConfig+0x2b0>
 8001ce4:	e722      	b.n	8001b2c <HAL_RCC_OscConfig+0x10c>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001ce6:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001cea:	f043 0301 	orr.w	r3, r3, #1
 8001cee:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
          tickstart = HAL_GetTick();
 8001cf2:	f7ff f949 	bl	8000f88 <HAL_GetTick>
 8001cf6:	4605      	mov	r5, r0
          while (LL_RCC_LSI1_IsReady() == 0U)
 8001cf8:	f7ff fdfc 	bl	80018f4 <LL_RCC_LSI1_IsReady>
 8001cfc:	2800      	cmp	r0, #0
 8001cfe:	d1c6      	bne.n	8001c8e <HAL_RCC_OscConfig+0x26e>
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001d00:	f7ff f942 	bl	8000f88 <HAL_GetTick>
 8001d04:	1b40      	subs	r0, r0, r5
 8001d06:	2802      	cmp	r0, #2
 8001d08:	d9f6      	bls.n	8001cf8 <HAL_RCC_OscConfig+0x2d8>
 8001d0a:	e70f      	b.n	8001b2c <HAL_RCC_OscConfig+0x10c>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001d0c:	f7ff f93c 	bl	8000f88 <HAL_GetTick>
 8001d10:	1b80      	subs	r0, r0, r6
 8001d12:	2803      	cmp	r0, #3
 8001d14:	d9c6      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x284>
 8001d16:	e709      	b.n	8001b2c <HAL_RCC_OscConfig+0x10c>
 8001d18:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001d1c:	f043 0301 	orr.w	r3, r3, #1
 8001d20:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
        tickstart = HAL_GetTick();
 8001d24:	f7ff f930 	bl	8000f88 <HAL_GetTick>
 8001d28:	4606      	mov	r6, r0
        while (LL_RCC_LSI1_IsReady() == 0U)
 8001d2a:	f7ff fde3 	bl	80018f4 <LL_RCC_LSI1_IsReady>
 8001d2e:	b198      	cbz	r0, 8001d58 <HAL_RCC_OscConfig+0x338>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001d30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001d34:	461d      	mov	r5, r3
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001d36:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8001d3a:	f022 0204 	bic.w	r2, r2, #4
 8001d3e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001d42:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001d46:	071f      	lsls	r7, r3, #28
 8001d48:	f57f aea9 	bpl.w	8001a9e <HAL_RCC_OscConfig+0x7e>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001d4c:	f7ff f91c 	bl	8000f88 <HAL_GetTick>
 8001d50:	1b80      	subs	r0, r0, r6
 8001d52:	2803      	cmp	r0, #3
 8001d54:	d9f5      	bls.n	8001d42 <HAL_RCC_OscConfig+0x322>
 8001d56:	e6e9      	b.n	8001b2c <HAL_RCC_OscConfig+0x10c>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001d58:	f7ff f916 	bl	8000f88 <HAL_GetTick>
 8001d5c:	1b80      	subs	r0, r0, r6
 8001d5e:	2802      	cmp	r0, #2
 8001d60:	d9e3      	bls.n	8001d2a <HAL_RCC_OscConfig+0x30a>
 8001d62:	e6e3      	b.n	8001b2c <HAL_RCC_OscConfig+0x10c>
 8001d64:	20000008 	.word	0x20000008
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001d68:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001d6c:	f023 0304 	bic.w	r3, r3, #4
 8001d70:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001d74:	f7ff f908 	bl	8000f88 <HAL_GetTick>
 8001d78:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001d7a:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001d7e:	0718      	lsls	r0, r3, #28
 8001d80:	d413      	bmi.n	8001daa <HAL_RCC_OscConfig+0x38a>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001d82:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8001d86:	f023 0301 	bic.w	r3, r3, #1
 8001d8a:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 8001d8e:	f7ff f8fb 	bl	8000f88 <HAL_GetTick>
 8001d92:	4605      	mov	r5, r0
      while (LL_RCC_LSI1_IsReady() != 0U)
 8001d94:	f7ff fdae 	bl	80018f4 <LL_RCC_LSI1_IsReady>
 8001d98:	2800      	cmp	r0, #0
 8001d9a:	f43f ae80 	beq.w	8001a9e <HAL_RCC_OscConfig+0x7e>
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001d9e:	f7ff f8f3 	bl	8000f88 <HAL_GetTick>
 8001da2:	1b40      	subs	r0, r0, r5
 8001da4:	2802      	cmp	r0, #2
 8001da6:	d9f5      	bls.n	8001d94 <HAL_RCC_OscConfig+0x374>
 8001da8:	e6c0      	b.n	8001b2c <HAL_RCC_OscConfig+0x10c>
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001daa:	f7ff f8ed 	bl	8000f88 <HAL_GetTick>
 8001dae:	1b80      	subs	r0, r0, r6
 8001db0:	2803      	cmp	r0, #3
 8001db2:	d9e2      	bls.n	8001d7a <HAL_RCC_OscConfig+0x35a>
 8001db4:	e6ba      	b.n	8001b2c <HAL_RCC_OscConfig+0x10c>
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001db6:	4d77      	ldr	r5, [pc, #476]	; (8001f94 <HAL_RCC_OscConfig+0x574>)
 8001db8:	682b      	ldr	r3, [r5, #0]
 8001dba:	05d9      	lsls	r1, r3, #23
 8001dbc:	d51c      	bpl.n	8001df8 <HAL_RCC_OscConfig+0x3d8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dbe:	68a3      	ldr	r3, [r4, #8]
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8001dc6:	d125      	bne.n	8001e14 <HAL_RCC_OscConfig+0x3f4>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001dc8:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8001dcc:	f043 0301 	orr.w	r3, r3, #1
 8001dd0:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
      tickstart = HAL_GetTick();
 8001dd4:	f7ff f8d8 	bl	8000f88 <HAL_GetTick>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001dd8:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
 8001ddc:	4606      	mov	r6, r0
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dde:	f241 3588 	movw	r5, #5000	; 0x1388
 8001de2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001de6:	079b      	lsls	r3, r3, #30
 8001de8:	f53f ae5d 	bmi.w	8001aa6 <HAL_RCC_OscConfig+0x86>
 8001dec:	f7ff f8cc 	bl	8000f88 <HAL_GetTick>
 8001df0:	1b80      	subs	r0, r0, r6
 8001df2:	42a8      	cmp	r0, r5
 8001df4:	d9f5      	bls.n	8001de2 <HAL_RCC_OscConfig+0x3c2>
 8001df6:	e699      	b.n	8001b2c <HAL_RCC_OscConfig+0x10c>
      HAL_PWR_EnableBkUpAccess();
 8001df8:	f7ff fd60 	bl	80018bc <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 8001dfc:	f7ff f8c4 	bl	8000f88 <HAL_GetTick>
 8001e00:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e02:	682b      	ldr	r3, [r5, #0]
 8001e04:	05da      	lsls	r2, r3, #23
 8001e06:	d4da      	bmi.n	8001dbe <HAL_RCC_OscConfig+0x39e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e08:	f7ff f8be 	bl	8000f88 <HAL_GetTick>
 8001e0c:	1b80      	subs	r0, r0, r6
 8001e0e:	2802      	cmp	r0, #2
 8001e10:	d9f7      	bls.n	8001e02 <HAL_RCC_OscConfig+0x3e2>
 8001e12:	e68b      	b.n	8001b2c <HAL_RCC_OscConfig+0x10c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e14:	2b05      	cmp	r3, #5
 8001e16:	d106      	bne.n	8001e26 <HAL_RCC_OscConfig+0x406>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001e18:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8001e1c:	f043 0304 	orr.w	r3, r3, #4
 8001e20:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
 8001e24:	e7d0      	b.n	8001dc8 <HAL_RCC_OscConfig+0x3a8>
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001e26:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
 8001e2a:	f022 0201 	bic.w	r2, r2, #1
 8001e2e:	f8c5 2090 	str.w	r2, [r5, #144]	; 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001e32:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
 8001e36:	f022 0204 	bic.w	r2, r2, #4
 8001e3a:	f8c5 2090 	str.w	r2, [r5, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d1c8      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x3b4>
      tickstart = HAL_GetTick();
 8001e42:	f7ff f8a1 	bl	8000f88 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e46:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001e4a:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001e4c:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8001e50:	0798      	lsls	r0, r3, #30
 8001e52:	f57f ae28 	bpl.w	8001aa6 <HAL_RCC_OscConfig+0x86>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e56:	f7ff f897 	bl	8000f88 <HAL_GetTick>
 8001e5a:	1bc0      	subs	r0, r0, r7
 8001e5c:	42b0      	cmp	r0, r6
 8001e5e:	d9f5      	bls.n	8001e4c <HAL_RCC_OscConfig+0x42c>
 8001e60:	e664      	b.n	8001b2c <HAL_RCC_OscConfig+0x10c>
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001e62:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8001e66:	f023 0301 	bic.w	r3, r3, #1
 8001e6a:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 8001e6e:	f7ff f88b 	bl	8000f88 <HAL_GetTick>
 8001e72:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8001e74:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8001e78:	079b      	lsls	r3, r3, #30
 8001e7a:	d505      	bpl.n	8001e88 <HAL_RCC_OscConfig+0x468>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e7c:	f7ff f884 	bl	8000f88 <HAL_GetTick>
 8001e80:	1b80      	subs	r0, r0, r6
 8001e82:	2802      	cmp	r0, #2
 8001e84:	d9f6      	bls.n	8001e74 <HAL_RCC_OscConfig+0x454>
 8001e86:	e651      	b.n	8001b2c <HAL_RCC_OscConfig+0x10c>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e88:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001e8a:	b908      	cbnz	r0, 8001e90 <HAL_RCC_OscConfig+0x470>
  return HAL_OK;
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	e64e      	b.n	8001b2e <HAL_RCC_OscConfig+0x10e>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001e90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e94:	689a      	ldr	r2, [r3, #8]
 8001e96:	f002 020c 	and.w	r2, r2, #12
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e9a:	2a0c      	cmp	r2, #12
 8001e9c:	d050      	beq.n	8001f40 <HAL_RCC_OscConfig+0x520>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001e9e:	681a      	ldr	r2, [r3, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001ea0:	2802      	cmp	r0, #2
 8001ea2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	d133      	bne.n	8001f12 <HAL_RCC_OscConfig+0x4f2>
        tickstart = HAL_GetTick();
 8001eaa:	f7ff f86d 	bl	8000f88 <HAL_GetTick>
 8001eae:	4605      	mov	r5, r0
        while (LL_RCC_PLL_IsReady() != 0U)
 8001eb0:	f7ff fd47 	bl	8001942 <LL_RCC_PLL_IsReady>
 8001eb4:	bb38      	cbnz	r0, 8001f06 <HAL_RCC_OscConfig+0x4e6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001eb6:	e9d4 310c 	ldrd	r3, r1, [r4, #48]	; 0x30
 8001eba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ebe:	430b      	orrs	r3, r1
 8001ec0:	68d0      	ldr	r0, [r2, #12]
 8001ec2:	4935      	ldr	r1, [pc, #212]	; (8001f98 <HAL_RCC_OscConfig+0x578>)
 8001ec4:	4001      	ands	r1, r0
 8001ec6:	430b      	orrs	r3, r1
 8001ec8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001eca:	430b      	orrs	r3, r1
 8001ecc:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001ece:	430b      	orrs	r3, r1
 8001ed0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8001ed2:	430b      	orrs	r3, r1
 8001ed4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001ed6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001eda:	60d3      	str	r3, [r2, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001edc:	6813      	ldr	r3, [r2, #0]
 8001ede:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ee2:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ee4:	68d3      	ldr	r3, [r2, #12]
 8001ee6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eea:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8001eec:	f7ff f84c 	bl	8000f88 <HAL_GetTick>
 8001ef0:	4604      	mov	r4, r0
        while (LL_RCC_PLL_IsReady() == 0U)
 8001ef2:	f7ff fd26 	bl	8001942 <LL_RCC_PLL_IsReady>
 8001ef6:	2800      	cmp	r0, #0
 8001ef8:	d1c8      	bne.n	8001e8c <HAL_RCC_OscConfig+0x46c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001efa:	f7ff f845 	bl	8000f88 <HAL_GetTick>
 8001efe:	1b00      	subs	r0, r0, r4
 8001f00:	2802      	cmp	r0, #2
 8001f02:	d9f6      	bls.n	8001ef2 <HAL_RCC_OscConfig+0x4d2>
 8001f04:	e612      	b.n	8001b2c <HAL_RCC_OscConfig+0x10c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f06:	f7ff f83f 	bl	8000f88 <HAL_GetTick>
 8001f0a:	1b40      	subs	r0, r0, r5
 8001f0c:	2802      	cmp	r0, #2
 8001f0e:	d9cf      	bls.n	8001eb0 <HAL_RCC_OscConfig+0x490>
 8001f10:	e60c      	b.n	8001b2c <HAL_RCC_OscConfig+0x10c>
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8001f12:	68da      	ldr	r2, [r3, #12]
 8001f14:	f022 0203 	bic.w	r2, r2, #3
 8001f18:	60da      	str	r2, [r3, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK);
 8001f1a:	68da      	ldr	r2, [r3, #12]
 8001f1c:	f022 5288 	bic.w	r2, r2, #285212672	; 0x11000000
 8001f20:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001f24:	60da      	str	r2, [r3, #12]
        tickstart = HAL_GetTick();
 8001f26:	f7ff f82f 	bl	8000f88 <HAL_GetTick>
 8001f2a:	4604      	mov	r4, r0
        while (LL_RCC_PLL_IsReady() != 0U)
 8001f2c:	f7ff fd09 	bl	8001942 <LL_RCC_PLL_IsReady>
 8001f30:	2800      	cmp	r0, #0
 8001f32:	d0ab      	beq.n	8001e8c <HAL_RCC_OscConfig+0x46c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f34:	f7ff f828 	bl	8000f88 <HAL_GetTick>
 8001f38:	1b00      	subs	r0, r0, r4
 8001f3a:	2802      	cmp	r0, #2
 8001f3c:	d9f6      	bls.n	8001f2c <HAL_RCC_OscConfig+0x50c>
 8001f3e:	e5f5      	b.n	8001b2c <HAL_RCC_OscConfig+0x10c>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f40:	2801      	cmp	r0, #1
 8001f42:	f43f adf4 	beq.w	8001b2e <HAL_RCC_OscConfig+0x10e>
        uint32_t pllcfgr = RCC->PLLCFGR;
 8001f46:	68d8      	ldr	r0, [r3, #12]
        if ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f48:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001f4a:	f000 0203 	and.w	r2, r0, #3
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	f47f ad69 	bne.w	8001a26 <HAL_RCC_OscConfig+0x6>
 8001f54:	6b62      	ldr	r2, [r4, #52]	; 0x34
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f56:	f000 0370 	and.w	r3, r0, #112	; 0x70
        if ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	f47f ad63 	bne.w	8001a26 <HAL_RCC_OscConfig+0x6>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f60:	6ba2      	ldr	r2, [r4, #56]	; 0x38
            ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8001f62:	f3c0 2306 	ubfx	r3, r0, #8, #7
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f66:	4293      	cmp	r3, r2
 8001f68:	f47f ad5d 	bne.w	8001a26 <HAL_RCC_OscConfig+0x6>
            ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8001f6c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001f6e:	f400 1378 	and.w	r3, r0, #4063232	; 0x3e0000
            ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8001f72:	4293      	cmp	r3, r2
 8001f74:	f47f ad57 	bne.w	8001a26 <HAL_RCC_OscConfig+0x6>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001f78:	6c22      	ldr	r2, [r4, #64]	; 0x40
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001f7a:	f000 6360 	and.w	r3, r0, #234881024	; 0xe000000
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	f47f ad51 	bne.w	8001a26 <HAL_RCC_OscConfig+0x6>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001f84:	6c63      	ldr	r3, [r4, #68]	; 0x44
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001f86:	f000 4060 	and.w	r0, r0, #3758096384	; 0xe0000000
    return HAL_ERROR;
 8001f8a:	1ac0      	subs	r0, r0, r3
 8001f8c:	bf18      	it	ne
 8001f8e:	2001      	movne	r0, #1
 8001f90:	e5cd      	b.n	8001b2e <HAL_RCC_OscConfig+0x10e>
 8001f92:	bf00      	nop
 8001f94:	58000400 	.word	0x58000400
 8001f98:	11c1808c 	.word	0x11c1808c

08001f9c <HAL_RCC_ClockConfig>:
{
 8001f9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001fa0:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8001fa2:	4604      	mov	r4, r0
 8001fa4:	b910      	cbnz	r0, 8001fac <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001fa6:	2001      	movs	r0, #1
}
 8001fa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fac:	4e73      	ldr	r6, [pc, #460]	; (800217c <HAL_RCC_ClockConfig+0x1e0>)
 8001fae:	6833      	ldr	r3, [r6, #0]
 8001fb0:	f003 0307 	and.w	r3, r3, #7
 8001fb4:	428b      	cmp	r3, r1
 8001fb6:	d316      	bcc.n	8001fe6 <HAL_RCC_ClockConfig+0x4a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fb8:	6823      	ldr	r3, [r4, #0]
 8001fba:	079a      	lsls	r2, r3, #30
 8001fbc:	d527      	bpl.n	800200e <HAL_RCC_ClockConfig+0x72>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001fbe:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
 8001fc2:	68a2      	ldr	r2, [r4, #8]
 8001fc4:	68b3      	ldr	r3, [r6, #8]
 8001fc6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001fce:	f7fe ffdb 	bl	8000f88 <HAL_GetTick>
 8001fd2:	4607      	mov	r7, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001fd4:	68b3      	ldr	r3, [r6, #8]
 8001fd6:	03db      	lsls	r3, r3, #15
 8001fd8:	d419      	bmi.n	800200e <HAL_RCC_ClockConfig+0x72>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001fda:	f7fe ffd5 	bl	8000f88 <HAL_GetTick>
 8001fde:	1bc0      	subs	r0, r0, r7
 8001fe0:	2802      	cmp	r0, #2
 8001fe2:	d9f7      	bls.n	8001fd4 <HAL_RCC_ClockConfig+0x38>
 8001fe4:	e011      	b.n	800200a <HAL_RCC_ClockConfig+0x6e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fe6:	6833      	ldr	r3, [r6, #0]
 8001fe8:	f023 0307 	bic.w	r3, r3, #7
 8001fec:	430b      	orrs	r3, r1
 8001fee:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001ff0:	f7fe ffca 	bl	8000f88 <HAL_GetTick>
 8001ff4:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ff6:	6833      	ldr	r3, [r6, #0]
 8001ff8:	f003 0307 	and.w	r3, r3, #7
 8001ffc:	42ab      	cmp	r3, r5
 8001ffe:	d0db      	beq.n	8001fb8 <HAL_RCC_ClockConfig+0x1c>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002000:	f7fe ffc2 	bl	8000f88 <HAL_GetTick>
 8002004:	1bc0      	subs	r0, r0, r7
 8002006:	2802      	cmp	r0, #2
 8002008:	d9f5      	bls.n	8001ff6 <HAL_RCC_ClockConfig+0x5a>
        return HAL_TIMEOUT;
 800200a:	2003      	movs	r0, #3
 800200c:	e7cc      	b.n	8001fa8 <HAL_RCC_ClockConfig+0xc>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800200e:	6823      	ldr	r3, [r4, #0]
 8002010:	0698      	lsls	r0, r3, #26
 8002012:	d516      	bpl.n	8002042 <HAL_RCC_ClockConfig+0xa6>
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8002014:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
 8002018:	6962      	ldr	r2, [r4, #20]
 800201a:	f8d6 3108 	ldr.w	r3, [r6, #264]	; 0x108
 800201e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002022:	4313      	orrs	r3, r2
 8002024:	f8c6 3108 	str.w	r3, [r6, #264]	; 0x108
    tickstart = HAL_GetTick();
 8002028:	f7fe ffae 	bl	8000f88 <HAL_GetTick>
 800202c:	4607      	mov	r7, r0
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800202e:	f8d6 3108 	ldr.w	r3, [r6, #264]	; 0x108
 8002032:	0399      	lsls	r1, r3, #14
 8002034:	d405      	bmi.n	8002042 <HAL_RCC_ClockConfig+0xa6>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002036:	f7fe ffa7 	bl	8000f88 <HAL_GetTick>
 800203a:	1bc0      	subs	r0, r0, r7
 800203c:	2802      	cmp	r0, #2
 800203e:	d9f6      	bls.n	800202e <HAL_RCC_ClockConfig+0x92>
 8002040:	e7e3      	b.n	800200a <HAL_RCC_ClockConfig+0x6e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8002042:	6823      	ldr	r3, [r4, #0]
 8002044:	065a      	lsls	r2, r3, #25
 8002046:	d517      	bpl.n	8002078 <HAL_RCC_ClockConfig+0xdc>
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8002048:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
 800204c:	69a2      	ldr	r2, [r4, #24]
 800204e:	f8d6 3108 	ldr.w	r3, [r6, #264]	; 0x108
 8002052:	f023 030f 	bic.w	r3, r3, #15
 8002056:	ea43 1312 	orr.w	r3, r3, r2, lsr #4
 800205a:	f8c6 3108 	str.w	r3, [r6, #264]	; 0x108
    tickstart = HAL_GetTick();
 800205e:	f7fe ff93 	bl	8000f88 <HAL_GetTick>
 8002062:	4607      	mov	r7, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002064:	f8d6 3108 	ldr.w	r3, [r6, #264]	; 0x108
 8002068:	03db      	lsls	r3, r3, #15
 800206a:	d405      	bmi.n	8002078 <HAL_RCC_ClockConfig+0xdc>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800206c:	f7fe ff8c 	bl	8000f88 <HAL_GetTick>
 8002070:	1bc0      	subs	r0, r0, r7
 8002072:	2802      	cmp	r0, #2
 8002074:	d9f6      	bls.n	8002064 <HAL_RCC_ClockConfig+0xc8>
 8002076:	e7c8      	b.n	800200a <HAL_RCC_ClockConfig+0x6e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002078:	6823      	ldr	r3, [r4, #0]
 800207a:	075e      	lsls	r6, r3, #29
 800207c:	d513      	bpl.n	80020a6 <HAL_RCC_ClockConfig+0x10a>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800207e:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
 8002082:	68e2      	ldr	r2, [r4, #12]
 8002084:	68b3      	ldr	r3, [r6, #8]
 8002086:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800208a:	4313      	orrs	r3, r2
 800208c:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800208e:	f7fe ff7b 	bl	8000f88 <HAL_GetTick>
 8002092:	4607      	mov	r7, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8002094:	68b3      	ldr	r3, [r6, #8]
 8002096:	0398      	lsls	r0, r3, #14
 8002098:	d405      	bmi.n	80020a6 <HAL_RCC_ClockConfig+0x10a>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800209a:	f7fe ff75 	bl	8000f88 <HAL_GetTick>
 800209e:	1bc0      	subs	r0, r0, r7
 80020a0:	2802      	cmp	r0, #2
 80020a2:	d9f7      	bls.n	8002094 <HAL_RCC_ClockConfig+0xf8>
 80020a4:	e7b1      	b.n	800200a <HAL_RCC_ClockConfig+0x6e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020a6:	6823      	ldr	r3, [r4, #0]
 80020a8:	0719      	lsls	r1, r3, #28
 80020aa:	d514      	bpl.n	80020d6 <HAL_RCC_ClockConfig+0x13a>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80020ac:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80020b0:	6922      	ldr	r2, [r4, #16]
 80020b2:	68b3      	ldr	r3, [r6, #8]
 80020b4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80020b8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80020bc:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80020be:	f7fe ff63 	bl	8000f88 <HAL_GetTick>
 80020c2:	4607      	mov	r7, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80020c4:	68b3      	ldr	r3, [r6, #8]
 80020c6:	035a      	lsls	r2, r3, #13
 80020c8:	d405      	bmi.n	80020d6 <HAL_RCC_ClockConfig+0x13a>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80020ca:	f7fe ff5d 	bl	8000f88 <HAL_GetTick>
 80020ce:	1bc0      	subs	r0, r0, r7
 80020d0:	2802      	cmp	r0, #2
 80020d2:	d9f7      	bls.n	80020c4 <HAL_RCC_ClockConfig+0x128>
 80020d4:	e799      	b.n	800200a <HAL_RCC_ClockConfig+0x6e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020d6:	6823      	ldr	r3, [r4, #0]
 80020d8:	07db      	lsls	r3, r3, #31
 80020da:	d40d      	bmi.n	80020f8 <HAL_RCC_ClockConfig+0x15c>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020dc:	4c27      	ldr	r4, [pc, #156]	; (800217c <HAL_RCC_ClockConfig+0x1e0>)
 80020de:	6823      	ldr	r3, [r4, #0]
 80020e0:	f003 0307 	and.w	r3, r3, #7
 80020e4:	42ab      	cmp	r3, r5
 80020e6:	d835      	bhi.n	8002154 <HAL_RCC_ClockConfig+0x1b8>
  SystemCoreClockUpdate();
 80020e8:	f001 fd80 	bl	8003bec <SystemCoreClockUpdate>
  return HAL_InitTick(HAL_GetTickPrio());
 80020ec:	f7fe ff52 	bl	8000f94 <HAL_GetTickPrio>
}
 80020f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return HAL_InitTick(HAL_GetTickPrio());
 80020f4:	f7fe bf00 	b.w	8000ef8 <HAL_InitTick>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020f8:	6863      	ldr	r3, [r4, #4]
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d11e      	bne.n	800213c <HAL_RCC_ClockConfig+0x1a0>
      if (LL_RCC_HSE_IsReady() == 0U)
 80020fe:	f7ff fbed 	bl	80018dc <LL_RCC_HSE_IsReady>
      if (LL_RCC_HSI_IsReady() == 0U)
 8002102:	2800      	cmp	r0, #0
 8002104:	f43f af4f 	beq.w	8001fa6 <HAL_RCC_ClockConfig+0xa>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002108:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
 800210c:	6862      	ldr	r2, [r4, #4]
 800210e:	68b3      	ldr	r3, [r6, #8]
 8002110:	f023 0303 	bic.w	r3, r3, #3
 8002114:	4313      	orrs	r3, r2
 8002116:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002118:	f7fe ff36 	bl	8000f88 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800211c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002120:	4607      	mov	r7, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002122:	68b3      	ldr	r3, [r6, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002124:	6862      	ldr	r2, [r4, #4]
 8002126:	f003 030c 	and.w	r3, r3, #12
 800212a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800212e:	d0d5      	beq.n	80020dc <HAL_RCC_ClockConfig+0x140>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002130:	f7fe ff2a 	bl	8000f88 <HAL_GetTick>
 8002134:	1bc0      	subs	r0, r0, r7
 8002136:	4540      	cmp	r0, r8
 8002138:	d9f3      	bls.n	8002122 <HAL_RCC_ClockConfig+0x186>
 800213a:	e766      	b.n	800200a <HAL_RCC_ClockConfig+0x6e>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800213c:	2b03      	cmp	r3, #3
 800213e:	d102      	bne.n	8002146 <HAL_RCC_ClockConfig+0x1aa>
      if (LL_RCC_PLL_IsReady() == 0U)
 8002140:	f7ff fbff 	bl	8001942 <LL_RCC_PLL_IsReady>
 8002144:	e7dd      	b.n	8002102 <HAL_RCC_ClockConfig+0x166>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002146:	b913      	cbnz	r3, 800214e <HAL_RCC_ClockConfig+0x1b2>
      if (LL_RCC_MSI_IsReady() == 0U)
 8002148:	f7ff fbdb 	bl	8001902 <LL_RCC_MSI_IsReady>
 800214c:	e7d9      	b.n	8002102 <HAL_RCC_ClockConfig+0x166>
      if (LL_RCC_HSI_IsReady() == 0U)
 800214e:	f7ff fbcb 	bl	80018e8 <LL_RCC_HSI_IsReady>
 8002152:	e7d6      	b.n	8002102 <HAL_RCC_ClockConfig+0x166>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002154:	6823      	ldr	r3, [r4, #0]
 8002156:	f023 0307 	bic.w	r3, r3, #7
 800215a:	432b      	orrs	r3, r5
 800215c:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 800215e:	f7fe ff13 	bl	8000f88 <HAL_GetTick>
 8002162:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002164:	6823      	ldr	r3, [r4, #0]
 8002166:	f003 0307 	and.w	r3, r3, #7
 800216a:	42ab      	cmp	r3, r5
 800216c:	d0bc      	beq.n	80020e8 <HAL_RCC_ClockConfig+0x14c>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800216e:	f7fe ff0b 	bl	8000f88 <HAL_GetTick>
 8002172:	1b80      	subs	r0, r0, r6
 8002174:	2802      	cmp	r0, #2
 8002176:	d9f5      	bls.n	8002164 <HAL_RCC_ClockConfig+0x1c8>
 8002178:	e747      	b.n	800200a <HAL_RCC_ClockConfig+0x6e>
 800217a:	bf00      	nop
 800217c:	58004000 	.word	0x58004000

08002180 <HAL_RCC_GetSysClockFreq>:
 8002180:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
{
 8002184:	b508      	push	{r3, lr}
 8002186:	6893      	ldr	r3, [r2, #8]
  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002188:	f013 030c 	ands.w	r3, r3, #12
 800218c:	d107      	bne.n	800219e <HAL_RCC_GetSysClockFreq+0x1e>
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800218e:	f7ff fbc6 	bl	800191e <LL_RCC_MSI_GetRange>
 8002192:	4b1f      	ldr	r3, [pc, #124]	; (8002210 <HAL_RCC_GetSysClockFreq+0x90>)
 8002194:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8002198:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
}
 800219c:	bd08      	pop	{r3, pc}
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800219e:	2b04      	cmp	r3, #4
 80021a0:	d033      	beq.n	800220a <HAL_RCC_GetSysClockFreq+0x8a>
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021a2:	2b08      	cmp	r3, #8
 80021a4:	d107      	bne.n	80021b6 <HAL_RCC_GetSysClockFreq+0x36>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80021a6:	6813      	ldr	r3, [r2, #0]
      sysclockfreq = HSE_VALUE;
 80021a8:	481a      	ldr	r0, [pc, #104]	; (8002214 <HAL_RCC_GetSysClockFreq+0x94>)
 80021aa:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80021ae:	4b1a      	ldr	r3, [pc, #104]	; (8002218 <HAL_RCC_GetSysClockFreq+0x98>)
 80021b0:	bf08      	it	eq
 80021b2:	4618      	moveq	r0, r3
 80021b4:	e7f2      	b.n	800219c <HAL_RCC_GetSysClockFreq+0x1c>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80021b6:	68d3      	ldr	r3, [r2, #12]
 80021b8:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d022      	beq.n	8002206 <HAL_RCC_GetSysClockFreq+0x86>
 80021c0:	2b03      	cmp	r3, #3
 80021c2:	d118      	bne.n	80021f6 <HAL_RCC_GetSysClockFreq+0x76>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80021c4:	6813      	ldr	r3, [r2, #0]
          pllinputfreq = HSE_VALUE / 2U;
 80021c6:	4813      	ldr	r0, [pc, #76]	; (8002214 <HAL_RCC_GetSysClockFreq+0x94>)
 80021c8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80021cc:	4b12      	ldr	r3, [pc, #72]	; (8002218 <HAL_RCC_GetSysClockFreq+0x98>)
 80021ce:	bf18      	it	ne
 80021d0:	4603      	movne	r3, r0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80021d2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80021d6:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80021d8:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80021da:	68d2      	ldr	r2, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80021dc:	f3c0 2006 	ubfx	r0, r0, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 80021e0:	4358      	muls	r0, r3
 80021e2:	f3c1 1302 	ubfx	r3, r1, #4, #3
 80021e6:	3301      	adds	r3, #1
 80021e8:	fbb0 f0f3 	udiv	r0, r0, r3
 80021ec:	0f53      	lsrs	r3, r2, #29
 80021ee:	3301      	adds	r3, #1
 80021f0:	fbb0 f0f3 	udiv	r0, r0, r3
 80021f4:	e7d2      	b.n	800219c <HAL_RCC_GetSysClockFreq+0x1c>
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80021f6:	f7ff fb92 	bl	800191e <LL_RCC_MSI_GetRange>
 80021fa:	4b05      	ldr	r3, [pc, #20]	; (8002210 <HAL_RCC_GetSysClockFreq+0x90>)
 80021fc:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8002200:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8002204:	e7e5      	b.n	80021d2 <HAL_RCC_GetSysClockFreq+0x52>
        pllinputfreq = HSI_VALUE;
 8002206:	4b03      	ldr	r3, [pc, #12]	; (8002214 <HAL_RCC_GetSysClockFreq+0x94>)
 8002208:	e7e3      	b.n	80021d2 <HAL_RCC_GetSysClockFreq+0x52>
    sysclockfreq = HSI_VALUE;
 800220a:	4802      	ldr	r0, [pc, #8]	; (8002214 <HAL_RCC_GetSysClockFreq+0x94>)
 800220c:	e7c6      	b.n	800219c <HAL_RCC_GetSysClockFreq+0x1c>
 800220e:	bf00      	nop
 8002210:	08006438 	.word	0x08006438
 8002214:	00f42400 	.word	0x00f42400
 8002218:	01e84800 	.word	0x01e84800

0800221c <HAL_RCC_GetHCLKFreq>:
{
 800221c:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800221e:	f7ff ffaf 	bl	8002180 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002222:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002226:	4a04      	ldr	r2, [pc, #16]	; (8002238 <HAL_RCC_GetHCLKFreq+0x1c>)
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800222e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002232:	fbb0 f0f3 	udiv	r0, r0, r3
 8002236:	bd08      	pop	{r3, pc}
 8002238:	080063d8 	.word	0x080063d8

0800223c <HAL_RCC_GetPCLK1Freq>:
{
 800223c:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800223e:	f7ff ffed 	bl	800221c <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002242:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002246:	4a05      	ldr	r2, [pc, #20]	; (800225c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800224e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002252:	f003 031f 	and.w	r3, r3, #31
}
 8002256:	40d8      	lsrs	r0, r3
 8002258:	bd08      	pop	{r3, pc}
 800225a:	bf00      	nop
 800225c:	08006418 	.word	0x08006418

08002260 <HAL_RCC_GetPCLK2Freq>:
{
 8002260:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8002262:	f7ff ffdb 	bl	800221c <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002266:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800226a:	4a05      	ldr	r2, [pc, #20]	; (8002280 <HAL_RCC_GetPCLK2Freq+0x20>)
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002272:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002276:	f003 031f 	and.w	r3, r3, #31
}
 800227a:	40d8      	lsrs	r0, r3
 800227c:	bd08      	pop	{r3, pc}
 800227e:	bf00      	nop
 8002280:	08006418 	.word	0x08006418

08002284 <LL_RCC_LSE_IsReady>:
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002284:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002288:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
}
 800228c:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8002290:	4770      	bx	lr

08002292 <LL_RCC_SetI2CClockSource>:
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8002292:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002296:	0902      	lsrs	r2, r0, #4
 8002298:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800229c:	f402 227f 	and.w	r2, r2, #1044480	; 0xff000
 80022a0:	0100      	lsls	r0, r0, #4
 80022a2:	ea23 0302 	bic.w	r3, r3, r2
 80022a6:	f400 207f 	and.w	r0, r0, #1044480	; 0xff000
 80022aa:	4318      	orrs	r0, r3
 80022ac:	f8c1 0088 	str.w	r0, [r1, #136]	; 0x88
}
 80022b0:	4770      	bx	lr

080022b2 <LL_RCC_PLLSAI1_Enable>:
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80022b2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80022b6:	6813      	ldr	r3, [r2, #0]
 80022b8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80022bc:	6013      	str	r3, [r2, #0]
}
 80022be:	4770      	bx	lr

080022c0 <LL_RCC_PLLSAI1_Disable>:
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80022c0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80022c4:	6813      	ldr	r3, [r2, #0]
 80022c6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80022ca:	6013      	str	r3, [r2, #0]
}
 80022cc:	4770      	bx	lr

080022ce <LL_RCC_PLLSAI1_IsReady>:
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80022ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80022d2:	6818      	ldr	r0, [r3, #0]
}
 80022d4:	f3c0 60c0 	ubfx	r0, r0, #27, #1
 80022d8:	4770      	bx	lr

080022da <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80022da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80022dc:	6805      	ldr	r5, [r0, #0]
 80022de:	f015 0540 	ands.w	r5, r5, #64	; 0x40
{
 80022e2:	4604      	mov	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80022e4:	d043      	beq.n	800236e <HAL_RCCEx_PeriphCLKConfig+0x94>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80022e6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80022e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80022ec:	d015      	beq.n	800231a <HAL_RCCEx_PeriphCLKConfig+0x40>
 80022ee:	d802      	bhi.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80022f0:	b1d3      	cbz	r3, 8002328 <HAL_RCCEx_PeriphCLKConfig+0x4e>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 80022f2:	2501      	movs	r5, #1
 80022f4:	e03b      	b.n	800236e <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai1ClockSelection)
 80022f6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80022fa:	d002      	beq.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x28>
 80022fc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002300:	d1f7      	bne.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x18>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8002302:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002306:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002308:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800230c:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002310:	430b      	orrs	r3, r1
 8002312:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8002316:	2500      	movs	r5, #0
 8002318:	e029      	b.n	800236e <HAL_RCCEx_PeriphCLKConfig+0x94>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800231a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800231e:	68d3      	ldr	r3, [r2, #12]
 8002320:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002324:	60d3      	str	r3, [r2, #12]
 8002326:	e7ec      	b.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x28>
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8002328:	f7ff ffca 	bl	80022c0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800232c:	f7fe fe2c 	bl	8000f88 <HAL_GetTick>
 8002330:	4605      	mov	r5, r0

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002332:	f7ff ffcc 	bl	80022ce <LL_RCC_PLLSAI1_IsReady>
 8002336:	b9a0      	cbnz	r0, 8002362 <HAL_RCCEx_PeriphCLKConfig+0x88>
  }

  if (status == HAL_OK)
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8002338:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800233c:	6861      	ldr	r1, [r4, #4]
 800233e:	6913      	ldr	r3, [r2, #16]
 8002340:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002344:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002348:	6113      	str	r3, [r2, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800234a:	6913      	ldr	r3, [r2, #16]
 800234c:	68a1      	ldr	r1, [r4, #8]
 800234e:	f423 1378 	bic.w	r3, r3, #4063232	; 0x3e0000
 8002352:	430b      	orrs	r3, r1
 8002354:	6113      	str	r3, [r2, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8002356:	f7ff ffac 	bl	80022b2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800235a:	f7fe fe15 	bl	8000f88 <HAL_GetTick>
 800235e:	4605      	mov	r5, r0
 8002360:	e0cd      	b.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0x224>
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002362:	f7fe fe11 	bl	8000f88 <HAL_GetTick>
 8002366:	1b40      	subs	r0, r0, r5
 8002368:	2802      	cmp	r0, #2
 800236a:	d9e2      	bls.n	8002332 <HAL_RCCEx_PeriphCLKConfig+0x58>
 800236c:	2503      	movs	r5, #3
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800236e:	6823      	ldr	r3, [r4, #0]
 8002370:	051a      	lsls	r2, r3, #20
 8002372:	d515      	bpl.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8002374:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8002378:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800237a:	f8d6 7090 	ldr.w	r7, [r6, #144]	; 0x90
 800237e:	f407 7740 	and.w	r7, r7, #768	; 0x300
 8002382:	42bb      	cmp	r3, r7
 8002384:	d00c      	beq.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0xc6>
      HAL_PWR_EnableBkUpAccess();
 8002386:	f7ff fa99 	bl	80018bc <HAL_PWR_EnableBkUpAccess>
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800238a:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800238e:	2f00      	cmp	r7, #0
 8002390:	f040 80c0 	bne.w	8002514 <HAL_RCCEx_PeriphCLKConfig+0x23a>
 8002394:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002396:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800239a:	4313      	orrs	r3, r2
 800239c:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80023a0:	6823      	ldr	r3, [r4, #0]
 80023a2:	07df      	lsls	r7, r3, #31
 80023a4:	d509      	bpl.n	80023ba <HAL_RCCEx_PeriphCLKConfig+0xe0>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80023a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80023aa:	69a0      	ldr	r0, [r4, #24]
 80023ac:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80023b0:	f022 0203 	bic.w	r2, r2, #3
 80023b4:	4302      	orrs	r2, r0
 80023b6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80023ba:	079e      	lsls	r6, r3, #30
 80023bc:	d509      	bpl.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80023be:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80023c2:	69e0      	ldr	r0, [r4, #28]
 80023c4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80023c8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80023cc:	4302      	orrs	r2, r0
 80023ce:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80023d2:	06d8      	lsls	r0, r3, #27
 80023d4:	d50c      	bpl.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x116>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80023d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80023d8:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 80023dc:	0c31      	lsrs	r1, r6, #16
 80023de:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 80023e2:	0409      	lsls	r1, r1, #16
 80023e4:	ea22 0201 	bic.w	r2, r2, r1
 80023e8:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 80023ec:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80023f0:	0699      	lsls	r1, r3, #26
 80023f2:	d50c      	bpl.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x134>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80023f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80023f6:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 80023fa:	0c31      	lsrs	r1, r6, #16
 80023fc:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8002400:	0409      	lsls	r1, r1, #16
 8002402:	ea22 0201 	bic.w	r2, r2, r1
 8002406:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800240a:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800240e:	075a      	lsls	r2, r3, #29
 8002410:	d502      	bpl.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002412:	6a20      	ldr	r0, [r4, #32]
 8002414:	f7ff ff3d 	bl	8002292 <LL_RCC_SetI2CClockSource>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002418:	6823      	ldr	r3, [r4, #0]
 800241a:	071b      	lsls	r3, r3, #28
 800241c:	d502      	bpl.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x14a>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800241e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002420:	f7ff ff37 	bl	8002292 <LL_RCC_SetI2CClockSource>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002424:	6823      	ldr	r3, [r4, #0]
 8002426:	05df      	lsls	r7, r3, #23
 8002428:	d511      	bpl.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x174>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800242a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800242e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002430:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002434:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002438:	430b      	orrs	r3, r1
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800243a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 800243e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8002442:	f040 808f 	bne.w	8002564 <HAL_RCCEx_PeriphCLKConfig+0x28a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8002446:	68d3      	ldr	r3, [r2, #12]
 8002448:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800244c:	60d3      	str	r3, [r2, #12]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800244e:	6823      	ldr	r3, [r4, #0]
 8002450:	059e      	lsls	r6, r3, #22
 8002452:	d51a      	bpl.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002454:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002456:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800245a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800245e:	d003      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x18e>
 8002460:	f032 4180 	bics.w	r1, r2, #1073741824	; 0x40000000
 8002464:	f040 80b6 	bne.w	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8002468:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 800246c:	f021 4140 	bic.w	r1, r1, #3221225472	; 0xc0000000
 8002470:	4311      	orrs	r1, r2
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002472:	f1b2 5fc0 	cmp.w	r2, #402653184	; 0x18000000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8002476:	bf08      	it	eq
 8002478:	f04f 42b0 	moveq.w	r2, #1476395008	; 0x58000000
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800247c:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
 8002480:	bf02      	ittt	eq
 8002482:	68d3      	ldreq	r3, [r2, #12]
 8002484:	f043 7380 	orreq.w	r3, r3, #16777216	; 0x1000000
 8002488:	60d3      	streq	r3, [r2, #12]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800248a:	6823      	ldr	r3, [r4, #0]
 800248c:	0558      	lsls	r0, r3, #21
 800248e:	d511      	bpl.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x1da>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002490:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002494:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002496:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800249a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800249e:	430b      	orrs	r3, r1
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80024a0:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 80024a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80024a8:	f040 80a2 	bne.w	80025f0 <HAL_RCCEx_PeriphCLKConfig+0x316>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80024ac:	68d3      	ldr	r3, [r2, #12]
 80024ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024b2:	60d3      	str	r3, [r2, #12]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80024b4:	6822      	ldr	r2, [r4, #0]
 80024b6:	04d1      	lsls	r1, r2, #19
 80024b8:	d509      	bpl.n	80024ce <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 80024ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80024be:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80024c0:	f8d1 3094 	ldr.w	r3, [r1, #148]	; 0x94
 80024c4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80024c8:	4303      	orrs	r3, r0
 80024ca:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80024ce:	0493      	lsls	r3, r2, #18
 80024d0:	d50d      	bpl.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x214>
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80024d2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80024d6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80024d8:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80024da:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80024de:	430b      	orrs	r3, r1
 80024e0:	6253      	str	r3, [r2, #36]	; 0x24
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 80024e2:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80024e4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80024e6:	f023 0303 	bic.w	r3, r3, #3
 80024ea:	430b      	orrs	r3, r1
 80024ec:	6253      	str	r3, [r2, #36]	; 0x24
}
 80024ee:	4628      	mov	r0, r5
 80024f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80024f2:	f7fe fd49 	bl	8000f88 <HAL_GetTick>
 80024f6:	1b40      	subs	r0, r0, r5
 80024f8:	2802      	cmp	r0, #2
 80024fa:	f63f af37 	bhi.w	800236c <HAL_RCCEx_PeriphCLKConfig+0x92>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80024fe:	f7ff fee6 	bl	80022ce <LL_RCC_PLLSAI1_IsReady>
 8002502:	2801      	cmp	r0, #1
 8002504:	d1f5      	bne.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x218>
    }

    if (status == HAL_OK)
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002506:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800250a:	6961      	ldr	r1, [r4, #20]
 800250c:	6913      	ldr	r3, [r2, #16]
 800250e:	430b      	orrs	r3, r1
 8002510:	6113      	str	r3, [r2, #16]
 8002512:	e6f6      	b.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x28>
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002514:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8002518:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800251c:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002520:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8002524:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002528:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800252c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800252e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002532:	4313      	orrs	r3, r2
        LL_RCC_WriteReg(BDCR, bdcr);
 8002534:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8002538:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 800253c:	07db      	lsls	r3, r3, #31
 800253e:	f57f af2f 	bpl.w	80023a0 <HAL_RCCEx_PeriphCLKConfig+0xc6>
          tickstart = HAL_GetTick();
 8002542:	f7fe fd21 	bl	8000f88 <HAL_GetTick>
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002546:	f241 3788 	movw	r7, #5000	; 0x1388
          tickstart = HAL_GetTick();
 800254a:	4606      	mov	r6, r0
          while (LL_RCC_LSE_IsReady() != 1U)
 800254c:	f7ff fe9a 	bl	8002284 <LL_RCC_LSE_IsReady>
 8002550:	2801      	cmp	r0, #1
 8002552:	f43f af25 	beq.w	80023a0 <HAL_RCCEx_PeriphCLKConfig+0xc6>
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002556:	f7fe fd17 	bl	8000f88 <HAL_GetTick>
 800255a:	1b80      	subs	r0, r0, r6
 800255c:	42b8      	cmp	r0, r7
 800255e:	d9f5      	bls.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x272>
              ret = HAL_TIMEOUT;
 8002560:	2503      	movs	r5, #3
 8002562:	e71d      	b.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002564:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002568:	f47f af71 	bne.w	800244e <HAL_RCCEx_PeriphCLKConfig+0x174>
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800256c:	f7ff fea8 	bl	80022c0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002570:	f7fe fd0a 	bl	8000f88 <HAL_GetTick>
 8002574:	4606      	mov	r6, r0

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002576:	f7ff feaa 	bl	80022ce <LL_RCC_PLLSAI1_IsReady>
 800257a:	b9a0      	cbnz	r0, 80025a6 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
  }

  if (status == HAL_OK)
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800257c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002580:	6861      	ldr	r1, [r4, #4]
 8002582:	6913      	ldr	r3, [r2, #16]
 8002584:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002588:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800258c:	6113      	str	r3, [r2, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800258e:	6913      	ldr	r3, [r2, #16]
 8002590:	68e1      	ldr	r1, [r4, #12]
 8002592:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8002596:	430b      	orrs	r3, r1
 8002598:	6113      	str	r3, [r2, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800259a:	f7ff fe8a 	bl	80022b2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800259e:	f7fe fcf3 	bl	8000f88 <HAL_GetTick>
 80025a2:	4606      	mov	r6, r0
 80025a4:	e00b      	b.n	80025be <HAL_RCCEx_PeriphCLKConfig+0x2e4>
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80025a6:	f7fe fcef 	bl	8000f88 <HAL_GetTick>
 80025aa:	1b80      	subs	r0, r0, r6
 80025ac:	2802      	cmp	r0, #2
 80025ae:	d9e2      	bls.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x29c>
              ret = HAL_TIMEOUT;
 80025b0:	2503      	movs	r5, #3
 80025b2:	e74c      	b.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x174>

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80025b4:	f7fe fce8 	bl	8000f88 <HAL_GetTick>
 80025b8:	1b80      	subs	r0, r0, r6
 80025ba:	2802      	cmp	r0, #2
 80025bc:	d8f8      	bhi.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80025be:	f7ff fe86 	bl	80022ce <LL_RCC_PLLSAI1_IsReady>
 80025c2:	2801      	cmp	r0, #1
 80025c4:	d1f6      	bne.n	80025b4 <HAL_RCCEx_PeriphCLKConfig+0x2da>
    }

    if (status == HAL_OK)
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80025c6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80025ca:	6961      	ldr	r1, [r4, #20]
 80025cc:	6913      	ldr	r3, [r2, #16]
 80025ce:	430b      	orrs	r3, r1
 80025d0:	6113      	str	r3, [r2, #16]
 80025d2:	e73c      	b.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x174>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80025d4:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 80025d8:	f021 4140 	bic.w	r1, r1, #3221225472	; 0xc0000000
 80025dc:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80025e0:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80025e4:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 80025e8:	f020 6040 	bic.w	r0, r0, #201326592	; 0xc000000
 80025ec:	4301      	orrs	r1, r0
 80025ee:	e740      	b.n	8002472 <HAL_RCCEx_PeriphCLKConfig+0x198>
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80025f0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 80025f4:	f47f af5e 	bne.w	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x1da>
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80025f8:	f7ff fe62 	bl	80022c0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80025fc:	f7fe fcc4 	bl	8000f88 <HAL_GetTick>
 8002600:	4606      	mov	r6, r0

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8002602:	f7ff fe64 	bl	80022ce <LL_RCC_PLLSAI1_IsReady>
 8002606:	b9a0      	cbnz	r0, 8002632 <HAL_RCCEx_PeriphCLKConfig+0x358>
  }

  if (status == HAL_OK)
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8002608:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800260c:	6861      	ldr	r1, [r4, #4]
 800260e:	6913      	ldr	r3, [r2, #16]
 8002610:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002614:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002618:	6113      	str	r3, [r2, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800261a:	6913      	ldr	r3, [r2, #16]
 800261c:	6921      	ldr	r1, [r4, #16]
 800261e:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8002622:	430b      	orrs	r3, r1
 8002624:	6113      	str	r3, [r2, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8002626:	f7ff fe44 	bl	80022b2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800262a:	f7fe fcad 	bl	8000f88 <HAL_GetTick>
 800262e:	4606      	mov	r6, r0
 8002630:	e00b      	b.n	800264a <HAL_RCCEx_PeriphCLKConfig+0x370>
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002632:	f7fe fca9 	bl	8000f88 <HAL_GetTick>
 8002636:	1b80      	subs	r0, r0, r6
 8002638:	2802      	cmp	r0, #2
 800263a:	d9e2      	bls.n	8002602 <HAL_RCCEx_PeriphCLKConfig+0x328>
              ret = HAL_TIMEOUT;
 800263c:	2503      	movs	r5, #3
 800263e:	e739      	b.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x1da>

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002640:	f7fe fca2 	bl	8000f88 <HAL_GetTick>
 8002644:	1b80      	subs	r0, r0, r6
 8002646:	2802      	cmp	r0, #2
 8002648:	d8f8      	bhi.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x362>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800264a:	f7ff fe40 	bl	80022ce <LL_RCC_PLLSAI1_IsReady>
 800264e:	2801      	cmp	r0, #1
 8002650:	d1f6      	bne.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x366>
    }

    if (status == HAL_OK)
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002652:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002656:	6961      	ldr	r1, [r4, #20]
 8002658:	6913      	ldr	r3, [r2, #16]
 800265a:	430b      	orrs	r3, r1
 800265c:	6113      	str	r3, [r2, #16]
 800265e:	e729      	b.n	80024b4 <HAL_RCCEx_PeriphCLKConfig+0x1da>

08002660 <HAL_RCCEx_EnableMSIPLLMode>:
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8002660:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002664:	6813      	ldr	r3, [r2, #0]
 8002666:	f043 0304 	orr.w	r3, r3, #4
 800266a:	6013      	str	r3, [r2, #0]
}
 800266c:	4770      	bx	lr

0800266e <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800266e:	6802      	ldr	r2, [r0, #0]
{
 8002670:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002672:	68d3      	ldr	r3, [r2, #12]
 8002674:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002678:	60d3      	str	r3, [r2, #12]
{
 800267a:	4604      	mov	r4, r0

  tickstart = HAL_GetTick();
 800267c:	f7fe fc84 	bl	8000f88 <HAL_GetTick>
 8002680:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002682:	6823      	ldr	r3, [r4, #0]
 8002684:	68db      	ldr	r3, [r3, #12]
 8002686:	069b      	lsls	r3, r3, #26
 8002688:	d501      	bpl.n	800268e <HAL_RTC_WaitForSynchro+0x20>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 800268a:	2000      	movs	r0, #0
}
 800268c:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800268e:	f7fe fc7b 	bl	8000f88 <HAL_GetTick>
 8002692:	1b40      	subs	r0, r0, r5
 8002694:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002698:	d9f3      	bls.n	8002682 <HAL_RTC_WaitForSynchro+0x14>
      return HAL_TIMEOUT;
 800269a:	2003      	movs	r0, #3
 800269c:	e7f6      	b.n	800268c <HAL_RTC_WaitForSynchro+0x1e>

0800269e <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800269e:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80026a0:	6803      	ldr	r3, [r0, #0]
 80026a2:	68da      	ldr	r2, [r3, #12]
 80026a4:	0652      	lsls	r2, r2, #25
{
 80026a6:	4604      	mov	r4, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80026a8:	d501      	bpl.n	80026ae <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80026aa:	2000      	movs	r0, #0
}
 80026ac:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80026ae:	f04f 32ff 	mov.w	r2, #4294967295
 80026b2:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 80026b4:	f7fe fc68 	bl	8000f88 <HAL_GetTick>
 80026b8:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80026ba:	6823      	ldr	r3, [r4, #0]
 80026bc:	68db      	ldr	r3, [r3, #12]
 80026be:	065b      	lsls	r3, r3, #25
 80026c0:	d4f3      	bmi.n	80026aa <RTC_EnterInitMode+0xc>
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80026c2:	f7fe fc61 	bl	8000f88 <HAL_GetTick>
 80026c6:	1b40      	subs	r0, r0, r5
 80026c8:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80026cc:	d9f5      	bls.n	80026ba <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 80026ce:	2003      	movs	r0, #3
 80026d0:	e7ec      	b.n	80026ac <RTC_EnterInitMode+0xe>

080026d2 <HAL_RTC_Init>:
{
 80026d2:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 80026d4:	4604      	mov	r4, r0
 80026d6:	b1d8      	cbz	r0, 8002710 <HAL_RTC_Init+0x3e>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80026d8:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80026dc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80026e0:	b91b      	cbnz	r3, 80026ea <HAL_RTC_Init+0x18>
    hrtc->Lock = HAL_UNLOCKED;
 80026e2:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_RTC_MspInit(hrtc);
 80026e6:	f001 f98b 	bl	8003a00 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 80026ea:	2302      	movs	r3, #2
 80026ec:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80026f0:	6823      	ldr	r3, [r4, #0]
 80026f2:	22ca      	movs	r2, #202	; 0xca
 80026f4:	625a      	str	r2, [r3, #36]	; 0x24
 80026f6:	2253      	movs	r2, #83	; 0x53
 80026f8:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80026fa:	4620      	mov	r0, r4
 80026fc:	f7ff ffcf 	bl	800269e <RTC_EnterInitMode>
 8002700:	6823      	ldr	r3, [r4, #0]
 8002702:	4605      	mov	r5, r0
 8002704:	b130      	cbz	r0, 8002714 <HAL_RTC_Init+0x42>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002706:	22ff      	movs	r2, #255	; 0xff
 8002708:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 800270a:	2304      	movs	r3, #4
 800270c:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
     return HAL_ERROR;
 8002710:	2501      	movs	r5, #1
 8002712:	e038      	b.n	8002786 <HAL_RTC_Init+0xb4>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002714:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002716:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002718:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 800271c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002720:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002722:	6862      	ldr	r2, [r4, #4]
 8002724:	6899      	ldr	r1, [r3, #8]
 8002726:	4302      	orrs	r2, r0
 8002728:	69a0      	ldr	r0, [r4, #24]
 800272a:	4302      	orrs	r2, r0
 800272c:	430a      	orrs	r2, r1
 800272e:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002730:	68e2      	ldr	r2, [r4, #12]
 8002732:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002734:	691a      	ldr	r2, [r3, #16]
 8002736:	68a1      	ldr	r1, [r4, #8]
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002738:	6960      	ldr	r0, [r4, #20]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800273a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800273e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8002740:	68da      	ldr	r2, [r3, #12]
 8002742:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002746:	60da      	str	r2, [r3, #12]
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8002748:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800274a:	f022 0203 	bic.w	r2, r2, #3
 800274e:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002750:	69e2      	ldr	r2, [r4, #28]
 8002752:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002754:	4302      	orrs	r2, r0
 8002756:	430a      	orrs	r2, r1
 8002758:	64da      	str	r2, [r3, #76]	; 0x4c
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	069b      	lsls	r3, r3, #26
 800275e:	d40c      	bmi.n	800277a <HAL_RTC_Init+0xa8>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002760:	4620      	mov	r0, r4
 8002762:	f7ff ff84 	bl	800266e <HAL_RTC_WaitForSynchro>
 8002766:	b140      	cbz	r0, 800277a <HAL_RTC_Init+0xa8>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002768:	6823      	ldr	r3, [r4, #0]
 800276a:	22ff      	movs	r2, #255	; 0xff
 800276c:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 800276e:	2304      	movs	r3, #4
 8002770:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
        __HAL_UNLOCK(hrtc);
 8002774:	f884 5020 	strb.w	r5, [r4, #32]
 8002778:	e7ca      	b.n	8002710 <HAL_RTC_Init+0x3e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800277a:	6823      	ldr	r3, [r4, #0]
 800277c:	22ff      	movs	r2, #255	; 0xff
 800277e:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8002780:	2301      	movs	r3, #1
 8002782:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
}
 8002786:	4628      	mov	r0, r5
 8002788:	bd38      	pop	{r3, r4, r5, pc}

0800278a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800278a:	b570      	push	{r4, r5, r6, lr}
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800278c:	4604      	mov	r4, r0
 800278e:	2800      	cmp	r0, #0
 8002790:	d046      	beq.n	8002820 <HAL_SPI_Init+0x96>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002792:	2300      	movs	r3, #0
 8002794:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002796:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 800279a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800279e:	b91b      	cbnz	r3, 80027a8 <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80027a0:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80027a4:	f001 f93c 	bl	8003a20 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80027a8:	2302      	movs	r3, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80027aa:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80027ac:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 80027b0:	6813      	ldr	r3, [r2, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80027b2:	68e5      	ldr	r5, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 80027b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80027b8:	f5b5 6fe0 	cmp.w	r5, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 80027bc:	6013      	str	r3, [r2, #0]
 80027be:	f04f 0300 	mov.w	r3, #0
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80027c2:	d82f      	bhi.n	8002824 <HAL_SPI_Init+0x9a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80027c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80027c8:	d000      	beq.n	80027cc <HAL_SPI_Init+0x42>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027ca:	62a3      	str	r3, [r4, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80027cc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80027ce:	b92b      	cbnz	r3, 80027dc <HAL_SPI_Init+0x52>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80027d0:	f5b5 6fe0 	cmp.w	r5, #1792	; 0x700
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80027d4:	bf8c      	ite	hi
 80027d6:	2302      	movhi	r3, #2
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80027d8:	2301      	movls	r3, #1
 80027da:	6323      	str	r3, [r4, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80027dc:	e9d4 3601 	ldrd	r3, r6, [r4, #4]
 80027e0:	4333      	orrs	r3, r6
 80027e2:	6926      	ldr	r6, [r4, #16]
 80027e4:	69a0      	ldr	r0, [r4, #24]
 80027e6:	4333      	orrs	r3, r6
 80027e8:	6966      	ldr	r6, [r4, #20]
 80027ea:	4333      	orrs	r3, r6
 80027ec:	69e6      	ldr	r6, [r4, #28]
 80027ee:	4333      	orrs	r3, r6
 80027f0:	6a26      	ldr	r6, [r4, #32]
 80027f2:	4333      	orrs	r3, r6
 80027f4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80027f6:	4333      	orrs	r3, r6
 80027f8:	f400 7600 	and.w	r6, r0, #512	; 0x200
 80027fc:	4333      	orrs	r3, r6
 80027fe:	6013      	str	r3, [r2, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8002800:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002802:	432b      	orrs	r3, r5
 8002804:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8002806:	0c00      	lsrs	r0, r0, #16
 8002808:	f000 0004 	and.w	r0, r0, #4
 800280c:	432b      	orrs	r3, r5
 800280e:	4303      	orrs	r3, r0
 8002810:	430b      	orrs	r3, r1
 8002812:	6053      	str	r3, [r2, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002814:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8002816:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002818:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800281a:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  return HAL_OK;
}
 800281e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002820:	2001      	movs	r0, #1
 8002822:	e7fc      	b.n	800281e <HAL_SPI_Init+0x94>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002824:	4619      	mov	r1, r3
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002826:	f5b5 6f70 	cmp.w	r5, #3840	; 0xf00
 800282a:	e7cd      	b.n	80027c8 <HAL_SPI_Init+0x3e>
 800282c:	0000      	movs	r0, r0
	...

08002830 <UART_SetConfig>:

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(LPUART1)
  if (UART_INSTANCE_LOWPOWER(huart))
 8002830:	6803      	ldr	r3, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002832:	69c1      	ldr	r1, [r0, #28]
 8002834:	6882      	ldr	r2, [r0, #8]
{
 8002836:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 800283a:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800283c:	6900      	ldr	r0, [r0, #16]
  tmpreg |= (uint32_t)huart->FifoMode;
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800283e:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002840:	4302      	orrs	r2, r0
 8002842:	6960      	ldr	r0, [r4, #20]
 8002844:	4302      	orrs	r2, r0
  tmpreg |= (uint32_t)huart->FifoMode;
 8002846:	6e60      	ldr	r0, [r4, #100]	; 0x64
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002848:	430a      	orrs	r2, r1
  tmpreg |= (uint32_t)huart->FifoMode;
 800284a:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800284c:	48ac      	ldr	r0, [pc, #688]	; (8002b00 <UART_SetConfig+0x2d0>)
 800284e:	4028      	ands	r0, r5
 8002850:	4302      	orrs	r2, r0
 8002852:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002854:	685a      	ldr	r2, [r3, #4]
 8002856:	68e0      	ldr	r0, [r4, #12]
 8002858:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800285c:	4302      	orrs	r2, r0
 800285e:	605a      	str	r2, [r3, #4]
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002860:	4aa8      	ldr	r2, [pc, #672]	; (8002b04 <UART_SetConfig+0x2d4>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002862:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002864:	4293      	cmp	r3, r2
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002866:	bf1c      	itt	ne
 8002868:	6a22      	ldrne	r2, [r4, #32]
 800286a:	4310      	orrne	r0, r2
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800286c:	689a      	ldr	r2, [r3, #8]
 800286e:	f022 426e 	bic.w	r2, r2, #3992977408	; 0xee000000
 8002872:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8002876:	4302      	orrs	r2, r0
 8002878:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800287a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800287c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800287e:	f022 020f 	bic.w	r2, r2, #15
 8002882:	4302      	orrs	r2, r0
 8002884:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002886:	4aa0      	ldr	r2, [pc, #640]	; (8002b08 <UART_SetConfig+0x2d8>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d11a      	bne.n	80028c2 <UART_SetConfig+0x92>
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800288c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002890:	4a9e      	ldr	r2, [pc, #632]	; (8002b0c <UART_SetConfig+0x2dc>)
 8002892:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002896:	f003 0303 	and.w	r3, r3, #3
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800289a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800289e:	5cd3      	ldrb	r3, [r2, r3]
 80028a0:	f103 33ff 	add.w	r3, r3, #4294967295
 80028a4:	f040 8334 	bne.w	8002f10 <UART_SetConfig+0x6e0>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 80028a8:	2b07      	cmp	r3, #7
 80028aa:	f200 832e 	bhi.w	8002f0a <UART_SetConfig+0x6da>
 80028ae:	e8df f013 	tbh	[pc, r3, lsl #1]
 80028b2:	022a      	.short	0x022a
 80028b4:	032c0251 	.word	0x032c0251
 80028b8:	032c0298 	.word	0x032c0298
 80028bc:	032c032c 	.word	0x032c032c
 80028c0:	02b1      	.short	0x02b1
  UART_GETCLOCKSOURCE(huart, clocksource);
 80028c2:	4a90      	ldr	r2, [pc, #576]	; (8002b04 <UART_SetConfig+0x2d4>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	f040 83ef 	bne.w	80030a8 <UART_SetConfig+0x878>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80028ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028d2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80028d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028da:	f000 80ac 	beq.w	8002a36 <UART_SetConfig+0x206>
 80028de:	d80a      	bhi.n	80028f6 <UART_SetConfig+0xc6>
 80028e0:	b3c3      	cbz	r3, 8002954 <UART_SetConfig+0x124>
        ret = HAL_ERROR;
 80028e2:	2201      	movs	r2, #1
      ret = HAL_ERROR;
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80028e4:	2300      	movs	r3, #0
 80028e6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80028ea:	e9c4 131a 	strd	r1, r3, [r4, #104]	; 0x68
  huart->NbRxDataToProcess = 1;

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80028ee:	6723      	str	r3, [r4, #112]	; 0x70
  huart->TxISR = NULL;

  return ret;
}
 80028f0:	4610      	mov	r0, r2
 80028f2:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80028f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80028fa:	d065      	beq.n	80029c8 <UART_SetConfig+0x198>
 80028fc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002900:	d1ef      	bne.n	80028e2 <UART_SetConfig+0xb2>
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8002902:	2800      	cmp	r0, #0
 8002904:	f000 80e7 	beq.w	8002ad6 <UART_SetConfig+0x2a6>
 8002908:	2801      	cmp	r0, #1
 800290a:	f000 80e8 	beq.w	8002ade <UART_SetConfig+0x2ae>
 800290e:	2802      	cmp	r0, #2
 8002910:	f000 80e9 	beq.w	8002ae6 <UART_SetConfig+0x2b6>
 8002914:	2803      	cmp	r0, #3
 8002916:	f000 80ea 	beq.w	8002aee <UART_SetConfig+0x2be>
 800291a:	2804      	cmp	r0, #4
 800291c:	f000 80eb 	beq.w	8002af6 <UART_SetConfig+0x2c6>
 8002920:	2805      	cmp	r0, #5
 8002922:	f000 810b 	beq.w	8002b3c <UART_SetConfig+0x30c>
 8002926:	2806      	cmp	r0, #6
 8002928:	f000 810c 	beq.w	8002b44 <UART_SetConfig+0x314>
 800292c:	2807      	cmp	r0, #7
 800292e:	f000 810d 	beq.w	8002b4c <UART_SetConfig+0x31c>
 8002932:	2808      	cmp	r0, #8
 8002934:	f000 810e 	beq.w	8002b54 <UART_SetConfig+0x324>
 8002938:	2809      	cmp	r0, #9
 800293a:	f000 810f 	beq.w	8002b5c <UART_SetConfig+0x32c>
 800293e:	280a      	cmp	r0, #10
 8002940:	f000 8110 	beq.w	8002b64 <UART_SetConfig+0x334>
 8002944:	280b      	cmp	r0, #11
 8002946:	f04f 0108 	mov.w	r1, #8
 800294a:	bf14      	ite	ne
 800294c:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 8002950:	2080      	moveq	r0, #128	; 0x80
 8002952:	e058      	b.n	8002a06 <UART_SetConfig+0x1d6>
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8002954:	f7ff fc72 	bl	800223c <HAL_RCC_GetPCLK1Freq>
 8002958:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800295a:	b1fb      	cbz	r3, 800299c <UART_SetConfig+0x16c>
 800295c:	2b01      	cmp	r3, #1
 800295e:	d01f      	beq.n	80029a0 <UART_SetConfig+0x170>
 8002960:	2b02      	cmp	r3, #2
 8002962:	d01f      	beq.n	80029a4 <UART_SetConfig+0x174>
 8002964:	2b03      	cmp	r3, #3
 8002966:	d01f      	beq.n	80029a8 <UART_SetConfig+0x178>
 8002968:	2b04      	cmp	r3, #4
 800296a:	d01f      	beq.n	80029ac <UART_SetConfig+0x17c>
 800296c:	2b05      	cmp	r3, #5
 800296e:	d01f      	beq.n	80029b0 <UART_SetConfig+0x180>
 8002970:	2b06      	cmp	r3, #6
 8002972:	d01f      	beq.n	80029b4 <UART_SetConfig+0x184>
 8002974:	2b07      	cmp	r3, #7
 8002976:	d01f      	beq.n	80029b8 <UART_SetConfig+0x188>
 8002978:	2b08      	cmp	r3, #8
 800297a:	d01f      	beq.n	80029bc <UART_SetConfig+0x18c>
 800297c:	2b09      	cmp	r3, #9
 800297e:	d01f      	beq.n	80029c0 <UART_SetConfig+0x190>
 8002980:	2b0a      	cmp	r3, #10
 8002982:	d01f      	beq.n	80029c4 <UART_SetConfig+0x194>
 8002984:	2b0b      	cmp	r3, #11
 8002986:	bf14      	ite	ne
 8002988:	2301      	movne	r3, #1
 800298a:	f44f 7380 	moveq.w	r3, #256	; 0x100
  UART_GETCLOCKSOURCE(huart, clocksource);
 800298e:	2100      	movs	r1, #0
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8002990:	fbb0 f0f3 	udiv	r0, r0, r3
    if (lpuart_ker_ck_pres != 0U)
 8002994:	2800      	cmp	r0, #0
 8002996:	d136      	bne.n	8002a06 <UART_SetConfig+0x1d6>
 8002998:	4602      	mov	r2, r0
 800299a:	e7a3      	b.n	80028e4 <UART_SetConfig+0xb4>
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800299c:	2301      	movs	r3, #1
 800299e:	e7f6      	b.n	800298e <UART_SetConfig+0x15e>
 80029a0:	2302      	movs	r3, #2
 80029a2:	e7f4      	b.n	800298e <UART_SetConfig+0x15e>
 80029a4:	2304      	movs	r3, #4
 80029a6:	e7f2      	b.n	800298e <UART_SetConfig+0x15e>
 80029a8:	2306      	movs	r3, #6
 80029aa:	e7f0      	b.n	800298e <UART_SetConfig+0x15e>
 80029ac:	2308      	movs	r3, #8
 80029ae:	e7ee      	b.n	800298e <UART_SetConfig+0x15e>
 80029b0:	230a      	movs	r3, #10
 80029b2:	e7ec      	b.n	800298e <UART_SetConfig+0x15e>
 80029b4:	230c      	movs	r3, #12
 80029b6:	e7ea      	b.n	800298e <UART_SetConfig+0x15e>
 80029b8:	2310      	movs	r3, #16
 80029ba:	e7e8      	b.n	800298e <UART_SetConfig+0x15e>
 80029bc:	2320      	movs	r3, #32
 80029be:	e7e6      	b.n	800298e <UART_SetConfig+0x15e>
 80029c0:	2340      	movs	r3, #64	; 0x40
 80029c2:	e7e4      	b.n	800298e <UART_SetConfig+0x15e>
 80029c4:	2380      	movs	r3, #128	; 0x80
 80029c6:	e7e2      	b.n	800298e <UART_SetConfig+0x15e>
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80029c8:	2800      	cmp	r0, #0
 80029ca:	d06b      	beq.n	8002aa4 <UART_SetConfig+0x274>
 80029cc:	2801      	cmp	r0, #1
 80029ce:	d06c      	beq.n	8002aaa <UART_SetConfig+0x27a>
 80029d0:	2802      	cmp	r0, #2
 80029d2:	d06d      	beq.n	8002ab0 <UART_SetConfig+0x280>
 80029d4:	2803      	cmp	r0, #3
 80029d6:	f04f 0102 	mov.w	r1, #2
 80029da:	d06c      	beq.n	8002ab6 <UART_SetConfig+0x286>
 80029dc:	2804      	cmp	r0, #4
 80029de:	d06c      	beq.n	8002aba <UART_SetConfig+0x28a>
 80029e0:	2805      	cmp	r0, #5
 80029e2:	d06c      	beq.n	8002abe <UART_SetConfig+0x28e>
 80029e4:	2806      	cmp	r0, #6
 80029e6:	d06c      	beq.n	8002ac2 <UART_SetConfig+0x292>
 80029e8:	2807      	cmp	r0, #7
 80029ea:	d06c      	beq.n	8002ac6 <UART_SetConfig+0x296>
 80029ec:	2808      	cmp	r0, #8
 80029ee:	d06c      	beq.n	8002aca <UART_SetConfig+0x29a>
 80029f0:	2809      	cmp	r0, #9
 80029f2:	d06c      	beq.n	8002ace <UART_SetConfig+0x29e>
 80029f4:	280a      	cmp	r0, #10
 80029f6:	d06c      	beq.n	8002ad2 <UART_SetConfig+0x2a2>
 80029f8:	4b45      	ldr	r3, [pc, #276]	; (8002b10 <UART_SetConfig+0x2e0>)
 80029fa:	f24f 4224 	movw	r2, #62500	; 0xf424
 80029fe:	280b      	cmp	r0, #11
 8002a00:	bf14      	ite	ne
 8002a02:	4618      	movne	r0, r3
 8002a04:	4610      	moveq	r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002a06:	6862      	ldr	r2, [r4, #4]
 8002a08:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8002a0c:	4283      	cmp	r3, r0
 8002a0e:	f63f af68 	bhi.w	80028e2 <UART_SetConfig+0xb2>
 8002a12:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8002a16:	f63f af64 	bhi.w	80028e2 <UART_SetConfig+0xb2>
        switch (clocksource)
 8002a1a:	2908      	cmp	r1, #8
 8002a1c:	f200 8170 	bhi.w	8002d00 <UART_SetConfig+0x4d0>
 8002a20:	e8df f011 	tbh	[pc, r1, lsl #1]
 8002a24:	016e00a4 	.word	0x016e00a4
 8002a28:	016e00e0 	.word	0x016e00e0
 8002a2c:	016e011c 	.word	0x016e011c
 8002a30:	016e016e 	.word	0x016e016e
 8002a34:	0135      	.short	0x0135
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8002a36:	f7ff fba3 	bl	8002180 <HAL_RCC_GetSysClockFreq>
 8002a3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002a3c:	b1e3      	cbz	r3, 8002a78 <UART_SetConfig+0x248>
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d01c      	beq.n	8002a7c <UART_SetConfig+0x24c>
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d01c      	beq.n	8002a80 <UART_SetConfig+0x250>
 8002a46:	2b03      	cmp	r3, #3
 8002a48:	d01c      	beq.n	8002a84 <UART_SetConfig+0x254>
 8002a4a:	2b04      	cmp	r3, #4
 8002a4c:	d01c      	beq.n	8002a88 <UART_SetConfig+0x258>
 8002a4e:	2b05      	cmp	r3, #5
 8002a50:	d01c      	beq.n	8002a8c <UART_SetConfig+0x25c>
 8002a52:	2b06      	cmp	r3, #6
 8002a54:	d01c      	beq.n	8002a90 <UART_SetConfig+0x260>
 8002a56:	2b07      	cmp	r3, #7
 8002a58:	d01c      	beq.n	8002a94 <UART_SetConfig+0x264>
 8002a5a:	2b08      	cmp	r3, #8
 8002a5c:	d01c      	beq.n	8002a98 <UART_SetConfig+0x268>
 8002a5e:	2b09      	cmp	r3, #9
 8002a60:	d01c      	beq.n	8002a9c <UART_SetConfig+0x26c>
 8002a62:	2b0a      	cmp	r3, #10
 8002a64:	d01c      	beq.n	8002aa0 <UART_SetConfig+0x270>
 8002a66:	2b0b      	cmp	r3, #11
 8002a68:	bf14      	ite	ne
 8002a6a:	2301      	movne	r3, #1
 8002a6c:	f44f 7380 	moveq.w	r3, #256	; 0x100
 8002a70:	fbb0 f0f3 	udiv	r0, r0, r3
        break;
 8002a74:	2104      	movs	r1, #4
 8002a76:	e78d      	b.n	8002994 <UART_SetConfig+0x164>
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e7f9      	b.n	8002a70 <UART_SetConfig+0x240>
 8002a7c:	2302      	movs	r3, #2
 8002a7e:	e7f7      	b.n	8002a70 <UART_SetConfig+0x240>
 8002a80:	2304      	movs	r3, #4
 8002a82:	e7f5      	b.n	8002a70 <UART_SetConfig+0x240>
 8002a84:	2306      	movs	r3, #6
 8002a86:	e7f3      	b.n	8002a70 <UART_SetConfig+0x240>
 8002a88:	2308      	movs	r3, #8
 8002a8a:	e7f1      	b.n	8002a70 <UART_SetConfig+0x240>
 8002a8c:	230a      	movs	r3, #10
 8002a8e:	e7ef      	b.n	8002a70 <UART_SetConfig+0x240>
 8002a90:	230c      	movs	r3, #12
 8002a92:	e7ed      	b.n	8002a70 <UART_SetConfig+0x240>
 8002a94:	2310      	movs	r3, #16
 8002a96:	e7eb      	b.n	8002a70 <UART_SetConfig+0x240>
 8002a98:	2320      	movs	r3, #32
 8002a9a:	e7e9      	b.n	8002a70 <UART_SetConfig+0x240>
 8002a9c:	2340      	movs	r3, #64	; 0x40
 8002a9e:	e7e7      	b.n	8002a70 <UART_SetConfig+0x240>
 8002aa0:	2380      	movs	r3, #128	; 0x80
 8002aa2:	e7e5      	b.n	8002a70 <UART_SetConfig+0x240>
 8002aa4:	2102      	movs	r1, #2
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8002aa6:	481a      	ldr	r0, [pc, #104]	; (8002b10 <UART_SetConfig+0x2e0>)
 8002aa8:	e7ad      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002aaa:	2102      	movs	r1, #2
 8002aac:	4819      	ldr	r0, [pc, #100]	; (8002b14 <UART_SetConfig+0x2e4>)
 8002aae:	e7aa      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002ab0:	4601      	mov	r1, r0
 8002ab2:	4819      	ldr	r0, [pc, #100]	; (8002b18 <UART_SetConfig+0x2e8>)
 8002ab4:	e7a7      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002ab6:	4819      	ldr	r0, [pc, #100]	; (8002b1c <UART_SetConfig+0x2ec>)
 8002ab8:	e7a5      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002aba:	4819      	ldr	r0, [pc, #100]	; (8002b20 <UART_SetConfig+0x2f0>)
 8002abc:	e7a3      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002abe:	4819      	ldr	r0, [pc, #100]	; (8002b24 <UART_SetConfig+0x2f4>)
 8002ac0:	e7a1      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002ac2:	4819      	ldr	r0, [pc, #100]	; (8002b28 <UART_SetConfig+0x2f8>)
 8002ac4:	e79f      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002ac6:	4819      	ldr	r0, [pc, #100]	; (8002b2c <UART_SetConfig+0x2fc>)
 8002ac8:	e79d      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002aca:	4819      	ldr	r0, [pc, #100]	; (8002b30 <UART_SetConfig+0x300>)
 8002acc:	e79b      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002ace:	4819      	ldr	r0, [pc, #100]	; (8002b34 <UART_SetConfig+0x304>)
 8002ad0:	e799      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002ad2:	4819      	ldr	r0, [pc, #100]	; (8002b38 <UART_SetConfig+0x308>)
 8002ad4:	e797      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002ad6:	2108      	movs	r1, #8
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8002ad8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002adc:	e793      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002ade:	2108      	movs	r1, #8
 8002ae0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002ae4:	e78f      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002ae6:	2108      	movs	r1, #8
 8002ae8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002aec:	e78b      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002aee:	2108      	movs	r1, #8
 8002af0:	f241 5055 	movw	r0, #5461	; 0x1555
 8002af4:	e787      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002af6:	2108      	movs	r1, #8
 8002af8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002afc:	e783      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002afe:	bf00      	nop
 8002b00:	cfff69f3 	.word	0xcfff69f3
 8002b04:	40008000 	.word	0x40008000
 8002b08:	40013800 	.word	0x40013800
 8002b0c:	080063c0 	.word	0x080063c0
 8002b10:	00f42400 	.word	0x00f42400
 8002b14:	007a1200 	.word	0x007a1200
 8002b18:	003d0900 	.word	0x003d0900
 8002b1c:	0028b0aa 	.word	0x0028b0aa
 8002b20:	001e8480 	.word	0x001e8480
 8002b24:	00186a00 	.word	0x00186a00
 8002b28:	00145855 	.word	0x00145855
 8002b2c:	000f4240 	.word	0x000f4240
 8002b30:	0007a120 	.word	0x0007a120
 8002b34:	0003d090 	.word	0x0003d090
 8002b38:	0001e848 	.word	0x0001e848
 8002b3c:	2108      	movs	r1, #8
 8002b3e:	f640 40cc 	movw	r0, #3276	; 0xccc
 8002b42:	e760      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002b44:	2108      	movs	r1, #8
 8002b46:	f640 20aa 	movw	r0, #2730	; 0xaaa
 8002b4a:	e75c      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002b4c:	2108      	movs	r1, #8
 8002b4e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002b52:	e758      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002b54:	4601      	mov	r1, r0
 8002b56:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002b5a:	e754      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002b5c:	2108      	movs	r1, #8
 8002b5e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002b62:	e750      	b.n	8002a06 <UART_SetConfig+0x1d6>
 8002b64:	2108      	movs	r1, #8
 8002b66:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002b6a:	e74c      	b.n	8002a06 <UART_SetConfig+0x1d6>
            pclk = HAL_RCC_GetPCLK1Freq();
 8002b6c:	f7ff fb66 	bl	800223c <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002b70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	f000 8089 	beq.w	8002c8a <UART_SetConfig+0x45a>
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d072      	beq.n	8002c62 <UART_SetConfig+0x432>
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d072      	beq.n	8002c66 <UART_SetConfig+0x436>
 8002b80:	2b03      	cmp	r3, #3
 8002b82:	d072      	beq.n	8002c6a <UART_SetConfig+0x43a>
 8002b84:	2b04      	cmp	r3, #4
 8002b86:	d072      	beq.n	8002c6e <UART_SetConfig+0x43e>
 8002b88:	2b05      	cmp	r3, #5
 8002b8a:	d072      	beq.n	8002c72 <UART_SetConfig+0x442>
 8002b8c:	2b06      	cmp	r3, #6
 8002b8e:	d072      	beq.n	8002c76 <UART_SetConfig+0x446>
 8002b90:	2b07      	cmp	r3, #7
 8002b92:	d072      	beq.n	8002c7a <UART_SetConfig+0x44a>
 8002b94:	2b08      	cmp	r3, #8
 8002b96:	d072      	beq.n	8002c7e <UART_SetConfig+0x44e>
 8002b98:	2b09      	cmp	r3, #9
 8002b9a:	d072      	beq.n	8002c82 <UART_SetConfig+0x452>
 8002b9c:	2b0a      	cmp	r3, #10
 8002b9e:	d072      	beq.n	8002c86 <UART_SetConfig+0x456>
 8002ba0:	2b0b      	cmp	r3, #11
 8002ba2:	d172      	bne.n	8002c8a <UART_SetConfig+0x45a>
 8002ba4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ba8:	2300      	movs	r3, #0
 8002baa:	2100      	movs	r1, #0
 8002bac:	f7fe f824 	bl	8000bf8 <__aeabi_uldivmod>
 8002bb0:	6865      	ldr	r5, [r4, #4]
 8002bb2:	020f      	lsls	r7, r1, #8
 8002bb4:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 8002bb8:	0206      	lsls	r6, r0, #8
 8002bba:	0868      	lsrs	r0, r5, #1
 8002bbc:	eb16 0b00 	adds.w	fp, r6, r0
 8002bc0:	f147 0c00 	adc.w	ip, r7, #0
 8002bc4:	462a      	mov	r2, r5
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	4658      	mov	r0, fp
 8002bca:	4661      	mov	r1, ip
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002bcc:	f7fe f814 	bl	8000bf8 <__aeabi_uldivmod>
            break;
 8002bd0:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002bd2:	4ba5      	ldr	r3, [pc, #660]	; (8002e68 <UART_SetConfig+0x638>)
 8002bd4:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8002bd8:	4299      	cmp	r1, r3
 8002bda:	f63f ae82 	bhi.w	80028e2 <UART_SetConfig+0xb2>
          huart->Instance->BRR = usartdiv;
 8002bde:	6823      	ldr	r3, [r4, #0]
 8002be0:	60d8      	str	r0, [r3, #12]
 8002be2:	e67f      	b.n	80028e4 <UART_SetConfig+0xb4>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002be4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d036      	beq.n	8002c58 <UART_SetConfig+0x428>
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d016      	beq.n	8002c1c <UART_SetConfig+0x3ec>
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d016      	beq.n	8002c20 <UART_SetConfig+0x3f0>
 8002bf2:	2b03      	cmp	r3, #3
 8002bf4:	d016      	beq.n	8002c24 <UART_SetConfig+0x3f4>
 8002bf6:	2b04      	cmp	r3, #4
 8002bf8:	d01e      	beq.n	8002c38 <UART_SetConfig+0x408>
 8002bfa:	2b05      	cmp	r3, #5
 8002bfc:	d01e      	beq.n	8002c3c <UART_SetConfig+0x40c>
 8002bfe:	2b06      	cmp	r3, #6
 8002c00:	d01e      	beq.n	8002c40 <UART_SetConfig+0x410>
 8002c02:	2b07      	cmp	r3, #7
 8002c04:	d020      	beq.n	8002c48 <UART_SetConfig+0x418>
 8002c06:	2b08      	cmp	r3, #8
 8002c08:	d020      	beq.n	8002c4c <UART_SetConfig+0x41c>
 8002c0a:	2b09      	cmp	r3, #9
 8002c0c:	d020      	beq.n	8002c50 <UART_SetConfig+0x420>
 8002c0e:	2b0a      	cmp	r3, #10
 8002c10:	d020      	beq.n	8002c54 <UART_SetConfig+0x424>
 8002c12:	2b0b      	cmp	r3, #11
 8002c14:	d120      	bne.n	8002c58 <UART_SetConfig+0x428>
 8002c16:	4e95      	ldr	r6, [pc, #596]	; (8002e6c <UART_SetConfig+0x63c>)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002c18:	2700      	movs	r7, #0
 8002c1a:	e006      	b.n	8002c2a <UART_SetConfig+0x3fa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002c1c:	4e94      	ldr	r6, [pc, #592]	; (8002e70 <UART_SetConfig+0x640>)
 8002c1e:	e7fb      	b.n	8002c18 <UART_SetConfig+0x3e8>
 8002c20:	4e94      	ldr	r6, [pc, #592]	; (8002e74 <UART_SetConfig+0x644>)
 8002c22:	e7f9      	b.n	8002c18 <UART_SetConfig+0x3e8>
 8002c24:	a78c      	add	r7, pc, #560	; (adr r7, 8002e58 <UART_SetConfig+0x628>)
 8002c26:	e9d7 6700 	ldrd	r6, r7, [r7]
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002c2a:	0855      	lsrs	r5, r2, #1
 8002c2c:	1970      	adds	r0, r6, r5
 8002c2e:	f04f 0300 	mov.w	r3, #0
 8002c32:	f147 0100 	adc.w	r1, r7, #0
 8002c36:	e7c9      	b.n	8002bcc <UART_SetConfig+0x39c>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002c38:	4e8f      	ldr	r6, [pc, #572]	; (8002e78 <UART_SetConfig+0x648>)
 8002c3a:	e7ed      	b.n	8002c18 <UART_SetConfig+0x3e8>
 8002c3c:	4e8f      	ldr	r6, [pc, #572]	; (8002e7c <UART_SetConfig+0x64c>)
 8002c3e:	e7eb      	b.n	8002c18 <UART_SetConfig+0x3e8>
 8002c40:	a787      	add	r7, pc, #540	; (adr r7, 8002e60 <UART_SetConfig+0x630>)
 8002c42:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002c46:	e7f0      	b.n	8002c2a <UART_SetConfig+0x3fa>
 8002c48:	4e8d      	ldr	r6, [pc, #564]	; (8002e80 <UART_SetConfig+0x650>)
 8002c4a:	e7e5      	b.n	8002c18 <UART_SetConfig+0x3e8>
 8002c4c:	4e8d      	ldr	r6, [pc, #564]	; (8002e84 <UART_SetConfig+0x654>)
 8002c4e:	e7e3      	b.n	8002c18 <UART_SetConfig+0x3e8>
 8002c50:	4e8d      	ldr	r6, [pc, #564]	; (8002e88 <UART_SetConfig+0x658>)
 8002c52:	e7e1      	b.n	8002c18 <UART_SetConfig+0x3e8>
 8002c54:	4e8d      	ldr	r6, [pc, #564]	; (8002e8c <UART_SetConfig+0x65c>)
 8002c56:	e7df      	b.n	8002c18 <UART_SetConfig+0x3e8>
 8002c58:	4e8d      	ldr	r6, [pc, #564]	; (8002e90 <UART_SetConfig+0x660>)
 8002c5a:	e7dd      	b.n	8002c18 <UART_SetConfig+0x3e8>
            pclk = HAL_RCC_GetSysClockFreq();
 8002c5c:	f7ff fa90 	bl	8002180 <HAL_RCC_GetSysClockFreq>
 8002c60:	e786      	b.n	8002b70 <UART_SetConfig+0x340>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002c62:	2202      	movs	r2, #2
 8002c64:	e7a0      	b.n	8002ba8 <UART_SetConfig+0x378>
 8002c66:	2204      	movs	r2, #4
 8002c68:	e79e      	b.n	8002ba8 <UART_SetConfig+0x378>
 8002c6a:	2206      	movs	r2, #6
 8002c6c:	e79c      	b.n	8002ba8 <UART_SetConfig+0x378>
 8002c6e:	2208      	movs	r2, #8
 8002c70:	e79a      	b.n	8002ba8 <UART_SetConfig+0x378>
 8002c72:	220a      	movs	r2, #10
 8002c74:	e798      	b.n	8002ba8 <UART_SetConfig+0x378>
 8002c76:	220c      	movs	r2, #12
 8002c78:	e796      	b.n	8002ba8 <UART_SetConfig+0x378>
 8002c7a:	2210      	movs	r2, #16
 8002c7c:	e794      	b.n	8002ba8 <UART_SetConfig+0x378>
 8002c7e:	2220      	movs	r2, #32
 8002c80:	e792      	b.n	8002ba8 <UART_SetConfig+0x378>
 8002c82:	2240      	movs	r2, #64	; 0x40
 8002c84:	e790      	b.n	8002ba8 <UART_SetConfig+0x378>
 8002c86:	2280      	movs	r2, #128	; 0x80
 8002c88:	e78e      	b.n	8002ba8 <UART_SetConfig+0x378>
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	e78c      	b.n	8002ba8 <UART_SetConfig+0x378>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002c8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002c90:	b39b      	cbz	r3, 8002cfa <UART_SetConfig+0x4ca>
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d016      	beq.n	8002cc4 <UART_SetConfig+0x494>
 8002c96:	2b02      	cmp	r3, #2
 8002c98:	d017      	beq.n	8002cca <UART_SetConfig+0x49a>
 8002c9a:	2b03      	cmp	r3, #3
 8002c9c:	d018      	beq.n	8002cd0 <UART_SetConfig+0x4a0>
 8002c9e:	2b04      	cmp	r3, #4
 8002ca0:	d018      	beq.n	8002cd4 <UART_SetConfig+0x4a4>
 8002ca2:	2b05      	cmp	r3, #5
 8002ca4:	d019      	beq.n	8002cda <UART_SetConfig+0x4aa>
 8002ca6:	2b06      	cmp	r3, #6
 8002ca8:	d019      	beq.n	8002cde <UART_SetConfig+0x4ae>
 8002caa:	2b07      	cmp	r3, #7
 8002cac:	d019      	beq.n	8002ce2 <UART_SetConfig+0x4b2>
 8002cae:	2b08      	cmp	r3, #8
 8002cb0:	d01a      	beq.n	8002ce8 <UART_SetConfig+0x4b8>
 8002cb2:	2b09      	cmp	r3, #9
 8002cb4:	d01b      	beq.n	8002cee <UART_SetConfig+0x4be>
 8002cb6:	2b0a      	cmp	r3, #10
 8002cb8:	d01c      	beq.n	8002cf4 <UART_SetConfig+0x4c4>
 8002cba:	2b0b      	cmp	r3, #11
 8002cbc:	d11d      	bne.n	8002cfa <UART_SetConfig+0x4ca>
 8002cbe:	f44f 4600 	mov.w	r6, #32768	; 0x8000
 8002cc2:	e7a9      	b.n	8002c18 <UART_SetConfig+0x3e8>
 8002cc4:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
 8002cc8:	e7a6      	b.n	8002c18 <UART_SetConfig+0x3e8>
 8002cca:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8002cce:	e7a3      	b.n	8002c18 <UART_SetConfig+0x3e8>
 8002cd0:	4e70      	ldr	r6, [pc, #448]	; (8002e94 <UART_SetConfig+0x664>)
 8002cd2:	e7a1      	b.n	8002c18 <UART_SetConfig+0x3e8>
 8002cd4:	f44f 1680 	mov.w	r6, #1048576	; 0x100000
 8002cd8:	e79e      	b.n	8002c18 <UART_SetConfig+0x3e8>
 8002cda:	4e6f      	ldr	r6, [pc, #444]	; (8002e98 <UART_SetConfig+0x668>)
 8002cdc:	e79c      	b.n	8002c18 <UART_SetConfig+0x3e8>
 8002cde:	4e6f      	ldr	r6, [pc, #444]	; (8002e9c <UART_SetConfig+0x66c>)
 8002ce0:	e79a      	b.n	8002c18 <UART_SetConfig+0x3e8>
 8002ce2:	f44f 2600 	mov.w	r6, #524288	; 0x80000
 8002ce6:	e797      	b.n	8002c18 <UART_SetConfig+0x3e8>
 8002ce8:	f44f 2680 	mov.w	r6, #262144	; 0x40000
 8002cec:	e794      	b.n	8002c18 <UART_SetConfig+0x3e8>
 8002cee:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8002cf2:	e791      	b.n	8002c18 <UART_SetConfig+0x3e8>
 8002cf4:	f44f 3680 	mov.w	r6, #65536	; 0x10000
 8002cf8:	e78e      	b.n	8002c18 <UART_SetConfig+0x3e8>
 8002cfa:	f44f 0600 	mov.w	r6, #8388608	; 0x800000
 8002cfe:	e78b      	b.n	8002c18 <UART_SetConfig+0x3e8>
            ret = HAL_ERROR;
 8002d00:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002d02:	2000      	movs	r0, #0
 8002d04:	e765      	b.n	8002bd2 <UART_SetConfig+0x3a2>
        pclk = HAL_RCC_GetPCLK2Freq();
 8002d06:	f7ff faab 	bl	8002260 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002d0a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002d0c:	2900      	cmp	r1, #0
 8002d0e:	d06b      	beq.n	8002de8 <UART_SetConfig+0x5b8>
 8002d10:	2901      	cmp	r1, #1
 8002d12:	d06b      	beq.n	8002dec <UART_SetConfig+0x5bc>
 8002d14:	2902      	cmp	r1, #2
 8002d16:	d06b      	beq.n	8002df0 <UART_SetConfig+0x5c0>
 8002d18:	2903      	cmp	r1, #3
 8002d1a:	d06b      	beq.n	8002df4 <UART_SetConfig+0x5c4>
 8002d1c:	2904      	cmp	r1, #4
 8002d1e:	d06b      	beq.n	8002df8 <UART_SetConfig+0x5c8>
 8002d20:	2905      	cmp	r1, #5
 8002d22:	d06b      	beq.n	8002dfc <UART_SetConfig+0x5cc>
 8002d24:	2906      	cmp	r1, #6
 8002d26:	d06b      	beq.n	8002e00 <UART_SetConfig+0x5d0>
 8002d28:	2907      	cmp	r1, #7
 8002d2a:	d06b      	beq.n	8002e04 <UART_SetConfig+0x5d4>
 8002d2c:	2908      	cmp	r1, #8
 8002d2e:	d06b      	beq.n	8002e08 <UART_SetConfig+0x5d8>
 8002d30:	2909      	cmp	r1, #9
 8002d32:	d06b      	beq.n	8002e0c <UART_SetConfig+0x5dc>
 8002d34:	290a      	cmp	r1, #10
 8002d36:	d06b      	beq.n	8002e10 <UART_SetConfig+0x5e0>
 8002d38:	290b      	cmp	r1, #11
 8002d3a:	bf14      	ite	ne
 8002d3c:	2201      	movne	r2, #1
 8002d3e:	f44f 7280 	moveq.w	r2, #256	; 0x100
 8002d42:	6861      	ldr	r1, [r4, #4]
 8002d44:	fbb0 f2f2 	udiv	r2, r0, r2
 8002d48:	084b      	lsrs	r3, r1, #1
 8002d4a:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8002d4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d52:	e01f      	b.n	8002d94 <UART_SetConfig+0x564>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002d54:	b378      	cbz	r0, 8002db6 <UART_SetConfig+0x586>
 8002d56:	2801      	cmp	r0, #1
 8002d58:	d02f      	beq.n	8002dba <UART_SetConfig+0x58a>
 8002d5a:	2802      	cmp	r0, #2
 8002d5c:	d02f      	beq.n	8002dbe <UART_SetConfig+0x58e>
 8002d5e:	2803      	cmp	r0, #3
 8002d60:	d02f      	beq.n	8002dc2 <UART_SetConfig+0x592>
 8002d62:	2804      	cmp	r0, #4
 8002d64:	d02f      	beq.n	8002dc6 <UART_SetConfig+0x596>
 8002d66:	2805      	cmp	r0, #5
 8002d68:	d02f      	beq.n	8002dca <UART_SetConfig+0x59a>
 8002d6a:	2806      	cmp	r0, #6
 8002d6c:	d02f      	beq.n	8002dce <UART_SetConfig+0x59e>
 8002d6e:	2807      	cmp	r0, #7
 8002d70:	d02f      	beq.n	8002dd2 <UART_SetConfig+0x5a2>
 8002d72:	2808      	cmp	r0, #8
 8002d74:	d02f      	beq.n	8002dd6 <UART_SetConfig+0x5a6>
 8002d76:	2809      	cmp	r0, #9
 8002d78:	d02f      	beq.n	8002dda <UART_SetConfig+0x5aa>
 8002d7a:	280a      	cmp	r0, #10
 8002d7c:	d02f      	beq.n	8002dde <UART_SetConfig+0x5ae>
 8002d7e:	4b43      	ldr	r3, [pc, #268]	; (8002e8c <UART_SetConfig+0x65c>)
 8002d80:	4a47      	ldr	r2, [pc, #284]	; (8002ea0 <UART_SetConfig+0x670>)
 8002d82:	280b      	cmp	r0, #11
 8002d84:	bf14      	ite	ne
 8002d86:	4618      	movne	r0, r3
 8002d88:	4610      	moveq	r0, r2
 8002d8a:	6863      	ldr	r3, [r4, #4]
 8002d8c:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002d90:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d94:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d96:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d98:	f1a3 0010 	sub.w	r0, r3, #16
 8002d9c:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8002da0:	4288      	cmp	r0, r1
 8002da2:	f63f ad9e 	bhi.w	80028e2 <UART_SetConfig+0xb2>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002da6:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8002daa:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002dac:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8002db0:	430b      	orrs	r3, r1
 8002db2:	60c3      	str	r3, [r0, #12]
 8002db4:	e596      	b.n	80028e4 <UART_SetConfig+0xb4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002db6:	4835      	ldr	r0, [pc, #212]	; (8002e8c <UART_SetConfig+0x65c>)
 8002db8:	e7e7      	b.n	8002d8a <UART_SetConfig+0x55a>
 8002dba:	482c      	ldr	r0, [pc, #176]	; (8002e6c <UART_SetConfig+0x63c>)
 8002dbc:	e7e5      	b.n	8002d8a <UART_SetConfig+0x55a>
 8002dbe:	4839      	ldr	r0, [pc, #228]	; (8002ea4 <UART_SetConfig+0x674>)
 8002dc0:	e7e3      	b.n	8002d8a <UART_SetConfig+0x55a>
 8002dc2:	4839      	ldr	r0, [pc, #228]	; (8002ea8 <UART_SetConfig+0x678>)
 8002dc4:	e7e1      	b.n	8002d8a <UART_SetConfig+0x55a>
 8002dc6:	4839      	ldr	r0, [pc, #228]	; (8002eac <UART_SetConfig+0x67c>)
 8002dc8:	e7df      	b.n	8002d8a <UART_SetConfig+0x55a>
 8002dca:	4839      	ldr	r0, [pc, #228]	; (8002eb0 <UART_SetConfig+0x680>)
 8002dcc:	e7dd      	b.n	8002d8a <UART_SetConfig+0x55a>
 8002dce:	4839      	ldr	r0, [pc, #228]	; (8002eb4 <UART_SetConfig+0x684>)
 8002dd0:	e7db      	b.n	8002d8a <UART_SetConfig+0x55a>
 8002dd2:	4839      	ldr	r0, [pc, #228]	; (8002eb8 <UART_SetConfig+0x688>)
 8002dd4:	e7d9      	b.n	8002d8a <UART_SetConfig+0x55a>
 8002dd6:	4839      	ldr	r0, [pc, #228]	; (8002ebc <UART_SetConfig+0x68c>)
 8002dd8:	e7d7      	b.n	8002d8a <UART_SetConfig+0x55a>
 8002dda:	4839      	ldr	r0, [pc, #228]	; (8002ec0 <UART_SetConfig+0x690>)
 8002ddc:	e7d5      	b.n	8002d8a <UART_SetConfig+0x55a>
 8002dde:	4839      	ldr	r0, [pc, #228]	; (8002ec4 <UART_SetConfig+0x694>)
 8002de0:	e7d3      	b.n	8002d8a <UART_SetConfig+0x55a>
        pclk = HAL_RCC_GetSysClockFreq();
 8002de2:	f7ff f9cd 	bl	8002180 <HAL_RCC_GetSysClockFreq>
 8002de6:	e790      	b.n	8002d0a <UART_SetConfig+0x4da>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002de8:	2201      	movs	r2, #1
 8002dea:	e7aa      	b.n	8002d42 <UART_SetConfig+0x512>
 8002dec:	2202      	movs	r2, #2
 8002dee:	e7a8      	b.n	8002d42 <UART_SetConfig+0x512>
 8002df0:	2204      	movs	r2, #4
 8002df2:	e7a6      	b.n	8002d42 <UART_SetConfig+0x512>
 8002df4:	2206      	movs	r2, #6
 8002df6:	e7a4      	b.n	8002d42 <UART_SetConfig+0x512>
 8002df8:	2208      	movs	r2, #8
 8002dfa:	e7a2      	b.n	8002d42 <UART_SetConfig+0x512>
 8002dfc:	220a      	movs	r2, #10
 8002dfe:	e7a0      	b.n	8002d42 <UART_SetConfig+0x512>
 8002e00:	220c      	movs	r2, #12
 8002e02:	e79e      	b.n	8002d42 <UART_SetConfig+0x512>
 8002e04:	2210      	movs	r2, #16
 8002e06:	e79c      	b.n	8002d42 <UART_SetConfig+0x512>
 8002e08:	2220      	movs	r2, #32
 8002e0a:	e79a      	b.n	8002d42 <UART_SetConfig+0x512>
 8002e0c:	2240      	movs	r2, #64	; 0x40
 8002e0e:	e798      	b.n	8002d42 <UART_SetConfig+0x512>
 8002e10:	2280      	movs	r2, #128	; 0x80
 8002e12:	e796      	b.n	8002d42 <UART_SetConfig+0x512>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002e14:	2800      	cmp	r0, #0
 8002e16:	d057      	beq.n	8002ec8 <UART_SetConfig+0x698>
 8002e18:	2801      	cmp	r0, #1
 8002e1a:	d058      	beq.n	8002ece <UART_SetConfig+0x69e>
 8002e1c:	2802      	cmp	r0, #2
 8002e1e:	d059      	beq.n	8002ed4 <UART_SetConfig+0x6a4>
 8002e20:	2803      	cmp	r0, #3
 8002e22:	d05a      	beq.n	8002eda <UART_SetConfig+0x6aa>
 8002e24:	2804      	cmp	r0, #4
 8002e26:	d05b      	beq.n	8002ee0 <UART_SetConfig+0x6b0>
 8002e28:	2805      	cmp	r0, #5
 8002e2a:	d05c      	beq.n	8002ee6 <UART_SetConfig+0x6b6>
 8002e2c:	2806      	cmp	r0, #6
 8002e2e:	d05d      	beq.n	8002eec <UART_SetConfig+0x6bc>
 8002e30:	2807      	cmp	r0, #7
 8002e32:	d05e      	beq.n	8002ef2 <UART_SetConfig+0x6c2>
 8002e34:	2808      	cmp	r0, #8
 8002e36:	d05f      	beq.n	8002ef8 <UART_SetConfig+0x6c8>
 8002e38:	2809      	cmp	r0, #9
 8002e3a:	d060      	beq.n	8002efe <UART_SetConfig+0x6ce>
 8002e3c:	280a      	cmp	r0, #10
 8002e3e:	d061      	beq.n	8002f04 <UART_SetConfig+0x6d4>
 8002e40:	280b      	cmp	r0, #11
 8002e42:	bf14      	ite	ne
 8002e44:	f44f 3380 	movne.w	r3, #65536	; 0x10000
 8002e48:	f44f 7380 	moveq.w	r3, #256	; 0x100
 8002e4c:	6860      	ldr	r0, [r4, #4]
 8002e4e:	eb03 0350 	add.w	r3, r3, r0, lsr #1
 8002e52:	fbb3 f3f0 	udiv	r3, r3, r0
 8002e56:	e79d      	b.n	8002d94 <UART_SetConfig+0x564>
 8002e58:	28b0aa00 	.word	0x28b0aa00
 8002e5c:	00000000 	.word	0x00000000
 8002e60:	14585500 	.word	0x14585500
 8002e64:	00000000 	.word	0x00000000
 8002e68:	000ffcff 	.word	0x000ffcff
 8002e6c:	00f42400 	.word	0x00f42400
 8002e70:	7a120000 	.word	0x7a120000
 8002e74:	3d090000 	.word	0x3d090000
 8002e78:	1e848000 	.word	0x1e848000
 8002e7c:	186a0000 	.word	0x186a0000
 8002e80:	0f424000 	.word	0x0f424000
 8002e84:	07a12000 	.word	0x07a12000
 8002e88:	03d09000 	.word	0x03d09000
 8002e8c:	01e84800 	.word	0x01e84800
 8002e90:	f4240000 	.word	0xf4240000
 8002e94:	00155500 	.word	0x00155500
 8002e98:	000ccc00 	.word	0x000ccc00
 8002e9c:	000aaa00 	.word	0x000aaa00
 8002ea0:	0001e848 	.word	0x0001e848
 8002ea4:	007a1200 	.word	0x007a1200
 8002ea8:	00516154 	.word	0x00516154
 8002eac:	003d0900 	.word	0x003d0900
 8002eb0:	0030d400 	.word	0x0030d400
 8002eb4:	0028b0aa 	.word	0x0028b0aa
 8002eb8:	001e8480 	.word	0x001e8480
 8002ebc:	000f4240 	.word	0x000f4240
 8002ec0:	0007a120 	.word	0x0007a120
 8002ec4:	0003d090 	.word	0x0003d090
 8002ec8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ecc:	e7be      	b.n	8002e4c <UART_SetConfig+0x61c>
 8002ece:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ed2:	e7bb      	b.n	8002e4c <UART_SetConfig+0x61c>
 8002ed4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002ed8:	e7b8      	b.n	8002e4c <UART_SetConfig+0x61c>
 8002eda:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 8002ede:	e7b5      	b.n	8002e4c <UART_SetConfig+0x61c>
 8002ee0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ee4:	e7b2      	b.n	8002e4c <UART_SetConfig+0x61c>
 8002ee6:	f641 1398 	movw	r3, #6552	; 0x1998
 8002eea:	e7af      	b.n	8002e4c <UART_SetConfig+0x61c>
 8002eec:	f241 5354 	movw	r3, #5460	; 0x1554
 8002ef0:	e7ac      	b.n	8002e4c <UART_SetConfig+0x61c>
 8002ef2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ef6:	e7a9      	b.n	8002e4c <UART_SetConfig+0x61c>
 8002ef8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002efc:	e7a6      	b.n	8002e4c <UART_SetConfig+0x61c>
 8002efe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f02:	e7a3      	b.n	8002e4c <UART_SetConfig+0x61c>
 8002f04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f08:	e7a0      	b.n	8002e4c <UART_SetConfig+0x61c>
        ret = HAL_ERROR;
 8002f0a:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	e743      	b.n	8002d98 <UART_SetConfig+0x568>
    switch (clocksource)
 8002f10:	2b07      	cmp	r3, #7
 8002f12:	f200 80cd 	bhi.w	80030b0 <UART_SetConfig+0x880>
 8002f16:	e8df f003 	tbb	[pc, r3]
 8002f1a:	2a04      	.short	0x2a04
 8002f1c:	cbcb6dcb 	.word	0xcbcb6dcb
 8002f20:	86cb      	.short	0x86cb
        pclk = HAL_RCC_GetPCLK2Freq();
 8002f22:	f7ff f99d 	bl	8002260 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002f26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d066      	beq.n	8002ffa <UART_SetConfig+0x7ca>
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d066      	beq.n	8002ffe <UART_SetConfig+0x7ce>
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d066      	beq.n	8003002 <UART_SetConfig+0x7d2>
 8002f34:	2b03      	cmp	r3, #3
 8002f36:	d066      	beq.n	8003006 <UART_SetConfig+0x7d6>
 8002f38:	2b04      	cmp	r3, #4
 8002f3a:	d066      	beq.n	800300a <UART_SetConfig+0x7da>
 8002f3c:	2b05      	cmp	r3, #5
 8002f3e:	d066      	beq.n	800300e <UART_SetConfig+0x7de>
 8002f40:	2b06      	cmp	r3, #6
 8002f42:	d066      	beq.n	8003012 <UART_SetConfig+0x7e2>
 8002f44:	2b07      	cmp	r3, #7
 8002f46:	d066      	beq.n	8003016 <UART_SetConfig+0x7e6>
 8002f48:	2b08      	cmp	r3, #8
 8002f4a:	d066      	beq.n	800301a <UART_SetConfig+0x7ea>
 8002f4c:	2b09      	cmp	r3, #9
 8002f4e:	d066      	beq.n	800301e <UART_SetConfig+0x7ee>
 8002f50:	2b0a      	cmp	r3, #10
 8002f52:	d066      	beq.n	8003022 <UART_SetConfig+0x7f2>
 8002f54:	2b0b      	cmp	r3, #11
 8002f56:	bf14      	ite	ne
 8002f58:	2301      	movne	r3, #1
 8002f5a:	f44f 7380 	moveq.w	r3, #256	; 0x100
 8002f5e:	6862      	ldr	r2, [r4, #4]
 8002f60:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f64:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8002f68:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f6c:	e020      	b.n	8002fb0 <UART_SetConfig+0x780>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002f6e:	b358      	cbz	r0, 8002fc8 <UART_SetConfig+0x798>
 8002f70:	2801      	cmp	r0, #1
 8002f72:	d02b      	beq.n	8002fcc <UART_SetConfig+0x79c>
 8002f74:	2802      	cmp	r0, #2
 8002f76:	d02b      	beq.n	8002fd0 <UART_SetConfig+0x7a0>
 8002f78:	2803      	cmp	r0, #3
 8002f7a:	d02b      	beq.n	8002fd4 <UART_SetConfig+0x7a4>
 8002f7c:	2804      	cmp	r0, #4
 8002f7e:	d02b      	beq.n	8002fd8 <UART_SetConfig+0x7a8>
 8002f80:	2805      	cmp	r0, #5
 8002f82:	d02b      	beq.n	8002fdc <UART_SetConfig+0x7ac>
 8002f84:	2806      	cmp	r0, #6
 8002f86:	d02b      	beq.n	8002fe0 <UART_SetConfig+0x7b0>
 8002f88:	2807      	cmp	r0, #7
 8002f8a:	d02b      	beq.n	8002fe4 <UART_SetConfig+0x7b4>
 8002f8c:	2808      	cmp	r0, #8
 8002f8e:	d02b      	beq.n	8002fe8 <UART_SetConfig+0x7b8>
 8002f90:	2809      	cmp	r0, #9
 8002f92:	d02b      	beq.n	8002fec <UART_SetConfig+0x7bc>
 8002f94:	280a      	cmp	r0, #10
 8002f96:	d02b      	beq.n	8002ff0 <UART_SetConfig+0x7c0>
 8002f98:	4b47      	ldr	r3, [pc, #284]	; (80030b8 <UART_SetConfig+0x888>)
 8002f9a:	f24f 4224 	movw	r2, #62500	; 0xf424
 8002f9e:	280b      	cmp	r0, #11
 8002fa0:	bf14      	ite	ne
 8002fa2:	4618      	movne	r0, r3
 8002fa4:	4610      	moveq	r0, r2
 8002fa6:	6863      	ldr	r3, [r4, #4]
 8002fa8:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002fac:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fb0:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002fb2:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002fb4:	f1a3 0010 	sub.w	r0, r3, #16
 8002fb8:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8002fbc:	4288      	cmp	r0, r1
 8002fbe:	f63f ac90 	bhi.w	80028e2 <UART_SetConfig+0xb2>
      huart->Instance->BRR = usartdiv;
 8002fc2:	6821      	ldr	r1, [r4, #0]
 8002fc4:	60cb      	str	r3, [r1, #12]
 8002fc6:	e48d      	b.n	80028e4 <UART_SetConfig+0xb4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002fc8:	483b      	ldr	r0, [pc, #236]	; (80030b8 <UART_SetConfig+0x888>)
 8002fca:	e7ec      	b.n	8002fa6 <UART_SetConfig+0x776>
 8002fcc:	483b      	ldr	r0, [pc, #236]	; (80030bc <UART_SetConfig+0x88c>)
 8002fce:	e7ea      	b.n	8002fa6 <UART_SetConfig+0x776>
 8002fd0:	483b      	ldr	r0, [pc, #236]	; (80030c0 <UART_SetConfig+0x890>)
 8002fd2:	e7e8      	b.n	8002fa6 <UART_SetConfig+0x776>
 8002fd4:	483b      	ldr	r0, [pc, #236]	; (80030c4 <UART_SetConfig+0x894>)
 8002fd6:	e7e6      	b.n	8002fa6 <UART_SetConfig+0x776>
 8002fd8:	483b      	ldr	r0, [pc, #236]	; (80030c8 <UART_SetConfig+0x898>)
 8002fda:	e7e4      	b.n	8002fa6 <UART_SetConfig+0x776>
 8002fdc:	483b      	ldr	r0, [pc, #236]	; (80030cc <UART_SetConfig+0x89c>)
 8002fde:	e7e2      	b.n	8002fa6 <UART_SetConfig+0x776>
 8002fe0:	483b      	ldr	r0, [pc, #236]	; (80030d0 <UART_SetConfig+0x8a0>)
 8002fe2:	e7e0      	b.n	8002fa6 <UART_SetConfig+0x776>
 8002fe4:	483b      	ldr	r0, [pc, #236]	; (80030d4 <UART_SetConfig+0x8a4>)
 8002fe6:	e7de      	b.n	8002fa6 <UART_SetConfig+0x776>
 8002fe8:	483b      	ldr	r0, [pc, #236]	; (80030d8 <UART_SetConfig+0x8a8>)
 8002fea:	e7dc      	b.n	8002fa6 <UART_SetConfig+0x776>
 8002fec:	483b      	ldr	r0, [pc, #236]	; (80030dc <UART_SetConfig+0x8ac>)
 8002fee:	e7da      	b.n	8002fa6 <UART_SetConfig+0x776>
 8002ff0:	483b      	ldr	r0, [pc, #236]	; (80030e0 <UART_SetConfig+0x8b0>)
 8002ff2:	e7d8      	b.n	8002fa6 <UART_SetConfig+0x776>
        pclk = HAL_RCC_GetSysClockFreq();
 8002ff4:	f7ff f8c4 	bl	8002180 <HAL_RCC_GetSysClockFreq>
 8002ff8:	e795      	b.n	8002f26 <UART_SetConfig+0x6f6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e7af      	b.n	8002f5e <UART_SetConfig+0x72e>
 8002ffe:	2302      	movs	r3, #2
 8003000:	e7ad      	b.n	8002f5e <UART_SetConfig+0x72e>
 8003002:	2304      	movs	r3, #4
 8003004:	e7ab      	b.n	8002f5e <UART_SetConfig+0x72e>
 8003006:	2306      	movs	r3, #6
 8003008:	e7a9      	b.n	8002f5e <UART_SetConfig+0x72e>
 800300a:	2308      	movs	r3, #8
 800300c:	e7a7      	b.n	8002f5e <UART_SetConfig+0x72e>
 800300e:	230a      	movs	r3, #10
 8003010:	e7a5      	b.n	8002f5e <UART_SetConfig+0x72e>
 8003012:	230c      	movs	r3, #12
 8003014:	e7a3      	b.n	8002f5e <UART_SetConfig+0x72e>
 8003016:	2310      	movs	r3, #16
 8003018:	e7a1      	b.n	8002f5e <UART_SetConfig+0x72e>
 800301a:	2320      	movs	r3, #32
 800301c:	e79f      	b.n	8002f5e <UART_SetConfig+0x72e>
 800301e:	2340      	movs	r3, #64	; 0x40
 8003020:	e79d      	b.n	8002f5e <UART_SetConfig+0x72e>
 8003022:	2380      	movs	r3, #128	; 0x80
 8003024:	e79b      	b.n	8002f5e <UART_SetConfig+0x72e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003026:	b1f0      	cbz	r0, 8003066 <UART_SetConfig+0x836>
 8003028:	2801      	cmp	r0, #1
 800302a:	d01f      	beq.n	800306c <UART_SetConfig+0x83c>
 800302c:	2802      	cmp	r0, #2
 800302e:	d020      	beq.n	8003072 <UART_SetConfig+0x842>
 8003030:	2803      	cmp	r0, #3
 8003032:	d021      	beq.n	8003078 <UART_SetConfig+0x848>
 8003034:	2804      	cmp	r0, #4
 8003036:	d022      	beq.n	800307e <UART_SetConfig+0x84e>
 8003038:	2805      	cmp	r0, #5
 800303a:	d023      	beq.n	8003084 <UART_SetConfig+0x854>
 800303c:	2806      	cmp	r0, #6
 800303e:	d024      	beq.n	800308a <UART_SetConfig+0x85a>
 8003040:	2807      	cmp	r0, #7
 8003042:	d025      	beq.n	8003090 <UART_SetConfig+0x860>
 8003044:	2808      	cmp	r0, #8
 8003046:	d026      	beq.n	8003096 <UART_SetConfig+0x866>
 8003048:	2809      	cmp	r0, #9
 800304a:	d027      	beq.n	800309c <UART_SetConfig+0x86c>
 800304c:	280a      	cmp	r0, #10
 800304e:	d028      	beq.n	80030a2 <UART_SetConfig+0x872>
 8003050:	280b      	cmp	r0, #11
 8003052:	bf14      	ite	ne
 8003054:	f44f 4300 	movne.w	r3, #32768	; 0x8000
 8003058:	2380      	moveq	r3, #128	; 0x80
 800305a:	6860      	ldr	r0, [r4, #4]
 800305c:	eb03 0350 	add.w	r3, r3, r0, lsr #1
 8003060:	fbb3 f3f0 	udiv	r3, r3, r0
 8003064:	e7a4      	b.n	8002fb0 <UART_SetConfig+0x780>
 8003066:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800306a:	e7f6      	b.n	800305a <UART_SetConfig+0x82a>
 800306c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003070:	e7f3      	b.n	800305a <UART_SetConfig+0x82a>
 8003072:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003076:	e7f0      	b.n	800305a <UART_SetConfig+0x82a>
 8003078:	f241 5355 	movw	r3, #5461	; 0x1555
 800307c:	e7ed      	b.n	800305a <UART_SetConfig+0x82a>
 800307e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003082:	e7ea      	b.n	800305a <UART_SetConfig+0x82a>
 8003084:	f640 43cc 	movw	r3, #3276	; 0xccc
 8003088:	e7e7      	b.n	800305a <UART_SetConfig+0x82a>
 800308a:	f640 23aa 	movw	r3, #2730	; 0xaaa
 800308e:	e7e4      	b.n	800305a <UART_SetConfig+0x82a>
 8003090:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003094:	e7e1      	b.n	800305a <UART_SetConfig+0x82a>
 8003096:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800309a:	e7de      	b.n	800305a <UART_SetConfig+0x82a>
 800309c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80030a0:	e7db      	b.n	800305a <UART_SetConfig+0x82a>
 80030a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80030a6:	e7d8      	b.n	800305a <UART_SetConfig+0x82a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030a8:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80030ac:	f43f af2d 	beq.w	8002f0a <UART_SetConfig+0x6da>
        ret = HAL_ERROR;
 80030b0:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 80030b2:	2300      	movs	r3, #0
 80030b4:	e77e      	b.n	8002fb4 <UART_SetConfig+0x784>
 80030b6:	bf00      	nop
 80030b8:	00f42400 	.word	0x00f42400
 80030bc:	007a1200 	.word	0x007a1200
 80030c0:	003d0900 	.word	0x003d0900
 80030c4:	0028b0aa 	.word	0x0028b0aa
 80030c8:	001e8480 	.word	0x001e8480
 80030cc:	00186a00 	.word	0x00186a00
 80030d0:	00145855 	.word	0x00145855
 80030d4:	000f4240 	.word	0x000f4240
 80030d8:	0007a120 	.word	0x0007a120
 80030dc:	0003d090 	.word	0x0003d090
 80030e0:	0001e848 	.word	0x0001e848

080030e4 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80030e4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80030e6:	07da      	lsls	r2, r3, #31
{
 80030e8:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80030ea:	d506      	bpl.n	80030fa <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80030ec:	6801      	ldr	r1, [r0, #0]
 80030ee:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80030f0:	684a      	ldr	r2, [r1, #4]
 80030f2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80030f6:	4322      	orrs	r2, r4
 80030f8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80030fa:	079c      	lsls	r4, r3, #30
 80030fc:	d506      	bpl.n	800310c <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80030fe:	6801      	ldr	r1, [r0, #0]
 8003100:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003102:	684a      	ldr	r2, [r1, #4]
 8003104:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003108:	4322      	orrs	r2, r4
 800310a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800310c:	0759      	lsls	r1, r3, #29
 800310e:	d506      	bpl.n	800311e <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003110:	6801      	ldr	r1, [r0, #0]
 8003112:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003114:	684a      	ldr	r2, [r1, #4]
 8003116:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800311a:	4322      	orrs	r2, r4
 800311c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800311e:	071a      	lsls	r2, r3, #28
 8003120:	d506      	bpl.n	8003130 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003122:	6801      	ldr	r1, [r0, #0]
 8003124:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003126:	684a      	ldr	r2, [r1, #4]
 8003128:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800312c:	4322      	orrs	r2, r4
 800312e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003130:	06dc      	lsls	r4, r3, #27
 8003132:	d506      	bpl.n	8003142 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003134:	6801      	ldr	r1, [r0, #0]
 8003136:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003138:	688a      	ldr	r2, [r1, #8]
 800313a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800313e:	4322      	orrs	r2, r4
 8003140:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003142:	0699      	lsls	r1, r3, #26
 8003144:	d506      	bpl.n	8003154 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003146:	6801      	ldr	r1, [r0, #0]
 8003148:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800314a:	688a      	ldr	r2, [r1, #8]
 800314c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003150:	4322      	orrs	r2, r4
 8003152:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003154:	065a      	lsls	r2, r3, #25
 8003156:	d50f      	bpl.n	8003178 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003158:	6801      	ldr	r1, [r0, #0]
 800315a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800315c:	684a      	ldr	r2, [r1, #4]
 800315e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003162:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003164:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003168:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800316a:	d105      	bne.n	8003178 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800316c:	684a      	ldr	r2, [r1, #4]
 800316e:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8003170:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003174:	4322      	orrs	r2, r4
 8003176:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003178:	061b      	lsls	r3, r3, #24
 800317a:	d506      	bpl.n	800318a <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800317c:	6802      	ldr	r2, [r0, #0]
 800317e:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8003180:	6853      	ldr	r3, [r2, #4]
 8003182:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003186:	430b      	orrs	r3, r1
 8003188:	6053      	str	r3, [r2, #4]
  }
}
 800318a:	bd10      	pop	{r4, pc}

0800318c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800318c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003190:	9d06      	ldr	r5, [sp, #24]
 8003192:	4604      	mov	r4, r0
 8003194:	460f      	mov	r7, r1
 8003196:	4616      	mov	r6, r2
 8003198:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800319a:	6821      	ldr	r1, [r4, #0]
 800319c:	69ca      	ldr	r2, [r1, #28]
 800319e:	ea37 0302 	bics.w	r3, r7, r2
 80031a2:	bf0c      	ite	eq
 80031a4:	2201      	moveq	r2, #1
 80031a6:	2200      	movne	r2, #0
 80031a8:	42b2      	cmp	r2, r6
 80031aa:	d001      	beq.n	80031b0 <UART_WaitOnFlagUntilTimeout+0x24>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 80031ac:	2000      	movs	r0, #0
 80031ae:	e01a      	b.n	80031e6 <UART_WaitOnFlagUntilTimeout+0x5a>
    if (Timeout != HAL_MAX_DELAY)
 80031b0:	1c68      	adds	r0, r5, #1
 80031b2:	d0f3      	beq.n	800319c <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031b4:	f7fd fee8 	bl	8000f88 <HAL_GetTick>
 80031b8:	eba0 0008 	sub.w	r0, r0, r8
 80031bc:	42a8      	cmp	r0, r5
 80031be:	6820      	ldr	r0, [r4, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80031c0:	6803      	ldr	r3, [r0, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031c2:	d800      	bhi.n	80031c6 <UART_WaitOnFlagUntilTimeout+0x3a>
 80031c4:	b98d      	cbnz	r5, 80031ea <UART_WaitOnFlagUntilTimeout+0x5e>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80031c6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80031ca:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031cc:	6883      	ldr	r3, [r0, #8]
 80031ce:	f023 0301 	bic.w	r3, r3, #1
 80031d2:	6083      	str	r3, [r0, #8]
        huart->gState = HAL_UART_STATE_READY;
 80031d4:	2320      	movs	r3, #32
 80031d6:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80031da:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          __HAL_UNLOCK(huart);
 80031de:	2300      	movs	r3, #0
 80031e0:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
          return HAL_TIMEOUT;
 80031e4:	2003      	movs	r0, #3
}
 80031e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80031ea:	075a      	lsls	r2, r3, #29
 80031ec:	d5d5      	bpl.n	800319a <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80031ee:	69c3      	ldr	r3, [r0, #28]
 80031f0:	051b      	lsls	r3, r3, #20
 80031f2:	d5d2      	bpl.n	800319a <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80031f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80031f8:	6203      	str	r3, [r0, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80031fa:	6803      	ldr	r3, [r0, #0]
 80031fc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003200:	6003      	str	r3, [r0, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003202:	6883      	ldr	r3, [r0, #8]
 8003204:	f023 0301 	bic.w	r3, r3, #1
 8003208:	6083      	str	r3, [r0, #8]
          huart->gState = HAL_UART_STATE_READY;
 800320a:	2320      	movs	r3, #32
 800320c:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8003210:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003214:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8003218:	e7e1      	b.n	80031de <UART_WaitOnFlagUntilTimeout+0x52>

0800321a <UART_CheckIdleState>:
{
 800321a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800321c:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800321e:	2600      	movs	r6, #0
 8003220:	f8c0 6088 	str.w	r6, [r0, #136]	; 0x88
  tickstart = HAL_GetTick();
 8003224:	f7fd feb0 	bl	8000f88 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003228:	6823      	ldr	r3, [r4, #0]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 800322e:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003230:	d417      	bmi.n	8003262 <UART_CheckIdleState+0x48>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003232:	6823      	ldr	r3, [r4, #0]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	075b      	lsls	r3, r3, #29
 8003238:	d50a      	bpl.n	8003250 <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800323a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800323e:	9300      	str	r3, [sp, #0]
 8003240:	2200      	movs	r2, #0
 8003242:	462b      	mov	r3, r5
 8003244:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003248:	4620      	mov	r0, r4
 800324a:	f7ff ff9f 	bl	800318c <UART_WaitOnFlagUntilTimeout>
 800324e:	b9a0      	cbnz	r0, 800327a <UART_CheckIdleState+0x60>
  huart->gState = HAL_UART_STATE_READY;
 8003250:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8003252:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003254:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  __HAL_UNLOCK(huart);
 8003258:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800325c:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  return HAL_OK;
 8003260:	e00c      	b.n	800327c <UART_CheckIdleState+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003262:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003266:	9300      	str	r3, [sp, #0]
 8003268:	4632      	mov	r2, r6
 800326a:	4603      	mov	r3, r0
 800326c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003270:	4620      	mov	r0, r4
 8003272:	f7ff ff8b 	bl	800318c <UART_WaitOnFlagUntilTimeout>
 8003276:	2800      	cmp	r0, #0
 8003278:	d0db      	beq.n	8003232 <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 800327a:	2003      	movs	r0, #3
}
 800327c:	b002      	add	sp, #8
 800327e:	bd70      	pop	{r4, r5, r6, pc}

08003280 <HAL_UART_Init>:
{
 8003280:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003282:	4604      	mov	r4, r0
 8003284:	b350      	cbz	r0, 80032dc <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003286:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 800328a:	b91b      	cbnz	r3, 8003294 <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 800328c:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    HAL_UART_MspInit(huart);
 8003290:	f000 fb68 	bl	8003964 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003294:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003296:	2324      	movs	r3, #36	; 0x24
 8003298:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  __HAL_UART_DISABLE(huart);
 800329c:	6813      	ldr	r3, [r2, #0]
 800329e:	f023 0301 	bic.w	r3, r3, #1
 80032a2:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80032a4:	4620      	mov	r0, r4
 80032a6:	f7ff fac3 	bl	8002830 <UART_SetConfig>
 80032aa:	2801      	cmp	r0, #1
 80032ac:	d016      	beq.n	80032dc <HAL_UART_Init+0x5c>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80032ae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80032b0:	b113      	cbz	r3, 80032b8 <HAL_UART_Init+0x38>
    UART_AdvFeatureConfig(huart);
 80032b2:	4620      	mov	r0, r4
 80032b4:	f7ff ff16 	bl	80030e4 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032b8:	6823      	ldr	r3, [r4, #0]
 80032ba:	685a      	ldr	r2, [r3, #4]
 80032bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80032c0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032c2:	689a      	ldr	r2, [r3, #8]
 80032c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80032c8:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80032d0:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80032d2:	601a      	str	r2, [r3, #0]
}
 80032d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80032d8:	f7ff bf9f 	b.w	800321a <UART_CheckIdleState>
}
 80032dc:	2001      	movs	r0, #1
 80032de:	bd10      	pop	{r4, pc}

080032e0 <UARTEx_SetNbDataToProcess>:
{
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 80032e0:	4a18      	ldr	r2, [pc, #96]	; (8003344 <UARTEx_SetNbDataToProcess+0x64>)
{
 80032e2:	b084      	sub	sp, #16
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 80032e4:	f240 1307 	movw	r3, #263	; 0x107
 80032e8:	e9cd 2300 	strd	r2, r3, [sp]
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80032ec:	4b16      	ldr	r3, [pc, #88]	; (8003348 <UARTEx_SetNbDataToProcess+0x68>)
 80032ee:	9302      	str	r3, [sp, #8]
 80032f0:	f1a3 2303 	sub.w	r3, r3, #50332416	; 0x3000300
 80032f4:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 80032f8:	9303      	str	r3, [sp, #12]

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80032fa:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80032fc:	b923      	cbnz	r3, 8003308 <UARTEx_SetNbDataToProcess+0x28>
  {
    huart->NbTxDataToProcess = 1U;
    huart->NbRxDataToProcess = 1U;
 80032fe:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8003302:	6683      	str	r3, [r0, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003304:	b004      	add	sp, #16
 8003306:	4770      	bx	lr
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003308:	6802      	ldr	r2, [r0, #0]
 800330a:	6893      	ldr	r3, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800330c:	6891      	ldr	r1, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800330e:	aa04      	add	r2, sp, #16
 8003310:	eb02 7151 	add.w	r1, r2, r1, lsr #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8003314:	f3c3 6342 	ubfx	r3, r3, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8003318:	f811 2c10 	ldrb.w	r2, [r1, #-16]
 800331c:	f811 1c08 	ldrb.w	r1, [r1, #-8]
 8003320:	00d2      	lsls	r2, r2, #3
 8003322:	fb92 f2f1 	sdiv	r2, r2, r1
 8003326:	f8a0 206a 	strh.w	r2, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800332a:	aa04      	add	r2, sp, #16
 800332c:	4413      	add	r3, r2
 800332e:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8003332:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8003336:	00d2      	lsls	r2, r2, #3
 8003338:	fb92 f3f3 	sdiv	r3, r2, r3
 800333c:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
}
 8003340:	e7e0      	b.n	8003304 <UARTEx_SetNbDataToProcess+0x24>
 8003342:	bf00      	nop
 8003344:	03010101 	.word	0x03010101
 8003348:	04020408 	.word	0x04020408

0800334c <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 800334c:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 8003350:	2b01      	cmp	r3, #1
 8003352:	d014      	beq.n	800337e <HAL_UARTEx_DisableFifoMode+0x32>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003354:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003356:	2324      	movs	r3, #36	; 0x24
 8003358:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800335c:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800335e:	6813      	ldr	r3, [r2, #0]
 8003360:	f023 0301 	bic.w	r3, r3, #1
 8003364:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003366:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800336a:	2300      	movs	r3, #0
 800336c:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800336e:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003370:	2220      	movs	r2, #32
 8003372:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
  __HAL_UNLOCK(huart);
 8003376:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  return HAL_OK;
 800337a:	4618      	mov	r0, r3
 800337c:	4770      	bx	lr
  __HAL_LOCK(huart);
 800337e:	2002      	movs	r0, #2
}
 8003380:	4770      	bx	lr

08003382 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8003382:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8003384:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 8003388:	2b01      	cmp	r3, #1
{
 800338a:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 800338c:	d01b      	beq.n	80033c6 <HAL_UARTEx_SetTxFifoThreshold+0x44>
 800338e:	2301      	movs	r3, #1
 8003390:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_BUSY;
 8003394:	2324      	movs	r3, #36	; 0x24
 8003396:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800339a:	6803      	ldr	r3, [r0, #0]
 800339c:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	f022 0201 	bic.w	r2, r2, #1
 80033a4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80033a6:	689a      	ldr	r2, [r3, #8]
 80033a8:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 80033ac:	4311      	orrs	r1, r2
 80033ae:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 80033b0:	f7ff ff96 	bl	80032e0 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80033b4:	6803      	ldr	r3, [r0, #0]
 80033b6:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80033b8:	2320      	movs	r3, #32
 80033ba:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  __HAL_UNLOCK(huart);
 80033be:	2000      	movs	r0, #0
 80033c0:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
}
 80033c4:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80033c6:	2002      	movs	r0, #2
 80033c8:	e7fc      	b.n	80033c4 <HAL_UARTEx_SetTxFifoThreshold+0x42>

080033ca <HAL_UARTEx_SetRxFifoThreshold>:
{
 80033ca:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80033cc:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 80033d0:	2b01      	cmp	r3, #1
{
 80033d2:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 80033d4:	d01b      	beq.n	800340e <HAL_UARTEx_SetRxFifoThreshold+0x44>
 80033d6:	2301      	movs	r3, #1
 80033d8:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_BUSY;
 80033dc:	2324      	movs	r3, #36	; 0x24
 80033de:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80033e2:	6803      	ldr	r3, [r0, #0]
 80033e4:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	f022 0201 	bic.w	r2, r2, #1
 80033ec:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80033ee:	689a      	ldr	r2, [r3, #8]
 80033f0:	f022 6260 	bic.w	r2, r2, #234881024	; 0xe000000
 80033f4:	4311      	orrs	r1, r2
 80033f6:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 80033f8:	f7ff ff72 	bl	80032e0 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80033fc:	6803      	ldr	r3, [r0, #0]
 80033fe:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003400:	2320      	movs	r3, #32
 8003402:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  __HAL_UNLOCK(huart);
 8003406:	2000      	movs	r0, #0
 8003408:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
}
 800340c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800340e:	2002      	movs	r0, #2
 8003410:	e7fc      	b.n	800340c <HAL_UARTEx_SetRxFifoThreshold+0x42>

08003412 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8003412:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8003416:	f423 537e 	bic.w	r3, r3, #16256	; 0x3f80
 800341a:	045b      	lsls	r3, r3, #17
 800341c:	0c5b      	lsrs	r3, r3, #17
 800341e:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 8003422:	2000      	movs	r0, #0
 8003424:	4770      	bx	lr

08003426 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003426:	b084      	sub	sp, #16
 8003428:	b510      	push	{r4, lr}
 800342a:	ac03      	add	r4, sp, #12
 800342c:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8003430:	2200      	movs	r2, #0
  USBx->CNTR = USB_CNTR_FRES;
 8003432:	2301      	movs	r3, #1
 8003434:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);

  return HAL_OK;
}
 8003438:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBx->CNTR = 0;
 800343c:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40
  USBx->ISTR = 0;
 8003440:	f8a0 2044 	strh.w	r2, [r0, #68]	; 0x44
  USBx->BTABLE = BTABLE_ADDRESS;
 8003444:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
  USBx->CNTR |= winterruptmask;
 8003448:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 800344c:	f443 433f 	orr.w	r3, r3, #48896	; 0xbf00
 8003450:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003454:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
}
 8003458:	b004      	add	sp, #16
 800345a:	4610      	mov	r0, r2
 800345c:	4770      	bx	lr
	...

08003460 <adxlWriteI2C>:
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET); //PULL SPI CS PIN HIGH;
	return value;
}

void adxlWriteI2C(uint8_t reg, uint8_t value)
{
 8003460:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t data[2];
	data[0] = reg;
	data[1] = value;
	HAL_I2C_Master_Transmit (&hi2c1, ADXL_ADDRESS_I2C, data, 2, 100);
 8003462:	2364      	movs	r3, #100	; 0x64
	data[0] = reg;
 8003464:	f88d 000c 	strb.w	r0, [sp, #12]
	data[1] = value;
 8003468:	f88d 100d 	strb.w	r1, [sp, #13]
	HAL_I2C_Master_Transmit (&hi2c1, ADXL_ADDRESS_I2C, data, 2, 100);
 800346c:	9300      	str	r3, [sp, #0]
 800346e:	aa03      	add	r2, sp, #12
 8003470:	2302      	movs	r3, #2
 8003472:	21a6      	movs	r1, #166	; 0xa6
 8003474:	4802      	ldr	r0, [pc, #8]	; (8003480 <adxlWriteI2C+0x20>)
 8003476:	f7fe f815 	bl	80014a4 <HAL_I2C_Master_Transmit>
}
 800347a:	b005      	add	sp, #20
 800347c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003480:	2000020c 	.word	0x2000020c

08003484 <adxlMultiByteReadI2C>:

void adxlMultiByteReadI2C(uint8_t reg, uint8_t *array)
{
 8003484:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_I2C_Mem_Read (&hi2c1, ADXL_ADDRESS_I2C, reg, 1, (uint8_t *)array, 6, 100);
 8003486:	2306      	movs	r3, #6
 8003488:	2264      	movs	r2, #100	; 0x64
 800348a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800348e:	9100      	str	r1, [sp, #0]
 8003490:	4602      	mov	r2, r0
 8003492:	2301      	movs	r3, #1
 8003494:	21a6      	movs	r1, #166	; 0xa6
 8003496:	4803      	ldr	r0, [pc, #12]	; (80034a4 <adxlMultiByteReadI2C+0x20>)
 8003498:	f7fe f896 	bl	80015c8 <HAL_I2C_Mem_Read>
}
 800349c:	b005      	add	sp, #20
 800349e:	f85d fb04 	ldr.w	pc, [sp], #4
 80034a2:	bf00      	nop
 80034a4:	2000020c 	.word	0x2000020c

080034a8 <adxlReadRegI2C>:

uint8_t adxlReadRegI2C(uint8_t reg, uint8_t value)
{
 80034a8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80034aa:	aa06      	add	r2, sp, #24
	HAL_I2C_Mem_Read (&hi2c1, ADXL_ADDRESS_I2C, reg, 1, &value, 1, 100);
 80034ac:	2301      	movs	r3, #1
{
 80034ae:	f802 1d01 	strb.w	r1, [r2, #-1]!
	HAL_I2C_Mem_Read (&hi2c1, ADXL_ADDRESS_I2C, reg, 1, &value, 1, 100);
 80034b2:	2164      	movs	r1, #100	; 0x64
 80034b4:	e9cd 3101 	strd	r3, r1, [sp, #4]
 80034b8:	9200      	str	r2, [sp, #0]
 80034ba:	21a6      	movs	r1, #166	; 0xa6
 80034bc:	4602      	mov	r2, r0
 80034be:	4804      	ldr	r0, [pc, #16]	; (80034d0 <adxlReadRegI2C+0x28>)
 80034c0:	f7fe f882 	bl	80015c8 <HAL_I2C_Mem_Read>
	return value;
}
 80034c4:	f89d 0017 	ldrb.w	r0, [sp, #23]
 80034c8:	b007      	add	sp, #28
 80034ca:	f85d fb04 	ldr.w	pc, [sp], #4
 80034ce:	bf00      	nop
 80034d0:	2000020c 	.word	0x2000020c

080034d4 <adxlInitI2C>:

void adxlInitI2C(void)
{
 80034d4:	b508      	push	{r3, lr}
	uint8_t deviceID = 0;
	adxlReadRegI2C(REG_DEVID, deviceID); // read the DEVID
 80034d6:	2100      	movs	r1, #0
 80034d8:	4608      	mov	r0, r1
 80034da:	f7ff ffe5 	bl	80034a8 <adxlReadRegI2C>
	adxlWriteI2C(REG_POWER_CTRL, 0x00);  // reset all bits
 80034de:	2100      	movs	r1, #0
 80034e0:	202d      	movs	r0, #45	; 0x2d
 80034e2:	f7ff ffbd 	bl	8003460 <adxlWriteI2C>
	adxlWriteI2C(REG_POWER_CTRL, 0x08);  // power_cntl measure and wake up 8hz
 80034e6:	2108      	movs	r1, #8
 80034e8:	202d      	movs	r0, #45	; 0x2d

}
 80034ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	adxlWriteI2C(REG_POWER_CTRL, 0x08);  // power_cntl measure and wake up 8hz
 80034ee:	f7ff bfb7 	b.w	8003460 <adxlWriteI2C>

080034f2 <LL_AHB2_GRP1_EnableClock>:
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80034f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
{
 80034f6:	b082      	sub	sp, #8
  SET_BIT(RCC->AHB2ENR, Periphs);
 80034f8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80034fa:	4302      	orrs	r2, r0
 80034fc:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80034fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003500:	4018      	ands	r0, r3
 8003502:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 8003504:	9b01      	ldr	r3, [sp, #4]
}
 8003506:	b002      	add	sp, #8
 8003508:	4770      	bx	lr
	...

0800350c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800350c:	b570      	push	{r4, r5, r6, lr}
 800350e:	b0ae      	sub	sp, #184	; 0xb8
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003510:	2230      	movs	r2, #48	; 0x30
 8003512:	2100      	movs	r1, #0
 8003514:	a80e      	add	r0, sp, #56	; 0x38
 8003516:	f000 fc07 	bl	8003d28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800351a:	221c      	movs	r2, #28
 800351c:	2100      	movs	r1, #0
 800351e:	a801      	add	r0, sp, #4
 8003520:	f000 fc02 	bl	8003d28 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003524:	2100      	movs	r1, #0
 8003526:	2250      	movs	r2, #80	; 0x50
 8003528:	a81a      	add	r0, sp, #104	; 0x68
 800352a:	f000 fbfd 	bl	8003d28 <memset>

  /** Macro to configure the PLL multiplication factor 
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 800352e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003532:	2501      	movs	r5, #1
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 8003534:	68da      	ldr	r2, [r3, #12]
 8003536:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800353a:	60da      	str	r2, [r3, #12]
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 800353c:	68da      	ldr	r2, [r3, #12]
 800353e:	f022 0203 	bic.w	r2, r2, #3
 8003542:	f042 0201 	orr.w	r2, r2, #1
 8003546:	60da      	str	r2, [r3, #12]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8003548:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800354c:	f022 0218 	bic.w	r2, r2, #24
 8003550:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003554:	4a29      	ldr	r2, [pc, #164]	; (80035fc <SystemClock_Config+0xf0>)
 8003556:	6813      	ldr	r3, [r2, #0]
 8003558:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800355c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003560:	6013      	str	r3, [r2, #0]
 8003562:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003564:	950f      	str	r5, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003566:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800356a:	9300      	str	r3, [sp, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800356c:	222f      	movs	r2, #47	; 0x2f
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800356e:	9b00      	ldr	r3, [sp, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003570:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003574:	e9cd 2308 	strd	r2, r3, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003578:	f44f 7380 	mov.w	r3, #256	; 0x100
 800357c:	e9cd 530a 	strd	r5, r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003580:	2340      	movs	r3, #64	; 0x40
 8003582:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003584:	2360      	movs	r3, #96	; 0x60
 8003586:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003588:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800358a:	2305      	movs	r3, #5
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800358c:	2400      	movs	r4, #0
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800358e:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8003590:	2602      	movs	r6, #2
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003592:	f7fe fa45 	bl	8001a20 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003596:	4629      	mov	r1, r5
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8003598:	236f      	movs	r3, #111	; 0x6f
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800359a:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800359c:	e9cd 3601 	strd	r3, r6, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80035a0:	e9cd 4403 	strd	r4, r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80035a4:	e9cd 4405 	strd	r4, r4, [sp, #20]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80035a8:	9407      	str	r4, [sp, #28]
  /** Initializes the peripherals clocks 
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RTC
                              |RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_LPUART1
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_USB;
  PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 80035aa:	f642 1507 	movw	r5, #10503	; 0x2907
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80035ae:	f7fe fcf5 	bl	8001f9c <HAL_RCC_ClockConfig>
  PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 80035b2:	2318      	movs	r3, #24
  PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 80035b4:	f44f 3c00 	mov.w	ip, #131072	; 0x20000
  PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 80035b8:	e9cd 531a 	strd	r5, r3, [sp, #104]	; 0x68
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 80035bc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035c0:	e9cd c31c 	strd	ip, r3, [sp, #112]	; 0x70
  PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
  PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK;
 80035c4:	f04f 5e00 	mov.w	lr, #536870912	; 0x20000000
 80035c8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80035cc:	e9cd e31e 	strd	lr, r3, [sp, #120]	; 0x78
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80035d0:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80035d4:	9322      	str	r3, [sp, #136]	; 0x88
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80035d6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80035da:	9327      	str	r3, [sp, #156]	; 0x9c
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80035dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80035e0:	932a      	str	r3, [sp, #168]	; 0xa8
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80035e2:	a81a      	add	r0, sp, #104	; 0x68
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 80035e4:	2310      	movs	r3, #16
 80035e6:	932d      	str	r3, [sp, #180]	; 0xb4
  PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80035e8:	e9cd 4420 	strd	r4, r4, [sp, #128]	; 0x80
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 80035ec:	962c      	str	r6, [sp, #176]	; 0xb0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80035ee:	f7fe fe74 	bl	80022da <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80035f2:	f7ff f835 	bl	8002660 <HAL_RCCEx_EnableMSIPLLMode>
}
 80035f6:	b02e      	add	sp, #184	; 0xb8
 80035f8:	bd70      	pop	{r4, r5, r6, pc}
 80035fa:	bf00      	nop
 80035fc:	58000400 	.word	0x58000400

08003600 <main>:
{
 8003600:	e92d 48ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, lr}
  HAL_Init();
 8003604:	f7fd fc9e 	bl	8000f44 <HAL_Init>
  SystemClock_Config();
 8003608:	f7ff ff80 	bl	800350c <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800360c:	2214      	movs	r2, #20
 800360e:	2100      	movs	r1, #0
 8003610:	a801      	add	r0, sp, #4
 8003612:	f000 fb89 	bl	8003d28 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003616:	2004      	movs	r0, #4
 8003618:	f7ff ff6b 	bl	80034f2 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800361c:	2002      	movs	r0, #2
 800361e:	f7ff ff68 	bl	80034f2 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003622:	2001      	movs	r0, #1
 8003624:	f7ff ff65 	bl	80034f2 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003628:	2008      	movs	r0, #8
 800362a:	f7ff ff62 	bl	80034f2 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 800362e:	2201      	movs	r2, #1
 8003630:	2110      	movs	r1, #16
 8003632:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003636:	f7fd fdd5 	bl	80011e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 800363a:	2200      	movs	r2, #0
 800363c:	2123      	movs	r1, #35	; 0x23
 800363e:	4890      	ldr	r0, [pc, #576]	; (8003880 <main+0x280>)
  hlpuart1.Instance = LPUART1;
 8003640:	4d90      	ldr	r5, [pc, #576]	; (8003884 <main+0x284>)
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 8003642:	f7fd fdcf 	bl	80011e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003646:	2601      	movs	r6, #1
 8003648:	f04f 0810 	mov.w	r8, #16
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800364c:	2702      	movs	r7, #2
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 800364e:	a901      	add	r1, sp, #4
 8003650:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003654:	2400      	movs	r4, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003656:	e9cd 8601 	strd	r8, r6, [sp, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800365a:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800365c:	9704      	str	r7, [sp, #16]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 800365e:	f7fd fd0f 	bl	8001080 <HAL_GPIO_Init>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003662:	a901      	add	r1, sp, #4
 8003664:	4888      	ldr	r0, [pc, #544]	; (8003888 <main+0x288>)
  GPIO_InitStruct.Pin = B1_Pin;
 8003666:	f8cd 8004 	str.w	r8, [sp, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800366a:	e9cd 4402 	strd	r4, r4, [sp, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800366e:	f7fd fd07 	bl	8001080 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD1_Pin;
 8003672:	2323      	movs	r3, #35	; 0x23
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003674:	a901      	add	r1, sp, #4
 8003676:	4882      	ldr	r0, [pc, #520]	; (8003880 <main+0x280>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003678:	e9cd 3601 	strd	r3, r6, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800367c:	e9cd 4403 	strd	r4, r4, [sp, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003680:	f7fd fcfe 	bl	8001080 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 8003684:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003686:	a901      	add	r1, sp, #4
 8003688:	4880      	ldr	r0, [pc, #512]	; (800388c <main+0x28c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800368a:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800368c:	e9cd 3401 	strd	r3, r4, [sp, #4]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003690:	f7fd fcf6 	bl	8001080 <HAL_GPIO_Init>
  hlpuart1.Init.BaudRate = 9600;
 8003694:	4a7e      	ldr	r2, [pc, #504]	; (8003890 <main+0x290>)
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8003696:	612c      	str	r4, [r5, #16]
  hlpuart1.Init.BaudRate = 9600;
 8003698:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800369c:	f04f 090c 	mov.w	r9, #12
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80036a0:	4628      	mov	r0, r5
  hlpuart1.Init.BaudRate = 9600;
 80036a2:	e9c5 2300 	strd	r2, r3, [r5]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036a6:	e9c5 9405 	strd	r9, r4, [r5, #20]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80036aa:	e9c5 4402 	strd	r4, r4, [r5, #8]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80036ae:	e9c5 4408 	strd	r4, r4, [r5, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80036b2:	62ac      	str	r4, [r5, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80036b4:	666c      	str	r4, [r5, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80036b6:	f7ff fde3 	bl	8003280 <HAL_UART_Init>
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80036ba:	4621      	mov	r1, r4
 80036bc:	4628      	mov	r0, r5
 80036be:	f7ff fe60 	bl	8003382 <HAL_UARTEx_SetTxFifoThreshold>
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80036c2:	4621      	mov	r1, r4
 80036c4:	4628      	mov	r0, r5
 80036c6:	f7ff fe80 	bl	80033ca <HAL_UARTEx_SetRxFifoThreshold>
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80036ca:	4628      	mov	r0, r5
  huart1.Instance = USART1;
 80036cc:	4d71      	ldr	r5, [pc, #452]	; (8003894 <main+0x294>)
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80036ce:	f7ff fe3d 	bl	800334c <HAL_UARTEx_DisableFifoMode>
  huart1.Init.BaudRate = 115200;
 80036d2:	4971      	ldr	r1, [pc, #452]	; (8003898 <main+0x298>)
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80036d4:	62ac      	str	r4, [r5, #40]	; 0x28
  huart1.Init.BaudRate = 115200;
 80036d6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80036da:	4628      	mov	r0, r5
  huart1.Init.BaudRate = 115200;
 80036dc:	e9c5 1300 	strd	r1, r3, [r5]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80036e0:	e9c5 4904 	strd	r4, r9, [r5, #16]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80036e4:	e9c5 4402 	strd	r4, r4, [r5, #8]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80036e8:	e9c5 4406 	strd	r4, r4, [r5, #24]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80036ec:	e9c5 4408 	strd	r4, r4, [r5, #32]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80036f0:	f7ff fdc6 	bl	8003280 <HAL_UART_Init>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80036f4:	4621      	mov	r1, r4
 80036f6:	4628      	mov	r0, r5
 80036f8:	f7ff fe43 	bl	8003382 <HAL_UARTEx_SetTxFifoThreshold>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80036fc:	4621      	mov	r1, r4
 80036fe:	4628      	mov	r0, r5
 8003700:	f7ff fe63 	bl	80033ca <HAL_UARTEx_SetRxFifoThreshold>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003704:	4628      	mov	r0, r5
 8003706:	f7ff fe21 	bl	800334c <HAL_UARTEx_DisableFifoMode>
  hrtc.Instance = RTC;
 800370a:	4864      	ldr	r0, [pc, #400]	; (800389c <main+0x29c>)
 800370c:	4b64      	ldr	r3, [pc, #400]	; (80038a0 <main+0x2a0>)
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800370e:	6104      	str	r4, [r0, #16]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003710:	e9c0 3400 	strd	r3, r4, [r0]
  hrtc.Init.SynchPrediv = 255;
 8003714:	257f      	movs	r5, #127	; 0x7f
 8003716:	23ff      	movs	r3, #255	; 0xff
 8003718:	e9c0 5302 	strd	r5, r3, [r0, #8]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800371c:	e9c0 4406 	strd	r4, r4, [r0, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003720:	f7fe ffd7 	bl	80026d2 <HAL_RTC_Init>
  hspi1.Instance = SPI1;
 8003724:	485f      	ldr	r0, [pc, #380]	; (80038a4 <main+0x2a4>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003726:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 80038d8 <main+0x2d8>
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800372a:	6084      	str	r4, [r0, #8]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800372c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003730:	e9c0 c300 	strd	ip, r3, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003734:	f44f 63e0 	mov.w	r3, #1792	; 0x700
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003738:	e9c0 3403 	strd	r3, r4, [r0, #12]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800373c:	f44f 7300 	mov.w	r3, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003740:	e9c0 3806 	strd	r3, r8, [r0, #24]
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003744:	2508      	movs	r5, #8
  hspi1.Init.CRCPolynomial = 7;
 8003746:	2307      	movs	r3, #7
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003748:	e9c0 340b 	strd	r3, r4, [r0, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800374c:	6345      	str	r5, [r0, #52]	; 0x34
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800374e:	6144      	str	r4, [r0, #20]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003750:	e9c0 4408 	strd	r4, r4, [r0, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003754:	6284      	str	r4, [r0, #40]	; 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003756:	f7ff f818 	bl	800278a <HAL_SPI_Init>
  hpcd_USB_FS.Instance = USB;
 800375a:	4853      	ldr	r0, [pc, #332]	; (80038a8 <main+0x2a8>)
 800375c:	4b53      	ldr	r3, [pc, #332]	; (80038ac <main+0x2ac>)
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800375e:	6087      	str	r7, [r0, #8]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8003760:	e9c0 3500 	strd	r3, r5, [r0]
  hi2c1.Instance = I2C1;
 8003764:	4d52      	ldr	r5, [pc, #328]	; (80038b0 <main+0x2b0>)
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8003766:	6204      	str	r4, [r0, #32]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8003768:	e9c0 7404 	strd	r7, r4, [r0, #16]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800376c:	e9c0 4406 	strd	r4, r4, [r0, #24]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8003770:	f7fe f82f 	bl	80017d2 <HAL_PCD_Init>
  hi2c1.Init.Timing = 0x00707CBB;
 8003774:	f8df e164 	ldr.w	lr, [pc, #356]	; 80038dc <main+0x2dc>
 8003778:	4b4e      	ldr	r3, [pc, #312]	; (80038b4 <main+0x2b4>)
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800377a:	622c      	str	r4, [r5, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800377c:	4628      	mov	r0, r5
  hi2c1.Init.Timing = 0x00707CBB;
 800377e:	e9c5 e300 	strd	lr, r3, [r5]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003782:	e9c5 4602 	strd	r4, r6, [r5, #8]
  hi2c1.Init.OwnAddress2 = 0;
 8003786:	e9c5 4404 	strd	r4, r4, [r5, #16]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800378a:	e9c5 4406 	strd	r4, r4, [r5, #24]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800378e:	f7fd fe37 	bl	8001400 <HAL_I2C_Init>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003792:	4621      	mov	r1, r4
 8003794:	4628      	mov	r0, r5
 8003796:	f7fd ffd1 	bl	800173c <HAL_I2CEx_ConfigAnalogFilter>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800379a:	4621      	mov	r1, r4
 800379c:	4628      	mov	r0, r5
 800379e:	f7fd fff3 	bl	8001788 <HAL_I2CEx_ConfigDigitalFilter>
		xg = x * .0078;
 80037a2:	a735      	add	r7, pc, #212	; (adr r7, 8003878 <main+0x278>)
 80037a4:	e9d7 6700 	ldrd	r6, r7, [r7]
  adxlInitI2C();  // initialize adxl
 80037a8:	f7ff fe94 	bl	80034d4 <adxlInitI2C>
		adxlMultiByteReadI2C(0x32, measurement);
 80037ac:	f8df 8108 	ldr.w	r8, [pc, #264]	; 80038b8 <main+0x2b8>
		x = ((measurement[1]<<8)|measurement[0]);
 80037b0:	f8df 912c 	ldr.w	r9, [pc, #300]	; 80038e0 <main+0x2e0>
		adxlMultiByteReadI2C(0x32, measurement);
 80037b4:	4940      	ldr	r1, [pc, #256]	; (80038b8 <main+0x2b8>)
		yg = y * .0078;
 80037b6:	f8df a12c 	ldr.w	sl, [pc, #300]	; 80038e4 <main+0x2e4>
		adxlMultiByteReadI2C(0x32, measurement);
 80037ba:	2032      	movs	r0, #50	; 0x32
 80037bc:	f7ff fe62 	bl	8003484 <adxlMultiByteReadI2C>
		x = ((measurement[1]<<8)|measurement[0]);
 80037c0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80037c4:	f898 0000 	ldrb.w	r0, [r8]
		y = ((measurement[3]<<8)|measurement[2]);
 80037c8:	f898 5002 	ldrb.w	r5, [r8, #2]
		z = ((measurement[5]<<8)|measurement[4]);
 80037cc:	f898 4004 	ldrb.w	r4, [r8, #4]
		x = ((measurement[1]<<8)|measurement[0]);
 80037d0:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
		y = ((measurement[3]<<8)|measurement[2]);
 80037d4:	f898 3003 	ldrb.w	r3, [r8, #3]
 80037d8:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
 80037dc:	4b37      	ldr	r3, [pc, #220]	; (80038bc <main+0x2bc>)
 80037de:	b22d      	sxth	r5, r5
 80037e0:	801d      	strh	r5, [r3, #0]
		z = ((measurement[5]<<8)|measurement[4]);
 80037e2:	f898 3005 	ldrb.w	r3, [r8, #5]
 80037e6:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
 80037ea:	4b35      	ldr	r3, [pc, #212]	; (80038c0 <main+0x2c0>)
 80037ec:	b224      	sxth	r4, r4
		x = ((measurement[1]<<8)|measurement[0]);
 80037ee:	b200      	sxth	r0, r0
		z = ((measurement[5]<<8)|measurement[4]);
 80037f0:	801c      	strh	r4, [r3, #0]
		x = ((measurement[1]<<8)|measurement[0]);
 80037f2:	f8a9 0000 	strh.w	r0, [r9]
		xg = x * .0078;
 80037f6:	f7fc fe6d 	bl	80004d4 <__aeabi_i2d>
 80037fa:	4632      	mov	r2, r6
 80037fc:	463b      	mov	r3, r7
 80037fe:	f7fc fed3 	bl	80005a8 <__aeabi_dmul>
 8003802:	f7fd f9a9 	bl	8000b58 <__aeabi_d2f>
 8003806:	4b2f      	ldr	r3, [pc, #188]	; (80038c4 <main+0x2c4>)
 8003808:	4683      	mov	fp, r0
 800380a:	6018      	str	r0, [r3, #0]
		yg = y * .0078;
 800380c:	4628      	mov	r0, r5
 800380e:	f7fc fe61 	bl	80004d4 <__aeabi_i2d>
 8003812:	4632      	mov	r2, r6
 8003814:	463b      	mov	r3, r7
 8003816:	f7fc fec7 	bl	80005a8 <__aeabi_dmul>
 800381a:	f7fd f99d 	bl	8000b58 <__aeabi_d2f>
 800381e:	f8ca 0000 	str.w	r0, [sl]
		zg = z * .0078;
 8003822:	4620      	mov	r0, r4
 8003824:	f7fc fe56 	bl	80004d4 <__aeabi_i2d>
 8003828:	4632      	mov	r2, r6
 800382a:	463b      	mov	r3, r7
 800382c:	f7fc febc 	bl	80005a8 <__aeabi_dmul>
 8003830:	f7fd f992 	bl	8000b58 <__aeabi_d2f>
 8003834:	4d24      	ldr	r5, [pc, #144]	; (80038c8 <main+0x2c8>)
 8003836:	6028      	str	r0, [r5, #0]
		printf("X:%f ", xg);
 8003838:	4658      	mov	r0, fp
 800383a:	f7fc fe5d 	bl	80004f8 <__aeabi_f2d>
 800383e:	4602      	mov	r2, r0
 8003840:	460b      	mov	r3, r1
 8003842:	4822      	ldr	r0, [pc, #136]	; (80038cc <main+0x2cc>)
 8003844:	f000 fed4 	bl	80045f0 <iprintf>
		printf("Y:%f ", yg);
 8003848:	f8da 0000 	ldr.w	r0, [sl]
 800384c:	f7fc fe54 	bl	80004f8 <__aeabi_f2d>
 8003850:	4602      	mov	r2, r0
 8003852:	460b      	mov	r3, r1
 8003854:	481e      	ldr	r0, [pc, #120]	; (80038d0 <main+0x2d0>)
 8003856:	f000 fecb 	bl	80045f0 <iprintf>
		printf("Z:%f\n", zg);
 800385a:	6828      	ldr	r0, [r5, #0]
 800385c:	f7fc fe4c 	bl	80004f8 <__aeabi_f2d>
 8003860:	4602      	mov	r2, r0
 8003862:	460b      	mov	r3, r1
 8003864:	481b      	ldr	r0, [pc, #108]	; (80038d4 <main+0x2d4>)
 8003866:	f000 fec3 	bl	80045f0 <iprintf>
		HAL_Delay(100);
 800386a:	2064      	movs	r0, #100	; 0x64
 800386c:	f7fd fb98 	bl	8000fa0 <HAL_Delay>
 8003870:	e7a0      	b.n	80037b4 <main+0x1b4>
 8003872:	bf00      	nop
 8003874:	f3af 8000 	nop.w
 8003878:	8e8a71de 	.word	0x8e8a71de
 800387c:	3f7ff2e4 	.word	0x3f7ff2e4
 8003880:	48000400 	.word	0x48000400
 8003884:	200002c4 	.word	0x200002c4
 8003888:	48000800 	.word	0x48000800
 800388c:	48000c00 	.word	0x48000c00
 8003890:	40008000 	.word	0x40008000
 8003894:	20000354 	.word	0x20000354
 8003898:	40013800 	.word	0x40013800
 800389c:	200003e0 	.word	0x200003e0
 80038a0:	40002800 	.word	0x40002800
 80038a4:	20000258 	.word	0x20000258
 80038a8:	2000040c 	.word	0x2000040c
 80038ac:	40006800 	.word	0x40006800
 80038b0:	2000020c 	.word	0x2000020c
 80038b4:	00707cbb 	.word	0x00707cbb
 80038b8:	20000684 	.word	0x20000684
 80038bc:	20000404 	.word	0x20000404
 80038c0:	20000350 	.word	0x20000350
 80038c4:	20000680 	.word	0x20000680
 80038c8:	200002c0 	.word	0x200002c0
 80038cc:	080063c4 	.word	0x080063c4
 80038d0:	080063ca 	.word	0x080063ca
 80038d4:	080063d0 	.word	0x080063d0
 80038d8:	40013000 	.word	0x40013000
 80038dc:	40005400 	.word	0x40005400
 80038e0:	200002bc 	.word	0x200002bc
 80038e4:	20000408 	.word	0x20000408

080038e8 <LL_AHB2_GRP1_EnableClock>:
  SET_BIT(RCC->AHB2ENR, Periphs);
 80038e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
{
 80038ec:	b082      	sub	sp, #8
  SET_BIT(RCC->AHB2ENR, Periphs);
 80038ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038f0:	4302      	orrs	r2, r0
 80038f2:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80038f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038f6:	4018      	ands	r0, r3
 80038f8:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 80038fa:	9b01      	ldr	r3, [sp, #4]
}
 80038fc:	b002      	add	sp, #8
 80038fe:	4770      	bx	lr

08003900 <HAL_MspInit>:
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003900:	4770      	bx	lr
	...

08003904 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003904:	b510      	push	{r4, lr}
 8003906:	4604      	mov	r4, r0
 8003908:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800390a:	2214      	movs	r2, #20
 800390c:	2100      	movs	r1, #0
 800390e:	a801      	add	r0, sp, #4
 8003910:	f000 fa0a 	bl	8003d28 <memset>
  if(hi2c->Instance==I2C1)
 8003914:	6822      	ldr	r2, [r4, #0]
 8003916:	4b11      	ldr	r3, [pc, #68]	; (800395c <HAL_I2C_MspInit+0x58>)
 8003918:	429a      	cmp	r2, r3
 800391a:	d11d      	bne.n	8003958 <HAL_I2C_MspInit+0x54>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800391c:	2002      	movs	r0, #2
 800391e:	f7ff ffe3 	bl	80038e8 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003922:	f44f 7240 	mov.w	r2, #768	; 0x300
 8003926:	2312      	movs	r3, #18
 8003928:	e9cd 2301 	strd	r2, r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800392c:	2101      	movs	r1, #1
 800392e:	2300      	movs	r3, #0
 8003930:	e9cd 1303 	strd	r1, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003934:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003936:	eb0d 0103 	add.w	r1, sp, r3
 800393a:	4809      	ldr	r0, [pc, #36]	; (8003960 <HAL_I2C_MspInit+0x5c>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800393c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800393e:	f7fd fb9f 	bl	8001080 <HAL_GPIO_Init>
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003942:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003946:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003948:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800394c:	659a      	str	r2, [r3, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800394e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003950:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003954:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8003956:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003958:	b006      	add	sp, #24
 800395a:	bd10      	pop	{r4, pc}
 800395c:	40005400 	.word	0x40005400
 8003960:	48000400 	.word	0x48000400

08003964 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003964:	b510      	push	{r4, lr}
 8003966:	4604      	mov	r4, r0
 8003968:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800396a:	2214      	movs	r2, #20
 800396c:	2100      	movs	r1, #0
 800396e:	a803      	add	r0, sp, #12
 8003970:	f000 f9da 	bl	8003d28 <memset>
  if(huart->Instance==LPUART1)
 8003974:	6823      	ldr	r3, [r4, #0]
 8003976:	4a1e      	ldr	r2, [pc, #120]	; (80039f0 <HAL_UART_MspInit+0x8c>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d11c      	bne.n	80039b6 <HAL_UART_MspInit+0x52>
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 800397c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003980:	2004      	movs	r0, #4
 8003982:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003984:	f042 0201 	orr.w	r2, r2, #1
 8003988:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 800398a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800398c:	f003 0301 	and.w	r3, r3, #1
 8003990:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8003992:	9b01      	ldr	r3, [sp, #4]
 8003994:	f7ff ffa8 	bl	80038e8 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration    
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003998:	2103      	movs	r1, #3
 800399a:	2302      	movs	r3, #2
 800399c:	e9cd 1303 	strd	r1, r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039a0:	2300      	movs	r3, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039a2:	e9cd 3305 	strd	r3, r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039a6:	4813      	ldr	r0, [pc, #76]	; (80039f4 <HAL_UART_MspInit+0x90>)
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80039a8:	2308      	movs	r3, #8
 80039aa:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039ac:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039ae:	f7fd fb67 	bl	8001080 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80039b2:	b008      	add	sp, #32
 80039b4:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART1)
 80039b6:	4a10      	ldr	r2, [pc, #64]	; (80039f8 <HAL_UART_MspInit+0x94>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d1fa      	bne.n	80039b2 <HAL_UART_MspInit+0x4e>
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80039bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039c0:	2002      	movs	r0, #2
 80039c2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80039c4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80039c8:	661a      	str	r2, [r3, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80039ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039d0:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 80039d2:	9b02      	ldr	r3, [sp, #8]
 80039d4:	f7ff ff88 	bl	80038e8 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039d8:	2302      	movs	r3, #2
 80039da:	22c0      	movs	r2, #192	; 0xc0
 80039dc:	e9cd 2303 	strd	r2, r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039e0:	2300      	movs	r3, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039e2:	e9cd 3305 	strd	r3, r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80039e6:	2307      	movs	r3, #7
 80039e8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039ea:	a903      	add	r1, sp, #12
 80039ec:	4803      	ldr	r0, [pc, #12]	; (80039fc <HAL_UART_MspInit+0x98>)
 80039ee:	e7de      	b.n	80039ae <HAL_UART_MspInit+0x4a>
 80039f0:	40008000 	.word	0x40008000
 80039f4:	48000800 	.word	0x48000800
 80039f8:	40013800 	.word	0x40013800
 80039fc:	48000400 	.word	0x48000400

08003a00 <HAL_RTC_MspInit>:
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
  if(hrtc->Instance==RTC)
 8003a00:	6802      	ldr	r2, [r0, #0]
 8003a02:	4b06      	ldr	r3, [pc, #24]	; (8003a1c <HAL_RTC_MspInit+0x1c>)
 8003a04:	429a      	cmp	r2, r3
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8003a06:	bf01      	itttt	eq
 8003a08:	f04f 42b0 	moveq.w	r2, #1476395008	; 0x58000000
 8003a0c:	f8d2 3090 	ldreq.w	r3, [r2, #144]	; 0x90
 8003a10:	f443 4300 	orreq.w	r3, r3, #32768	; 0x8000
 8003a14:	f8c2 3090 	streq.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	40002800 	.word	0x40002800

08003a20 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003a20:	b510      	push	{r4, lr}
 8003a22:	4604      	mov	r4, r0
 8003a24:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a26:	2214      	movs	r2, #20
 8003a28:	2100      	movs	r1, #0
 8003a2a:	a801      	add	r0, sp, #4
 8003a2c:	f000 f97c 	bl	8003d28 <memset>
  if(hspi->Instance==SPI1)
 8003a30:	6822      	ldr	r2, [r4, #0]
 8003a32:	4b10      	ldr	r3, [pc, #64]	; (8003a74 <HAL_SPI_MspInit+0x54>)
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d11b      	bne.n	8003a70 <HAL_SPI_MspInit+0x50>
  SET_BIT(RCC->APB2ENR, Periphs);
 8003a38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a3c:	2001      	movs	r0, #1
 8003a3e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003a40:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003a44:	661a      	str	r2, [r3, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003a46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a4c:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8003a4e:	9b00      	ldr	r3, [sp, #0]
 8003a50:	f7ff ff4a 	bl	80038e8 <LL_AHB2_GRP1_EnableClock>
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a54:	2302      	movs	r3, #2
 8003a56:	22e0      	movs	r2, #224	; 0xe0
 8003a58:	e9cd 2301 	strd	r2, r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a5c:	2300      	movs	r3, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a5e:	e9cd 3303 	strd	r3, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a62:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003a64:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003a6a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a6c:	f7fd fb08 	bl	8001080 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003a70:	b006      	add	sp, #24
 8003a72:	bd10      	pop	{r4, pc}
 8003a74:	40013000 	.word	0x40013000

08003a78 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003a78:	b510      	push	{r4, lr}
 8003a7a:	4604      	mov	r4, r0
 8003a7c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a7e:	2214      	movs	r2, #20
 8003a80:	2100      	movs	r1, #0
 8003a82:	a801      	add	r0, sp, #4
 8003a84:	f000 f950 	bl	8003d28 <memset>
  if(hpcd->Instance==USB)
 8003a88:	6822      	ldr	r2, [r4, #0]
 8003a8a:	4b11      	ldr	r3, [pc, #68]	; (8003ad0 <HAL_PCD_MspInit+0x58>)
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d11c      	bne.n	8003aca <HAL_PCD_MspInit+0x52>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a90:	2001      	movs	r0, #1
 8003a92:	f7ff ff29 	bl	80038e8 <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration    
    PA11     ------> USB_DM
    PA12     ------> USB_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a96:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 8003a9a:	2302      	movs	r3, #2
 8003a9c:	e9cd 2301 	strd	r2, r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aa0:	2300      	movs	r3, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aa2:	e9cd 3303 	strd	r3, r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aa6:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8003aa8:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aaa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8003aae:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ab0:	f7fd fae6 	bl	8001080 <HAL_GPIO_Init>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003ab4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ab8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003aba:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003abe:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003ac0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ac2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003ac6:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8003ac8:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8003aca:	b006      	add	sp, #24
 8003acc:	bd10      	pop	{r4, pc}
 8003ace:	bf00      	nop
 8003ad0:	40006800 	.word	0x40006800

08003ad4 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003ad4:	4770      	bx	lr

08003ad6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ad6:	e7fe      	b.n	8003ad6 <HardFault_Handler>

08003ad8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ad8:	e7fe      	b.n	8003ad8 <MemManage_Handler>

08003ada <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ada:	e7fe      	b.n	8003ada <BusFault_Handler>

08003adc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003adc:	e7fe      	b.n	8003adc <UsageFault_Handler>

08003ade <SVC_Handler>:
 8003ade:	4770      	bx	lr

08003ae0 <DebugMon_Handler>:
 8003ae0:	4770      	bx	lr

08003ae2 <PendSV_Handler>:
 8003ae2:	4770      	bx	lr

08003ae4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ae4:	f7fd ba44 	b.w	8000f70 <HAL_IncTick>

08003ae8 <_write>:
{
	while (1) {}		/* Make sure we hang here */
}

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8003ae8:	b530      	push	{r4, r5, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003aea:	2300      	movs	r3, #0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003aec:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 8003af0:	4293      	cmp	r3, r2
 8003af2:	db01      	blt.n	8003af8 <_write+0x10>
	{
	   ITM_SendChar( *ptr++ );
	}

	return len;
}
 8003af4:	4610      	mov	r0, r2
 8003af6:	bd30      	pop	{r4, r5, pc}
 8003af8:	f8d4 0e80 	ldr.w	r0, [r4, #3712]	; 0xe80
 8003afc:	07c5      	lsls	r5, r0, #31
 8003afe:	d507      	bpl.n	8003b10 <_write+0x28>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8003b00:	f8d4 0e00 	ldr.w	r0, [r4, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8003b04:	07c0      	lsls	r0, r0, #31
 8003b06:	d503      	bpl.n	8003b10 <_write+0x28>
	   ITM_SendChar( *ptr++ );
 8003b08:	5cc8      	ldrb	r0, [r1, r3]
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8003b0a:	6825      	ldr	r5, [r4, #0]
 8003b0c:	b115      	cbz	r5, 8003b14 <_write+0x2c>
    {
      __NOP();
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8003b0e:	7020      	strb	r0, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b10:	3301      	adds	r3, #1
 8003b12:	e7ed      	b.n	8003af0 <_write+0x8>
      __NOP();
 8003b14:	bf00      	nop
 8003b16:	e7f8      	b.n	8003b0a <_write+0x22>

08003b18 <_sbrk>:
{
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 8003b18:	4b04      	ldr	r3, [pc, #16]	; (8003b2c <_sbrk+0x14>)
 8003b1a:	6819      	ldr	r1, [r3, #0]
{
 8003b1c:	4602      	mov	r2, r0
	if (heap_end == 0) {
 8003b1e:	b909      	cbnz	r1, 8003b24 <_sbrk+0xc>
		heap_end = & end;
 8003b20:	4903      	ldr	r1, [pc, #12]	; (8003b30 <_sbrk+0x18>)
 8003b22:	6019      	str	r1, [r3, #0]
	}

	prev_heap_end = heap_end;
 8003b24:	6818      	ldr	r0, [r3, #0]
	heap_end += incr;
 8003b26:	4402      	add	r2, r0
 8003b28:	601a      	str	r2, [r3, #0]

	return (void *) prev_heap_end;
}
 8003b2a:	4770      	bx	lr
 8003b2c:	200001fc 	.word	0x200001fc
 8003b30:	20000690 	.word	0x20000690

08003b34 <_close>:

int _close(int32_t file)
{
	errno = ENOSYS;
 8003b34:	4b02      	ldr	r3, [pc, #8]	; (8003b40 <_close+0xc>)
 8003b36:	2258      	movs	r2, #88	; 0x58
 8003b38:	601a      	str	r2, [r3, #0]
	return -1;
}
 8003b3a:	f04f 30ff 	mov.w	r0, #4294967295
 8003b3e:	4770      	bx	lr
 8003b40:	2000068c 	.word	0x2000068c

08003b44 <_fstat>:


int _fstat(int32_t file, struct stat *st)
{
	errno = ENOSYS;
 8003b44:	4b02      	ldr	r3, [pc, #8]	; (8003b50 <_fstat+0xc>)
 8003b46:	2258      	movs	r2, #88	; 0x58
 8003b48:	601a      	str	r2, [r3, #0]
	return -1;
}
 8003b4a:	f04f 30ff 	mov.w	r0, #4294967295
 8003b4e:	4770      	bx	lr
 8003b50:	2000068c 	.word	0x2000068c

08003b54 <_isatty>:

int _isatty(int32_t file)
{
	errno = ENOSYS;
 8003b54:	4b02      	ldr	r3, [pc, #8]	; (8003b60 <_isatty+0xc>)
 8003b56:	2258      	movs	r2, #88	; 0x58
 8003b58:	601a      	str	r2, [r3, #0]
	return 0;
}
 8003b5a:	2000      	movs	r0, #0
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	2000068c 	.word	0x2000068c

08003b64 <_lseek>:

int _lseek(int32_t file, int32_t ptr, int32_t dir)
{
	errno = ENOSYS;
 8003b64:	4b02      	ldr	r3, [pc, #8]	; (8003b70 <_lseek+0xc>)
 8003b66:	2258      	movs	r2, #88	; 0x58
 8003b68:	601a      	str	r2, [r3, #0]
	return -1;
}
 8003b6a:	f04f 30ff 	mov.w	r0, #4294967295
 8003b6e:	4770      	bx	lr
 8003b70:	2000068c 	.word	0x2000068c

08003b74 <_read>:

int _read(int32_t file, uint8_t *ptr, int32_t len)
{
	errno = ENOSYS;
 8003b74:	4b02      	ldr	r3, [pc, #8]	; (8003b80 <_read+0xc>)
 8003b76:	2258      	movs	r2, #88	; 0x58
 8003b78:	601a      	str	r2, [r3, #0]
	return -1;
}
 8003b7a:	f04f 30ff 	mov.w	r0, #4294967295
 8003b7e:	4770      	bx	lr
 8003b80:	2000068c 	.word	0x2000068c

08003b84 <SystemInit>:
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8003b84:	4b17      	ldr	r3, [pc, #92]	; (8003be4 <SystemInit+0x60>)
 8003b86:	2100      	movs	r1, #0
 8003b88:	6099      	str	r1, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8003b8a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003b8e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8003b92:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003b96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8003b9a:	f46f 7c82 	mvn.w	ip, #260	; 0x104
  RCC->CR |= RCC_CR_MSION;
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	f042 0201 	orr.w	r2, r2, #1
 8003ba4:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00070000U;
 8003ba6:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8003baa:	609a      	str	r2, [r3, #8]
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8003bac:	6818      	ldr	r0, [r3, #0]
 8003bae:	f1a2 62a2 	sub.w	r2, r2, #84934656	; 0x5100000
 8003bb2:	4462      	add	r2, ip
 8003bb4:	4002      	ands	r2, r0
 8003bb6:	601a      	str	r2, [r3, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8003bb8:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8003bbc:	f022 0205 	bic.w	r2, r2, #5
 8003bc0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8003bc4:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003bc8:	f022 0201 	bic.w	r2, r2, #1
 8003bcc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8003bd0:	4a05      	ldr	r2, [pc, #20]	; (8003be8 <SystemInit+0x64>)
 8003bd2:	60da      	str	r2, [r3, #12]

  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8003bd4:	611a      	str	r2, [r3, #16]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003bdc:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003bde:	6199      	str	r1, [r3, #24]
}
 8003be0:	4770      	bx	lr
 8003be2:	bf00      	nop
 8003be4:	e000ed00 	.word	0xe000ed00
 8003be8:	22041000 	.word	0x22041000

08003bec <SystemCoreClockUpdate>:
  uint32_t tmp, msirange, pllvco, pllr, pllsource , pllm;

  /* Get MSI Range frequency--------------------------------------------------*/

  /*MSI frequency range in Hz*/
  msirange = MSIRangeTable[(RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos];
 8003bec:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 8003bf0:	4a21      	ldr	r2, [pc, #132]	; (8003c78 <SystemCoreClockUpdate+0x8c>)
 8003bf2:	6803      	ldr	r3, [r0, #0]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bf4:	6881      	ldr	r1, [r0, #8]
  msirange = MSIRangeTable[(RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos];
 8003bf6:	f3c3 1303 	ubfx	r3, r3, #4, #4
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bfa:	f001 010c 	and.w	r1, r1, #12
 8003bfe:	2908      	cmp	r1, #8
{
 8003c00:	b510      	push	{r4, lr}
  msirange = MSIRangeTable[(RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos];
 8003c02:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8003c06:	4a1d      	ldr	r2, [pc, #116]	; (8003c7c <SystemCoreClockUpdate+0x90>)
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c08:	d012      	beq.n	8003c30 <SystemCoreClockUpdate+0x44>
 8003c0a:	290c      	cmp	r1, #12
 8003c0c:	d012      	beq.n	8003c34 <SystemCoreClockUpdate+0x48>
 8003c0e:	2904      	cmp	r1, #4
 8003c10:	d130      	bne.n	8003c74 <SystemCoreClockUpdate+0x88>
      SystemCoreClock = msirange;
      break;

    case 0x04:  /* HSI used as system clock source */
      /* HSI used as system clock source */
        SystemCoreClock = HSI_VALUE;
 8003c12:	4b1b      	ldr	r3, [pc, #108]	; (8003c80 <SystemCoreClockUpdate+0x94>)
      }
      
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
      
      SystemCoreClock = pllvco/pllr;
 8003c14:	6013      	str	r3, [r2, #0]
      break;
  }
  
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK1 prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003c16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
  /* HCLK clock frequency */
  SystemCoreClock = SystemCoreClock / tmp;
 8003c1a:	481a      	ldr	r0, [pc, #104]	; (8003c84 <SystemCoreClockUpdate+0x98>)
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003c1c:	6899      	ldr	r1, [r3, #8]
  SystemCoreClock = SystemCoreClock / tmp;
 8003c1e:	6813      	ldr	r3, [r2, #0]
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003c20:	f3c1 1103 	ubfx	r1, r1, #4, #4
  SystemCoreClock = SystemCoreClock / tmp;
 8003c24:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 8003c28:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c2c:	6013      	str	r3, [r2, #0]

}
 8003c2e:	bd10      	pop	{r4, pc}
      SystemCoreClock = HSE_VALUE;
 8003c30:	4b15      	ldr	r3, [pc, #84]	; (8003c88 <SystemCoreClockUpdate+0x9c>)
 8003c32:	e7ef      	b.n	8003c14 <SystemCoreClockUpdate+0x28>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003c34:	68c1      	ldr	r1, [r0, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 8003c36:	68c3      	ldr	r3, [r0, #12]
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003c38:	f001 0103 	and.w	r1, r1, #3
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 8003c3c:	f3c3 1302 	ubfx	r3, r3, #4, #3
      if(pllsource == 0x02UL) /* HSI used as PLL clock source */
 8003c40:	2902      	cmp	r1, #2
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 8003c42:	f103 0301 	add.w	r3, r3, #1
      if(pllsource == 0x02UL) /* HSI used as PLL clock source */
 8003c46:	d10e      	bne.n	8003c66 <SystemCoreClockUpdate+0x7a>
        pllvco = (HSI_VALUE / pllm);
 8003c48:	490d      	ldr	r1, [pc, #52]	; (8003c80 <SystemCoreClockUpdate+0x94>)
        pllvco = (HSE_VALUE / pllm);
 8003c4a:	fbb1 f3f3 	udiv	r3, r1, r3
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c4e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003c52:	68c8      	ldr	r0, [r1, #12]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 8003c54:	68c9      	ldr	r1, [r1, #12]
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c56:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 8003c5a:	0f49      	lsrs	r1, r1, #29
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c5c:	4343      	muls	r3, r0
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 8003c5e:	3101      	adds	r1, #1
      SystemCoreClock = pllvco/pllr;
 8003c60:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c64:	e7d6      	b.n	8003c14 <SystemCoreClockUpdate+0x28>
      else if(pllsource == 0x03UL) /* HSE used as PLL clock source */
 8003c66:	2903      	cmp	r1, #3
 8003c68:	d101      	bne.n	8003c6e <SystemCoreClockUpdate+0x82>
        pllvco = (HSE_VALUE / pllm);
 8003c6a:	4907      	ldr	r1, [pc, #28]	; (8003c88 <SystemCoreClockUpdate+0x9c>)
 8003c6c:	e7ed      	b.n	8003c4a <SystemCoreClockUpdate+0x5e>
        pllvco = (msirange / pllm);
 8003c6e:	fbb4 f3f3 	udiv	r3, r4, r3
 8003c72:	e7ec      	b.n	8003c4e <SystemCoreClockUpdate+0x62>
      SystemCoreClock = msirange;
 8003c74:	6014      	str	r4, [r2, #0]
      break;
 8003c76:	e7ce      	b.n	8003c16 <SystemCoreClockUpdate+0x2a>
 8003c78:	08006438 	.word	0x08006438
 8003c7c:	2000000c 	.word	0x2000000c
 8003c80:	00f42400 	.word	0x00f42400
 8003c84:	080063d8 	.word	0x080063d8
 8003c88:	01e84800 	.word	0x01e84800

08003c8c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003c8c:	480d      	ldr	r0, [pc, #52]	; (8003cc4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003c8e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003c90:	480d      	ldr	r0, [pc, #52]	; (8003cc8 <LoopForever+0x6>)
  ldr r1, =_edata
 8003c92:	490e      	ldr	r1, [pc, #56]	; (8003ccc <LoopForever+0xa>)
  ldr r2, =_sidata
 8003c94:	4a0e      	ldr	r2, [pc, #56]	; (8003cd0 <LoopForever+0xe>)
  movs r3, #0
 8003c96:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003c98:	e002      	b.n	8003ca0 <LoopCopyDataInit>

08003c9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c9e:	3304      	adds	r3, #4

08003ca0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ca0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ca2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ca4:	d3f9      	bcc.n	8003c9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ca6:	4a0b      	ldr	r2, [pc, #44]	; (8003cd4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003ca8:	4c0b      	ldr	r4, [pc, #44]	; (8003cd8 <LoopForever+0x16>)
  movs r3, #0
 8003caa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003cac:	e001      	b.n	8003cb2 <LoopFillZerobss>

08003cae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003cae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003cb0:	3204      	adds	r2, #4

08003cb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003cb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003cb4:	d3fb      	bcc.n	8003cae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003cb6:	f7ff ff65 	bl	8003b84 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8003cba:	f000 f811 	bl	8003ce0 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8003cbe:	f7ff fc9f 	bl	8003600 <main>

08003cc2 <LoopForever>:

LoopForever:
  b LoopForever
 8003cc2:	e7fe      	b.n	8003cc2 <LoopForever>
  ldr   r0, =_estack
 8003cc4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8003cc8:	20000004 	.word	0x20000004
  ldr r1, =_edata
 8003ccc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8003cd0:	08006748 	.word	0x08006748
  ldr r2, =_sbss
 8003cd4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8003cd8:	20000690 	.word	0x20000690

08003cdc <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003cdc:	e7fe      	b.n	8003cdc <ADC1_IRQHandler>
	...

08003ce0 <__libc_init_array>:
 8003ce0:	b570      	push	{r4, r5, r6, lr}
 8003ce2:	4e0d      	ldr	r6, [pc, #52]	; (8003d18 <__libc_init_array+0x38>)
 8003ce4:	4c0d      	ldr	r4, [pc, #52]	; (8003d1c <__libc_init_array+0x3c>)
 8003ce6:	1ba4      	subs	r4, r4, r6
 8003ce8:	10a4      	asrs	r4, r4, #2
 8003cea:	2500      	movs	r5, #0
 8003cec:	42a5      	cmp	r5, r4
 8003cee:	d109      	bne.n	8003d04 <__libc_init_array+0x24>
 8003cf0:	4e0b      	ldr	r6, [pc, #44]	; (8003d20 <__libc_init_array+0x40>)
 8003cf2:	4c0c      	ldr	r4, [pc, #48]	; (8003d24 <__libc_init_array+0x44>)
 8003cf4:	f002 fb46 	bl	8006384 <_init>
 8003cf8:	1ba4      	subs	r4, r4, r6
 8003cfa:	10a4      	asrs	r4, r4, #2
 8003cfc:	2500      	movs	r5, #0
 8003cfe:	42a5      	cmp	r5, r4
 8003d00:	d105      	bne.n	8003d0e <__libc_init_array+0x2e>
 8003d02:	bd70      	pop	{r4, r5, r6, pc}
 8003d04:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003d08:	4798      	blx	r3
 8003d0a:	3501      	adds	r5, #1
 8003d0c:	e7ee      	b.n	8003cec <__libc_init_array+0xc>
 8003d0e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003d12:	4798      	blx	r3
 8003d14:	3501      	adds	r5, #1
 8003d16:	e7f2      	b.n	8003cfe <__libc_init_array+0x1e>
 8003d18:	08006740 	.word	0x08006740
 8003d1c:	08006740 	.word	0x08006740
 8003d20:	08006740 	.word	0x08006740
 8003d24:	08006744 	.word	0x08006744

08003d28 <memset>:
 8003d28:	4402      	add	r2, r0
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d100      	bne.n	8003d32 <memset+0xa>
 8003d30:	4770      	bx	lr
 8003d32:	f803 1b01 	strb.w	r1, [r3], #1
 8003d36:	e7f9      	b.n	8003d2c <memset+0x4>

08003d38 <__cvt>:
 8003d38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003d3c:	ec55 4b10 	vmov	r4, r5, d0
 8003d40:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8003d42:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003d46:	2d00      	cmp	r5, #0
 8003d48:	460e      	mov	r6, r1
 8003d4a:	4691      	mov	r9, r2
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	bfb8      	it	lt
 8003d50:	4622      	movlt	r2, r4
 8003d52:	462b      	mov	r3, r5
 8003d54:	f027 0720 	bic.w	r7, r7, #32
 8003d58:	bfbb      	ittet	lt
 8003d5a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003d5e:	461d      	movlt	r5, r3
 8003d60:	2300      	movge	r3, #0
 8003d62:	232d      	movlt	r3, #45	; 0x2d
 8003d64:	bfb8      	it	lt
 8003d66:	4614      	movlt	r4, r2
 8003d68:	2f46      	cmp	r7, #70	; 0x46
 8003d6a:	700b      	strb	r3, [r1, #0]
 8003d6c:	d004      	beq.n	8003d78 <__cvt+0x40>
 8003d6e:	2f45      	cmp	r7, #69	; 0x45
 8003d70:	d100      	bne.n	8003d74 <__cvt+0x3c>
 8003d72:	3601      	adds	r6, #1
 8003d74:	2102      	movs	r1, #2
 8003d76:	e000      	b.n	8003d7a <__cvt+0x42>
 8003d78:	2103      	movs	r1, #3
 8003d7a:	ab03      	add	r3, sp, #12
 8003d7c:	9301      	str	r3, [sp, #4]
 8003d7e:	ab02      	add	r3, sp, #8
 8003d80:	9300      	str	r3, [sp, #0]
 8003d82:	4632      	mov	r2, r6
 8003d84:	4653      	mov	r3, sl
 8003d86:	ec45 4b10 	vmov	d0, r4, r5
 8003d8a:	f000 fcd5 	bl	8004738 <_dtoa_r>
 8003d8e:	2f47      	cmp	r7, #71	; 0x47
 8003d90:	4680      	mov	r8, r0
 8003d92:	d102      	bne.n	8003d9a <__cvt+0x62>
 8003d94:	f019 0f01 	tst.w	r9, #1
 8003d98:	d026      	beq.n	8003de8 <__cvt+0xb0>
 8003d9a:	2f46      	cmp	r7, #70	; 0x46
 8003d9c:	eb08 0906 	add.w	r9, r8, r6
 8003da0:	d111      	bne.n	8003dc6 <__cvt+0x8e>
 8003da2:	f898 3000 	ldrb.w	r3, [r8]
 8003da6:	2b30      	cmp	r3, #48	; 0x30
 8003da8:	d10a      	bne.n	8003dc0 <__cvt+0x88>
 8003daa:	2200      	movs	r2, #0
 8003dac:	2300      	movs	r3, #0
 8003dae:	4620      	mov	r0, r4
 8003db0:	4629      	mov	r1, r5
 8003db2:	f7fc fe61 	bl	8000a78 <__aeabi_dcmpeq>
 8003db6:	b918      	cbnz	r0, 8003dc0 <__cvt+0x88>
 8003db8:	f1c6 0601 	rsb	r6, r6, #1
 8003dbc:	f8ca 6000 	str.w	r6, [sl]
 8003dc0:	f8da 3000 	ldr.w	r3, [sl]
 8003dc4:	4499      	add	r9, r3
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	2300      	movs	r3, #0
 8003dca:	4620      	mov	r0, r4
 8003dcc:	4629      	mov	r1, r5
 8003dce:	f7fc fe53 	bl	8000a78 <__aeabi_dcmpeq>
 8003dd2:	b938      	cbnz	r0, 8003de4 <__cvt+0xac>
 8003dd4:	2230      	movs	r2, #48	; 0x30
 8003dd6:	9b03      	ldr	r3, [sp, #12]
 8003dd8:	454b      	cmp	r3, r9
 8003dda:	d205      	bcs.n	8003de8 <__cvt+0xb0>
 8003ddc:	1c59      	adds	r1, r3, #1
 8003dde:	9103      	str	r1, [sp, #12]
 8003de0:	701a      	strb	r2, [r3, #0]
 8003de2:	e7f8      	b.n	8003dd6 <__cvt+0x9e>
 8003de4:	f8cd 900c 	str.w	r9, [sp, #12]
 8003de8:	9b03      	ldr	r3, [sp, #12]
 8003dea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003dec:	eba3 0308 	sub.w	r3, r3, r8
 8003df0:	4640      	mov	r0, r8
 8003df2:	6013      	str	r3, [r2, #0]
 8003df4:	b004      	add	sp, #16
 8003df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003dfa <__exponent>:
 8003dfa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003dfc:	2900      	cmp	r1, #0
 8003dfe:	4604      	mov	r4, r0
 8003e00:	bfba      	itte	lt
 8003e02:	4249      	neglt	r1, r1
 8003e04:	232d      	movlt	r3, #45	; 0x2d
 8003e06:	232b      	movge	r3, #43	; 0x2b
 8003e08:	2909      	cmp	r1, #9
 8003e0a:	f804 2b02 	strb.w	r2, [r4], #2
 8003e0e:	7043      	strb	r3, [r0, #1]
 8003e10:	dd20      	ble.n	8003e54 <__exponent+0x5a>
 8003e12:	f10d 0307 	add.w	r3, sp, #7
 8003e16:	461f      	mov	r7, r3
 8003e18:	260a      	movs	r6, #10
 8003e1a:	fb91 f5f6 	sdiv	r5, r1, r6
 8003e1e:	fb06 1115 	mls	r1, r6, r5, r1
 8003e22:	3130      	adds	r1, #48	; 0x30
 8003e24:	2d09      	cmp	r5, #9
 8003e26:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003e2a:	f103 32ff 	add.w	r2, r3, #4294967295
 8003e2e:	4629      	mov	r1, r5
 8003e30:	dc09      	bgt.n	8003e46 <__exponent+0x4c>
 8003e32:	3130      	adds	r1, #48	; 0x30
 8003e34:	3b02      	subs	r3, #2
 8003e36:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003e3a:	42bb      	cmp	r3, r7
 8003e3c:	4622      	mov	r2, r4
 8003e3e:	d304      	bcc.n	8003e4a <__exponent+0x50>
 8003e40:	1a10      	subs	r0, r2, r0
 8003e42:	b003      	add	sp, #12
 8003e44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e46:	4613      	mov	r3, r2
 8003e48:	e7e7      	b.n	8003e1a <__exponent+0x20>
 8003e4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003e4e:	f804 2b01 	strb.w	r2, [r4], #1
 8003e52:	e7f2      	b.n	8003e3a <__exponent+0x40>
 8003e54:	2330      	movs	r3, #48	; 0x30
 8003e56:	4419      	add	r1, r3
 8003e58:	7083      	strb	r3, [r0, #2]
 8003e5a:	1d02      	adds	r2, r0, #4
 8003e5c:	70c1      	strb	r1, [r0, #3]
 8003e5e:	e7ef      	b.n	8003e40 <__exponent+0x46>

08003e60 <_printf_float>:
 8003e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e64:	b08d      	sub	sp, #52	; 0x34
 8003e66:	460c      	mov	r4, r1
 8003e68:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8003e6c:	4616      	mov	r6, r2
 8003e6e:	461f      	mov	r7, r3
 8003e70:	4605      	mov	r5, r0
 8003e72:	f001 fae3 	bl	800543c <_localeconv_r>
 8003e76:	6803      	ldr	r3, [r0, #0]
 8003e78:	9304      	str	r3, [sp, #16]
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f7fc f980 	bl	8000180 <strlen>
 8003e80:	2300      	movs	r3, #0
 8003e82:	930a      	str	r3, [sp, #40]	; 0x28
 8003e84:	f8d8 3000 	ldr.w	r3, [r8]
 8003e88:	9005      	str	r0, [sp, #20]
 8003e8a:	3307      	adds	r3, #7
 8003e8c:	f023 0307 	bic.w	r3, r3, #7
 8003e90:	f103 0208 	add.w	r2, r3, #8
 8003e94:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003e98:	f8d4 b000 	ldr.w	fp, [r4]
 8003e9c:	f8c8 2000 	str.w	r2, [r8]
 8003ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ea4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003ea8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003eac:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003eb0:	9307      	str	r3, [sp, #28]
 8003eb2:	f8cd 8018 	str.w	r8, [sp, #24]
 8003eb6:	f04f 32ff 	mov.w	r2, #4294967295
 8003eba:	4ba7      	ldr	r3, [pc, #668]	; (8004158 <_printf_float+0x2f8>)
 8003ebc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003ec0:	f7fc fe0c 	bl	8000adc <__aeabi_dcmpun>
 8003ec4:	bb70      	cbnz	r0, 8003f24 <_printf_float+0xc4>
 8003ec6:	f04f 32ff 	mov.w	r2, #4294967295
 8003eca:	4ba3      	ldr	r3, [pc, #652]	; (8004158 <_printf_float+0x2f8>)
 8003ecc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003ed0:	f7fc fde6 	bl	8000aa0 <__aeabi_dcmple>
 8003ed4:	bb30      	cbnz	r0, 8003f24 <_printf_float+0xc4>
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	2300      	movs	r3, #0
 8003eda:	4640      	mov	r0, r8
 8003edc:	4649      	mov	r1, r9
 8003ede:	f7fc fdd5 	bl	8000a8c <__aeabi_dcmplt>
 8003ee2:	b110      	cbz	r0, 8003eea <_printf_float+0x8a>
 8003ee4:	232d      	movs	r3, #45	; 0x2d
 8003ee6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003eea:	4a9c      	ldr	r2, [pc, #624]	; (800415c <_printf_float+0x2fc>)
 8003eec:	4b9c      	ldr	r3, [pc, #624]	; (8004160 <_printf_float+0x300>)
 8003eee:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8003ef2:	bf8c      	ite	hi
 8003ef4:	4690      	movhi	r8, r2
 8003ef6:	4698      	movls	r8, r3
 8003ef8:	2303      	movs	r3, #3
 8003efa:	f02b 0204 	bic.w	r2, fp, #4
 8003efe:	6123      	str	r3, [r4, #16]
 8003f00:	6022      	str	r2, [r4, #0]
 8003f02:	f04f 0900 	mov.w	r9, #0
 8003f06:	9700      	str	r7, [sp, #0]
 8003f08:	4633      	mov	r3, r6
 8003f0a:	aa0b      	add	r2, sp, #44	; 0x2c
 8003f0c:	4621      	mov	r1, r4
 8003f0e:	4628      	mov	r0, r5
 8003f10:	f000 f9e6 	bl	80042e0 <_printf_common>
 8003f14:	3001      	adds	r0, #1
 8003f16:	f040 808d 	bne.w	8004034 <_printf_float+0x1d4>
 8003f1a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f1e:	b00d      	add	sp, #52	; 0x34
 8003f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f24:	4642      	mov	r2, r8
 8003f26:	464b      	mov	r3, r9
 8003f28:	4640      	mov	r0, r8
 8003f2a:	4649      	mov	r1, r9
 8003f2c:	f7fc fdd6 	bl	8000adc <__aeabi_dcmpun>
 8003f30:	b110      	cbz	r0, 8003f38 <_printf_float+0xd8>
 8003f32:	4a8c      	ldr	r2, [pc, #560]	; (8004164 <_printf_float+0x304>)
 8003f34:	4b8c      	ldr	r3, [pc, #560]	; (8004168 <_printf_float+0x308>)
 8003f36:	e7da      	b.n	8003eee <_printf_float+0x8e>
 8003f38:	6861      	ldr	r1, [r4, #4]
 8003f3a:	1c4b      	adds	r3, r1, #1
 8003f3c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8003f40:	a80a      	add	r0, sp, #40	; 0x28
 8003f42:	d13e      	bne.n	8003fc2 <_printf_float+0x162>
 8003f44:	2306      	movs	r3, #6
 8003f46:	6063      	str	r3, [r4, #4]
 8003f48:	2300      	movs	r3, #0
 8003f4a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8003f4e:	ab09      	add	r3, sp, #36	; 0x24
 8003f50:	9300      	str	r3, [sp, #0]
 8003f52:	ec49 8b10 	vmov	d0, r8, r9
 8003f56:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003f5a:	6022      	str	r2, [r4, #0]
 8003f5c:	f8cd a004 	str.w	sl, [sp, #4]
 8003f60:	6861      	ldr	r1, [r4, #4]
 8003f62:	4628      	mov	r0, r5
 8003f64:	f7ff fee8 	bl	8003d38 <__cvt>
 8003f68:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8003f6c:	2b47      	cmp	r3, #71	; 0x47
 8003f6e:	4680      	mov	r8, r0
 8003f70:	d109      	bne.n	8003f86 <_printf_float+0x126>
 8003f72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f74:	1cd8      	adds	r0, r3, #3
 8003f76:	db02      	blt.n	8003f7e <_printf_float+0x11e>
 8003f78:	6862      	ldr	r2, [r4, #4]
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	dd47      	ble.n	800400e <_printf_float+0x1ae>
 8003f7e:	f1aa 0a02 	sub.w	sl, sl, #2
 8003f82:	fa5f fa8a 	uxtb.w	sl, sl
 8003f86:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8003f8a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003f8c:	d824      	bhi.n	8003fd8 <_printf_float+0x178>
 8003f8e:	3901      	subs	r1, #1
 8003f90:	4652      	mov	r2, sl
 8003f92:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003f96:	9109      	str	r1, [sp, #36]	; 0x24
 8003f98:	f7ff ff2f 	bl	8003dfa <__exponent>
 8003f9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003f9e:	1813      	adds	r3, r2, r0
 8003fa0:	2a01      	cmp	r2, #1
 8003fa2:	4681      	mov	r9, r0
 8003fa4:	6123      	str	r3, [r4, #16]
 8003fa6:	dc02      	bgt.n	8003fae <_printf_float+0x14e>
 8003fa8:	6822      	ldr	r2, [r4, #0]
 8003faa:	07d1      	lsls	r1, r2, #31
 8003fac:	d501      	bpl.n	8003fb2 <_printf_float+0x152>
 8003fae:	3301      	adds	r3, #1
 8003fb0:	6123      	str	r3, [r4, #16]
 8003fb2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d0a5      	beq.n	8003f06 <_printf_float+0xa6>
 8003fba:	232d      	movs	r3, #45	; 0x2d
 8003fbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003fc0:	e7a1      	b.n	8003f06 <_printf_float+0xa6>
 8003fc2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8003fc6:	f000 8177 	beq.w	80042b8 <_printf_float+0x458>
 8003fca:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8003fce:	d1bb      	bne.n	8003f48 <_printf_float+0xe8>
 8003fd0:	2900      	cmp	r1, #0
 8003fd2:	d1b9      	bne.n	8003f48 <_printf_float+0xe8>
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e7b6      	b.n	8003f46 <_printf_float+0xe6>
 8003fd8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8003fdc:	d119      	bne.n	8004012 <_printf_float+0x1b2>
 8003fde:	2900      	cmp	r1, #0
 8003fe0:	6863      	ldr	r3, [r4, #4]
 8003fe2:	dd0c      	ble.n	8003ffe <_printf_float+0x19e>
 8003fe4:	6121      	str	r1, [r4, #16]
 8003fe6:	b913      	cbnz	r3, 8003fee <_printf_float+0x18e>
 8003fe8:	6822      	ldr	r2, [r4, #0]
 8003fea:	07d2      	lsls	r2, r2, #31
 8003fec:	d502      	bpl.n	8003ff4 <_printf_float+0x194>
 8003fee:	3301      	adds	r3, #1
 8003ff0:	440b      	add	r3, r1
 8003ff2:	6123      	str	r3, [r4, #16]
 8003ff4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ff6:	65a3      	str	r3, [r4, #88]	; 0x58
 8003ff8:	f04f 0900 	mov.w	r9, #0
 8003ffc:	e7d9      	b.n	8003fb2 <_printf_float+0x152>
 8003ffe:	b913      	cbnz	r3, 8004006 <_printf_float+0x1a6>
 8004000:	6822      	ldr	r2, [r4, #0]
 8004002:	07d0      	lsls	r0, r2, #31
 8004004:	d501      	bpl.n	800400a <_printf_float+0x1aa>
 8004006:	3302      	adds	r3, #2
 8004008:	e7f3      	b.n	8003ff2 <_printf_float+0x192>
 800400a:	2301      	movs	r3, #1
 800400c:	e7f1      	b.n	8003ff2 <_printf_float+0x192>
 800400e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8004012:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004016:	4293      	cmp	r3, r2
 8004018:	db05      	blt.n	8004026 <_printf_float+0x1c6>
 800401a:	6822      	ldr	r2, [r4, #0]
 800401c:	6123      	str	r3, [r4, #16]
 800401e:	07d1      	lsls	r1, r2, #31
 8004020:	d5e8      	bpl.n	8003ff4 <_printf_float+0x194>
 8004022:	3301      	adds	r3, #1
 8004024:	e7e5      	b.n	8003ff2 <_printf_float+0x192>
 8004026:	2b00      	cmp	r3, #0
 8004028:	bfd4      	ite	le
 800402a:	f1c3 0302 	rsble	r3, r3, #2
 800402e:	2301      	movgt	r3, #1
 8004030:	4413      	add	r3, r2
 8004032:	e7de      	b.n	8003ff2 <_printf_float+0x192>
 8004034:	6823      	ldr	r3, [r4, #0]
 8004036:	055a      	lsls	r2, r3, #21
 8004038:	d407      	bmi.n	800404a <_printf_float+0x1ea>
 800403a:	6923      	ldr	r3, [r4, #16]
 800403c:	4642      	mov	r2, r8
 800403e:	4631      	mov	r1, r6
 8004040:	4628      	mov	r0, r5
 8004042:	47b8      	blx	r7
 8004044:	3001      	adds	r0, #1
 8004046:	d12b      	bne.n	80040a0 <_printf_float+0x240>
 8004048:	e767      	b.n	8003f1a <_printf_float+0xba>
 800404a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800404e:	f240 80dc 	bls.w	800420a <_printf_float+0x3aa>
 8004052:	2200      	movs	r2, #0
 8004054:	2300      	movs	r3, #0
 8004056:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800405a:	f7fc fd0d 	bl	8000a78 <__aeabi_dcmpeq>
 800405e:	2800      	cmp	r0, #0
 8004060:	d033      	beq.n	80040ca <_printf_float+0x26a>
 8004062:	2301      	movs	r3, #1
 8004064:	4a41      	ldr	r2, [pc, #260]	; (800416c <_printf_float+0x30c>)
 8004066:	4631      	mov	r1, r6
 8004068:	4628      	mov	r0, r5
 800406a:	47b8      	blx	r7
 800406c:	3001      	adds	r0, #1
 800406e:	f43f af54 	beq.w	8003f1a <_printf_float+0xba>
 8004072:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004076:	429a      	cmp	r2, r3
 8004078:	db02      	blt.n	8004080 <_printf_float+0x220>
 800407a:	6823      	ldr	r3, [r4, #0]
 800407c:	07d8      	lsls	r0, r3, #31
 800407e:	d50f      	bpl.n	80040a0 <_printf_float+0x240>
 8004080:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004084:	4631      	mov	r1, r6
 8004086:	4628      	mov	r0, r5
 8004088:	47b8      	blx	r7
 800408a:	3001      	adds	r0, #1
 800408c:	f43f af45 	beq.w	8003f1a <_printf_float+0xba>
 8004090:	f04f 0800 	mov.w	r8, #0
 8004094:	f104 091a 	add.w	r9, r4, #26
 8004098:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800409a:	3b01      	subs	r3, #1
 800409c:	4543      	cmp	r3, r8
 800409e:	dc09      	bgt.n	80040b4 <_printf_float+0x254>
 80040a0:	6823      	ldr	r3, [r4, #0]
 80040a2:	079b      	lsls	r3, r3, #30
 80040a4:	f100 8103 	bmi.w	80042ae <_printf_float+0x44e>
 80040a8:	68e0      	ldr	r0, [r4, #12]
 80040aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80040ac:	4298      	cmp	r0, r3
 80040ae:	bfb8      	it	lt
 80040b0:	4618      	movlt	r0, r3
 80040b2:	e734      	b.n	8003f1e <_printf_float+0xbe>
 80040b4:	2301      	movs	r3, #1
 80040b6:	464a      	mov	r2, r9
 80040b8:	4631      	mov	r1, r6
 80040ba:	4628      	mov	r0, r5
 80040bc:	47b8      	blx	r7
 80040be:	3001      	adds	r0, #1
 80040c0:	f43f af2b 	beq.w	8003f1a <_printf_float+0xba>
 80040c4:	f108 0801 	add.w	r8, r8, #1
 80040c8:	e7e6      	b.n	8004098 <_printf_float+0x238>
 80040ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	dc2b      	bgt.n	8004128 <_printf_float+0x2c8>
 80040d0:	2301      	movs	r3, #1
 80040d2:	4a26      	ldr	r2, [pc, #152]	; (800416c <_printf_float+0x30c>)
 80040d4:	4631      	mov	r1, r6
 80040d6:	4628      	mov	r0, r5
 80040d8:	47b8      	blx	r7
 80040da:	3001      	adds	r0, #1
 80040dc:	f43f af1d 	beq.w	8003f1a <_printf_float+0xba>
 80040e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040e2:	b923      	cbnz	r3, 80040ee <_printf_float+0x28e>
 80040e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040e6:	b913      	cbnz	r3, 80040ee <_printf_float+0x28e>
 80040e8:	6823      	ldr	r3, [r4, #0]
 80040ea:	07d9      	lsls	r1, r3, #31
 80040ec:	d5d8      	bpl.n	80040a0 <_printf_float+0x240>
 80040ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80040f2:	4631      	mov	r1, r6
 80040f4:	4628      	mov	r0, r5
 80040f6:	47b8      	blx	r7
 80040f8:	3001      	adds	r0, #1
 80040fa:	f43f af0e 	beq.w	8003f1a <_printf_float+0xba>
 80040fe:	f04f 0900 	mov.w	r9, #0
 8004102:	f104 0a1a 	add.w	sl, r4, #26
 8004106:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004108:	425b      	negs	r3, r3
 800410a:	454b      	cmp	r3, r9
 800410c:	dc01      	bgt.n	8004112 <_printf_float+0x2b2>
 800410e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004110:	e794      	b.n	800403c <_printf_float+0x1dc>
 8004112:	2301      	movs	r3, #1
 8004114:	4652      	mov	r2, sl
 8004116:	4631      	mov	r1, r6
 8004118:	4628      	mov	r0, r5
 800411a:	47b8      	blx	r7
 800411c:	3001      	adds	r0, #1
 800411e:	f43f aefc 	beq.w	8003f1a <_printf_float+0xba>
 8004122:	f109 0901 	add.w	r9, r9, #1
 8004126:	e7ee      	b.n	8004106 <_printf_float+0x2a6>
 8004128:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800412a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800412c:	429a      	cmp	r2, r3
 800412e:	bfa8      	it	ge
 8004130:	461a      	movge	r2, r3
 8004132:	2a00      	cmp	r2, #0
 8004134:	4691      	mov	r9, r2
 8004136:	dd07      	ble.n	8004148 <_printf_float+0x2e8>
 8004138:	4613      	mov	r3, r2
 800413a:	4631      	mov	r1, r6
 800413c:	4642      	mov	r2, r8
 800413e:	4628      	mov	r0, r5
 8004140:	47b8      	blx	r7
 8004142:	3001      	adds	r0, #1
 8004144:	f43f aee9 	beq.w	8003f1a <_printf_float+0xba>
 8004148:	f104 031a 	add.w	r3, r4, #26
 800414c:	f04f 0b00 	mov.w	fp, #0
 8004150:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004154:	9306      	str	r3, [sp, #24]
 8004156:	e015      	b.n	8004184 <_printf_float+0x324>
 8004158:	7fefffff 	.word	0x7fefffff
 800415c:	08006480 	.word	0x08006480
 8004160:	0800647c 	.word	0x0800647c
 8004164:	08006488 	.word	0x08006488
 8004168:	08006484 	.word	0x08006484
 800416c:	0800648c 	.word	0x0800648c
 8004170:	2301      	movs	r3, #1
 8004172:	9a06      	ldr	r2, [sp, #24]
 8004174:	4631      	mov	r1, r6
 8004176:	4628      	mov	r0, r5
 8004178:	47b8      	blx	r7
 800417a:	3001      	adds	r0, #1
 800417c:	f43f aecd 	beq.w	8003f1a <_printf_float+0xba>
 8004180:	f10b 0b01 	add.w	fp, fp, #1
 8004184:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004188:	ebaa 0309 	sub.w	r3, sl, r9
 800418c:	455b      	cmp	r3, fp
 800418e:	dcef      	bgt.n	8004170 <_printf_float+0x310>
 8004190:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004194:	429a      	cmp	r2, r3
 8004196:	44d0      	add	r8, sl
 8004198:	db15      	blt.n	80041c6 <_printf_float+0x366>
 800419a:	6823      	ldr	r3, [r4, #0]
 800419c:	07da      	lsls	r2, r3, #31
 800419e:	d412      	bmi.n	80041c6 <_printf_float+0x366>
 80041a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80041a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80041a4:	eba3 020a 	sub.w	r2, r3, sl
 80041a8:	eba3 0a01 	sub.w	sl, r3, r1
 80041ac:	4592      	cmp	sl, r2
 80041ae:	bfa8      	it	ge
 80041b0:	4692      	movge	sl, r2
 80041b2:	f1ba 0f00 	cmp.w	sl, #0
 80041b6:	dc0e      	bgt.n	80041d6 <_printf_float+0x376>
 80041b8:	f04f 0800 	mov.w	r8, #0
 80041bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80041c0:	f104 091a 	add.w	r9, r4, #26
 80041c4:	e019      	b.n	80041fa <_printf_float+0x39a>
 80041c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80041ca:	4631      	mov	r1, r6
 80041cc:	4628      	mov	r0, r5
 80041ce:	47b8      	blx	r7
 80041d0:	3001      	adds	r0, #1
 80041d2:	d1e5      	bne.n	80041a0 <_printf_float+0x340>
 80041d4:	e6a1      	b.n	8003f1a <_printf_float+0xba>
 80041d6:	4653      	mov	r3, sl
 80041d8:	4642      	mov	r2, r8
 80041da:	4631      	mov	r1, r6
 80041dc:	4628      	mov	r0, r5
 80041de:	47b8      	blx	r7
 80041e0:	3001      	adds	r0, #1
 80041e2:	d1e9      	bne.n	80041b8 <_printf_float+0x358>
 80041e4:	e699      	b.n	8003f1a <_printf_float+0xba>
 80041e6:	2301      	movs	r3, #1
 80041e8:	464a      	mov	r2, r9
 80041ea:	4631      	mov	r1, r6
 80041ec:	4628      	mov	r0, r5
 80041ee:	47b8      	blx	r7
 80041f0:	3001      	adds	r0, #1
 80041f2:	f43f ae92 	beq.w	8003f1a <_printf_float+0xba>
 80041f6:	f108 0801 	add.w	r8, r8, #1
 80041fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80041fe:	1a9b      	subs	r3, r3, r2
 8004200:	eba3 030a 	sub.w	r3, r3, sl
 8004204:	4543      	cmp	r3, r8
 8004206:	dcee      	bgt.n	80041e6 <_printf_float+0x386>
 8004208:	e74a      	b.n	80040a0 <_printf_float+0x240>
 800420a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800420c:	2a01      	cmp	r2, #1
 800420e:	dc01      	bgt.n	8004214 <_printf_float+0x3b4>
 8004210:	07db      	lsls	r3, r3, #31
 8004212:	d53a      	bpl.n	800428a <_printf_float+0x42a>
 8004214:	2301      	movs	r3, #1
 8004216:	4642      	mov	r2, r8
 8004218:	4631      	mov	r1, r6
 800421a:	4628      	mov	r0, r5
 800421c:	47b8      	blx	r7
 800421e:	3001      	adds	r0, #1
 8004220:	f43f ae7b 	beq.w	8003f1a <_printf_float+0xba>
 8004224:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004228:	4631      	mov	r1, r6
 800422a:	4628      	mov	r0, r5
 800422c:	47b8      	blx	r7
 800422e:	3001      	adds	r0, #1
 8004230:	f108 0801 	add.w	r8, r8, #1
 8004234:	f43f ae71 	beq.w	8003f1a <_printf_float+0xba>
 8004238:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800423a:	2200      	movs	r2, #0
 800423c:	f103 3aff 	add.w	sl, r3, #4294967295
 8004240:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004244:	2300      	movs	r3, #0
 8004246:	f7fc fc17 	bl	8000a78 <__aeabi_dcmpeq>
 800424a:	b9c8      	cbnz	r0, 8004280 <_printf_float+0x420>
 800424c:	4653      	mov	r3, sl
 800424e:	4642      	mov	r2, r8
 8004250:	4631      	mov	r1, r6
 8004252:	4628      	mov	r0, r5
 8004254:	47b8      	blx	r7
 8004256:	3001      	adds	r0, #1
 8004258:	d10e      	bne.n	8004278 <_printf_float+0x418>
 800425a:	e65e      	b.n	8003f1a <_printf_float+0xba>
 800425c:	2301      	movs	r3, #1
 800425e:	4652      	mov	r2, sl
 8004260:	4631      	mov	r1, r6
 8004262:	4628      	mov	r0, r5
 8004264:	47b8      	blx	r7
 8004266:	3001      	adds	r0, #1
 8004268:	f43f ae57 	beq.w	8003f1a <_printf_float+0xba>
 800426c:	f108 0801 	add.w	r8, r8, #1
 8004270:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004272:	3b01      	subs	r3, #1
 8004274:	4543      	cmp	r3, r8
 8004276:	dcf1      	bgt.n	800425c <_printf_float+0x3fc>
 8004278:	464b      	mov	r3, r9
 800427a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800427e:	e6de      	b.n	800403e <_printf_float+0x1de>
 8004280:	f04f 0800 	mov.w	r8, #0
 8004284:	f104 0a1a 	add.w	sl, r4, #26
 8004288:	e7f2      	b.n	8004270 <_printf_float+0x410>
 800428a:	2301      	movs	r3, #1
 800428c:	e7df      	b.n	800424e <_printf_float+0x3ee>
 800428e:	2301      	movs	r3, #1
 8004290:	464a      	mov	r2, r9
 8004292:	4631      	mov	r1, r6
 8004294:	4628      	mov	r0, r5
 8004296:	47b8      	blx	r7
 8004298:	3001      	adds	r0, #1
 800429a:	f43f ae3e 	beq.w	8003f1a <_printf_float+0xba>
 800429e:	f108 0801 	add.w	r8, r8, #1
 80042a2:	68e3      	ldr	r3, [r4, #12]
 80042a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80042a6:	1a9b      	subs	r3, r3, r2
 80042a8:	4543      	cmp	r3, r8
 80042aa:	dcf0      	bgt.n	800428e <_printf_float+0x42e>
 80042ac:	e6fc      	b.n	80040a8 <_printf_float+0x248>
 80042ae:	f04f 0800 	mov.w	r8, #0
 80042b2:	f104 0919 	add.w	r9, r4, #25
 80042b6:	e7f4      	b.n	80042a2 <_printf_float+0x442>
 80042b8:	2900      	cmp	r1, #0
 80042ba:	f43f ae8b 	beq.w	8003fd4 <_printf_float+0x174>
 80042be:	2300      	movs	r3, #0
 80042c0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80042c4:	ab09      	add	r3, sp, #36	; 0x24
 80042c6:	9300      	str	r3, [sp, #0]
 80042c8:	ec49 8b10 	vmov	d0, r8, r9
 80042cc:	6022      	str	r2, [r4, #0]
 80042ce:	f8cd a004 	str.w	sl, [sp, #4]
 80042d2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80042d6:	4628      	mov	r0, r5
 80042d8:	f7ff fd2e 	bl	8003d38 <__cvt>
 80042dc:	4680      	mov	r8, r0
 80042de:	e648      	b.n	8003f72 <_printf_float+0x112>

080042e0 <_printf_common>:
 80042e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042e4:	4691      	mov	r9, r2
 80042e6:	461f      	mov	r7, r3
 80042e8:	688a      	ldr	r2, [r1, #8]
 80042ea:	690b      	ldr	r3, [r1, #16]
 80042ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80042f0:	4293      	cmp	r3, r2
 80042f2:	bfb8      	it	lt
 80042f4:	4613      	movlt	r3, r2
 80042f6:	f8c9 3000 	str.w	r3, [r9]
 80042fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80042fe:	4606      	mov	r6, r0
 8004300:	460c      	mov	r4, r1
 8004302:	b112      	cbz	r2, 800430a <_printf_common+0x2a>
 8004304:	3301      	adds	r3, #1
 8004306:	f8c9 3000 	str.w	r3, [r9]
 800430a:	6823      	ldr	r3, [r4, #0]
 800430c:	0699      	lsls	r1, r3, #26
 800430e:	bf42      	ittt	mi
 8004310:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004314:	3302      	addmi	r3, #2
 8004316:	f8c9 3000 	strmi.w	r3, [r9]
 800431a:	6825      	ldr	r5, [r4, #0]
 800431c:	f015 0506 	ands.w	r5, r5, #6
 8004320:	d107      	bne.n	8004332 <_printf_common+0x52>
 8004322:	f104 0a19 	add.w	sl, r4, #25
 8004326:	68e3      	ldr	r3, [r4, #12]
 8004328:	f8d9 2000 	ldr.w	r2, [r9]
 800432c:	1a9b      	subs	r3, r3, r2
 800432e:	42ab      	cmp	r3, r5
 8004330:	dc28      	bgt.n	8004384 <_printf_common+0xa4>
 8004332:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004336:	6822      	ldr	r2, [r4, #0]
 8004338:	3300      	adds	r3, #0
 800433a:	bf18      	it	ne
 800433c:	2301      	movne	r3, #1
 800433e:	0692      	lsls	r2, r2, #26
 8004340:	d42d      	bmi.n	800439e <_printf_common+0xbe>
 8004342:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004346:	4639      	mov	r1, r7
 8004348:	4630      	mov	r0, r6
 800434a:	47c0      	blx	r8
 800434c:	3001      	adds	r0, #1
 800434e:	d020      	beq.n	8004392 <_printf_common+0xb2>
 8004350:	6823      	ldr	r3, [r4, #0]
 8004352:	68e5      	ldr	r5, [r4, #12]
 8004354:	f8d9 2000 	ldr.w	r2, [r9]
 8004358:	f003 0306 	and.w	r3, r3, #6
 800435c:	2b04      	cmp	r3, #4
 800435e:	bf08      	it	eq
 8004360:	1aad      	subeq	r5, r5, r2
 8004362:	68a3      	ldr	r3, [r4, #8]
 8004364:	6922      	ldr	r2, [r4, #16]
 8004366:	bf0c      	ite	eq
 8004368:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800436c:	2500      	movne	r5, #0
 800436e:	4293      	cmp	r3, r2
 8004370:	bfc4      	itt	gt
 8004372:	1a9b      	subgt	r3, r3, r2
 8004374:	18ed      	addgt	r5, r5, r3
 8004376:	f04f 0900 	mov.w	r9, #0
 800437a:	341a      	adds	r4, #26
 800437c:	454d      	cmp	r5, r9
 800437e:	d11a      	bne.n	80043b6 <_printf_common+0xd6>
 8004380:	2000      	movs	r0, #0
 8004382:	e008      	b.n	8004396 <_printf_common+0xb6>
 8004384:	2301      	movs	r3, #1
 8004386:	4652      	mov	r2, sl
 8004388:	4639      	mov	r1, r7
 800438a:	4630      	mov	r0, r6
 800438c:	47c0      	blx	r8
 800438e:	3001      	adds	r0, #1
 8004390:	d103      	bne.n	800439a <_printf_common+0xba>
 8004392:	f04f 30ff 	mov.w	r0, #4294967295
 8004396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800439a:	3501      	adds	r5, #1
 800439c:	e7c3      	b.n	8004326 <_printf_common+0x46>
 800439e:	18e1      	adds	r1, r4, r3
 80043a0:	1c5a      	adds	r2, r3, #1
 80043a2:	2030      	movs	r0, #48	; 0x30
 80043a4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80043a8:	4422      	add	r2, r4
 80043aa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80043ae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80043b2:	3302      	adds	r3, #2
 80043b4:	e7c5      	b.n	8004342 <_printf_common+0x62>
 80043b6:	2301      	movs	r3, #1
 80043b8:	4622      	mov	r2, r4
 80043ba:	4639      	mov	r1, r7
 80043bc:	4630      	mov	r0, r6
 80043be:	47c0      	blx	r8
 80043c0:	3001      	adds	r0, #1
 80043c2:	d0e6      	beq.n	8004392 <_printf_common+0xb2>
 80043c4:	f109 0901 	add.w	r9, r9, #1
 80043c8:	e7d8      	b.n	800437c <_printf_common+0x9c>
	...

080043cc <_printf_i>:
 80043cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80043d0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80043d4:	460c      	mov	r4, r1
 80043d6:	7e09      	ldrb	r1, [r1, #24]
 80043d8:	b085      	sub	sp, #20
 80043da:	296e      	cmp	r1, #110	; 0x6e
 80043dc:	4617      	mov	r7, r2
 80043de:	4606      	mov	r6, r0
 80043e0:	4698      	mov	r8, r3
 80043e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80043e4:	f000 80b3 	beq.w	800454e <_printf_i+0x182>
 80043e8:	d822      	bhi.n	8004430 <_printf_i+0x64>
 80043ea:	2963      	cmp	r1, #99	; 0x63
 80043ec:	d036      	beq.n	800445c <_printf_i+0x90>
 80043ee:	d80a      	bhi.n	8004406 <_printf_i+0x3a>
 80043f0:	2900      	cmp	r1, #0
 80043f2:	f000 80b9 	beq.w	8004568 <_printf_i+0x19c>
 80043f6:	2958      	cmp	r1, #88	; 0x58
 80043f8:	f000 8083 	beq.w	8004502 <_printf_i+0x136>
 80043fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004400:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004404:	e032      	b.n	800446c <_printf_i+0xa0>
 8004406:	2964      	cmp	r1, #100	; 0x64
 8004408:	d001      	beq.n	800440e <_printf_i+0x42>
 800440a:	2969      	cmp	r1, #105	; 0x69
 800440c:	d1f6      	bne.n	80043fc <_printf_i+0x30>
 800440e:	6820      	ldr	r0, [r4, #0]
 8004410:	6813      	ldr	r3, [r2, #0]
 8004412:	0605      	lsls	r5, r0, #24
 8004414:	f103 0104 	add.w	r1, r3, #4
 8004418:	d52a      	bpl.n	8004470 <_printf_i+0xa4>
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	6011      	str	r1, [r2, #0]
 800441e:	2b00      	cmp	r3, #0
 8004420:	da03      	bge.n	800442a <_printf_i+0x5e>
 8004422:	222d      	movs	r2, #45	; 0x2d
 8004424:	425b      	negs	r3, r3
 8004426:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800442a:	486f      	ldr	r0, [pc, #444]	; (80045e8 <_printf_i+0x21c>)
 800442c:	220a      	movs	r2, #10
 800442e:	e039      	b.n	80044a4 <_printf_i+0xd8>
 8004430:	2973      	cmp	r1, #115	; 0x73
 8004432:	f000 809d 	beq.w	8004570 <_printf_i+0x1a4>
 8004436:	d808      	bhi.n	800444a <_printf_i+0x7e>
 8004438:	296f      	cmp	r1, #111	; 0x6f
 800443a:	d020      	beq.n	800447e <_printf_i+0xb2>
 800443c:	2970      	cmp	r1, #112	; 0x70
 800443e:	d1dd      	bne.n	80043fc <_printf_i+0x30>
 8004440:	6823      	ldr	r3, [r4, #0]
 8004442:	f043 0320 	orr.w	r3, r3, #32
 8004446:	6023      	str	r3, [r4, #0]
 8004448:	e003      	b.n	8004452 <_printf_i+0x86>
 800444a:	2975      	cmp	r1, #117	; 0x75
 800444c:	d017      	beq.n	800447e <_printf_i+0xb2>
 800444e:	2978      	cmp	r1, #120	; 0x78
 8004450:	d1d4      	bne.n	80043fc <_printf_i+0x30>
 8004452:	2378      	movs	r3, #120	; 0x78
 8004454:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004458:	4864      	ldr	r0, [pc, #400]	; (80045ec <_printf_i+0x220>)
 800445a:	e055      	b.n	8004508 <_printf_i+0x13c>
 800445c:	6813      	ldr	r3, [r2, #0]
 800445e:	1d19      	adds	r1, r3, #4
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	6011      	str	r1, [r2, #0]
 8004464:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004468:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800446c:	2301      	movs	r3, #1
 800446e:	e08c      	b.n	800458a <_printf_i+0x1be>
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	6011      	str	r1, [r2, #0]
 8004474:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004478:	bf18      	it	ne
 800447a:	b21b      	sxthne	r3, r3
 800447c:	e7cf      	b.n	800441e <_printf_i+0x52>
 800447e:	6813      	ldr	r3, [r2, #0]
 8004480:	6825      	ldr	r5, [r4, #0]
 8004482:	1d18      	adds	r0, r3, #4
 8004484:	6010      	str	r0, [r2, #0]
 8004486:	0628      	lsls	r0, r5, #24
 8004488:	d501      	bpl.n	800448e <_printf_i+0xc2>
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	e002      	b.n	8004494 <_printf_i+0xc8>
 800448e:	0668      	lsls	r0, r5, #25
 8004490:	d5fb      	bpl.n	800448a <_printf_i+0xbe>
 8004492:	881b      	ldrh	r3, [r3, #0]
 8004494:	4854      	ldr	r0, [pc, #336]	; (80045e8 <_printf_i+0x21c>)
 8004496:	296f      	cmp	r1, #111	; 0x6f
 8004498:	bf14      	ite	ne
 800449a:	220a      	movne	r2, #10
 800449c:	2208      	moveq	r2, #8
 800449e:	2100      	movs	r1, #0
 80044a0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80044a4:	6865      	ldr	r5, [r4, #4]
 80044a6:	60a5      	str	r5, [r4, #8]
 80044a8:	2d00      	cmp	r5, #0
 80044aa:	f2c0 8095 	blt.w	80045d8 <_printf_i+0x20c>
 80044ae:	6821      	ldr	r1, [r4, #0]
 80044b0:	f021 0104 	bic.w	r1, r1, #4
 80044b4:	6021      	str	r1, [r4, #0]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d13d      	bne.n	8004536 <_printf_i+0x16a>
 80044ba:	2d00      	cmp	r5, #0
 80044bc:	f040 808e 	bne.w	80045dc <_printf_i+0x210>
 80044c0:	4665      	mov	r5, ip
 80044c2:	2a08      	cmp	r2, #8
 80044c4:	d10b      	bne.n	80044de <_printf_i+0x112>
 80044c6:	6823      	ldr	r3, [r4, #0]
 80044c8:	07db      	lsls	r3, r3, #31
 80044ca:	d508      	bpl.n	80044de <_printf_i+0x112>
 80044cc:	6923      	ldr	r3, [r4, #16]
 80044ce:	6862      	ldr	r2, [r4, #4]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	bfde      	ittt	le
 80044d4:	2330      	movle	r3, #48	; 0x30
 80044d6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80044da:	f105 35ff 	addle.w	r5, r5, #4294967295
 80044de:	ebac 0305 	sub.w	r3, ip, r5
 80044e2:	6123      	str	r3, [r4, #16]
 80044e4:	f8cd 8000 	str.w	r8, [sp]
 80044e8:	463b      	mov	r3, r7
 80044ea:	aa03      	add	r2, sp, #12
 80044ec:	4621      	mov	r1, r4
 80044ee:	4630      	mov	r0, r6
 80044f0:	f7ff fef6 	bl	80042e0 <_printf_common>
 80044f4:	3001      	adds	r0, #1
 80044f6:	d14d      	bne.n	8004594 <_printf_i+0x1c8>
 80044f8:	f04f 30ff 	mov.w	r0, #4294967295
 80044fc:	b005      	add	sp, #20
 80044fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004502:	4839      	ldr	r0, [pc, #228]	; (80045e8 <_printf_i+0x21c>)
 8004504:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004508:	6813      	ldr	r3, [r2, #0]
 800450a:	6821      	ldr	r1, [r4, #0]
 800450c:	1d1d      	adds	r5, r3, #4
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	6015      	str	r5, [r2, #0]
 8004512:	060a      	lsls	r2, r1, #24
 8004514:	d50b      	bpl.n	800452e <_printf_i+0x162>
 8004516:	07ca      	lsls	r2, r1, #31
 8004518:	bf44      	itt	mi
 800451a:	f041 0120 	orrmi.w	r1, r1, #32
 800451e:	6021      	strmi	r1, [r4, #0]
 8004520:	b91b      	cbnz	r3, 800452a <_printf_i+0x15e>
 8004522:	6822      	ldr	r2, [r4, #0]
 8004524:	f022 0220 	bic.w	r2, r2, #32
 8004528:	6022      	str	r2, [r4, #0]
 800452a:	2210      	movs	r2, #16
 800452c:	e7b7      	b.n	800449e <_printf_i+0xd2>
 800452e:	064d      	lsls	r5, r1, #25
 8004530:	bf48      	it	mi
 8004532:	b29b      	uxthmi	r3, r3
 8004534:	e7ef      	b.n	8004516 <_printf_i+0x14a>
 8004536:	4665      	mov	r5, ip
 8004538:	fbb3 f1f2 	udiv	r1, r3, r2
 800453c:	fb02 3311 	mls	r3, r2, r1, r3
 8004540:	5cc3      	ldrb	r3, [r0, r3]
 8004542:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004546:	460b      	mov	r3, r1
 8004548:	2900      	cmp	r1, #0
 800454a:	d1f5      	bne.n	8004538 <_printf_i+0x16c>
 800454c:	e7b9      	b.n	80044c2 <_printf_i+0xf6>
 800454e:	6813      	ldr	r3, [r2, #0]
 8004550:	6825      	ldr	r5, [r4, #0]
 8004552:	6961      	ldr	r1, [r4, #20]
 8004554:	1d18      	adds	r0, r3, #4
 8004556:	6010      	str	r0, [r2, #0]
 8004558:	0628      	lsls	r0, r5, #24
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	d501      	bpl.n	8004562 <_printf_i+0x196>
 800455e:	6019      	str	r1, [r3, #0]
 8004560:	e002      	b.n	8004568 <_printf_i+0x19c>
 8004562:	066a      	lsls	r2, r5, #25
 8004564:	d5fb      	bpl.n	800455e <_printf_i+0x192>
 8004566:	8019      	strh	r1, [r3, #0]
 8004568:	2300      	movs	r3, #0
 800456a:	6123      	str	r3, [r4, #16]
 800456c:	4665      	mov	r5, ip
 800456e:	e7b9      	b.n	80044e4 <_printf_i+0x118>
 8004570:	6813      	ldr	r3, [r2, #0]
 8004572:	1d19      	adds	r1, r3, #4
 8004574:	6011      	str	r1, [r2, #0]
 8004576:	681d      	ldr	r5, [r3, #0]
 8004578:	6862      	ldr	r2, [r4, #4]
 800457a:	2100      	movs	r1, #0
 800457c:	4628      	mov	r0, r5
 800457e:	f7fb fe07 	bl	8000190 <memchr>
 8004582:	b108      	cbz	r0, 8004588 <_printf_i+0x1bc>
 8004584:	1b40      	subs	r0, r0, r5
 8004586:	6060      	str	r0, [r4, #4]
 8004588:	6863      	ldr	r3, [r4, #4]
 800458a:	6123      	str	r3, [r4, #16]
 800458c:	2300      	movs	r3, #0
 800458e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004592:	e7a7      	b.n	80044e4 <_printf_i+0x118>
 8004594:	6923      	ldr	r3, [r4, #16]
 8004596:	462a      	mov	r2, r5
 8004598:	4639      	mov	r1, r7
 800459a:	4630      	mov	r0, r6
 800459c:	47c0      	blx	r8
 800459e:	3001      	adds	r0, #1
 80045a0:	d0aa      	beq.n	80044f8 <_printf_i+0x12c>
 80045a2:	6823      	ldr	r3, [r4, #0]
 80045a4:	079b      	lsls	r3, r3, #30
 80045a6:	d413      	bmi.n	80045d0 <_printf_i+0x204>
 80045a8:	68e0      	ldr	r0, [r4, #12]
 80045aa:	9b03      	ldr	r3, [sp, #12]
 80045ac:	4298      	cmp	r0, r3
 80045ae:	bfb8      	it	lt
 80045b0:	4618      	movlt	r0, r3
 80045b2:	e7a3      	b.n	80044fc <_printf_i+0x130>
 80045b4:	2301      	movs	r3, #1
 80045b6:	464a      	mov	r2, r9
 80045b8:	4639      	mov	r1, r7
 80045ba:	4630      	mov	r0, r6
 80045bc:	47c0      	blx	r8
 80045be:	3001      	adds	r0, #1
 80045c0:	d09a      	beq.n	80044f8 <_printf_i+0x12c>
 80045c2:	3501      	adds	r5, #1
 80045c4:	68e3      	ldr	r3, [r4, #12]
 80045c6:	9a03      	ldr	r2, [sp, #12]
 80045c8:	1a9b      	subs	r3, r3, r2
 80045ca:	42ab      	cmp	r3, r5
 80045cc:	dcf2      	bgt.n	80045b4 <_printf_i+0x1e8>
 80045ce:	e7eb      	b.n	80045a8 <_printf_i+0x1dc>
 80045d0:	2500      	movs	r5, #0
 80045d2:	f104 0919 	add.w	r9, r4, #25
 80045d6:	e7f5      	b.n	80045c4 <_printf_i+0x1f8>
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d1ac      	bne.n	8004536 <_printf_i+0x16a>
 80045dc:	7803      	ldrb	r3, [r0, #0]
 80045de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80045e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80045e6:	e76c      	b.n	80044c2 <_printf_i+0xf6>
 80045e8:	0800648e 	.word	0x0800648e
 80045ec:	0800649f 	.word	0x0800649f

080045f0 <iprintf>:
 80045f0:	b40f      	push	{r0, r1, r2, r3}
 80045f2:	4b0a      	ldr	r3, [pc, #40]	; (800461c <iprintf+0x2c>)
 80045f4:	b513      	push	{r0, r1, r4, lr}
 80045f6:	681c      	ldr	r4, [r3, #0]
 80045f8:	b124      	cbz	r4, 8004604 <iprintf+0x14>
 80045fa:	69a3      	ldr	r3, [r4, #24]
 80045fc:	b913      	cbnz	r3, 8004604 <iprintf+0x14>
 80045fe:	4620      	mov	r0, r4
 8004600:	f000 fe92 	bl	8005328 <__sinit>
 8004604:	ab05      	add	r3, sp, #20
 8004606:	9a04      	ldr	r2, [sp, #16]
 8004608:	68a1      	ldr	r1, [r4, #8]
 800460a:	9301      	str	r3, [sp, #4]
 800460c:	4620      	mov	r0, r4
 800460e:	f001 faf1 	bl	8005bf4 <_vfiprintf_r>
 8004612:	b002      	add	sp, #8
 8004614:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004618:	b004      	add	sp, #16
 800461a:	4770      	bx	lr
 800461c:	20000010 	.word	0x20000010

08004620 <quorem>:
 8004620:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004624:	6903      	ldr	r3, [r0, #16]
 8004626:	690c      	ldr	r4, [r1, #16]
 8004628:	42a3      	cmp	r3, r4
 800462a:	4680      	mov	r8, r0
 800462c:	f2c0 8082 	blt.w	8004734 <quorem+0x114>
 8004630:	3c01      	subs	r4, #1
 8004632:	f101 0714 	add.w	r7, r1, #20
 8004636:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800463a:	f100 0614 	add.w	r6, r0, #20
 800463e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004642:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004646:	eb06 030c 	add.w	r3, r6, ip
 800464a:	3501      	adds	r5, #1
 800464c:	eb07 090c 	add.w	r9, r7, ip
 8004650:	9301      	str	r3, [sp, #4]
 8004652:	fbb0 f5f5 	udiv	r5, r0, r5
 8004656:	b395      	cbz	r5, 80046be <quorem+0x9e>
 8004658:	f04f 0a00 	mov.w	sl, #0
 800465c:	4638      	mov	r0, r7
 800465e:	46b6      	mov	lr, r6
 8004660:	46d3      	mov	fp, sl
 8004662:	f850 2b04 	ldr.w	r2, [r0], #4
 8004666:	b293      	uxth	r3, r2
 8004668:	fb05 a303 	mla	r3, r5, r3, sl
 800466c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004670:	b29b      	uxth	r3, r3
 8004672:	ebab 0303 	sub.w	r3, fp, r3
 8004676:	0c12      	lsrs	r2, r2, #16
 8004678:	f8de b000 	ldr.w	fp, [lr]
 800467c:	fb05 a202 	mla	r2, r5, r2, sl
 8004680:	fa13 f38b 	uxtah	r3, r3, fp
 8004684:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004688:	fa1f fb82 	uxth.w	fp, r2
 800468c:	f8de 2000 	ldr.w	r2, [lr]
 8004690:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004694:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004698:	b29b      	uxth	r3, r3
 800469a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800469e:	4581      	cmp	r9, r0
 80046a0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80046a4:	f84e 3b04 	str.w	r3, [lr], #4
 80046a8:	d2db      	bcs.n	8004662 <quorem+0x42>
 80046aa:	f856 300c 	ldr.w	r3, [r6, ip]
 80046ae:	b933      	cbnz	r3, 80046be <quorem+0x9e>
 80046b0:	9b01      	ldr	r3, [sp, #4]
 80046b2:	3b04      	subs	r3, #4
 80046b4:	429e      	cmp	r6, r3
 80046b6:	461a      	mov	r2, r3
 80046b8:	d330      	bcc.n	800471c <quorem+0xfc>
 80046ba:	f8c8 4010 	str.w	r4, [r8, #16]
 80046be:	4640      	mov	r0, r8
 80046c0:	f001 f8f2 	bl	80058a8 <__mcmp>
 80046c4:	2800      	cmp	r0, #0
 80046c6:	db25      	blt.n	8004714 <quorem+0xf4>
 80046c8:	3501      	adds	r5, #1
 80046ca:	4630      	mov	r0, r6
 80046cc:	f04f 0c00 	mov.w	ip, #0
 80046d0:	f857 2b04 	ldr.w	r2, [r7], #4
 80046d4:	f8d0 e000 	ldr.w	lr, [r0]
 80046d8:	b293      	uxth	r3, r2
 80046da:	ebac 0303 	sub.w	r3, ip, r3
 80046de:	0c12      	lsrs	r2, r2, #16
 80046e0:	fa13 f38e 	uxtah	r3, r3, lr
 80046e4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80046e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80046f2:	45b9      	cmp	r9, r7
 80046f4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80046f8:	f840 3b04 	str.w	r3, [r0], #4
 80046fc:	d2e8      	bcs.n	80046d0 <quorem+0xb0>
 80046fe:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004702:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004706:	b92a      	cbnz	r2, 8004714 <quorem+0xf4>
 8004708:	3b04      	subs	r3, #4
 800470a:	429e      	cmp	r6, r3
 800470c:	461a      	mov	r2, r3
 800470e:	d30b      	bcc.n	8004728 <quorem+0x108>
 8004710:	f8c8 4010 	str.w	r4, [r8, #16]
 8004714:	4628      	mov	r0, r5
 8004716:	b003      	add	sp, #12
 8004718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800471c:	6812      	ldr	r2, [r2, #0]
 800471e:	3b04      	subs	r3, #4
 8004720:	2a00      	cmp	r2, #0
 8004722:	d1ca      	bne.n	80046ba <quorem+0x9a>
 8004724:	3c01      	subs	r4, #1
 8004726:	e7c5      	b.n	80046b4 <quorem+0x94>
 8004728:	6812      	ldr	r2, [r2, #0]
 800472a:	3b04      	subs	r3, #4
 800472c:	2a00      	cmp	r2, #0
 800472e:	d1ef      	bne.n	8004710 <quorem+0xf0>
 8004730:	3c01      	subs	r4, #1
 8004732:	e7ea      	b.n	800470a <quorem+0xea>
 8004734:	2000      	movs	r0, #0
 8004736:	e7ee      	b.n	8004716 <quorem+0xf6>

08004738 <_dtoa_r>:
 8004738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800473c:	ec57 6b10 	vmov	r6, r7, d0
 8004740:	b097      	sub	sp, #92	; 0x5c
 8004742:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004744:	9106      	str	r1, [sp, #24]
 8004746:	4604      	mov	r4, r0
 8004748:	920b      	str	r2, [sp, #44]	; 0x2c
 800474a:	9312      	str	r3, [sp, #72]	; 0x48
 800474c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004750:	e9cd 6700 	strd	r6, r7, [sp]
 8004754:	b93d      	cbnz	r5, 8004766 <_dtoa_r+0x2e>
 8004756:	2010      	movs	r0, #16
 8004758:	f000 fe7e 	bl	8005458 <malloc>
 800475c:	6260      	str	r0, [r4, #36]	; 0x24
 800475e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004762:	6005      	str	r5, [r0, #0]
 8004764:	60c5      	str	r5, [r0, #12]
 8004766:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004768:	6819      	ldr	r1, [r3, #0]
 800476a:	b151      	cbz	r1, 8004782 <_dtoa_r+0x4a>
 800476c:	685a      	ldr	r2, [r3, #4]
 800476e:	604a      	str	r2, [r1, #4]
 8004770:	2301      	movs	r3, #1
 8004772:	4093      	lsls	r3, r2
 8004774:	608b      	str	r3, [r1, #8]
 8004776:	4620      	mov	r0, r4
 8004778:	f000 feb5 	bl	80054e6 <_Bfree>
 800477c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800477e:	2200      	movs	r2, #0
 8004780:	601a      	str	r2, [r3, #0]
 8004782:	1e3b      	subs	r3, r7, #0
 8004784:	bfbb      	ittet	lt
 8004786:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800478a:	9301      	strlt	r3, [sp, #4]
 800478c:	2300      	movge	r3, #0
 800478e:	2201      	movlt	r2, #1
 8004790:	bfac      	ite	ge
 8004792:	f8c8 3000 	strge.w	r3, [r8]
 8004796:	f8c8 2000 	strlt.w	r2, [r8]
 800479a:	4baf      	ldr	r3, [pc, #700]	; (8004a58 <_dtoa_r+0x320>)
 800479c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80047a0:	ea33 0308 	bics.w	r3, r3, r8
 80047a4:	d114      	bne.n	80047d0 <_dtoa_r+0x98>
 80047a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80047a8:	f242 730f 	movw	r3, #9999	; 0x270f
 80047ac:	6013      	str	r3, [r2, #0]
 80047ae:	9b00      	ldr	r3, [sp, #0]
 80047b0:	b923      	cbnz	r3, 80047bc <_dtoa_r+0x84>
 80047b2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80047b6:	2800      	cmp	r0, #0
 80047b8:	f000 8542 	beq.w	8005240 <_dtoa_r+0xb08>
 80047bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80047be:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8004a6c <_dtoa_r+0x334>
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	f000 8544 	beq.w	8005250 <_dtoa_r+0xb18>
 80047c8:	f10b 0303 	add.w	r3, fp, #3
 80047cc:	f000 bd3e 	b.w	800524c <_dtoa_r+0xb14>
 80047d0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80047d4:	2200      	movs	r2, #0
 80047d6:	2300      	movs	r3, #0
 80047d8:	4630      	mov	r0, r6
 80047da:	4639      	mov	r1, r7
 80047dc:	f7fc f94c 	bl	8000a78 <__aeabi_dcmpeq>
 80047e0:	4681      	mov	r9, r0
 80047e2:	b168      	cbz	r0, 8004800 <_dtoa_r+0xc8>
 80047e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80047e6:	2301      	movs	r3, #1
 80047e8:	6013      	str	r3, [r2, #0]
 80047ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	f000 8524 	beq.w	800523a <_dtoa_r+0xb02>
 80047f2:	4b9a      	ldr	r3, [pc, #616]	; (8004a5c <_dtoa_r+0x324>)
 80047f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80047f6:	f103 3bff 	add.w	fp, r3, #4294967295
 80047fa:	6013      	str	r3, [r2, #0]
 80047fc:	f000 bd28 	b.w	8005250 <_dtoa_r+0xb18>
 8004800:	aa14      	add	r2, sp, #80	; 0x50
 8004802:	a915      	add	r1, sp, #84	; 0x54
 8004804:	ec47 6b10 	vmov	d0, r6, r7
 8004808:	4620      	mov	r0, r4
 800480a:	f001 f8c4 	bl	8005996 <__d2b>
 800480e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004812:	9004      	str	r0, [sp, #16]
 8004814:	2d00      	cmp	r5, #0
 8004816:	d07c      	beq.n	8004912 <_dtoa_r+0x1da>
 8004818:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800481c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8004820:	46b2      	mov	sl, r6
 8004822:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8004826:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800482a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800482e:	2200      	movs	r2, #0
 8004830:	4b8b      	ldr	r3, [pc, #556]	; (8004a60 <_dtoa_r+0x328>)
 8004832:	4650      	mov	r0, sl
 8004834:	4659      	mov	r1, fp
 8004836:	f7fb fcff 	bl	8000238 <__aeabi_dsub>
 800483a:	a381      	add	r3, pc, #516	; (adr r3, 8004a40 <_dtoa_r+0x308>)
 800483c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004840:	f7fb feb2 	bl	80005a8 <__aeabi_dmul>
 8004844:	a380      	add	r3, pc, #512	; (adr r3, 8004a48 <_dtoa_r+0x310>)
 8004846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800484a:	f7fb fcf7 	bl	800023c <__adddf3>
 800484e:	4606      	mov	r6, r0
 8004850:	4628      	mov	r0, r5
 8004852:	460f      	mov	r7, r1
 8004854:	f7fb fe3e 	bl	80004d4 <__aeabi_i2d>
 8004858:	a37d      	add	r3, pc, #500	; (adr r3, 8004a50 <_dtoa_r+0x318>)
 800485a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800485e:	f7fb fea3 	bl	80005a8 <__aeabi_dmul>
 8004862:	4602      	mov	r2, r0
 8004864:	460b      	mov	r3, r1
 8004866:	4630      	mov	r0, r6
 8004868:	4639      	mov	r1, r7
 800486a:	f7fb fce7 	bl	800023c <__adddf3>
 800486e:	4606      	mov	r6, r0
 8004870:	460f      	mov	r7, r1
 8004872:	f7fc f949 	bl	8000b08 <__aeabi_d2iz>
 8004876:	2200      	movs	r2, #0
 8004878:	4682      	mov	sl, r0
 800487a:	2300      	movs	r3, #0
 800487c:	4630      	mov	r0, r6
 800487e:	4639      	mov	r1, r7
 8004880:	f7fc f904 	bl	8000a8c <__aeabi_dcmplt>
 8004884:	b148      	cbz	r0, 800489a <_dtoa_r+0x162>
 8004886:	4650      	mov	r0, sl
 8004888:	f7fb fe24 	bl	80004d4 <__aeabi_i2d>
 800488c:	4632      	mov	r2, r6
 800488e:	463b      	mov	r3, r7
 8004890:	f7fc f8f2 	bl	8000a78 <__aeabi_dcmpeq>
 8004894:	b908      	cbnz	r0, 800489a <_dtoa_r+0x162>
 8004896:	f10a 3aff 	add.w	sl, sl, #4294967295
 800489a:	f1ba 0f16 	cmp.w	sl, #22
 800489e:	d859      	bhi.n	8004954 <_dtoa_r+0x21c>
 80048a0:	4970      	ldr	r1, [pc, #448]	; (8004a64 <_dtoa_r+0x32c>)
 80048a2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80048a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80048aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80048ae:	f7fc f90b 	bl	8000ac8 <__aeabi_dcmpgt>
 80048b2:	2800      	cmp	r0, #0
 80048b4:	d050      	beq.n	8004958 <_dtoa_r+0x220>
 80048b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80048ba:	2300      	movs	r3, #0
 80048bc:	930f      	str	r3, [sp, #60]	; 0x3c
 80048be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80048c0:	1b5d      	subs	r5, r3, r5
 80048c2:	f1b5 0801 	subs.w	r8, r5, #1
 80048c6:	bf49      	itett	mi
 80048c8:	f1c5 0301 	rsbmi	r3, r5, #1
 80048cc:	2300      	movpl	r3, #0
 80048ce:	9305      	strmi	r3, [sp, #20]
 80048d0:	f04f 0800 	movmi.w	r8, #0
 80048d4:	bf58      	it	pl
 80048d6:	9305      	strpl	r3, [sp, #20]
 80048d8:	f1ba 0f00 	cmp.w	sl, #0
 80048dc:	db3e      	blt.n	800495c <_dtoa_r+0x224>
 80048de:	2300      	movs	r3, #0
 80048e0:	44d0      	add	r8, sl
 80048e2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80048e6:	9307      	str	r3, [sp, #28]
 80048e8:	9b06      	ldr	r3, [sp, #24]
 80048ea:	2b09      	cmp	r3, #9
 80048ec:	f200 8090 	bhi.w	8004a10 <_dtoa_r+0x2d8>
 80048f0:	2b05      	cmp	r3, #5
 80048f2:	bfc4      	itt	gt
 80048f4:	3b04      	subgt	r3, #4
 80048f6:	9306      	strgt	r3, [sp, #24]
 80048f8:	9b06      	ldr	r3, [sp, #24]
 80048fa:	f1a3 0302 	sub.w	r3, r3, #2
 80048fe:	bfcc      	ite	gt
 8004900:	2500      	movgt	r5, #0
 8004902:	2501      	movle	r5, #1
 8004904:	2b03      	cmp	r3, #3
 8004906:	f200 808f 	bhi.w	8004a28 <_dtoa_r+0x2f0>
 800490a:	e8df f003 	tbb	[pc, r3]
 800490e:	7f7d      	.short	0x7f7d
 8004910:	7131      	.short	0x7131
 8004912:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8004916:	441d      	add	r5, r3
 8004918:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800491c:	2820      	cmp	r0, #32
 800491e:	dd13      	ble.n	8004948 <_dtoa_r+0x210>
 8004920:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8004924:	9b00      	ldr	r3, [sp, #0]
 8004926:	fa08 f800 	lsl.w	r8, r8, r0
 800492a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800492e:	fa23 f000 	lsr.w	r0, r3, r0
 8004932:	ea48 0000 	orr.w	r0, r8, r0
 8004936:	f7fb fdbd 	bl	80004b4 <__aeabi_ui2d>
 800493a:	2301      	movs	r3, #1
 800493c:	4682      	mov	sl, r0
 800493e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8004942:	3d01      	subs	r5, #1
 8004944:	9313      	str	r3, [sp, #76]	; 0x4c
 8004946:	e772      	b.n	800482e <_dtoa_r+0xf6>
 8004948:	9b00      	ldr	r3, [sp, #0]
 800494a:	f1c0 0020 	rsb	r0, r0, #32
 800494e:	fa03 f000 	lsl.w	r0, r3, r0
 8004952:	e7f0      	b.n	8004936 <_dtoa_r+0x1fe>
 8004954:	2301      	movs	r3, #1
 8004956:	e7b1      	b.n	80048bc <_dtoa_r+0x184>
 8004958:	900f      	str	r0, [sp, #60]	; 0x3c
 800495a:	e7b0      	b.n	80048be <_dtoa_r+0x186>
 800495c:	9b05      	ldr	r3, [sp, #20]
 800495e:	eba3 030a 	sub.w	r3, r3, sl
 8004962:	9305      	str	r3, [sp, #20]
 8004964:	f1ca 0300 	rsb	r3, sl, #0
 8004968:	9307      	str	r3, [sp, #28]
 800496a:	2300      	movs	r3, #0
 800496c:	930e      	str	r3, [sp, #56]	; 0x38
 800496e:	e7bb      	b.n	80048e8 <_dtoa_r+0x1b0>
 8004970:	2301      	movs	r3, #1
 8004972:	930a      	str	r3, [sp, #40]	; 0x28
 8004974:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004976:	2b00      	cmp	r3, #0
 8004978:	dd59      	ble.n	8004a2e <_dtoa_r+0x2f6>
 800497a:	9302      	str	r3, [sp, #8]
 800497c:	4699      	mov	r9, r3
 800497e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004980:	2200      	movs	r2, #0
 8004982:	6072      	str	r2, [r6, #4]
 8004984:	2204      	movs	r2, #4
 8004986:	f102 0014 	add.w	r0, r2, #20
 800498a:	4298      	cmp	r0, r3
 800498c:	6871      	ldr	r1, [r6, #4]
 800498e:	d953      	bls.n	8004a38 <_dtoa_r+0x300>
 8004990:	4620      	mov	r0, r4
 8004992:	f000 fd74 	bl	800547e <_Balloc>
 8004996:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004998:	6030      	str	r0, [r6, #0]
 800499a:	f1b9 0f0e 	cmp.w	r9, #14
 800499e:	f8d3 b000 	ldr.w	fp, [r3]
 80049a2:	f200 80e6 	bhi.w	8004b72 <_dtoa_r+0x43a>
 80049a6:	2d00      	cmp	r5, #0
 80049a8:	f000 80e3 	beq.w	8004b72 <_dtoa_r+0x43a>
 80049ac:	ed9d 7b00 	vldr	d7, [sp]
 80049b0:	f1ba 0f00 	cmp.w	sl, #0
 80049b4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80049b8:	dd74      	ble.n	8004aa4 <_dtoa_r+0x36c>
 80049ba:	4a2a      	ldr	r2, [pc, #168]	; (8004a64 <_dtoa_r+0x32c>)
 80049bc:	f00a 030f 	and.w	r3, sl, #15
 80049c0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80049c4:	ed93 7b00 	vldr	d7, [r3]
 80049c8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80049cc:	06f0      	lsls	r0, r6, #27
 80049ce:	ed8d 7b08 	vstr	d7, [sp, #32]
 80049d2:	d565      	bpl.n	8004aa0 <_dtoa_r+0x368>
 80049d4:	4b24      	ldr	r3, [pc, #144]	; (8004a68 <_dtoa_r+0x330>)
 80049d6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80049da:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80049de:	f7fb ff0d 	bl	80007fc <__aeabi_ddiv>
 80049e2:	e9cd 0100 	strd	r0, r1, [sp]
 80049e6:	f006 060f 	and.w	r6, r6, #15
 80049ea:	2503      	movs	r5, #3
 80049ec:	4f1e      	ldr	r7, [pc, #120]	; (8004a68 <_dtoa_r+0x330>)
 80049ee:	e04c      	b.n	8004a8a <_dtoa_r+0x352>
 80049f0:	2301      	movs	r3, #1
 80049f2:	930a      	str	r3, [sp, #40]	; 0x28
 80049f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80049f6:	4453      	add	r3, sl
 80049f8:	f103 0901 	add.w	r9, r3, #1
 80049fc:	9302      	str	r3, [sp, #8]
 80049fe:	464b      	mov	r3, r9
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	bfb8      	it	lt
 8004a04:	2301      	movlt	r3, #1
 8004a06:	e7ba      	b.n	800497e <_dtoa_r+0x246>
 8004a08:	2300      	movs	r3, #0
 8004a0a:	e7b2      	b.n	8004972 <_dtoa_r+0x23a>
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	e7f0      	b.n	80049f2 <_dtoa_r+0x2ba>
 8004a10:	2501      	movs	r5, #1
 8004a12:	2300      	movs	r3, #0
 8004a14:	9306      	str	r3, [sp, #24]
 8004a16:	950a      	str	r5, [sp, #40]	; 0x28
 8004a18:	f04f 33ff 	mov.w	r3, #4294967295
 8004a1c:	9302      	str	r3, [sp, #8]
 8004a1e:	4699      	mov	r9, r3
 8004a20:	2200      	movs	r2, #0
 8004a22:	2312      	movs	r3, #18
 8004a24:	920b      	str	r2, [sp, #44]	; 0x2c
 8004a26:	e7aa      	b.n	800497e <_dtoa_r+0x246>
 8004a28:	2301      	movs	r3, #1
 8004a2a:	930a      	str	r3, [sp, #40]	; 0x28
 8004a2c:	e7f4      	b.n	8004a18 <_dtoa_r+0x2e0>
 8004a2e:	2301      	movs	r3, #1
 8004a30:	9302      	str	r3, [sp, #8]
 8004a32:	4699      	mov	r9, r3
 8004a34:	461a      	mov	r2, r3
 8004a36:	e7f5      	b.n	8004a24 <_dtoa_r+0x2ec>
 8004a38:	3101      	adds	r1, #1
 8004a3a:	6071      	str	r1, [r6, #4]
 8004a3c:	0052      	lsls	r2, r2, #1
 8004a3e:	e7a2      	b.n	8004986 <_dtoa_r+0x24e>
 8004a40:	636f4361 	.word	0x636f4361
 8004a44:	3fd287a7 	.word	0x3fd287a7
 8004a48:	8b60c8b3 	.word	0x8b60c8b3
 8004a4c:	3fc68a28 	.word	0x3fc68a28
 8004a50:	509f79fb 	.word	0x509f79fb
 8004a54:	3fd34413 	.word	0x3fd34413
 8004a58:	7ff00000 	.word	0x7ff00000
 8004a5c:	0800648d 	.word	0x0800648d
 8004a60:	3ff80000 	.word	0x3ff80000
 8004a64:	08006548 	.word	0x08006548
 8004a68:	08006520 	.word	0x08006520
 8004a6c:	080064b9 	.word	0x080064b9
 8004a70:	07f1      	lsls	r1, r6, #31
 8004a72:	d508      	bpl.n	8004a86 <_dtoa_r+0x34e>
 8004a74:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004a78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a7c:	f7fb fd94 	bl	80005a8 <__aeabi_dmul>
 8004a80:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004a84:	3501      	adds	r5, #1
 8004a86:	1076      	asrs	r6, r6, #1
 8004a88:	3708      	adds	r7, #8
 8004a8a:	2e00      	cmp	r6, #0
 8004a8c:	d1f0      	bne.n	8004a70 <_dtoa_r+0x338>
 8004a8e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004a92:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004a96:	f7fb feb1 	bl	80007fc <__aeabi_ddiv>
 8004a9a:	e9cd 0100 	strd	r0, r1, [sp]
 8004a9e:	e01a      	b.n	8004ad6 <_dtoa_r+0x39e>
 8004aa0:	2502      	movs	r5, #2
 8004aa2:	e7a3      	b.n	80049ec <_dtoa_r+0x2b4>
 8004aa4:	f000 80a0 	beq.w	8004be8 <_dtoa_r+0x4b0>
 8004aa8:	f1ca 0600 	rsb	r6, sl, #0
 8004aac:	4b9f      	ldr	r3, [pc, #636]	; (8004d2c <_dtoa_r+0x5f4>)
 8004aae:	4fa0      	ldr	r7, [pc, #640]	; (8004d30 <_dtoa_r+0x5f8>)
 8004ab0:	f006 020f 	and.w	r2, r6, #15
 8004ab4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004abc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004ac0:	f7fb fd72 	bl	80005a8 <__aeabi_dmul>
 8004ac4:	e9cd 0100 	strd	r0, r1, [sp]
 8004ac8:	1136      	asrs	r6, r6, #4
 8004aca:	2300      	movs	r3, #0
 8004acc:	2502      	movs	r5, #2
 8004ace:	2e00      	cmp	r6, #0
 8004ad0:	d17f      	bne.n	8004bd2 <_dtoa_r+0x49a>
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d1e1      	bne.n	8004a9a <_dtoa_r+0x362>
 8004ad6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	f000 8087 	beq.w	8004bec <_dtoa_r+0x4b4>
 8004ade:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	4b93      	ldr	r3, [pc, #588]	; (8004d34 <_dtoa_r+0x5fc>)
 8004ae6:	4630      	mov	r0, r6
 8004ae8:	4639      	mov	r1, r7
 8004aea:	f7fb ffcf 	bl	8000a8c <__aeabi_dcmplt>
 8004aee:	2800      	cmp	r0, #0
 8004af0:	d07c      	beq.n	8004bec <_dtoa_r+0x4b4>
 8004af2:	f1b9 0f00 	cmp.w	r9, #0
 8004af6:	d079      	beq.n	8004bec <_dtoa_r+0x4b4>
 8004af8:	9b02      	ldr	r3, [sp, #8]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	dd35      	ble.n	8004b6a <_dtoa_r+0x432>
 8004afe:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004b02:	9308      	str	r3, [sp, #32]
 8004b04:	4639      	mov	r1, r7
 8004b06:	2200      	movs	r2, #0
 8004b08:	4b8b      	ldr	r3, [pc, #556]	; (8004d38 <_dtoa_r+0x600>)
 8004b0a:	4630      	mov	r0, r6
 8004b0c:	f7fb fd4c 	bl	80005a8 <__aeabi_dmul>
 8004b10:	e9cd 0100 	strd	r0, r1, [sp]
 8004b14:	9f02      	ldr	r7, [sp, #8]
 8004b16:	3501      	adds	r5, #1
 8004b18:	4628      	mov	r0, r5
 8004b1a:	f7fb fcdb 	bl	80004d4 <__aeabi_i2d>
 8004b1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004b22:	f7fb fd41 	bl	80005a8 <__aeabi_dmul>
 8004b26:	2200      	movs	r2, #0
 8004b28:	4b84      	ldr	r3, [pc, #528]	; (8004d3c <_dtoa_r+0x604>)
 8004b2a:	f7fb fb87 	bl	800023c <__adddf3>
 8004b2e:	4605      	mov	r5, r0
 8004b30:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004b34:	2f00      	cmp	r7, #0
 8004b36:	d15d      	bne.n	8004bf4 <_dtoa_r+0x4bc>
 8004b38:	2200      	movs	r2, #0
 8004b3a:	4b81      	ldr	r3, [pc, #516]	; (8004d40 <_dtoa_r+0x608>)
 8004b3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004b40:	f7fb fb7a 	bl	8000238 <__aeabi_dsub>
 8004b44:	462a      	mov	r2, r5
 8004b46:	4633      	mov	r3, r6
 8004b48:	e9cd 0100 	strd	r0, r1, [sp]
 8004b4c:	f7fb ffbc 	bl	8000ac8 <__aeabi_dcmpgt>
 8004b50:	2800      	cmp	r0, #0
 8004b52:	f040 8288 	bne.w	8005066 <_dtoa_r+0x92e>
 8004b56:	462a      	mov	r2, r5
 8004b58:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004b5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004b60:	f7fb ff94 	bl	8000a8c <__aeabi_dcmplt>
 8004b64:	2800      	cmp	r0, #0
 8004b66:	f040 827c 	bne.w	8005062 <_dtoa_r+0x92a>
 8004b6a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004b6e:	e9cd 2300 	strd	r2, r3, [sp]
 8004b72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	f2c0 8150 	blt.w	8004e1a <_dtoa_r+0x6e2>
 8004b7a:	f1ba 0f0e 	cmp.w	sl, #14
 8004b7e:	f300 814c 	bgt.w	8004e1a <_dtoa_r+0x6e2>
 8004b82:	4b6a      	ldr	r3, [pc, #424]	; (8004d2c <_dtoa_r+0x5f4>)
 8004b84:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004b88:	ed93 7b00 	vldr	d7, [r3]
 8004b8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004b94:	f280 80d8 	bge.w	8004d48 <_dtoa_r+0x610>
 8004b98:	f1b9 0f00 	cmp.w	r9, #0
 8004b9c:	f300 80d4 	bgt.w	8004d48 <_dtoa_r+0x610>
 8004ba0:	f040 825e 	bne.w	8005060 <_dtoa_r+0x928>
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	4b66      	ldr	r3, [pc, #408]	; (8004d40 <_dtoa_r+0x608>)
 8004ba8:	ec51 0b17 	vmov	r0, r1, d7
 8004bac:	f7fb fcfc 	bl	80005a8 <__aeabi_dmul>
 8004bb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004bb4:	f7fb ff7e 	bl	8000ab4 <__aeabi_dcmpge>
 8004bb8:	464f      	mov	r7, r9
 8004bba:	464e      	mov	r6, r9
 8004bbc:	2800      	cmp	r0, #0
 8004bbe:	f040 8234 	bne.w	800502a <_dtoa_r+0x8f2>
 8004bc2:	2331      	movs	r3, #49	; 0x31
 8004bc4:	f10b 0501 	add.w	r5, fp, #1
 8004bc8:	f88b 3000 	strb.w	r3, [fp]
 8004bcc:	f10a 0a01 	add.w	sl, sl, #1
 8004bd0:	e22f      	b.n	8005032 <_dtoa_r+0x8fa>
 8004bd2:	07f2      	lsls	r2, r6, #31
 8004bd4:	d505      	bpl.n	8004be2 <_dtoa_r+0x4aa>
 8004bd6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bda:	f7fb fce5 	bl	80005a8 <__aeabi_dmul>
 8004bde:	3501      	adds	r5, #1
 8004be0:	2301      	movs	r3, #1
 8004be2:	1076      	asrs	r6, r6, #1
 8004be4:	3708      	adds	r7, #8
 8004be6:	e772      	b.n	8004ace <_dtoa_r+0x396>
 8004be8:	2502      	movs	r5, #2
 8004bea:	e774      	b.n	8004ad6 <_dtoa_r+0x39e>
 8004bec:	f8cd a020 	str.w	sl, [sp, #32]
 8004bf0:	464f      	mov	r7, r9
 8004bf2:	e791      	b.n	8004b18 <_dtoa_r+0x3e0>
 8004bf4:	4b4d      	ldr	r3, [pc, #308]	; (8004d2c <_dtoa_r+0x5f4>)
 8004bf6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004bfa:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8004bfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d047      	beq.n	8004c94 <_dtoa_r+0x55c>
 8004c04:	4602      	mov	r2, r0
 8004c06:	460b      	mov	r3, r1
 8004c08:	2000      	movs	r0, #0
 8004c0a:	494e      	ldr	r1, [pc, #312]	; (8004d44 <_dtoa_r+0x60c>)
 8004c0c:	f7fb fdf6 	bl	80007fc <__aeabi_ddiv>
 8004c10:	462a      	mov	r2, r5
 8004c12:	4633      	mov	r3, r6
 8004c14:	f7fb fb10 	bl	8000238 <__aeabi_dsub>
 8004c18:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004c1c:	465d      	mov	r5, fp
 8004c1e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004c22:	f7fb ff71 	bl	8000b08 <__aeabi_d2iz>
 8004c26:	4606      	mov	r6, r0
 8004c28:	f7fb fc54 	bl	80004d4 <__aeabi_i2d>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	460b      	mov	r3, r1
 8004c30:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004c34:	f7fb fb00 	bl	8000238 <__aeabi_dsub>
 8004c38:	3630      	adds	r6, #48	; 0x30
 8004c3a:	f805 6b01 	strb.w	r6, [r5], #1
 8004c3e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004c42:	e9cd 0100 	strd	r0, r1, [sp]
 8004c46:	f7fb ff21 	bl	8000a8c <__aeabi_dcmplt>
 8004c4a:	2800      	cmp	r0, #0
 8004c4c:	d163      	bne.n	8004d16 <_dtoa_r+0x5de>
 8004c4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004c52:	2000      	movs	r0, #0
 8004c54:	4937      	ldr	r1, [pc, #220]	; (8004d34 <_dtoa_r+0x5fc>)
 8004c56:	f7fb faef 	bl	8000238 <__aeabi_dsub>
 8004c5a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004c5e:	f7fb ff15 	bl	8000a8c <__aeabi_dcmplt>
 8004c62:	2800      	cmp	r0, #0
 8004c64:	f040 80b7 	bne.w	8004dd6 <_dtoa_r+0x69e>
 8004c68:	eba5 030b 	sub.w	r3, r5, fp
 8004c6c:	429f      	cmp	r7, r3
 8004c6e:	f77f af7c 	ble.w	8004b6a <_dtoa_r+0x432>
 8004c72:	2200      	movs	r2, #0
 8004c74:	4b30      	ldr	r3, [pc, #192]	; (8004d38 <_dtoa_r+0x600>)
 8004c76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004c7a:	f7fb fc95 	bl	80005a8 <__aeabi_dmul>
 8004c7e:	2200      	movs	r2, #0
 8004c80:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004c84:	4b2c      	ldr	r3, [pc, #176]	; (8004d38 <_dtoa_r+0x600>)
 8004c86:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004c8a:	f7fb fc8d 	bl	80005a8 <__aeabi_dmul>
 8004c8e:	e9cd 0100 	strd	r0, r1, [sp]
 8004c92:	e7c4      	b.n	8004c1e <_dtoa_r+0x4e6>
 8004c94:	462a      	mov	r2, r5
 8004c96:	4633      	mov	r3, r6
 8004c98:	f7fb fc86 	bl	80005a8 <__aeabi_dmul>
 8004c9c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004ca0:	eb0b 0507 	add.w	r5, fp, r7
 8004ca4:	465e      	mov	r6, fp
 8004ca6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004caa:	f7fb ff2d 	bl	8000b08 <__aeabi_d2iz>
 8004cae:	4607      	mov	r7, r0
 8004cb0:	f7fb fc10 	bl	80004d4 <__aeabi_i2d>
 8004cb4:	3730      	adds	r7, #48	; 0x30
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	460b      	mov	r3, r1
 8004cba:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004cbe:	f7fb fabb 	bl	8000238 <__aeabi_dsub>
 8004cc2:	f806 7b01 	strb.w	r7, [r6], #1
 8004cc6:	42ae      	cmp	r6, r5
 8004cc8:	e9cd 0100 	strd	r0, r1, [sp]
 8004ccc:	f04f 0200 	mov.w	r2, #0
 8004cd0:	d126      	bne.n	8004d20 <_dtoa_r+0x5e8>
 8004cd2:	4b1c      	ldr	r3, [pc, #112]	; (8004d44 <_dtoa_r+0x60c>)
 8004cd4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004cd8:	f7fb fab0 	bl	800023c <__adddf3>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	460b      	mov	r3, r1
 8004ce0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004ce4:	f7fb fef0 	bl	8000ac8 <__aeabi_dcmpgt>
 8004ce8:	2800      	cmp	r0, #0
 8004cea:	d174      	bne.n	8004dd6 <_dtoa_r+0x69e>
 8004cec:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004cf0:	2000      	movs	r0, #0
 8004cf2:	4914      	ldr	r1, [pc, #80]	; (8004d44 <_dtoa_r+0x60c>)
 8004cf4:	f7fb faa0 	bl	8000238 <__aeabi_dsub>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	460b      	mov	r3, r1
 8004cfc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004d00:	f7fb fec4 	bl	8000a8c <__aeabi_dcmplt>
 8004d04:	2800      	cmp	r0, #0
 8004d06:	f43f af30 	beq.w	8004b6a <_dtoa_r+0x432>
 8004d0a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004d0e:	2b30      	cmp	r3, #48	; 0x30
 8004d10:	f105 32ff 	add.w	r2, r5, #4294967295
 8004d14:	d002      	beq.n	8004d1c <_dtoa_r+0x5e4>
 8004d16:	f8dd a020 	ldr.w	sl, [sp, #32]
 8004d1a:	e04a      	b.n	8004db2 <_dtoa_r+0x67a>
 8004d1c:	4615      	mov	r5, r2
 8004d1e:	e7f4      	b.n	8004d0a <_dtoa_r+0x5d2>
 8004d20:	4b05      	ldr	r3, [pc, #20]	; (8004d38 <_dtoa_r+0x600>)
 8004d22:	f7fb fc41 	bl	80005a8 <__aeabi_dmul>
 8004d26:	e9cd 0100 	strd	r0, r1, [sp]
 8004d2a:	e7bc      	b.n	8004ca6 <_dtoa_r+0x56e>
 8004d2c:	08006548 	.word	0x08006548
 8004d30:	08006520 	.word	0x08006520
 8004d34:	3ff00000 	.word	0x3ff00000
 8004d38:	40240000 	.word	0x40240000
 8004d3c:	401c0000 	.word	0x401c0000
 8004d40:	40140000 	.word	0x40140000
 8004d44:	3fe00000 	.word	0x3fe00000
 8004d48:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004d4c:	465d      	mov	r5, fp
 8004d4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004d52:	4630      	mov	r0, r6
 8004d54:	4639      	mov	r1, r7
 8004d56:	f7fb fd51 	bl	80007fc <__aeabi_ddiv>
 8004d5a:	f7fb fed5 	bl	8000b08 <__aeabi_d2iz>
 8004d5e:	4680      	mov	r8, r0
 8004d60:	f7fb fbb8 	bl	80004d4 <__aeabi_i2d>
 8004d64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004d68:	f7fb fc1e 	bl	80005a8 <__aeabi_dmul>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	460b      	mov	r3, r1
 8004d70:	4630      	mov	r0, r6
 8004d72:	4639      	mov	r1, r7
 8004d74:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8004d78:	f7fb fa5e 	bl	8000238 <__aeabi_dsub>
 8004d7c:	f805 6b01 	strb.w	r6, [r5], #1
 8004d80:	eba5 060b 	sub.w	r6, r5, fp
 8004d84:	45b1      	cmp	r9, r6
 8004d86:	4602      	mov	r2, r0
 8004d88:	460b      	mov	r3, r1
 8004d8a:	d139      	bne.n	8004e00 <_dtoa_r+0x6c8>
 8004d8c:	f7fb fa56 	bl	800023c <__adddf3>
 8004d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004d94:	4606      	mov	r6, r0
 8004d96:	460f      	mov	r7, r1
 8004d98:	f7fb fe96 	bl	8000ac8 <__aeabi_dcmpgt>
 8004d9c:	b9c8      	cbnz	r0, 8004dd2 <_dtoa_r+0x69a>
 8004d9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004da2:	4630      	mov	r0, r6
 8004da4:	4639      	mov	r1, r7
 8004da6:	f7fb fe67 	bl	8000a78 <__aeabi_dcmpeq>
 8004daa:	b110      	cbz	r0, 8004db2 <_dtoa_r+0x67a>
 8004dac:	f018 0f01 	tst.w	r8, #1
 8004db0:	d10f      	bne.n	8004dd2 <_dtoa_r+0x69a>
 8004db2:	9904      	ldr	r1, [sp, #16]
 8004db4:	4620      	mov	r0, r4
 8004db6:	f000 fb96 	bl	80054e6 <_Bfree>
 8004dba:	2300      	movs	r3, #0
 8004dbc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004dbe:	702b      	strb	r3, [r5, #0]
 8004dc0:	f10a 0301 	add.w	r3, sl, #1
 8004dc4:	6013      	str	r3, [r2, #0]
 8004dc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	f000 8241 	beq.w	8005250 <_dtoa_r+0xb18>
 8004dce:	601d      	str	r5, [r3, #0]
 8004dd0:	e23e      	b.n	8005250 <_dtoa_r+0xb18>
 8004dd2:	f8cd a020 	str.w	sl, [sp, #32]
 8004dd6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004dda:	2a39      	cmp	r2, #57	; 0x39
 8004ddc:	f105 33ff 	add.w	r3, r5, #4294967295
 8004de0:	d108      	bne.n	8004df4 <_dtoa_r+0x6bc>
 8004de2:	459b      	cmp	fp, r3
 8004de4:	d10a      	bne.n	8004dfc <_dtoa_r+0x6c4>
 8004de6:	9b08      	ldr	r3, [sp, #32]
 8004de8:	3301      	adds	r3, #1
 8004dea:	9308      	str	r3, [sp, #32]
 8004dec:	2330      	movs	r3, #48	; 0x30
 8004dee:	f88b 3000 	strb.w	r3, [fp]
 8004df2:	465b      	mov	r3, fp
 8004df4:	781a      	ldrb	r2, [r3, #0]
 8004df6:	3201      	adds	r2, #1
 8004df8:	701a      	strb	r2, [r3, #0]
 8004dfa:	e78c      	b.n	8004d16 <_dtoa_r+0x5de>
 8004dfc:	461d      	mov	r5, r3
 8004dfe:	e7ea      	b.n	8004dd6 <_dtoa_r+0x69e>
 8004e00:	2200      	movs	r2, #0
 8004e02:	4b9b      	ldr	r3, [pc, #620]	; (8005070 <_dtoa_r+0x938>)
 8004e04:	f7fb fbd0 	bl	80005a8 <__aeabi_dmul>
 8004e08:	2200      	movs	r2, #0
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	4606      	mov	r6, r0
 8004e0e:	460f      	mov	r7, r1
 8004e10:	f7fb fe32 	bl	8000a78 <__aeabi_dcmpeq>
 8004e14:	2800      	cmp	r0, #0
 8004e16:	d09a      	beq.n	8004d4e <_dtoa_r+0x616>
 8004e18:	e7cb      	b.n	8004db2 <_dtoa_r+0x67a>
 8004e1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e1c:	2a00      	cmp	r2, #0
 8004e1e:	f000 808b 	beq.w	8004f38 <_dtoa_r+0x800>
 8004e22:	9a06      	ldr	r2, [sp, #24]
 8004e24:	2a01      	cmp	r2, #1
 8004e26:	dc6e      	bgt.n	8004f06 <_dtoa_r+0x7ce>
 8004e28:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004e2a:	2a00      	cmp	r2, #0
 8004e2c:	d067      	beq.n	8004efe <_dtoa_r+0x7c6>
 8004e2e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004e32:	9f07      	ldr	r7, [sp, #28]
 8004e34:	9d05      	ldr	r5, [sp, #20]
 8004e36:	9a05      	ldr	r2, [sp, #20]
 8004e38:	2101      	movs	r1, #1
 8004e3a:	441a      	add	r2, r3
 8004e3c:	4620      	mov	r0, r4
 8004e3e:	9205      	str	r2, [sp, #20]
 8004e40:	4498      	add	r8, r3
 8004e42:	f000 fbf0 	bl	8005626 <__i2b>
 8004e46:	4606      	mov	r6, r0
 8004e48:	2d00      	cmp	r5, #0
 8004e4a:	dd0c      	ble.n	8004e66 <_dtoa_r+0x72e>
 8004e4c:	f1b8 0f00 	cmp.w	r8, #0
 8004e50:	dd09      	ble.n	8004e66 <_dtoa_r+0x72e>
 8004e52:	4545      	cmp	r5, r8
 8004e54:	9a05      	ldr	r2, [sp, #20]
 8004e56:	462b      	mov	r3, r5
 8004e58:	bfa8      	it	ge
 8004e5a:	4643      	movge	r3, r8
 8004e5c:	1ad2      	subs	r2, r2, r3
 8004e5e:	9205      	str	r2, [sp, #20]
 8004e60:	1aed      	subs	r5, r5, r3
 8004e62:	eba8 0803 	sub.w	r8, r8, r3
 8004e66:	9b07      	ldr	r3, [sp, #28]
 8004e68:	b1eb      	cbz	r3, 8004ea6 <_dtoa_r+0x76e>
 8004e6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d067      	beq.n	8004f40 <_dtoa_r+0x808>
 8004e70:	b18f      	cbz	r7, 8004e96 <_dtoa_r+0x75e>
 8004e72:	4631      	mov	r1, r6
 8004e74:	463a      	mov	r2, r7
 8004e76:	4620      	mov	r0, r4
 8004e78:	f000 fc74 	bl	8005764 <__pow5mult>
 8004e7c:	9a04      	ldr	r2, [sp, #16]
 8004e7e:	4601      	mov	r1, r0
 8004e80:	4606      	mov	r6, r0
 8004e82:	4620      	mov	r0, r4
 8004e84:	f000 fbd8 	bl	8005638 <__multiply>
 8004e88:	9904      	ldr	r1, [sp, #16]
 8004e8a:	9008      	str	r0, [sp, #32]
 8004e8c:	4620      	mov	r0, r4
 8004e8e:	f000 fb2a 	bl	80054e6 <_Bfree>
 8004e92:	9b08      	ldr	r3, [sp, #32]
 8004e94:	9304      	str	r3, [sp, #16]
 8004e96:	9b07      	ldr	r3, [sp, #28]
 8004e98:	1bda      	subs	r2, r3, r7
 8004e9a:	d004      	beq.n	8004ea6 <_dtoa_r+0x76e>
 8004e9c:	9904      	ldr	r1, [sp, #16]
 8004e9e:	4620      	mov	r0, r4
 8004ea0:	f000 fc60 	bl	8005764 <__pow5mult>
 8004ea4:	9004      	str	r0, [sp, #16]
 8004ea6:	2101      	movs	r1, #1
 8004ea8:	4620      	mov	r0, r4
 8004eaa:	f000 fbbc 	bl	8005626 <__i2b>
 8004eae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004eb0:	4607      	mov	r7, r0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	f000 81d0 	beq.w	8005258 <_dtoa_r+0xb20>
 8004eb8:	461a      	mov	r2, r3
 8004eba:	4601      	mov	r1, r0
 8004ebc:	4620      	mov	r0, r4
 8004ebe:	f000 fc51 	bl	8005764 <__pow5mult>
 8004ec2:	9b06      	ldr	r3, [sp, #24]
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	4607      	mov	r7, r0
 8004ec8:	dc40      	bgt.n	8004f4c <_dtoa_r+0x814>
 8004eca:	9b00      	ldr	r3, [sp, #0]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d139      	bne.n	8004f44 <_dtoa_r+0x80c>
 8004ed0:	9b01      	ldr	r3, [sp, #4]
 8004ed2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d136      	bne.n	8004f48 <_dtoa_r+0x810>
 8004eda:	9b01      	ldr	r3, [sp, #4]
 8004edc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004ee0:	0d1b      	lsrs	r3, r3, #20
 8004ee2:	051b      	lsls	r3, r3, #20
 8004ee4:	b12b      	cbz	r3, 8004ef2 <_dtoa_r+0x7ba>
 8004ee6:	9b05      	ldr	r3, [sp, #20]
 8004ee8:	3301      	adds	r3, #1
 8004eea:	9305      	str	r3, [sp, #20]
 8004eec:	f108 0801 	add.w	r8, r8, #1
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	9307      	str	r3, [sp, #28]
 8004ef4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d12a      	bne.n	8004f50 <_dtoa_r+0x818>
 8004efa:	2001      	movs	r0, #1
 8004efc:	e030      	b.n	8004f60 <_dtoa_r+0x828>
 8004efe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004f00:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004f04:	e795      	b.n	8004e32 <_dtoa_r+0x6fa>
 8004f06:	9b07      	ldr	r3, [sp, #28]
 8004f08:	f109 37ff 	add.w	r7, r9, #4294967295
 8004f0c:	42bb      	cmp	r3, r7
 8004f0e:	bfbf      	itttt	lt
 8004f10:	9b07      	ldrlt	r3, [sp, #28]
 8004f12:	9707      	strlt	r7, [sp, #28]
 8004f14:	1afa      	sublt	r2, r7, r3
 8004f16:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8004f18:	bfbb      	ittet	lt
 8004f1a:	189b      	addlt	r3, r3, r2
 8004f1c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8004f1e:	1bdf      	subge	r7, r3, r7
 8004f20:	2700      	movlt	r7, #0
 8004f22:	f1b9 0f00 	cmp.w	r9, #0
 8004f26:	bfb5      	itete	lt
 8004f28:	9b05      	ldrlt	r3, [sp, #20]
 8004f2a:	9d05      	ldrge	r5, [sp, #20]
 8004f2c:	eba3 0509 	sublt.w	r5, r3, r9
 8004f30:	464b      	movge	r3, r9
 8004f32:	bfb8      	it	lt
 8004f34:	2300      	movlt	r3, #0
 8004f36:	e77e      	b.n	8004e36 <_dtoa_r+0x6fe>
 8004f38:	9f07      	ldr	r7, [sp, #28]
 8004f3a:	9d05      	ldr	r5, [sp, #20]
 8004f3c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8004f3e:	e783      	b.n	8004e48 <_dtoa_r+0x710>
 8004f40:	9a07      	ldr	r2, [sp, #28]
 8004f42:	e7ab      	b.n	8004e9c <_dtoa_r+0x764>
 8004f44:	2300      	movs	r3, #0
 8004f46:	e7d4      	b.n	8004ef2 <_dtoa_r+0x7ba>
 8004f48:	9b00      	ldr	r3, [sp, #0]
 8004f4a:	e7d2      	b.n	8004ef2 <_dtoa_r+0x7ba>
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	9307      	str	r3, [sp, #28]
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8004f56:	6918      	ldr	r0, [r3, #16]
 8004f58:	f000 fb17 	bl	800558a <__hi0bits>
 8004f5c:	f1c0 0020 	rsb	r0, r0, #32
 8004f60:	4440      	add	r0, r8
 8004f62:	f010 001f 	ands.w	r0, r0, #31
 8004f66:	d047      	beq.n	8004ff8 <_dtoa_r+0x8c0>
 8004f68:	f1c0 0320 	rsb	r3, r0, #32
 8004f6c:	2b04      	cmp	r3, #4
 8004f6e:	dd3b      	ble.n	8004fe8 <_dtoa_r+0x8b0>
 8004f70:	9b05      	ldr	r3, [sp, #20]
 8004f72:	f1c0 001c 	rsb	r0, r0, #28
 8004f76:	4403      	add	r3, r0
 8004f78:	9305      	str	r3, [sp, #20]
 8004f7a:	4405      	add	r5, r0
 8004f7c:	4480      	add	r8, r0
 8004f7e:	9b05      	ldr	r3, [sp, #20]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	dd05      	ble.n	8004f90 <_dtoa_r+0x858>
 8004f84:	461a      	mov	r2, r3
 8004f86:	9904      	ldr	r1, [sp, #16]
 8004f88:	4620      	mov	r0, r4
 8004f8a:	f000 fc39 	bl	8005800 <__lshift>
 8004f8e:	9004      	str	r0, [sp, #16]
 8004f90:	f1b8 0f00 	cmp.w	r8, #0
 8004f94:	dd05      	ble.n	8004fa2 <_dtoa_r+0x86a>
 8004f96:	4639      	mov	r1, r7
 8004f98:	4642      	mov	r2, r8
 8004f9a:	4620      	mov	r0, r4
 8004f9c:	f000 fc30 	bl	8005800 <__lshift>
 8004fa0:	4607      	mov	r7, r0
 8004fa2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004fa4:	b353      	cbz	r3, 8004ffc <_dtoa_r+0x8c4>
 8004fa6:	4639      	mov	r1, r7
 8004fa8:	9804      	ldr	r0, [sp, #16]
 8004faa:	f000 fc7d 	bl	80058a8 <__mcmp>
 8004fae:	2800      	cmp	r0, #0
 8004fb0:	da24      	bge.n	8004ffc <_dtoa_r+0x8c4>
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	220a      	movs	r2, #10
 8004fb6:	9904      	ldr	r1, [sp, #16]
 8004fb8:	4620      	mov	r0, r4
 8004fba:	f000 faab 	bl	8005514 <__multadd>
 8004fbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fc0:	9004      	str	r0, [sp, #16]
 8004fc2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	f000 814d 	beq.w	8005266 <_dtoa_r+0xb2e>
 8004fcc:	2300      	movs	r3, #0
 8004fce:	4631      	mov	r1, r6
 8004fd0:	220a      	movs	r2, #10
 8004fd2:	4620      	mov	r0, r4
 8004fd4:	f000 fa9e 	bl	8005514 <__multadd>
 8004fd8:	9b02      	ldr	r3, [sp, #8]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	4606      	mov	r6, r0
 8004fde:	dc4f      	bgt.n	8005080 <_dtoa_r+0x948>
 8004fe0:	9b06      	ldr	r3, [sp, #24]
 8004fe2:	2b02      	cmp	r3, #2
 8004fe4:	dd4c      	ble.n	8005080 <_dtoa_r+0x948>
 8004fe6:	e011      	b.n	800500c <_dtoa_r+0x8d4>
 8004fe8:	d0c9      	beq.n	8004f7e <_dtoa_r+0x846>
 8004fea:	9a05      	ldr	r2, [sp, #20]
 8004fec:	331c      	adds	r3, #28
 8004fee:	441a      	add	r2, r3
 8004ff0:	9205      	str	r2, [sp, #20]
 8004ff2:	441d      	add	r5, r3
 8004ff4:	4498      	add	r8, r3
 8004ff6:	e7c2      	b.n	8004f7e <_dtoa_r+0x846>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	e7f6      	b.n	8004fea <_dtoa_r+0x8b2>
 8004ffc:	f1b9 0f00 	cmp.w	r9, #0
 8005000:	dc38      	bgt.n	8005074 <_dtoa_r+0x93c>
 8005002:	9b06      	ldr	r3, [sp, #24]
 8005004:	2b02      	cmp	r3, #2
 8005006:	dd35      	ble.n	8005074 <_dtoa_r+0x93c>
 8005008:	f8cd 9008 	str.w	r9, [sp, #8]
 800500c:	9b02      	ldr	r3, [sp, #8]
 800500e:	b963      	cbnz	r3, 800502a <_dtoa_r+0x8f2>
 8005010:	4639      	mov	r1, r7
 8005012:	2205      	movs	r2, #5
 8005014:	4620      	mov	r0, r4
 8005016:	f000 fa7d 	bl	8005514 <__multadd>
 800501a:	4601      	mov	r1, r0
 800501c:	4607      	mov	r7, r0
 800501e:	9804      	ldr	r0, [sp, #16]
 8005020:	f000 fc42 	bl	80058a8 <__mcmp>
 8005024:	2800      	cmp	r0, #0
 8005026:	f73f adcc 	bgt.w	8004bc2 <_dtoa_r+0x48a>
 800502a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800502c:	465d      	mov	r5, fp
 800502e:	ea6f 0a03 	mvn.w	sl, r3
 8005032:	f04f 0900 	mov.w	r9, #0
 8005036:	4639      	mov	r1, r7
 8005038:	4620      	mov	r0, r4
 800503a:	f000 fa54 	bl	80054e6 <_Bfree>
 800503e:	2e00      	cmp	r6, #0
 8005040:	f43f aeb7 	beq.w	8004db2 <_dtoa_r+0x67a>
 8005044:	f1b9 0f00 	cmp.w	r9, #0
 8005048:	d005      	beq.n	8005056 <_dtoa_r+0x91e>
 800504a:	45b1      	cmp	r9, r6
 800504c:	d003      	beq.n	8005056 <_dtoa_r+0x91e>
 800504e:	4649      	mov	r1, r9
 8005050:	4620      	mov	r0, r4
 8005052:	f000 fa48 	bl	80054e6 <_Bfree>
 8005056:	4631      	mov	r1, r6
 8005058:	4620      	mov	r0, r4
 800505a:	f000 fa44 	bl	80054e6 <_Bfree>
 800505e:	e6a8      	b.n	8004db2 <_dtoa_r+0x67a>
 8005060:	2700      	movs	r7, #0
 8005062:	463e      	mov	r6, r7
 8005064:	e7e1      	b.n	800502a <_dtoa_r+0x8f2>
 8005066:	f8dd a020 	ldr.w	sl, [sp, #32]
 800506a:	463e      	mov	r6, r7
 800506c:	e5a9      	b.n	8004bc2 <_dtoa_r+0x48a>
 800506e:	bf00      	nop
 8005070:	40240000 	.word	0x40240000
 8005074:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005076:	f8cd 9008 	str.w	r9, [sp, #8]
 800507a:	2b00      	cmp	r3, #0
 800507c:	f000 80fa 	beq.w	8005274 <_dtoa_r+0xb3c>
 8005080:	2d00      	cmp	r5, #0
 8005082:	dd05      	ble.n	8005090 <_dtoa_r+0x958>
 8005084:	4631      	mov	r1, r6
 8005086:	462a      	mov	r2, r5
 8005088:	4620      	mov	r0, r4
 800508a:	f000 fbb9 	bl	8005800 <__lshift>
 800508e:	4606      	mov	r6, r0
 8005090:	9b07      	ldr	r3, [sp, #28]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d04c      	beq.n	8005130 <_dtoa_r+0x9f8>
 8005096:	6871      	ldr	r1, [r6, #4]
 8005098:	4620      	mov	r0, r4
 800509a:	f000 f9f0 	bl	800547e <_Balloc>
 800509e:	6932      	ldr	r2, [r6, #16]
 80050a0:	3202      	adds	r2, #2
 80050a2:	4605      	mov	r5, r0
 80050a4:	0092      	lsls	r2, r2, #2
 80050a6:	f106 010c 	add.w	r1, r6, #12
 80050aa:	300c      	adds	r0, #12
 80050ac:	f000 f9dc 	bl	8005468 <memcpy>
 80050b0:	2201      	movs	r2, #1
 80050b2:	4629      	mov	r1, r5
 80050b4:	4620      	mov	r0, r4
 80050b6:	f000 fba3 	bl	8005800 <__lshift>
 80050ba:	9b00      	ldr	r3, [sp, #0]
 80050bc:	f8cd b014 	str.w	fp, [sp, #20]
 80050c0:	f003 0301 	and.w	r3, r3, #1
 80050c4:	46b1      	mov	r9, r6
 80050c6:	9307      	str	r3, [sp, #28]
 80050c8:	4606      	mov	r6, r0
 80050ca:	4639      	mov	r1, r7
 80050cc:	9804      	ldr	r0, [sp, #16]
 80050ce:	f7ff faa7 	bl	8004620 <quorem>
 80050d2:	4649      	mov	r1, r9
 80050d4:	4605      	mov	r5, r0
 80050d6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80050da:	9804      	ldr	r0, [sp, #16]
 80050dc:	f000 fbe4 	bl	80058a8 <__mcmp>
 80050e0:	4632      	mov	r2, r6
 80050e2:	9000      	str	r0, [sp, #0]
 80050e4:	4639      	mov	r1, r7
 80050e6:	4620      	mov	r0, r4
 80050e8:	f000 fbf8 	bl	80058dc <__mdiff>
 80050ec:	68c3      	ldr	r3, [r0, #12]
 80050ee:	4602      	mov	r2, r0
 80050f0:	bb03      	cbnz	r3, 8005134 <_dtoa_r+0x9fc>
 80050f2:	4601      	mov	r1, r0
 80050f4:	9008      	str	r0, [sp, #32]
 80050f6:	9804      	ldr	r0, [sp, #16]
 80050f8:	f000 fbd6 	bl	80058a8 <__mcmp>
 80050fc:	9a08      	ldr	r2, [sp, #32]
 80050fe:	4603      	mov	r3, r0
 8005100:	4611      	mov	r1, r2
 8005102:	4620      	mov	r0, r4
 8005104:	9308      	str	r3, [sp, #32]
 8005106:	f000 f9ee 	bl	80054e6 <_Bfree>
 800510a:	9b08      	ldr	r3, [sp, #32]
 800510c:	b9a3      	cbnz	r3, 8005138 <_dtoa_r+0xa00>
 800510e:	9a06      	ldr	r2, [sp, #24]
 8005110:	b992      	cbnz	r2, 8005138 <_dtoa_r+0xa00>
 8005112:	9a07      	ldr	r2, [sp, #28]
 8005114:	b982      	cbnz	r2, 8005138 <_dtoa_r+0xa00>
 8005116:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800511a:	d029      	beq.n	8005170 <_dtoa_r+0xa38>
 800511c:	9b00      	ldr	r3, [sp, #0]
 800511e:	2b00      	cmp	r3, #0
 8005120:	dd01      	ble.n	8005126 <_dtoa_r+0x9ee>
 8005122:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005126:	9b05      	ldr	r3, [sp, #20]
 8005128:	1c5d      	adds	r5, r3, #1
 800512a:	f883 8000 	strb.w	r8, [r3]
 800512e:	e782      	b.n	8005036 <_dtoa_r+0x8fe>
 8005130:	4630      	mov	r0, r6
 8005132:	e7c2      	b.n	80050ba <_dtoa_r+0x982>
 8005134:	2301      	movs	r3, #1
 8005136:	e7e3      	b.n	8005100 <_dtoa_r+0x9c8>
 8005138:	9a00      	ldr	r2, [sp, #0]
 800513a:	2a00      	cmp	r2, #0
 800513c:	db04      	blt.n	8005148 <_dtoa_r+0xa10>
 800513e:	d125      	bne.n	800518c <_dtoa_r+0xa54>
 8005140:	9a06      	ldr	r2, [sp, #24]
 8005142:	bb1a      	cbnz	r2, 800518c <_dtoa_r+0xa54>
 8005144:	9a07      	ldr	r2, [sp, #28]
 8005146:	bb0a      	cbnz	r2, 800518c <_dtoa_r+0xa54>
 8005148:	2b00      	cmp	r3, #0
 800514a:	ddec      	ble.n	8005126 <_dtoa_r+0x9ee>
 800514c:	2201      	movs	r2, #1
 800514e:	9904      	ldr	r1, [sp, #16]
 8005150:	4620      	mov	r0, r4
 8005152:	f000 fb55 	bl	8005800 <__lshift>
 8005156:	4639      	mov	r1, r7
 8005158:	9004      	str	r0, [sp, #16]
 800515a:	f000 fba5 	bl	80058a8 <__mcmp>
 800515e:	2800      	cmp	r0, #0
 8005160:	dc03      	bgt.n	800516a <_dtoa_r+0xa32>
 8005162:	d1e0      	bne.n	8005126 <_dtoa_r+0x9ee>
 8005164:	f018 0f01 	tst.w	r8, #1
 8005168:	d0dd      	beq.n	8005126 <_dtoa_r+0x9ee>
 800516a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800516e:	d1d8      	bne.n	8005122 <_dtoa_r+0x9ea>
 8005170:	9b05      	ldr	r3, [sp, #20]
 8005172:	9a05      	ldr	r2, [sp, #20]
 8005174:	1c5d      	adds	r5, r3, #1
 8005176:	2339      	movs	r3, #57	; 0x39
 8005178:	7013      	strb	r3, [r2, #0]
 800517a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800517e:	2b39      	cmp	r3, #57	; 0x39
 8005180:	f105 32ff 	add.w	r2, r5, #4294967295
 8005184:	d04f      	beq.n	8005226 <_dtoa_r+0xaee>
 8005186:	3301      	adds	r3, #1
 8005188:	7013      	strb	r3, [r2, #0]
 800518a:	e754      	b.n	8005036 <_dtoa_r+0x8fe>
 800518c:	9a05      	ldr	r2, [sp, #20]
 800518e:	2b00      	cmp	r3, #0
 8005190:	f102 0501 	add.w	r5, r2, #1
 8005194:	dd06      	ble.n	80051a4 <_dtoa_r+0xa6c>
 8005196:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800519a:	d0e9      	beq.n	8005170 <_dtoa_r+0xa38>
 800519c:	f108 0801 	add.w	r8, r8, #1
 80051a0:	9b05      	ldr	r3, [sp, #20]
 80051a2:	e7c2      	b.n	800512a <_dtoa_r+0x9f2>
 80051a4:	9a02      	ldr	r2, [sp, #8]
 80051a6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80051aa:	eba5 030b 	sub.w	r3, r5, fp
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d021      	beq.n	80051f6 <_dtoa_r+0xabe>
 80051b2:	2300      	movs	r3, #0
 80051b4:	220a      	movs	r2, #10
 80051b6:	9904      	ldr	r1, [sp, #16]
 80051b8:	4620      	mov	r0, r4
 80051ba:	f000 f9ab 	bl	8005514 <__multadd>
 80051be:	45b1      	cmp	r9, r6
 80051c0:	9004      	str	r0, [sp, #16]
 80051c2:	f04f 0300 	mov.w	r3, #0
 80051c6:	f04f 020a 	mov.w	r2, #10
 80051ca:	4649      	mov	r1, r9
 80051cc:	4620      	mov	r0, r4
 80051ce:	d105      	bne.n	80051dc <_dtoa_r+0xaa4>
 80051d0:	f000 f9a0 	bl	8005514 <__multadd>
 80051d4:	4681      	mov	r9, r0
 80051d6:	4606      	mov	r6, r0
 80051d8:	9505      	str	r5, [sp, #20]
 80051da:	e776      	b.n	80050ca <_dtoa_r+0x992>
 80051dc:	f000 f99a 	bl	8005514 <__multadd>
 80051e0:	4631      	mov	r1, r6
 80051e2:	4681      	mov	r9, r0
 80051e4:	2300      	movs	r3, #0
 80051e6:	220a      	movs	r2, #10
 80051e8:	4620      	mov	r0, r4
 80051ea:	f000 f993 	bl	8005514 <__multadd>
 80051ee:	4606      	mov	r6, r0
 80051f0:	e7f2      	b.n	80051d8 <_dtoa_r+0xaa0>
 80051f2:	f04f 0900 	mov.w	r9, #0
 80051f6:	2201      	movs	r2, #1
 80051f8:	9904      	ldr	r1, [sp, #16]
 80051fa:	4620      	mov	r0, r4
 80051fc:	f000 fb00 	bl	8005800 <__lshift>
 8005200:	4639      	mov	r1, r7
 8005202:	9004      	str	r0, [sp, #16]
 8005204:	f000 fb50 	bl	80058a8 <__mcmp>
 8005208:	2800      	cmp	r0, #0
 800520a:	dcb6      	bgt.n	800517a <_dtoa_r+0xa42>
 800520c:	d102      	bne.n	8005214 <_dtoa_r+0xadc>
 800520e:	f018 0f01 	tst.w	r8, #1
 8005212:	d1b2      	bne.n	800517a <_dtoa_r+0xa42>
 8005214:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005218:	2b30      	cmp	r3, #48	; 0x30
 800521a:	f105 32ff 	add.w	r2, r5, #4294967295
 800521e:	f47f af0a 	bne.w	8005036 <_dtoa_r+0x8fe>
 8005222:	4615      	mov	r5, r2
 8005224:	e7f6      	b.n	8005214 <_dtoa_r+0xadc>
 8005226:	4593      	cmp	fp, r2
 8005228:	d105      	bne.n	8005236 <_dtoa_r+0xafe>
 800522a:	2331      	movs	r3, #49	; 0x31
 800522c:	f10a 0a01 	add.w	sl, sl, #1
 8005230:	f88b 3000 	strb.w	r3, [fp]
 8005234:	e6ff      	b.n	8005036 <_dtoa_r+0x8fe>
 8005236:	4615      	mov	r5, r2
 8005238:	e79f      	b.n	800517a <_dtoa_r+0xa42>
 800523a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80052a0 <_dtoa_r+0xb68>
 800523e:	e007      	b.n	8005250 <_dtoa_r+0xb18>
 8005240:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005242:	f8df b060 	ldr.w	fp, [pc, #96]	; 80052a4 <_dtoa_r+0xb6c>
 8005246:	b11b      	cbz	r3, 8005250 <_dtoa_r+0xb18>
 8005248:	f10b 0308 	add.w	r3, fp, #8
 800524c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800524e:	6013      	str	r3, [r2, #0]
 8005250:	4658      	mov	r0, fp
 8005252:	b017      	add	sp, #92	; 0x5c
 8005254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005258:	9b06      	ldr	r3, [sp, #24]
 800525a:	2b01      	cmp	r3, #1
 800525c:	f77f ae35 	ble.w	8004eca <_dtoa_r+0x792>
 8005260:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005262:	9307      	str	r3, [sp, #28]
 8005264:	e649      	b.n	8004efa <_dtoa_r+0x7c2>
 8005266:	9b02      	ldr	r3, [sp, #8]
 8005268:	2b00      	cmp	r3, #0
 800526a:	dc03      	bgt.n	8005274 <_dtoa_r+0xb3c>
 800526c:	9b06      	ldr	r3, [sp, #24]
 800526e:	2b02      	cmp	r3, #2
 8005270:	f73f aecc 	bgt.w	800500c <_dtoa_r+0x8d4>
 8005274:	465d      	mov	r5, fp
 8005276:	4639      	mov	r1, r7
 8005278:	9804      	ldr	r0, [sp, #16]
 800527a:	f7ff f9d1 	bl	8004620 <quorem>
 800527e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005282:	f805 8b01 	strb.w	r8, [r5], #1
 8005286:	9a02      	ldr	r2, [sp, #8]
 8005288:	eba5 030b 	sub.w	r3, r5, fp
 800528c:	429a      	cmp	r2, r3
 800528e:	ddb0      	ble.n	80051f2 <_dtoa_r+0xaba>
 8005290:	2300      	movs	r3, #0
 8005292:	220a      	movs	r2, #10
 8005294:	9904      	ldr	r1, [sp, #16]
 8005296:	4620      	mov	r0, r4
 8005298:	f000 f93c 	bl	8005514 <__multadd>
 800529c:	9004      	str	r0, [sp, #16]
 800529e:	e7ea      	b.n	8005276 <_dtoa_r+0xb3e>
 80052a0:	0800648c 	.word	0x0800648c
 80052a4:	080064b0 	.word	0x080064b0

080052a8 <std>:
 80052a8:	2300      	movs	r3, #0
 80052aa:	b510      	push	{r4, lr}
 80052ac:	4604      	mov	r4, r0
 80052ae:	e9c0 3300 	strd	r3, r3, [r0]
 80052b2:	6083      	str	r3, [r0, #8]
 80052b4:	8181      	strh	r1, [r0, #12]
 80052b6:	6643      	str	r3, [r0, #100]	; 0x64
 80052b8:	81c2      	strh	r2, [r0, #14]
 80052ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80052be:	6183      	str	r3, [r0, #24]
 80052c0:	4619      	mov	r1, r3
 80052c2:	2208      	movs	r2, #8
 80052c4:	305c      	adds	r0, #92	; 0x5c
 80052c6:	f7fe fd2f 	bl	8003d28 <memset>
 80052ca:	4b05      	ldr	r3, [pc, #20]	; (80052e0 <std+0x38>)
 80052cc:	6263      	str	r3, [r4, #36]	; 0x24
 80052ce:	4b05      	ldr	r3, [pc, #20]	; (80052e4 <std+0x3c>)
 80052d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80052d2:	4b05      	ldr	r3, [pc, #20]	; (80052e8 <std+0x40>)
 80052d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80052d6:	4b05      	ldr	r3, [pc, #20]	; (80052ec <std+0x44>)
 80052d8:	6224      	str	r4, [r4, #32]
 80052da:	6323      	str	r3, [r4, #48]	; 0x30
 80052dc:	bd10      	pop	{r4, pc}
 80052de:	bf00      	nop
 80052e0:	08005e41 	.word	0x08005e41
 80052e4:	08005e63 	.word	0x08005e63
 80052e8:	08005e9b 	.word	0x08005e9b
 80052ec:	08005ebf 	.word	0x08005ebf

080052f0 <_cleanup_r>:
 80052f0:	4901      	ldr	r1, [pc, #4]	; (80052f8 <_cleanup_r+0x8>)
 80052f2:	f000 b885 	b.w	8005400 <_fwalk_reent>
 80052f6:	bf00      	nop
 80052f8:	08006199 	.word	0x08006199

080052fc <__sfmoreglue>:
 80052fc:	b570      	push	{r4, r5, r6, lr}
 80052fe:	1e4a      	subs	r2, r1, #1
 8005300:	2568      	movs	r5, #104	; 0x68
 8005302:	4355      	muls	r5, r2
 8005304:	460e      	mov	r6, r1
 8005306:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800530a:	f000 fbef 	bl	8005aec <_malloc_r>
 800530e:	4604      	mov	r4, r0
 8005310:	b140      	cbz	r0, 8005324 <__sfmoreglue+0x28>
 8005312:	2100      	movs	r1, #0
 8005314:	e9c0 1600 	strd	r1, r6, [r0]
 8005318:	300c      	adds	r0, #12
 800531a:	60a0      	str	r0, [r4, #8]
 800531c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005320:	f7fe fd02 	bl	8003d28 <memset>
 8005324:	4620      	mov	r0, r4
 8005326:	bd70      	pop	{r4, r5, r6, pc}

08005328 <__sinit>:
 8005328:	6983      	ldr	r3, [r0, #24]
 800532a:	b510      	push	{r4, lr}
 800532c:	4604      	mov	r4, r0
 800532e:	bb33      	cbnz	r3, 800537e <__sinit+0x56>
 8005330:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8005334:	6503      	str	r3, [r0, #80]	; 0x50
 8005336:	4b12      	ldr	r3, [pc, #72]	; (8005380 <__sinit+0x58>)
 8005338:	4a12      	ldr	r2, [pc, #72]	; (8005384 <__sinit+0x5c>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	6282      	str	r2, [r0, #40]	; 0x28
 800533e:	4298      	cmp	r0, r3
 8005340:	bf04      	itt	eq
 8005342:	2301      	moveq	r3, #1
 8005344:	6183      	streq	r3, [r0, #24]
 8005346:	f000 f81f 	bl	8005388 <__sfp>
 800534a:	6060      	str	r0, [r4, #4]
 800534c:	4620      	mov	r0, r4
 800534e:	f000 f81b 	bl	8005388 <__sfp>
 8005352:	60a0      	str	r0, [r4, #8]
 8005354:	4620      	mov	r0, r4
 8005356:	f000 f817 	bl	8005388 <__sfp>
 800535a:	2200      	movs	r2, #0
 800535c:	60e0      	str	r0, [r4, #12]
 800535e:	2104      	movs	r1, #4
 8005360:	6860      	ldr	r0, [r4, #4]
 8005362:	f7ff ffa1 	bl	80052a8 <std>
 8005366:	2201      	movs	r2, #1
 8005368:	2109      	movs	r1, #9
 800536a:	68a0      	ldr	r0, [r4, #8]
 800536c:	f7ff ff9c 	bl	80052a8 <std>
 8005370:	2202      	movs	r2, #2
 8005372:	2112      	movs	r1, #18
 8005374:	68e0      	ldr	r0, [r4, #12]
 8005376:	f7ff ff97 	bl	80052a8 <std>
 800537a:	2301      	movs	r3, #1
 800537c:	61a3      	str	r3, [r4, #24]
 800537e:	bd10      	pop	{r4, pc}
 8005380:	08006478 	.word	0x08006478
 8005384:	080052f1 	.word	0x080052f1

08005388 <__sfp>:
 8005388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800538a:	4b1b      	ldr	r3, [pc, #108]	; (80053f8 <__sfp+0x70>)
 800538c:	681e      	ldr	r6, [r3, #0]
 800538e:	69b3      	ldr	r3, [r6, #24]
 8005390:	4607      	mov	r7, r0
 8005392:	b913      	cbnz	r3, 800539a <__sfp+0x12>
 8005394:	4630      	mov	r0, r6
 8005396:	f7ff ffc7 	bl	8005328 <__sinit>
 800539a:	3648      	adds	r6, #72	; 0x48
 800539c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80053a0:	3b01      	subs	r3, #1
 80053a2:	d503      	bpl.n	80053ac <__sfp+0x24>
 80053a4:	6833      	ldr	r3, [r6, #0]
 80053a6:	b133      	cbz	r3, 80053b6 <__sfp+0x2e>
 80053a8:	6836      	ldr	r6, [r6, #0]
 80053aa:	e7f7      	b.n	800539c <__sfp+0x14>
 80053ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80053b0:	b16d      	cbz	r5, 80053ce <__sfp+0x46>
 80053b2:	3468      	adds	r4, #104	; 0x68
 80053b4:	e7f4      	b.n	80053a0 <__sfp+0x18>
 80053b6:	2104      	movs	r1, #4
 80053b8:	4638      	mov	r0, r7
 80053ba:	f7ff ff9f 	bl	80052fc <__sfmoreglue>
 80053be:	6030      	str	r0, [r6, #0]
 80053c0:	2800      	cmp	r0, #0
 80053c2:	d1f1      	bne.n	80053a8 <__sfp+0x20>
 80053c4:	230c      	movs	r3, #12
 80053c6:	603b      	str	r3, [r7, #0]
 80053c8:	4604      	mov	r4, r0
 80053ca:	4620      	mov	r0, r4
 80053cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053ce:	4b0b      	ldr	r3, [pc, #44]	; (80053fc <__sfp+0x74>)
 80053d0:	6665      	str	r5, [r4, #100]	; 0x64
 80053d2:	e9c4 5500 	strd	r5, r5, [r4]
 80053d6:	60a5      	str	r5, [r4, #8]
 80053d8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80053dc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80053e0:	2208      	movs	r2, #8
 80053e2:	4629      	mov	r1, r5
 80053e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80053e8:	f7fe fc9e 	bl	8003d28 <memset>
 80053ec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80053f0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80053f4:	e7e9      	b.n	80053ca <__sfp+0x42>
 80053f6:	bf00      	nop
 80053f8:	08006478 	.word	0x08006478
 80053fc:	ffff0001 	.word	0xffff0001

08005400 <_fwalk_reent>:
 8005400:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005404:	4680      	mov	r8, r0
 8005406:	4689      	mov	r9, r1
 8005408:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800540c:	2600      	movs	r6, #0
 800540e:	b914      	cbnz	r4, 8005416 <_fwalk_reent+0x16>
 8005410:	4630      	mov	r0, r6
 8005412:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005416:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800541a:	3f01      	subs	r7, #1
 800541c:	d501      	bpl.n	8005422 <_fwalk_reent+0x22>
 800541e:	6824      	ldr	r4, [r4, #0]
 8005420:	e7f5      	b.n	800540e <_fwalk_reent+0xe>
 8005422:	89ab      	ldrh	r3, [r5, #12]
 8005424:	2b01      	cmp	r3, #1
 8005426:	d907      	bls.n	8005438 <_fwalk_reent+0x38>
 8005428:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800542c:	3301      	adds	r3, #1
 800542e:	d003      	beq.n	8005438 <_fwalk_reent+0x38>
 8005430:	4629      	mov	r1, r5
 8005432:	4640      	mov	r0, r8
 8005434:	47c8      	blx	r9
 8005436:	4306      	orrs	r6, r0
 8005438:	3568      	adds	r5, #104	; 0x68
 800543a:	e7ee      	b.n	800541a <_fwalk_reent+0x1a>

0800543c <_localeconv_r>:
 800543c:	4b04      	ldr	r3, [pc, #16]	; (8005450 <_localeconv_r+0x14>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	6a18      	ldr	r0, [r3, #32]
 8005442:	4b04      	ldr	r3, [pc, #16]	; (8005454 <_localeconv_r+0x18>)
 8005444:	2800      	cmp	r0, #0
 8005446:	bf08      	it	eq
 8005448:	4618      	moveq	r0, r3
 800544a:	30f0      	adds	r0, #240	; 0xf0
 800544c:	4770      	bx	lr
 800544e:	bf00      	nop
 8005450:	20000010 	.word	0x20000010
 8005454:	20000074 	.word	0x20000074

08005458 <malloc>:
 8005458:	4b02      	ldr	r3, [pc, #8]	; (8005464 <malloc+0xc>)
 800545a:	4601      	mov	r1, r0
 800545c:	6818      	ldr	r0, [r3, #0]
 800545e:	f000 bb45 	b.w	8005aec <_malloc_r>
 8005462:	bf00      	nop
 8005464:	20000010 	.word	0x20000010

08005468 <memcpy>:
 8005468:	b510      	push	{r4, lr}
 800546a:	1e43      	subs	r3, r0, #1
 800546c:	440a      	add	r2, r1
 800546e:	4291      	cmp	r1, r2
 8005470:	d100      	bne.n	8005474 <memcpy+0xc>
 8005472:	bd10      	pop	{r4, pc}
 8005474:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005478:	f803 4f01 	strb.w	r4, [r3, #1]!
 800547c:	e7f7      	b.n	800546e <memcpy+0x6>

0800547e <_Balloc>:
 800547e:	b570      	push	{r4, r5, r6, lr}
 8005480:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005482:	4604      	mov	r4, r0
 8005484:	460e      	mov	r6, r1
 8005486:	b93d      	cbnz	r5, 8005498 <_Balloc+0x1a>
 8005488:	2010      	movs	r0, #16
 800548a:	f7ff ffe5 	bl	8005458 <malloc>
 800548e:	6260      	str	r0, [r4, #36]	; 0x24
 8005490:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005494:	6005      	str	r5, [r0, #0]
 8005496:	60c5      	str	r5, [r0, #12]
 8005498:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800549a:	68eb      	ldr	r3, [r5, #12]
 800549c:	b183      	cbz	r3, 80054c0 <_Balloc+0x42>
 800549e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80054a6:	b9b8      	cbnz	r0, 80054d8 <_Balloc+0x5a>
 80054a8:	2101      	movs	r1, #1
 80054aa:	fa01 f506 	lsl.w	r5, r1, r6
 80054ae:	1d6a      	adds	r2, r5, #5
 80054b0:	0092      	lsls	r2, r2, #2
 80054b2:	4620      	mov	r0, r4
 80054b4:	f000 fabe 	bl	8005a34 <_calloc_r>
 80054b8:	b160      	cbz	r0, 80054d4 <_Balloc+0x56>
 80054ba:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80054be:	e00e      	b.n	80054de <_Balloc+0x60>
 80054c0:	2221      	movs	r2, #33	; 0x21
 80054c2:	2104      	movs	r1, #4
 80054c4:	4620      	mov	r0, r4
 80054c6:	f000 fab5 	bl	8005a34 <_calloc_r>
 80054ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054cc:	60e8      	str	r0, [r5, #12]
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d1e4      	bne.n	800549e <_Balloc+0x20>
 80054d4:	2000      	movs	r0, #0
 80054d6:	bd70      	pop	{r4, r5, r6, pc}
 80054d8:	6802      	ldr	r2, [r0, #0]
 80054da:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80054de:	2300      	movs	r3, #0
 80054e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80054e4:	e7f7      	b.n	80054d6 <_Balloc+0x58>

080054e6 <_Bfree>:
 80054e6:	b570      	push	{r4, r5, r6, lr}
 80054e8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80054ea:	4606      	mov	r6, r0
 80054ec:	460d      	mov	r5, r1
 80054ee:	b93c      	cbnz	r4, 8005500 <_Bfree+0x1a>
 80054f0:	2010      	movs	r0, #16
 80054f2:	f7ff ffb1 	bl	8005458 <malloc>
 80054f6:	6270      	str	r0, [r6, #36]	; 0x24
 80054f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80054fc:	6004      	str	r4, [r0, #0]
 80054fe:	60c4      	str	r4, [r0, #12]
 8005500:	b13d      	cbz	r5, 8005512 <_Bfree+0x2c>
 8005502:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005504:	686a      	ldr	r2, [r5, #4]
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800550c:	6029      	str	r1, [r5, #0]
 800550e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005512:	bd70      	pop	{r4, r5, r6, pc}

08005514 <__multadd>:
 8005514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005518:	690d      	ldr	r5, [r1, #16]
 800551a:	461f      	mov	r7, r3
 800551c:	4606      	mov	r6, r0
 800551e:	460c      	mov	r4, r1
 8005520:	f101 0c14 	add.w	ip, r1, #20
 8005524:	2300      	movs	r3, #0
 8005526:	f8dc 0000 	ldr.w	r0, [ip]
 800552a:	b281      	uxth	r1, r0
 800552c:	fb02 7101 	mla	r1, r2, r1, r7
 8005530:	0c0f      	lsrs	r7, r1, #16
 8005532:	0c00      	lsrs	r0, r0, #16
 8005534:	fb02 7000 	mla	r0, r2, r0, r7
 8005538:	b289      	uxth	r1, r1
 800553a:	3301      	adds	r3, #1
 800553c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005540:	429d      	cmp	r5, r3
 8005542:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005546:	f84c 1b04 	str.w	r1, [ip], #4
 800554a:	dcec      	bgt.n	8005526 <__multadd+0x12>
 800554c:	b1d7      	cbz	r7, 8005584 <__multadd+0x70>
 800554e:	68a3      	ldr	r3, [r4, #8]
 8005550:	42ab      	cmp	r3, r5
 8005552:	dc12      	bgt.n	800557a <__multadd+0x66>
 8005554:	6861      	ldr	r1, [r4, #4]
 8005556:	4630      	mov	r0, r6
 8005558:	3101      	adds	r1, #1
 800555a:	f7ff ff90 	bl	800547e <_Balloc>
 800555e:	6922      	ldr	r2, [r4, #16]
 8005560:	3202      	adds	r2, #2
 8005562:	f104 010c 	add.w	r1, r4, #12
 8005566:	4680      	mov	r8, r0
 8005568:	0092      	lsls	r2, r2, #2
 800556a:	300c      	adds	r0, #12
 800556c:	f7ff ff7c 	bl	8005468 <memcpy>
 8005570:	4621      	mov	r1, r4
 8005572:	4630      	mov	r0, r6
 8005574:	f7ff ffb7 	bl	80054e6 <_Bfree>
 8005578:	4644      	mov	r4, r8
 800557a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800557e:	3501      	adds	r5, #1
 8005580:	615f      	str	r7, [r3, #20]
 8005582:	6125      	str	r5, [r4, #16]
 8005584:	4620      	mov	r0, r4
 8005586:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800558a <__hi0bits>:
 800558a:	0c02      	lsrs	r2, r0, #16
 800558c:	0412      	lsls	r2, r2, #16
 800558e:	4603      	mov	r3, r0
 8005590:	b9b2      	cbnz	r2, 80055c0 <__hi0bits+0x36>
 8005592:	0403      	lsls	r3, r0, #16
 8005594:	2010      	movs	r0, #16
 8005596:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800559a:	bf04      	itt	eq
 800559c:	021b      	lsleq	r3, r3, #8
 800559e:	3008      	addeq	r0, #8
 80055a0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80055a4:	bf04      	itt	eq
 80055a6:	011b      	lsleq	r3, r3, #4
 80055a8:	3004      	addeq	r0, #4
 80055aa:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80055ae:	bf04      	itt	eq
 80055b0:	009b      	lsleq	r3, r3, #2
 80055b2:	3002      	addeq	r0, #2
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	db06      	blt.n	80055c6 <__hi0bits+0x3c>
 80055b8:	005b      	lsls	r3, r3, #1
 80055ba:	d503      	bpl.n	80055c4 <__hi0bits+0x3a>
 80055bc:	3001      	adds	r0, #1
 80055be:	4770      	bx	lr
 80055c0:	2000      	movs	r0, #0
 80055c2:	e7e8      	b.n	8005596 <__hi0bits+0xc>
 80055c4:	2020      	movs	r0, #32
 80055c6:	4770      	bx	lr

080055c8 <__lo0bits>:
 80055c8:	6803      	ldr	r3, [r0, #0]
 80055ca:	f013 0207 	ands.w	r2, r3, #7
 80055ce:	4601      	mov	r1, r0
 80055d0:	d00b      	beq.n	80055ea <__lo0bits+0x22>
 80055d2:	07da      	lsls	r2, r3, #31
 80055d4:	d423      	bmi.n	800561e <__lo0bits+0x56>
 80055d6:	0798      	lsls	r0, r3, #30
 80055d8:	bf49      	itett	mi
 80055da:	085b      	lsrmi	r3, r3, #1
 80055dc:	089b      	lsrpl	r3, r3, #2
 80055de:	2001      	movmi	r0, #1
 80055e0:	600b      	strmi	r3, [r1, #0]
 80055e2:	bf5c      	itt	pl
 80055e4:	600b      	strpl	r3, [r1, #0]
 80055e6:	2002      	movpl	r0, #2
 80055e8:	4770      	bx	lr
 80055ea:	b298      	uxth	r0, r3
 80055ec:	b9a8      	cbnz	r0, 800561a <__lo0bits+0x52>
 80055ee:	0c1b      	lsrs	r3, r3, #16
 80055f0:	2010      	movs	r0, #16
 80055f2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80055f6:	bf04      	itt	eq
 80055f8:	0a1b      	lsreq	r3, r3, #8
 80055fa:	3008      	addeq	r0, #8
 80055fc:	071a      	lsls	r2, r3, #28
 80055fe:	bf04      	itt	eq
 8005600:	091b      	lsreq	r3, r3, #4
 8005602:	3004      	addeq	r0, #4
 8005604:	079a      	lsls	r2, r3, #30
 8005606:	bf04      	itt	eq
 8005608:	089b      	lsreq	r3, r3, #2
 800560a:	3002      	addeq	r0, #2
 800560c:	07da      	lsls	r2, r3, #31
 800560e:	d402      	bmi.n	8005616 <__lo0bits+0x4e>
 8005610:	085b      	lsrs	r3, r3, #1
 8005612:	d006      	beq.n	8005622 <__lo0bits+0x5a>
 8005614:	3001      	adds	r0, #1
 8005616:	600b      	str	r3, [r1, #0]
 8005618:	4770      	bx	lr
 800561a:	4610      	mov	r0, r2
 800561c:	e7e9      	b.n	80055f2 <__lo0bits+0x2a>
 800561e:	2000      	movs	r0, #0
 8005620:	4770      	bx	lr
 8005622:	2020      	movs	r0, #32
 8005624:	4770      	bx	lr

08005626 <__i2b>:
 8005626:	b510      	push	{r4, lr}
 8005628:	460c      	mov	r4, r1
 800562a:	2101      	movs	r1, #1
 800562c:	f7ff ff27 	bl	800547e <_Balloc>
 8005630:	2201      	movs	r2, #1
 8005632:	6144      	str	r4, [r0, #20]
 8005634:	6102      	str	r2, [r0, #16]
 8005636:	bd10      	pop	{r4, pc}

08005638 <__multiply>:
 8005638:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800563c:	4614      	mov	r4, r2
 800563e:	690a      	ldr	r2, [r1, #16]
 8005640:	6923      	ldr	r3, [r4, #16]
 8005642:	429a      	cmp	r2, r3
 8005644:	bfb8      	it	lt
 8005646:	460b      	movlt	r3, r1
 8005648:	4688      	mov	r8, r1
 800564a:	bfbc      	itt	lt
 800564c:	46a0      	movlt	r8, r4
 800564e:	461c      	movlt	r4, r3
 8005650:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005654:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005658:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800565c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005660:	eb07 0609 	add.w	r6, r7, r9
 8005664:	42b3      	cmp	r3, r6
 8005666:	bfb8      	it	lt
 8005668:	3101      	addlt	r1, #1
 800566a:	f7ff ff08 	bl	800547e <_Balloc>
 800566e:	f100 0514 	add.w	r5, r0, #20
 8005672:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8005676:	462b      	mov	r3, r5
 8005678:	2200      	movs	r2, #0
 800567a:	4573      	cmp	r3, lr
 800567c:	d316      	bcc.n	80056ac <__multiply+0x74>
 800567e:	f104 0214 	add.w	r2, r4, #20
 8005682:	f108 0114 	add.w	r1, r8, #20
 8005686:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800568a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800568e:	9300      	str	r3, [sp, #0]
 8005690:	9b00      	ldr	r3, [sp, #0]
 8005692:	9201      	str	r2, [sp, #4]
 8005694:	4293      	cmp	r3, r2
 8005696:	d80c      	bhi.n	80056b2 <__multiply+0x7a>
 8005698:	2e00      	cmp	r6, #0
 800569a:	dd03      	ble.n	80056a4 <__multiply+0x6c>
 800569c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d05d      	beq.n	8005760 <__multiply+0x128>
 80056a4:	6106      	str	r6, [r0, #16]
 80056a6:	b003      	add	sp, #12
 80056a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056ac:	f843 2b04 	str.w	r2, [r3], #4
 80056b0:	e7e3      	b.n	800567a <__multiply+0x42>
 80056b2:	f8b2 b000 	ldrh.w	fp, [r2]
 80056b6:	f1bb 0f00 	cmp.w	fp, #0
 80056ba:	d023      	beq.n	8005704 <__multiply+0xcc>
 80056bc:	4689      	mov	r9, r1
 80056be:	46ac      	mov	ip, r5
 80056c0:	f04f 0800 	mov.w	r8, #0
 80056c4:	f859 4b04 	ldr.w	r4, [r9], #4
 80056c8:	f8dc a000 	ldr.w	sl, [ip]
 80056cc:	b2a3      	uxth	r3, r4
 80056ce:	fa1f fa8a 	uxth.w	sl, sl
 80056d2:	fb0b a303 	mla	r3, fp, r3, sl
 80056d6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80056da:	f8dc 4000 	ldr.w	r4, [ip]
 80056de:	4443      	add	r3, r8
 80056e0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80056e4:	fb0b 840a 	mla	r4, fp, sl, r8
 80056e8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80056ec:	46e2      	mov	sl, ip
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80056f4:	454f      	cmp	r7, r9
 80056f6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80056fa:	f84a 3b04 	str.w	r3, [sl], #4
 80056fe:	d82b      	bhi.n	8005758 <__multiply+0x120>
 8005700:	f8cc 8004 	str.w	r8, [ip, #4]
 8005704:	9b01      	ldr	r3, [sp, #4]
 8005706:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800570a:	3204      	adds	r2, #4
 800570c:	f1ba 0f00 	cmp.w	sl, #0
 8005710:	d020      	beq.n	8005754 <__multiply+0x11c>
 8005712:	682b      	ldr	r3, [r5, #0]
 8005714:	4689      	mov	r9, r1
 8005716:	46a8      	mov	r8, r5
 8005718:	f04f 0b00 	mov.w	fp, #0
 800571c:	f8b9 c000 	ldrh.w	ip, [r9]
 8005720:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8005724:	fb0a 440c 	mla	r4, sl, ip, r4
 8005728:	445c      	add	r4, fp
 800572a:	46c4      	mov	ip, r8
 800572c:	b29b      	uxth	r3, r3
 800572e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005732:	f84c 3b04 	str.w	r3, [ip], #4
 8005736:	f859 3b04 	ldr.w	r3, [r9], #4
 800573a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800573e:	0c1b      	lsrs	r3, r3, #16
 8005740:	fb0a b303 	mla	r3, sl, r3, fp
 8005744:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005748:	454f      	cmp	r7, r9
 800574a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800574e:	d805      	bhi.n	800575c <__multiply+0x124>
 8005750:	f8c8 3004 	str.w	r3, [r8, #4]
 8005754:	3504      	adds	r5, #4
 8005756:	e79b      	b.n	8005690 <__multiply+0x58>
 8005758:	46d4      	mov	ip, sl
 800575a:	e7b3      	b.n	80056c4 <__multiply+0x8c>
 800575c:	46e0      	mov	r8, ip
 800575e:	e7dd      	b.n	800571c <__multiply+0xe4>
 8005760:	3e01      	subs	r6, #1
 8005762:	e799      	b.n	8005698 <__multiply+0x60>

08005764 <__pow5mult>:
 8005764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005768:	4615      	mov	r5, r2
 800576a:	f012 0203 	ands.w	r2, r2, #3
 800576e:	4606      	mov	r6, r0
 8005770:	460f      	mov	r7, r1
 8005772:	d007      	beq.n	8005784 <__pow5mult+0x20>
 8005774:	3a01      	subs	r2, #1
 8005776:	4c21      	ldr	r4, [pc, #132]	; (80057fc <__pow5mult+0x98>)
 8005778:	2300      	movs	r3, #0
 800577a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800577e:	f7ff fec9 	bl	8005514 <__multadd>
 8005782:	4607      	mov	r7, r0
 8005784:	10ad      	asrs	r5, r5, #2
 8005786:	d035      	beq.n	80057f4 <__pow5mult+0x90>
 8005788:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800578a:	b93c      	cbnz	r4, 800579c <__pow5mult+0x38>
 800578c:	2010      	movs	r0, #16
 800578e:	f7ff fe63 	bl	8005458 <malloc>
 8005792:	6270      	str	r0, [r6, #36]	; 0x24
 8005794:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005798:	6004      	str	r4, [r0, #0]
 800579a:	60c4      	str	r4, [r0, #12]
 800579c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80057a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80057a4:	b94c      	cbnz	r4, 80057ba <__pow5mult+0x56>
 80057a6:	f240 2171 	movw	r1, #625	; 0x271
 80057aa:	4630      	mov	r0, r6
 80057ac:	f7ff ff3b 	bl	8005626 <__i2b>
 80057b0:	2300      	movs	r3, #0
 80057b2:	f8c8 0008 	str.w	r0, [r8, #8]
 80057b6:	4604      	mov	r4, r0
 80057b8:	6003      	str	r3, [r0, #0]
 80057ba:	f04f 0800 	mov.w	r8, #0
 80057be:	07eb      	lsls	r3, r5, #31
 80057c0:	d50a      	bpl.n	80057d8 <__pow5mult+0x74>
 80057c2:	4639      	mov	r1, r7
 80057c4:	4622      	mov	r2, r4
 80057c6:	4630      	mov	r0, r6
 80057c8:	f7ff ff36 	bl	8005638 <__multiply>
 80057cc:	4639      	mov	r1, r7
 80057ce:	4681      	mov	r9, r0
 80057d0:	4630      	mov	r0, r6
 80057d2:	f7ff fe88 	bl	80054e6 <_Bfree>
 80057d6:	464f      	mov	r7, r9
 80057d8:	106d      	asrs	r5, r5, #1
 80057da:	d00b      	beq.n	80057f4 <__pow5mult+0x90>
 80057dc:	6820      	ldr	r0, [r4, #0]
 80057de:	b938      	cbnz	r0, 80057f0 <__pow5mult+0x8c>
 80057e0:	4622      	mov	r2, r4
 80057e2:	4621      	mov	r1, r4
 80057e4:	4630      	mov	r0, r6
 80057e6:	f7ff ff27 	bl	8005638 <__multiply>
 80057ea:	6020      	str	r0, [r4, #0]
 80057ec:	f8c0 8000 	str.w	r8, [r0]
 80057f0:	4604      	mov	r4, r0
 80057f2:	e7e4      	b.n	80057be <__pow5mult+0x5a>
 80057f4:	4638      	mov	r0, r7
 80057f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057fa:	bf00      	nop
 80057fc:	08006610 	.word	0x08006610

08005800 <__lshift>:
 8005800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005804:	460c      	mov	r4, r1
 8005806:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800580a:	6923      	ldr	r3, [r4, #16]
 800580c:	6849      	ldr	r1, [r1, #4]
 800580e:	eb0a 0903 	add.w	r9, sl, r3
 8005812:	68a3      	ldr	r3, [r4, #8]
 8005814:	4607      	mov	r7, r0
 8005816:	4616      	mov	r6, r2
 8005818:	f109 0501 	add.w	r5, r9, #1
 800581c:	42ab      	cmp	r3, r5
 800581e:	db32      	blt.n	8005886 <__lshift+0x86>
 8005820:	4638      	mov	r0, r7
 8005822:	f7ff fe2c 	bl	800547e <_Balloc>
 8005826:	2300      	movs	r3, #0
 8005828:	4680      	mov	r8, r0
 800582a:	f100 0114 	add.w	r1, r0, #20
 800582e:	461a      	mov	r2, r3
 8005830:	4553      	cmp	r3, sl
 8005832:	db2b      	blt.n	800588c <__lshift+0x8c>
 8005834:	6920      	ldr	r0, [r4, #16]
 8005836:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800583a:	f104 0314 	add.w	r3, r4, #20
 800583e:	f016 021f 	ands.w	r2, r6, #31
 8005842:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005846:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800584a:	d025      	beq.n	8005898 <__lshift+0x98>
 800584c:	f1c2 0e20 	rsb	lr, r2, #32
 8005850:	2000      	movs	r0, #0
 8005852:	681e      	ldr	r6, [r3, #0]
 8005854:	468a      	mov	sl, r1
 8005856:	4096      	lsls	r6, r2
 8005858:	4330      	orrs	r0, r6
 800585a:	f84a 0b04 	str.w	r0, [sl], #4
 800585e:	f853 0b04 	ldr.w	r0, [r3], #4
 8005862:	459c      	cmp	ip, r3
 8005864:	fa20 f00e 	lsr.w	r0, r0, lr
 8005868:	d814      	bhi.n	8005894 <__lshift+0x94>
 800586a:	6048      	str	r0, [r1, #4]
 800586c:	b108      	cbz	r0, 8005872 <__lshift+0x72>
 800586e:	f109 0502 	add.w	r5, r9, #2
 8005872:	3d01      	subs	r5, #1
 8005874:	4638      	mov	r0, r7
 8005876:	f8c8 5010 	str.w	r5, [r8, #16]
 800587a:	4621      	mov	r1, r4
 800587c:	f7ff fe33 	bl	80054e6 <_Bfree>
 8005880:	4640      	mov	r0, r8
 8005882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005886:	3101      	adds	r1, #1
 8005888:	005b      	lsls	r3, r3, #1
 800588a:	e7c7      	b.n	800581c <__lshift+0x1c>
 800588c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8005890:	3301      	adds	r3, #1
 8005892:	e7cd      	b.n	8005830 <__lshift+0x30>
 8005894:	4651      	mov	r1, sl
 8005896:	e7dc      	b.n	8005852 <__lshift+0x52>
 8005898:	3904      	subs	r1, #4
 800589a:	f853 2b04 	ldr.w	r2, [r3], #4
 800589e:	f841 2f04 	str.w	r2, [r1, #4]!
 80058a2:	459c      	cmp	ip, r3
 80058a4:	d8f9      	bhi.n	800589a <__lshift+0x9a>
 80058a6:	e7e4      	b.n	8005872 <__lshift+0x72>

080058a8 <__mcmp>:
 80058a8:	6903      	ldr	r3, [r0, #16]
 80058aa:	690a      	ldr	r2, [r1, #16]
 80058ac:	1a9b      	subs	r3, r3, r2
 80058ae:	b530      	push	{r4, r5, lr}
 80058b0:	d10c      	bne.n	80058cc <__mcmp+0x24>
 80058b2:	0092      	lsls	r2, r2, #2
 80058b4:	3014      	adds	r0, #20
 80058b6:	3114      	adds	r1, #20
 80058b8:	1884      	adds	r4, r0, r2
 80058ba:	4411      	add	r1, r2
 80058bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80058c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80058c4:	4295      	cmp	r5, r2
 80058c6:	d003      	beq.n	80058d0 <__mcmp+0x28>
 80058c8:	d305      	bcc.n	80058d6 <__mcmp+0x2e>
 80058ca:	2301      	movs	r3, #1
 80058cc:	4618      	mov	r0, r3
 80058ce:	bd30      	pop	{r4, r5, pc}
 80058d0:	42a0      	cmp	r0, r4
 80058d2:	d3f3      	bcc.n	80058bc <__mcmp+0x14>
 80058d4:	e7fa      	b.n	80058cc <__mcmp+0x24>
 80058d6:	f04f 33ff 	mov.w	r3, #4294967295
 80058da:	e7f7      	b.n	80058cc <__mcmp+0x24>

080058dc <__mdiff>:
 80058dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058e0:	460d      	mov	r5, r1
 80058e2:	4607      	mov	r7, r0
 80058e4:	4611      	mov	r1, r2
 80058e6:	4628      	mov	r0, r5
 80058e8:	4614      	mov	r4, r2
 80058ea:	f7ff ffdd 	bl	80058a8 <__mcmp>
 80058ee:	1e06      	subs	r6, r0, #0
 80058f0:	d108      	bne.n	8005904 <__mdiff+0x28>
 80058f2:	4631      	mov	r1, r6
 80058f4:	4638      	mov	r0, r7
 80058f6:	f7ff fdc2 	bl	800547e <_Balloc>
 80058fa:	2301      	movs	r3, #1
 80058fc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005900:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005904:	bfa4      	itt	ge
 8005906:	4623      	movge	r3, r4
 8005908:	462c      	movge	r4, r5
 800590a:	4638      	mov	r0, r7
 800590c:	6861      	ldr	r1, [r4, #4]
 800590e:	bfa6      	itte	ge
 8005910:	461d      	movge	r5, r3
 8005912:	2600      	movge	r6, #0
 8005914:	2601      	movlt	r6, #1
 8005916:	f7ff fdb2 	bl	800547e <_Balloc>
 800591a:	692b      	ldr	r3, [r5, #16]
 800591c:	60c6      	str	r6, [r0, #12]
 800591e:	6926      	ldr	r6, [r4, #16]
 8005920:	f105 0914 	add.w	r9, r5, #20
 8005924:	f104 0214 	add.w	r2, r4, #20
 8005928:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800592c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005930:	f100 0514 	add.w	r5, r0, #20
 8005934:	f04f 0e00 	mov.w	lr, #0
 8005938:	f852 ab04 	ldr.w	sl, [r2], #4
 800593c:	f859 4b04 	ldr.w	r4, [r9], #4
 8005940:	fa1e f18a 	uxtah	r1, lr, sl
 8005944:	b2a3      	uxth	r3, r4
 8005946:	1ac9      	subs	r1, r1, r3
 8005948:	0c23      	lsrs	r3, r4, #16
 800594a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800594e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005952:	b289      	uxth	r1, r1
 8005954:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8005958:	45c8      	cmp	r8, r9
 800595a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800595e:	4694      	mov	ip, r2
 8005960:	f845 3b04 	str.w	r3, [r5], #4
 8005964:	d8e8      	bhi.n	8005938 <__mdiff+0x5c>
 8005966:	45bc      	cmp	ip, r7
 8005968:	d304      	bcc.n	8005974 <__mdiff+0x98>
 800596a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800596e:	b183      	cbz	r3, 8005992 <__mdiff+0xb6>
 8005970:	6106      	str	r6, [r0, #16]
 8005972:	e7c5      	b.n	8005900 <__mdiff+0x24>
 8005974:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005978:	fa1e f381 	uxtah	r3, lr, r1
 800597c:	141a      	asrs	r2, r3, #16
 800597e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005982:	b29b      	uxth	r3, r3
 8005984:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005988:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800598c:	f845 3b04 	str.w	r3, [r5], #4
 8005990:	e7e9      	b.n	8005966 <__mdiff+0x8a>
 8005992:	3e01      	subs	r6, #1
 8005994:	e7e9      	b.n	800596a <__mdiff+0x8e>

08005996 <__d2b>:
 8005996:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800599a:	460e      	mov	r6, r1
 800599c:	2101      	movs	r1, #1
 800599e:	ec59 8b10 	vmov	r8, r9, d0
 80059a2:	4615      	mov	r5, r2
 80059a4:	f7ff fd6b 	bl	800547e <_Balloc>
 80059a8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80059ac:	4607      	mov	r7, r0
 80059ae:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80059b2:	bb34      	cbnz	r4, 8005a02 <__d2b+0x6c>
 80059b4:	9301      	str	r3, [sp, #4]
 80059b6:	f1b8 0300 	subs.w	r3, r8, #0
 80059ba:	d027      	beq.n	8005a0c <__d2b+0x76>
 80059bc:	a802      	add	r0, sp, #8
 80059be:	f840 3d08 	str.w	r3, [r0, #-8]!
 80059c2:	f7ff fe01 	bl	80055c8 <__lo0bits>
 80059c6:	9900      	ldr	r1, [sp, #0]
 80059c8:	b1f0      	cbz	r0, 8005a08 <__d2b+0x72>
 80059ca:	9a01      	ldr	r2, [sp, #4]
 80059cc:	f1c0 0320 	rsb	r3, r0, #32
 80059d0:	fa02 f303 	lsl.w	r3, r2, r3
 80059d4:	430b      	orrs	r3, r1
 80059d6:	40c2      	lsrs	r2, r0
 80059d8:	617b      	str	r3, [r7, #20]
 80059da:	9201      	str	r2, [sp, #4]
 80059dc:	9b01      	ldr	r3, [sp, #4]
 80059de:	61bb      	str	r3, [r7, #24]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	bf14      	ite	ne
 80059e4:	2102      	movne	r1, #2
 80059e6:	2101      	moveq	r1, #1
 80059e8:	6139      	str	r1, [r7, #16]
 80059ea:	b1c4      	cbz	r4, 8005a1e <__d2b+0x88>
 80059ec:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80059f0:	4404      	add	r4, r0
 80059f2:	6034      	str	r4, [r6, #0]
 80059f4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80059f8:	6028      	str	r0, [r5, #0]
 80059fa:	4638      	mov	r0, r7
 80059fc:	b003      	add	sp, #12
 80059fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005a02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a06:	e7d5      	b.n	80059b4 <__d2b+0x1e>
 8005a08:	6179      	str	r1, [r7, #20]
 8005a0a:	e7e7      	b.n	80059dc <__d2b+0x46>
 8005a0c:	a801      	add	r0, sp, #4
 8005a0e:	f7ff fddb 	bl	80055c8 <__lo0bits>
 8005a12:	9b01      	ldr	r3, [sp, #4]
 8005a14:	617b      	str	r3, [r7, #20]
 8005a16:	2101      	movs	r1, #1
 8005a18:	6139      	str	r1, [r7, #16]
 8005a1a:	3020      	adds	r0, #32
 8005a1c:	e7e5      	b.n	80059ea <__d2b+0x54>
 8005a1e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005a22:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005a26:	6030      	str	r0, [r6, #0]
 8005a28:	6918      	ldr	r0, [r3, #16]
 8005a2a:	f7ff fdae 	bl	800558a <__hi0bits>
 8005a2e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005a32:	e7e1      	b.n	80059f8 <__d2b+0x62>

08005a34 <_calloc_r>:
 8005a34:	b538      	push	{r3, r4, r5, lr}
 8005a36:	fb02 f401 	mul.w	r4, r2, r1
 8005a3a:	4621      	mov	r1, r4
 8005a3c:	f000 f856 	bl	8005aec <_malloc_r>
 8005a40:	4605      	mov	r5, r0
 8005a42:	b118      	cbz	r0, 8005a4c <_calloc_r+0x18>
 8005a44:	4622      	mov	r2, r4
 8005a46:	2100      	movs	r1, #0
 8005a48:	f7fe f96e 	bl	8003d28 <memset>
 8005a4c:	4628      	mov	r0, r5
 8005a4e:	bd38      	pop	{r3, r4, r5, pc}

08005a50 <_free_r>:
 8005a50:	b538      	push	{r3, r4, r5, lr}
 8005a52:	4605      	mov	r5, r0
 8005a54:	2900      	cmp	r1, #0
 8005a56:	d045      	beq.n	8005ae4 <_free_r+0x94>
 8005a58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a5c:	1f0c      	subs	r4, r1, #4
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	bfb8      	it	lt
 8005a62:	18e4      	addlt	r4, r4, r3
 8005a64:	f000 fc4a 	bl	80062fc <__malloc_lock>
 8005a68:	4a1f      	ldr	r2, [pc, #124]	; (8005ae8 <_free_r+0x98>)
 8005a6a:	6813      	ldr	r3, [r2, #0]
 8005a6c:	4610      	mov	r0, r2
 8005a6e:	b933      	cbnz	r3, 8005a7e <_free_r+0x2e>
 8005a70:	6063      	str	r3, [r4, #4]
 8005a72:	6014      	str	r4, [r2, #0]
 8005a74:	4628      	mov	r0, r5
 8005a76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a7a:	f000 bc40 	b.w	80062fe <__malloc_unlock>
 8005a7e:	42a3      	cmp	r3, r4
 8005a80:	d90c      	bls.n	8005a9c <_free_r+0x4c>
 8005a82:	6821      	ldr	r1, [r4, #0]
 8005a84:	1862      	adds	r2, r4, r1
 8005a86:	4293      	cmp	r3, r2
 8005a88:	bf04      	itt	eq
 8005a8a:	681a      	ldreq	r2, [r3, #0]
 8005a8c:	685b      	ldreq	r3, [r3, #4]
 8005a8e:	6063      	str	r3, [r4, #4]
 8005a90:	bf04      	itt	eq
 8005a92:	1852      	addeq	r2, r2, r1
 8005a94:	6022      	streq	r2, [r4, #0]
 8005a96:	6004      	str	r4, [r0, #0]
 8005a98:	e7ec      	b.n	8005a74 <_free_r+0x24>
 8005a9a:	4613      	mov	r3, r2
 8005a9c:	685a      	ldr	r2, [r3, #4]
 8005a9e:	b10a      	cbz	r2, 8005aa4 <_free_r+0x54>
 8005aa0:	42a2      	cmp	r2, r4
 8005aa2:	d9fa      	bls.n	8005a9a <_free_r+0x4a>
 8005aa4:	6819      	ldr	r1, [r3, #0]
 8005aa6:	1858      	adds	r0, r3, r1
 8005aa8:	42a0      	cmp	r0, r4
 8005aaa:	d10b      	bne.n	8005ac4 <_free_r+0x74>
 8005aac:	6820      	ldr	r0, [r4, #0]
 8005aae:	4401      	add	r1, r0
 8005ab0:	1858      	adds	r0, r3, r1
 8005ab2:	4282      	cmp	r2, r0
 8005ab4:	6019      	str	r1, [r3, #0]
 8005ab6:	d1dd      	bne.n	8005a74 <_free_r+0x24>
 8005ab8:	6810      	ldr	r0, [r2, #0]
 8005aba:	6852      	ldr	r2, [r2, #4]
 8005abc:	605a      	str	r2, [r3, #4]
 8005abe:	4401      	add	r1, r0
 8005ac0:	6019      	str	r1, [r3, #0]
 8005ac2:	e7d7      	b.n	8005a74 <_free_r+0x24>
 8005ac4:	d902      	bls.n	8005acc <_free_r+0x7c>
 8005ac6:	230c      	movs	r3, #12
 8005ac8:	602b      	str	r3, [r5, #0]
 8005aca:	e7d3      	b.n	8005a74 <_free_r+0x24>
 8005acc:	6820      	ldr	r0, [r4, #0]
 8005ace:	1821      	adds	r1, r4, r0
 8005ad0:	428a      	cmp	r2, r1
 8005ad2:	bf04      	itt	eq
 8005ad4:	6811      	ldreq	r1, [r2, #0]
 8005ad6:	6852      	ldreq	r2, [r2, #4]
 8005ad8:	6062      	str	r2, [r4, #4]
 8005ada:	bf04      	itt	eq
 8005adc:	1809      	addeq	r1, r1, r0
 8005ade:	6021      	streq	r1, [r4, #0]
 8005ae0:	605c      	str	r4, [r3, #4]
 8005ae2:	e7c7      	b.n	8005a74 <_free_r+0x24>
 8005ae4:	bd38      	pop	{r3, r4, r5, pc}
 8005ae6:	bf00      	nop
 8005ae8:	20000200 	.word	0x20000200

08005aec <_malloc_r>:
 8005aec:	b570      	push	{r4, r5, r6, lr}
 8005aee:	1ccd      	adds	r5, r1, #3
 8005af0:	f025 0503 	bic.w	r5, r5, #3
 8005af4:	3508      	adds	r5, #8
 8005af6:	2d0c      	cmp	r5, #12
 8005af8:	bf38      	it	cc
 8005afa:	250c      	movcc	r5, #12
 8005afc:	2d00      	cmp	r5, #0
 8005afe:	4606      	mov	r6, r0
 8005b00:	db01      	blt.n	8005b06 <_malloc_r+0x1a>
 8005b02:	42a9      	cmp	r1, r5
 8005b04:	d903      	bls.n	8005b0e <_malloc_r+0x22>
 8005b06:	230c      	movs	r3, #12
 8005b08:	6033      	str	r3, [r6, #0]
 8005b0a:	2000      	movs	r0, #0
 8005b0c:	bd70      	pop	{r4, r5, r6, pc}
 8005b0e:	f000 fbf5 	bl	80062fc <__malloc_lock>
 8005b12:	4a21      	ldr	r2, [pc, #132]	; (8005b98 <_malloc_r+0xac>)
 8005b14:	6814      	ldr	r4, [r2, #0]
 8005b16:	4621      	mov	r1, r4
 8005b18:	b991      	cbnz	r1, 8005b40 <_malloc_r+0x54>
 8005b1a:	4c20      	ldr	r4, [pc, #128]	; (8005b9c <_malloc_r+0xb0>)
 8005b1c:	6823      	ldr	r3, [r4, #0]
 8005b1e:	b91b      	cbnz	r3, 8005b28 <_malloc_r+0x3c>
 8005b20:	4630      	mov	r0, r6
 8005b22:	f000 f97d 	bl	8005e20 <_sbrk_r>
 8005b26:	6020      	str	r0, [r4, #0]
 8005b28:	4629      	mov	r1, r5
 8005b2a:	4630      	mov	r0, r6
 8005b2c:	f000 f978 	bl	8005e20 <_sbrk_r>
 8005b30:	1c43      	adds	r3, r0, #1
 8005b32:	d124      	bne.n	8005b7e <_malloc_r+0x92>
 8005b34:	230c      	movs	r3, #12
 8005b36:	6033      	str	r3, [r6, #0]
 8005b38:	4630      	mov	r0, r6
 8005b3a:	f000 fbe0 	bl	80062fe <__malloc_unlock>
 8005b3e:	e7e4      	b.n	8005b0a <_malloc_r+0x1e>
 8005b40:	680b      	ldr	r3, [r1, #0]
 8005b42:	1b5b      	subs	r3, r3, r5
 8005b44:	d418      	bmi.n	8005b78 <_malloc_r+0x8c>
 8005b46:	2b0b      	cmp	r3, #11
 8005b48:	d90f      	bls.n	8005b6a <_malloc_r+0x7e>
 8005b4a:	600b      	str	r3, [r1, #0]
 8005b4c:	50cd      	str	r5, [r1, r3]
 8005b4e:	18cc      	adds	r4, r1, r3
 8005b50:	4630      	mov	r0, r6
 8005b52:	f000 fbd4 	bl	80062fe <__malloc_unlock>
 8005b56:	f104 000b 	add.w	r0, r4, #11
 8005b5a:	1d23      	adds	r3, r4, #4
 8005b5c:	f020 0007 	bic.w	r0, r0, #7
 8005b60:	1ac3      	subs	r3, r0, r3
 8005b62:	d0d3      	beq.n	8005b0c <_malloc_r+0x20>
 8005b64:	425a      	negs	r2, r3
 8005b66:	50e2      	str	r2, [r4, r3]
 8005b68:	e7d0      	b.n	8005b0c <_malloc_r+0x20>
 8005b6a:	428c      	cmp	r4, r1
 8005b6c:	684b      	ldr	r3, [r1, #4]
 8005b6e:	bf16      	itet	ne
 8005b70:	6063      	strne	r3, [r4, #4]
 8005b72:	6013      	streq	r3, [r2, #0]
 8005b74:	460c      	movne	r4, r1
 8005b76:	e7eb      	b.n	8005b50 <_malloc_r+0x64>
 8005b78:	460c      	mov	r4, r1
 8005b7a:	6849      	ldr	r1, [r1, #4]
 8005b7c:	e7cc      	b.n	8005b18 <_malloc_r+0x2c>
 8005b7e:	1cc4      	adds	r4, r0, #3
 8005b80:	f024 0403 	bic.w	r4, r4, #3
 8005b84:	42a0      	cmp	r0, r4
 8005b86:	d005      	beq.n	8005b94 <_malloc_r+0xa8>
 8005b88:	1a21      	subs	r1, r4, r0
 8005b8a:	4630      	mov	r0, r6
 8005b8c:	f000 f948 	bl	8005e20 <_sbrk_r>
 8005b90:	3001      	adds	r0, #1
 8005b92:	d0cf      	beq.n	8005b34 <_malloc_r+0x48>
 8005b94:	6025      	str	r5, [r4, #0]
 8005b96:	e7db      	b.n	8005b50 <_malloc_r+0x64>
 8005b98:	20000200 	.word	0x20000200
 8005b9c:	20000204 	.word	0x20000204

08005ba0 <__sfputc_r>:
 8005ba0:	6893      	ldr	r3, [r2, #8]
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	b410      	push	{r4}
 8005ba8:	6093      	str	r3, [r2, #8]
 8005baa:	da08      	bge.n	8005bbe <__sfputc_r+0x1e>
 8005bac:	6994      	ldr	r4, [r2, #24]
 8005bae:	42a3      	cmp	r3, r4
 8005bb0:	db01      	blt.n	8005bb6 <__sfputc_r+0x16>
 8005bb2:	290a      	cmp	r1, #10
 8005bb4:	d103      	bne.n	8005bbe <__sfputc_r+0x1e>
 8005bb6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005bba:	f000 b985 	b.w	8005ec8 <__swbuf_r>
 8005bbe:	6813      	ldr	r3, [r2, #0]
 8005bc0:	1c58      	adds	r0, r3, #1
 8005bc2:	6010      	str	r0, [r2, #0]
 8005bc4:	7019      	strb	r1, [r3, #0]
 8005bc6:	4608      	mov	r0, r1
 8005bc8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005bcc:	4770      	bx	lr

08005bce <__sfputs_r>:
 8005bce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bd0:	4606      	mov	r6, r0
 8005bd2:	460f      	mov	r7, r1
 8005bd4:	4614      	mov	r4, r2
 8005bd6:	18d5      	adds	r5, r2, r3
 8005bd8:	42ac      	cmp	r4, r5
 8005bda:	d101      	bne.n	8005be0 <__sfputs_r+0x12>
 8005bdc:	2000      	movs	r0, #0
 8005bde:	e007      	b.n	8005bf0 <__sfputs_r+0x22>
 8005be0:	463a      	mov	r2, r7
 8005be2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005be6:	4630      	mov	r0, r6
 8005be8:	f7ff ffda 	bl	8005ba0 <__sfputc_r>
 8005bec:	1c43      	adds	r3, r0, #1
 8005bee:	d1f3      	bne.n	8005bd8 <__sfputs_r+0xa>
 8005bf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005bf4 <_vfiprintf_r>:
 8005bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bf8:	460c      	mov	r4, r1
 8005bfa:	b09d      	sub	sp, #116	; 0x74
 8005bfc:	4617      	mov	r7, r2
 8005bfe:	461d      	mov	r5, r3
 8005c00:	4606      	mov	r6, r0
 8005c02:	b118      	cbz	r0, 8005c0c <_vfiprintf_r+0x18>
 8005c04:	6983      	ldr	r3, [r0, #24]
 8005c06:	b90b      	cbnz	r3, 8005c0c <_vfiprintf_r+0x18>
 8005c08:	f7ff fb8e 	bl	8005328 <__sinit>
 8005c0c:	4b7c      	ldr	r3, [pc, #496]	; (8005e00 <_vfiprintf_r+0x20c>)
 8005c0e:	429c      	cmp	r4, r3
 8005c10:	d158      	bne.n	8005cc4 <_vfiprintf_r+0xd0>
 8005c12:	6874      	ldr	r4, [r6, #4]
 8005c14:	89a3      	ldrh	r3, [r4, #12]
 8005c16:	0718      	lsls	r0, r3, #28
 8005c18:	d55e      	bpl.n	8005cd8 <_vfiprintf_r+0xe4>
 8005c1a:	6923      	ldr	r3, [r4, #16]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d05b      	beq.n	8005cd8 <_vfiprintf_r+0xe4>
 8005c20:	2300      	movs	r3, #0
 8005c22:	9309      	str	r3, [sp, #36]	; 0x24
 8005c24:	2320      	movs	r3, #32
 8005c26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005c2a:	2330      	movs	r3, #48	; 0x30
 8005c2c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005c30:	9503      	str	r5, [sp, #12]
 8005c32:	f04f 0b01 	mov.w	fp, #1
 8005c36:	46b8      	mov	r8, r7
 8005c38:	4645      	mov	r5, r8
 8005c3a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005c3e:	b10b      	cbz	r3, 8005c44 <_vfiprintf_r+0x50>
 8005c40:	2b25      	cmp	r3, #37	; 0x25
 8005c42:	d154      	bne.n	8005cee <_vfiprintf_r+0xfa>
 8005c44:	ebb8 0a07 	subs.w	sl, r8, r7
 8005c48:	d00b      	beq.n	8005c62 <_vfiprintf_r+0x6e>
 8005c4a:	4653      	mov	r3, sl
 8005c4c:	463a      	mov	r2, r7
 8005c4e:	4621      	mov	r1, r4
 8005c50:	4630      	mov	r0, r6
 8005c52:	f7ff ffbc 	bl	8005bce <__sfputs_r>
 8005c56:	3001      	adds	r0, #1
 8005c58:	f000 80c2 	beq.w	8005de0 <_vfiprintf_r+0x1ec>
 8005c5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c5e:	4453      	add	r3, sl
 8005c60:	9309      	str	r3, [sp, #36]	; 0x24
 8005c62:	f898 3000 	ldrb.w	r3, [r8]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	f000 80ba 	beq.w	8005de0 <_vfiprintf_r+0x1ec>
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	f04f 32ff 	mov.w	r2, #4294967295
 8005c72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c76:	9304      	str	r3, [sp, #16]
 8005c78:	9307      	str	r3, [sp, #28]
 8005c7a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005c7e:	931a      	str	r3, [sp, #104]	; 0x68
 8005c80:	46a8      	mov	r8, r5
 8005c82:	2205      	movs	r2, #5
 8005c84:	f818 1b01 	ldrb.w	r1, [r8], #1
 8005c88:	485e      	ldr	r0, [pc, #376]	; (8005e04 <_vfiprintf_r+0x210>)
 8005c8a:	f7fa fa81 	bl	8000190 <memchr>
 8005c8e:	9b04      	ldr	r3, [sp, #16]
 8005c90:	bb78      	cbnz	r0, 8005cf2 <_vfiprintf_r+0xfe>
 8005c92:	06d9      	lsls	r1, r3, #27
 8005c94:	bf44      	itt	mi
 8005c96:	2220      	movmi	r2, #32
 8005c98:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005c9c:	071a      	lsls	r2, r3, #28
 8005c9e:	bf44      	itt	mi
 8005ca0:	222b      	movmi	r2, #43	; 0x2b
 8005ca2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005ca6:	782a      	ldrb	r2, [r5, #0]
 8005ca8:	2a2a      	cmp	r2, #42	; 0x2a
 8005caa:	d02a      	beq.n	8005d02 <_vfiprintf_r+0x10e>
 8005cac:	9a07      	ldr	r2, [sp, #28]
 8005cae:	46a8      	mov	r8, r5
 8005cb0:	2000      	movs	r0, #0
 8005cb2:	250a      	movs	r5, #10
 8005cb4:	4641      	mov	r1, r8
 8005cb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005cba:	3b30      	subs	r3, #48	; 0x30
 8005cbc:	2b09      	cmp	r3, #9
 8005cbe:	d969      	bls.n	8005d94 <_vfiprintf_r+0x1a0>
 8005cc0:	b360      	cbz	r0, 8005d1c <_vfiprintf_r+0x128>
 8005cc2:	e024      	b.n	8005d0e <_vfiprintf_r+0x11a>
 8005cc4:	4b50      	ldr	r3, [pc, #320]	; (8005e08 <_vfiprintf_r+0x214>)
 8005cc6:	429c      	cmp	r4, r3
 8005cc8:	d101      	bne.n	8005cce <_vfiprintf_r+0xda>
 8005cca:	68b4      	ldr	r4, [r6, #8]
 8005ccc:	e7a2      	b.n	8005c14 <_vfiprintf_r+0x20>
 8005cce:	4b4f      	ldr	r3, [pc, #316]	; (8005e0c <_vfiprintf_r+0x218>)
 8005cd0:	429c      	cmp	r4, r3
 8005cd2:	bf08      	it	eq
 8005cd4:	68f4      	ldreq	r4, [r6, #12]
 8005cd6:	e79d      	b.n	8005c14 <_vfiprintf_r+0x20>
 8005cd8:	4621      	mov	r1, r4
 8005cda:	4630      	mov	r0, r6
 8005cdc:	f000 f958 	bl	8005f90 <__swsetup_r>
 8005ce0:	2800      	cmp	r0, #0
 8005ce2:	d09d      	beq.n	8005c20 <_vfiprintf_r+0x2c>
 8005ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ce8:	b01d      	add	sp, #116	; 0x74
 8005cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cee:	46a8      	mov	r8, r5
 8005cf0:	e7a2      	b.n	8005c38 <_vfiprintf_r+0x44>
 8005cf2:	4a44      	ldr	r2, [pc, #272]	; (8005e04 <_vfiprintf_r+0x210>)
 8005cf4:	1a80      	subs	r0, r0, r2
 8005cf6:	fa0b f000 	lsl.w	r0, fp, r0
 8005cfa:	4318      	orrs	r0, r3
 8005cfc:	9004      	str	r0, [sp, #16]
 8005cfe:	4645      	mov	r5, r8
 8005d00:	e7be      	b.n	8005c80 <_vfiprintf_r+0x8c>
 8005d02:	9a03      	ldr	r2, [sp, #12]
 8005d04:	1d11      	adds	r1, r2, #4
 8005d06:	6812      	ldr	r2, [r2, #0]
 8005d08:	9103      	str	r1, [sp, #12]
 8005d0a:	2a00      	cmp	r2, #0
 8005d0c:	db01      	blt.n	8005d12 <_vfiprintf_r+0x11e>
 8005d0e:	9207      	str	r2, [sp, #28]
 8005d10:	e004      	b.n	8005d1c <_vfiprintf_r+0x128>
 8005d12:	4252      	negs	r2, r2
 8005d14:	f043 0302 	orr.w	r3, r3, #2
 8005d18:	9207      	str	r2, [sp, #28]
 8005d1a:	9304      	str	r3, [sp, #16]
 8005d1c:	f898 3000 	ldrb.w	r3, [r8]
 8005d20:	2b2e      	cmp	r3, #46	; 0x2e
 8005d22:	d10e      	bne.n	8005d42 <_vfiprintf_r+0x14e>
 8005d24:	f898 3001 	ldrb.w	r3, [r8, #1]
 8005d28:	2b2a      	cmp	r3, #42	; 0x2a
 8005d2a:	d138      	bne.n	8005d9e <_vfiprintf_r+0x1aa>
 8005d2c:	9b03      	ldr	r3, [sp, #12]
 8005d2e:	1d1a      	adds	r2, r3, #4
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	9203      	str	r2, [sp, #12]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	bfb8      	it	lt
 8005d38:	f04f 33ff 	movlt.w	r3, #4294967295
 8005d3c:	f108 0802 	add.w	r8, r8, #2
 8005d40:	9305      	str	r3, [sp, #20]
 8005d42:	4d33      	ldr	r5, [pc, #204]	; (8005e10 <_vfiprintf_r+0x21c>)
 8005d44:	f898 1000 	ldrb.w	r1, [r8]
 8005d48:	2203      	movs	r2, #3
 8005d4a:	4628      	mov	r0, r5
 8005d4c:	f7fa fa20 	bl	8000190 <memchr>
 8005d50:	b140      	cbz	r0, 8005d64 <_vfiprintf_r+0x170>
 8005d52:	2340      	movs	r3, #64	; 0x40
 8005d54:	1b40      	subs	r0, r0, r5
 8005d56:	fa03 f000 	lsl.w	r0, r3, r0
 8005d5a:	9b04      	ldr	r3, [sp, #16]
 8005d5c:	4303      	orrs	r3, r0
 8005d5e:	f108 0801 	add.w	r8, r8, #1
 8005d62:	9304      	str	r3, [sp, #16]
 8005d64:	f898 1000 	ldrb.w	r1, [r8]
 8005d68:	482a      	ldr	r0, [pc, #168]	; (8005e14 <_vfiprintf_r+0x220>)
 8005d6a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005d6e:	2206      	movs	r2, #6
 8005d70:	f108 0701 	add.w	r7, r8, #1
 8005d74:	f7fa fa0c 	bl	8000190 <memchr>
 8005d78:	2800      	cmp	r0, #0
 8005d7a:	d037      	beq.n	8005dec <_vfiprintf_r+0x1f8>
 8005d7c:	4b26      	ldr	r3, [pc, #152]	; (8005e18 <_vfiprintf_r+0x224>)
 8005d7e:	bb1b      	cbnz	r3, 8005dc8 <_vfiprintf_r+0x1d4>
 8005d80:	9b03      	ldr	r3, [sp, #12]
 8005d82:	3307      	adds	r3, #7
 8005d84:	f023 0307 	bic.w	r3, r3, #7
 8005d88:	3308      	adds	r3, #8
 8005d8a:	9303      	str	r3, [sp, #12]
 8005d8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d8e:	444b      	add	r3, r9
 8005d90:	9309      	str	r3, [sp, #36]	; 0x24
 8005d92:	e750      	b.n	8005c36 <_vfiprintf_r+0x42>
 8005d94:	fb05 3202 	mla	r2, r5, r2, r3
 8005d98:	2001      	movs	r0, #1
 8005d9a:	4688      	mov	r8, r1
 8005d9c:	e78a      	b.n	8005cb4 <_vfiprintf_r+0xc0>
 8005d9e:	2300      	movs	r3, #0
 8005da0:	f108 0801 	add.w	r8, r8, #1
 8005da4:	9305      	str	r3, [sp, #20]
 8005da6:	4619      	mov	r1, r3
 8005da8:	250a      	movs	r5, #10
 8005daa:	4640      	mov	r0, r8
 8005dac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005db0:	3a30      	subs	r2, #48	; 0x30
 8005db2:	2a09      	cmp	r2, #9
 8005db4:	d903      	bls.n	8005dbe <_vfiprintf_r+0x1ca>
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d0c3      	beq.n	8005d42 <_vfiprintf_r+0x14e>
 8005dba:	9105      	str	r1, [sp, #20]
 8005dbc:	e7c1      	b.n	8005d42 <_vfiprintf_r+0x14e>
 8005dbe:	fb05 2101 	mla	r1, r5, r1, r2
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	4680      	mov	r8, r0
 8005dc6:	e7f0      	b.n	8005daa <_vfiprintf_r+0x1b6>
 8005dc8:	ab03      	add	r3, sp, #12
 8005dca:	9300      	str	r3, [sp, #0]
 8005dcc:	4622      	mov	r2, r4
 8005dce:	4b13      	ldr	r3, [pc, #76]	; (8005e1c <_vfiprintf_r+0x228>)
 8005dd0:	a904      	add	r1, sp, #16
 8005dd2:	4630      	mov	r0, r6
 8005dd4:	f7fe f844 	bl	8003e60 <_printf_float>
 8005dd8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005ddc:	4681      	mov	r9, r0
 8005dde:	d1d5      	bne.n	8005d8c <_vfiprintf_r+0x198>
 8005de0:	89a3      	ldrh	r3, [r4, #12]
 8005de2:	065b      	lsls	r3, r3, #25
 8005de4:	f53f af7e 	bmi.w	8005ce4 <_vfiprintf_r+0xf0>
 8005de8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005dea:	e77d      	b.n	8005ce8 <_vfiprintf_r+0xf4>
 8005dec:	ab03      	add	r3, sp, #12
 8005dee:	9300      	str	r3, [sp, #0]
 8005df0:	4622      	mov	r2, r4
 8005df2:	4b0a      	ldr	r3, [pc, #40]	; (8005e1c <_vfiprintf_r+0x228>)
 8005df4:	a904      	add	r1, sp, #16
 8005df6:	4630      	mov	r0, r6
 8005df8:	f7fe fae8 	bl	80043cc <_printf_i>
 8005dfc:	e7ec      	b.n	8005dd8 <_vfiprintf_r+0x1e4>
 8005dfe:	bf00      	nop
 8005e00:	080064e0 	.word	0x080064e0
 8005e04:	0800661c 	.word	0x0800661c
 8005e08:	08006500 	.word	0x08006500
 8005e0c:	080064c0 	.word	0x080064c0
 8005e10:	08006622 	.word	0x08006622
 8005e14:	08006626 	.word	0x08006626
 8005e18:	08003e61 	.word	0x08003e61
 8005e1c:	08005bcf 	.word	0x08005bcf

08005e20 <_sbrk_r>:
 8005e20:	b538      	push	{r3, r4, r5, lr}
 8005e22:	4c06      	ldr	r4, [pc, #24]	; (8005e3c <_sbrk_r+0x1c>)
 8005e24:	2300      	movs	r3, #0
 8005e26:	4605      	mov	r5, r0
 8005e28:	4608      	mov	r0, r1
 8005e2a:	6023      	str	r3, [r4, #0]
 8005e2c:	f7fd fe74 	bl	8003b18 <_sbrk>
 8005e30:	1c43      	adds	r3, r0, #1
 8005e32:	d102      	bne.n	8005e3a <_sbrk_r+0x1a>
 8005e34:	6823      	ldr	r3, [r4, #0]
 8005e36:	b103      	cbz	r3, 8005e3a <_sbrk_r+0x1a>
 8005e38:	602b      	str	r3, [r5, #0]
 8005e3a:	bd38      	pop	{r3, r4, r5, pc}
 8005e3c:	2000068c 	.word	0x2000068c

08005e40 <__sread>:
 8005e40:	b510      	push	{r4, lr}
 8005e42:	460c      	mov	r4, r1
 8005e44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e48:	f000 fa5a 	bl	8006300 <_read_r>
 8005e4c:	2800      	cmp	r0, #0
 8005e4e:	bfab      	itete	ge
 8005e50:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005e52:	89a3      	ldrhlt	r3, [r4, #12]
 8005e54:	181b      	addge	r3, r3, r0
 8005e56:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005e5a:	bfac      	ite	ge
 8005e5c:	6563      	strge	r3, [r4, #84]	; 0x54
 8005e5e:	81a3      	strhlt	r3, [r4, #12]
 8005e60:	bd10      	pop	{r4, pc}

08005e62 <__swrite>:
 8005e62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e66:	461f      	mov	r7, r3
 8005e68:	898b      	ldrh	r3, [r1, #12]
 8005e6a:	05db      	lsls	r3, r3, #23
 8005e6c:	4605      	mov	r5, r0
 8005e6e:	460c      	mov	r4, r1
 8005e70:	4616      	mov	r6, r2
 8005e72:	d505      	bpl.n	8005e80 <__swrite+0x1e>
 8005e74:	2302      	movs	r3, #2
 8005e76:	2200      	movs	r2, #0
 8005e78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e7c:	f000 f9b6 	bl	80061ec <_lseek_r>
 8005e80:	89a3      	ldrh	r3, [r4, #12]
 8005e82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e8a:	81a3      	strh	r3, [r4, #12]
 8005e8c:	4632      	mov	r2, r6
 8005e8e:	463b      	mov	r3, r7
 8005e90:	4628      	mov	r0, r5
 8005e92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e96:	f000 b869 	b.w	8005f6c <_write_r>

08005e9a <__sseek>:
 8005e9a:	b510      	push	{r4, lr}
 8005e9c:	460c      	mov	r4, r1
 8005e9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ea2:	f000 f9a3 	bl	80061ec <_lseek_r>
 8005ea6:	1c43      	adds	r3, r0, #1
 8005ea8:	89a3      	ldrh	r3, [r4, #12]
 8005eaa:	bf15      	itete	ne
 8005eac:	6560      	strne	r0, [r4, #84]	; 0x54
 8005eae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005eb2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005eb6:	81a3      	strheq	r3, [r4, #12]
 8005eb8:	bf18      	it	ne
 8005eba:	81a3      	strhne	r3, [r4, #12]
 8005ebc:	bd10      	pop	{r4, pc}

08005ebe <__sclose>:
 8005ebe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ec2:	f000 b8d3 	b.w	800606c <_close_r>
	...

08005ec8 <__swbuf_r>:
 8005ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eca:	460e      	mov	r6, r1
 8005ecc:	4614      	mov	r4, r2
 8005ece:	4605      	mov	r5, r0
 8005ed0:	b118      	cbz	r0, 8005eda <__swbuf_r+0x12>
 8005ed2:	6983      	ldr	r3, [r0, #24]
 8005ed4:	b90b      	cbnz	r3, 8005eda <__swbuf_r+0x12>
 8005ed6:	f7ff fa27 	bl	8005328 <__sinit>
 8005eda:	4b21      	ldr	r3, [pc, #132]	; (8005f60 <__swbuf_r+0x98>)
 8005edc:	429c      	cmp	r4, r3
 8005ede:	d12a      	bne.n	8005f36 <__swbuf_r+0x6e>
 8005ee0:	686c      	ldr	r4, [r5, #4]
 8005ee2:	69a3      	ldr	r3, [r4, #24]
 8005ee4:	60a3      	str	r3, [r4, #8]
 8005ee6:	89a3      	ldrh	r3, [r4, #12]
 8005ee8:	071a      	lsls	r2, r3, #28
 8005eea:	d52e      	bpl.n	8005f4a <__swbuf_r+0x82>
 8005eec:	6923      	ldr	r3, [r4, #16]
 8005eee:	b363      	cbz	r3, 8005f4a <__swbuf_r+0x82>
 8005ef0:	6923      	ldr	r3, [r4, #16]
 8005ef2:	6820      	ldr	r0, [r4, #0]
 8005ef4:	1ac0      	subs	r0, r0, r3
 8005ef6:	6963      	ldr	r3, [r4, #20]
 8005ef8:	b2f6      	uxtb	r6, r6
 8005efa:	4283      	cmp	r3, r0
 8005efc:	4637      	mov	r7, r6
 8005efe:	dc04      	bgt.n	8005f0a <__swbuf_r+0x42>
 8005f00:	4621      	mov	r1, r4
 8005f02:	4628      	mov	r0, r5
 8005f04:	f000 f948 	bl	8006198 <_fflush_r>
 8005f08:	bb28      	cbnz	r0, 8005f56 <__swbuf_r+0x8e>
 8005f0a:	68a3      	ldr	r3, [r4, #8]
 8005f0c:	3b01      	subs	r3, #1
 8005f0e:	60a3      	str	r3, [r4, #8]
 8005f10:	6823      	ldr	r3, [r4, #0]
 8005f12:	1c5a      	adds	r2, r3, #1
 8005f14:	6022      	str	r2, [r4, #0]
 8005f16:	701e      	strb	r6, [r3, #0]
 8005f18:	6963      	ldr	r3, [r4, #20]
 8005f1a:	3001      	adds	r0, #1
 8005f1c:	4283      	cmp	r3, r0
 8005f1e:	d004      	beq.n	8005f2a <__swbuf_r+0x62>
 8005f20:	89a3      	ldrh	r3, [r4, #12]
 8005f22:	07db      	lsls	r3, r3, #31
 8005f24:	d519      	bpl.n	8005f5a <__swbuf_r+0x92>
 8005f26:	2e0a      	cmp	r6, #10
 8005f28:	d117      	bne.n	8005f5a <__swbuf_r+0x92>
 8005f2a:	4621      	mov	r1, r4
 8005f2c:	4628      	mov	r0, r5
 8005f2e:	f000 f933 	bl	8006198 <_fflush_r>
 8005f32:	b190      	cbz	r0, 8005f5a <__swbuf_r+0x92>
 8005f34:	e00f      	b.n	8005f56 <__swbuf_r+0x8e>
 8005f36:	4b0b      	ldr	r3, [pc, #44]	; (8005f64 <__swbuf_r+0x9c>)
 8005f38:	429c      	cmp	r4, r3
 8005f3a:	d101      	bne.n	8005f40 <__swbuf_r+0x78>
 8005f3c:	68ac      	ldr	r4, [r5, #8]
 8005f3e:	e7d0      	b.n	8005ee2 <__swbuf_r+0x1a>
 8005f40:	4b09      	ldr	r3, [pc, #36]	; (8005f68 <__swbuf_r+0xa0>)
 8005f42:	429c      	cmp	r4, r3
 8005f44:	bf08      	it	eq
 8005f46:	68ec      	ldreq	r4, [r5, #12]
 8005f48:	e7cb      	b.n	8005ee2 <__swbuf_r+0x1a>
 8005f4a:	4621      	mov	r1, r4
 8005f4c:	4628      	mov	r0, r5
 8005f4e:	f000 f81f 	bl	8005f90 <__swsetup_r>
 8005f52:	2800      	cmp	r0, #0
 8005f54:	d0cc      	beq.n	8005ef0 <__swbuf_r+0x28>
 8005f56:	f04f 37ff 	mov.w	r7, #4294967295
 8005f5a:	4638      	mov	r0, r7
 8005f5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	080064e0 	.word	0x080064e0
 8005f64:	08006500 	.word	0x08006500
 8005f68:	080064c0 	.word	0x080064c0

08005f6c <_write_r>:
 8005f6c:	b538      	push	{r3, r4, r5, lr}
 8005f6e:	4c07      	ldr	r4, [pc, #28]	; (8005f8c <_write_r+0x20>)
 8005f70:	4605      	mov	r5, r0
 8005f72:	4608      	mov	r0, r1
 8005f74:	4611      	mov	r1, r2
 8005f76:	2200      	movs	r2, #0
 8005f78:	6022      	str	r2, [r4, #0]
 8005f7a:	461a      	mov	r2, r3
 8005f7c:	f7fd fdb4 	bl	8003ae8 <_write>
 8005f80:	1c43      	adds	r3, r0, #1
 8005f82:	d102      	bne.n	8005f8a <_write_r+0x1e>
 8005f84:	6823      	ldr	r3, [r4, #0]
 8005f86:	b103      	cbz	r3, 8005f8a <_write_r+0x1e>
 8005f88:	602b      	str	r3, [r5, #0]
 8005f8a:	bd38      	pop	{r3, r4, r5, pc}
 8005f8c:	2000068c 	.word	0x2000068c

08005f90 <__swsetup_r>:
 8005f90:	4b32      	ldr	r3, [pc, #200]	; (800605c <__swsetup_r+0xcc>)
 8005f92:	b570      	push	{r4, r5, r6, lr}
 8005f94:	681d      	ldr	r5, [r3, #0]
 8005f96:	4606      	mov	r6, r0
 8005f98:	460c      	mov	r4, r1
 8005f9a:	b125      	cbz	r5, 8005fa6 <__swsetup_r+0x16>
 8005f9c:	69ab      	ldr	r3, [r5, #24]
 8005f9e:	b913      	cbnz	r3, 8005fa6 <__swsetup_r+0x16>
 8005fa0:	4628      	mov	r0, r5
 8005fa2:	f7ff f9c1 	bl	8005328 <__sinit>
 8005fa6:	4b2e      	ldr	r3, [pc, #184]	; (8006060 <__swsetup_r+0xd0>)
 8005fa8:	429c      	cmp	r4, r3
 8005faa:	d10f      	bne.n	8005fcc <__swsetup_r+0x3c>
 8005fac:	686c      	ldr	r4, [r5, #4]
 8005fae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fb2:	b29a      	uxth	r2, r3
 8005fb4:	0715      	lsls	r5, r2, #28
 8005fb6:	d42c      	bmi.n	8006012 <__swsetup_r+0x82>
 8005fb8:	06d0      	lsls	r0, r2, #27
 8005fba:	d411      	bmi.n	8005fe0 <__swsetup_r+0x50>
 8005fbc:	2209      	movs	r2, #9
 8005fbe:	6032      	str	r2, [r6, #0]
 8005fc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fc4:	81a3      	strh	r3, [r4, #12]
 8005fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8005fca:	e03e      	b.n	800604a <__swsetup_r+0xba>
 8005fcc:	4b25      	ldr	r3, [pc, #148]	; (8006064 <__swsetup_r+0xd4>)
 8005fce:	429c      	cmp	r4, r3
 8005fd0:	d101      	bne.n	8005fd6 <__swsetup_r+0x46>
 8005fd2:	68ac      	ldr	r4, [r5, #8]
 8005fd4:	e7eb      	b.n	8005fae <__swsetup_r+0x1e>
 8005fd6:	4b24      	ldr	r3, [pc, #144]	; (8006068 <__swsetup_r+0xd8>)
 8005fd8:	429c      	cmp	r4, r3
 8005fda:	bf08      	it	eq
 8005fdc:	68ec      	ldreq	r4, [r5, #12]
 8005fde:	e7e6      	b.n	8005fae <__swsetup_r+0x1e>
 8005fe0:	0751      	lsls	r1, r2, #29
 8005fe2:	d512      	bpl.n	800600a <__swsetup_r+0x7a>
 8005fe4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005fe6:	b141      	cbz	r1, 8005ffa <__swsetup_r+0x6a>
 8005fe8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005fec:	4299      	cmp	r1, r3
 8005fee:	d002      	beq.n	8005ff6 <__swsetup_r+0x66>
 8005ff0:	4630      	mov	r0, r6
 8005ff2:	f7ff fd2d 	bl	8005a50 <_free_r>
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	6363      	str	r3, [r4, #52]	; 0x34
 8005ffa:	89a3      	ldrh	r3, [r4, #12]
 8005ffc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006000:	81a3      	strh	r3, [r4, #12]
 8006002:	2300      	movs	r3, #0
 8006004:	6063      	str	r3, [r4, #4]
 8006006:	6923      	ldr	r3, [r4, #16]
 8006008:	6023      	str	r3, [r4, #0]
 800600a:	89a3      	ldrh	r3, [r4, #12]
 800600c:	f043 0308 	orr.w	r3, r3, #8
 8006010:	81a3      	strh	r3, [r4, #12]
 8006012:	6923      	ldr	r3, [r4, #16]
 8006014:	b94b      	cbnz	r3, 800602a <__swsetup_r+0x9a>
 8006016:	89a3      	ldrh	r3, [r4, #12]
 8006018:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800601c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006020:	d003      	beq.n	800602a <__swsetup_r+0x9a>
 8006022:	4621      	mov	r1, r4
 8006024:	4630      	mov	r0, r6
 8006026:	f000 f917 	bl	8006258 <__smakebuf_r>
 800602a:	89a2      	ldrh	r2, [r4, #12]
 800602c:	f012 0301 	ands.w	r3, r2, #1
 8006030:	d00c      	beq.n	800604c <__swsetup_r+0xbc>
 8006032:	2300      	movs	r3, #0
 8006034:	60a3      	str	r3, [r4, #8]
 8006036:	6963      	ldr	r3, [r4, #20]
 8006038:	425b      	negs	r3, r3
 800603a:	61a3      	str	r3, [r4, #24]
 800603c:	6923      	ldr	r3, [r4, #16]
 800603e:	b953      	cbnz	r3, 8006056 <__swsetup_r+0xc6>
 8006040:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006044:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006048:	d1ba      	bne.n	8005fc0 <__swsetup_r+0x30>
 800604a:	bd70      	pop	{r4, r5, r6, pc}
 800604c:	0792      	lsls	r2, r2, #30
 800604e:	bf58      	it	pl
 8006050:	6963      	ldrpl	r3, [r4, #20]
 8006052:	60a3      	str	r3, [r4, #8]
 8006054:	e7f2      	b.n	800603c <__swsetup_r+0xac>
 8006056:	2000      	movs	r0, #0
 8006058:	e7f7      	b.n	800604a <__swsetup_r+0xba>
 800605a:	bf00      	nop
 800605c:	20000010 	.word	0x20000010
 8006060:	080064e0 	.word	0x080064e0
 8006064:	08006500 	.word	0x08006500
 8006068:	080064c0 	.word	0x080064c0

0800606c <_close_r>:
 800606c:	b538      	push	{r3, r4, r5, lr}
 800606e:	4c06      	ldr	r4, [pc, #24]	; (8006088 <_close_r+0x1c>)
 8006070:	2300      	movs	r3, #0
 8006072:	4605      	mov	r5, r0
 8006074:	4608      	mov	r0, r1
 8006076:	6023      	str	r3, [r4, #0]
 8006078:	f7fd fd5c 	bl	8003b34 <_close>
 800607c:	1c43      	adds	r3, r0, #1
 800607e:	d102      	bne.n	8006086 <_close_r+0x1a>
 8006080:	6823      	ldr	r3, [r4, #0]
 8006082:	b103      	cbz	r3, 8006086 <_close_r+0x1a>
 8006084:	602b      	str	r3, [r5, #0]
 8006086:	bd38      	pop	{r3, r4, r5, pc}
 8006088:	2000068c 	.word	0x2000068c

0800608c <__sflush_r>:
 800608c:	898a      	ldrh	r2, [r1, #12]
 800608e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006092:	4605      	mov	r5, r0
 8006094:	0710      	lsls	r0, r2, #28
 8006096:	460c      	mov	r4, r1
 8006098:	d458      	bmi.n	800614c <__sflush_r+0xc0>
 800609a:	684b      	ldr	r3, [r1, #4]
 800609c:	2b00      	cmp	r3, #0
 800609e:	dc05      	bgt.n	80060ac <__sflush_r+0x20>
 80060a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	dc02      	bgt.n	80060ac <__sflush_r+0x20>
 80060a6:	2000      	movs	r0, #0
 80060a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060ae:	2e00      	cmp	r6, #0
 80060b0:	d0f9      	beq.n	80060a6 <__sflush_r+0x1a>
 80060b2:	2300      	movs	r3, #0
 80060b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80060b8:	682f      	ldr	r7, [r5, #0]
 80060ba:	6a21      	ldr	r1, [r4, #32]
 80060bc:	602b      	str	r3, [r5, #0]
 80060be:	d032      	beq.n	8006126 <__sflush_r+0x9a>
 80060c0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80060c2:	89a3      	ldrh	r3, [r4, #12]
 80060c4:	075a      	lsls	r2, r3, #29
 80060c6:	d505      	bpl.n	80060d4 <__sflush_r+0x48>
 80060c8:	6863      	ldr	r3, [r4, #4]
 80060ca:	1ac0      	subs	r0, r0, r3
 80060cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80060ce:	b10b      	cbz	r3, 80060d4 <__sflush_r+0x48>
 80060d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80060d2:	1ac0      	subs	r0, r0, r3
 80060d4:	2300      	movs	r3, #0
 80060d6:	4602      	mov	r2, r0
 80060d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060da:	6a21      	ldr	r1, [r4, #32]
 80060dc:	4628      	mov	r0, r5
 80060de:	47b0      	blx	r6
 80060e0:	1c43      	adds	r3, r0, #1
 80060e2:	89a3      	ldrh	r3, [r4, #12]
 80060e4:	d106      	bne.n	80060f4 <__sflush_r+0x68>
 80060e6:	6829      	ldr	r1, [r5, #0]
 80060e8:	291d      	cmp	r1, #29
 80060ea:	d848      	bhi.n	800617e <__sflush_r+0xf2>
 80060ec:	4a29      	ldr	r2, [pc, #164]	; (8006194 <__sflush_r+0x108>)
 80060ee:	40ca      	lsrs	r2, r1
 80060f0:	07d6      	lsls	r6, r2, #31
 80060f2:	d544      	bpl.n	800617e <__sflush_r+0xf2>
 80060f4:	2200      	movs	r2, #0
 80060f6:	6062      	str	r2, [r4, #4]
 80060f8:	04d9      	lsls	r1, r3, #19
 80060fa:	6922      	ldr	r2, [r4, #16]
 80060fc:	6022      	str	r2, [r4, #0]
 80060fe:	d504      	bpl.n	800610a <__sflush_r+0x7e>
 8006100:	1c42      	adds	r2, r0, #1
 8006102:	d101      	bne.n	8006108 <__sflush_r+0x7c>
 8006104:	682b      	ldr	r3, [r5, #0]
 8006106:	b903      	cbnz	r3, 800610a <__sflush_r+0x7e>
 8006108:	6560      	str	r0, [r4, #84]	; 0x54
 800610a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800610c:	602f      	str	r7, [r5, #0]
 800610e:	2900      	cmp	r1, #0
 8006110:	d0c9      	beq.n	80060a6 <__sflush_r+0x1a>
 8006112:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006116:	4299      	cmp	r1, r3
 8006118:	d002      	beq.n	8006120 <__sflush_r+0x94>
 800611a:	4628      	mov	r0, r5
 800611c:	f7ff fc98 	bl	8005a50 <_free_r>
 8006120:	2000      	movs	r0, #0
 8006122:	6360      	str	r0, [r4, #52]	; 0x34
 8006124:	e7c0      	b.n	80060a8 <__sflush_r+0x1c>
 8006126:	2301      	movs	r3, #1
 8006128:	4628      	mov	r0, r5
 800612a:	47b0      	blx	r6
 800612c:	1c41      	adds	r1, r0, #1
 800612e:	d1c8      	bne.n	80060c2 <__sflush_r+0x36>
 8006130:	682b      	ldr	r3, [r5, #0]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d0c5      	beq.n	80060c2 <__sflush_r+0x36>
 8006136:	2b1d      	cmp	r3, #29
 8006138:	d001      	beq.n	800613e <__sflush_r+0xb2>
 800613a:	2b16      	cmp	r3, #22
 800613c:	d101      	bne.n	8006142 <__sflush_r+0xb6>
 800613e:	602f      	str	r7, [r5, #0]
 8006140:	e7b1      	b.n	80060a6 <__sflush_r+0x1a>
 8006142:	89a3      	ldrh	r3, [r4, #12]
 8006144:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006148:	81a3      	strh	r3, [r4, #12]
 800614a:	e7ad      	b.n	80060a8 <__sflush_r+0x1c>
 800614c:	690f      	ldr	r7, [r1, #16]
 800614e:	2f00      	cmp	r7, #0
 8006150:	d0a9      	beq.n	80060a6 <__sflush_r+0x1a>
 8006152:	0793      	lsls	r3, r2, #30
 8006154:	680e      	ldr	r6, [r1, #0]
 8006156:	bf08      	it	eq
 8006158:	694b      	ldreq	r3, [r1, #20]
 800615a:	600f      	str	r7, [r1, #0]
 800615c:	bf18      	it	ne
 800615e:	2300      	movne	r3, #0
 8006160:	eba6 0807 	sub.w	r8, r6, r7
 8006164:	608b      	str	r3, [r1, #8]
 8006166:	f1b8 0f00 	cmp.w	r8, #0
 800616a:	dd9c      	ble.n	80060a6 <__sflush_r+0x1a>
 800616c:	4643      	mov	r3, r8
 800616e:	463a      	mov	r2, r7
 8006170:	6a21      	ldr	r1, [r4, #32]
 8006172:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006174:	4628      	mov	r0, r5
 8006176:	47b0      	blx	r6
 8006178:	2800      	cmp	r0, #0
 800617a:	dc06      	bgt.n	800618a <__sflush_r+0xfe>
 800617c:	89a3      	ldrh	r3, [r4, #12]
 800617e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006182:	81a3      	strh	r3, [r4, #12]
 8006184:	f04f 30ff 	mov.w	r0, #4294967295
 8006188:	e78e      	b.n	80060a8 <__sflush_r+0x1c>
 800618a:	4407      	add	r7, r0
 800618c:	eba8 0800 	sub.w	r8, r8, r0
 8006190:	e7e9      	b.n	8006166 <__sflush_r+0xda>
 8006192:	bf00      	nop
 8006194:	20400001 	.word	0x20400001

08006198 <_fflush_r>:
 8006198:	b538      	push	{r3, r4, r5, lr}
 800619a:	690b      	ldr	r3, [r1, #16]
 800619c:	4605      	mov	r5, r0
 800619e:	460c      	mov	r4, r1
 80061a0:	b1db      	cbz	r3, 80061da <_fflush_r+0x42>
 80061a2:	b118      	cbz	r0, 80061ac <_fflush_r+0x14>
 80061a4:	6983      	ldr	r3, [r0, #24]
 80061a6:	b90b      	cbnz	r3, 80061ac <_fflush_r+0x14>
 80061a8:	f7ff f8be 	bl	8005328 <__sinit>
 80061ac:	4b0c      	ldr	r3, [pc, #48]	; (80061e0 <_fflush_r+0x48>)
 80061ae:	429c      	cmp	r4, r3
 80061b0:	d109      	bne.n	80061c6 <_fflush_r+0x2e>
 80061b2:	686c      	ldr	r4, [r5, #4]
 80061b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061b8:	b17b      	cbz	r3, 80061da <_fflush_r+0x42>
 80061ba:	4621      	mov	r1, r4
 80061bc:	4628      	mov	r0, r5
 80061be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80061c2:	f7ff bf63 	b.w	800608c <__sflush_r>
 80061c6:	4b07      	ldr	r3, [pc, #28]	; (80061e4 <_fflush_r+0x4c>)
 80061c8:	429c      	cmp	r4, r3
 80061ca:	d101      	bne.n	80061d0 <_fflush_r+0x38>
 80061cc:	68ac      	ldr	r4, [r5, #8]
 80061ce:	e7f1      	b.n	80061b4 <_fflush_r+0x1c>
 80061d0:	4b05      	ldr	r3, [pc, #20]	; (80061e8 <_fflush_r+0x50>)
 80061d2:	429c      	cmp	r4, r3
 80061d4:	bf08      	it	eq
 80061d6:	68ec      	ldreq	r4, [r5, #12]
 80061d8:	e7ec      	b.n	80061b4 <_fflush_r+0x1c>
 80061da:	2000      	movs	r0, #0
 80061dc:	bd38      	pop	{r3, r4, r5, pc}
 80061de:	bf00      	nop
 80061e0:	080064e0 	.word	0x080064e0
 80061e4:	08006500 	.word	0x08006500
 80061e8:	080064c0 	.word	0x080064c0

080061ec <_lseek_r>:
 80061ec:	b538      	push	{r3, r4, r5, lr}
 80061ee:	4c07      	ldr	r4, [pc, #28]	; (800620c <_lseek_r+0x20>)
 80061f0:	4605      	mov	r5, r0
 80061f2:	4608      	mov	r0, r1
 80061f4:	4611      	mov	r1, r2
 80061f6:	2200      	movs	r2, #0
 80061f8:	6022      	str	r2, [r4, #0]
 80061fa:	461a      	mov	r2, r3
 80061fc:	f7fd fcb2 	bl	8003b64 <_lseek>
 8006200:	1c43      	adds	r3, r0, #1
 8006202:	d102      	bne.n	800620a <_lseek_r+0x1e>
 8006204:	6823      	ldr	r3, [r4, #0]
 8006206:	b103      	cbz	r3, 800620a <_lseek_r+0x1e>
 8006208:	602b      	str	r3, [r5, #0]
 800620a:	bd38      	pop	{r3, r4, r5, pc}
 800620c:	2000068c 	.word	0x2000068c

08006210 <__swhatbuf_r>:
 8006210:	b570      	push	{r4, r5, r6, lr}
 8006212:	460e      	mov	r6, r1
 8006214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006218:	2900      	cmp	r1, #0
 800621a:	b096      	sub	sp, #88	; 0x58
 800621c:	4614      	mov	r4, r2
 800621e:	461d      	mov	r5, r3
 8006220:	da07      	bge.n	8006232 <__swhatbuf_r+0x22>
 8006222:	2300      	movs	r3, #0
 8006224:	602b      	str	r3, [r5, #0]
 8006226:	89b3      	ldrh	r3, [r6, #12]
 8006228:	061a      	lsls	r2, r3, #24
 800622a:	d410      	bmi.n	800624e <__swhatbuf_r+0x3e>
 800622c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006230:	e00e      	b.n	8006250 <__swhatbuf_r+0x40>
 8006232:	466a      	mov	r2, sp
 8006234:	f000 f884 	bl	8006340 <_fstat_r>
 8006238:	2800      	cmp	r0, #0
 800623a:	dbf2      	blt.n	8006222 <__swhatbuf_r+0x12>
 800623c:	9a01      	ldr	r2, [sp, #4]
 800623e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006242:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006246:	425a      	negs	r2, r3
 8006248:	415a      	adcs	r2, r3
 800624a:	602a      	str	r2, [r5, #0]
 800624c:	e7ee      	b.n	800622c <__swhatbuf_r+0x1c>
 800624e:	2340      	movs	r3, #64	; 0x40
 8006250:	2000      	movs	r0, #0
 8006252:	6023      	str	r3, [r4, #0]
 8006254:	b016      	add	sp, #88	; 0x58
 8006256:	bd70      	pop	{r4, r5, r6, pc}

08006258 <__smakebuf_r>:
 8006258:	898b      	ldrh	r3, [r1, #12]
 800625a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800625c:	079d      	lsls	r5, r3, #30
 800625e:	4606      	mov	r6, r0
 8006260:	460c      	mov	r4, r1
 8006262:	d507      	bpl.n	8006274 <__smakebuf_r+0x1c>
 8006264:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006268:	6023      	str	r3, [r4, #0]
 800626a:	6123      	str	r3, [r4, #16]
 800626c:	2301      	movs	r3, #1
 800626e:	6163      	str	r3, [r4, #20]
 8006270:	b002      	add	sp, #8
 8006272:	bd70      	pop	{r4, r5, r6, pc}
 8006274:	ab01      	add	r3, sp, #4
 8006276:	466a      	mov	r2, sp
 8006278:	f7ff ffca 	bl	8006210 <__swhatbuf_r>
 800627c:	9900      	ldr	r1, [sp, #0]
 800627e:	4605      	mov	r5, r0
 8006280:	4630      	mov	r0, r6
 8006282:	f7ff fc33 	bl	8005aec <_malloc_r>
 8006286:	b948      	cbnz	r0, 800629c <__smakebuf_r+0x44>
 8006288:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800628c:	059a      	lsls	r2, r3, #22
 800628e:	d4ef      	bmi.n	8006270 <__smakebuf_r+0x18>
 8006290:	f023 0303 	bic.w	r3, r3, #3
 8006294:	f043 0302 	orr.w	r3, r3, #2
 8006298:	81a3      	strh	r3, [r4, #12]
 800629a:	e7e3      	b.n	8006264 <__smakebuf_r+0xc>
 800629c:	4b0d      	ldr	r3, [pc, #52]	; (80062d4 <__smakebuf_r+0x7c>)
 800629e:	62b3      	str	r3, [r6, #40]	; 0x28
 80062a0:	89a3      	ldrh	r3, [r4, #12]
 80062a2:	6020      	str	r0, [r4, #0]
 80062a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062a8:	81a3      	strh	r3, [r4, #12]
 80062aa:	9b00      	ldr	r3, [sp, #0]
 80062ac:	6163      	str	r3, [r4, #20]
 80062ae:	9b01      	ldr	r3, [sp, #4]
 80062b0:	6120      	str	r0, [r4, #16]
 80062b2:	b15b      	cbz	r3, 80062cc <__smakebuf_r+0x74>
 80062b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80062b8:	4630      	mov	r0, r6
 80062ba:	f000 f853 	bl	8006364 <_isatty_r>
 80062be:	b128      	cbz	r0, 80062cc <__smakebuf_r+0x74>
 80062c0:	89a3      	ldrh	r3, [r4, #12]
 80062c2:	f023 0303 	bic.w	r3, r3, #3
 80062c6:	f043 0301 	orr.w	r3, r3, #1
 80062ca:	81a3      	strh	r3, [r4, #12]
 80062cc:	89a3      	ldrh	r3, [r4, #12]
 80062ce:	431d      	orrs	r5, r3
 80062d0:	81a5      	strh	r5, [r4, #12]
 80062d2:	e7cd      	b.n	8006270 <__smakebuf_r+0x18>
 80062d4:	080052f1 	.word	0x080052f1

080062d8 <__ascii_mbtowc>:
 80062d8:	b082      	sub	sp, #8
 80062da:	b901      	cbnz	r1, 80062de <__ascii_mbtowc+0x6>
 80062dc:	a901      	add	r1, sp, #4
 80062de:	b142      	cbz	r2, 80062f2 <__ascii_mbtowc+0x1a>
 80062e0:	b14b      	cbz	r3, 80062f6 <__ascii_mbtowc+0x1e>
 80062e2:	7813      	ldrb	r3, [r2, #0]
 80062e4:	600b      	str	r3, [r1, #0]
 80062e6:	7812      	ldrb	r2, [r2, #0]
 80062e8:	1c10      	adds	r0, r2, #0
 80062ea:	bf18      	it	ne
 80062ec:	2001      	movne	r0, #1
 80062ee:	b002      	add	sp, #8
 80062f0:	4770      	bx	lr
 80062f2:	4610      	mov	r0, r2
 80062f4:	e7fb      	b.n	80062ee <__ascii_mbtowc+0x16>
 80062f6:	f06f 0001 	mvn.w	r0, #1
 80062fa:	e7f8      	b.n	80062ee <__ascii_mbtowc+0x16>

080062fc <__malloc_lock>:
 80062fc:	4770      	bx	lr

080062fe <__malloc_unlock>:
 80062fe:	4770      	bx	lr

08006300 <_read_r>:
 8006300:	b538      	push	{r3, r4, r5, lr}
 8006302:	4c07      	ldr	r4, [pc, #28]	; (8006320 <_read_r+0x20>)
 8006304:	4605      	mov	r5, r0
 8006306:	4608      	mov	r0, r1
 8006308:	4611      	mov	r1, r2
 800630a:	2200      	movs	r2, #0
 800630c:	6022      	str	r2, [r4, #0]
 800630e:	461a      	mov	r2, r3
 8006310:	f7fd fc30 	bl	8003b74 <_read>
 8006314:	1c43      	adds	r3, r0, #1
 8006316:	d102      	bne.n	800631e <_read_r+0x1e>
 8006318:	6823      	ldr	r3, [r4, #0]
 800631a:	b103      	cbz	r3, 800631e <_read_r+0x1e>
 800631c:	602b      	str	r3, [r5, #0]
 800631e:	bd38      	pop	{r3, r4, r5, pc}
 8006320:	2000068c 	.word	0x2000068c

08006324 <__ascii_wctomb>:
 8006324:	b149      	cbz	r1, 800633a <__ascii_wctomb+0x16>
 8006326:	2aff      	cmp	r2, #255	; 0xff
 8006328:	bf85      	ittet	hi
 800632a:	238a      	movhi	r3, #138	; 0x8a
 800632c:	6003      	strhi	r3, [r0, #0]
 800632e:	700a      	strbls	r2, [r1, #0]
 8006330:	f04f 30ff 	movhi.w	r0, #4294967295
 8006334:	bf98      	it	ls
 8006336:	2001      	movls	r0, #1
 8006338:	4770      	bx	lr
 800633a:	4608      	mov	r0, r1
 800633c:	4770      	bx	lr
	...

08006340 <_fstat_r>:
 8006340:	b538      	push	{r3, r4, r5, lr}
 8006342:	4c07      	ldr	r4, [pc, #28]	; (8006360 <_fstat_r+0x20>)
 8006344:	2300      	movs	r3, #0
 8006346:	4605      	mov	r5, r0
 8006348:	4608      	mov	r0, r1
 800634a:	4611      	mov	r1, r2
 800634c:	6023      	str	r3, [r4, #0]
 800634e:	f7fd fbf9 	bl	8003b44 <_fstat>
 8006352:	1c43      	adds	r3, r0, #1
 8006354:	d102      	bne.n	800635c <_fstat_r+0x1c>
 8006356:	6823      	ldr	r3, [r4, #0]
 8006358:	b103      	cbz	r3, 800635c <_fstat_r+0x1c>
 800635a:	602b      	str	r3, [r5, #0]
 800635c:	bd38      	pop	{r3, r4, r5, pc}
 800635e:	bf00      	nop
 8006360:	2000068c 	.word	0x2000068c

08006364 <_isatty_r>:
 8006364:	b538      	push	{r3, r4, r5, lr}
 8006366:	4c06      	ldr	r4, [pc, #24]	; (8006380 <_isatty_r+0x1c>)
 8006368:	2300      	movs	r3, #0
 800636a:	4605      	mov	r5, r0
 800636c:	4608      	mov	r0, r1
 800636e:	6023      	str	r3, [r4, #0]
 8006370:	f7fd fbf0 	bl	8003b54 <_isatty>
 8006374:	1c43      	adds	r3, r0, #1
 8006376:	d102      	bne.n	800637e <_isatty_r+0x1a>
 8006378:	6823      	ldr	r3, [r4, #0]
 800637a:	b103      	cbz	r3, 800637e <_isatty_r+0x1a>
 800637c:	602b      	str	r3, [r5, #0]
 800637e:	bd38      	pop	{r3, r4, r5, pc}
 8006380:	2000068c 	.word	0x2000068c

08006384 <_init>:
 8006384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006386:	bf00      	nop
 8006388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800638a:	bc08      	pop	{r3}
 800638c:	469e      	mov	lr, r3
 800638e:	4770      	bx	lr

08006390 <_fini>:
 8006390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006392:	bf00      	nop
 8006394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006396:	bc08      	pop	{r3}
 8006398:	469e      	mov	lr, r3
 800639a:	4770      	bx	lr
