$date
	Tue Jul 22 17:02:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! val [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module c1 $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 $ out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
0#
0"
bx !
$end
#1
b0 !
b0 $
1"
#2
0"
#3
1"
#4
0"
#5
b1 !
b1 $
1"
1#
#6
0"
#7
b10 !
b10 $
1"
#8
0"
#9
b11 !
b11 $
1"
