Analysis & Synthesis report for sdr_test
Thu Aug 24 20:03:48 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r
 11. State Machine - |sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component
 17. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated
 18. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p
 19. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p
 20. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram
 21. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_uq7:rs_dgwp
 22. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_uq7:rs_dgwp|dffpipe_909:dffpipe10
 23. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp
 24. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp
 25. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp
 26. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12
 27. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component
 28. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated
 29. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p
 30. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p
 31. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram
 32. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_uq7:rs_dgwp
 33. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_uq7:rs_dgwp|dffpipe_909:dffpipe10
 34. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp
 35. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp
 36. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp
 37. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12
 38. Parameter Settings for User Entity Instance: sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component
 39. Parameter Settings for User Entity Instance: sdram_top:uut_sdramtop|sdram_ctrl:module_001
 40. Parameter Settings for User Entity Instance: sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component
 41. Parameter Settings for User Entity Instance: sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component
 42. Parameter Settings for User Entity Instance: datagene:uut_datagene
 43. Parameter Settings for User Entity Instance: array:array
 44. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 45. altpll Parameter Settings by Entity Instance
 46. dcfifo Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "sdfifo_ctrl:uut_sdffifoctrl"
 48. SignalTap II Logic Analyzer Settings
 49. Elapsed Time Per Partition
 50. Connections to In-System Debugging Instance "auto_signaltap_0"
 51. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 24 20:03:48 2017      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; sdr_test                                   ;
; Top-level Entity Name              ; sdr_test                                   ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 2,113                                      ;
;     Total combinational functions  ; 1,249                                      ;
;     Dedicated logic registers      ; 1,604                                      ;
; Total registers                    ; 1604                                       ;
; Total pins                         ; 62                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 141,312                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; sdr_test           ; sdr_test           ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; PLL.v                            ; yes             ; User Wizard-Generated File   ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/PLL.v                     ;         ;
; sdr_para.v                       ; yes             ; User Verilog HDL File        ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_para.v                ;         ;
; uart_tx.v                        ; yes             ; User Verilog HDL File        ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/uart_tx.v                 ;         ;
; uart_speed_select.v              ; yes             ; User Verilog HDL File        ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/uart_speed_select.v       ;         ;
; uart_ctrl.v                      ; yes             ; User Verilog HDL File        ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/uart_ctrl.v               ;         ;
; sdr_test.v                       ; yes             ; User Verilog HDL File        ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdr_test.v                ;         ;
; sdram_cmd.v                      ; yes             ; User Verilog HDL File        ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_cmd.v               ;         ;
; sdram_ctrl.v                     ; yes             ; User Verilog HDL File        ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_ctrl.v              ;         ;
; sdram_top.v                      ; yes             ; User Verilog HDL File        ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_top.v               ;         ;
; sdram_wr_data.v                  ; yes             ; User Verilog HDL File        ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdram_wr_data.v           ;         ;
; sys_ctrl.v                       ; yes             ; User Verilog HDL File        ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sys_ctrl.v                ;         ;
; wrfifo.v                         ; yes             ; User Wizard-Generated File   ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/wrfifo.v                  ;         ;
; sdfifo_ctrl.v                    ; yes             ; User Verilog HDL File        ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/sdfifo_ctrl.v             ;         ;
; rdfifo.v                         ; yes             ; User Wizard-Generated File   ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/rdfifo.v                  ;         ;
; datagene.v                       ; yes             ; User Verilog HDL File        ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/datagene.v                ;         ;
; array.sv                         ; yes             ; User SystemVerilog HDL File  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/array.sv                  ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                         ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                     ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                    ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                  ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                  ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/pll_altpll.v           ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf                         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                    ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                       ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc                  ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc                       ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc                     ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                        ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                  ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                    ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                ;         ;
; db/dcfifo_sel1.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dcfifo_sel1.tdf        ;         ;
; db/a_gray2bin_6ib.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/a_gray2bin_6ib.tdf     ;         ;
; db/a_graycounter_3p6.tdf         ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/a_graycounter_3p6.tdf  ;         ;
; db/a_graycounter_v6c.tdf         ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/a_graycounter_v6c.tdf  ;         ;
; db/altsyncram_2s21.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_2s21.tdf    ;         ;
; db/alt_synch_pipe_uq7.tdf        ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/alt_synch_pipe_uq7.tdf ;         ;
; db/dffpipe_909.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dffpipe_909.tdf        ;         ;
; db/alt_synch_pipe_fv7.tdf        ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/alt_synch_pipe_fv7.tdf ;         ;
; db/dffpipe_a09.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/dffpipe_a09.tdf        ;         ;
; db/cmpr_b66.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cmpr_b66.tdf           ;         ;
; db/mux_j28.tdf                   ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/mux_j28.tdf            ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd                  ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; f:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd             ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; f:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd                ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                   ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                   ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                         ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; f:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                      ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; f:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd       ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; f:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd             ;         ;
; sld_gap_detector.vhd             ; yes             ; Encrypted Megafunction       ; f:/altera/13.1/quartus/libraries/megafunctions/sld_gap_detector.vhd               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                     ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc              ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                     ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                      ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                         ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/altram.inc                         ;         ;
; db/altsyncram_0s14.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/altsyncram_0s14.tdf    ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                       ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc                     ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                        ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc                     ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                        ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                         ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                       ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                       ;         ;
; db/mux_rsc.tdf                   ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/mux_rsc.tdf            ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf                     ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/declut.inc                         ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/decode_dvf.tdf         ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf                    ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                       ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; f:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc            ;         ;
; db/cntr_jgi.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cntr_jgi.tdf           ;         ;
; db/cmpr_sgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cmpr_sgc.tdf           ;         ;
; db/cntr_g9j.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cntr_g9j.tdf           ;         ;
; db/cntr_egi.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cntr_egi.tdf           ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cmpr_rgc.tdf           ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cntr_23j.tdf           ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/db/cmpr_ngc.tdf           ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; f:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                     ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; f:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                        ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; f:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                   ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 2,113             ;
;                                             ;                   ;
; Total combinational functions               ; 1249              ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 597               ;
;     -- 3 input functions                    ; 327               ;
;     -- <=2 input functions                  ; 325               ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 1069              ;
;     -- arithmetic mode                      ; 180               ;
;                                             ;                   ;
; Total registers                             ; 1604              ;
;     -- Dedicated logic registers            ; 1604              ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 62                ;
; Total memory bits                           ; 141312            ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
; Total PLLs                                  ; 1                 ;
;     -- PLLs                                 ; 1                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; QIC_SIGNALTAP_GND ;
; Maximum fan-out                             ; 711               ;
; Total fan-out                               ; 11027             ;
; Average fan-out                             ; 3.57              ;
+---------------------------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sdr_test                                                                                               ; 1249 (1)          ; 1604 (0)     ; 141312      ; 0            ; 0       ; 0         ; 62   ; 0            ; |sdr_test                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |array:array|                                                                                        ; 33 (33)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|array:array                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |datagene:uut_datagene|                                                                              ; 100 (100)         ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|datagene:uut_datagene                                                                                                                                                                                                                                                                                                                ; work         ;
;    |sdfifo_ctrl:uut_sdffifoctrl|                                                                        ; 209 (12)          ; 185 (5)      ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl                                                                                                                                                                                                                                                                                                          ; work         ;
;       |rdfifo:uut_rdfifo|                                                                               ; 98 (0)            ; 90 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo                                                                                                                                                                                                                                                                                        ; work         ;
;          |dcfifo:dcfifo_component|                                                                      ; 98 (0)            ; 90 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                ; work         ;
;             |dcfifo_sel1:auto_generated|                                                                ; 98 (14)           ; 90 (34)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated                                                                                                                                                                                                                                     ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|                                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                                                                                                                                                                                     ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|                                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                                                                                                                                                                                     ; work         ;
;                |a_graycounter_3p6:rdptr_g1p|                                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p                                                                                                                                                                                                         ; work         ;
;                |a_graycounter_v6c:wrptr_g1p|                                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p                                                                                                                                                                                                         ; work         ;
;                |alt_synch_pipe_fv7:ws_dgrp|                                                             ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp                                                                                                                                                                                                          ; work         ;
;                   |dffpipe_a09:dffpipe12|                                                               ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12                                                                                                                                                                                    ; work         ;
;                |altsyncram_2s21:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram                                                                                                                                                                                                            ; work         ;
;                |dffpipe_909:ws_brp|                                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp                                                                                                                                                                                                                  ; work         ;
;                |dffpipe_909:ws_bwp|                                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp                                                                                                                                                                                                                  ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|                                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                       ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|                                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                                       ; work         ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                      ; work         ;
;                |mux_j28:wrfull_eq_comp_msb_mux|                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                                                      ; work         ;
;       |wrfifo:uut_wrfifo|                                                                               ; 99 (0)            ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo                                                                                                                                                                                                                                                                                        ; work         ;
;          |dcfifo:dcfifo_component|                                                                      ; 99 (0)            ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                ; work         ;
;             |dcfifo_sel1:auto_generated|                                                                ; 99 (14)           ; 90 (34)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated                                                                                                                                                                                                                                     ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|                                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                                                                                                                                                                                     ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|                                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                                                                                                                                                                                     ; work         ;
;                |a_graycounter_3p6:rdptr_g1p|                                                            ; 20 (20)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p                                                                                                                                                                                                         ; work         ;
;                |a_graycounter_v6c:wrptr_g1p|                                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p                                                                                                                                                                                                         ; work         ;
;                |alt_synch_pipe_fv7:ws_dgrp|                                                             ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp                                                                                                                                                                                                          ; work         ;
;                   |dffpipe_a09:dffpipe12|                                                               ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12                                                                                                                                                                                    ; work         ;
;                |altsyncram_2s21:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram                                                                                                                                                                                                            ; work         ;
;                |dffpipe_909:ws_brp|                                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp                                                                                                                                                                                                                  ; work         ;
;                |dffpipe_909:ws_bwp|                                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp                                                                                                                                                                                                                  ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|                                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                       ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|                                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                                       ; work         ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                      ; work         ;
;                |mux_j28:wrfull_eq_comp_msb_mux|                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                                                      ; work         ;
;    |sdram_top:uut_sdramtop|                                                                             ; 202 (1)           ; 116 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdram_top:uut_sdramtop                                                                                                                                                                                                                                                                                                               ; work         ;
;       |sdram_cmd:module_002|                                                                            ; 54 (54)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdram_top:uut_sdramtop|sdram_cmd:module_002                                                                                                                                                                                                                                                                                          ; work         ;
;       |sdram_ctrl:module_001|                                                                           ; 142 (142)         ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001                                                                                                                                                                                                                                                                                         ; work         ;
;       |sdram_wr_data:module_003|                                                                        ; 5 (5)             ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sdram_top:uut_sdramtop|sdram_wr_data:module_003                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 120 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 119 (81)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 540 (1)           ; 1103 (124)   ; 129024      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 539 (0)           ; 979 (0)      ; 129024      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 539 (88)          ; 979 (331)    ; 129024      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 129024      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_0s14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 129024      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 18 (18)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 80 (80)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 147 (2)           ; 331 (5)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                            ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 124 (0)           ; 310 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 186 (186)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 124 (0)           ; 124 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 21 (21)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                         ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 148 (10)          ; 132 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_jgi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 63 (63)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |sys_ctrl:uut_sysctrl|                                                                               ; 1 (1)             ; 5 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sys_ctrl:uut_sysctrl                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |PLL:uut_PLL_ctrl|                                                                                ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl                                                                                                                                                                                                                                                                                                ; work         ;
;          |altpll:altpll_component|                                                                      ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component                                                                                                                                                                                                                                                                        ; work         ;
;             |PLL_altpll:auto_generated|                                                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                                                              ; work         ;
;    |uart_ctrl:uut_uartctrl|                                                                             ; 43 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|uart_ctrl:uut_uartctrl                                                                                                                                                                                                                                                                                                               ; work         ;
;       |uart_speed_select:uut_ss|                                                                        ; 21 (21)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss                                                                                                                                                                                                                                                                                      ; work         ;
;       |uart_tx:uut_tx|                                                                                  ; 22 (22)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdr_test|uart_ctrl:uut_uartctrl|uart_tx:uut_tx                                                                                                                                                                                                                                                                                                ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 2048         ; 63           ; 2048         ; 63           ; 129024 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                         ; IP Include File                                                  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+------------------------------------------------------------------+
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/rdfifo.v ;
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |sdr_test|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/wrfifo.v ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |sdr_test|sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl         ; F:/FPGA/EP4CE10-Verilog-VHDL/verilog/verilog/SDRAM_Test/PLL.v    ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r                                                                                                                                                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; work_state_r.1011 ; work_state_r.1010 ; work_state_r.1001 ; work_state_r.1000 ; work_state_r.0111 ; work_state_r.0110 ; work_state_r.0101 ; work_state_r.0100 ; work_state_r.0011 ; work_state_r.0010 ; work_state_r.0001 ; work_state_r.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; work_state_r.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; work_state_r.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; work_state_r.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; work_state_r.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
; Name               ; init_state_r.10101 ; init_state_r.10100 ; init_state_r.10011 ; init_state_r.10010 ; init_state_r.10001 ; init_state_r.10000 ; init_state_r.01111 ; init_state_r.01110 ; init_state_r.01101 ; init_state_r.01100 ; init_state_r.01011 ; init_state_r.01010 ; init_state_r.01001 ; init_state_r.01000 ; init_state_r.00111 ; init_state_r.00110 ; init_state_r.00101 ; init_state_r.00100 ; init_state_r.00011 ; init_state_r.00010 ; init_state_r.00001 ; init_state_r.00000 ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
; init_state_r.00000 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ;
; init_state_r.00001 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 1                  ;
; init_state_r.00010 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 1                  ;
; init_state_r.00011 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.00100 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.00101 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.00110 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.00111 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01000 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01001 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01010 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01011 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01100 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01101 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01110 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01111 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10000 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10001 ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10010 ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10011 ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10100 ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10101 ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                                  ; Reason for Removal ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------+
; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[8..15]                                                                ; Lost fanout        ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[9] ; Lost fanout        ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[9] ; Lost fanout        ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[9] ; Lost fanout        ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[9] ; Lost fanout        ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~4                                                                    ; Lost fanout        ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~5                                                                    ; Lost fanout        ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~6                                                                    ; Lost fanout        ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~7                                                                    ; Lost fanout        ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~5                                                                    ; Lost fanout        ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~6                                                                    ; Lost fanout        ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~7                                                                    ; Lost fanout        ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~8                                                                    ; Lost fanout        ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~9                                                                    ; Lost fanout        ;
; Total Number of Removed Registers = 21                                                                                         ;                    ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1604  ;
; Number of registers using Synchronous Clear  ; 80    ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 635   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 662   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]                                                                                                                     ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]                                                                                                                     ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]                                                                                                                     ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                                                                     ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                                                                      ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                                                                      ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                                                    ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                                                    ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                                                    ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                                                                    ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                                                                    ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                                                                    ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                                                                    ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                                                                    ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                                                    ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                                                    ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]                                                                                                                   ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                                                   ; 2       ;
; sdram_top:uut_sdramtop|dqm                                                                                                                                                     ; 3       ;
; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|rs232_tx_r                                                                                                                               ; 3       ;
; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_enr2                                                                                                                                  ; 2       ;
; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_enr1                                                                                                                                  ; 3       ;
; sys_ctrl:uut_sysctrl|rst_r2                                                                                                                                                    ; 2       ;
; sys_ctrl:uut_sysctrl|rst_r1                                                                                                                                                    ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdemp_eq_comp_lsb_aeb                                                         ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdemp_eq_comp_msb_aeb                                                         ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a0                                        ; 8       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a0                                        ; 7       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a0                                        ; 7       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity4                                           ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity7                                           ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity7                                           ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdemp_eq_comp_lsb_aeb                                                         ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdemp_eq_comp_msb_aeb                                                         ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a0                                        ; 8       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity4                                           ; 4       ;
; datagene:uut_datagene|wrf_dinr[0]                                                                                                                                              ; 1       ;
; datagene:uut_datagene|wrf_dinr[4]                                                                                                                                              ; 1       ;
; datagene:uut_datagene|wrf_dinr[9]                                                                                                                                              ; 1       ;
; datagene:uut_datagene|wrf_dinr[13]                                                                                                                                             ; 1       ;
; datagene:uut_datagene|wrf_dinr[14]                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; Total number of inverted registers = 56                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |sdr_test|uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[10]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sdr_test|uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[3]                                                          ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |sdr_test|datagene:uut_datagene|addr[1]                                                                         ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; Yes        ; |sdr_test|sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                           ;
; 32:1               ; 3 bits    ; 63 LEs        ; 18 LEs               ; 45 LEs                 ; Yes        ; |sdr_test|sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                            ;
; 33:1               ; 2 bits    ; 44 LEs        ; 8 LEs                ; 36 LEs                 ; Yes        ; |sdr_test|sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                             ;
; 47:1               ; 4 bits    ; 124 LEs       ; 32 LEs               ; 92 LEs                 ; Yes        ; |sdr_test|sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                           ;
; 47:1               ; 4 bits    ; 124 LEs       ; 24 LEs               ; 100 LEs                ; Yes        ; |sdr_test|sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |sdr_test|sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sdr_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sdr_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |sdr_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |sdr_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |sdr_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |sdr_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_uq7:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_uq7:rs_dgwp|dffpipe_909:dffpipe10 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_uq7:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_uq7:rs_dgwp|dffpipe_909:dffpipe10 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                          ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                           ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------------------------------------+
; Parameter Name                ; Value                 ; Type                                               ;
+-------------------------------+-----------------------+----------------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                            ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                                            ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                            ;
; COMPENSATE_CLOCK              ; CLK2                  ; Untyped                                            ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                            ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                            ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                            ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                            ;
; LOCK_HIGH                     ; 1                     ; Untyped                                            ;
; LOCK_LOW                      ; 1                     ; Untyped                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                            ;
; SKIP_VCO                      ; OFF                   ; Untyped                                            ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                            ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                            ;
; BANDWIDTH                     ; 0                     ; Untyped                                            ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                            ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                            ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                            ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                            ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                            ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                            ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                            ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                            ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                            ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                            ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer                                     ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer                                     ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer                                     ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                            ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                            ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                            ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                            ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                            ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                            ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                            ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer                                     ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer                                     ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                                     ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                            ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                            ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                            ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                            ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                            ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                            ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                            ;
; CLK2_PHASE_SHIFT              ; -3500                 ; Untyped                                            ;
; CLK1_PHASE_SHIFT              ; -5000                 ; Untyped                                            ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                            ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                            ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                            ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                            ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                            ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                            ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                            ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                            ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                            ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                            ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                            ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                            ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                            ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                            ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer                                     ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                                     ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                            ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                            ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                            ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                            ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                            ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                            ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                            ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                            ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                            ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                            ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                            ;
; VCO_MIN                       ; 0                     ; Untyped                                            ;
; VCO_MAX                       ; 0                     ; Untyped                                            ;
; VCO_CENTER                    ; 0                     ; Untyped                                            ;
; PFD_MIN                       ; 0                     ; Untyped                                            ;
; PFD_MAX                       ; 0                     ; Untyped                                            ;
; M_INITIAL                     ; 0                     ; Untyped                                            ;
; M                             ; 0                     ; Untyped                                            ;
; N                             ; 1                     ; Untyped                                            ;
; M2                            ; 1                     ; Untyped                                            ;
; N2                            ; 1                     ; Untyped                                            ;
; SS                            ; 1                     ; Untyped                                            ;
; C0_HIGH                       ; 0                     ; Untyped                                            ;
; C1_HIGH                       ; 0                     ; Untyped                                            ;
; C2_HIGH                       ; 0                     ; Untyped                                            ;
; C3_HIGH                       ; 0                     ; Untyped                                            ;
; C4_HIGH                       ; 0                     ; Untyped                                            ;
; C5_HIGH                       ; 0                     ; Untyped                                            ;
; C6_HIGH                       ; 0                     ; Untyped                                            ;
; C7_HIGH                       ; 0                     ; Untyped                                            ;
; C8_HIGH                       ; 0                     ; Untyped                                            ;
; C9_HIGH                       ; 0                     ; Untyped                                            ;
; C0_LOW                        ; 0                     ; Untyped                                            ;
; C1_LOW                        ; 0                     ; Untyped                                            ;
; C2_LOW                        ; 0                     ; Untyped                                            ;
; C3_LOW                        ; 0                     ; Untyped                                            ;
; C4_LOW                        ; 0                     ; Untyped                                            ;
; C5_LOW                        ; 0                     ; Untyped                                            ;
; C6_LOW                        ; 0                     ; Untyped                                            ;
; C7_LOW                        ; 0                     ; Untyped                                            ;
; C8_LOW                        ; 0                     ; Untyped                                            ;
; C9_LOW                        ; 0                     ; Untyped                                            ;
; C0_INITIAL                    ; 0                     ; Untyped                                            ;
; C1_INITIAL                    ; 0                     ; Untyped                                            ;
; C2_INITIAL                    ; 0                     ; Untyped                                            ;
; C3_INITIAL                    ; 0                     ; Untyped                                            ;
; C4_INITIAL                    ; 0                     ; Untyped                                            ;
; C5_INITIAL                    ; 0                     ; Untyped                                            ;
; C6_INITIAL                    ; 0                     ; Untyped                                            ;
; C7_INITIAL                    ; 0                     ; Untyped                                            ;
; C8_INITIAL                    ; 0                     ; Untyped                                            ;
; C9_INITIAL                    ; 0                     ; Untyped                                            ;
; C0_MODE                       ; BYPASS                ; Untyped                                            ;
; C1_MODE                       ; BYPASS                ; Untyped                                            ;
; C2_MODE                       ; BYPASS                ; Untyped                                            ;
; C3_MODE                       ; BYPASS                ; Untyped                                            ;
; C4_MODE                       ; BYPASS                ; Untyped                                            ;
; C5_MODE                       ; BYPASS                ; Untyped                                            ;
; C6_MODE                       ; BYPASS                ; Untyped                                            ;
; C7_MODE                       ; BYPASS                ; Untyped                                            ;
; C8_MODE                       ; BYPASS                ; Untyped                                            ;
; C9_MODE                       ; BYPASS                ; Untyped                                            ;
; C0_PH                         ; 0                     ; Untyped                                            ;
; C1_PH                         ; 0                     ; Untyped                                            ;
; C2_PH                         ; 0                     ; Untyped                                            ;
; C3_PH                         ; 0                     ; Untyped                                            ;
; C4_PH                         ; 0                     ; Untyped                                            ;
; C5_PH                         ; 0                     ; Untyped                                            ;
; C6_PH                         ; 0                     ; Untyped                                            ;
; C7_PH                         ; 0                     ; Untyped                                            ;
; C8_PH                         ; 0                     ; Untyped                                            ;
; C9_PH                         ; 0                     ; Untyped                                            ;
; L0_HIGH                       ; 1                     ; Untyped                                            ;
; L1_HIGH                       ; 1                     ; Untyped                                            ;
; G0_HIGH                       ; 1                     ; Untyped                                            ;
; G1_HIGH                       ; 1                     ; Untyped                                            ;
; G2_HIGH                       ; 1                     ; Untyped                                            ;
; G3_HIGH                       ; 1                     ; Untyped                                            ;
; E0_HIGH                       ; 1                     ; Untyped                                            ;
; E1_HIGH                       ; 1                     ; Untyped                                            ;
; E2_HIGH                       ; 1                     ; Untyped                                            ;
; E3_HIGH                       ; 1                     ; Untyped                                            ;
; L0_LOW                        ; 1                     ; Untyped                                            ;
; L1_LOW                        ; 1                     ; Untyped                                            ;
; G0_LOW                        ; 1                     ; Untyped                                            ;
; G1_LOW                        ; 1                     ; Untyped                                            ;
; G2_LOW                        ; 1                     ; Untyped                                            ;
; G3_LOW                        ; 1                     ; Untyped                                            ;
; E0_LOW                        ; 1                     ; Untyped                                            ;
; E1_LOW                        ; 1                     ; Untyped                                            ;
; E2_LOW                        ; 1                     ; Untyped                                            ;
; E3_LOW                        ; 1                     ; Untyped                                            ;
; L0_INITIAL                    ; 1                     ; Untyped                                            ;
; L1_INITIAL                    ; 1                     ; Untyped                                            ;
; G0_INITIAL                    ; 1                     ; Untyped                                            ;
; G1_INITIAL                    ; 1                     ; Untyped                                            ;
; G2_INITIAL                    ; 1                     ; Untyped                                            ;
; G3_INITIAL                    ; 1                     ; Untyped                                            ;
; E0_INITIAL                    ; 1                     ; Untyped                                            ;
; E1_INITIAL                    ; 1                     ; Untyped                                            ;
; E2_INITIAL                    ; 1                     ; Untyped                                            ;
; E3_INITIAL                    ; 1                     ; Untyped                                            ;
; L0_MODE                       ; BYPASS                ; Untyped                                            ;
; L1_MODE                       ; BYPASS                ; Untyped                                            ;
; G0_MODE                       ; BYPASS                ; Untyped                                            ;
; G1_MODE                       ; BYPASS                ; Untyped                                            ;
; G2_MODE                       ; BYPASS                ; Untyped                                            ;
; G3_MODE                       ; BYPASS                ; Untyped                                            ;
; E0_MODE                       ; BYPASS                ; Untyped                                            ;
; E1_MODE                       ; BYPASS                ; Untyped                                            ;
; E2_MODE                       ; BYPASS                ; Untyped                                            ;
; E3_MODE                       ; BYPASS                ; Untyped                                            ;
; L0_PH                         ; 0                     ; Untyped                                            ;
; L1_PH                         ; 0                     ; Untyped                                            ;
; G0_PH                         ; 0                     ; Untyped                                            ;
; G1_PH                         ; 0                     ; Untyped                                            ;
; G2_PH                         ; 0                     ; Untyped                                            ;
; G3_PH                         ; 0                     ; Untyped                                            ;
; E0_PH                         ; 0                     ; Untyped                                            ;
; E1_PH                         ; 0                     ; Untyped                                            ;
; E2_PH                         ; 0                     ; Untyped                                            ;
; E3_PH                         ; 0                     ; Untyped                                            ;
; M_PH                          ; 0                     ; Untyped                                            ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                            ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                            ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                            ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                            ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                            ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                            ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                            ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                            ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                            ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                            ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                            ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                            ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                            ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                            ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                            ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                            ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                            ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                            ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                            ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                            ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                            ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                            ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                            ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                            ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                            ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                            ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                            ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                            ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                            ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                            ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                            ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                            ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                            ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                            ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                            ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                            ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                            ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                            ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                            ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                            ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                            ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                            ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                            ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                            ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                                            ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                                            ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                            ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                            ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                            ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                            ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                            ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                            ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                            ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                            ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                            ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                            ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                            ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                                            ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                            ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                            ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                            ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                            ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                            ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                            ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                            ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                            ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                            ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                            ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                            ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                            ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                            ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                            ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                            ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                            ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                            ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                            ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                                     ;
+-------------------------------+-----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:uut_sdramtop|sdram_ctrl:module_001 ;
+----------------+-----------+--------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                         ;
+----------------+-----------+--------------------------------------------------------------+
; TRP_CLK        ; 000000100 ; Unsigned Binary                                              ;
; TRFC_CLK       ; 000000110 ; Unsigned Binary                                              ;
; TMRD_CLK       ; 000000110 ; Unsigned Binary                                              ;
; TRCD_CLK       ; 000000010 ; Unsigned Binary                                              ;
; TCL_CLK        ; 000000010 ; Unsigned Binary                                              ;
; TREAD_CLK      ; 000001000 ; Unsigned Binary                                              ;
; TWRITE_CLK     ; 000001000 ; Unsigned Binary                                              ;
; TDAL_CLK       ; 000000011 ; Unsigned Binary                                              ;
+----------------+-----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                   ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; TRUE         ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_sel1  ; Untyped                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                   ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; TRUE         ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_sel1  ; Untyped                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datagene:uut_datagene ;
+----------------+---------------------+-----------------------------+
; Parameter Name ; Value               ; Type                        ;
+----------------+---------------------+-----------------------------+
; addr_end       ; 0000000000000000011 ; Unsigned Binary             ;
+----------------+---------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: array:array ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; width          ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                         ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                            ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 62                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_bits                                ; 62                                                                                                                                                                                                                   ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                   ; Signed Integer ;
; sld_node_crc_hiword                             ; 29406                                                                                                                                                                                                                ; Untyped        ;
; sld_node_crc_loword                             ; 2230                                                                                                                                                                                                                 ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                    ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; M9K                                                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 212                                                                                                                                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 00010010010010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000111011111111 ; Untyped        ;
; sld_power_up_trigger                            ; 1                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_mode                      ; PORT                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 1                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                    ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                  ;
+-------------------------------+---------------------------------------------------------------+
; Name                          ; Value                                                         ;
+-------------------------------+---------------------------------------------------------------+
; Number of entity instances    ; 1                                                             ;
; Entity Instance               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                        ;
;     -- PLL_TYPE               ; AUTO                                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                                             ;
+-------------------------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                       ;
+----------------------------+-----------------------------------------------------------------------+
; Name                       ; Value                                                                 ;
+----------------------------+-----------------------------------------------------------------------+
; Number of entity instances ; 2                                                                     ;
; Entity Instance            ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
+----------------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdfifo_ctrl:uut_sdffifoctrl"                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; rdf_dout[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 62                  ; 62               ; 2048         ; 1        ; input port             ; sequential           ; 1                  ; 0                           ; no              ; no               ; yes                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:01     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                     ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                        ; Details                                                                                                                                                        ;
+--------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; auto_stp_external_storage_qualifier                                      ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rdf_use[0]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~0  ; N/A                                                                                                                                                            ;
; rdf_use[0]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~0  ; N/A                                                                                                                                                            ;
; rdf_use[1]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~2  ; N/A                                                                                                                                                            ;
; rdf_use[1]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~2  ; N/A                                                                                                                                                            ;
; rdf_use[2]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~4  ; N/A                                                                                                                                                            ;
; rdf_use[2]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~4  ; N/A                                                                                                                                                            ;
; rdf_use[3]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~6  ; N/A                                                                                                                                                            ;
; rdf_use[3]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~6  ; N/A                                                                                                                                                            ;
; rdf_use[4]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~8  ; N/A                                                                                                                                                            ;
; rdf_use[4]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~8  ; N/A                                                                                                                                                            ;
; rdf_use[5]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~10 ; N/A                                                                                                                                                            ;
; rdf_use[5]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~10 ; N/A                                                                                                                                                            ;
; rdf_use[6]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~12 ; N/A                                                                                                                                                            ;
; rdf_use[6]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~12 ; N/A                                                                                                                                                            ;
; rdf_use[7]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~14 ; N/A                                                                                                                                                            ;
; rdf_use[7]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~14 ; N/A                                                                                                                                                            ;
; rdf_use[8]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~16 ; N/A                                                                                                                                                            ;
; rdf_use[8]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~16 ; N/A                                                                                                                                                            ;
; sdfifo_ctrl:uut_sdffifoctrl|sdram_rd_req                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|sdram_rd_req~1                                                               ; N/A                                                                                                                                                            ;
; sdfifo_ctrl:uut_sdffifoctrl|sdram_rd_req                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|sdram_rd_req~1                                                               ; N/A                                                                                                                                                            ;
; sdfifo_ctrl:uut_sdffifoctrl|wrf_wrreq                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datagene:uut_datagene|wrf_wrreqr                                                                         ; N/A                                                                                                                                                            ;
; sdfifo_ctrl:uut_sdffifoctrl|wrf_wrreq                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; datagene:uut_datagene|wrf_wrreqr                                                                         ; N/A                                                                                                                                                            ;
; sdram_addr[0]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]~_wirecell                                    ; N/A                                                                                                                                                            ;
; sdram_addr[0]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]~_wirecell                                    ; N/A                                                                                                                                                            ;
; sdram_addr[10]                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]~_wirecell                                   ; N/A                                                                                                                                                            ;
; sdram_addr[10]                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]~_wirecell                                   ; N/A                                                                                                                                                            ;
; sdram_addr[11]                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]~_wirecell                                   ; N/A                                                                                                                                                            ;
; sdram_addr[11]                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]~_wirecell                                   ; N/A                                                                                                                                                            ;
; sdram_addr[1]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]~_wirecell                                    ; N/A                                                                                                                                                            ;
; sdram_addr[1]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]~_wirecell                                    ; N/A                                                                                                                                                            ;
; sdram_addr[2]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]~_wirecell                                    ; N/A                                                                                                                                                            ;
; sdram_addr[2]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]~_wirecell                                    ; N/A                                                                                                                                                            ;
; sdram_addr[3]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]~_wirecell                                    ; N/A                                                                                                                                                            ;
; sdram_addr[3]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]~_wirecell                                    ; N/A                                                                                                                                                            ;
; sdram_addr[4]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]~_wirecell                                    ; N/A                                                                                                                                                            ;
; sdram_addr[4]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]~_wirecell                                    ; N/A                                                                                                                                                            ;
; sdram_addr[5]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]~_wirecell                                    ; N/A                                                                                                                                                            ;
; sdram_addr[5]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]~_wirecell                                    ; N/A                                                                                                                                                            ;
; sdram_addr[6]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]~_wirecell                                    ; N/A                                                                                                                                                            ;
; sdram_addr[6]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]~_wirecell                                    ; N/A                                                                                                                                                            ;
; sdram_addr[7]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]~_wirecell                                    ; N/A                                                                                                                                                            ;
; sdram_addr[7]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]~_wirecell                                    ; N/A                                                                                                                                                            ;
; sdram_addr[8]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]~_wirecell                                    ; N/A                                                                                                                                                            ;
; sdram_addr[8]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]~_wirecell                                    ; N/A                                                                                                                                                            ;
; sdram_addr[9]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]~_wirecell                                    ; N/A                                                                                                                                                            ;
; sdram_addr[9]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]~_wirecell                                    ; N/A                                                                                                                                                            ;
; sdram_ba[0]                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]~_wirecell                                      ; N/A                                                                                                                                                            ;
; sdram_ba[0]                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]~_wirecell                                      ; N/A                                                                                                                                                            ;
; sdram_ba[1]                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]~_wirecell                                      ; N/A                                                                                                                                                            ;
; sdram_ba[1]                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]~_wirecell                                      ; N/A                                                                                                                                                            ;
; sdram_cas_n                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]~_wirecell                                     ; N/A                                                                                                                                                            ;
; sdram_cas_n                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]~_wirecell                                     ; N/A                                                                                                                                                            ;
; sdram_cke                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]                                               ; N/A                                                                                                                                                            ;
; sdram_cke                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]                                               ; N/A                                                                                                                                                            ;
; sdram_clk                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ; N/A                                                                                                                                                            ;
; sdram_clk                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ; N/A                                                                                                                                                            ;
; sdram_cs_n                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]~_wirecell                                     ; N/A                                                                                                                                                            ;
; sdram_cs_n                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]~_wirecell                                     ; N/A                                                                                                                                                            ;
; sdram_data[0]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_data[0]                                                                                            ; N/A                                                                                                                                                            ;
; sdram_data[0]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_data[0]                                                                                            ; N/A                                                                                                                                                            ;
; sdram_data[1]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_data[1]                                                                                            ; N/A                                                                                                                                                            ;
; sdram_data[1]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_data[1]                                                                                            ; N/A                                                                                                                                                            ;
; sdram_data[2]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_data[2]                                                                                            ; N/A                                                                                                                                                            ;
; sdram_data[2]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_data[2]                                                                                            ; N/A                                                                                                                                                            ;
; sdram_data[3]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_data[3]                                                                                            ; N/A                                                                                                                                                            ;
; sdram_data[3]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_data[3]                                                                                            ; N/A                                                                                                                                                            ;
; sdram_data[4]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_data[4]                                                                                            ; N/A                                                                                                                                                            ;
; sdram_data[4]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_data[4]                                                                                            ; N/A                                                                                                                                                            ;
; sdram_data[5]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_data[5]                                                                                            ; N/A                                                                                                                                                            ;
; sdram_data[5]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_data[5]                                                                                            ; N/A                                                                                                                                                            ;
; sdram_data[6]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_data[6]                                                                                            ; N/A                                                                                                                                                            ;
; sdram_data[6]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_data[6]                                                                                            ; N/A                                                                                                                                                            ;
; sdram_data[7]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_data[7]                                                                                            ; N/A                                                                                                                                                            ;
; sdram_data[7]                                                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_data[7]                                                                                            ; N/A                                                                                                                                                            ;
; sdram_ldqm                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|dqm~_wirecell                                                                     ; N/A                                                                                                                                                            ;
; sdram_ldqm                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|dqm~_wirecell                                                                     ; N/A                                                                                                                                                            ;
; sdram_ras_n                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]~_wirecell                                     ; N/A                                                                                                                                                            ;
; sdram_ras_n                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]~_wirecell                                     ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state[0]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr27                                                    ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state[0]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr27                                                    ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state[1]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr26~_wirecell                                          ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state[1]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr26~_wirecell                                          ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state[2]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr25~0_wirecell                                         ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state[2]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr25~0_wirecell                                         ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state[3]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr24~0                                                  ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state[3]               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|WideOr24~0                                                  ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sdram_rd_ack                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_rd_ack                                                ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sdram_rd_ack                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_rd_ack                                                ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sys_data_out[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                              ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sys_data_out[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                              ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sys_data_out[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[1]                                              ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sys_data_out[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[1]                                              ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sys_data_out[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[2]                                              ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sys_data_out[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[2]                                              ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sys_data_out[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[3]                                              ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sys_data_out[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[3]                                              ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sys_data_out[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                              ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sys_data_out[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                              ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sys_data_out[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[5]                                              ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sys_data_out[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[5]                                              ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sys_data_out[6]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                              ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sys_data_out[6]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                              ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sys_data_out[7]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                              ; N/A                                                                                                                                                            ;
; sdram_top:uut_sdramtop|sys_data_out[7]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                              ; N/A                                                                                                                                                            ;
; sdram_udqm                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|dqm~_wirecell                                                                     ; N/A                                                                                                                                                            ;
; sdram_udqm                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|dqm~_wirecell                                                                     ; N/A                                                                                                                                                            ;
; sdram_we_n                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]~_wirecell                                     ; N/A                                                                                                                                                            ;
; sdram_we_n                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]~_wirecell                                     ; N/A                                                                                                                                                            ;
; tx_start                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|tx_start                                                                     ; N/A                                                                                                                                                            ;
; tx_start                                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|tx_start                                                                     ; N/A                                                                                                                                                            ;
; uart_ctrl:uut_uartctrl|fifo232_rdreq                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|fifo232_rdreq~0                                                    ; N/A                                                                                                                                                            ;
; uart_ctrl:uut_uartctrl|fifo232_rdreq                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|fifo232_rdreq~0                                                    ; N/A                                                                                                                                                            ;
; uart_ctrl:uut_uartctrl|rs232_tx                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|rs232_tx_r~_wirecell                                               ; N/A                                                                                                                                                            ;
; uart_ctrl:uut_uartctrl|rs232_tx                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|rs232_tx_r~_wirecell                                               ; N/A                                                                                                                                                            ;
; wrf_use[0]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~0  ; N/A                                                                                                                                                            ;
; wrf_use[0]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~0  ; N/A                                                                                                                                                            ;
; wrf_use[1]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~2  ; N/A                                                                                                                                                            ;
; wrf_use[1]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~2  ; N/A                                                                                                                                                            ;
; wrf_use[2]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~4  ; N/A                                                                                                                                                            ;
; wrf_use[2]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~4  ; N/A                                                                                                                                                            ;
; wrf_use[3]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~6  ; N/A                                                                                                                                                            ;
; wrf_use[3]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~6  ; N/A                                                                                                                                                            ;
; wrf_use[4]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~8  ; N/A                                                                                                                                                            ;
; wrf_use[4]                                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|op_1~8  ; N/A                                                                                                                                                            ;
; sys_ctrl:uut_sysctrl|clk_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk0 ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND                                                                                                      ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
+--------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Aug 24 20:03:40 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdr_test -c sdr_test
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file lc3b_types.sv
    Info (12022): Found design unit 1: lc3b_types (SystemVerilog)
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 0 design units, including 0 entities, in source file sdr_para.v
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file uart_speed_select.v
    Info (12023): Found entity 1: uart_speed_select
Info (12021): Found 1 design units, including 1 entities, in source file uart_ctrl.v
    Info (12023): Found entity 1: uart_ctrl
Warning (10275): Verilog HDL Module Instantiation warning at sdr_test.v(136): ignored dangling comma in List of Port Connections
Warning (10238): Verilog Module Declaration warning at sdr_test.v(22): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "sdr_test"
Info (12021): Found 1 design units, including 1 entities, in source file sdr_test.v
    Info (12023): Found entity 1: sdr_test
Info (12021): Found 1 design units, including 1 entities, in source file sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd
Info (12021): Found 1 design units, including 1 entities, in source file sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 1 design units, including 1 entities, in source file sdram_wr_data.v
    Info (12023): Found entity 1: sdram_wr_data
Info (12021): Found 1 design units, including 1 entities, in source file sys_ctrl.v
    Info (12023): Found entity 1: sys_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file pll_ctrl.v
    Info (12023): Found entity 1: PLL_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file wrfifo.v
    Info (12023): Found entity 1: wrfifo
Info (12021): Found 1 design units, including 1 entities, in source file sdfifo_ctrl.v
    Info (12023): Found entity 1: sdfifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file rdfifo.v
    Info (12023): Found entity 1: rdfifo
Info (12021): Found 1 design units, including 1 entities, in source file datagene.v
    Info (12023): Found entity 1: datagene
Info (12021): Found 1 design units, including 1 entities, in source file clk_ctrl.v
    Info (12023): Found entity 1: clk_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file array.sv
    Info (12023): Found entity 1: array
Info (12127): Elaborating entity "sdr_test" for the top level hierarchy
Info (12128): Elaborating entity "sys_ctrl" for hierarchy "sys_ctrl:uut_sysctrl"
Info (12128): Elaborating entity "PLL" for hierarchy "sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl"
Info (12128): Elaborating entity "altpll" for hierarchy "sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component"
Info (12133): Instantiated megafunction "sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "-5000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "-3500"
    Info (12134): Parameter "compensate_clock" = "CLK2"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated"
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:uut_sdramtop"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:uut_sdramtop|sdram_ctrl:module_001"
Info (10264): Verilog HDL Case Statement information at sdram_ctrl.v(351): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "sdram_top:uut_sdramtop|sdram_cmd:module_002"
Info (12128): Elaborating entity "sdram_wr_data" for hierarchy "sdram_top:uut_sdramtop|sdram_wr_data:module_003"
Info (12128): Elaborating entity "sdfifo_ctrl" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl"
Warning (10036): Verilog HDL or VHDL warning at sdfifo_ctrl.v(72): object "__wire_read_stop" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at sdfifo_ctrl.v(79): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "TRUE"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_sel1.tdf
    Info (12023): Found entity 1: dcfifo_sel1
Info (12128): Elaborating entity "dcfifo_sel1" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3p6.tdf
    Info (12023): Found entity 1: a_graycounter_3p6
Info (12128): Elaborating entity "a_graycounter_3p6" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_v6c.tdf
    Info (12023): Found entity 1: a_graycounter_v6c
Info (12128): Elaborating entity "a_graycounter_v6c" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2s21.tdf
    Info (12023): Found entity 1: altsyncram_2s21
Info (12128): Elaborating entity "altsyncram_2s21" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_uq7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_uq7
Info (12128): Elaborating entity "alt_synch_pipe_uq7" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_uq7:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_909.tdf
    Info (12023): Found entity 1: dffpipe_909
Info (12128): Elaborating entity "dffpipe_909" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_uq7:rs_dgwp|dffpipe_909:dffpipe10"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fv7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fv7
Info (12128): Elaborating entity "alt_synch_pipe_fv7" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_a09.tdf
    Info (12023): Found entity 1: dffpipe_a09
Info (12128): Elaborating entity "dffpipe_a09" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo"
Info (12128): Elaborating entity "datagene" for hierarchy "datagene:uut_datagene"
Warning (10230): Verilog HDL assignment warning at datagene.v(133): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "uart_ctrl" for hierarchy "uart_ctrl:uut_uartctrl"
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_ctrl:uut_uartctrl|uart_tx:uut_tx"
Info (12128): Elaborating entity "uart_speed_select" for hierarchy "uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss"
Info (12128): Elaborating entity "array" for hierarchy "array:array"
Warning (10030): Net "data.data_a" at array.sv(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "data.waddr_a" at array.sv(11) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "data.we_a" at array.sv(11) has no driver or initial value, using a default initial value '0'
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0s14.tdf
    Info (12023): Found entity 1: altsyncram_0s14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[15]"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "array:array|data" is uninferred due to inappropriate RAM size
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_addr[12]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 21 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 124 of its 126 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2344 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 45 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 2189 logic cells
    Info (21064): Implemented 87 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 614 megabytes
    Info: Processing ended: Thu Aug 24 20:03:48 2017
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


