

================================================================
== Vivado HLS Report for 'p_sc_stream_resize_down_fast_v2_inst_db_thread'
================================================================
* Date:           Fri Jan 10 01:47:49 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CNNAccel
* Solution:       default
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.297|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          1|          1|  inf |    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     18|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    144|    -|
|Register         |        -|      -|     442|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     442|    162|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_104            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_177            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_84             |    and   |      0|  0|   2|           1|           1|
    |grp_nbwrite_fu_108_p7       |    and   |      0|  0|   2|           1|           1|
    |p_emptyn_nbread_fu_98_p4_0  |    and   |      0|  0|   2|           1|           1|
    |tmp_out_tlast_V_fu_275_p2   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_130            |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln1277_fu_269_p2        |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  18|           9|          11|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_phi_mux_p_0263_0_phi_fu_128_p4  |   9|          2|    1|          2|
    |ap_phi_mux_p_0263_8_phi_fu_156_p8  |  21|          4|    1|          4|
    |ap_phi_reg_pp0_iter1_t_V_reg_136   |  21|          4|    1|          4|
    |dout_0_din                         |  15|          3|  384|       1152|
    |dout_1_din                         |  15|          3|    1|          3|
    |dout_2_din                         |  15|          3|   48|        144|
    |p_0263_0_reg_124                   |   9|          2|    1|          2|
    |p_Val2_s_fu_82                     |   9|          2|    2|          4|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 144|         29|  441|       1321|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_t_V_reg_136  |    1|   0|    1|          0|
    |p_0263_0_reg_124                  |    1|   0|    1|          0|
    |p_Val2_s_fu_82                    |    2|   0|    2|          0|
    |tmpV_tlast_V_fu_90                |    1|   0|    1|          0|
    |tmp_out_data_V_fu_86              |  384|   0|  384|          0|
    |tmp_out_tkeep_V_fu_94             |   48|   0|   48|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  442|   0|  442|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+---------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | _sc_stream_resize_down_fast_v2_inst_db<128, 3, 3>::thread | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | _sc_stream_resize_down_fast_v2_inst_db<128, 3, 3>::thread | return value |
|din_0_dout     |  in |  384|   ap_fifo  |                           din_0                           |    pointer   |
|din_0_empty_n  |  in |    1|   ap_fifo  |                           din_0                           |    pointer   |
|din_0_read     | out |    1|   ap_fifo  |                           din_0                           |    pointer   |
|din_1_dout     |  in |    1|   ap_fifo  |                           din_1                           |    pointer   |
|din_1_empty_n  |  in |    1|   ap_fifo  |                           din_1                           |    pointer   |
|din_1_read     | out |    1|   ap_fifo  |                           din_1                           |    pointer   |
|din_2_dout     |  in |   48|   ap_fifo  |                           din_2                           |    pointer   |
|din_2_empty_n  |  in |    1|   ap_fifo  |                           din_2                           |    pointer   |
|din_2_read     | out |    1|   ap_fifo  |                           din_2                           |    pointer   |
|dout_0_din     | out |  384|   ap_fifo  |                           dout_0                          |    pointer   |
|dout_0_full_n  |  in |    1|   ap_fifo  |                           dout_0                          |    pointer   |
|dout_0_write   | out |    1|   ap_fifo  |                           dout_0                          |    pointer   |
|dout_1_din     | out |    1|   ap_fifo  |                           dout_1                          |    pointer   |
|dout_1_full_n  |  in |    1|   ap_fifo  |                           dout_1                          |    pointer   |
|dout_1_write   | out |    1|   ap_fifo  |                           dout_1                          |    pointer   |
|dout_2_din     | out |   48|   ap_fifo  |                           dout_2                          |    pointer   |
|dout_2_full_n  |  in |    1|   ap_fifo  |                           dout_2                          |    pointer   |
|dout_2_write   | out |    1|   ap_fifo  |                           dout_2                          |    pointer   |
+---------------+-----+-----+------------+-----------------------------------------------------------+--------------+

