// Seed: 2943249289
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input id_5,
    output id_6,
    output id_7,
    output id_8
);
  always @(1 or id_4) begin
    id_8 <= id_0;
  end
endmodule
