
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack max 653.97

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: l_o_r[36]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 ^ input external delay
     1    1.40    0.00    0.00  200.00 ^ rst (in)
                                         rst (net)
                  0.17    0.05  200.05 ^ input73/A (BUFx6f_ASAP7_75t_R)
     4    4.75    8.57   10.50  210.55 ^ input73/Y (BUFx6f_ASAP7_75t_R)
                                         net73 (net)
                  8.73    0.65  211.20 ^ _714_/B (AOI21x1_ASAP7_75t_R)
     1    0.67    5.88    5.85  217.05 v _714_/Y (AOI21x1_ASAP7_75t_R)
                                         _138_ (net)
                  5.88    0.01  217.06 v l_o_r[36]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                217.06   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ l_o_r[36]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.66    8.66   library hold time
                                  8.66   data required time
-----------------------------------------------------------------------------
                                  8.66   data required time
                               -217.06   data arrival time
-----------------------------------------------------------------------------
                                208.40   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: r_i[33] (input port clocked by core_clock)
Endpoint: u0_o_r[23]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 ^ input external delay
     1    1.09    0.00    0.00  200.00 ^ r_i[33] (in)
                                         r_i[33] (net)
                  0.14    0.05  200.05 ^ input63/A (BUFx3_ASAP7_75t_R)
     3    2.87    9.12   11.68  211.72 ^ input63/Y (BUFx3_ASAP7_75t_R)
                                         net63 (net)
                  9.16    0.31  212.03 ^ _707_/B (OR2x6_ASAP7_75t_R)
     3    3.02    8.69   18.48  230.51 ^ _707_/Y (OR2x6_ASAP7_75t_R)
                                         _292_ (net)
                  8.71    0.21  230.71 ^ _860_/C (AND4x1_ASAP7_75t_R)
     1    1.39   16.49   28.49  259.21 ^ _860_/Y (AND4x1_ASAP7_75t_R)
                                         _401_ (net)
                 16.49    0.01  259.22 ^ _861_/A (BUFx6f_ASAP7_75t_R)
     9   10.40   14.40   18.29  277.51 ^ _861_/Y (BUFx6f_ASAP7_75t_R)
                                         _402_ (net)
                 14.42    0.23  277.73 ^ _864_/A (NOR2x2_ASAP7_75t_R)
     8    9.03   30.77   20.58  298.31 v _864_/Y (NOR2x2_ASAP7_75t_R)
                                         _405_ (net)
                 30.77    0.12  298.43 v _900_/A (BUFx6f_ASAP7_75t_R)
    10    7.85   11.11   21.38  319.81 v _900_/Y (BUFx6f_ASAP7_75t_R)
                                         _431_ (net)
                 11.20    0.54  320.35 v _921_/A1 (AO21x1_ASAP7_75t_R)
     1    0.92    8.07   16.67  337.02 v _921_/Y (AO21x1_ASAP7_75t_R)
                                         _197_ (net)
                  8.07    0.04  337.06 v u0_o_r[23]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                337.06   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ u0_o_r[23]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                         -8.96  991.04   library setup time
                                991.04   data required time
-----------------------------------------------------------------------------
                                991.04   data required time
                               -337.06   data arrival time
-----------------------------------------------------------------------------
                                653.97   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: r_i[33] (input port clocked by core_clock)
Endpoint: u0_o_r[23]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 ^ input external delay
     1    1.09    0.00    0.00  200.00 ^ r_i[33] (in)
                                         r_i[33] (net)
                  0.14    0.05  200.05 ^ input63/A (BUFx3_ASAP7_75t_R)
     3    2.87    9.12   11.68  211.72 ^ input63/Y (BUFx3_ASAP7_75t_R)
                                         net63 (net)
                  9.16    0.31  212.03 ^ _707_/B (OR2x6_ASAP7_75t_R)
     3    3.02    8.69   18.48  230.51 ^ _707_/Y (OR2x6_ASAP7_75t_R)
                                         _292_ (net)
                  8.71    0.21  230.71 ^ _860_/C (AND4x1_ASAP7_75t_R)
     1    1.39   16.49   28.49  259.21 ^ _860_/Y (AND4x1_ASAP7_75t_R)
                                         _401_ (net)
                 16.49    0.01  259.22 ^ _861_/A (BUFx6f_ASAP7_75t_R)
     9   10.40   14.40   18.29  277.51 ^ _861_/Y (BUFx6f_ASAP7_75t_R)
                                         _402_ (net)
                 14.42    0.23  277.73 ^ _864_/A (NOR2x2_ASAP7_75t_R)
     8    9.03   30.77   20.58  298.31 v _864_/Y (NOR2x2_ASAP7_75t_R)
                                         _405_ (net)
                 30.77    0.12  298.43 v _900_/A (BUFx6f_ASAP7_75t_R)
    10    7.85   11.11   21.38  319.81 v _900_/Y (BUFx6f_ASAP7_75t_R)
                                         _431_ (net)
                 11.20    0.54  320.35 v _921_/A1 (AO21x1_ASAP7_75t_R)
     1    0.92    8.07   16.67  337.02 v _921_/Y (AO21x1_ASAP7_75t_R)
                                         _197_ (net)
                  8.07    0.04  337.06 v u0_o_r[23]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                337.06   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ u0_o_r[23]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                         -8.96  991.04   library setup time
                                991.04   data required time
-----------------------------------------------------------------------------
                                991.04   data required time
                               -337.06   data arrival time
-----------------------------------------------------------------------------
                                653.97   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
282.7742614746094

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8837

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
22.297996520996094

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9678

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
337.0628

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
653.9739

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
194.021381

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.81e-04   3.20e-06   1.74e-08   1.84e-04  68.2%
Combinational          5.45e-05   3.14e-05   5.53e-08   8.59e-05  31.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.36e-04   3.46e-05   7.28e-08   2.70e-04 100.0%
                          87.2%      12.8%       0.0%
