# [doc = "Register `INT_EVENT2_MIS` reader"] pub type R = crate :: R < INT_EVENT2_MIS_SPEC > ; # [doc = "Field `INT_EVENT2_MIS_TX` reader - Masked Transmit FIFO event"] pub type INT_EVENT2_MIS_TX_R = crate :: BitReader < INT_EVENT2_MIS_TX_A > ; # [doc = "Masked Transmit FIFO event\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT2_MIS_TX_A { # [doc = "0: CLR"] INT_EVENT2_MIS_TX_CLR = 0 , # [doc = "1: SET"] INT_EVENT2_MIS_TX_SET = 1 , } impl From < INT_EVENT2_MIS_TX_A > for bool { # [inline (always)] fn from (variant : INT_EVENT2_MIS_TX_A) -> Self { variant as u8 != 0 } } impl INT_EVENT2_MIS_TX_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT2_MIS_TX_A { match self . bits { false => INT_EVENT2_MIS_TX_A :: INT_EVENT2_MIS_TX_CLR , true => INT_EVENT2_MIS_TX_A :: INT_EVENT2_MIS_TX_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event2_mis_tx_clr (& self) -> bool { * self == INT_EVENT2_MIS_TX_A :: INT_EVENT2_MIS_TX_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event2_mis_tx_set (& self) -> bool { * self == INT_EVENT2_MIS_TX_A :: INT_EVENT2_MIS_TX_SET } } impl R { # [doc = "Bit 4 - Masked Transmit FIFO event"] # [inline (always)] pub fn int_event2_mis_tx (& self) -> INT_EVENT2_MIS_TX_R { INT_EVENT2_MIS_TX_R :: new (((self . bits >> 4) & 1) != 0) } } # [doc = "Masked interrupt status\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`int_event2_mis::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct INT_EVENT2_MIS_SPEC ; impl crate :: RegisterSpec for INT_EVENT2_MIS_SPEC { type Ux = u32 ; } # [doc = "`read()` method returns [`int_event2_mis::R`](R) reader structure"] impl crate :: Readable for INT_EVENT2_MIS_SPEC { } # [doc = "`reset()` method sets INT_EVENT2_MIS to value 0"] impl crate :: Resettable for INT_EVENT2_MIS_SPEC { const RESET_VALUE : Self :: Ux = 0 ; }