

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Fri Jan 10 02:21:33 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CNNAccel
* Solution:       default
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.555|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+--------------------------------+-----+-----+-----+-----+---------+
        |                                             |                                |  Latency  |  Interval | Pipeline|
        |                   Instance                  |             Module             | min | max | min | max |   Type  |
        +---------------------------------------------+--------------------------------+-----+-----+-----+-----+---------+
        |grp_sc_status_module_fu_2790                 |sc_status_module                |    1|    1|    1|    1|   none  |
        |grp_sc_status_reg_fu_2814                    |sc_status_reg                   |    1|    1|    1|    1|   none  |
        |grp_sc_status_reg_fu_2844                    |sc_status_reg                   |    1|    1|    1|    1|   none  |
        |grp_sc_status_reg_fu_2874                    |sc_status_reg                   |    1|    1|    1|    1|   none  |
        |grp_sc_status_reg_fu_2904                    |sc_status_reg                   |    1|    1|    1|    1|   none  |
        |grp_sc_status_reg_fu_2934                    |sc_status_reg                   |    1|    1|    1|    1|   none  |
        |grp_sc_status_reg_fu_2964                    |sc_status_reg                   |    1|    1|    1|    1|   none  |
        |grp_sc_status_reg_fu_2994                    |sc_status_reg                   |    1|    1|    1|    1|   none  |
        |grp_sc_status_reg_fu_3024                    |sc_status_reg                   |    1|    1|    1|    1|   none  |
        |grp_sc_status_reg_fu_3054                    |sc_status_reg                   |    1|    1|    1|    1|   none  |
        |grp_sc_status_reg_fu_3084                    |sc_status_reg                   |    1|    1|    1|    1|   none  |
        |grp_sc_status_reg_fu_3114                    |sc_status_reg                   |    1|    1|    1|    1|   none  |
        |grp_sc_status_reg_fu_3144                    |sc_status_reg                   |    1|    1|    1|    1|   none  |
        |grp_sc_status_reg_fu_3174                    |sc_status_reg                   |    1|    1|    1|    1|   none  |
        |call_ln119_sc_status_end_fu_3204             |sc_status_end                   |    0|    0|    0|    0|   none  |
        |grp_p_top_cnn_fu_3222                        |p_top_cnn                       |    ?|    ?|    ?|    ?|   none  |
        |call_ln382_cnn_reg1_methode_fu_5128          |cnn_reg1_methode                |    0|    0|    0|    0|   none  |
        |grp_cnn_thread_cnn_ctrl_fu_7584              |cnn_thread_cnn_ctrl             |   23|   23|   23|   23|   none  |
        |grp_cnn_thread_cnn_stream_w_sink_fu_10040    |cnn_thread_cnn_stream_w_sink    |    2|    2|    2|    2|   none  |
        |grp_cnn_thread_cnn_stream_buf_sink_fu_12496  |cnn_thread_cnn_stream_buf_sink  |    2|    2|    2|    2|   none  |
        |grp_cnn_thread_cnn_stream_sink_fu_14952      |cnn_thread_cnn_stream_sink      |    2|    2|    2|    2|   none  |
        |grp_cnn_thread_cnn_stream_source_fu_17408    |cnn_thread_cnn_stream_source    |    2|    2|    2|    2|   none  |
        +---------------------------------------------+--------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        0|      -|     189|    1331|    -|
|Instance         |      281|    213|   69880|  107545|    0|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|     417|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |      281|    213|   70486|  108876|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      432|    360|  141120|   70560|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |       65|     59|      49|     154|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+--------------------------------+---------+-------+-------+--------+-----+
    |                   Instance                  |             Module             | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +---------------------------------------------+--------------------------------+---------+-------+-------+--------+-----+
    |call_ln382_cnn_reg1_methode_fu_5128          |cnn_reg1_methode                |        0|      0|      0|       0|    0|
    |grp_cnn_thread_cnn_ctrl_fu_7584              |cnn_thread_cnn_ctrl             |        0|      0|     80|     582|    0|
    |grp_cnn_thread_cnn_stream_buf_sink_fu_12496  |cnn_thread_cnn_stream_buf_sink  |        0|      0|      2|      69|    0|
    |grp_cnn_thread_cnn_stream_sink_fu_14952      |cnn_thread_cnn_stream_sink      |        0|      0|     34|     117|    0|
    |grp_cnn_thread_cnn_stream_source_fu_17408    |cnn_thread_cnn_stream_source    |        0|      0|     34|     117|    0|
    |grp_cnn_thread_cnn_stream_w_sink_fu_10040    |cnn_thread_cnn_stream_w_sink    |        0|      0|      2|      69|    0|
    |grp_p_top_cnn_fu_3222                        |p_top_cnn                       |      281|    213|  69728|  106015|    0|
    |call_ln119_sc_status_end_fu_3204             |sc_status_end                   |        0|      0|      0|      43|    0|
    |grp_sc_status_module_fu_2790                 |sc_status_module                |        0|      0|      0|       0|    0|
    |grp_sc_status_reg_fu_2814                    |sc_status_reg                   |        0|      0|      0|      41|    0|
    |grp_sc_status_reg_fu_2844                    |sc_status_reg                   |        0|      0|      0|      41|    0|
    |grp_sc_status_reg_fu_2874                    |sc_status_reg                   |        0|      0|      0|      41|    0|
    |grp_sc_status_reg_fu_2904                    |sc_status_reg                   |        0|      0|      0|      41|    0|
    |grp_sc_status_reg_fu_2934                    |sc_status_reg                   |        0|      0|      0|      41|    0|
    |grp_sc_status_reg_fu_2964                    |sc_status_reg                   |        0|      0|      0|      41|    0|
    |grp_sc_status_reg_fu_2994                    |sc_status_reg                   |        0|      0|      0|      41|    0|
    |grp_sc_status_reg_fu_3024                    |sc_status_reg                   |        0|      0|      0|      41|    0|
    |grp_sc_status_reg_fu_3054                    |sc_status_reg                   |        0|      0|      0|      41|    0|
    |grp_sc_status_reg_fu_3084                    |sc_status_reg                   |        0|      0|      0|      41|    0|
    |grp_sc_status_reg_fu_3114                    |sc_status_reg                   |        0|      0|      0|      41|    0|
    |grp_sc_status_reg_fu_3144                    |sc_status_reg                   |        0|      0|      0|      41|    0|
    |grp_sc_status_reg_fu_3174                    |sc_status_reg                   |        0|      0|      0|      41|    0|
    +---------------------------------------------+--------------------------------+---------+-------+-------+--------+-----+
    |Total                                        |                                |      281|    213|  69880|  107545|    0|
    +---------------------------------------------+--------------------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+-----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+-----+------+-----+---------+
    |sc_fifo_chn_119_fifo_U  |        0|  5|   0|    -|     1|   32|       32|
    |sc_fifo_chn_120_fifo_U  |        0|  7|   0|    -|    16|   16|      256|
    |sc_fifo_chn_121_fifo_U  |        0|  7|   0|    -|    16|   16|      256|
    |sc_fifo_chn_122_fifo_U  |        0|  7|   0|    -|    16|   16|      256|
    |sc_fifo_chn_123_fifo_U  |        0|  7|   0|    -|    16|   16|      256|
    |sc_fifo_chn_124_fifo_U  |        0|  7|   0|    -|    16|   16|      256|
    |sc_fifo_chn_125_fifo_U  |        0|  7|   0|    -|    16|   16|      256|
    |sc_fifo_chn_126_fifo_U  |        0|  7|   0|    -|    16|    1|       16|
    |sc_fifo_chn_127_fifo_U  |        0|  7|   0|    -|    16|   16|      256|
    |sc_fifo_chn_128_fifo_U  |        0|  5|   0|    -|     1|   16|       16|
    |sc_fifo_chn_129_fifo_U  |        0|  7|   0|    -|    16|    1|       16|
    |sc_fifo_chn_130_fifo_U  |        0|  7|   0|    -|    16|    1|       16|
    |sc_fifo_chn_131_fifo_U  |        0|  7|   0|    -|    16|   16|      256|
    |sc_fifo_chn_132_fifo_U  |        0|  7|   0|    -|    16|   16|      256|
    |sc_fifo_chn_133_fifo_U  |        0|  7|   0|    -|    16|   16|      256|
    |sc_fifo_chn_134_fifo_U  |        0|  7|   0|    -|    16|   16|      256|
    |sc_fifo_chn_135_fifo_U  |        0|  7|   0|    -|    16|   16|      256|
    |sc_fifo_chn_136_fifo_U  |        0|  7|   0|    -|    16|   16|      256|
    |sc_fifo_chn_1_fifo_U    |        0|  7|   0|    -|    16|   31|      496|
    |sc_fifo_chn_310_fifo_U  |        0|  5|   0|    -|     1|  128|      128|
    |sc_fifo_chn_313_fifo_U  |        0|  5|   0|    -|     1|  128|      128|
    |sc_fifo_chn_316_fifo_U  |        0|  5|   0|    -|     1|  128|      128|
    |sc_fifo_chn_3_fifo_U    |        0|  5|   0|    -|     1|  128|      128|
    |sc_fifo_chn_411_fifo_U  |        0|  5|   0|    -|     1|    1|        1|
    |sc_fifo_chn_414_fifo_U  |        0|  5|   0|    -|     1|    1|        1|
    |sc_fifo_chn_417_fifo_U  |        0|  5|   0|    -|     1|    1|        1|
    |sc_fifo_chn_4_fifo_U    |        0|  5|   0|    -|     1|    1|        1|
    |sc_fifo_chn_512_fifo_U  |        0|  5|   0|    -|     1|   16|       16|
    |sc_fifo_chn_515_fifo_U  |        0|  5|   0|    -|     1|   16|       16|
    |sc_fifo_chn_518_fifo_U  |        0|  5|   0|    -|     1|   16|       16|
    |sc_fifo_chn_5_fifo_U    |        0|  5|   0|    -|     1|   16|       16|
    +------------------------+---------+---+----+-----+------+-----+---------+
    |Total                   |        0|189|   0|    0|   286|  870|     4500|
    +------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |r0_dma_ingress_status           |  32|   0|   32|          0|
    |r10_data_buf_clb_n_status       |  32|   0|   32|          0|
    |r11_data_buf_shift_size_status  |  32|   0|   32|          0|
    |r12_data_out_n_status           |  32|   0|   32|          0|
    |r1_dma_egress_status            |  32|   0|   32|          0|
    |r2_data_W_status                |  32|   0|   32|          0|
    |r3_data_P_status                |  32|   0|   32|          0|
    |r4_input_BW_N_status            |  32|   0|   32|          0|
    |r5_output_BW_N_status           |  32|   0|   32|          0|
    |r6_pe_n_status                  |  32|   0|   32|          0|
    |r7_pe_bw_n_status               |  32|   0|   32|          0|
    |r8_wbuf_size_status             |  32|   0|   32|          0|
    |r9_data_buf_clb_size_status     |  32|   0|   32|          0|
    |ready                           |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 417|   0|  417|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------+-----+-----+------------+-----------------------+--------------+
|clk                      |  in |    1| ap_ctrl_hs |        cnn::cnn       | return value |
|reset                    |  in |    1| ap_ctrl_hs |        cnn::cnn       | return value |
|data_sink_0_dout         |  in |  128|   ap_fifo  |      data_sink_0      |    pointer   |
|data_sink_0_empty_n      |  in |    1|   ap_fifo  |      data_sink_0      |    pointer   |
|data_sink_0_read         | out |    1|   ap_fifo  |      data_sink_0      |    pointer   |
|data_sink_1_dout         |  in |    1|   ap_fifo  |      data_sink_1      |    pointer   |
|data_sink_1_empty_n      |  in |    1|   ap_fifo  |      data_sink_1      |    pointer   |
|data_sink_1_read         | out |    1|   ap_fifo  |      data_sink_1      |    pointer   |
|data_sink_2_dout         |  in |   16|   ap_fifo  |      data_sink_2      |    pointer   |
|data_sink_2_empty_n      |  in |    1|   ap_fifo  |      data_sink_2      |    pointer   |
|data_sink_2_read         | out |    1|   ap_fifo  |      data_sink_2      |    pointer   |
|data_buf_sink_0_dout     |  in |  128|   ap_fifo  |    data_buf_sink_0    |    pointer   |
|data_buf_sink_0_empty_n  |  in |    1|   ap_fifo  |    data_buf_sink_0    |    pointer   |
|data_buf_sink_0_read     | out |    1|   ap_fifo  |    data_buf_sink_0    |    pointer   |
|data_buf_sink_1_dout     |  in |    1|   ap_fifo  |    data_buf_sink_1    |    pointer   |
|data_buf_sink_1_empty_n  |  in |    1|   ap_fifo  |    data_buf_sink_1    |    pointer   |
|data_buf_sink_1_read     | out |    1|   ap_fifo  |    data_buf_sink_1    |    pointer   |
|data_buf_sink_2_dout     |  in |   16|   ap_fifo  |    data_buf_sink_2    |    pointer   |
|data_buf_sink_2_empty_n  |  in |    1|   ap_fifo  |    data_buf_sink_2    |    pointer   |
|data_buf_sink_2_read     | out |    1|   ap_fifo  |    data_buf_sink_2    |    pointer   |
|w_sink_0_dout            |  in |  128|   ap_fifo  |        w_sink_0       |    pointer   |
|w_sink_0_empty_n         |  in |    1|   ap_fifo  |        w_sink_0       |    pointer   |
|w_sink_0_read            | out |    1|   ap_fifo  |        w_sink_0       |    pointer   |
|w_sink_1_dout            |  in |    1|   ap_fifo  |        w_sink_1       |    pointer   |
|w_sink_1_empty_n         |  in |    1|   ap_fifo  |        w_sink_1       |    pointer   |
|w_sink_1_read            | out |    1|   ap_fifo  |        w_sink_1       |    pointer   |
|w_sink_2_dout            |  in |   16|   ap_fifo  |        w_sink_2       |    pointer   |
|w_sink_2_empty_n         |  in |    1|   ap_fifo  |        w_sink_2       |    pointer   |
|w_sink_2_read            | out |    1|   ap_fifo  |        w_sink_2       |    pointer   |
|data_source_0_din        | out |  128|   ap_fifo  |     data_source_0     |    pointer   |
|data_source_0_full_n     |  in |    1|   ap_fifo  |     data_source_0     |    pointer   |
|data_source_0_write      | out |    1|   ap_fifo  |     data_source_0     |    pointer   |
|data_source_1_din        | out |    1|   ap_fifo  |     data_source_1     |    pointer   |
|data_source_1_full_n     |  in |    1|   ap_fifo  |     data_source_1     |    pointer   |
|data_source_1_write      | out |    1|   ap_fifo  |     data_source_1     |    pointer   |
|data_source_2_din        | out |   16|   ap_fifo  |     data_source_2     |    pointer   |
|data_source_2_full_n     |  in |    1|   ap_fifo  |     data_source_2     |    pointer   |
|data_source_2_write      | out |    1|   ap_fifo  |     data_source_2     |    pointer   |
|weight_ctrls             |  in |   32|   ap_none  |      weight_ctrls     |    pointer   |
|ctrl_image_size          |  in |   32|   ap_none  |    ctrl_image_size    |    pointer   |
|ctrl_row_size_pkg        |  in |   17|   ap_none  |   ctrl_row_size_pkg   |    pointer   |
|ctrl_window_size         |  in |   17|   ap_none  |    ctrl_window_size   |    pointer   |
|ctrl_depth               |  in |   17|   ap_none  |       ctrl_depth      |    pointer   |
|ctrl_stride              |  in |   17|   ap_none  |      ctrl_stride      |    pointer   |
|ctrl_replay              |  in |   17|   ap_none  |      ctrl_replay      |    pointer   |
|ctrl_zeropad             |  in |   17|   ap_none  |      ctrl_zeropad     |    pointer   |
|ctrl_output_channel      |  in |    2|   ap_none  |  ctrl_output_channel  |    pointer   |
|ctrl_stitch_depth        |  in |   17|   ap_none  |   ctrl_stitch_depth   |    pointer   |
|ctrl_stitch_buf_depth    |  in |   17|   ap_none  | ctrl_stitch_buf_depth |    pointer   |
|ctrl_db_output           |  in |    2|   ap_none  |     ctrl_db_output    |    pointer   |
|ctrl_image_data          |  in |    2|   ap_none  |    ctrl_image_data    |    pointer   |
|ctrl_pool_depth          |  in |   17|   ap_none  |    ctrl_pool_depth    |    pointer   |
|ctrl_pool_type           |  in |   17|   ap_none  |     ctrl_pool_type    |    pointer   |
|ctrl_pool_N              |  in |   17|   ap_none  |      ctrl_pool_N      |    pointer   |
|ctrl_pool_size           |  in |   17|   ap_none  |     ctrl_pool_size    |    pointer   |
|ctrl_row_N               |  in |   17|   ap_none  |       ctrl_row_N      |    pointer   |
|ctrl_acf                 |  in |   17|   ap_none  |        ctrl_acf       |    pointer   |
|start                    |  in |   16|   ap_none  |         start         |    pointer   |
|ready                    | out |    1|   ap_vld   |         ready         |    pointer   |
|status_add               |  in |   32|   ap_none  |       status_add      |    pointer   |
|status_val               | out |   32|   ap_vld   |       status_val      |    pointer   |
+-------------------------+-----+-----+------------+-----------------------+--------------+

