read_verilog ../../common/logic.v
proc
write_edif result.out
