Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : s15850
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:36:07 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: g46 (input port clocked by ideal_clock1)
  Endpoint: g11163 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s15850             16000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  g46 (in)                                 0.00       2.00 r
  U1886/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U1738/Y (NOR3X0_RVT)                     0.31       2.40 f
  U2070/Y (AND2X1_RVT)                     0.11       2.51 f
  U1869/Y (NBUFFX2_RVT)                    0.10       2.60 f
  U2059/Y (AND2X1_RVT)                     0.10       2.70 f
  U2591/Y (INVX0_RVT)                      0.08       2.78 r
  U2716/Y (NAND2X0_RVT)                    0.09       2.86 f
  U1779/Y (INVX0_RVT)                      0.08       2.95 r
  U1778/Y (AND2X1_RVT)                     0.06       3.01 r
  U1777/Y (AND2X1_RVT)                     0.06       3.07 r
  U1583/Y (NAND3X0_RVT)                    0.10       3.17 f
  U1800/Y (NBUFFX2_RVT)                    0.11       3.28 f
  U2873/Y (NAND2X0_RVT)                    0.10       3.38 r
  U2580/Y (INVX0_RVT)                      0.16       3.54 f
  U1739/Y (OA22X1_RVT)                     0.19       3.72 f
  U2085/Y (OA221X1_RVT)                    0.09       3.81 f
  U1834/Y (XOR3X2_RVT)                     0.23       4.04 f
  g11163 (out)                             0.01       4.05 f
  data arrival time                                   4.05

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -4.05
  -----------------------------------------------------------
  slack (VIOLATED)                                   -4.10


1
