FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$MICROZEDCONNECTION$I10$SPKR";
2"UN$1$3MERGE$I8$Y";
3"UN$1$GENERICUTILITIES$I11$CLRCNT";
4"UN$1$3MERGE$I8$C";
5"UN$1$3MERGE$I8$B";
6"UN$1$3MERGE$I8$A";
7"UN$1$GENERICUTILITIES$I11$LATCHDISPLAY";
8"UN$1$GENERICUTILITIES$I11$PULSE";
9"UN$1$GENERICUTILITIES$I11$ASYNCPULSEIN";
10"UN$1$GENERICUTILITIES$I11$ASYNCDELAYIN";
11"UN$1$CAEN$I3$CLK";
12"UN$1$CAEN$I3$DATA";
13"UN$1$GENERICUTILITIES$I11$LEASYNCPULSE";
14"UN$1$GENERICUTILITIES$I11$LEASYNCDELAY";
15"ASYNC_DELAY_OUT\I";
16"ASYNC_PULSE_OUT\I";
17"TUNE_ANPULSE\I";
18"FAST_ANPULSE\I";
19"UN$1$COMPARATORS$I13$DATARDY";
20"UN$1$COMPARATORS$I13$LETUNE";
21"FAST_COMP_OUTH\I";
22"FAST_COMP_OUTL\I";
23"TUNE_COMP_OUTL\I";
24"DGTL\I";
25"DGTH\I";
26"LOCKOUT\I";
27"TUNE_COMP_OUTH\I";
28"LOCKOUT*\I";
29"COMBO_TRIG\I";
30"BURST_TRIG\I";
31"RAWTRIGS<3..0>";
32"UN$1$CAEN$I3$DATARDY";
33"UN$1$CNTRLREGISTER$I2$DATARDY";
34"TELLIE_DELAY_OUT\I";
35"TUBII_GT\I";
36"UN$1$3MERGE$I6$Y";
37"EXTTRIG<15..0>\I";
38"UN$1$CLOCKS$I15$MISSEDCLOCK";
39"UN$1$CLOCKS$I15$FOX200MHZ";
40"UN$1$CLOCKS$I15$DATARDY";
41"TELLIE_PULSE_OUT\I";
42"TELLIE_DELAY_IN\I";
43"SYNC_DELAY_IN\I";
44"SYNC_DELAY_OUT\I";
45"ASYNC_DELAY_IN\I";
46"SMELLIE_PULSE_OUT\I";
47"SMELLIE_DELAY_IN\I";
48"SMELLIE_DELAY_OUT\I";
49"SYNC_PULSE_OUT\I";
50"PRESCALE_TRIG\I";
51"UN$1$CLOCKS$I15$CLOCK100";
52"UN$1$CLOCKS$I15$LE";
53"TUB_CLK_IN\I";
54"CLOCK100_OUTH\I";
55"CLOCK100_OUTL\I";
56"CLOCK200_OUTL\I";
57"CLOCK200_OUTH\I";
58"UN$1$CLOCKS$I15$DEFAULTSELECT";
59"GTRIGH_ECL\I";
60"ANPULSEIN<11..0>\I";
61"SCOPE_OUT<7..0>";
62"GTRIGL_ECL\I";
63"SYNCH_ECL\I";
64"CAEN_OUT<7..0>\I";
65"SYNC24L_ECL\I";
66"UN$1$GTDELAYS$I4$LEDGT";
67"UN$1$CNTRLREGISTER$I2$LOSELECT";
68"MTCD_LO*\I";
69"DGTH\I";
70"UN$1$CNTRLREGISTER$I2$ECALSETUP";
71"UN$1$3MERGE$I6$B";
72"UN$1$3MERGE$I6$A";
73"UN$1$3MERGE$I6$C";
74"UN$1$CNTRLREGISTER$I2$LE";
75"UN$1$CAEN$I3$LE";
76"GND\G";
77"EXT_PED_IN\I";
78"SYNC24L_LVDS\I";
79"SYNC24H_LVDS\I";
80"SYNCL_LVDS\I";
81"SYNCH_LVDS\I";
82"SYNC24H_ECL\I";
83"SYNCL_ECL\I";
84"EXT_PED_OUT\I";
85"DGTL\I";
86"LOCKOUT*\I";
87"LOCKOUT\I";
88"GND\G";
89"VCC\G";
%"BASE_MON"
"1","(3550,3125)","0","tubii_lib","I1";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
%"MICROZEDCONNECTION"
"1","(1075,1400)","0","tubii_lib","I10";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"100MHZ_CLK_IN"51;
"PRESCALE_OUT"50;
"SYNC_PULSE_OUT"49;
"SMELLIE_DELAY_OUT"48;
"SMELLIE_DELAY_IN"47;
"SMELLIE_PULSE_OUT"46;
"ASYNC_DELAY_IN"45;
"ASYNC_DELAY_OUT"10;
"SYNC_DELAY_OUT"44;
"SYNC_DELAY_IN"43;
"ASYNC_PULSE_OUT"9;
"TELLIE_DELAY_IN"42;
"TELLIE_PULSE_OUT"41;
"SPKR"1;
"TUBIITIME_DATA_RDY"40;
"FOX_200MHZ_IN"39;
"USING_BCKP"38;
"EXTTRIG<0..15>"37;
"LOAD_ENABLE<0..2>"36;
"COMP_RDY"19;
"TUBII_GT_OUT"35;
"TELLIE_DELAY_OUT"34;
"CNTRL_RDY"33;
"CAEN_RDY"32;
"DATA"12;
"CLK"11;
"LATCH_DISPLAY"7;
"CNT_PULSE"8;
"CLR_CNT"3;
"RAWTRIGS_IN<3..0>"31;
"BURST_OUT"30;
"COMBO_OUT"29;
%"GENERIC_UTILITIES"
"1","(975,-550)","0","tubii_lib","I11";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"ASYNC_PULSE_OUT"16;
"ASYNC_DELAY_OUT"15;
"LE_ASYNC_DELAY"14;
"LE_ASYNC_PULSE"13;
"DATA"12;
"CLK"11;
"ASYNC_DELAY_IN"10;
"ASYNC_PULSE_IN"9;
"PULSE"8;
"LATCH_DISPLAY"7;
"ALLOW_COUNT"6;
"TEST_DISPLAY"5;
"DISPLAY_ZEROES"4;
"CLR_CNT"3;
%"COMPARATORS"
"1","(-1675,-225)","0","tubii_lib","I13";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"LOCKOUT* \B"28;
"TUNE_COMP_OUTL"27;
"LOCKOUT"26;
"DGTH"25;
"DGTL"24;
"TUNE_COMP_OUTH"23;
"FAST_COMP_OUTL"22;
"FAST_COMP_OUTH"21;
"LE_TUNE"20;
"DATA_RDY"19;
"CLK"11;
"DATA"12;
"FAST_PULSE"18;
"TUNE_PULSE"17;
%"POWERS"
"1","(4225,-525)","0","tubii_lib","I14";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"POWER<3..1>"
VHDL_MODE"IN"0;
%"CLOCKS"
"1","(-50,3000)","0","tubii_lib","I15";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"DEFAULT_SELECT"
VHDL_MODE"OUT"58;
"CLOCK100"51;
"FOX200MHZ"
VHDL_MODE"OUT"39;
"CLOCK200_OUTH"57;
"CLOCK200_OUTL"56;
"CLK100_OUTL"
VHDL_MODE"OUT"55;
"CLK100_OUTH"
VHDL_MODE"OUT"54;
"MISSEDCLOCK"
VHDL_MODE"OUT"38;
"SR_CLK"
VHDL_MODE"IN"11;
"DATA"
VHDL_MODE"IN"12;
"TUB_CLK_IN"53;
"LE"
VHDL_MODE"IN"52;
"DATA_RDY"
VHDL_MODE"IN"40;
%"CNTRL_REGISTER"
"1","(2300,2875)","0","tubii_lib","I2";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"DISPLAY<2..0>"2;
"DATA"12;
"CLK"11;
"LE"74;
"DATA_RDY"33;
"DEFAULT_CLK_SELECT"58;
"LO_SELECT"67;
"ECAL_SETUP"70;
%"CAEN"
"1","(3525,1850)","0","tubii_lib","I3";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"SYNCH_ECL"63;
"GTRIGL_ECL"62;
"GTRIGH_ECL"59;
"CAEN_OUT<7..0>"64;
"SCOPE_OUT<7..0>"61;
"AN_PULSE_IN<11..0>"60;
"SYNCL_ECL"83;
"SYNC24H_ECL"82;
"SYNC24L_ECL"65;
"SYNCH_LVDS"81;
"SYNCL_LVDS"80;
"SYNC24H_LVDS"79;
"SYNC24L_LVDS"78;
"DATA_RDY"
VHDL_MODE"IN"32;
"CLK"
VHDL_MODE"IN"11;
"LE"
VHDL_MODE"IN"75;
"DATA"
VHDL_MODE"IN"12;
%"GT_DELAYS"
"1","(3250,875)","0","tubii_lib","I4";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"MTCD_LO* \B"68;
"GTRIGL"62;
"GTRIGH"59;
"LE_DGT"66;
"DATA"12;
"CLK"11;
"SELECT_LO_SRC"67;
"DGTH"69;
"DGTL"85;
"LOCKOUT* \B"86;
"LOCKOUT"87;
%"HCT238"
"1","(2125,1425)","0","ttl","I5";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-200"
PACK_TYPE"TSSOP";
"A2"73;
"A1"71;
"A0"72;
"E3"89;
"E2 \B"88;
"E1 \B"76;
"Y7"13;
"Y6"14;
"Y5"52;
"Y4"20;
"Y3"0;
"Y2"74;
"Y1"66;
"Y0"75;
%"3 MERGE"
"1","(1700,1275)","2","standard","I6";
;
CDS_LIB"standard"
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING";
"A\NWC\NAC"72;
"B\NWC\NAC"71;
"C\NWC\NAC"73;
"Y\NWC\NAC"36;
%"ECAL_CONTROL"
"1","(3100,-125)","0","tubii_lib","I7";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"EXT_PED_IN"77;
"EXT_PED_OUT"84;
"GTRIG"59;
"ECAL_ACTIVE"70;
%"3 MERGE"
"1","(2000,-200)","0","standard","I8";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
NEEDS_NO_SIZE"TRUE";
"A\NWC\NAC"6;
"B\NWC\NAC"5;
"C\NWC\NAC"4;
"Y\NWC\NAC"2;
%"TUBII_SPKR"
"1","(-1725,2000)","2","tubii_lib","I9";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"SPKR_SIGNAL"1;
END.
