(S (NP (NP (DT The) (NN design)) (PP (IN of) (NP (JJ complex) (NNP Systems-on-Chips)))) (VP (NNS implies) (S (VP (TO to) (VP (VB take) (PP (IN into) (NP (NN account))) (NP (NN communication) (CC and) (NN memory) (NN access) (NNS constraints)) (PP (IN for) (NP (NP (DT the) (NN integration)) (PP (IN of) (NP (VBN dedicated) (NN hardware) (NN accelerator))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP present) (NP (NP (NP (DT a) (NN methodology)) (CC and) (NP (DT a) (NN tool))) (SBAR (WHNP (WDT that)) (S (VP (VBP allow) (NP (NP (DT the) (NNP High-Level) (NNP Synthesis)) (PP (IN of) (NP (NNP DSP) (NN algorithm)))) (, ,) (PP (IN under) (NP (DT both) (NP (NNP I/O) (NN timing)) (CC and) (NP (NN memory) (NNS constraints))))))))) (. .))
(S (PP (VBN Based) (PP (IN on) (NP (NP (JJ formal) (NNS models)) (CC and) (NP (DT a) (JJ generic) (NN architecture))))) (, ,) (NP (DT this) (NN tool)) (VP (VBZ helps) (S (NP (DT the) (NN designer)) (VP (TO to) (VP (VB find) (NP (NP (DT a) (JJ reasonable) (NN trade-off)) (PP (IN between) (NP (CC both) (NP (DT the) (JJ required) (NNP I/O) (NN timing) (NN behavior)) (CC and) (NP (NP (DT the) (JJ internal) (NN memory) (NN access) (NN parallelism)) (PP (IN of) (NP (DT the) (NN circuit))))))))))) (. .))
(S (NP (NP (DT The) (NN interest)) (PP (IN of) (NP (PRP$ our) (NN approach)))) (VP (VBZ is) (VP (VBN demonstrated) (PP (IN on) (NP (NP (DT the) (NN case) (NN study)) (PP (IN of) (NP (DT a) (NNP FFT) (NN algorithm))))))) (. .))
