# do {C:\Users\duda\Documents\Insper\3-semestre\elementos\Projeto\Z01\Projetos\G-Computador\Z01-Simulator-RTL\do\sim.do}
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:15 on Apr 24,2018
# vcom -reportprogress 300 -work work ../../C-LogicaCombinacional/src/rtl/And16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd ../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux16.vhd ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../C-LogicaCombinacional/src/rtl/Nand.vhd ../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../C-LogicaCombinacional/src/rtl/Not16.vhd ../../C-LogicaCombinacional/src/rtl/Or16.vhd ../../C-LogicaCombinacional/src/rtl/Or8Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity And16
# -- Compiling architecture rtl of And16
# -- Compiling entity BarrelShifter16
# -- Compiling architecture Barrel16 of BarrelShifter16
# -- Compiling entity BarrelShifter8
# -- Compiling architecture Barrel of BarrelShifter8
# -- Compiling entity DMux2Way
# -- Compiling architecture dmux2 of DMux2Way
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture jor of DMux8Way
# -- Compiling entity Mux16
# -- Compiling architecture pep of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture Behavioral of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture Behavioral of Mux4way
# -- Compiling entity Mux4Way16
# -- Compiling architecture pep of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture Behavioral of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture pep of Mux8Way16
# -- Compiling entity nand_z01
# -- Compiling architecture rtl of nand_z01
# -- Compiling entity Nor8Way
# -- Compiling architecture rtl of Nor8Way
# -- Compiling entity Not16
# -- Compiling architecture rtl of Not16
# -- Compiling entity Or16
# -- Compiling architecture rtl of Or16
# -- Compiling entity Or8Way
# -- Compiling architecture rtl of Or8Way
# End time: 21:44:15 on Apr 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:15 on Apr 24,2018
# vcom -reportprogress 300 -work work ../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd ../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd ../../E-LogicaSequencial/src/rtl/PC.vhd ../../E-LogicaSequencial/src/rtl/Ram4K.vhd ../../E-LogicaSequencial/src/rtl/Ram512.vhd ../../E-LogicaSequencial/src/rtl/Ram64.vhd ../../E-LogicaSequencial/src/rtl/Ram8.vhd ../../E-LogicaSequencial/src/rtl/Register16.vhd ../../E-LogicaSequencial/src/rtl/Register32.vhd ../../E-LogicaSequencial/src/rtl/Register64.vhd ../../E-LogicaSequencial/src/rtl/Register8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture arch of BinaryDigit
# -- Compiling entity FlipFlopD
# -- Compiling architecture arch of FlipFlopD
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# -- Compiling entity Ram4K
# -- Compiling architecture rtl of Ram4k
# -- Compiling entity Ram512
# -- Compiling architecture rtl of Ram512
# -- Compiling entity Ram64
# -- Compiling architecture rtl of Ram64
# -- Compiling entity Ram8
# -- Compiling architecture rtl of Ram8
# -- Compiling entity Register16
# -- Compiling architecture arch of Register16
# -- Compiling entity Register32
# -- Compiling architecture arch of Register32
# -- Compiling entity Register64
# -- Compiling architecture arch of Register64
# -- Compiling entity Register8
# -- Compiling architecture arch of Register8
# End time: 21:44:15 on Apr 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:15 on Apr 24,2018
# vcom -reportprogress 300 -work work ../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture rtl of alu
# -- Compiling entity Add16
# -- Compiling architecture rtl of Add16
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of FullAdder
# -- Compiling entity HalfAdder
# -- Compiling architecture rtl of HalfAdder
# -- Compiling entity Inc16
# -- Compiling architecture rtl of Inc16
# -- Compiling entity comparador16
# -- Compiling architecture rtl of comparador16
# -- Loading package NUMERIC_STD
# -- Compiling entity inversor16
# -- Compiling architecture rtl of inversor16
# -- Compiling entity zerador16
# -- Compiling architecture rtl of zerador16
# End time: 21:44:16 on Apr 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:16 on Apr 24,2018
# vcom -reportprogress 300 -work work ../src/rtl/CPU.vhd ../src/rtl/Computador.vhd ../src/rtl/ControlUnit.vhd ../src/rtl/MemoryIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture arch of CPU
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador
# -- Compiling architecture logic of Computador
# -- Compiling entity ControlUnit
# -- Compiling architecture arch of ControlUnit
# -- Compiling entity MemoryIO
# -- Compiling architecture logic of MemoryIO
# End time: 21:44:16 on Apr 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:16 on Apr 24,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/PLL/PLL_sim/PLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity PLL
# -- Compiling architecture RTL of PLL
# End time: 21:44:16 on Apr 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:16 on Apr 24,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/RAM/RAM16K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM16K
# -- Compiling architecture SYN of ram16k
# End time: 21:44:16 on Apr 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:16 on Apr 24,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/ROM/ROM32K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM32K
# -- Compiling architecture SYN of rom32k
# End time: 21:44:16 on Apr 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:16 on Apr 24,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO16x4096
# -- Compiling architecture SYN of fifo16x4096
# End time: 21:44:16 on Apr 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:16 on Apr 24,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/Screen.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Screen
# -- Compiling architecture logic of Screen
# End time: 21:44:16 on Apr 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:16 on Apr 24,2018
# vcom -reportprogress 300 -work work ../tests/Computador_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador_tb
# -- Compiling architecture rtl of Computador_tb
# ** Error: ../tests/Computador_tb.vhd(39): near "end": (vcom-1576) expecting IDENTIFIER.
# ** Error: ../tests/Computador_tb.vhd(41): (vcom-1294) Declaration with designator "reset_n" already exists in this region.
# ** =====> Prior declaration of "RESET_N" is at ../tests/Computador_tb.vhd(25).
# ** Error: ../tests/Computador_tb.vhd(57): (vcom-1589) Cannot use name 'CLOCK_50' until the interface list is complete.
# ** Error: ../tests/Computador_tb.vhd(59): (vcom-1589) Cannot use name 'LEDR' until the interface list is complete.
# ** Error: ../tests/Computador_tb.vhd(60): (vcom-1589) Cannot use name 'SW' until the interface list is complete.
# ** Error: ../tests/Computador_tb.vhd(61): (vcom-1589) Cannot use name 'LCD_CS_N' until the interface list is complete.
# ** Error: ../tests/Computador_tb.vhd(62): (vcom-1589) Cannot use name 'LCD_D' until the interface list is complete.
# ** Error: ../tests/Computador_tb.vhd(63): (vcom-1589) Cannot use name 'LCD_RD_N' until the interface list is complete.
# ** Error: ../tests/Computador_tb.vhd(64): (vcom-1589) Cannot use name 'LCD_RESET_N' until the interface list is complete.
# ** Error: ../tests/Computador_tb.vhd(65): (vcom-1589) Cannot use name 'LCD_RS' until the interface list is complete.
# ** Error: ../tests/Computador_tb.vhd(66): (vcom-1589) Cannot use name 'LCD_WR_N' until the interface list is complete.
# ** Error: ../tests/Computador_tb.vhd(67): (vcom-1589) Cannot use name 'LCD_ON' until the interface list is complete.
# ** Error: ../tests/Computador_tb.vhd(69): near ")": syntax error
# ** Error: ../tests/Computador_tb.vhd(71): VHDL Compiler exiting
# End time: 21:44:16 on Apr 24,2018, Elapsed time: 0:00:00
# Errors: 14, Warnings: 0
# ** Error: C:/intelFPGA/17.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro C:/Users/duda/Documents/Insper/3-semestre/elementos/Projeto/Z01/Projetos/G-Computador/Z01-Simulator-RTL/do/load.do line 15
# C:/intelFPGA/17.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work ../tests/Computador_tb.vhd"
