I 000045 55 689           1513957384583 Core
(_unit VHDL (core 0 6(core 0 15))
	(_version vd0)
	(_time 1513957384584 2017.12.22 16:43:04)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 9096949fc6c6c686949183ca9797929695969396c6)
	(_ent
		(_time 1513957384581)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int CLK -1 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 16(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 0 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Core 1 -1)
)
I 000045 55 974           1513957694298 Core
(_unit VHDL (core 0 6(core 0 18))
	(_version vd0)
	(_time 1513957694299 2017.12.22 16:48:14)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 57025554060101415053440d505055515251545101)
	(_ent
		(_time 1513957683030)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int CLR -1 0 9(_ent(_in)(_event))))
		(_port (_int CE -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 11(_ent(_out))))
		(_port (_int CLK -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 19(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(3))(_sens(1)(4)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Core 1 -1)
)
I 000045 55 1020          1513957952244 Core
(_unit VHDL (core 0 6(core 0 18))
	(_version vd0)
	(_time 1513957952245 2017.12.22 16:52:32)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code f8acfba8a6aeaeeefffaeba2fffffafefdfefbfeae)
	(_ent
		(_time 1513957683030)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int CLR -1 0 9(_ent(_in)(_event))))
		(_port (_int CE -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 11(_ent(_out))))
		(_port (_int CLK -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 19(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_trgt(3))(_sens(1)(4)(2))(_dssslsensitivity 2))))
			(line__33(_arch 1 0 33(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Core 2 -1)
)
I 000045 55 1115          1514046960564 Core
(_unit VHDL (core 0 6(core 0 20))
	(_version vd0)
	(_time 1514046960565 2017.12.23 17:36:00)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 693c6969363f3f7f6e697a336e6e6b6f6c6f6a6f3f)
	(_ent
		(_time 1514046960559)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_out))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5))(_sens(2)(6)(3))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Core 2 -1)
)
I 000045 55 1115          1514080975805 Core
(_unit VHDL (core 0 6(core 0 20))
	(_version vd0)
	(_time 1514080975806 2017.12.24 03:02:55)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 6c393d6c693a3a7a6b6c7f366b6b6e6a696a6f6a3a)
	(_ent
		(_time 1514046960558)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_out))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5))(_sens(2)(6)(3))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Core 2 -1)
)
I 000056 55 1732          1514080977876 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514080977877 2017.12.24 03:02:57)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 8ad88a848ddcdc9c898dccd1df8c888c898cdc8d88)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int fx -1 0 14(_ent (_in))))
				(_port (_int fautomat -1 0 15(_ent (_in))))
				(_port (_int CLR -1 0 16(_ent (_in))))
				(_port (_int CE -1 0 17(_ent (_in))))
				(_port (_int Yautomat -1 0 18(_ent (_inout))))
				(_port (_int Y 0 0 19(_ent (_out))))
				(_port (_int CLK -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 47(_comp Core)
		(_port
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 29(_arch(_uni))))
		(_sig (_int fautomat -1 0 30(_arch(_uni))))
		(_sig (_int CLR -1 0 31(_arch(_uni))))
		(_sig (_int CE -1 0 32(_arch(_uni))))
		(_sig (_int Yautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLK -1 0 34(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 37(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Y 1 0 37(_arch(_uni))))
		(_sig (_int END_SIM -2 0 40(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 63(_prcs (_trgt(2)(3)(7)))))
			(CLOCK_CLK(_arch 1 0 76(_prcs (_wait_for)(_trgt(5))(_read(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000056 55 1732          1514080993210 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514080993211 2017.12.24 03:03:13)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 6a6c3f6a6d3c3c7c696d2c313f6c686c696c3c6d68)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int fx -1 0 14(_ent (_in))))
				(_port (_int fautomat -1 0 15(_ent (_in))))
				(_port (_int CLR -1 0 16(_ent (_in))))
				(_port (_int CE -1 0 17(_ent (_in))))
				(_port (_int Yautomat -1 0 18(_ent (_inout))))
				(_port (_int Y 0 0 19(_ent (_out))))
				(_port (_int CLK -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 47(_comp Core)
		(_port
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 29(_arch(_uni))))
		(_sig (_int fautomat -1 0 30(_arch(_uni))))
		(_sig (_int CLR -1 0 31(_arch(_uni))))
		(_sig (_int CE -1 0 32(_arch(_uni))))
		(_sig (_int Yautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLK -1 0 34(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 37(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Y 1 0 37(_arch(_uni))))
		(_sig (_int END_SIM -2 0 40(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 63(_prcs (_trgt(2)(3)(7)))))
			(CLOCK_CLK(_arch 1 0 76(_prcs (_wait_for)(_trgt(5))(_read(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 382 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 101 (core_tb))
	(_version vd0)
	(_time 1514080993219 2017.12.24 03:03:13)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 7a7d287b2e2c2d6d7e7b68202e7c2f7c797c727f2c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1115          1514081199624 Core
(_unit VHDL (core 0 6(core 0 20))
	(_version vd0)
	(_time 1514081199625 2017.12.24 03:06:39)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code c0c5c695969696d6c7c0d39ac7c7c2c6c5c6c3c696)
	(_ent
		(_time 1514046960558)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_out))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5))(_sens(2)(6)(3))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Core 2 -1)
)
I 000056 55 1732          1514081280710 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514081280711 2017.12.24 03:08:00)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 76777777262020607571302d237074707570207174)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int fx -1 0 14(_ent (_in))))
				(_port (_int fautomat -1 0 15(_ent (_in))))
				(_port (_int CLR -1 0 16(_ent (_in))))
				(_port (_int CE -1 0 17(_ent (_in))))
				(_port (_int Yautomat -1 0 18(_ent (_inout))))
				(_port (_int Y 0 0 19(_ent (_out))))
				(_port (_int CLK -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 47(_comp Core)
		(_port
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 29(_arch(_uni))))
		(_sig (_int fautomat -1 0 30(_arch(_uni))))
		(_sig (_int CLR -1 0 31(_arch(_uni))))
		(_sig (_int CE -1 0 32(_arch(_uni))))
		(_sig (_int Yautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLK -1 0 34(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 37(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Y 1 0 37(_arch(_uni))))
		(_sig (_int END_SIM -2 0 40(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 63(_prcs (_trgt(2)(3)(7)))))
			(CLOCK_CLK(_arch 1 0 76(_prcs (_wait_for)(_trgt(5))(_read(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 382 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 101 (core_tb))
	(_version vd0)
	(_time 1514081280715 2017.12.24 03:08:00)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 8686808885d0d191828794dcd280d38085808e83d0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1115          1514081364771 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514081364772 2017.12.24 03:09:24)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code d4808686868282c2d3dac78ed3d3d6d2d1d2d7d282)
	(_ent
		(_time 1514046960558)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_out))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(5))(_sens(2)(6)(3))(_dssslsensitivity 2))))
			(line__36(_arch 1 0 36(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Core 2 -1)
)
I 000045 55 1115          1514081375330 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514081375331 2017.12.24 03:09:35)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 17441010464141011019044d101015111211141141)
	(_ent
		(_time 1514046960558)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_out))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(5))(_sens(2)(6)(3))(_dssslsensitivity 2))))
			(line__36(_arch 1 0 36(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Core 2 -1)
)
I 000045 55 1115          1514081389958 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514081389959 2017.12.24 03:09:49)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 383f6f3d666e6e2e3f362b623f3f3a3e3d3e3b3e6e)
	(_ent
		(_time 1514046960558)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_out))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(5))(_sens(2)(6)(3))(_dssslsensitivity 2))))
			(line__36(_arch 1 0 36(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Core 2 -1)
)
I 000045 55 1115          1514081425149 Core
(_unit VHDL (core 0 6(core 0 20))
	(_version vd0)
	(_time 1514081425150 2017.12.24 03:10:25)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code abfcaefcaffdfdbdaca5b8f1acaca9adaeada8adfd)
	(_ent
		(_time 1514046960558)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_out))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5))(_sens(2)(6)(3))(_dssslsensitivity 2))))
			(line__35(_arch 1 0 35(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Core 2 -1)
)
I 000045 55 1144          1514081717788 Core
(_unit VHDL (core 0 6(core 0 20))
	(_version vd0)
	(_time 1514081717789 2017.12.24 03:15:17)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code cccb9b99c99a9adacb9bdf96cbcbcecac9cacfca9a)
	(_ent
		(_time 1514081717786)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5))(_sens(2)(6)(3)(5))(_dssslsensitivity 2))))
			(line__36(_arch 1 0 36(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(131586)
		(197122)
	)
	(_model . Core 2 -1)
)
I 000045 55 1216          1514081794504 Core
(_unit VHDL (core 0 6(core 0 20))
	(_version vd0)
	(_time 1514081794505 2017.12.24 03:16:34)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 7b79717a7f2d2d6d7d7f68217c7c797d7e7d787d2d)
	(_ent
		(_time 1514081717785)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5))(_sens(2)(6)(3)(5))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . Core 2 -1)
)
I 000056 55 1734          1514081817802 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514081817803 2017.12.24 03:16:57)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 7c2b7b7d792a2a6a7f7b3a27297a7e7a7f7a2a7b7e)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int fx -1 0 14(_ent (_in))))
				(_port (_int fautomat -1 0 15(_ent (_in))))
				(_port (_int CLR -1 0 16(_ent (_in))))
				(_port (_int CE -1 0 17(_ent (_in))))
				(_port (_int Yautomat -1 0 18(_ent (_inout))))
				(_port (_int Y 0 0 19(_ent (_inout))))
				(_port (_int CLK -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 47(_comp Core)
		(_port
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 29(_arch(_uni))))
		(_sig (_int fautomat -1 0 30(_arch(_uni))))
		(_sig (_int CLR -1 0 31(_arch(_uni))))
		(_sig (_int CE -1 0 32(_arch(_uni))))
		(_sig (_int Yautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLK -1 0 34(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 37(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Y 1 0 37(_arch(_uni))))
		(_sig (_int END_SIM -2 0 40(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 63(_prcs (_trgt(2)(3)(7)))))
			(CLOCK_CLK(_arch 1 0 76(_prcs (_wait_for)(_trgt(5))(_read(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 382 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 101 (core_tb))
	(_version vd0)
	(_time 1514081817811 2017.12.24 03:16:57)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 8bdd8b85dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1216          1514081822486 Core
(_unit VHDL (core 0 6(core 0 20))
	(_version vd0)
	(_time 1514081822487 2017.12.24 03:17:02)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code cb9fce9ecf9d9dddcdcfd891ccccc9cdcecdc8cd9d)
	(_ent
		(_time 1514081717785)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5))(_sens(2)(6)(3)(5))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . Core 2 -1)
)
I 000056 55 1745          1514081898423 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514081898424 2017.12.24 03:18:18)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 6d3f386d6f3b3b7b6e6a2b36386b6f6b6e6b3b6a6f)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int fx -1 0 14(_ent (_in))))
				(_port (_int fautomat -1 0 15(_ent (_in))))
				(_port (_int CLR -1 0 16(_ent (_in))))
				(_port (_int CE -1 0 17(_ent (_in))))
				(_port (_int Yautomat -1 0 18(_ent (_inout))))
				(_port (_int Y 0 0 19(_ent (_inout))))
				(_port (_int CLK -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 47(_comp Core)
		(_port
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 29(_arch(_uni))))
		(_sig (_int fautomat -1 0 30(_arch(_uni))))
		(_sig (_int CLR -1 0 31(_arch(_uni))))
		(_sig (_int CE -1 0 32(_arch(_uni))))
		(_sig (_int Yautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLK -1 0 34(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 37(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Y 1 0 37(_arch(_uni))))
		(_sig (_int END_SIM -2 0 40(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 63(_prcs (_wait_for)(_trgt(2)(3)(7)))))
			(CLOCK_CLK(_arch 1 0 76(_prcs (_wait_for)(_trgt(5))(_read(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 382 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 101 (core_tb))
	(_version vd0)
	(_time 1514081898431 2017.12.24 03:18:18)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 6d3e3f6d3c3b3a7a696c7f37396b386b6e6b65683b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1216          1514081900755 Core
(_unit VHDL (core 0 6(core 0 20))
	(_version vd0)
	(_time 1514081900756 2017.12.24 03:18:20)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 85d68e8bd6d3d393838196df8282878380838683d3)
	(_ent
		(_time 1514081717785)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5))(_sens(2)(6)(3)(5))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . Core 2 -1)
)
I 000045 55 1216          1514081940640 Core
(_unit VHDL (core 0 6(core 0 20))
	(_version vd0)
	(_time 1514081940641 2017.12.24 03:19:00)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 57595054060101415153440d505055515251545101)
	(_ent
		(_time 1514081717785)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5))(_sens(2)(6)(3)(5))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . Core 2 -1)
)
I 000037 55 382 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 101 (core_tb))
	(_version vd0)
	(_time 1514081967972 2017.12.24 03:19:27)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 184a4a1f154e4f0f1c190a424c1e4d1e1b1e101d4e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1745          1514081973613 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514081973614 2017.12.24 03:19:33)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 20262624767676362327667b752622262326762722)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int fx -1 0 14(_ent (_in))))
				(_port (_int fautomat -1 0 15(_ent (_in))))
				(_port (_int CLR -1 0 16(_ent (_in))))
				(_port (_int CE -1 0 17(_ent (_in))))
				(_port (_int Yautomat -1 0 18(_ent (_inout))))
				(_port (_int Y 0 0 19(_ent (_inout))))
				(_port (_int CLK -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 47(_comp Core)
		(_port
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 29(_arch(_uni))))
		(_sig (_int fautomat -1 0 30(_arch(_uni))))
		(_sig (_int CLR -1 0 31(_arch(_uni))))
		(_sig (_int CE -1 0 32(_arch(_uni))))
		(_sig (_int Yautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLK -1 0 34(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 37(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Y 1 0 37(_arch(_uni))))
		(_sig (_int END_SIM -2 0 40(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 63(_prcs (_wait_for)(_trgt(2)(3)(7)))))
			(CLOCK_CLK(_arch 1 0 76(_prcs (_wait_for)(_trgt(5))(_read(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 382 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 101 (core_tb))
	(_version vd0)
	(_time 1514081973622 2017.12.24 03:19:33)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 30373135356667273431226a643665363336383566)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1216          1514081983167 Core
(_unit VHDL (core 0 6(core 0 20))
	(_version vd0)
	(_time 1514081983168 2017.12.24 03:19:43)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 6b6f396b6f3d3d7d6d6f78316c6c696d6e6d686d3d)
	(_ent
		(_time 1514081717785)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5))(_sens(2)(6)(3)(5))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . Core 2 -1)
)
I 000045 55 1216          1514081995269 Core
(_unit VHDL (core 0 6(core 0 20))
	(_version vd0)
	(_time 1514081995270 2017.12.24 03:19:55)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code b8bbb2ece6eeeeaebebcabe2bfbfbabebdbebbbeee)
	(_ent
		(_time 1514081717785)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5))(_sens(2)(6)(3)(5))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . Core 2 -1)
)
I 000045 55 1216          1514082005156 Core
(_unit VHDL (core 0 6(core 0 20))
	(_version vd0)
	(_time 1514082005157 2017.12.24 03:20:05)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 5b5558585f0d0d4d5d5f48015c5c595d5e5d585d0d)
	(_ent
		(_time 1514081717785)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5))(_sens(2)(6)(3)(5))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . Core 2 -1)
)
I 000045 55 1233          1514082010377 Core
(_unit VHDL (core 0 6(core 0 20))
	(_version vd0)
	(_time 1514082010378 2017.12.24 03:20:10)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code beb1b9eabde8e8a8b8baade4b9b9bcb8bbb8bdb8e8)
	(_ent
		(_time 1514082010372)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5))(_sens(2)(6)(3)(5))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . Core 2 -1)
)
I 000045 55 1233          1514082015828 Core
(_unit VHDL (core 0 6(core 0 20))
	(_version vd0)
	(_time 1514082015829 2017.12.24 03:20:15)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 0b5c590d0f5d5d1d0d0f18510c0c090d0e0d080d5d)
	(_ent
		(_time 1514082010371)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5))(_sens(2)(6)(3)(5))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . Core 2 -1)
)
I 000056 55 1762          1514082031353 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514082031354 2017.12.24 03:20:31)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code a7f4a2f0f6f1f1b1a4a0e1fcf2a1a5a1a4a1f1a0a5)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int fx -1 0 14(_ent (_in))))
				(_port (_int fautomat -1 0 15(_ent (_in))))
				(_port (_int CLR -1 0 16(_ent (_in))))
				(_port (_int CE -1 0 17(_ent (_in))))
				(_port (_int Yautomat -1 0 18(_ent (_inout))))
				(_port (_int Y 0 0 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CLK -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 47(_comp Core)
		(_port
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 29(_arch(_uni))))
		(_sig (_int fautomat -1 0 30(_arch(_uni))))
		(_sig (_int CLR -1 0 31(_arch(_uni))))
		(_sig (_int CE -1 0 32(_arch(_uni))))
		(_sig (_int Yautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLK -1 0 34(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 37(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Y 1 0 37(_arch(_uni))))
		(_sig (_int END_SIM -2 0 40(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 63(_prcs (_wait_for)(_trgt(2)(3)(7)))))
			(CLOCK_CLK(_arch 1 0 76(_prcs (_wait_for)(_trgt(5))(_read(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 382 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 101 (core_tb))
	(_version vd0)
	(_time 1514082031362 2017.12.24 03:20:31)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code b6e4b4e2b5e0e1a1b2b7a4ece2b0e3b0b5b0beb3e0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1233          1514082035332 Core
(_unit VHDL (core 0 6(core 0 20))
	(_version vd0)
	(_time 1514082035333 2017.12.24 03:20:35)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 37673232666161213133246d303035313231343161)
	(_ent
		(_time 1514082010371)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 21(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5))(_sens(2)(6)(3)(5))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . Core 2 -1)
)
I 000045 55 1233          1514106698618 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514106698619 2017.12.24 10:11:38)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 282a792c767e7e3e2e2c3b722f2f2a2e2d2e2b2e7e)
	(_ent
		(_time 1514082010371)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int DIVIDER 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(5))(_sens(2)(6)(3)(5))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . Core 2 -1)
)
I 000045 55 1323          1514106830671 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514106830672 2017.12.24 10:13:50)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 07055201565151110103145d000005010201040151)
	(_ent
		(_time 1514082010371)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7)(5))(_sens(2)(6)(3)(5))(_dssslsensitivity 2))))
			(line__44(_arch 1 0 44(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__45(_arch 2 0 45(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . Core 3 -1)
)
I 000045 55 1211          1514106860474 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514106860475 2017.12.24 10:14:20)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 6c396c6c693a3a7a6b3b7f366b6b6e6a696a6f6a3a)
	(_ent
		(_time 1514082010371)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__36(_arch 1 0 36(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__37(_arch 2 0 37(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
	)
	(_model . Core 3 -1)
)
I 000045 55 1242          1514107178782 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514107178783 2017.12.24 10:19:38)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code d4db8286868282c2d381c78ed3d3d6d2d1d2d7d282)
	(_ent
		(_time 1514107146543)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__38(_arch 1 0 38(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__39(_arch 2 0 39(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
	)
	(_model . Core 3 -1)
)
I 000045 55 1242          1514107182626 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514107182627 2017.12.24 10:19:42)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code d88f8f8a868e8ecedf8dcb82dfdfdadedddedbde8e)
	(_ent
		(_time 1514107146543)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__38(_arch 1 0 38(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__39(_arch 2 0 39(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
	)
	(_model . Core 3 -1)
)
I 000056 55 1763          1514107792841 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514107792842 2017.12.24 10:29:52)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 83d3d48dd6d5d5958084c5d8d68581858085d58481)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int fx -1 0 14(_ent (_in))))
				(_port (_int fautomat -1 0 15(_ent (_in))))
				(_port (_int CLR -1 0 16(_ent (_in))))
				(_port (_int CE -1 0 17(_ent (_in))))
				(_port (_int Yautomat -1 0 18(_ent (_inout))))
				(_port (_int Y 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 47(_comp Core)
		(_port
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 29(_arch(_uni))))
		(_sig (_int fautomat -1 0 30(_arch(_uni))))
		(_sig (_int CLR -1 0 31(_arch(_uni))))
		(_sig (_int CE -1 0 32(_arch(_uni))))
		(_sig (_int Yautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLK -1 0 34(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 1 0 37(_arch(_uni))))
		(_sig (_int END_SIM -2 0 40(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 63(_prcs (_wait_for)(_trgt(2)(3)(7)))))
			(CLOCK_CLK(_arch 1 0 76(_prcs (_wait_for)(_trgt(5))(_read(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 382 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 101 (core_tb))
	(_version vd0)
	(_time 1514107792850 2017.12.24 10:29:52)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 83d2d38d85d5d494878291d9d785d68580858b86d5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1242          1514107796197 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514107796198 2017.12.24 10:29:56)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 9294c09dc6c4c48495c781c89595909497949194c4)
	(_ent
		(_time 1514107146543)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__38(_arch 1 0 38(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__39(_arch 2 0 39(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
	)
	(_model . Core 3 -1)
)
I 000045 55 1260          1514107864651 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514107864652 2017.12.24 10:31:04)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code f7f0f1a7a6a1a1e1f0a2e4adf0f0f5f1f2f1f4f1a1)
	(_ent
		(_time 1514107146543)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__38(_arch 1 0 38(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__39(_arch 2 0 39(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
	)
	(_model . Core 3 -1)
)
I 000045 55 1260          1514107870040 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514107870041 2017.12.24 10:31:10)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 06025700565050100153155c010104000300050050)
	(_ent
		(_time 1514107146543)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_in))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__38(_arch 1 0 38(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__39(_arch 2 0 39(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
	)
	(_model . Core 3 -1)
)
I 000045 55 1454          1514109024184 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514109024185 2017.12.24 10:50:24)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 722776732624246474776128757570747774717424)
	(_ent
		(_time 1514108916442)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 2 0 23(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__39(_arch 1 0 39(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__42(_arch 2 0 42(_prcs (_simple)(_trgt(8)(3))(_sens(6))(_read(8)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131586)
	)
	(_model . Core 3 -1)
)
I 000045 55 1461          1514109049458 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514109049459 2017.12.24 10:50:49)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 24207620767272322221377e232326222122272272)
	(_ent
		(_time 1514109049456)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 2 0 23(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__39(_arch 1 0 39(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__42(_arch 2 0 42(_prcs (_simple)(_trgt(8)(3))(_sens(6))(_read(8)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131586)
	)
	(_model . Core 3 -1)
)
I 000056 55 1773          1514109067358 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514109067359 2017.12.24 10:51:07)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 16171511464040001511504d431014101510401114)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int fx -1 0 14(_ent (_in))))
				(_port (_int fautomat -1 0 15(_ent (_in))))
				(_port (_int CLR -1 0 16(_ent (_in))))
				(_port (_int CE -1 0 17(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 18(_ent (_inout))))
				(_port (_int Y 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 47(_comp Core)
		(_port
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 29(_arch(_uni))))
		(_sig (_int fautomat -1 0 30(_arch(_uni))))
		(_sig (_int CLR -1 0 31(_arch(_uni))))
		(_sig (_int CE -1 0 32(_arch(_uni))))
		(_sig (_int Yautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLK -1 0 34(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 1 0 37(_arch(_uni))))
		(_sig (_int END_SIM -2 0 40(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 63(_prcs (_wait_for)(_trgt(2)(3)(7)))))
			(CLOCK_CLK(_arch 1 0 76(_prcs (_wait_for)(_trgt(5))(_read(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 382 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 101 (core_tb))
	(_version vd0)
	(_time 1514109067363 2017.12.24 10:51:07)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 16161211154041011217044c4210431015101e1340)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1461          1514109071891 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514109071892 2017.12.24 10:51:11)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code c9c7cb9c969f9fdfcfccda93cececbcfcccfcacf9f)
	(_ent
		(_time 1514109049455)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 2 0 23(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__39(_arch 1 0 39(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__42(_arch 2 0 42(_prcs (_simple)(_trgt(8)(3))(_sens(6))(_read(8)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131586)
	)
	(_model . Core 3 -1)
)
I 000045 55 1473          1514109507544 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514109507545 2017.12.24 10:58:27)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 9296969dc6c4c48494c781c89595909497949194c4)
	(_ent
		(_time 1514109049455)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 2 0 23(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__39(_arch 1 0 39(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__42(_arch 2 0 42(_prcs (_simple)(_trgt(8)(3))(_sens(6))(_read(8)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 3 -1)
)
I 000056 55 1770          1514109509576 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514109509577 2017.12.24 10:58:29)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 8185d48fd6d7d7978286c7dad48783878287d78683)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int fx -1 0 14(_ent (_in))))
				(_port (_int fautomat -1 0 15(_ent (_in))))
				(_port (_int CLR -1 0 16(_ent (_in))))
				(_port (_int CE -1 0 17(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 18(_ent (_inout))))
				(_port (_int Y 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 47(_comp Core)
		(_port
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 29(_arch(_uni))))
		(_sig (_int fautomat -1 0 30(_arch(_uni))))
		(_sig (_int CLR -1 0 31(_arch(_uni))))
		(_sig (_int CE -1 0 32(_arch(_uni))))
		(_sig (_int Yautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLK -1 0 34(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 1 0 37(_arch(_uni))))
		(_sig (_int END_SIM -2 0 40(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 63(_prcs (_wait_for)(_trgt(2)(7)))))
			(CLOCK_CLK(_arch 1 0 76(_prcs (_wait_for)(_trgt(5))(_read(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 382 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 101 (core_tb))
	(_version vd0)
	(_time 1514109509585 2017.12.24 10:58:29)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 8184d38f85d7d696858093dbd587d48782878984d7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1473          1514109526937 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514109526938 2017.12.24 10:58:46)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 50515053060606465605430a575752565556535606)
	(_ent
		(_time 1514109049455)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 2 0 23(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__39(_arch 1 0 39(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__42(_arch 2 0 42(_prcs (_simple)(_trgt(8)(3))(_sens(6))(_read(8)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 3 -1)
)
I 000045 55 1473          1514109529712 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514109529713 2017.12.24 10:58:49)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 1e1f48191d484808184b0d4419191c181b181d1848)
	(_ent
		(_time 1514109049455)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 2 0 23(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__39(_arch 1 0 39(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__42(_arch 2 0 42(_prcs (_simple)(_trgt(8)(3))(_sens(6))(_read(8)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 3 -1)
)
I 000045 55 1473          1514109568005 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514109568006 2017.12.24 10:59:28)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code b7b0b7e3e6e1e1a1b1e2a4edb0b0b5b1b2b1b4b1e1)
	(_ent
		(_time 1514109049455)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 2 0 23(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__39(_arch 1 0 39(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__42(_arch 2 0 42(_prcs (_simple)(_trgt(8)(3))(_sens(6))(_read(8)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 3 -1)
)
I 000045 55 1473          1514109571230 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514109571231 2017.12.24 10:59:31)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 4a4e49484d1c1c5c4c1f59104d4d484c4f4c494c1c)
	(_ent
		(_time 1514109049455)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 2 0 23(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__39(_arch 1 0 39(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__42(_arch 2 0 42(_prcs (_simple)(_trgt(8)(3))(_sens(6))(_read(8)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 3 -1)
)
I 000045 55 1473          1514109574939 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514109574940 2017.12.24 10:59:34)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code d0d48682868686c6d685c38ad7d7d2d6d5d6d3d686)
	(_ent
		(_time 1514109049455)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 2 0 23(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__39(_arch 1 0 39(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__42(_arch 2 0 42(_prcs (_simple)(_trgt(8)(3))(_sens(6))(_read(8)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 3 -1)
)
I 000056 55 1770          1514109581068 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514109581069 2017.12.24 10:59:41)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code bdbfb8e9bfebebabbebafbe6e8bbbfbbbebbebbabf)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int fx -1 0 14(_ent (_in))))
				(_port (_int fautomat -1 0 15(_ent (_in))))
				(_port (_int CLR -1 0 16(_ent (_in))))
				(_port (_int CE -1 0 17(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 18(_ent (_inout))))
				(_port (_int Y 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 47(_comp Core)
		(_port
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 29(_arch(_uni))))
		(_sig (_int fautomat -1 0 30(_arch(_uni))))
		(_sig (_int CLR -1 0 31(_arch(_uni))))
		(_sig (_int CE -1 0 32(_arch(_uni))))
		(_sig (_int Yautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLK -1 0 34(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 1 0 37(_arch(_uni))))
		(_sig (_int END_SIM -2 0 40(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 63(_prcs (_wait_for)(_trgt(2)(7)))))
			(CLOCK_CLK(_arch 1 0 76(_prcs (_wait_for)(_trgt(5))(_read(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 382 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 101 (core_tb))
	(_version vd0)
	(_time 1514109581073 2017.12.24 10:59:41)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code bdbebfe9ecebeaaab9bcafe7e9bbe8bbbebbb5b8eb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1473          1514109584173 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514109584174 2017.12.24 10:59:44)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code e3e0e2b0b6b5b5f5e5b6f0b9e4e4e1e5e6e5e0e5b5)
	(_ent
		(_time 1514109049455)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 2 0 23(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__39(_arch 1 0 39(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__42(_arch 2 0 42(_prcs (_simple)(_trgt(8)(3))(_sens(6))(_read(8)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 3 -1)
)
I 000045 55 1473          1514109644889 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514109644890 2017.12.24 11:00:44)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 11131216464747071744024b161613171417121747)
	(_ent
		(_time 1514109049455)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 2 0 23(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__39(_arch 1 0 39(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__42(_arch 2 0 42(_prcs (_simple)(_trgt(8)(3))(_sens(6))(_read(8)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 3 -1)
)
I 000056 55 1770          1514109644980 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514109644981 2017.12.24 11:00:44)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 6f6d6c6f6f3939796c6829343a696d696c6939686d)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int fx -1 0 14(_ent (_in))))
				(_port (_int fautomat -1 0 15(_ent (_in))))
				(_port (_int CLR -1 0 16(_ent (_in))))
				(_port (_int CE -1 0 17(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 18(_ent (_inout))))
				(_port (_int Y 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 47(_comp Core)
		(_port
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 29(_arch(_uni))))
		(_sig (_int fautomat -1 0 30(_arch(_uni))))
		(_sig (_int CLR -1 0 31(_arch(_uni))))
		(_sig (_int CE -1 0 32(_arch(_uni))))
		(_sig (_int Yautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLK -1 0 34(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 1 0 37(_arch(_uni))))
		(_sig (_int END_SIM -2 0 40(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 63(_prcs (_wait_for)(_trgt(2)(7)))))
			(CLOCK_CLK(_arch 1 0 76(_prcs (_wait_for)(_trgt(5))(_read(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 382 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 101 (core_tb))
	(_version vd0)
	(_time 1514109644992 2017.12.24 11:00:44)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 6f6c6b6f3c3938786b6e7d353b693a696c69676a39)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1473          1514109648091 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514109648092 2017.12.24 11:00:48)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 9597c59ac6c3c38393c086cf9292979390939693c3)
	(_ent
		(_time 1514109049455)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 2 0 23(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__39(_arch 1 0 39(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__42(_arch 2 0 42(_prcs (_simple)(_trgt(8)(3))(_sens(6))(_read(8)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 3 -1)
)
I 000045 55 1473          1514109765195 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514109765196 2017.12.24 11:02:45)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code fafdfcaafdacacecfcafe9a0fdfdf8fcfffcf9fcac)
	(_ent
		(_time 1514109049455)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 2 0 23(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__39(_arch 1 0 39(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__42(_arch 2 0 42(_prcs (_simple)(_trgt(8)(3))(_sens(6))(_read(8)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 3 -1)
)
I 000056 55 1773          1514109808088 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514109808089 2017.12.24 11:03:28)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 85d1d28bd6d3d3938682c3ded08387838683d38287)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int fx -1 0 14(_ent (_in))))
				(_port (_int fautomat -1 0 15(_ent (_in))))
				(_port (_int CLR -1 0 16(_ent (_in))))
				(_port (_int CE -1 0 17(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 18(_ent (_inout))))
				(_port (_int Y 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 47(_comp Core)
		(_port
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 29(_arch(_uni))))
		(_sig (_int fautomat -1 0 30(_arch(_uni))))
		(_sig (_int CLR -1 0 31(_arch(_uni))))
		(_sig (_int CE -1 0 32(_arch(_uni))))
		(_sig (_int Yautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLK -1 0 34(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 1 0 37(_arch(_uni))))
		(_sig (_int END_SIM -2 0 40(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 63(_prcs (_wait_for)(_trgt(2)(3)(7)))))
			(CLOCK_CLK(_arch 1 0 76(_prcs (_wait_for)(_trgt(5))(_read(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 382 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 101 (core_tb))
	(_version vd0)
	(_time 1514109808098 2017.12.24 11:03:28)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 95c0c59a95c3c282919487cfc193c09396939d90c3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1473          1514109824323 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514109824324 2017.12.24 11:03:44)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code ffafafafffa9a9e9f9aaeca5f8f8fdf9faf9fcf9a9)
	(_ent
		(_time 1514109049455)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 2 0 23(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__39(_arch 1 0 39(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__42(_arch 2 0 42(_prcs (_simple)(_trgt(8)(3))(_sens(6))(_read(8)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 3 -1)
)
I 000045 55 1473          1514109928764 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514109928765 2017.12.24 11:05:28)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code f4fbf3a4a6a2a2e2f2a1e7aef3f3f6f2f1f2f7f2a2)
	(_ent
		(_time 1514109049455)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 2 0 23(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__39(_arch 1 0 39(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__42(_arch 2 0 42(_prcs (_simple)(_trgt(8)(3))(_sens(6))(_read(8)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 3 -1)
)
I 000045 55 1473          1514110026674 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514110026675 2017.12.24 11:07:06)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 67606767363131716132743d606065616261646131)
	(_ent
		(_time 1514109049455)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 2 0 23(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__39(_arch 1 0 39(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__42(_arch 2 0 42(_prcs (_simple)(_trgt(8)(3))(_sens(6))(_read(8)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 3 -1)
)
I 000045 55 1473          1514110034678 Core
(_unit VHDL (core 0 6(core 0 21))
	(_version vd0)
	(_time 1514110034679 2017.12.24 11:07:14)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code a7a2a6f0f6f1f1b1a1f2b4fda0a0a5a1a2a1a4a1f1)
	(_ent
		(_time 1514109049455)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 22(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 2 0 23(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__39(_arch 1 0 39(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__42(_arch 2 0 42(_prcs (_simple)(_trgt(8)(3))(_sens(6))(_read(8)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 3 -1)
)
I 000045 55 1473          1514110102349 Core
(_unit VHDL (core 0 6(core 0 22))
	(_version vd0)
	(_time 1514110102350 2017.12.24 11:08:22)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code fffaadafffa9a9e9f9aaeca5f8f8fdf9faf9fcf9a9)
	(_ent
		(_time 1514109049455)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int Yautomat -1 0 12(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 13(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 23(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 2 0 24(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(7))(_sens(2)(6))(_read(7)(3)))))
			(line__40(_arch 1 0 40(_assignment (_alias((Y)(Ylicznik)))(_trgt(5))(_sens(7)))))
			(line__43(_arch 2 0 43(_prcs (_simple)(_trgt(8)(3))(_sens(6))(_read(8)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 3 -1)
)
I 000045 55 1616          1514110123638 Core
(_unit VHDL (core 0 6(core 0 22))
	(_version vd0)
	(_time 1514110123639 2017.12.24 11:08:43)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 2f21792b2f797939297d3c7528282d292a292c2979)
	(_ent
		(_time 1514110123636)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 12(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 14(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 23(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 24(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(8))(_sens(2)(7))(_read(8)(3)))))
			(line__40(_arch 1 0 40(_assignment (_alias((Y)(Ylicznik)))(_trgt(6))(_sens(8)))))
			(line__43(_arch 2 0 43(_prcs (_simple)(_trgt(9)(3))(_sens(7))(_read(9)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 3 -1)
)
I 000056 55 1947          1514110126335 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514110126336 2017.12.24 11:08:46)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code afa0a4f8aff9f9b9aca8e9f4faa9ada9aca9f9a8ad)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int fx -1 0 14(_ent (_in))))
				(_port (_int fautomat -1 0 15(_ent (_in))))
				(_port (_int CLR -1 0 16(_ent (_in))))
				(_port (_int CE -1 0 17(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 18(_ent (_inout))))
				(_port (_int Y 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 20(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 47(_comp Core)
		(_port
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((Yx)(_open))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 29(_arch(_uni))))
		(_sig (_int fautomat -1 0 30(_arch(_uni))))
		(_sig (_int CLR -1 0 31(_arch(_uni))))
		(_sig (_int CE -1 0 32(_arch(_uni))))
		(_sig (_int Yautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLK -1 0 34(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 1 0 37(_arch(_uni))))
		(_sig (_int END_SIM -2 0 40(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 63(_prcs (_wait_for)(_trgt(2)(3)(7)))))
			(CLOCK_CLK(_arch 1 0 76(_prcs (_wait_for)(_trgt(5))(_read(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 566 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 101 (core_tb))
	(_version vd0)
	(_time 1514110126344 2017.12.24 11:08:46)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code bfb1b3ebece9e8a8bbbeade5ebb9eab9bcb9b7bae9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((Yx)(_open))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1616          1514110149595 Core
(_unit VHDL (core 0 6(core 0 22))
	(_version vd0)
	(_time 1514110149596 2017.12.24 11:09:09)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 91c1919ec6c7c78797c382cb9696939794979297c7)
	(_ent
		(_time 1514110123635)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 12(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 14(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 23(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 24(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(8))(_sens(2)(7))(_read(8)(3)))))
			(line__40(_arch 1 0 40(_assignment (_alias((Y)(Ylicznik)))(_trgt(6))(_sens(8)))))
			(line__43(_arch 2 0 43(_prcs (_simple)(_trgt(9)(3))(_sens(7))(_read(9)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 3 -1)
)
I 000045 55 1699          1514110233558 Core
(_unit VHDL (core 0 6(core 0 22))
	(_version vd0)
	(_time 1514110233559 2017.12.24 11:10:33)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 8287d38cd6d4d49484d091d88585808487848184d4)
	(_ent
		(_time 1514110123635)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 12(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 14(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 23(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 24(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(8))(_sens(2)(7))(_read(8)(3)))))
			(line__40(_arch 1 0 40(_assignment (_alias((Y)(Ylicznik)))(_trgt(6))(_sens(8)))))
			(line__43(_arch 2 0 43(_prcs (_simple)(_trgt(9)(3))(_sens(7))(_read(9)(3)))))
			(line__63(_arch 3 0 63(_assignment (_alias((Yx)(clka)))(_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 4 -1)
)
I 000037 55 566 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 103 (core_tb))
	(_version vd0)
	(_time 1514110248042 2017.12.24 11:10:48)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 16161611154041011217044c4210431015101e1340)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((Yx)(_open))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2230          1514110261539 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514110261540 2017.12.24 11:11:01)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code d285d980868484c4d1d3948987d4d0d4d1d484d5d0)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int fx -1 0 14(_ent (_in))))
				(_port (_int fautomat -1 0 15(_ent (_in))))
				(_port (_int CLR -1 0 16(_ent (_in))))
				(_port (_int Yx 0 0 17(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 0 18(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 19(_ent (_inout))))
				(_port (_int Y 1 0 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 48(_comp Core)
		(_port
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 30(_arch(_uni))))
		(_sig (_int fautomat -1 0 31(_arch(_uni))))
		(_sig (_int CLR -1 0 32(_arch(_uni))))
		(_sig (_int CE -1 0 33(_arch(_uni))))
		(_sig (_int Yautomat -1 0 34(_arch(_uni))))
		(_sig (_int CLK -1 0 35(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 0 39(_arch(_uni))))
		(_sig (_int END_SIM -2 0 41(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs (_wait_for)(_trgt(2)(3)(8)))))
			(CLOCK_CLK(_arch 1 0 78(_prcs (_wait_for)(_trgt(5))(_read(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 563 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 103 (core_tb))
	(_version vd0)
	(_time 1514110261548 2017.12.24 11:11:01)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code e2b4eeb1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1699          1514110276568 Core
(_unit VHDL (core 0 6(core 0 22))
	(_version vd0)
	(_time 1514110276569 2017.12.24 11:11:16)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 89da8987d6dfdf9f8fdb9ad38e8e8b8f8c8f8a8fdf)
	(_ent
		(_time 1514110123635)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 12(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 14(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 23(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 24(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(8))(_sens(2)(7))(_read(8)(3)))))
			(line__40(_arch 1 0 40(_assignment (_alias((Y)(Ylicznik)))(_trgt(6))(_sens(8)))))
			(line__43(_arch 2 0 43(_prcs (_simple)(_trgt(9)(3))(_sens(7))(_read(9)(3)))))
			(line__63(_arch 3 0 63(_assignment (_alias((Yx)(clka)))(_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 4 -1)
)
I 000045 55 1699          1514110333350 Core
(_unit VHDL (core 0 6(core 0 22))
	(_version vd0)
	(_time 1514110333351 2017.12.24 11:12:13)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 57025554060101415104440d505055515251545101)
	(_ent
		(_time 1514110123635)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 12(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 14(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 23(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 24(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(8))(_sens(2)(7))(_read(8)(3)))))
			(line__40(_arch 1 0 40(_assignment (_alias((Y)(Ylicznik)))(_trgt(6))(_sens(8)))))
			(line__43(_arch 2 0 43(_prcs (_simple)(_trgt(9)(3))(_sens(7))(_read(9)(3)))))
			(line__64(_arch 3 0 64(_assignment (_alias((Yx)(clka)))(_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 4 -1)
)
I 000045 55 1699          1514110341073 Core
(_unit VHDL (core 0 6(core 0 22))
	(_version vd0)
	(_time 1514110341074 2017.12.24 11:12:21)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 7d2f287c7f2b2b6b7b2e6e277a7a7f7b787b7e7b2b)
	(_ent
		(_time 1514110123635)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 12(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 14(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 23(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 24(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(8))(_sens(2)(7))(_read(8)(3)))))
			(line__40(_arch 1 0 40(_assignment (_alias((Y)(Ylicznik)))(_trgt(6))(_sens(8)))))
			(line__43(_arch 2 0 43(_prcs (_simple)(_trgt(9)(3))(_sens(7))(_read(9)(3)))))
			(line__64(_arch 3 0 64(_assignment (_alias((Yx)(clka)))(_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 4 -1)
)
I 000045 55 1699          1514110625384 Core
(_unit VHDL (core 0 6(core 0 22))
	(_version vd0)
	(_time 1514110625385 2017.12.24 11:17:05)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 16131311464040001043054c111114101310151040)
	(_ent
		(_time 1514110123635)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 12(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 14(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 23(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 24(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(8))(_sens(2)(7))(_read(8)(3)))))
			(line__40(_arch 1 0 40(_assignment (_alias((Y)(Ylicznik)))(_trgt(6))(_sens(8)))))
			(line__43(_arch 2 0 43(_prcs (_simple)(_trgt(9)(3))(_sens(7))(_read(9)(3)))))
			(line__62(_arch 3 0 62(_assignment (_alias((Yx)(clka)))(_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 4 -1)
)
I 000056 55 2230          1514110625461 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514110625462 2017.12.24 11:17:05)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 64616164363232726765223f316266626762326366)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int fx -1 0 14(_ent (_in))))
				(_port (_int fautomat -1 0 15(_ent (_in))))
				(_port (_int CLR -1 0 16(_ent (_in))))
				(_port (_int Yx 0 0 17(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 0 18(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 19(_ent (_inout))))
				(_port (_int Y 1 0 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 48(_comp Core)
		(_port
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 30(_arch(_uni))))
		(_sig (_int fautomat -1 0 31(_arch(_uni))))
		(_sig (_int CLR -1 0 32(_arch(_uni))))
		(_sig (_int CE -1 0 33(_arch(_uni))))
		(_sig (_int Yautomat -1 0 34(_arch(_uni))))
		(_sig (_int CLK -1 0 35(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 0 39(_arch(_uni))))
		(_sig (_int END_SIM -2 0 41(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs (_wait_for)(_trgt(2)(3)(8)))))
			(CLOCK_CLK(_arch 1 0 78(_prcs (_wait_for)(_trgt(5))(_read(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 563 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 103 (core_tb))
	(_version vd0)
	(_time 1514110625471 2017.12.24 11:17:05)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 74707675752223637075662e2072217277727c7122)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1699          1514110640356 Core
(_unit VHDL (core 0 6(core 0 22))
	(_version vd0)
	(_time 1514110640357 2017.12.24 11:17:20)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 9e9f9d919dc8c88898cb8dc499999c989b989d98c8)
	(_ent
		(_time 1514110123635)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 12(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 14(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 23(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 24(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(8))(_sens(2)(7))(_read(8)(3)))))
			(line__40(_arch 1 0 40(_assignment (_alias((Y)(Ylicznik)))(_trgt(6))(_sens(8)))))
			(line__43(_arch 2 0 43(_prcs (_simple)(_trgt(9)(3))(_sens(7))(_read(9)(3)))))
			(line__62(_arch 3 0 62(_assignment (_alias((Yx)(clka)))(_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(197379)
		(131586)
	)
	(_model . Core 4 -1)
)
I 000045 55 1708          1514110757654 Core
(_unit VHDL (core 0 6(core 0 22))
	(_version vd0)
	(_time 1514110757655 2017.12.24 11:19:17)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code cfca9d9acf9999d9c99adc95c8c8cdc9cac9ccc999)
	(_ent
		(_time 1514110123635)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 12(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 14(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 23(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 24(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(8))(_sens(2)(7))(_read(8)(3)))))
			(line__40(_arch 1 0 40(_assignment (_alias((Y)(Ylicznik)))(_trgt(6))(_sens(8)))))
			(line__43(_arch 2 0 43(_prcs (_simple)(_trgt(9)(3))(_sens(7))(_read(9)))))
			(line__62(_arch 3 0 62(_assignment (_alias((Yx)(clka)))(_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 4 -1)
)
I 000045 55 1708          1514110795915 Core
(_unit VHDL (core 0 6(core 0 22))
	(_version vd0)
	(_time 1514110795916 2017.12.24 11:19:55)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 396b3a3c666f6f2f3f6c2a633e3e3b3f3c3f3a3f6f)
	(_ent
		(_time 1514110123635)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 12(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 14(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 23(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 24(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(8))(_sens(2)(7))(_read(8)(3)))))
			(line__40(_arch 1 0 40(_assignment (_alias((Y)(Ylicznik)))(_trgt(6))(_sens(8)))))
			(line__43(_arch 2 0 43(_prcs (_simple)(_trgt(9)(3))(_sens(7))(_read(9)))))
			(line__62(_arch 3 0 62(_assignment (_alias((Yx)(clka)))(_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 4 -1)
)
I 000056 55 2227          1514110835857 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514110835858 2017.12.24 11:20:35)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 4a4a1a484d1c1c5c494b0c111f4c484c494c1c4d48)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int fx -1 0 14(_ent (_in))))
				(_port (_int fautomat -1 0 15(_ent (_in))))
				(_port (_int CLR -1 0 16(_ent (_in))))
				(_port (_int Yx 0 0 17(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 0 18(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 19(_ent (_inout))))
				(_port (_int Y 1 0 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 48(_comp Core)
		(_port
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 30(_arch(_uni))))
		(_sig (_int fautomat -1 0 31(_arch(_uni))))
		(_sig (_int CLR -1 0 32(_arch(_uni))))
		(_sig (_int CE -1 0 33(_arch(_uni))))
		(_sig (_int Yautomat -1 0 34(_arch(_uni))))
		(_sig (_int CLK -1 0 35(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 0 39(_arch(_uni))))
		(_sig (_int END_SIM -2 0 41(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 65(_prcs (_wait_for)(_trgt(2)(8)))))
			(CLOCK_CLK(_arch 1 0 78(_prcs (_wait_for)(_trgt(5))(_read(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 563 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 103 (core_tb))
	(_version vd0)
	(_time 1514110835865 2017.12.24 11:20:35)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 4a4b1d481e1c1d5d4e4b58101e4c1f4c494c424f1c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1708          1514110838319 Core
(_unit VHDL (core 0 6(core 0 22))
	(_version vd0)
	(_time 1514110838320 2017.12.24 11:20:38)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code dfded98ddf8989c9d98acc85d8d8ddd9dad9dcd989)
	(_ent
		(_time 1514110123635)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 12(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 14(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 23(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 24(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs (_simple)(_trgt(8))(_sens(2)(7))(_read(8)(3)))))
			(line__40(_arch 1 0 40(_assignment (_alias((Y)(Ylicznik)))(_trgt(6))(_sens(8)))))
			(line__43(_arch 2 0 43(_prcs (_simple)(_trgt(9)(3))(_sens(7))(_read(9)))))
			(line__62(_arch 3 0 62(_assignment (_alias((Yx)(clka)))(_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 4 -1)
)
I 000045 55 1774          1514119725482 Core
(_unit VHDL (core 0 6(core 0 23))
	(_version vd0)
	(_time 1514119725483 2017.12.24 13:48:45)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 636461633635357565337039646461656665606535)
	(_ent
		(_time 1514119725480)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 12(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 14(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 0 0 15(_ent(_inout(_string \"000"\)))))
		(_port (_int CLK -1 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 24(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 25(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs (_simple)(_trgt(9))(_sens(2)(8))(_read(9)(3)))))
			(line__41(_arch 1 0 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(6))(_sens(9)))))
			(line__44(_arch 2 0 44(_prcs (_simple)(_trgt(10)(3))(_sens(8))(_read(10)))))
			(line__60(_arch 3 0 60(_assignment (_alias((Yx)(clka)))(_trgt(4))(_sens(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 4 -1)
)
I 000056 55 2250          1514119727608 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514119727609 2017.12.24 13:48:47)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code b0b7bae4e6e6e6a6b3b6f6ebe5b6b2b6b3b6e6b7b2)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int fx -1 0 14(_ent (_in))))
				(_port (_int fautomat -1 0 15(_ent (_in))))
				(_port (_int CLR -1 0 16(_ent (_in))))
				(_port (_int Yx 0 0 17(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 0 18(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 19(_ent (_inout))))
				(_port (_int Y 1 0 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 48(_comp Core)
		(_port
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(_open))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 30(_arch(_uni))))
		(_sig (_int fautomat -1 0 31(_arch(_uni))))
		(_sig (_int CLR -1 0 32(_arch(_uni))))
		(_sig (_int CE -1 0 33(_arch(_uni))))
		(_sig (_int Yautomat -1 0 34(_arch(_uni))))
		(_sig (_int CLK -1 0 35(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 39(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 0 39(_arch(_uni))))
		(_sig (_int END_SIM -2 0 41(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 64(_prcs (_wait_for)(_trgt(2)(8)))))
			(CLOCK_CLK(_arch 1 0 77(_prcs (_wait_for)(_trgt(5))(_read(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 587 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 102 (core_tb))
	(_version vd0)
	(_time 1514119727620 2017.12.24 13:48:47)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code b0b6bde4b5e6e7a7b4b1a2eae4b6e5b6b3b6b8b5e6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(_open))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1907          1514120234935 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1514120234936 2017.12.24 13:57:14)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 70227471262626667175632a777772767576737626)
	(_ent
		(_time 1514120234933)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(10))(_sens(2)(9))(_read(10)(3)))))
			(line__42(_arch 1 0 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__45(_arch 2 0 45(_prcs (_simple)(_trgt(11)(3))(_sens(9))(_read(11)))))
			(line__61(_arch 3 0 61(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__65(_arch 4 0 65(_prcs (_trgt(8))(_sens(4)(7))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 5 -1)
)
I 000056 55 2502          1514120337821 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514120337822 2017.12.24 13:58:57)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 4b4b41494f1d1d5d48460d101e4d494d484d1d4c49)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 0 14(_ent (_in))))
				(_port (_int Ylatch 0 0 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 0 16(_ent (_in))))
				(_port (_int fautomat -1 0 17(_ent (_in))))
				(_port (_int CLR -1 0 18(_ent (_in))))
				(_port (_int Yx 1 0 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 0 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 21(_ent (_inout))))
				(_port (_int Y 0 0 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 32(_arch(_uni))))
		(_sig (_int fautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int CE -1 0 35(_arch(_uni))))
		(_sig (_int Yautomat -1 0 36(_arch(_uni))))
		(_sig (_int CLK -1 0 37(_arch(_uni))))
		(_sig (_int LE -1 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 0 41(_arch(_uni))))
		(_sig (_int Ylatch 2 0 42(_arch(_uni))))
		(_sig (_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 69(_prcs (_wait_for)(_trgt(2)(10)))))
			(CLOCK_CLK(_arch 1 0 82(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 605 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 107 (core_tb))
	(_version vd0)
	(_time 1514120337843 2017.12.24 13:58:57)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 6b6a666b3c3d3c7c6f6a79313f6d3e6d686d636e3d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000056 55 2505          1514120404138 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1514120404139 2017.12.24 14:00:04)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 636333633635357561662538366561656065356461)
	(_ent
		(_time 1514080966610)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 0 14(_ent (_in))))
				(_port (_int Ylatch 0 0 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 0 16(_ent (_in))))
				(_port (_int fautomat -1 0 17(_ent (_in))))
				(_port (_int CLR -1 0 18(_ent (_in))))
				(_port (_int Yx 1 0 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 0 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 21(_ent (_inout))))
				(_port (_int Y 0 0 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 32(_arch(_uni))))
		(_sig (_int fautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int CE -1 0 35(_arch(_uni))))
		(_sig (_int Yautomat -1 0 36(_arch(_uni))))
		(_sig (_int CLK -1 0 37(_arch(_uni))))
		(_sig (_int LE -1 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 0 41(_arch(_uni))))
		(_sig (_int Ylatch 2 0 42(_arch(_uni))))
		(_sig (_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 0 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000037 55 605 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1514120404160 2017.12.24 14:00:04)
	(_source (\./../src/Core_TB.vhd\))
	(_parameters tan)
	(_code 7372247275252464777261292775267570757b7625)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 1907          1514120406226 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1514120406227 2017.12.24 14:00:06)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 8283858cd6d4d494838791d88585808487848184d4)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_simple)(_trgt(10))(_sens(2)(9))(_read(10)(3)))))
			(line__42(_arch 1 0 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__45(_arch 2 0 45(_prcs (_simple)(_trgt(11)(3))(_sens(9))(_read(11)))))
			(line__61(_arch 3 0 61(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__65(_arch 4 0 65(_prcs (_trgt(8))(_sens(4)(7))(_dssslsensitivity 1))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 5 -1)
)
I 000045 55 2060          1514120492942 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1514120492943 2017.12.24 14:01:32)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 40154442161616564143531a474742464546434616)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_simple)(_trgt(10))(_sens(2)(9))(_read(10)(3)))))
			(line__43(_arch 1 0 43(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__46(_arch 2 0 46(_prcs (_simple)(_trgt(11)(3))(_sens(9))(_read(11)))))
			(line__62(_arch 3 0 62(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 4 0 66(_prcs (_trgt(12))(_sens(4)(7))(_dssslsensitivity 1))))
			(line__72(_arch 5 0 72(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000045 55 2060          1514120511078 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1514120511079 2017.12.24 14:01:51)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 1d1b4b1a1f4b4b0b1c1e0e471a1a1f1b181b1e1b4b)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_simple)(_trgt(10))(_sens(2)(9))(_read(10)(3)))))
			(line__43(_arch 1 0 43(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__46(_arch 2 0 46(_prcs (_simple)(_trgt(11)(3))(_sens(9))(_read(11)))))
			(line__62(_arch 3 0 62(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 4 0 66(_prcs (_trgt(12))(_sens(4)(7))(_dssslsensitivity 1))))
			(line__72(_arch 5 0 72(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000045 55 2060          1514120551500 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1514120551501 2017.12.24 14:02:31)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 035453055655551502001059040401050605000555)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_simple)(_trgt(10))(_sens(2)(9))(_read(10)(3)))))
			(line__43(_arch 1 0 43(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__46(_arch 2 0 46(_prcs (_simple)(_trgt(11)(3))(_sens(9))(_read(11)))))
			(line__62(_arch 3 0 62(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 4 0 66(_prcs (_trgt(12))(_sens(4)(7))(_dssslsensitivity 1))))
			(line__72(_arch 5 0 72(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000045 55 2060          1514120559363 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1514120559364 2017.12.24 14:02:39)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code b6e3e4e2e6e0e0a0b7b5a5ecb1b1b4b0b3b0b5b0e0)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_simple)(_trgt(10))(_sens(2)(9))(_read(10)(3)))))
			(line__43(_arch 1 0 43(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__46(_arch 2 0 46(_prcs (_simple)(_trgt(11)(3))(_sens(9))(_read(11)))))
			(line__62(_arch 3 0 62(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 4 0 66(_prcs (_trgt(12))(_sens(4)(7))(_dssslsensitivity 1))))
			(line__72(_arch 5 0 72(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000045 55 2050          1514120706224 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1514120706225 2017.12.24 14:05:06)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 626469623634347463617138656560646764616434)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_simple)(_trgt(10))(_sens(2)(9))(_read(10)(3)))))
			(line__43(_arch 1 0 43(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__46(_arch 2 0 46(_prcs (_simple)(_trgt(11)(3))(_sens(9))(_read(11)))))
			(line__62(_arch 3 0 62(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 4 0 66(_prcs (_simple)(_trgt(12))(_sens(4)(9))(_read(7)))))
			(line__72(_arch 5 0 72(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000045 55 2050          1514120721918 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1514120721919 2017.12.24 14:05:21)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code b9bbbfede6efefafb8baaae3bebebbbfbcbfbabfef)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_simple)(_trgt(10))(_sens(2)(9))(_read(10)(3)))))
			(line__43(_arch 1 0 43(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__46(_arch 2 0 46(_prcs (_simple)(_trgt(11)(3))(_sens(9))(_read(11)))))
			(line__62(_arch 3 0 62(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 4 0 66(_prcs (_simple)(_trgt(12))(_sens(4)(9))(_read(7)))))
			(line__72(_arch 5 0 72(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000045 55 2051          1514120978800 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1514120978801 2017.12.24 14:09:38)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 24212620767272322573377e232326222122272272)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_simple)(_trgt(10))(_sens(2)(9))(_read(10)(3)))))
			(line__43(_arch 1 0 43(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__46(_arch 2 0 46(_prcs (_simple)(_trgt(11)(3))(_sens(9))(_read(11)))))
			(line__62(_arch 3 0 62(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 4 0 66(_prcs (_simple)(_trgt(12))(_sens(10)(4))(_read(2)))))
			(line__74(_arch 5 0 74(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
V 000045 55 2051          1514120981915 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1514120981916 2017.12.24 14:09:41)
	(_source (\./../src/Core.vhd\))
	(_parameters tan)
	(_code 494c1e4b161f1f5f481e5a134e4e4b4f4c4f4a4f1f)
	(_ent
		(_time 1514120234932)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_simple)(_trgt(10))(_sens(2)(9))(_read(10)(3)))))
			(line__43(_arch 1 0 43(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__46(_arch 2 0 46(_prcs (_simple)(_trgt(11)(3))(_sens(9))(_read(11)))))
			(line__62(_arch 3 0 62(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 4 0 66(_prcs (_simple)(_trgt(12))(_sens(10)(4))(_read(2)))))
			(line__74(_arch 5 0 74(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
