0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sim_1/new/riscv_processor_top_tb.sv,1744987269,systemVerilog,,,,riscv_processor_top_tb,,,,,,,,
C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/alu.sv,1744987058,systemVerilog,,C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/clock_divider.sv,,alu,,,,,,,,
C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/clock_divider.sv,1745025496,systemVerilog,,C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/control_unit.sv,,clock_divider,,,,,,,,
C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/control_unit.sv,1744987045,systemVerilog,,C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/data_memory.sv,,control_unit,,,,,,,,
C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/data_memory.sv,1744634560,systemVerilog,,C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/debounce.sv,,data_memory,,,,,,,,
C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/debounce.sv,1745025481,systemVerilog,,C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv,,debounce,,,,,,,,
C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/display_controller.sv,1745030388,systemVerilog,,C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/edge_detector.sv,,display_controller,,,,,,,,
C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/edge_detector.sv,1745025473,systemVerilog,,C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/immediate_gen.sv,,edge_detector,,,,,,,,
C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/immediate_gen.sv,1744986605,systemVerilog,,C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/instr_memory.sv,,immediate_gen,,,,,,,,
C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/instr_memory.sv,1744986669,systemVerilog,,C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/io_interface.sv,,instr_memory,,,,,,,,
C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/io_interface.sv,1745030849,systemVerilog,,C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/register_file.sv,,io_interface,,,,,,,,
C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/register_file.sv,1744643413,systemVerilog,,C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/riscv_core.sv,,register_file,,,,,,,,
C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/riscv_core.sv,1744987051,systemVerilog,,C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/riscv_processor_top.sv,,riscv_core,,,,,,,,
C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sources_1/new/riscv_processor_top.sv,1745023493,systemVerilog,,C:/Users/24903/Desktop/single-cycle_RISC-V_processor/single-cycle RISC-V processor.srcs/sim_1/new/riscv_processor_top_tb.sv,,riscv_processor_top,,,,,,,,
