// Seed: 537611293
module module_0 (
    input tri1 id_0
);
  wor id_2, id_3;
  tri1 id_4 = id_0;
  assign module_1.id_4 = 0;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input  tri0 id_2,
    output wire id_3,
    output wor  id_4
);
  assign id_3 = id_2;
  assign id_0 = -1;
  wire id_6;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    input  uwire id_0,
    output tri   id_1,
    input  wand  id_2,
    input  wor   id_3,
    id_9,
    output wand  id_4,
    output uwire id_5,
    output wire  id_6,
    input  uwire id_7
);
  wor id_10, id_11, id_12, id_13;
  wire id_14;
  module_0 modCall_1 (id_7);
  assign modCall_1.id_3 = 0;
  initial id_13 = 1;
endmodule
