# Week 1 - RISC-V SoC Tapeout Journey (Divya Darshan)
---

[![Repo Size](https://img.shields.io/github/repo-size/DivyaDarshan09/Divya_Darshan-VSD-RISCV-week-1)](https://github.com/DivyaDarshan09/Divya_Darshan-VSD-RISCV-week-1)
[![Owner](https://img.shields.io/badge/Owner-DivyaDarshan09-blue)](https://github.com/DivyaDarshan09)

This repository documents the work done in Week 1 of my 20-week RISC-V SoC Tapeout project powered by VLSI System Design (VSD) and IIT Gandhinagar.

---

##  Repository Structure

```tree 
Day-1/
â”œâ”€â”€ 1-Introduction-to-iVerilog/
â”‚   â””â”€â”€ Readme.md
â”‚
â”œâ”€â”€ 2-Labs-using-iVerilog-GTKwave/
â”‚   â””â”€â”€ Readme.md
â”‚
â”œâ”€â”€ 3-Introduction-to-Yosys-Logic-Synthesis/
â”‚   â””â”€â”€ Readme.md
â”‚
â””â”€â”€ 4-Labs-using-Yosys-Sky130-PDK/
    â””â”€â”€ Readme.md
Day-2/
â”œâ”€â”€ 1-Introduction-to-Timing-Libs/
â”‚   â””â”€â”€ Readme.md
â”œâ”€â”€ 2-Hierarchical-vs-Flat-Synthesis/
â”‚   â””â”€â”€ Readme.md
â””â”€â”€ 3-Various-Flop-Coding-Styles-and-Optimizations/
    â””â”€â”€ Readme.md
Day-3/
â”‚â”€â”€ README.md         
â”‚
â”œâ”€â”€ Intro_to_Optimization/
â”‚   â””â”€â”€ README.md
â”‚
â”œâ”€â”€ Combinational_Logic_Optimization/
â”‚   â””â”€â”€ README.md
â”‚
â”œâ”€â”€ Sequential_Logic_Optimization/
â”‚   â””â”€â”€ README.md
â”‚
â””â”€â”€ Sequential_Optimization_for_Unused_Outputs/
    â””â”€â”€ README.md
Day4/
â”‚â”€â”€ README.md 
â”‚
â”œâ”€â”€ GLS & Synthesisâ€“Simulation Mismatch + Blocking/Non-Blocking Mismatch/
â”‚ â””â”€â”€ README.md 
â”‚
â”œâ”€â”€ Labs on GLS & Synthesisâ€“Simulation Mismatch/
â”‚ â””â”€â”€ README.md 
â”‚
â””â”€â”€ Labs on Synthesisâ€“Simulation Mismatch for Blocking Statements/
  â””â”€â”€ README.md 
Day-5/
â”‚â”€â”€ README.md # Main Day 5 summary
â”‚
â”œâ”€â”€ If-Case_Constructs/
â”‚ â””â”€â”€ README.md
â”‚
â”œâ”€â”€ Incomplete_If-Case/
â”‚ â””â”€â”€ README.md
â”‚
â”œâ”€â”€ Incomplete_Overlapping_Case/
â”‚ â””â”€â”€ README.md
â”‚
â”œâ”€â”€ For-Loop_Generate/
â”‚ â””â”€â”€ README.md
â”‚
â””â”€â”€ Labs_For-Loop_Generate/
  â””â”€â”€ README.md
```
---

## Week -1 Topics Covered:

- **Day-1**: Introduction to Verilog RTL Design and Synthesis.  
- **Day-2**: Timing Libs, Hierarchical vs Flat Synthesis & Efficient Loop Coding Styles.
- **Day-3**: Combinational and Sequential Optimization.  
- **Day-4**: GLS, Blocking vs Non-Blocking & Synthesis-Simulation Mismatch.  
- **Day-5**: Optimization in Synthesis.

### Each day folder contains:
- Basic definition
- Verilog code files
- Simulation files and screenshots
- Synthesized printing stats and graphical representation of the design
- README describing tasks and observations

---
## Tools Used 

| Tool                     | Purpose / Use Case                                      |
|--------------------------|--------------------------------------------------------|
| Icarus Verilog (iverilog)| Compiling and simulating Verilog/SystemVerilog code    |
| GTKWave                  | Viewing and analyzing waveform outputs                |
| Yosys                    | Synthesizing Verilog designs to gate-level netlists   |

---

##  Learning Outcomes
- 

---

## Next Steps
- Continue documenting tasks for upcoming weeks.
- Maintain consistency in structure for all weeks.

--

##  Author
- **Divya Darshan VR** â€“ [GitHub](https://github.com/DivyaDarshan09)
ðŸ‘‰ [Read Authorship Declaration](AUTHORS.md)

---

## Credits & Acknowledgments
I would like to express my gratitude to:

**Kunal Ghosh**, Founder of **VLSI System Design (VSD)**, for providing this wonderful opportunity and platform.
**IIT Gandhinagar** for collaborating and supporting the RISC-V SoC Tapeout program.
The VSD community, which is actively contributing to building India's semiconductor ecosystem and leading towards self-reliance in chip design and innovation.
This initiative will truly accelerate India's growth in semiconductors, empower students and professionals, and inspire future VLSI engineers.

---