{"vcs1":{"timestamp_begin":1727639291.380485940, "rt":2.39, "ut":0.58, "st":0.26}}
{"vcselab":{"timestamp_begin":1727639293.847023846, "rt":1.73, "ut":0.26, "st":0.16}}
{"link":{"timestamp_begin":1727639295.661944497, "rt":0.36, "ut":0.15, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727639290.741707521}
{"VCS_COMP_START_TIME": 1727639290.741707521}
{"VCS_COMP_END_TIME": 1727639297.762438064}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SPEC_4_1 +notimingchecks"}
{"vcs1": {"peak_mem": 331004}}
{"stitch_vcselab": {"peak_mem": 223356}}
