// Seed: 3379658088
module module_0;
  assign module_2.id_7 = 0;
  assign id_2 = id_2;
  wire id_3;
  assign id_1 = id_1;
  assign id_1 = 1 - -1'b0;
endmodule
module module_1 (
    output wor   id_0,
    input  tri   id_1,
    output uwire id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  wire  id_5,
    input  tri   id_6,
    output tri   id_7
);
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wor id_4, id_5;
  assign id_4 = -1'b0;
  tri id_6, id_7 = id_1 * id_5;
  module_0 modCall_1 ();
  wire id_8;
  supply1 id_9 = 1 * 1, id_10, id_11;
endmodule
