

================================================================
== Vivado HLS Report for 'mvprod_layer_2'
================================================================
* Date:           Sat Oct 26 14:05:40 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.040|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1841|  1841|  1841|  1841|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- outer   |  1840|  1840|       184|          -|          -|    10|    no    |
        | + inner  |   182|   182|         7|          -|          -|    26|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     164|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      77|
|Register         |        -|      -|     150|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     150|     241|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |mlp_mul_mul_18s_1cud_U6  |mlp_mul_mul_18s_1cud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |m_1_fu_150_p2       |     +    |      0|  0|  13|           4|           1|
    |n_1_fu_167_p2       |     +    |      0|  0|  15|           5|           1|
    |next_mul_fu_138_p2  |     +    |      0|  0|  16|           9|           5|
    |p_Val2_1_fu_235_p2  |     +    |      0|  0|  44|          37|          37|
    |tmp_9_fu_177_p2     |     +    |      0|  0|  16|           9|           9|
    |tmp_1_fu_161_p2     |   icmp   |      0|  0|  11|           5|           4|
    |tmp_2_fu_183_p2     |   icmp   |      0|  0|  11|           5|           1|
    |tmp_7_fu_198_p2     |   icmp   |      0|  0|  11|           5|           4|
    |tmp_fu_144_p2       |   icmp   |      0|  0|   9|           4|           4|
    |tmp_6_fu_213_p3     |  select  |      0|  0|  18|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 164|          84|          67|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |acc_V_1_fu_56    |   9|          2|   18|         36|
    |ap_NS_fsm        |  41|         10|    1|         10|
    |m_reg_98         |   9|          2|    4|          8|
    |n_reg_121        |   9|          2|    5|         10|
    |phi_mul_reg_109  |   9|          2|    9|         18|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  77|         18|   37|         82|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |acc_V_1_fu_56          |  18|   0|   18|          0|
    |ap_CS_fsm              |   9|   0|    9|          0|
    |input_V_load_reg_320   |  18|   0|   18|          0|
    |m_1_reg_278            |   4|   0|    4|          0|
    |m_reg_98               |   4|   0|    4|          0|
    |matrix_V_load_reg_325  |  18|   0|   18|          0|
    |n_1_reg_291            |   5|   0|    5|          0|
    |n_reg_121              |   5|   0|    5|          0|
    |next_mul_reg_270       |   9|   0|    9|          0|
    |p_Val2_s_reg_340       |  36|   0|   36|          0|
    |phi_mul_reg_109        |   9|   0|    9|          0|
    |result_V_addr_reg_283  |   4|   0|    4|          0|
    |tmp_2_reg_301          |   1|   0|    1|          0|
    |tmp_7_reg_316          |   1|   0|    1|          0|
    |tmp_9_reg_296          |   9|   0|    9|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 150|   0|  150|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | mvprod_layer_2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | mvprod_layer_2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | mvprod_layer_2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | mvprod_layer_2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | mvprod_layer_2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | mvprod_layer_2 | return value |
|matrix_V_address0  | out |    9|  ap_memory |    matrix_V    |     array    |
|matrix_V_ce0       | out |    1|  ap_memory |    matrix_V    |     array    |
|matrix_V_q0        |  in |   18|  ap_memory |    matrix_V    |     array    |
|input_V_address0   | out |    5|  ap_memory |     input_V    |     array    |
|input_V_ce0        | out |    1|  ap_memory |     input_V    |     array    |
|input_V_q0         |  in |   18|  ap_memory |     input_V    |     array    |
|result_V_address0  | out |    4|  ap_memory |    result_V    |     array    |
|result_V_ce0       | out |    1|  ap_memory |    result_V    |     array    |
|result_V_we0       | out |    1|  ap_memory |    result_V    |     array    |
|result_V_d0        | out |   18|  ap_memory |    result_V    |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_1)
	2  / (tmp_1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%acc_V_1 = alloca i18"   --->   Operation 10 'alloca' 'acc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.87ns)   --->   "store i18 0, i18* %acc_V_1"   --->   Operation 11 'store' <Predicate = true> <Delay = 0.87>
ST_1 : Operation 12 [1/1] (0.87ns)   --->   "br label %1" [../src/mlp.cpp:96]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%m = phi i4 [ 0, %0 ], [ %m_1, %5 ]"   --->   Operation 13 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %5 ]"   --->   Operation 14 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.35ns)   --->   "%next_mul = add i9 %phi_mul, 26"   --->   Operation 15 'add' 'next_mul' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.86ns)   --->   "%tmp = icmp eq i4 %m, -6" [../src/mlp.cpp:96]   --->   Operation 16 'icmp' 'tmp' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.01ns)   --->   "%m_1 = add i4 %m, 1" [../src/mlp.cpp:96]   --->   Operation 18 'add' 'm_1' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp, label %6, label %2" [../src/mlp.cpp:96]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [../src/mlp.cpp:97]   --->   Operation 20 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2)" [../src/mlp.cpp:97]   --->   Operation 21 'specregionbegin' 'tmp_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = zext i4 %m to i64" [../src/mlp.cpp:103]   --->   Operation 22 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%result_V_addr = getelementptr [10 x i18]* %result_V, i64 0, i64 %tmp_s" [../src/mlp.cpp:106]   --->   Operation 23 'getelementptr' 'result_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.87ns)   --->   "br label %3" [../src/mlp.cpp:98]   --->   Operation 24 'br' <Predicate = (!tmp)> <Delay = 0.87>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [../src/mlp.cpp:110]   --->   Operation 25 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%n = phi i5 [ 0, %2 ], [ %n_1, %._crit_edge47 ]"   --->   Operation 26 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.88ns)   --->   "%tmp_1 = icmp eq i5 %n, -6" [../src/mlp.cpp:98]   --->   Operation 27 'icmp' 'tmp_1' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 28 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.10ns)   --->   "%n_1 = add i5 %n, 1" [../src/mlp.cpp:98]   --->   Operation 29 'add' 'n_1' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %5, label %._crit_edge" [../src/mlp.cpp:98]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i5 %n to i9" [../src/mlp.cpp:103]   --->   Operation 31 'zext' 'tmp_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.35ns)   --->   "%tmp_9 = add i9 %tmp_3_cast, %phi_mul" [../src/mlp.cpp:103]   --->   Operation 32 'add' 'tmp_9' <Predicate = (!tmp_1)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp_8)" [../src/mlp.cpp:108]   --->   Operation 33 'specregionend' 'empty_16' <Predicate = (tmp_1)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [../src/mlp.cpp:96]   --->   Operation 34 'br' <Predicate = (tmp_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 35 [1/1] (0.88ns)   --->   "%tmp_2 = icmp eq i5 %n, 0" [../src/mlp.cpp:100]   --->   Operation 35 'icmp' 'tmp_2' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = zext i5 %n to i64" [../src/mlp.cpp:103]   --->   Operation 36 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i9 %tmp_9 to i64" [../src/mlp.cpp:103]   --->   Operation 37 'zext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%matrix_V_addr = getelementptr [260 x i18]* %matrix_V, i64 0, i64 %tmp_9_cast" [../src/mlp.cpp:103]   --->   Operation 38 'getelementptr' 'matrix_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [26 x i18]* %input_V, i64 0, i64 %tmp_3" [../src/mlp.cpp:103]   --->   Operation 39 'getelementptr' 'input_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (1.14ns)   --->   "%input_V_load = load i18* %input_V_addr, align 4" [../src/mlp.cpp:103]   --->   Operation 40 'load' 'input_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_4 : Operation 41 [2/2] (2.26ns)   --->   "%matrix_V_load = load i18* %matrix_V_addr, align 4" [../src/mlp.cpp:103]   --->   Operation 41 'load' 'matrix_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_4 : Operation 42 [1/1] (0.88ns)   --->   "%tmp_7 = icmp eq i5 %n, -7" [../src/mlp.cpp:105]   --->   Operation 42 'icmp' 'tmp_7' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 43 [1/2] (1.14ns)   --->   "%input_V_load = load i18* %input_V_addr, align 4" [../src/mlp.cpp:103]   --->   Operation 43 'load' 'input_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_5 : Operation 44 [1/2] (2.26ns)   --->   "%matrix_V_load = load i18* %matrix_V_addr, align 4" [../src/mlp.cpp:103]   --->   Operation 44 'load' 'matrix_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 3.04>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%OP1_V = sext i18 %input_V_load to i36" [../src/mlp.cpp:103]   --->   Operation 45 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%OP2_V = sext i18 %matrix_V_load to i36" [../src/mlp.cpp:103]   --->   Operation 46 'sext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [3/3] (3.04ns)   --->   "%p_Val2_s = mul nsw i36 %OP2_V, %OP1_V" [../src/mlp.cpp:103]   --->   Operation 47 'mul' 'p_Val2_s' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.04>
ST_7 : Operation 48 [2/3] (3.04ns)   --->   "%p_Val2_s = mul nsw i36 %OP2_V, %OP1_V" [../src/mlp.cpp:103]   --->   Operation 48 'mul' 'p_Val2_s' <Predicate = true> <Delay = 3.04> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 49 [1/3] (0.00ns)   --->   "%p_Val2_s = mul nsw i36 %OP2_V, %OP1_V" [../src/mlp.cpp:103]   --->   Operation 49 'mul' 'p_Val2_s' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.04> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.71>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%acc_V_1_load = load i18* %acc_V_1" [../src/mlp.cpp:100]   --->   Operation 50 'load' 'acc_V_1_load' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str3) nounwind" [../src/mlp.cpp:99]   --->   Operation 51 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%tmp_6 = select i1 %tmp_2, i18 0, i18 %acc_V_1_load" [../src/mlp.cpp:100]   --->   Operation 52 'select' 'tmp_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%tmp_4 = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %tmp_6, i17 0)" [../src/mlp.cpp:103]   --->   Operation 53 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%tmp_28_cast4 = zext i35 %tmp_4 to i37" [../src/mlp.cpp:103]   --->   Operation 54 'zext' 'tmp_28_cast4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_1)   --->   "%tmp_5 = zext i36 %p_Val2_s to i37" [../src/mlp.cpp:103]   --->   Operation 55 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (1.56ns) (out node of the LUT)   --->   "%p_Val2_1 = add nsw i37 %tmp_28_cast4, %tmp_5" [../src/mlp.cpp:103]   --->   Operation 56 'add' 'p_Val2_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%acc_V = call i18 @_ssdm_op_PartSelect.i18.i37.i32.i32(i37 %p_Val2_1, i32 17, i32 34)" [../src/mlp.cpp:103]   --->   Operation 57 'partselect' 'acc_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %4, label %._crit_edge47" [../src/mlp.cpp:105]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (1.14ns)   --->   "store i18 %acc_V, i18* %result_V_addr, align 4" [../src/mlp.cpp:106]   --->   Operation 59 'store' <Predicate = (tmp_7)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 10> <RAM>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "br label %._crit_edge47" [../src/mlp.cpp:106]   --->   Operation 60 'br' <Predicate = (tmp_7)> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.87ns)   --->   "store i18 %acc_V, i18* %acc_V_1" [../src/mlp.cpp:103]   --->   Operation 61 'store' <Predicate = true> <Delay = 0.87>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "br label %3" [../src/mlp.cpp:98]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ matrix_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_V_1       (alloca           ) [ 0111111111]
StgValue_11   (store            ) [ 0000000000]
StgValue_12   (br               ) [ 0111111111]
m             (phi              ) [ 0010000000]
phi_mul       (phi              ) [ 0011111111]
next_mul      (add              ) [ 0111111111]
tmp           (icmp             ) [ 0011111111]
empty         (speclooptripcount) [ 0000000000]
m_1           (add              ) [ 0111111111]
StgValue_19   (br               ) [ 0000000000]
StgValue_20   (specloopname     ) [ 0000000000]
tmp_8         (specregionbegin  ) [ 0001111111]
tmp_s         (zext             ) [ 0000000000]
result_V_addr (getelementptr    ) [ 0001111111]
StgValue_24   (br               ) [ 0011111111]
StgValue_25   (ret              ) [ 0000000000]
n             (phi              ) [ 0001100000]
tmp_1         (icmp             ) [ 0011111111]
empty_15      (speclooptripcount) [ 0000000000]
n_1           (add              ) [ 0011111111]
StgValue_30   (br               ) [ 0000000000]
tmp_3_cast    (zext             ) [ 0000000000]
tmp_9         (add              ) [ 0000100000]
empty_16      (specregionend    ) [ 0000000000]
StgValue_34   (br               ) [ 0111111111]
tmp_2         (icmp             ) [ 0000011111]
tmp_3         (zext             ) [ 0000000000]
tmp_9_cast    (zext             ) [ 0000000000]
matrix_V_addr (getelementptr    ) [ 0000010000]
input_V_addr  (getelementptr    ) [ 0000010000]
tmp_7         (icmp             ) [ 0000011111]
input_V_load  (load             ) [ 0000001000]
matrix_V_load (load             ) [ 0000001000]
OP1_V         (sext             ) [ 0000000110]
OP2_V         (sext             ) [ 0000000110]
p_Val2_s      (mul              ) [ 0000000001]
acc_V_1_load  (load             ) [ 0000000000]
StgValue_51   (specloopname     ) [ 0000000000]
tmp_6         (select           ) [ 0000000000]
tmp_4         (bitconcatenate   ) [ 0000000000]
tmp_28_cast4  (zext             ) [ 0000000000]
tmp_5         (zext             ) [ 0000000000]
p_Val2_1      (add              ) [ 0000000000]
acc_V         (partselect       ) [ 0000000000]
StgValue_58   (br               ) [ 0000000000]
StgValue_59   (store            ) [ 0000000000]
StgValue_60   (br               ) [ 0000000000]
StgValue_61   (store            ) [ 0000000000]
StgValue_62   (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="matrix_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i18.i17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="acc_V_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="result_V_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="18" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_V_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="matrix_V_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="18" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="9" slack="0"/>
<pin id="71" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="matrix_V_addr/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_V_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="18" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="5" slack="0"/>
<pin id="78" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="0"/>
<pin id="83" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="9" slack="0"/>
<pin id="89" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="matrix_V_load/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="StgValue_59_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="7"/>
<pin id="95" dir="0" index="1" bw="18" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/9 "/>
</bind>
</comp>

<comp id="98" class="1005" name="m_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="1"/>
<pin id="100" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="m_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="phi_mul_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="9" slack="1"/>
<pin id="111" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="phi_mul_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="9" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="n_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="1"/>
<pin id="123" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="n_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="5" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="StgValue_11_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="18" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_11/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="next_mul_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="9" slack="0"/>
<pin id="140" dir="0" index="1" bw="6" slack="0"/>
<pin id="141" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="m_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_s_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="0"/>
<pin id="163" dir="0" index="1" bw="5" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="n_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_3_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_9_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="9" slack="1"/>
<pin id="180" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="1"/>
<pin id="185" dir="0" index="1" bw="5" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_3_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_9_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="1"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_7_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="1"/>
<pin id="200" dir="0" index="1" bw="5" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="OP1_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="18" slack="1"/>
<pin id="206" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="OP2_V_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="18" slack="1"/>
<pin id="209" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/6 "/>
</bind>
</comp>

<comp id="210" class="1004" name="acc_V_1_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="18" slack="8"/>
<pin id="212" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_1_load/9 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_6_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="5"/>
<pin id="215" dir="0" index="1" bw="18" slack="0"/>
<pin id="216" dir="0" index="2" bw="18" slack="0"/>
<pin id="217" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_4_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="35" slack="0"/>
<pin id="222" dir="0" index="1" bw="18" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_28_cast4_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="35" slack="0"/>
<pin id="230" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast4/9 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_5_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="36" slack="1"/>
<pin id="234" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_Val2_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="35" slack="0"/>
<pin id="237" dir="0" index="1" bw="36" slack="0"/>
<pin id="238" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/9 "/>
</bind>
</comp>

<comp id="241" class="1004" name="acc_V_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="18" slack="0"/>
<pin id="243" dir="0" index="1" bw="37" slack="0"/>
<pin id="244" dir="0" index="2" bw="6" slack="0"/>
<pin id="245" dir="0" index="3" bw="7" slack="0"/>
<pin id="246" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="acc_V/9 "/>
</bind>
</comp>

<comp id="252" class="1004" name="StgValue_61_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="18" slack="0"/>
<pin id="254" dir="0" index="1" bw="18" slack="8"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/9 "/>
</bind>
</comp>

<comp id="257" class="1007" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="18" slack="0"/>
<pin id="259" dir="0" index="1" bw="18" slack="0"/>
<pin id="260" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="263" class="1005" name="acc_V_1_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="18" slack="0"/>
<pin id="265" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="next_mul_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="0"/>
<pin id="272" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="278" class="1005" name="m_1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="283" class="1005" name="result_V_addr_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="7"/>
<pin id="285" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="result_V_addr "/>
</bind>
</comp>

<comp id="291" class="1005" name="n_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="296" class="1005" name="tmp_9_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="1"/>
<pin id="298" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="301" class="1005" name="tmp_2_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="5"/>
<pin id="303" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="306" class="1005" name="matrix_V_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="1"/>
<pin id="308" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="matrix_V_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="input_V_addr_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="1"/>
<pin id="313" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_7_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="5"/>
<pin id="318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="320" class="1005" name="input_V_load_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="18" slack="1"/>
<pin id="322" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="input_V_load "/>
</bind>
</comp>

<comp id="325" class="1005" name="matrix_V_load_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="18" slack="1"/>
<pin id="327" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="matrix_V_load "/>
</bind>
</comp>

<comp id="330" class="1005" name="OP1_V_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="36" slack="1"/>
<pin id="332" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="335" class="1005" name="OP2_V_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="36" slack="1"/>
<pin id="337" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="340" class="1005" name="p_Val2_s_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="36" slack="1"/>
<pin id="342" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="30" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="67" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="113" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="125" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="113" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="102" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="102" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="102" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="165"><net_src comp="125" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="125" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="125" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="109" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="121" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="121" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="197"><net_src comp="194" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="202"><net_src comp="121" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="218"><net_src comp="8" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="210" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="213" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="48" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="228" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="50" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="235" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="52" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="54" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="251"><net_src comp="241" pin="4"/><net_sink comp="93" pin=1"/></net>

<net id="256"><net_src comp="241" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="207" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="204" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="56" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="273"><net_src comp="138" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="281"><net_src comp="150" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="286"><net_src comp="60" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="294"><net_src comp="167" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="299"><net_src comp="177" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="304"><net_src comp="183" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="309"><net_src comp="67" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="314"><net_src comp="74" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="319"><net_src comp="198" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="81" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="328"><net_src comp="87" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="333"><net_src comp="204" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="338"><net_src comp="207" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="343"><net_src comp="257" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="232" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: matrix_V | {}
	Port: result_V | {9 }
 - Input state : 
	Port: mvprod_layer_2 : matrix_V | {4 5 }
	Port: mvprod_layer_2 : input_V | {4 5 }
  - Chain level:
	State 1
		StgValue_11 : 1
	State 2
		next_mul : 1
		tmp : 1
		m_1 : 1
		StgValue_19 : 2
		tmp_s : 1
		result_V_addr : 2
	State 3
		tmp_1 : 1
		n_1 : 1
		StgValue_30 : 2
		tmp_3_cast : 1
		tmp_9 : 2
	State 4
		matrix_V_addr : 1
		input_V_addr : 1
		input_V_load : 2
		matrix_V_load : 2
	State 5
	State 6
		p_Val2_s : 1
	State 7
	State 8
	State 9
		tmp_6 : 1
		tmp_4 : 2
		tmp_28_cast4 : 3
		p_Val2_1 : 4
		acc_V : 5
		StgValue_59 : 6
		StgValue_61 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |   next_mul_fu_138   |    0    |    0    |    16   |
|          |      m_1_fu_150     |    0    |    0    |    13   |
|    add   |      n_1_fu_167     |    0    |    0    |    15   |
|          |     tmp_9_fu_177    |    0    |    0    |    16   |
|          |   p_Val2_1_fu_235   |    0    |    0    |    43   |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_144     |    0    |    0    |    9    |
|   icmp   |     tmp_1_fu_161    |    0    |    0    |    11   |
|          |     tmp_2_fu_183    |    0    |    0    |    11   |
|          |     tmp_7_fu_198    |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|  select  |     tmp_6_fu_213    |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_257     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_s_fu_156    |    0    |    0    |    0    |
|          |  tmp_3_cast_fu_173  |    0    |    0    |    0    |
|   zext   |     tmp_3_fu_189    |    0    |    0    |    0    |
|          |  tmp_9_cast_fu_194  |    0    |    0    |    0    |
|          | tmp_28_cast4_fu_228 |    0    |    0    |    0    |
|          |     tmp_5_fu_232    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |     OP1_V_fu_204    |    0    |    0    |    0    |
|          |     OP2_V_fu_207    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|     tmp_4_fu_220    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|     acc_V_fu_241    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   163   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    OP1_V_reg_330    |   36   |
|    OP2_V_reg_335    |   36   |
|   acc_V_1_reg_263   |   18   |
| input_V_addr_reg_311|    5   |
| input_V_load_reg_320|   18   |
|     m_1_reg_278     |    4   |
|       m_reg_98      |    4   |
|matrix_V_addr_reg_306|    9   |
|matrix_V_load_reg_325|   18   |
|     n_1_reg_291     |    5   |
|      n_reg_121      |    5   |
|   next_mul_reg_270  |    9   |
|   p_Val2_s_reg_340  |   36   |
|   phi_mul_reg_109   |    9   |
|result_V_addr_reg_283|    4   |
|    tmp_2_reg_301    |    1   |
|    tmp_7_reg_316    |    1   |
|    tmp_9_reg_296    |    9   |
+---------------------+--------+
|        Total        |   227  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_81 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_87 |  p0  |   2  |   9  |   18   ||    9    |
|  phi_mul_reg_109 |  p0  |   2  |   9  |   18   ||    9    |
|     n_reg_121    |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_257    |  p0  |   2  |  18  |   36   ||    9    |
|    grp_fu_257    |  p1  |   2  |  18  |   36   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||  5.232  ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   163  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   54   |
|  Register |    -   |    -   |   227  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   227  |   217  |
+-----------+--------+--------+--------+--------+
