:PROPERTIES:
:ID:       712b2d1e-2320-44ae-ad45-421fbc2a994b
:END:
#+title: Linux: Using Nice, Taskset and Schedutil to manage process CPU affinity

* Roam
+ [[id:bdae77b1-d9f0-4d3a-a2fb-2ecdab5fd531][Linux]]
+ [[id:79d41758-7ad5-426a-9964-d3e4f5685e7e][Compute]]

* Resources

Linux [[https://www.kernel.org/doc/html/latest/scheduler/][Scheduler]]
+ [[https://www.kernel.org/doc/html/latest/scheduler/schedutil.html][schedutil]]

* TODO Look into =schedutil= and =taskset=

+ [[https://news.ycombinator.com/item?id=29749124][L3 cache is usually shared by all cores]]
+ [[https://www.phoronix.com/forums/forum/hardware/processors-memory/1328571-with-a-few-lines-of-code-amd-s-nice-performance-optimization-for-linux-5-20][Phoronix: With A Few Lines Of Code, AMD's Nice Performance Optimization For Linux 5.20]]
+ [[https://wiki.gentoo.org/wiki/AMD_microcode][Gentoo/AMD_microcode]]
  - check =/proc/cpuinfo= to [[https://bbs.archlinux.org/viewtopic.php?id=279821][validate microcode version]]
+ [[https://wiki.gentoo.org/wiki/Ryzen][Gentoo/Ryzen]]
+ [[https://www.anandtech.com/show/16529/amd-epyc-milan-review/4][Amd Zen3 Performance Review (Topology/Cache/Numa)]]
  - the 5950x has 2x 32MB CCD domains (max 8 cores per domain)
+ [[https://www.reddit.com/r/Amd/comments/uaq10u/is_data_replicated_in_the_l3_of_each_chiplet_on/][r/amd: question on L3 data availability]]
+ openbenchmarking.org [[https://openbenchmarking.org/s/AMD+Ryzen+9+5950X+16-Core][5950x results]]
