---
layout: default
title: TrqReasonableness_Integration_Manual
nav_order: 4
parent: Component
---
{% raw %}
[1 Dependencies [2](#dependencies)](#dependencies)

[1.1 SWCs [2](#swcs)](#swcs)

[1.2 Global Functions(Non RTE) to be provided to Integration Project
[2](#global-functionsnon-rte-to-be-provided-to-integration-project)](#global-functionsnon-rte-to-be-provided-to-integration-project)

[2 Configuration [3](#configuration)](#configuration)

[2.1 Build Time Config [3](#build-time-config)](#build-time-config)

[2.2 Configuration Files to be provided by Integration Project
[3](#configuration-files-to-be-provided-by-integration-project)](#configuration-files-to-be-provided-by-integration-project)

[2.2.1 Da Vinci Parameter Configuration Changes
[3](#da-vinci-parameter-configuration-changes)](#da-vinci-parameter-configuration-changes)

[2.2.2 DaVinci Interrupt Configuration Changes
[3](#davinci-interrupt-configuration-changes)](#davinci-interrupt-configuration-changes)

[2.2.3 Manual Configuration Changes
[3](#manual-configuration-changes)](#manual-configuration-changes)

[3 Integration [4](#integration)](#integration)

[3.1 Required Global Data Inputs
[4](#required-global-data-inputs)](#required-global-data-inputs)

[3.2 Required Global Data Outputs
[4](#required-global-data-outputs)](#required-global-data-outputs)

[3.3 Specific Include Path present
[4](#specific-include-path-present)](#specific-include-path-present)

[4 Runnable Scheduling [5](#runnable-scheduling)](#runnable-scheduling)

[5 Memory Mapping [6](#memory-mapping)](#memory-mapping)

[5.1 Mapping [6](#mapping)](#mapping)

[5.2 Usage [6](#usage)](#usage)

[5.3 Non RTE NvM Blocks [6](#non-rte-nvm-blocks)](#non-rte-nvm-blocks)

[5.4 RTE NvM Blocks [6](#rte-nvm-blocks)](#rte-nvm-blocks)

[6 Compiler Settings [6](#compiler-settings)](#compiler-settings)

[6.1 Preprocessor MACRO [6](#preprocessor-macro)](#preprocessor-macro)

[6.2 Optimization Settings
[6](#optimization-settings)](#optimization-settings)

[7 Revision Control Log
[7](#revision-control-log)](#revision-control-log)

# Dependencies

## SWCs

| Module | Required Feature |
|--------|------------------|
| None   |                  |

Note : Referencing the external components should be avoided in most
cases. Only in unavoidable circumstance external components should be
refered. Developer should track the references.

## Global Functions(Non RTE) to be provided to Integration Project

None

# Configuration

## Build Time Config

| Modules | Notes |     |
|---------|-------|-----|
| None    |       |     |

## Configuration Files to be provided by Integration Project

##  [section]

Ap_TqRsDg_Cfg.h generated by Ap_TqRsDg_Cfg.h.tt

### Da Vinci Parameter Configuration Changes

| Parameter                    | Notes                 | SWC    |
|------------------------------|-----------------------|--------|
| TqRsDgGeneral/TqRsDgCPEnable | To enable checkpoints | TqRsDg |

### DaVinci Interrupt Configuration Changes

| ISR Name | VIM \# | Priority Dependency | Notes |
|----------|--------|---------------------|-------|
| None     |        |                     |       |

### Manual Configuration Changes

| Constant | Notes | SWC |
|----------|-------|-----|
| None     |       |     |

# Integration

## Required Global Data Inputs

| DervLambdaAlphaDiag_Volt_f32 |
|------------------------------|
| DervLambdaBetaDiag_Volt_f32  |
| OutputRampMult_Uls_f32       |
| TrqLimitMin_MtrNm_f32        |

## Required Global Data Outputs

|     |
|-----|
|     |

## Specific Include Path present

No

# Runnable Scheduling 

This section specifies the required runnable scheduling.

| Init           | Scheduling Requirements                                   | Trigger  |
|-------------------|---------------------------------------|---------------|
| TqRsDg \_Init1 | Called from RTE before any call to the periodic functions | RTE init |

<table style="width:100%;">
<colgroup>
<col style="width: 25%" />
<col style="width: 54%" />
<col style="width: 20%" />
</colgroup>
<thead>
<tr class="header">
<th>Runnable</th>
<th>Scheduling Requirements</th>
<th>Trigger</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>TqRsDg_Per1</td>
<td><p>Must run after CmMtrCurr_Per2</p>
<p>and before CurrCmd_Per1</p></td>
<td>RTE (2ms)</td>
</tr>
<tr class="even">
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**.**

# Memory Mapping

## Mapping

| Memory Section                          | Contents | Notes |
|-----------------------------------------|----------|-------|
| TQRSDG_START_SEC_VAR_CLEARED_32         |          |       |
| TQRSDG_START_SEC_VAR_NOINIT_UNSPECIFIED |          |       |
| TQRSDG_START_SEC_VAR_CLEARED_16         |          |       |
| RTE_START_SEC_AP_TQRSDG_APPL_CODE       |          |       |
|                                         |          |       |

\* Each …START_SEC… constant is terminated by a …STOP_SEC… constant as
specified in the AUTOSAR Memory Mapping requirements.

## Usage

| Feature                | RAM | ROM |
|------------------------|-----|-----|
| \<Memmap usuage info\> |     |     |

Table 1: ARM Cortex R4 Memory Usage

## Non RTE NvM Blocks

| Block Name |
|------------|
| None       |

Note : Size of the NVM block if configured in developer

##  RTE NvM Blocks

| Block Name |
|------------|
|            |

Note : Size of the NVM block if configured in developer

# Compiler Settings

##  Preprocessor MACRO

None

## Optimization Settings

None.

##  [section-1]

# Revision Control Log

|            |                                           |           |            |
|-------|--------------------------------------------------|----------|-------|
| **Rev \#** | **Change Description**                    | **Date**  | **Author** |
| 1          | Initial version                           | 10-Apr-13 | Selva      |
| 2          | Updated for the new torque reasonableness | 23-Nov-13 | Selva      |

{% endraw %}