

================================================================
== Vitis HLS Report for 'conv2D0_Pipeline_loop_orow_loop_ocol'
================================================================
* Date:           Thu Apr 11 18:43:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       partition_cyclic_2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.203 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_orow_loop_ocol  |        9|        9|         7|          1|          1|     4|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.20>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ocol = alloca i32 1" [conv2D0.cpp:27]   --->   Operation 10 'alloca' 'ocol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%orow = alloca i32 1" [conv2D0.cpp:26]   --->   Operation 11 'alloca' 'orow' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%img_outT_0_load3 = alloca i32 1"   --->   Operation 13 'alloca' 'img_outT_0_load3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%img_outT_1_load7 = alloca i32 1"   --->   Operation 14 'alloca' 'img_outT_1_load7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%img_outT_0_1_load11 = alloca i32 1"   --->   Operation 15 'alloca' 'img_outT_0_1_load11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%img_outT_1_1_load15 = alloca i32 1"   --->   Operation 16 'alloca' 'img_outT_1_1_load15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weightsT_load_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_load_4"   --->   Operation 17 'read' 'weightsT_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weightsT_1_load_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_1_load_3"   --->   Operation 18 'read' 'weightsT_1_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weightsT_load_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_load_3"   --->   Operation 19 'read' 'weightsT_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weightsT_1_load_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_1_load_2"   --->   Operation 20 'read' 'weightsT_1_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weightsT_load_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_load_2"   --->   Operation 21 'read' 'weightsT_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weightsT_1_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_1_load_1"   --->   Operation 22 'read' 'weightsT_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weightsT_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_load_1"   --->   Operation 23 'read' 'weightsT_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weightsT_1_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_1_load"   --->   Operation 24 'read' 'weightsT_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weightsT_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_load"   --->   Operation 25 'read' 'weightsT_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %indvar_flatten"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln26 = store i2 0, i2 %orow" [conv2D0.cpp:26]   --->   Operation 27 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln27 = store i2 0, i2 %ocol" [conv2D0.cpp:27]   --->   Operation 28 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop_k1"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i3 %indvar_flatten" [conv2D0.cpp:26]   --->   Operation 30 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.65ns)   --->   "%icmp_ln26 = icmp_eq  i3 %indvar_flatten_load, i3 4" [conv2D0.cpp:26]   --->   Operation 31 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.65ns)   --->   "%add_ln26 = add i3 %indvar_flatten_load, i3 1" [conv2D0.cpp:26]   --->   Operation 32 'add' 'add_ln26' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc57, void %for.inc69.preheader.exitStub" [conv2D0.cpp:26]   --->   Operation 33 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ocol_load = load i2 %ocol" [conv2D0.cpp:27]   --->   Operation 34 'load' 'ocol_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%orow_load = load i2 %orow" [conv2D0.cpp:26]   --->   Operation 35 'load' 'orow_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.56ns)   --->   "%icmp_ln27 = icmp_eq  i2 %ocol_load, i2 2" [conv2D0.cpp:27]   --->   Operation 36 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.99ns)   --->   "%select_ln26 = select i1 %icmp_ln27, i2 0, i2 %ocol_load" [conv2D0.cpp:26]   --->   Operation 37 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.56ns)   --->   "%add_ln26_1 = add i2 %orow_load, i2 1" [conv2D0.cpp:26]   --->   Operation 38 'add' 'add_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.99ns)   --->   "%select_ln26_1 = select i1 %icmp_ln27, i2 %add_ln26_1, i2 %orow_load" [conv2D0.cpp:26]   --->   Operation 39 'select' 'select_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty = trunc i2 %select_ln26_1" [conv2D0.cpp:26]   --->   Operation 40 'trunc' 'empty' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %empty, i2 0" [conv2D0.cpp:26]   --->   Operation 41 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i3 %tmp_2" [conv2D0.cpp:32]   --->   Operation 42 'zext' 'zext_ln32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i2 %select_ln26" [conv2D0.cpp:33]   --->   Operation 43 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %select_ln26, i32 1" [conv2D0.cpp:33]   --->   Operation 44 'bitselect' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%lshr_ln2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty, i1 %tmp" [conv2D0.cpp:33]   --->   Operation 45 'bitconcatenate' 'lshr_ln2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i2 %lshr_ln2" [conv2D0.cpp:33]   --->   Operation 46 'zext' 'zext_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%img_inT_addr = getelementptr i8 %img_inT, i64 0, i64 %zext_ln33" [conv2D0.cpp:33]   --->   Operation 47 'getelementptr' 'img_inT_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%img_inT_1_addr = getelementptr i8 %img_inT_1, i64 0, i64 %zext_ln33" [conv2D0.cpp:33]   --->   Operation 48 'getelementptr' 'img_inT_1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%img_inT_load = load i3 %img_inT_addr" [conv2D0.cpp:33]   --->   Operation 49 'load' 'img_inT_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 50 [2/2] (2.32ns)   --->   "%img_inT_1_load = load i3 %img_inT_1_addr" [conv2D0.cpp:33]   --->   Operation 50 'load' 'img_inT_1_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 51 [1/1] (1.56ns)   --->   "%add_ln32 = add i2 %select_ln26, i2 1" [conv2D0.cpp:32]   --->   Operation 51 'add' 'add_ln32' <Predicate = (!icmp_ln26)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i2 %add_ln32" [conv2D0.cpp:33]   --->   Operation 52 'trunc' 'trunc_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln32, i32 1" [conv2D0.cpp:33]   --->   Operation 53 'bitselect' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln33_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty, i1 %tmp_1" [conv2D0.cpp:33]   --->   Operation 54 'bitconcatenate' 'lshr_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i2 %lshr_ln33_1" [conv2D0.cpp:33]   --->   Operation 55 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%img_inT_addr_1 = getelementptr i8 %img_inT, i64 0, i64 %zext_ln33_1" [conv2D0.cpp:33]   --->   Operation 56 'getelementptr' 'img_inT_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%img_inT_1_addr_1 = getelementptr i8 %img_inT_1, i64 0, i64 %zext_ln33_1" [conv2D0.cpp:33]   --->   Operation 57 'getelementptr' 'img_inT_1_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (2.32ns)   --->   "%img_inT_load_1 = load i3 %img_inT_addr_1" [conv2D0.cpp:33]   --->   Operation 58 'load' 'img_inT_load_1' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 59 [2/2] (2.32ns)   --->   "%img_inT_1_load_1 = load i3 %img_inT_1_addr_1" [conv2D0.cpp:33]   --->   Operation 59 'load' 'img_inT_1_load_1' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 60 [1/1] (0.97ns)   --->   "%xor_ln32 = xor i2 %select_ln26, i2 2" [conv2D0.cpp:32]   --->   Operation 60 'xor' 'xor_ln32' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %xor_ln32, i32 1" [conv2D0.cpp:33]   --->   Operation 61 'bitselect' 'tmp_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%lshr_ln33_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty, i1 %tmp_4" [conv2D0.cpp:33]   --->   Operation 62 'bitconcatenate' 'lshr_ln33_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i2 %lshr_ln33_2" [conv2D0.cpp:33]   --->   Operation 63 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%img_inT_addr_2 = getelementptr i8 %img_inT, i64 0, i64 %zext_ln33_2" [conv2D0.cpp:33]   --->   Operation 64 'getelementptr' 'img_inT_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%img_inT_1_addr_2 = getelementptr i8 %img_inT_1, i64 0, i64 %zext_ln33_2" [conv2D0.cpp:33]   --->   Operation 65 'getelementptr' 'img_inT_1_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (2.32ns)   --->   "%img_inT_load_2 = load i3 %img_inT_addr_2" [conv2D0.cpp:33]   --->   Operation 66 'load' 'img_inT_load_2' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 67 [2/2] (2.32ns)   --->   "%img_inT_1_load_2 = load i3 %img_inT_1_addr_2" [conv2D0.cpp:33]   --->   Operation 67 'load' 'img_inT_1_load_2' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 68 [1/1] (1.73ns)   --->   "%empty_12 = add i4 %zext_ln32, i4 4" [conv2D0.cpp:32]   --->   Operation 68 'add' 'empty_12' <Predicate = (!icmp_ln26)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %empty_12, i32 2, i32 3" [conv2D0.cpp:32]   --->   Operation 69 'partselect' 'tmp_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%lshr_ln33_3 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %tmp_3, i1 %tmp" [conv2D0.cpp:33]   --->   Operation 70 'bitconcatenate' 'lshr_ln33_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i3 %lshr_ln33_3" [conv2D0.cpp:33]   --->   Operation 71 'zext' 'zext_ln33_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%img_inT_addr_3 = getelementptr i8 %img_inT, i64 0, i64 %zext_ln33_3" [conv2D0.cpp:33]   --->   Operation 72 'getelementptr' 'img_inT_addr_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%img_inT_1_addr_3 = getelementptr i8 %img_inT_1, i64 0, i64 %zext_ln33_3" [conv2D0.cpp:33]   --->   Operation 73 'getelementptr' 'img_inT_1_addr_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (2.32ns)   --->   "%img_inT_load_3 = load i3 %img_inT_addr_3" [conv2D0.cpp:33]   --->   Operation 74 'load' 'img_inT_load_3' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 75 [2/2] (2.32ns)   --->   "%img_inT_1_load_3 = load i3 %img_inT_1_addr_3" [conv2D0.cpp:33]   --->   Operation 75 'load' 'img_inT_1_load_3' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%lshr_ln33_4 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %tmp_3, i1 %tmp_1" [conv2D0.cpp:33]   --->   Operation 76 'bitconcatenate' 'lshr_ln33_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i3 %lshr_ln33_4" [conv2D0.cpp:33]   --->   Operation 77 'zext' 'zext_ln33_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%img_inT_addr_4 = getelementptr i8 %img_inT, i64 0, i64 %zext_ln33_4" [conv2D0.cpp:33]   --->   Operation 78 'getelementptr' 'img_inT_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%img_inT_1_addr_4 = getelementptr i8 %img_inT_1, i64 0, i64 %zext_ln33_4" [conv2D0.cpp:33]   --->   Operation 79 'getelementptr' 'img_inT_1_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (2.32ns)   --->   "%img_inT_load_4 = load i3 %img_inT_addr_4" [conv2D0.cpp:33]   --->   Operation 80 'load' 'img_inT_load_4' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 81 [2/2] (2.32ns)   --->   "%img_inT_1_load_4 = load i3 %img_inT_1_addr_4" [conv2D0.cpp:33]   --->   Operation 81 'load' 'img_inT_1_load_4' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%lshr_ln33_5 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %tmp_3, i1 %tmp_4" [conv2D0.cpp:33]   --->   Operation 82 'bitconcatenate' 'lshr_ln33_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln33_5 = zext i3 %lshr_ln33_5" [conv2D0.cpp:33]   --->   Operation 83 'zext' 'zext_ln33_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%img_inT_addr_5 = getelementptr i8 %img_inT, i64 0, i64 %zext_ln33_5" [conv2D0.cpp:33]   --->   Operation 84 'getelementptr' 'img_inT_addr_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%img_inT_1_addr_5 = getelementptr i8 %img_inT_1, i64 0, i64 %zext_ln33_5" [conv2D0.cpp:33]   --->   Operation 85 'getelementptr' 'img_inT_1_addr_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (2.32ns)   --->   "%img_inT_load_5 = load i3 %img_inT_addr_5" [conv2D0.cpp:33]   --->   Operation 86 'load' 'img_inT_load_5' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 87 [2/2] (2.32ns)   --->   "%img_inT_1_load_5 = load i3 %img_inT_1_addr_5" [conv2D0.cpp:33]   --->   Operation 87 'load' 'img_inT_1_load_5' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln33_6_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 1, i1 %empty, i1 %tmp" [conv2D0.cpp:33]   --->   Operation 88 'bitconcatenate' 'zext_ln33_6_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln33_6 = zext i3 %zext_ln33_6_cast" [conv2D0.cpp:33]   --->   Operation 89 'zext' 'zext_ln33_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%img_inT_addr_6 = getelementptr i8 %img_inT, i64 0, i64 %zext_ln33_6" [conv2D0.cpp:33]   --->   Operation 90 'getelementptr' 'img_inT_addr_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%img_inT_1_addr_6 = getelementptr i8 %img_inT_1, i64 0, i64 %zext_ln33_6" [conv2D0.cpp:33]   --->   Operation 91 'getelementptr' 'img_inT_1_addr_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (2.32ns)   --->   "%img_inT_load_6 = load i3 %img_inT_addr_6" [conv2D0.cpp:33]   --->   Operation 92 'load' 'img_inT_load_6' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 93 [2/2] (2.32ns)   --->   "%img_inT_1_load_6 = load i3 %img_inT_1_addr_6" [conv2D0.cpp:33]   --->   Operation 93 'load' 'img_inT_1_load_6' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln33_7_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 1, i1 %empty, i1 %tmp_1" [conv2D0.cpp:33]   --->   Operation 94 'bitconcatenate' 'zext_ln33_7_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln33_7 = zext i3 %zext_ln33_7_cast" [conv2D0.cpp:33]   --->   Operation 95 'zext' 'zext_ln33_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%img_inT_addr_7 = getelementptr i8 %img_inT, i64 0, i64 %zext_ln33_7" [conv2D0.cpp:33]   --->   Operation 96 'getelementptr' 'img_inT_addr_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%img_inT_1_addr_7 = getelementptr i8 %img_inT_1, i64 0, i64 %zext_ln33_7" [conv2D0.cpp:33]   --->   Operation 97 'getelementptr' 'img_inT_1_addr_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (2.32ns)   --->   "%img_inT_load_7 = load i3 %img_inT_addr_7" [conv2D0.cpp:33]   --->   Operation 98 'load' 'img_inT_load_7' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 99 [2/2] (2.32ns)   --->   "%img_inT_1_load_7 = load i3 %img_inT_1_addr_7" [conv2D0.cpp:33]   --->   Operation 99 'load' 'img_inT_1_load_7' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln33_8_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 1, i1 %empty, i1 %tmp_4" [conv2D0.cpp:33]   --->   Operation 100 'bitconcatenate' 'zext_ln33_8_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln33_8 = zext i3 %zext_ln33_8_cast" [conv2D0.cpp:33]   --->   Operation 101 'zext' 'zext_ln33_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%img_inT_addr_8 = getelementptr i8 %img_inT, i64 0, i64 %zext_ln33_8" [conv2D0.cpp:33]   --->   Operation 102 'getelementptr' 'img_inT_addr_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%img_inT_1_addr_8 = getelementptr i8 %img_inT_1, i64 0, i64 %zext_ln33_8" [conv2D0.cpp:33]   --->   Operation 103 'getelementptr' 'img_inT_1_addr_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (2.32ns)   --->   "%img_inT_load_8 = load i3 %img_inT_addr_8" [conv2D0.cpp:33]   --->   Operation 104 'load' 'img_inT_load_8' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 105 [2/2] (2.32ns)   --->   "%img_inT_1_load_8 = load i3 %img_inT_1_addr_8" [conv2D0.cpp:33]   --->   Operation 105 'load' 'img_inT_1_load_8' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 106 [1/1] (1.56ns)   --->   "%icmp_ln36 = icmp_eq  i2 %select_ln26, i2 0" [conv2D0.cpp:36]   --->   Operation 106 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln26)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %arrayidx53.case.1, void %arrayidx53.case.0" [conv2D0.cpp:36]   --->   Operation 107 'br' 'br_ln36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln26 = store i3 %add_ln26, i3 %indvar_flatten" [conv2D0.cpp:26]   --->   Operation 108 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_1 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln26 = store i2 %select_ln26_1, i2 %orow" [conv2D0.cpp:26]   --->   Operation 109 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_1 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln27 = store i2 %add_ln32, i2 %ocol" [conv2D0.cpp:27]   --->   Operation 110 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln27 = br void %loop_k1" [conv2D0.cpp:27]   --->   Operation 111 'br' 'br_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.62>
ST_2 : Operation 112 [1/2] (2.32ns)   --->   "%img_inT_load = load i3 %img_inT_addr" [conv2D0.cpp:33]   --->   Operation 112 'load' 'img_inT_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 113 [1/2] (2.32ns)   --->   "%img_inT_1_load = load i3 %img_inT_1_addr" [conv2D0.cpp:33]   --->   Operation 113 'load' 'img_inT_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 114 [1/1] (1.24ns)   --->   "%select_ln33 = select i1 %trunc_ln33, i8 %img_inT_1_load, i8 %img_inT_load" [conv2D0.cpp:33]   --->   Operation 114 'select' 'select_ln33' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/2] (2.32ns)   --->   "%img_inT_load_1 = load i3 %img_inT_addr_1" [conv2D0.cpp:33]   --->   Operation 115 'load' 'img_inT_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 116 [1/2] (2.32ns)   --->   "%img_inT_1_load_1 = load i3 %img_inT_1_addr_1" [conv2D0.cpp:33]   --->   Operation 116 'load' 'img_inT_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 117 [1/1] (1.24ns)   --->   "%select_ln33_1 = select i1 %trunc_ln33_1, i8 %img_inT_1_load_1, i8 %img_inT_load_1" [conv2D0.cpp:33]   --->   Operation 117 'select' 'select_ln33_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [3/3] (1.05ns) (grouped into DSP with root node add_ln33_3)   --->   "%mul_ln33 = mul i8 %weightsT_1_load_read, i8 %select_ln33_1" [conv2D0.cpp:33]   --->   Operation 118 'mul' 'mul_ln33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 119 [1/2] (2.32ns)   --->   "%img_inT_load_2 = load i3 %img_inT_addr_2" [conv2D0.cpp:33]   --->   Operation 119 'load' 'img_inT_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 120 [1/2] (2.32ns)   --->   "%img_inT_1_load_2 = load i3 %img_inT_1_addr_2" [conv2D0.cpp:33]   --->   Operation 120 'load' 'img_inT_1_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 121 [1/1] (1.24ns)   --->   "%select_ln33_2 = select i1 %trunc_ln33, i8 %img_inT_1_load_2, i8 %img_inT_load_2" [conv2D0.cpp:33]   --->   Operation 121 'select' 'select_ln33_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/2] (2.32ns)   --->   "%img_inT_load_3 = load i3 %img_inT_addr_3" [conv2D0.cpp:33]   --->   Operation 122 'load' 'img_inT_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 123 [1/2] (2.32ns)   --->   "%img_inT_1_load_3 = load i3 %img_inT_1_addr_3" [conv2D0.cpp:33]   --->   Operation 123 'load' 'img_inT_1_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 124 [1/1] (1.24ns)   --->   "%select_ln33_3 = select i1 %trunc_ln33, i8 %img_inT_1_load_3, i8 %img_inT_load_3" [conv2D0.cpp:33]   --->   Operation 124 'select' 'select_ln33_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/2] (2.32ns)   --->   "%img_inT_load_4 = load i3 %img_inT_addr_4" [conv2D0.cpp:33]   --->   Operation 125 'load' 'img_inT_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 126 [1/2] (2.32ns)   --->   "%img_inT_1_load_4 = load i3 %img_inT_1_addr_4" [conv2D0.cpp:33]   --->   Operation 126 'load' 'img_inT_1_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 127 [1/1] (1.24ns)   --->   "%select_ln33_4 = select i1 %trunc_ln33_1, i8 %img_inT_1_load_4, i8 %img_inT_load_4" [conv2D0.cpp:33]   --->   Operation 127 'select' 'select_ln33_4' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [3/3] (1.05ns) (grouped into DSP with root node add_ln33_1)   --->   "%mul_ln33_3 = mul i8 %weightsT_load_2_read, i8 %select_ln33_4" [conv2D0.cpp:33]   --->   Operation 128 'mul' 'mul_ln33_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 129 [1/2] (2.32ns)   --->   "%img_inT_load_5 = load i3 %img_inT_addr_5" [conv2D0.cpp:33]   --->   Operation 129 'load' 'img_inT_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 130 [1/2] (2.32ns)   --->   "%img_inT_1_load_5 = load i3 %img_inT_1_addr_5" [conv2D0.cpp:33]   --->   Operation 130 'load' 'img_inT_1_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 131 [1/1] (1.24ns)   --->   "%select_ln33_5 = select i1 %trunc_ln33, i8 %img_inT_1_load_5, i8 %img_inT_load_5" [conv2D0.cpp:33]   --->   Operation 131 'select' 'select_ln33_5' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 132 [1/2] (2.32ns)   --->   "%img_inT_load_6 = load i3 %img_inT_addr_6" [conv2D0.cpp:33]   --->   Operation 132 'load' 'img_inT_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 133 [1/2] (2.32ns)   --->   "%img_inT_1_load_6 = load i3 %img_inT_1_addr_6" [conv2D0.cpp:33]   --->   Operation 133 'load' 'img_inT_1_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 134 [1/1] (1.24ns)   --->   "%select_ln33_6 = select i1 %trunc_ln33, i8 %img_inT_1_load_6, i8 %img_inT_load_6" [conv2D0.cpp:33]   --->   Operation 134 'select' 'select_ln33_6' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 135 [1/2] (2.32ns)   --->   "%img_inT_load_7 = load i3 %img_inT_addr_7" [conv2D0.cpp:33]   --->   Operation 135 'load' 'img_inT_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 136 [1/2] (2.32ns)   --->   "%img_inT_1_load_7 = load i3 %img_inT_1_addr_7" [conv2D0.cpp:33]   --->   Operation 136 'load' 'img_inT_1_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 137 [1/1] (1.24ns)   --->   "%select_ln33_7 = select i1 %trunc_ln33_1, i8 %img_inT_1_load_7, i8 %img_inT_load_7" [conv2D0.cpp:33]   --->   Operation 137 'select' 'select_ln33_7' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [3/3] (1.05ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33_6 = mul i8 %weightsT_1_load_3_read, i8 %select_ln33_7" [conv2D0.cpp:33]   --->   Operation 138 'mul' 'mul_ln33_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 139 [1/2] (2.32ns)   --->   "%img_inT_load_8 = load i3 %img_inT_addr_8" [conv2D0.cpp:33]   --->   Operation 139 'load' 'img_inT_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 140 [1/2] (2.32ns)   --->   "%img_inT_1_load_8 = load i3 %img_inT_1_addr_8" [conv2D0.cpp:33]   --->   Operation 140 'load' 'img_inT_1_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 141 [1/1] (1.24ns)   --->   "%select_ln33_8 = select i1 %trunc_ln33, i8 %img_inT_1_load_8, i8 %img_inT_load_8" [conv2D0.cpp:33]   --->   Operation 141 'select' 'select_ln33_8' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [3/3] (1.05ns) (grouped into DSP with root node add_ln33_4)   --->   "%mul_ln33_7 = mul i8 %weightsT_load_4_read, i8 %select_ln33_8" [conv2D0.cpp:33]   --->   Operation 142 'mul' 'mul_ln33_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.17>
ST_3 : Operation 143 [1/1] (4.17ns)   --->   "%acc = mul i8 %weightsT_load_read, i8 %select_ln33" [conv2D0.cpp:33]   --->   Operation 143 'mul' 'acc' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [2/3] (1.05ns) (grouped into DSP with root node add_ln33_3)   --->   "%mul_ln33 = mul i8 %weightsT_1_load_read, i8 %select_ln33_1" [conv2D0.cpp:33]   --->   Operation 144 'mul' 'mul_ln33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 145 [1/1] (4.17ns)   --->   "%mul_ln33_1 = mul i8 %weightsT_load_1_read, i8 %select_ln33_2" [conv2D0.cpp:33]   --->   Operation 145 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [3/3] (1.05ns) (grouped into DSP with root node add_ln33_5)   --->   "%mul_ln33_2 = mul i8 %weightsT_1_load_1_read, i8 %select_ln33_3" [conv2D0.cpp:33]   --->   Operation 146 'mul' 'mul_ln33_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 147 [2/3] (1.05ns) (grouped into DSP with root node add_ln33_1)   --->   "%mul_ln33_3 = mul i8 %weightsT_load_2_read, i8 %select_ln33_4" [conv2D0.cpp:33]   --->   Operation 147 'mul' 'mul_ln33_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 148 [1/1] (4.17ns)   --->   "%mul_ln33_4 = mul i8 %weightsT_1_load_2_read, i8 %select_ln33_5" [conv2D0.cpp:33]   --->   Operation 148 'mul' 'mul_ln33_4' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (4.17ns)   --->   "%mul_ln33_5 = mul i8 %weightsT_load_3_read, i8 %select_ln33_6" [conv2D0.cpp:33]   --->   Operation 149 'mul' 'mul_ln33_5' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [2/3] (1.05ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33_6 = mul i8 %weightsT_1_load_3_read, i8 %select_ln33_7" [conv2D0.cpp:33]   --->   Operation 150 'mul' 'mul_ln33_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 151 [2/3] (1.05ns) (grouped into DSP with root node add_ln33_4)   --->   "%mul_ln33_7 = mul i8 %weightsT_load_4_read, i8 %select_ln33_8" [conv2D0.cpp:33]   --->   Operation 151 'mul' 'mul_ln33_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 152 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_3)   --->   "%mul_ln33 = mul i8 %weightsT_1_load_read, i8 %select_ln33_1" [conv2D0.cpp:33]   --->   Operation 152 'mul' 'mul_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 153 [2/3] (1.05ns) (grouped into DSP with root node add_ln33_5)   --->   "%mul_ln33_2 = mul i8 %weightsT_1_load_1_read, i8 %select_ln33_3" [conv2D0.cpp:33]   --->   Operation 153 'mul' 'mul_ln33_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_1)   --->   "%mul_ln33_3 = mul i8 %weightsT_load_2_read, i8 %select_ln33_4" [conv2D0.cpp:33]   --->   Operation 154 'mul' 'mul_ln33_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 155 [1/3] (0.00ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33_6 = mul i8 %weightsT_1_load_3_read, i8 %select_ln33_7" [conv2D0.cpp:33]   --->   Operation 155 'mul' 'mul_ln33_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 156 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_4)   --->   "%mul_ln33_7 = mul i8 %weightsT_load_4_read, i8 %select_ln33_8" [conv2D0.cpp:33]   --->   Operation 156 'mul' 'mul_ln33_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 157 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i8 %mul_ln33_5, i8 %mul_ln33_6" [conv2D0.cpp:33]   --->   Operation 157 'add' 'add_ln33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 158 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_1 = add i8 %mul_ln33_4, i8 %mul_ln33_3" [conv2D0.cpp:33]   --->   Operation 158 'add' 'add_ln33_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 159 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_3 = add i8 %acc, i8 %mul_ln33" [conv2D0.cpp:33]   --->   Operation 159 'add' 'add_ln33_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 160 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_4 = add i8 %mul_ln33_1, i8 %mul_ln33_7" [conv2D0.cpp:33]   --->   Operation 160 'add' 'add_ln33_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 161 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_5)   --->   "%mul_ln33_2 = mul i8 %weightsT_1_load_1_read, i8 %select_ln33_3" [conv2D0.cpp:33]   --->   Operation 161 'mul' 'mul_ln33_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 162 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i8 %mul_ln33_5, i8 %mul_ln33_6" [conv2D0.cpp:33]   --->   Operation 162 'add' 'add_ln33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 163 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_1 = add i8 %mul_ln33_4, i8 %mul_ln33_3" [conv2D0.cpp:33]   --->   Operation 163 'add' 'add_ln33_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 164 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_3 = add i8 %acc, i8 %mul_ln33" [conv2D0.cpp:33]   --->   Operation 164 'add' 'add_ln33_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_4 = add i8 %mul_ln33_1, i8 %mul_ln33_7" [conv2D0.cpp:33]   --->   Operation 165 'add' 'add_ln33_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 166 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_5 = add i8 %add_ln33_4, i8 %mul_ln33_2" [conv2D0.cpp:33]   --->   Operation 166 'add' 'add_ln33_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.01>
ST_6 : Operation 167 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_5 = add i8 %add_ln33_4, i8 %mul_ln33_2" [conv2D0.cpp:33]   --->   Operation 167 'add' 'add_ln33_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 168 [1/1] (1.91ns)   --->   "%add_ln33_6 = add i8 %add_ln33_5, i8 %add_ln33_3" [conv2D0.cpp:33]   --->   Operation 168 'add' 'add_ln33_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%img_outT_0_load = load i8 %img_outT_0_load3"   --->   Operation 188 'load' 'img_outT_0_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%img_outT_1_load = load i8 %img_outT_1_load7"   --->   Operation 189 'load' 'img_outT_1_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%img_outT_0_1_load = load i8 %img_outT_0_1_load11"   --->   Operation 190 'load' 'img_outT_0_1_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%img_outT_1_1_load = load i8 %img_outT_1_1_load15"   --->   Operation 191 'load' 'img_outT_1_1_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_outT_1_1_load15_out, i8 %img_outT_1_1_load"   --->   Operation 192 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_outT_0_1_load11_out, i8 %img_outT_0_1_load"   --->   Operation 193 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_outT_1_load7_out, i8 %img_outT_1_load"   --->   Operation 194 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_outT_0_load3_out, i8 %img_outT_0_load"   --->   Operation 195 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 196 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_orow_loop_ocol_str"   --->   Operation 169 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 170 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [conv2D0.cpp:27]   --->   Operation 171 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_2 = add i8 %add_ln33_1, i8 %add_ln33" [conv2D0.cpp:33]   --->   Operation 172 'add' 'add_ln33_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 173 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%acc_1 = add i8 %add_ln33_6, i8 %add_ln33_2" [conv2D0.cpp:33]   --->   Operation 173 'add' 'acc_1' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%img_outT_0_1_load_1 = load i8 %img_outT_0_1_load11" [conv2D0.cpp:36]   --->   Operation 174 'load' 'img_outT_0_1_load_1' <Predicate = (!icmp_ln36 & empty)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%img_outT_1_1_load_1 = load i8 %img_outT_1_1_load15" [conv2D0.cpp:36]   --->   Operation 175 'load' 'img_outT_1_1_load_1' <Predicate = (!icmp_ln36 & !empty)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (1.24ns)   --->   "%select_ln36_2 = select i1 %empty, i8 %acc_1, i8 %img_outT_1_1_load_1" [conv2D0.cpp:36]   --->   Operation 176 'select' 'select_ln36_2' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (1.24ns)   --->   "%select_ln36_3 = select i1 %empty, i8 %img_outT_0_1_load_1, i8 %acc_1" [conv2D0.cpp:36]   --->   Operation 177 'select' 'select_ln36_3' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln36 = store i8 %select_ln36_2, i8 %img_outT_1_1_load15" [conv2D0.cpp:36]   --->   Operation 178 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln36 = store i8 %select_ln36_3, i8 %img_outT_0_1_load11" [conv2D0.cpp:36]   --->   Operation 179 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx53.exit" [conv2D0.cpp:36]   --->   Operation 180 'br' 'br_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%img_outT_0_load_1 = load i8 %img_outT_0_load3" [conv2D0.cpp:36]   --->   Operation 181 'load' 'img_outT_0_load_1' <Predicate = (icmp_ln36 & empty)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%img_outT_1_load_1 = load i8 %img_outT_1_load7" [conv2D0.cpp:36]   --->   Operation 182 'load' 'img_outT_1_load_1' <Predicate = (icmp_ln36 & !empty)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (1.24ns)   --->   "%select_ln36 = select i1 %empty, i8 %acc_1, i8 %img_outT_1_load_1" [conv2D0.cpp:36]   --->   Operation 183 'select' 'select_ln36' <Predicate = (icmp_ln36)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 184 [1/1] (1.24ns)   --->   "%select_ln36_1 = select i1 %empty, i8 %img_outT_0_load_1, i8 %acc_1" [conv2D0.cpp:36]   --->   Operation 184 'select' 'select_ln36_1' <Predicate = (icmp_ln36)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%store_ln36 = store i8 %select_ln36, i8 %img_outT_1_load7" [conv2D0.cpp:36]   --->   Operation 185 'store' 'store_ln36' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln36 = store i8 %select_ln36_1, i8 %img_outT_0_load3" [conv2D0.cpp:36]   --->   Operation 186 'store' 'store_ln36' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx53.exit" [conv2D0.cpp:36]   --->   Operation 187 'br' 'br_ln36' <Predicate = (icmp_ln36)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 8.203ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln26', conv2D0.cpp:26) of constant 0 on local variable 'orow', conv2D0.cpp:26 [33]  (1.588 ns)
	'load' operation 2 bit ('orow_load', conv2D0.cpp:26) on local variable 'orow', conv2D0.cpp:26 [43]  (0.000 ns)
	'add' operation 2 bit ('add_ln26_1', conv2D0.cpp:26) [48]  (1.565 ns)
	'select' operation 2 bit ('select_ln26_1', conv2D0.cpp:26) [49]  (0.993 ns)
	'add' operation 4 bit ('empty_12', conv2D0.cpp:32) [85]  (1.735 ns)
	'getelementptr' operation 3 bit ('img_inT_addr_3', conv2D0.cpp:33) [89]  (0.000 ns)
	'load' operation 8 bit ('img_inT_load_3', conv2D0.cpp:33) on array 'img_inT' [91]  (2.322 ns)

 <State 2>: 4.620ns
The critical path consists of the following:
	'load' operation 8 bit ('img_inT_load_1', conv2D0.cpp:33) on array 'img_inT' [71]  (2.322 ns)
	'select' operation 8 bit ('select_ln33_1', conv2D0.cpp:33) [73]  (1.248 ns)
	'mul' operation 8 bit of DSP[138] ('mul_ln33', conv2D0.cpp:33) [74]  (1.050 ns)

 <State 3>: 4.170ns
The critical path consists of the following:
	'mul' operation 8 bit ('acc', conv2D0.cpp:33) [63]  (4.170 ns)

 <State 4>: 2.100ns
The critical path consists of the following:
	'mul' operation 8 bit of DSP[135] ('mul_ln33_6', conv2D0.cpp:33) [126]  (0.000 ns)
	'add' operation 8 bit of DSP[135] ('add_ln33', conv2D0.cpp:33) [135]  (2.100 ns)

 <State 5>: 4.200ns
The critical path consists of the following:
	'add' operation 8 bit of DSP[139] ('add_ln33_4', conv2D0.cpp:33) [139]  (2.100 ns)
	'add' operation 8 bit of DSP[140] ('add_ln33_5', conv2D0.cpp:33) [140]  (2.100 ns)

 <State 6>: 4.015ns
The critical path consists of the following:
	'add' operation 8 bit of DSP[140] ('add_ln33_5', conv2D0.cpp:33) [140]  (2.100 ns)
	'add' operation 8 bit ('add_ln33_6', conv2D0.cpp:33) [141]  (1.915 ns)

 <State 7>: 4.917ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln33_2', conv2D0.cpp:33) [137]  (0.000 ns)
	'add' operation 8 bit ('acc', conv2D0.cpp:33) [142]  (3.669 ns)
	'select' operation 8 bit ('select_ln36_2', conv2D0.cpp:36) [148]  (1.248 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
