-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Sun May 18 22:15:40 2025
-- Host        : yannos running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_KanLayerInst_0_0_sim_netlist.vhdl
-- Design      : design_1_KanLayerInst_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z007sclg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisALU is
  port (
    stage_2_in_axis_data_tready : out STD_LOGIC;
    stage_2_out_axis_data_tvalid : out STD_LOGIC;
    stage_2_out_axis_data_tlast : out STD_LOGIC;
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    stage_1_out_axis_grid_tvalid : in STD_LOGIC;
    stage_1_out_axis_scle_tvalid : in STD_LOGIC;
    stage_1_out_axis_data_tvalid : in STD_LOGIC;
    stage_2_out_axis_data_tready : in STD_LOGIC;
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\ : in STD_LOGIC;
    p_6_in : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisALU;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisALU is
  signal \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.s_axis_tready_early\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1_n_0\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^stage_2_in_axis_data_tready\ : STD_LOGIC;
  signal \^stage_2_out_axis_data_tlast\ : STD_LOGIC;
  signal \^stage_2_out_axis_data_tvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__0\ : label is "soft_lutpair103";
begin
  stage_2_in_axis_data_tready <= \^stage_2_in_axis_data_tready\;
  stage_2_out_axis_data_tlast <= \^stage_2_out_axis_data_tlast\;
  stage_2_out_axis_data_tvalid <= \^stage_2_out_axis_data_tvalid\;
\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCFAFFAACC0A00"
    )
        port map (
      I0 => p_6_in,
      I1 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg\,
      I2 => \^stage_2_out_axis_data_tvalid\,
      I3 => \^stage_2_in_axis_data_tready\,
      I4 => stage_2_out_axis_data_tready,
      I5 => \^stage_2_out_axis_data_tlast\,
      O => \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__0_n_0\
    );
\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__0_n_0\,
      Q => \^stage_2_out_axis_data_tlast\,
      R => '0'
    );
\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEEFAF0"
    )
        port map (
      I0 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\,
      I1 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg\,
      I2 => \^stage_2_out_axis_data_tvalid\,
      I3 => \^stage_2_in_axis_data_tready\,
      I4 => stage_2_out_axis_data_tready,
      O => \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__0_n_0\
    );
\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__0_n_0\,
      Q => \^stage_2_out_axis_data_tvalid\,
      R => Q(0)
    );
\register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1555FFFF5555"
    )
        port map (
      I0 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg\,
      I1 => stage_1_out_axis_grid_tvalid,
      I2 => stage_1_out_axis_scle_tvalid,
      I3 => stage_1_out_axis_data_tvalid,
      I4 => stage_2_out_axis_data_tready,
      I5 => \^stage_2_out_axis_data_tvalid\,
      O => \register_genblock[0].skid_buffer_genblock.s_axis_tready_early\
    );
\register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \register_genblock[0].skid_buffer_genblock.s_axis_tready_early\,
      Q => \^stage_2_in_axis_data_tready\,
      R => Q(0)
    );
\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => p_6_in,
      I1 => \^stage_2_in_axis_data_tready\,
      I2 => stage_2_out_axis_data_tready,
      I3 => \^stage_2_out_axis_data_tvalid\,
      I4 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg\,
      O => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1_n_0\
    );
\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1_n_0\,
      Q => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg\,
      R => '0'
    );
\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAF08A0"
    )
        port map (
      I0 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\,
      I1 => \^stage_2_out_axis_data_tvalid\,
      I2 => stage_2_out_axis_data_tready,
      I3 => \^stage_2_in_axis_data_tready\,
      I4 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg\,
      O => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__0_n_0\
    );
\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__0_n_0\,
      Q => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg\,
      R => Q(0)
    );
temp_m_axis_tvalid_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^stage_2_in_axis_data_tready\,
      I1 => stage_1_out_axis_scle_tvalid,
      I2 => stage_1_out_axis_grid_tvalid,
      O => \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisALU__parameterized0\ is
  port (
    stage_2_out_axis_data_tready : out STD_LOGIC;
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\ : out STD_LOGIC;
    int_axis_data_tlast : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    int_axis_data_tready : in STD_LOGIC;
    stage_2_out_axis_data_tvalid : in STD_LOGIC;
    stage_2_out_axis_data_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisALU__parameterized0\ : entity is "AxisALU";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisALU__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisALU__parameterized0\ is
  signal \^int_axis_data_tlast\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.s_axis_tready_early\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^stage_2_out_axis_data_tready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__1\ : label is "soft_lutpair102";
begin
  int_axis_data_tlast <= \^int_axis_data_tlast\;
  \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\ <= \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\;
  stage_2_out_axis_data_tready <= \^stage_2_out_axis_data_tready\;
\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCFAFFAACC0A00"
    )
        port map (
      I0 => stage_2_out_axis_data_tlast,
      I1 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg\,
      I2 => \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\,
      I3 => \^stage_2_out_axis_data_tready\,
      I4 => int_axis_data_tready,
      I5 => \^int_axis_data_tlast\,
      O => \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__1_n_0\
    );
\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__1_n_0\,
      Q => \^int_axis_data_tlast\,
      R => '0'
    );
\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACCFAF0"
    )
        port map (
      I0 => stage_2_out_axis_data_tvalid,
      I1 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg\,
      I2 => \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\,
      I3 => \^stage_2_out_axis_data_tready\,
      I4 => int_axis_data_tready,
      O => \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__1_n_0\
    );
\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__1_n_0\,
      Q => \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\,
      R => Q(0)
    );
\register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBB"
    )
        port map (
      I0 => int_axis_data_tready,
      I1 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg\,
      I2 => stage_2_out_axis_data_tvalid,
      I3 => \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\,
      O => \register_genblock[0].skid_buffer_genblock.s_axis_tready_early\
    );
\register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \register_genblock[0].skid_buffer_genblock.s_axis_tready_early\,
      Q => \^stage_2_out_axis_data_tready\,
      R => Q(0)
    );
\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => stage_2_out_axis_data_tlast,
      I1 => \^stage_2_out_axis_data_tready\,
      I2 => int_axis_data_tready,
      I3 => \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\,
      I4 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg\,
      O => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__0_n_0\
    );
\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__0_n_0\,
      Q => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg\,
      R => '0'
    );
\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0F0800"
    )
        port map (
      I0 => stage_2_out_axis_data_tvalid,
      I1 => \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_data_tready,
      I3 => \^stage_2_out_axis_data_tready\,
      I4 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg\,
      O => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__1_n_0\
    );
\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__1_n_0\,
      Q => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisALU__parameterized1\ is
  port (
    int_axis_data_tready : out STD_LOGIC;
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\ : out STD_LOGIC;
    scaled_diff_axis_data_tlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    scaled_diff_axis_data_tready : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_axis_data_tvalid : in STD_LOGIC;
    int_axis_data_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisALU__parameterized1\ : entity is "AxisALU";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisALU__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisALU__parameterized1\ is
  signal \^int_axis_data_tready\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.s_axis_tready_early\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \^scaled_diff_axis_data_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__2\ : label is "soft_lutpair109";
begin
  int_axis_data_tready <= \^int_axis_data_tready\;
  \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\ <= \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\;
  scaled_diff_axis_data_tlast(0) <= \^scaled_diff_axis_data_tlast\(0);
\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCFAFFAACC0A00"
    )
        port map (
      I0 => int_axis_data_tlast,
      I1 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg\,
      I2 => \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\,
      I3 => \^int_axis_data_tready\,
      I4 => scaled_diff_axis_data_tready(0),
      I5 => \^scaled_diff_axis_data_tlast\(0),
      O => \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__2_n_0\
    );
\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__2_n_0\,
      Q => \^scaled_diff_axis_data_tlast\(0),
      R => '0'
    );
\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACCFAF0"
    )
        port map (
      I0 => int_axis_data_tvalid,
      I1 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg\,
      I2 => \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\,
      I3 => \^int_axis_data_tready\,
      I4 => scaled_diff_axis_data_tready(0),
      O => \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__2_n_0\
    );
\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__2_n_0\,
      Q => \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\,
      R => Q(0)
    );
\register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBB"
    )
        port map (
      I0 => scaled_diff_axis_data_tready(0),
      I1 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg\,
      I2 => int_axis_data_tvalid,
      I3 => \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\,
      O => \register_genblock[0].skid_buffer_genblock.s_axis_tready_early\
    );
\register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \register_genblock[0].skid_buffer_genblock.s_axis_tready_early\,
      Q => \^int_axis_data_tready\,
      R => Q(0)
    );
\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => int_axis_data_tlast,
      I1 => \^int_axis_data_tready\,
      I2 => scaled_diff_axis_data_tready(0),
      I3 => \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\,
      I4 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg\,
      O => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__1_n_0\
    );
\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__1_n_0\,
      Q => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg\,
      R => '0'
    );
\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0F0800"
    )
        port map (
      I0 => int_axis_data_tvalid,
      I1 => \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\,
      I2 => scaled_diff_axis_data_tready(0),
      I3 => \^int_axis_data_tready\,
      I4 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg\,
      O => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__2_n_0\
    );
\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__2_n_0\,
      Q => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisRom is
  port (
    scaled_diff_axis_data_tready : out STD_LOGIC_VECTOR ( 0 to 0 );
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\ : out STD_LOGIC;
    int_axis_act_func_tlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg_0\ : in STD_LOGIC;
    s_axis_l_tready_int : in STD_LOGIC;
    scaled_diff_axis_data_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    scaled_diff_axis_data_tlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_axis_act_func_tready : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisRom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisRom is
  signal \^int_axis_act_func_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1_n_0\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1_n_0\ : STD_LOGIC;
  signal \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.s_axis_tready_early\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1_n_0\ : STD_LOGIC;
  signal \^scaled_diff_axis_data_tready\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  int_axis_act_func_tlast(0) <= \^int_axis_act_func_tlast\(0);
  \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\ <= \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\;
  scaled_diff_axis_data_tready(0) <= \^scaled_diff_axis_data_tready\(0);
\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCFAFFAACC0A00"
    )
        port map (
      I0 => scaled_diff_axis_data_tlast(0),
      I1 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg\,
      I2 => \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\,
      I3 => \^scaled_diff_axis_data_tready\(0),
      I4 => int_axis_act_func_tready(0),
      I5 => \^int_axis_act_func_tlast\(0),
      O => \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1_n_0\
    );
\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1_n_0\,
      Q => \^int_axis_act_func_tlast\(0),
      R => '0'
    );
\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCFAF0FAF0FAF0"
    )
        port map (
      I0 => scaled_diff_axis_data_tvalid(0),
      I1 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg\,
      I2 => \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\,
      I3 => \^scaled_diff_axis_data_tready\(0),
      I4 => s_axis_l_tready_int,
      I5 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg_0\,
      O => \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1_n_0\
    );
\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1_n_0\,
      Q => \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\,
      R => Q(0)
    );
\register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8F8F"
    )
        port map (
      I0 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg_0\,
      I1 => s_axis_l_tready_int,
      I2 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg\,
      I3 => \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\,
      I4 => scaled_diff_axis_data_tvalid(0),
      O => \register_genblock[0].skid_buffer_genblock.s_axis_tready_early\
    );
\register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \register_genblock[0].skid_buffer_genblock.s_axis_tready_early\,
      Q => \^scaled_diff_axis_data_tready\(0),
      R => Q(0)
    );
\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFBF00808080"
    )
        port map (
      I0 => scaled_diff_axis_data_tlast(0),
      I1 => \^scaled_diff_axis_data_tready\(0),
      I2 => \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\,
      I3 => s_axis_l_tready_int,
      I4 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg_0\,
      I5 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg\,
      O => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__2_n_0\
    );
\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__2_n_0\,
      Q => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg\,
      R => '0'
    );
\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0BFBFBF00808080"
    )
        port map (
      I0 => scaled_diff_axis_data_tvalid(0),
      I1 => \^register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\,
      I2 => \^scaled_diff_axis_data_tready\(0),
      I3 => s_axis_l_tready_int,
      I4 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg_0\,
      I5 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg\,
      O => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1_n_0\
    );
\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1_n_0\,
      Q => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Bram is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram00_ctrl_data_en_0 : out STD_LOGIC;
    validb : out STD_LOGIC_VECTOR ( 0 to 0 );
    bram00_ctrl_data_clk : in STD_LOGIC;
    enb : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram00_ctrl_data_addr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bram00_ctrl_data_we : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bram00_ctrl_data_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Bram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Bram is
  signal \^bram00_ctrl_data_en_0\ : STD_LOGIC;
  signal ram_reg_n_20 : STD_LOGIC;
  signal ram_reg_n_21 : STD_LOGIC;
  signal ram_reg_n_22 : STD_LOGIC;
  signal ram_reg_n_23 : STD_LOGIC;
  signal ram_reg_n_24 : STD_LOGIC;
  signal ram_reg_n_25 : STD_LOGIC;
  signal ram_reg_n_26 : STD_LOGIC;
  signal ram_reg_n_27 : STD_LOGIC;
  signal ram_reg_n_28 : STD_LOGIC;
  signal ram_reg_n_29 : STD_LOGIC;
  signal ram_reg_n_30 : STD_LOGIC;
  signal ram_reg_n_31 : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[0].bram_inst/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
  bram00_ctrl_data_en_0 <= \^bram00_ctrl_data_en_0\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => bram00_ctrl_data_addr(8 downto 1),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => Q(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => bram00_ctrl_data_clk,
      CLKBWRCLK => bram00_ctrl_data_clk,
      DIADI(15 downto 0) => DIADI(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => douta(15 downto 0),
      DOBDO(15 downto 12) => doutb(3 downto 0),
      DOBDO(11) => ram_reg_n_20,
      DOBDO(10) => ram_reg_n_21,
      DOBDO(9) => ram_reg_n_22,
      DOBDO(8) => ram_reg_n_23,
      DOBDO(7) => ram_reg_n_24,
      DOBDO(6) => ram_reg_n_25,
      DOBDO(5) => ram_reg_n_26,
      DOBDO(4) => ram_reg_n_27,
      DOBDO(3) => ram_reg_n_28,
      DOBDO(2) => ram_reg_n_29,
      DOBDO(1) => ram_reg_n_30,
      DOBDO(0) => ram_reg_n_31,
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^bram00_ctrl_data_en_0\,
      ENBWREN => enb(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => bram00_ctrl_data_we(1 downto 0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bram00_ctrl_data_en,
      I1 => bram00_ctrl_data_addr(0),
      O => \^bram00_ctrl_data_en_0\
    );
rdstrobe_b_reg: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => enb(0),
      Q => validb(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BramIntrfTranslator is
  port (
    bram00_ctrl_data_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram00_ctrl_data_addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram00_ctrl_data_clk : in STD_LOGIC;
    douta : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BramIntrfTranslator;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BramIntrfTranslator is
  signal \target_banks_pipeline_reg[0][1]_0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[0]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[10]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[11]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[12]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[13]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[14]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[15]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[16]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[17]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[18]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[19]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[1]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[20]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[21]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[22]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[23]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[24]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[25]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[26]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[27]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[28]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[29]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[2]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[30]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[31]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[3]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[4]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[5]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[6]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[7]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[8]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \bram00_ctrl_data_dout[9]_INST_0\ : label is "soft_lutpair4";
begin
\bram00_ctrl_data_dout[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(0),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(32),
      O => bram00_ctrl_data_dout(0)
    );
\bram00_ctrl_data_dout[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(10),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(42),
      O => bram00_ctrl_data_dout(10)
    );
\bram00_ctrl_data_dout[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(11),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(43),
      O => bram00_ctrl_data_dout(11)
    );
\bram00_ctrl_data_dout[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(12),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(44),
      O => bram00_ctrl_data_dout(12)
    );
\bram00_ctrl_data_dout[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(13),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(45),
      O => bram00_ctrl_data_dout(13)
    );
\bram00_ctrl_data_dout[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(14),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(46),
      O => bram00_ctrl_data_dout(14)
    );
\bram00_ctrl_data_dout[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(15),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(47),
      O => bram00_ctrl_data_dout(15)
    );
\bram00_ctrl_data_dout[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(16),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(48),
      O => bram00_ctrl_data_dout(16)
    );
\bram00_ctrl_data_dout[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(17),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(49),
      O => bram00_ctrl_data_dout(17)
    );
\bram00_ctrl_data_dout[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(18),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(50),
      O => bram00_ctrl_data_dout(18)
    );
\bram00_ctrl_data_dout[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(19),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(51),
      O => bram00_ctrl_data_dout(19)
    );
\bram00_ctrl_data_dout[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(1),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(33),
      O => bram00_ctrl_data_dout(1)
    );
\bram00_ctrl_data_dout[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(20),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(52),
      O => bram00_ctrl_data_dout(20)
    );
\bram00_ctrl_data_dout[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(21),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(53),
      O => bram00_ctrl_data_dout(21)
    );
\bram00_ctrl_data_dout[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(22),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(54),
      O => bram00_ctrl_data_dout(22)
    );
\bram00_ctrl_data_dout[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(23),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(55),
      O => bram00_ctrl_data_dout(23)
    );
\bram00_ctrl_data_dout[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(24),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(56),
      O => bram00_ctrl_data_dout(24)
    );
\bram00_ctrl_data_dout[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(25),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(57),
      O => bram00_ctrl_data_dout(25)
    );
\bram00_ctrl_data_dout[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(26),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(58),
      O => bram00_ctrl_data_dout(26)
    );
\bram00_ctrl_data_dout[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(27),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(59),
      O => bram00_ctrl_data_dout(27)
    );
\bram00_ctrl_data_dout[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(28),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(60),
      O => bram00_ctrl_data_dout(28)
    );
\bram00_ctrl_data_dout[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(29),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(61),
      O => bram00_ctrl_data_dout(29)
    );
\bram00_ctrl_data_dout[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(2),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(34),
      O => bram00_ctrl_data_dout(2)
    );
\bram00_ctrl_data_dout[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(30),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(62),
      O => bram00_ctrl_data_dout(30)
    );
\bram00_ctrl_data_dout[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(31),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(63),
      O => bram00_ctrl_data_dout(31)
    );
\bram00_ctrl_data_dout[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(3),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(35),
      O => bram00_ctrl_data_dout(3)
    );
\bram00_ctrl_data_dout[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(4),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(36),
      O => bram00_ctrl_data_dout(4)
    );
\bram00_ctrl_data_dout[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(5),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(37),
      O => bram00_ctrl_data_dout(5)
    );
\bram00_ctrl_data_dout[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(6),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(38),
      O => bram00_ctrl_data_dout(6)
    );
\bram00_ctrl_data_dout[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(7),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(39),
      O => bram00_ctrl_data_dout(7)
    );
\bram00_ctrl_data_dout[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(8),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(40),
      O => bram00_ctrl_data_dout(8)
    );
\bram00_ctrl_data_dout[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => douta(9),
      I1 => \target_banks_pipeline_reg[0][1]_0\(1),
      I2 => douta(41),
      O => bram00_ctrl_data_dout(9)
    );
\target_banks_pipeline_reg[0][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => bram00_ctrl_data_addr(0),
      Q => \target_banks_pipeline_reg[0][1]_0\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BramReadEn is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axil_scle_rready_0 : out STD_LOGIC;
    s_axil_scle_awvalid_0 : out STD_LOGIC;
    s_axil_scle_aclk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_axil_b_rdata_reg_int_reg_reg[12]\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[12]_0\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[13]\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[14]\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[15]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[0]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[0]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[1]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[2]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[3]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[4]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[5]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[6]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[7]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[8]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[9]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[10]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[11]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[12]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[13]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[14]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[15]\ : in STD_LOGIC;
    s_axil_scle_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_rready : in STD_LOGIC;
    s_axil_a_arready_reg_reg : in STD_LOGIC;
    s_axil_scle_arvalid : in STD_LOGIC;
    s_axil_a_arready_reg_reg_0 : in STD_LOGIC;
    s_axil_scle_awvalid : in STD_LOGIC;
    s_axil_scle_wvalid : in STD_LOGIC;
    s_axil_scle_awready : in STD_LOGIC;
    last_read_a_reg : in STD_LOGIC;
    s_axil_scle_bready : in STD_LOGIC;
    s_axil_scle_bvalid : in STD_LOGIC;
    s_axil_scle_wstrb : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BramReadEn;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BramReadEn is
  signal addra : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ram_reg_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_n_10 : STD_LOGIC;
  signal ram_reg_n_11 : STD_LOGIC;
  signal ram_reg_n_12 : STD_LOGIC;
  signal ram_reg_n_13 : STD_LOGIC;
  signal ram_reg_n_14 : STD_LOGIC;
  signal ram_reg_n_15 : STD_LOGIC;
  signal ram_reg_n_4 : STD_LOGIC;
  signal ram_reg_n_5 : STD_LOGIC;
  signal ram_reg_n_6 : STD_LOGIC;
  signal ram_reg_n_7 : STD_LOGIC;
  signal ram_reg_n_8 : STD_LOGIC;
  signal ram_reg_n_9 : STD_LOGIC;
  signal read_eligible_a : STD_LOGIC;
  signal \s_axil_a_awready_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \^s_axil_scle_awvalid_0\ : STD_LOGIC;
  signal \^s_axil_scle_rready_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/wrapper/axil_ram_scle_inst/internal_bram_inst/genblk1[0].bram_inst/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 1016;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s_axil_a_arready_reg_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axil_a_awready_reg_i_3__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[0]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[10]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[11]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[12]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[13]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[14]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[15]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[1]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[2]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[3]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[4]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[5]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[6]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[7]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[8]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[9]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_axil_b_rdata_reg_int_reg[12]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axil_b_rdata_reg_int_reg[13]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axil_b_rdata_reg_int_reg[14]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axil_b_rdata_reg_int_reg[15]_i_1__0\ : label is "soft_lutpair29";
begin
  ram_reg_0(3 downto 0) <= \^ram_reg_0\(3 downto 0);
  ram_reg_1(15 downto 0) <= \^ram_reg_1\(15 downto 0);
  s_axil_scle_awvalid_0 <= \^s_axil_scle_awvalid_0\;
  s_axil_scle_rready_0 <= \^s_axil_scle_rready_0\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 4) => addra(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => s_axil_scle_aclk,
      CLKBWRCLK => s_axil_scle_aclk,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => s_axil_scle_wdata(15 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 12) => \^ram_reg_0\(3 downto 0),
      DOADO(11) => ram_reg_n_4,
      DOADO(10) => ram_reg_n_5,
      DOADO(9) => ram_reg_n_6,
      DOADO(8) => ram_reg_n_7,
      DOADO(7) => ram_reg_n_8,
      DOADO(6) => ram_reg_n_9,
      DOADO(5) => ram_reg_n_10,
      DOADO(4) => ram_reg_n_11,
      DOADO(3) => ram_reg_n_12,
      DOADO(2) => ram_reg_n_13,
      DOADO(1) => ram_reg_n_14,
      DOADO(0) => ram_reg_n_15,
      DOBDO(15 downto 0) => \^ram_reg_1\(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => p_0_in(8),
      WEBWE(0) => p_0_in(0)
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axil_scle_araddr(2),
      I1 => \^s_axil_scle_rready_0\,
      I2 => s_axil_scle_awaddr(2),
      O => addra(2)
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axil_scle_araddr(1),
      I1 => \^s_axil_scle_rready_0\,
      I2 => s_axil_scle_awaddr(1),
      O => addra(1)
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axil_scle_araddr(0),
      I1 => \^s_axil_scle_rready_0\,
      I2 => s_axil_scle_awaddr(0),
      O => addra(0)
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axil_scle_wstrb(1),
      I1 => \^s_axil_scle_awvalid_0\,
      O => p_0_in(8)
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axil_scle_wstrb(0),
      I1 => \^s_axil_scle_awvalid_0\,
      O => p_0_in(0)
    );
\s_axil_a_arready_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B0"
    )
        port map (
      I0 => s_axil_scle_rready,
      I1 => s_axil_a_arready_reg_reg,
      I2 => s_axil_scle_arvalid,
      I3 => s_axil_a_arready_reg_reg_0,
      I4 => \^s_axil_scle_awvalid_0\,
      O => \^s_axil_scle_rready_0\
    );
\s_axil_a_awready_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008000000080"
    )
        port map (
      I0 => \s_axil_a_awready_reg_i_2__0_n_0\,
      I1 => s_axil_scle_awvalid,
      I2 => s_axil_scle_wvalid,
      I3 => s_axil_scle_awready,
      I4 => read_eligible_a,
      I5 => last_read_a_reg,
      O => \^s_axil_scle_awvalid_0\
    );
\s_axil_a_awready_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axil_scle_bready,
      I1 => s_axil_scle_bvalid,
      O => \s_axil_a_awready_reg_i_2__0_n_0\
    );
\s_axil_a_awready_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => s_axil_a_arready_reg_reg_0,
      I1 => s_axil_scle_arvalid,
      I2 => s_axil_a_arready_reg_reg,
      I3 => s_axil_scle_rready,
      O => read_eligible_a
    );
\s_axil_a_rdata_reg_int_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_1\(0),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      O => bram_douta(0)
    );
\s_axil_a_rdata_reg_int_reg[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_1\(10),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[10]\,
      O => bram_douta(10)
    );
\s_axil_a_rdata_reg_int_reg[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_1\(11),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[11]\,
      O => bram_douta(11)
    );
\s_axil_a_rdata_reg_int_reg[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_1\(12),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[12]\,
      O => bram_douta(12)
    );
\s_axil_a_rdata_reg_int_reg[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_1\(13),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[13]\,
      O => bram_douta(13)
    );
\s_axil_a_rdata_reg_int_reg[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_1\(14),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[14]\,
      O => bram_douta(14)
    );
\s_axil_a_rdata_reg_int_reg[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_1\(15),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[15]\,
      O => bram_douta(15)
    );
\s_axil_a_rdata_reg_int_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_1\(1),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[1]\,
      O => bram_douta(1)
    );
\s_axil_a_rdata_reg_int_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_1\(2),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[2]\,
      O => bram_douta(2)
    );
\s_axil_a_rdata_reg_int_reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_1\(3),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[3]\,
      O => bram_douta(3)
    );
\s_axil_a_rdata_reg_int_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_1\(4),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[4]\,
      O => bram_douta(4)
    );
\s_axil_a_rdata_reg_int_reg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_1\(5),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[5]\,
      O => bram_douta(5)
    );
\s_axil_a_rdata_reg_int_reg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_1\(6),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[6]\,
      O => bram_douta(6)
    );
\s_axil_a_rdata_reg_int_reg[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_1\(7),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[7]\,
      O => bram_douta(7)
    );
\s_axil_a_rdata_reg_int_reg[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_1\(8),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[8]\,
      O => bram_douta(8)
    );
\s_axil_a_rdata_reg_int_reg[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_1\(9),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[9]\,
      O => bram_douta(9)
    );
\s_axil_b_rdata_reg_int_reg[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \s_axil_b_rdata_reg_int_reg_reg[12]\,
      I2 => \s_axil_b_rdata_reg_int_reg_reg[12]_0\,
      O => bram_doutb(0)
    );
\s_axil_b_rdata_reg_int_reg[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \s_axil_b_rdata_reg_int_reg_reg[12]\,
      I2 => \s_axil_b_rdata_reg_int_reg_reg[13]\,
      O => bram_doutb(1)
    );
\s_axil_b_rdata_reg_int_reg[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \s_axil_b_rdata_reg_int_reg_reg[12]\,
      I2 => \s_axil_b_rdata_reg_int_reg_reg[14]\,
      O => bram_doutb(2)
    );
\s_axil_b_rdata_reg_int_reg[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \s_axil_b_rdata_reg_int_reg_reg[12]\,
      I2 => \s_axil_b_rdata_reg_int_reg_reg[15]\,
      O => bram_doutb(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BramReadEn_46 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axil_grid_rready_0 : out STD_LOGIC;
    s_axil_grid_awvalid_0 : out STD_LOGIC;
    s_axil_grid_aclk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_grid_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_axil_b_rdata_reg_int_reg_reg[12]\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[12]_0\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[13]\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[14]\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[15]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[0]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[0]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[1]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[2]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[3]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[4]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[5]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[6]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[7]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[8]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[9]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[10]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[11]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[12]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[13]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[14]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[15]\ : in STD_LOGIC;
    s_axil_grid_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_grid_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_grid_rready : in STD_LOGIC;
    s_axil_a_arready_reg_reg : in STD_LOGIC;
    s_axil_grid_arvalid : in STD_LOGIC;
    s_axil_a_arready_reg_reg_0 : in STD_LOGIC;
    s_axil_grid_awvalid : in STD_LOGIC;
    s_axil_grid_wvalid : in STD_LOGIC;
    s_axil_grid_awready : in STD_LOGIC;
    last_read_a_reg : in STD_LOGIC;
    s_axil_grid_bready : in STD_LOGIC;
    s_axil_grid_bvalid : in STD_LOGIC;
    s_axil_grid_wstrb : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BramReadEn_46 : entity is "BramReadEn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BramReadEn_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BramReadEn_46 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addra : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_reg_n_10 : STD_LOGIC;
  signal ram_reg_n_11 : STD_LOGIC;
  signal ram_reg_n_12 : STD_LOGIC;
  signal ram_reg_n_13 : STD_LOGIC;
  signal ram_reg_n_14 : STD_LOGIC;
  signal ram_reg_n_15 : STD_LOGIC;
  signal ram_reg_n_4 : STD_LOGIC;
  signal ram_reg_n_5 : STD_LOGIC;
  signal ram_reg_n_6 : STD_LOGIC;
  signal ram_reg_n_7 : STD_LOGIC;
  signal ram_reg_n_8 : STD_LOGIC;
  signal ram_reg_n_9 : STD_LOGIC;
  signal read_eligible_a : STD_LOGIC;
  signal s_axil_a_awready_reg_i_2_n_0 : STD_LOGIC;
  signal \^s_axil_grid_awvalid_0\ : STD_LOGIC;
  signal \^s_axil_grid_rready_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/wrapper/axil_ram_grid_inst/internal_bram_inst/genblk1[0].bram_inst/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 1016;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of s_axil_a_arready_reg_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of s_axil_a_awready_reg_i_3 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[10]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[11]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[12]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[13]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[14]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[15]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[8]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_axil_a_rdata_reg_int_reg[9]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_axil_b_rdata_reg_int_reg[12]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_axil_b_rdata_reg_int_reg[13]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_axil_b_rdata_reg_int_reg[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_axil_b_rdata_reg_int_reg[15]_i_1\ : label is "soft_lutpair18";
begin
  DOADO(3 downto 0) <= \^doado\(3 downto 0);
  DOBDO(15 downto 0) <= \^dobdo\(15 downto 0);
  s_axil_grid_awvalid_0 <= \^s_axil_grid_awvalid_0\;
  s_axil_grid_rready_0 <= \^s_axil_grid_rready_0\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"1111111",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 7) => B"1111111",
      ADDRBWRADDR(6 downto 4) => addra(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => s_axil_grid_aclk,
      CLKBWRCLK => s_axil_grid_aclk,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => s_axil_grid_wdata(15 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 12) => \^doado\(3 downto 0),
      DOADO(11) => ram_reg_n_4,
      DOADO(10) => ram_reg_n_5,
      DOADO(9) => ram_reg_n_6,
      DOADO(8) => ram_reg_n_7,
      DOADO(7) => ram_reg_n_8,
      DOADO(6) => ram_reg_n_9,
      DOADO(5) => ram_reg_n_10,
      DOADO(4) => ram_reg_n_11,
      DOADO(3) => ram_reg_n_12,
      DOADO(2) => ram_reg_n_13,
      DOADO(1) => ram_reg_n_14,
      DOADO(0) => ram_reg_n_15,
      DOBDO(15 downto 0) => \^dobdo\(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => p_0_in(8),
      WEBWE(0) => p_0_in(0)
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axil_grid_araddr(2),
      I1 => \^s_axil_grid_rready_0\,
      I2 => s_axil_grid_awaddr(2),
      O => addra(2)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axil_grid_araddr(1),
      I1 => \^s_axil_grid_rready_0\,
      I2 => s_axil_grid_awaddr(1),
      O => addra(1)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axil_grid_araddr(0),
      I1 => \^s_axil_grid_rready_0\,
      I2 => s_axil_grid_awaddr(0),
      O => addra(0)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axil_grid_wstrb(1),
      I1 => \^s_axil_grid_awvalid_0\,
      O => p_0_in(8)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axil_grid_wstrb(0),
      I1 => \^s_axil_grid_awvalid_0\,
      O => p_0_in(0)
    );
s_axil_a_arready_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B0"
    )
        port map (
      I0 => s_axil_grid_rready,
      I1 => s_axil_a_arready_reg_reg,
      I2 => s_axil_grid_arvalid,
      I3 => s_axil_a_arready_reg_reg_0,
      I4 => \^s_axil_grid_awvalid_0\,
      O => \^s_axil_grid_rready_0\
    );
s_axil_a_awready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008000000080"
    )
        port map (
      I0 => s_axil_a_awready_reg_i_2_n_0,
      I1 => s_axil_grid_awvalid,
      I2 => s_axil_grid_wvalid,
      I3 => s_axil_grid_awready,
      I4 => read_eligible_a,
      I5 => last_read_a_reg,
      O => \^s_axil_grid_awvalid_0\
    );
s_axil_a_awready_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axil_grid_bready,
      I1 => s_axil_grid_bvalid,
      O => s_axil_a_awready_reg_i_2_n_0
    );
s_axil_a_awready_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => s_axil_a_arready_reg_reg_0,
      I1 => s_axil_grid_arvalid,
      I2 => s_axil_a_arready_reg_reg,
      I3 => s_axil_grid_rready,
      O => read_eligible_a
    );
\s_axil_a_rdata_reg_int_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      O => bram_douta(0)
    );
\s_axil_a_rdata_reg_int_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(10),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[10]\,
      O => bram_douta(10)
    );
\s_axil_a_rdata_reg_int_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(11),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[11]\,
      O => bram_douta(11)
    );
\s_axil_a_rdata_reg_int_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(12),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[12]\,
      O => bram_douta(12)
    );
\s_axil_a_rdata_reg_int_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(13),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[13]\,
      O => bram_douta(13)
    );
\s_axil_a_rdata_reg_int_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(14),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[14]\,
      O => bram_douta(14)
    );
\s_axil_a_rdata_reg_int_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(15),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[15]\,
      O => bram_douta(15)
    );
\s_axil_a_rdata_reg_int_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[1]\,
      O => bram_douta(1)
    );
\s_axil_a_rdata_reg_int_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[2]\,
      O => bram_douta(2)
    );
\s_axil_a_rdata_reg_int_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[3]\,
      O => bram_douta(3)
    );
\s_axil_a_rdata_reg_int_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[4]\,
      O => bram_douta(4)
    );
\s_axil_a_rdata_reg_int_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[5]\,
      O => bram_douta(5)
    );
\s_axil_a_rdata_reg_int_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[6]\,
      O => bram_douta(6)
    );
\s_axil_a_rdata_reg_int_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[7]\,
      O => bram_douta(7)
    );
\s_axil_a_rdata_reg_int_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(8),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[8]\,
      O => bram_douta(8)
    );
\s_axil_a_rdata_reg_int_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(9),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[9]\,
      O => bram_douta(9)
    );
\s_axil_b_rdata_reg_int_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \s_axil_b_rdata_reg_int_reg_reg[12]\,
      I2 => \s_axil_b_rdata_reg_int_reg_reg[12]_0\,
      O => bram_doutb(0)
    );
\s_axil_b_rdata_reg_int_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \s_axil_b_rdata_reg_int_reg_reg[12]\,
      I2 => \s_axil_b_rdata_reg_int_reg_reg[13]\,
      O => bram_doutb(1)
    );
\s_axil_b_rdata_reg_int_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \s_axil_b_rdata_reg_int_reg_reg[12]\,
      I2 => \s_axil_b_rdata_reg_int_reg_reg[14]\,
      O => bram_doutb(2)
    );
\s_axil_b_rdata_reg_int_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \s_axil_b_rdata_reg_int_reg_reg[12]\,
      I2 => \s_axil_b_rdata_reg_int_reg_reg[15]\,
      O => bram_doutb(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Bram_35 is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bram00_ctrl_data_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    bram00_ctrl_data_addr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bram00_ctrl_data_we : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Bram_35 : entity is "Bram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Bram_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Bram_35 is
  signal ram_reg_n_16 : STD_LOGIC;
  signal ram_reg_n_17 : STD_LOGIC;
  signal ram_reg_n_18 : STD_LOGIC;
  signal ram_reg_n_19 : STD_LOGIC;
  signal ram_reg_n_20 : STD_LOGIC;
  signal ram_reg_n_21 : STD_LOGIC;
  signal ram_reg_n_22 : STD_LOGIC;
  signal ram_reg_n_23 : STD_LOGIC;
  signal ram_reg_n_24 : STD_LOGIC;
  signal ram_reg_n_25 : STD_LOGIC;
  signal ram_reg_n_26 : STD_LOGIC;
  signal ram_reg_n_27 : STD_LOGIC;
  signal ram_reg_n_28 : STD_LOGIC;
  signal ram_reg_n_29 : STD_LOGIC;
  signal ram_reg_n_30 : STD_LOGIC;
  signal ram_reg_n_31 : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[1].bram_inst/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => bram00_ctrl_data_addr(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11000000001111",
      CLKARDCLK => bram00_ctrl_data_clk,
      CLKBWRCLK => bram00_ctrl_data_clk,
      DIADI(15 downto 0) => DIADI(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => douta(15 downto 0),
      DOBDO(15) => ram_reg_n_16,
      DOBDO(14) => ram_reg_n_17,
      DOBDO(13) => ram_reg_n_18,
      DOBDO(12) => ram_reg_n_19,
      DOBDO(11) => ram_reg_n_20,
      DOBDO(10) => ram_reg_n_21,
      DOBDO(9) => ram_reg_n_22,
      DOBDO(8) => ram_reg_n_23,
      DOBDO(7) => ram_reg_n_24,
      DOBDO(6) => ram_reg_n_25,
      DOBDO(5) => ram_reg_n_26,
      DOBDO(4) => ram_reg_n_27,
      DOBDO(3) => ram_reg_n_28,
      DOBDO(2) => ram_reg_n_29,
      DOBDO(1) => ram_reg_n_30,
      DOBDO(0) => ram_reg_n_31,
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram_reg_0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => bram00_ctrl_data_we(1 downto 0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Bram_36 is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    bram00_ctrl_data_clk : in STD_LOGIC;
    ena : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram00_ctrl_data_addr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bram00_ctrl_data_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bram00_ctrl_data_we : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Bram_36 : entity is "Bram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Bram_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Bram_36 is
  signal \^diadi\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_n_16 : STD_LOGIC;
  signal ram_reg_n_17 : STD_LOGIC;
  signal ram_reg_n_18 : STD_LOGIC;
  signal ram_reg_n_19 : STD_LOGIC;
  signal ram_reg_n_20 : STD_LOGIC;
  signal ram_reg_n_21 : STD_LOGIC;
  signal ram_reg_n_22 : STD_LOGIC;
  signal ram_reg_n_23 : STD_LOGIC;
  signal ram_reg_n_24 : STD_LOGIC;
  signal ram_reg_n_25 : STD_LOGIC;
  signal ram_reg_n_26 : STD_LOGIC;
  signal ram_reg_n_27 : STD_LOGIC;
  signal ram_reg_n_28 : STD_LOGIC;
  signal ram_reg_n_29 : STD_LOGIC;
  signal ram_reg_n_30 : STD_LOGIC;
  signal ram_reg_n_31 : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[2].bram_inst/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
  DIADI(7 downto 0) <= \^diadi\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => bram00_ctrl_data_addr(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11000000001111",
      CLKARDCLK => bram00_ctrl_data_clk,
      CLKBWRCLK => bram00_ctrl_data_clk,
      DIADI(15 downto 8) => \^diadi\(7 downto 0),
      DIADI(7 downto 0) => bram00_ctrl_data_din(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => douta(15 downto 0),
      DOBDO(15) => ram_reg_n_16,
      DOBDO(14) => ram_reg_n_17,
      DOBDO(13) => ram_reg_n_18,
      DOBDO(12) => ram_reg_n_19,
      DOBDO(11) => ram_reg_n_20,
      DOBDO(10) => ram_reg_n_21,
      DOBDO(9) => ram_reg_n_22,
      DOBDO(8) => ram_reg_n_23,
      DOBDO(7) => ram_reg_n_24,
      DOBDO(6) => ram_reg_n_25,
      DOBDO(5) => ram_reg_n_26,
      DOBDO(4) => ram_reg_n_27,
      DOBDO(3) => ram_reg_n_28,
      DOBDO(2) => ram_reg_n_29,
      DOBDO(1) => ram_reg_n_30,
      DOBDO(0) => ram_reg_n_31,
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ena(0),
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => bram00_ctrl_data_we(1 downto 0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bram00_ctrl_data_we(1),
      I1 => bram00_ctrl_data_din(8),
      O => \^diadi\(0)
    );
ram_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bram00_ctrl_data_we(1),
      I1 => bram00_ctrl_data_din(15),
      O => \^diadi\(7)
    );
ram_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bram00_ctrl_data_we(1),
      I1 => bram00_ctrl_data_din(14),
      O => \^diadi\(6)
    );
ram_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bram00_ctrl_data_we(1),
      I1 => bram00_ctrl_data_din(13),
      O => \^diadi\(5)
    );
ram_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bram00_ctrl_data_we(1),
      I1 => bram00_ctrl_data_din(12),
      O => \^diadi\(4)
    );
ram_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bram00_ctrl_data_we(1),
      I1 => bram00_ctrl_data_din(11),
      O => \^diadi\(3)
    );
ram_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bram00_ctrl_data_we(1),
      I1 => bram00_ctrl_data_din(10),
      O => \^diadi\(2)
    );
ram_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bram00_ctrl_data_we(1),
      I1 => bram00_ctrl_data_din(9),
      O => \^diadi\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Bram_37 is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    bram00_ctrl_data_clk : in STD_LOGIC;
    ena : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram00_ctrl_data_addr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bram00_ctrl_data_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    bram00_ctrl_data_we : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Bram_37 : entity is "Bram";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Bram_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Bram_37 is
  signal \^diadi\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_n_16 : STD_LOGIC;
  signal ram_reg_n_17 : STD_LOGIC;
  signal ram_reg_n_18 : STD_LOGIC;
  signal ram_reg_n_19 : STD_LOGIC;
  signal ram_reg_n_20 : STD_LOGIC;
  signal ram_reg_n_21 : STD_LOGIC;
  signal ram_reg_n_22 : STD_LOGIC;
  signal ram_reg_n_23 : STD_LOGIC;
  signal ram_reg_n_24 : STD_LOGIC;
  signal ram_reg_n_25 : STD_LOGIC;
  signal ram_reg_n_26 : STD_LOGIC;
  signal ram_reg_n_27 : STD_LOGIC;
  signal ram_reg_n_28 : STD_LOGIC;
  signal ram_reg_n_29 : STD_LOGIC;
  signal ram_reg_n_30 : STD_LOGIC;
  signal ram_reg_n_31 : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[3].bram_inst/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
begin
  DIADI(7 downto 0) <= \^diadi\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => bram00_ctrl_data_addr(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11000000001111",
      CLKARDCLK => bram00_ctrl_data_clk,
      CLKBWRCLK => bram00_ctrl_data_clk,
      DIADI(15 downto 8) => \^diadi\(7 downto 0),
      DIADI(7 downto 0) => bram00_ctrl_data_din(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => douta(15 downto 0),
      DOBDO(15) => ram_reg_n_16,
      DOBDO(14) => ram_reg_n_17,
      DOBDO(13) => ram_reg_n_18,
      DOBDO(12) => ram_reg_n_19,
      DOBDO(11) => ram_reg_n_20,
      DOBDO(10) => ram_reg_n_21,
      DOBDO(9) => ram_reg_n_22,
      DOBDO(8) => ram_reg_n_23,
      DOBDO(7) => ram_reg_n_24,
      DOBDO(6) => ram_reg_n_25,
      DOBDO(5) => ram_reg_n_26,
      DOBDO(4) => ram_reg_n_27,
      DOBDO(3) => ram_reg_n_28,
      DOBDO(2) => ram_reg_n_29,
      DOBDO(1) => ram_reg_n_30,
      DOBDO(0) => ram_reg_n_31,
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ena(0),
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => bram00_ctrl_data_we(1 downto 0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bram00_ctrl_data_we(1),
      I1 => bram00_ctrl_data_din(15),
      O => \^diadi\(7)
    );
ram_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bram00_ctrl_data_we(1),
      I1 => bram00_ctrl_data_din(14),
      O => \^diadi\(6)
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bram00_ctrl_data_we(1),
      I1 => bram00_ctrl_data_din(13),
      O => \^diadi\(5)
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bram00_ctrl_data_we(1),
      I1 => bram00_ctrl_data_din(12),
      O => \^diadi\(4)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bram00_ctrl_data_we(1),
      I1 => bram00_ctrl_data_din(11),
      O => \^diadi\(3)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bram00_ctrl_data_we(1),
      I1 => bram00_ctrl_data_din(10),
      O => \^diadi\(2)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bram00_ctrl_data_we(1),
      I1 => bram00_ctrl_data_din(9),
      O => \^diadi\(1)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bram00_ctrl_data_we(1),
      I1 => bram00_ctrl_data_din(8),
      O => \^diadi\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CCURegisterFile is
  port (
    s_axil_ctrl_rvalid : out STD_LOGIC;
    s_axil_ctrl_arready : out STD_LOGIC;
    s_axil_ctrl_wready : out STD_LOGIC;
    s_axil_ctrl_awready : out STD_LOGIC;
    \fsm_state_reg[1]\ : out STD_LOGIC;
    fsm_rst_0 : out STD_LOGIC;
    operation_done_rd : out STD_LOGIC;
    fsm_rst_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    fsm_rst_2 : out STD_LOGIC;
    \mem_reg[4][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \mem_reg[4][12]_0\ : out STD_LOGIC;
    \mem_reg[0][8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \mem_reg[2][5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \mem_reg[1][5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    fsm_rst_3 : out STD_LOGIC;
    \s_axil_ctrl_awaddr[5]\ : out STD_LOGIC;
    s_axil_ctrl_bvalid : out STD_LOGIC;
    \mem_reg[6][18]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_state_reg[2]\ : out STD_LOGIC;
    interrupt_soft_reg_early : out STD_LOGIC;
    internal_error_asserted_reg : out STD_LOGIC;
    \mem_reg[3][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fsm_rst_4 : out STD_LOGIC;
    \results_left_reg_reg[20]\ : out STD_LOGIC;
    \results_left_reg_reg[28]\ : out STD_LOGIC;
    \results_left_reg_reg[4]\ : out STD_LOGIC;
    \results_left_reg_reg[12]\ : out STD_LOGIC;
    \mem_reg[6][16]_0\ : out STD_LOGIC;
    m_axis_tlast_reg_reg : out STD_LOGIC;
    s_axil_ctrl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    fsm_rst : in STD_LOGIC;
    fsm_clk : in STD_LOGIC;
    s_axil_ctrl_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axil_ctrl_arvalid : in STD_LOGIC;
    s_axil_ctrl_rready : in STD_LOGIC;
    locked_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    operation_busy_reg : in STD_LOGIC;
    locked_reg_0 : in STD_LOGIC;
    s_axil_ctrl_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    operation_busy : in STD_LOGIC;
    operation_error : in STD_LOGIC;
    s_axil_ctrl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axil_ctrl_bready : in STD_LOGIC;
    s_axil_ctrl_awvalid : in STD_LOGIC;
    s_axil_ctrl_wvalid : in STD_LOGIC;
    int_buf_rslt_m_axis_tlast : in STD_LOGIC;
    wo_reg_rst : in STD_LOGIC;
    \fsm_state_reg[1]_0\ : in STD_LOGIC;
    interrupt_soft_reg_early_reg : in STD_LOGIC;
    internal_operation_error_reg : in STD_LOGIC;
    internal_operation_error_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    results_left_reg_next : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \fsm_state_reg[1]_1\ : in STD_LOGIC;
    interrupt_soft_reg_i_3_0 : in STD_LOGIC;
    \fsm_state[1]_i_6\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mem_reg[6][29]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axil_ctrl_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CCURegisterFile;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CCURegisterFile is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal btch_size_rd : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_loaded_rd : STD_LOGIC;
  signal \^fsm_rst_0\ : STD_LOGIC;
  signal \^fsm_rst_1\ : STD_LOGIC;
  signal \fsm_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \fsm_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \^fsm_state_reg[1]\ : STD_LOGIC;
  signal grid_loaded_rd : STD_LOGIC;
  signal interrupt_abort : STD_LOGIC;
  signal interrupt_error : STD_LOGIC;
  signal interrupt_soft : STD_LOGIC;
  signal interrupt_soft_reg_i_10_n_0 : STD_LOGIC;
  signal interrupt_soft_reg_i_11_n_0 : STD_LOGIC;
  signal interrupt_soft_reg_i_12_n_0 : STD_LOGIC;
  signal interrupt_soft_reg_i_13_n_0 : STD_LOGIC;
  signal interrupt_soft_reg_i_4_n_0 : STD_LOGIC;
  signal interrupt_soft_reg_i_5_n_0 : STD_LOGIC;
  signal interrupt_soft_reg_i_6_n_0 : STD_LOGIC;
  signal interrupt_soft_reg_i_7_n_0 : STD_LOGIC;
  signal interrupt_soft_reg_i_8_n_0 : STD_LOGIC;
  signal interrupt_soft_reg_i_9_n_0 : STD_LOGIC;
  signal locked_i_10_n_0 : STD_LOGIC;
  signal locked_i_11_n_0 : STD_LOGIC;
  signal locked_i_12_n_0 : STD_LOGIC;
  signal locked_i_13_n_0 : STD_LOGIC;
  signal locked_i_14_n_0 : STD_LOGIC;
  signal locked_i_15_n_0 : STD_LOGIC;
  signal locked_i_16_n_0 : STD_LOGIC;
  signal locked_i_17_n_0 : STD_LOGIC;
  signal locked_i_18_n_0 : STD_LOGIC;
  signal locked_i_19_n_0 : STD_LOGIC;
  signal locked_i_20_n_0 : STD_LOGIC;
  signal locked_i_21_n_0 : STD_LOGIC;
  signal locked_i_22_n_0 : STD_LOGIC;
  signal locked_i_23_n_0 : STD_LOGIC;
  signal locked_i_24_n_0 : STD_LOGIC;
  signal locked_i_25_n_0 : STD_LOGIC;
  signal locked_i_26_n_0 : STD_LOGIC;
  signal locked_i_27_n_0 : STD_LOGIC;
  signal locked_i_28_n_0 : STD_LOGIC;
  signal locked_i_29_n_0 : STD_LOGIC;
  signal locked_i_2_n_0 : STD_LOGIC;
  signal locked_i_30_n_0 : STD_LOGIC;
  signal locked_i_31_n_0 : STD_LOGIC;
  signal locked_i_32_n_0 : STD_LOGIC;
  signal locked_i_33_n_0 : STD_LOGIC;
  signal locked_i_34_n_0 : STD_LOGIC;
  signal locked_i_35_n_0 : STD_LOGIC;
  signal locked_i_36_n_0 : STD_LOGIC;
  signal locked_i_37_n_0 : STD_LOGIC;
  signal locked_i_38_n_0 : STD_LOGIC;
  signal locked_i_39_n_0 : STD_LOGIC;
  signal locked_i_40_n_0 : STD_LOGIC;
  signal locked_i_41_n_0 : STD_LOGIC;
  signal locked_i_42_n_0 : STD_LOGIC;
  signal locked_i_43_n_0 : STD_LOGIC;
  signal locked_i_44_n_0 : STD_LOGIC;
  signal locked_i_45_n_0 : STD_LOGIC;
  signal locked_i_46_n_0 : STD_LOGIC;
  signal locked_i_4_n_0 : STD_LOGIC;
  signal locked_i_6_n_0 : STD_LOGIC;
  signal locked_i_7_n_0 : STD_LOGIC;
  signal locked_i_8_n_0 : STD_LOGIC;
  signal locked_i_9_n_0 : STD_LOGIC;
  signal mem : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mem[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \mem[0][15]_i_3_n_0\ : STD_LOGIC;
  signal \mem[0][23]_i_1_n_0\ : STD_LOGIC;
  signal \mem[0][23]_i_3_n_0\ : STD_LOGIC;
  signal \mem[0][31]_i_1_n_0\ : STD_LOGIC;
  signal \mem[0][31]_i_3_n_0\ : STD_LOGIC;
  signal \mem[0][31]_i_4_n_0\ : STD_LOGIC;
  signal \mem[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \mem[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \mem[10][15]_i_1_n_0\ : STD_LOGIC;
  signal \mem[10][15]_i_2_n_0\ : STD_LOGIC;
  signal \mem[10][23]_i_1_n_0\ : STD_LOGIC;
  signal \mem[10][23]_i_2_n_0\ : STD_LOGIC;
  signal \mem[10][31]_i_1_n_0\ : STD_LOGIC;
  signal \mem[10][31]_i_2_n_0\ : STD_LOGIC;
  signal \mem[10][7]_i_1_n_0\ : STD_LOGIC;
  signal \mem[10][7]_i_2_n_0\ : STD_LOGIC;
  signal \mem[11][15]_i_1_n_0\ : STD_LOGIC;
  signal \mem[11][15]_i_2_n_0\ : STD_LOGIC;
  signal \mem[11][23]_i_1_n_0\ : STD_LOGIC;
  signal \mem[11][23]_i_2_n_0\ : STD_LOGIC;
  signal \mem[11][31]_i_1_n_0\ : STD_LOGIC;
  signal \mem[11][31]_i_2_n_0\ : STD_LOGIC;
  signal \mem[11][7]_i_1_n_0\ : STD_LOGIC;
  signal \mem[11][7]_i_2_n_0\ : STD_LOGIC;
  signal \mem[12][15]_i_1_n_0\ : STD_LOGIC;
  signal \mem[12][15]_i_2_n_0\ : STD_LOGIC;
  signal \mem[12][23]_i_1_n_0\ : STD_LOGIC;
  signal \mem[12][23]_i_2_n_0\ : STD_LOGIC;
  signal \mem[12][31]_i_1_n_0\ : STD_LOGIC;
  signal \mem[12][31]_i_2_n_0\ : STD_LOGIC;
  signal \mem[12][31]_i_3_n_0\ : STD_LOGIC;
  signal \mem[12][7]_i_1_n_0\ : STD_LOGIC;
  signal \mem[12][7]_i_2_n_0\ : STD_LOGIC;
  signal \mem[13][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem[14][15]_i_1_n_0\ : STD_LOGIC;
  signal \mem[14][23]_i_1_n_0\ : STD_LOGIC;
  signal \mem[14][31]_i_1_n_0\ : STD_LOGIC;
  signal \mem[14][7]_i_1_n_0\ : STD_LOGIC;
  signal \mem[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \mem[1][15]_i_2_n_0\ : STD_LOGIC;
  signal \mem[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \mem[1][23]_i_2_n_0\ : STD_LOGIC;
  signal \mem[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \mem[1][31]_i_2_n_0\ : STD_LOGIC;
  signal \mem[1][31]_i_3_n_0\ : STD_LOGIC;
  signal \mem[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \mem[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \mem[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \mem[2][15]_i_2_n_0\ : STD_LOGIC;
  signal \mem[2][23]_i_1_n_0\ : STD_LOGIC;
  signal \mem[2][23]_i_2_n_0\ : STD_LOGIC;
  signal \mem[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \mem[2][31]_i_2_n_0\ : STD_LOGIC;
  signal \mem[2][31]_i_3_n_0\ : STD_LOGIC;
  signal \mem[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \mem[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \mem[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \mem[3][15]_i_2_n_0\ : STD_LOGIC;
  signal \mem[3][23]_i_1_n_0\ : STD_LOGIC;
  signal \mem[3][23]_i_2_n_0\ : STD_LOGIC;
  signal \mem[3][31]_i_1_n_0\ : STD_LOGIC;
  signal \mem[3][31]_i_2_n_0\ : STD_LOGIC;
  signal \mem[3][31]_i_3_n_0\ : STD_LOGIC;
  signal \mem[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \mem[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \mem[4][15]_i_1_n_0\ : STD_LOGIC;
  signal \mem[4][15]_i_2_n_0\ : STD_LOGIC;
  signal \mem[4][23]_i_1_n_0\ : STD_LOGIC;
  signal \mem[4][23]_i_2_n_0\ : STD_LOGIC;
  signal \mem[4][31]_i_1_n_0\ : STD_LOGIC;
  signal \mem[4][31]_i_2_n_0\ : STD_LOGIC;
  signal \mem[4][31]_i_3_n_0\ : STD_LOGIC;
  signal \mem[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \mem[4][7]_i_2_n_0\ : STD_LOGIC;
  signal \mem[5][15]_i_1_n_0\ : STD_LOGIC;
  signal \mem[5][16]_i_1_n_0\ : STD_LOGIC;
  signal \mem[5][23]_i_1_n_0\ : STD_LOGIC;
  signal \mem[5][24]_i_1_n_0\ : STD_LOGIC;
  signal \mem[5][31]_i_1_n_0\ : STD_LOGIC;
  signal \mem[5][7]_i_1_n_0\ : STD_LOGIC;
  signal \mem[5][7]_i_2_n_0\ : STD_LOGIC;
  signal \mem[5][8]_i_1_n_0\ : STD_LOGIC;
  signal \mem[6][0]_i_1_n_0\ : STD_LOGIC;
  signal \mem[6][15]_i_1_n_0\ : STD_LOGIC;
  signal \mem[6][23]_i_1_n_0\ : STD_LOGIC;
  signal \mem[6][24]_i_1_n_0\ : STD_LOGIC;
  signal \mem[6][25]_i_1_n_0\ : STD_LOGIC;
  signal \mem[6][26]_i_1_n_0\ : STD_LOGIC;
  signal \mem[6][27]_i_1_n_0\ : STD_LOGIC;
  signal \mem[6][28]_i_1_n_0\ : STD_LOGIC;
  signal \mem[6][30]_i_1_n_0\ : STD_LOGIC;
  signal \mem[6][31]_i_1_n_0\ : STD_LOGIC;
  signal \mem[6][7]_i_1_n_0\ : STD_LOGIC;
  signal \mem[6][8]_i_1_n_0\ : STD_LOGIC;
  signal \mem[7][15]_i_1_n_0\ : STD_LOGIC;
  signal \mem[7][15]_i_2_n_0\ : STD_LOGIC;
  signal \mem[7][23]_i_1_n_0\ : STD_LOGIC;
  signal \mem[7][23]_i_2_n_0\ : STD_LOGIC;
  signal \mem[7][31]_i_1_n_0\ : STD_LOGIC;
  signal \mem[7][31]_i_2_n_0\ : STD_LOGIC;
  signal \mem[7][7]_i_1_n_0\ : STD_LOGIC;
  signal \mem[7][7]_i_2_n_0\ : STD_LOGIC;
  signal \mem[8][15]_i_1_n_0\ : STD_LOGIC;
  signal \mem[8][15]_i_2_n_0\ : STD_LOGIC;
  signal \mem[8][23]_i_1_n_0\ : STD_LOGIC;
  signal \mem[8][23]_i_2_n_0\ : STD_LOGIC;
  signal \mem[8][31]_i_1_n_0\ : STD_LOGIC;
  signal \mem[8][31]_i_2_n_0\ : STD_LOGIC;
  signal \mem[8][7]_i_1_n_0\ : STD_LOGIC;
  signal \mem[8][7]_i_2_n_0\ : STD_LOGIC;
  signal \mem[9][15]_i_1_n_0\ : STD_LOGIC;
  signal \mem[9][15]_i_2_n_0\ : STD_LOGIC;
  signal \mem[9][23]_i_1_n_0\ : STD_LOGIC;
  signal \mem[9][23]_i_2_n_0\ : STD_LOGIC;
  signal \mem[9][31]_i_1_n_0\ : STD_LOGIC;
  signal \mem[9][31]_i_2_n_0\ : STD_LOGIC;
  signal \mem[9][7]_i_1_n_0\ : STD_LOGIC;
  signal \mem[9][7]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[18]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[18]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[20]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[20]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[21]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[22]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[22]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[22]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[24]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[26]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[26]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[27]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[28]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[28]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[28]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[29]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[30]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[30]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \mem_inferred__0/s_axil_rdata_reg_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \mem_reg[10]_9\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mem_reg[11]_8\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mem_reg[12]_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mem_reg[13]_4\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \mem_reg[14]_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mem_reg[15]_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mem_reg[7]_12\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mem_reg[8]_11\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mem_reg[9]_10\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mem_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \mem_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \mem_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \mem_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][10]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][11]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][12]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][13]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][14]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][15]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][16]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][17]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][18]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][19]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][20]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][21]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][22]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][23]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][24]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][25]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][26]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][27]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][28]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][29]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][30]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][31]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][4]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][5]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][6]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][7]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][8]\ : STD_LOGIC;
  signal \mem_reg_n_0_[4][9]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][10]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][11]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][12]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][13]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][14]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][15]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][17]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][18]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][19]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][20]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][21]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][22]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][23]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][25]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][26]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][27]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][28]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][29]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][30]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][31]\ : STD_LOGIC;
  signal \mem_reg_n_0_[5][9]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][10]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][11]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][12]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][13]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][14]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][15]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][19]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][1]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][20]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][21]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][22]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][23]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][24]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][25]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][26]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][27]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][28]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][29]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][2]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][30]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][31]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][3]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][4]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][5]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][6]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][7]\ : STD_LOGIC;
  signal \mem_reg_n_0_[6][9]\ : STD_LOGIC;
  signal operation_busy_i_10_n_0 : STD_LOGIC;
  signal operation_busy_i_11_n_0 : STD_LOGIC;
  signal operation_busy_i_12_n_0 : STD_LOGIC;
  signal operation_busy_i_13_n_0 : STD_LOGIC;
  signal operation_busy_i_3_n_0 : STD_LOGIC;
  signal operation_busy_i_5_n_0 : STD_LOGIC;
  signal operation_complete_i_2_n_0 : STD_LOGIC;
  signal \^operation_done_rd\ : STD_LOGIC;
  signal operation_start_rd : STD_LOGIC;
  signal operation_valid : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal p_5_out : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal p_8_out : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \^results_left_reg_reg[12]\ : STD_LOGIC;
  signal \^results_left_reg_reg[20]\ : STD_LOGIC;
  signal \^results_left_reg_reg[28]\ : STD_LOGIC;
  signal \^results_left_reg_reg[4]\ : STD_LOGIC;
  signal rslt_size_rd : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rw_op_dne_reg_en : STD_LOGIC;
  signal s_axil_arready_next : STD_LOGIC;
  signal s_axil_bvalid_reg_i_1_n_0 : STD_LOGIC;
  signal \^s_axil_ctrl_arready\ : STD_LOGIC;
  signal \^s_axil_ctrl_awaddr[5]\ : STD_LOGIC;
  signal \^s_axil_ctrl_awready\ : STD_LOGIC;
  signal \^s_axil_ctrl_bvalid\ : STD_LOGIC;
  signal \^s_axil_ctrl_rvalid\ : STD_LOGIC;
  signal \^s_axil_ctrl_wready\ : STD_LOGIC;
  signal s_axil_rvalid_reg_i_1_n_0 : STD_LOGIC;
  signal scle_loaded_rd : STD_LOGIC;
  signal wght_loaded_rd : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_size[0]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \data_size[1]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \data_size[2]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \data_size[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \data_size[4]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \data_size[5]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \data_size[6]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \data_size[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \data_size[8]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \fsm_state[0]_i_1__3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \fsm_state[1]_i_3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \fsm_state[1]_i_5\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \grid_size[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \grid_size[1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \grid_size[2]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \grid_size[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \grid_size[4]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \grid_size[5]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of interrupt_soft_reg_i_10 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of interrupt_soft_reg_i_11 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of interrupt_soft_reg_i_12 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of interrupt_soft_reg_i_13 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of locked_i_18 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of locked_i_19 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of locked_i_2 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of locked_i_24 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of locked_i_25 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of locked_i_4 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mem[0][15]_i_3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mem[0][23]_i_3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mem[6][24]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mem[6][25]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mem[6][26]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mem[6][27]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \operation_busy_i_1__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of operation_complete_i_1 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of operation_error_i_2 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of operation_start_i_1 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \pckt_size[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \pckt_size[10]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \pckt_size[11]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pckt_size[12]_inv_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pckt_size[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \pckt_size[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \pckt_size[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \pckt_size[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \pckt_size[5]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \pckt_size[6]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \pckt_size[7]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \pckt_size[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \pckt_size[9]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of pl2ps_intr_i_1 : label is "soft_lutpair95";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of s_axil_arready_reg_reg : label is "xilinx.com:interface:aximm:1.0 s_axil ARREADY";
  attribute X_INTERFACE_INFO of s_axil_awready_reg_reg : label is "xilinx.com:interface:aximm:1.0 s_axil AWREADY";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of s_axil_awready_reg_reg : label is "no";
  attribute X_INTERFACE_INFO of s_axil_bvalid_reg_reg : label is "xilinx.com:interface:aximm:1.0 s_axil BVALID";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[0]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[10]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[11]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[12]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[13]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[14]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[15]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[16]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[17]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[18]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[19]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[1]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[20]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[21]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[22]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[23]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[24]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[25]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[26]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[27]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[28]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[29]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[2]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[30]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[31]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[3]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[4]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[5]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[6]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[7]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[8]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of \s_axil_rdata_reg_reg[9]\ : label is "xilinx.com:interface:aximm:1.0 s_axil RDATA";
  attribute X_INTERFACE_INFO of s_axil_rvalid_reg_reg : label is "xilinx.com:interface:aximm:1.0 s_axil RVALID";
  attribute X_INTERFACE_INFO of s_axil_wready_reg_reg : label is "xilinx.com:interface:aximm:1.0 s_axil WREADY";
  attribute equivalent_register_removal of s_axil_wready_reg_reg : label is "no";
  attribute SOFT_HLUTNM of \scle_size[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \scle_size[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \scle_size[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \scle_size[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \scle_size[4]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \scle_size[5]_i_1\ : label is "soft_lutpair92";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  fsm_rst_0 <= \^fsm_rst_0\;
  fsm_rst_1 <= \^fsm_rst_1\;
  \fsm_state_reg[1]\ <= \^fsm_state_reg[1]\;
  operation_done_rd <= \^operation_done_rd\;
  \results_left_reg_reg[12]\ <= \^results_left_reg_reg[12]\;
  \results_left_reg_reg[20]\ <= \^results_left_reg_reg[20]\;
  \results_left_reg_reg[28]\ <= \^results_left_reg_reg[28]\;
  \results_left_reg_reg[4]\ <= \^results_left_reg_reg[4]\;
  s_axil_ctrl_arready <= \^s_axil_ctrl_arready\;
  \s_axil_ctrl_awaddr[5]\ <= \^s_axil_ctrl_awaddr[5]\;
  s_axil_ctrl_awready <= \^s_axil_ctrl_awready\;
  s_axil_ctrl_bvalid <= \^s_axil_ctrl_bvalid\;
  s_axil_ctrl_rvalid <= \^s_axil_ctrl_rvalid\;
  s_axil_ctrl_wready <= \^s_axil_ctrl_wready\;
\data_size[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[0][0]\,
      I3 => \^d\(1),
      O => \mem_reg[0][8]_0\(0)
    );
\data_size[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[0][1]\,
      I3 => \^d\(1),
      O => \mem_reg[0][8]_0\(1)
    );
\data_size[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[0][2]\,
      I3 => \^d\(1),
      O => \mem_reg[0][8]_0\(2)
    );
\data_size[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[0][3]\,
      I3 => \^d\(1),
      O => \mem_reg[0][8]_0\(3)
    );
\data_size[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[0][4]\,
      I3 => \^d\(1),
      O => \mem_reg[0][8]_0\(4)
    );
\data_size[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[0][5]\,
      I3 => \^d\(1),
      O => \mem_reg[0][8]_0\(5)
    );
\data_size[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[0][6]\,
      I3 => \^d\(1),
      O => \mem_reg[0][8]_0\(6)
    );
\data_size[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[0][7]\,
      I3 => \^d\(1),
      O => \mem_reg[0][8]_0\(7)
    );
\data_size[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \^d\(1),
      I3 => \mem_reg_n_0_[0][8]\,
      O => \mem_reg[0][8]_0\(8)
    );
\fsm_state[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => operation_complete_i_2_n_0,
      O => \^d\(0)
    );
\fsm_state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4544"
    )
        port map (
      I0 => Q(2),
      I1 => \fsm_state_reg[1]_1\,
      I2 => operation_valid,
      I3 => \fsm_state[1]_i_3_n_0\,
      I4 => \fsm_state_reg[1]_0\,
      I5 => \fsm_state[1]_i_5_n_0\,
      O => \^d\(1)
    );
\fsm_state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => operation_start_rd,
      I1 => Q(1),
      O => \fsm_state[1]_i_3_n_0\
    );
\fsm_state[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => fsm_rst,
      I1 => interrupt_error,
      I2 => interrupt_abort,
      I3 => locked_reg_0,
      O => \fsm_state[1]_i_5_n_0\
    );
\fsm_state[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => operation_busy_i_3_n_0,
      O => \^d\(2)
    );
\grid_size[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[1][0]\,
      I3 => \^d\(1),
      O => \mem_reg[1][5]_0\(0)
    );
\grid_size[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[1][1]\,
      I3 => \^d\(1),
      O => \mem_reg[1][5]_0\(1)
    );
\grid_size[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[1][2]\,
      I3 => \^d\(1),
      O => \mem_reg[1][5]_0\(2)
    );
\grid_size[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[1][3]\,
      I3 => \^d\(1),
      O => \mem_reg[1][5]_0\(3)
    );
\grid_size[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[1][4]\,
      I3 => \^d\(1),
      O => \mem_reg[1][5]_0\(4)
    );
\grid_size[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[1][5]\,
      I3 => \^d\(1),
      O => \mem_reg[1][5]_0\(5)
    );
internal_operation_error_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^fsm_rst_0\,
      I2 => \^fsm_rst_1\,
      I3 => internal_operation_error_reg,
      I4 => internal_operation_error_reg_0(0),
      O => internal_error_asserted_reg
    );
interrupt_soft_reg_early_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6660777066606660"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => \^fsm_rst_0\,
      I2 => interrupt_soft,
      I3 => interrupt_soft_reg_early_reg,
      I4 => int_buf_rslt_m_axis_tlast,
      I5 => \^d\(1),
      O => interrupt_soft_reg_early
    );
interrupt_soft_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \mem_reg_n_0_[1][11]\,
      I1 => \mem_reg_n_0_[0][23]\,
      I2 => data_loaded_rd,
      I3 => btch_size_rd(3),
      O => interrupt_soft_reg_i_10_n_0
    );
interrupt_soft_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[2][16]\,
      I1 => \mem_reg_n_0_[2][27]\,
      I2 => \mem_reg_n_0_[2][9]\,
      I3 => \mem_reg_n_0_[2][21]\,
      O => interrupt_soft_reg_i_11_n_0
    );
interrupt_soft_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[2][28]\,
      I1 => \mem_reg_n_0_[0][10]\,
      I2 => \mem_reg_n_0_[0][13]\,
      I3 => \mem_reg_n_0_[0][25]\,
      O => interrupt_soft_reg_i_12_n_0
    );
interrupt_soft_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[4][22]\,
      I1 => \mem_reg_n_0_[0][20]\,
      I2 => \mem_reg_n_0_[0][16]\,
      I3 => \mem_reg_n_0_[0][27]\,
      O => interrupt_soft_reg_i_13_n_0
    );
interrupt_soft_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => interrupt_soft,
      I1 => interrupt_soft_reg_early_reg,
      O => \mem_reg[6][16]_0\
    );
interrupt_soft_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F1FF0EFFFFFF0E"
    )
        port map (
      I0 => Q(2),
      I1 => interrupt_soft_reg_i_4_n_0,
      I2 => \fsm_state_reg[1]_0\,
      I3 => \fsm_state[1]_i_5_n_0\,
      I4 => \^fsm_rst_1\,
      I5 => operation_busy_i_3_n_0,
      O => \fsm_state_reg[2]\
    );
interrupt_soft_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000005DFF5D"
    )
        port map (
      I0 => operation_start_rd,
      I1 => interrupt_soft_reg_i_5_n_0,
      I2 => interrupt_soft_reg_i_6_n_0,
      I3 => Q(1),
      I4 => interrupt_soft_reg_i_3_0,
      I5 => Q(0),
      O => interrupt_soft_reg_i_4_n_0
    );
interrupt_soft_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => interrupt_soft_reg_i_7_n_0,
      I1 => locked_i_17_n_0,
      I2 => locked_i_16_n_0,
      I3 => locked_i_15_n_0,
      I4 => locked_i_14_n_0,
      I5 => interrupt_soft_reg_i_8_n_0,
      O => interrupt_soft_reg_i_5_n_0
    );
interrupt_soft_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => locked_i_11_n_0,
      I1 => interrupt_soft_reg_i_9_n_0,
      I2 => locked_i_23_n_0,
      I3 => locked_i_22_n_0,
      I4 => locked_i_21_n_0,
      I5 => locked_i_20_n_0,
      O => interrupt_soft_reg_i_6_n_0
    );
interrupt_soft_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => locked_i_35_n_0,
      I1 => interrupt_soft_reg_i_10_n_0,
      I2 => locked_i_36_n_0,
      I3 => interrupt_soft_reg_i_11_n_0,
      O => interrupt_soft_reg_i_7_n_0
    );
interrupt_soft_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => locked_i_6_n_0,
      I1 => locked_i_12_n_0,
      I2 => locked_i_26_n_0,
      I3 => locked_i_13_n_0,
      I4 => locked_i_8_n_0,
      O => interrupt_soft_reg_i_8_n_0
    );
interrupt_soft_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => locked_i_46_n_0,
      I1 => interrupt_soft_reg_i_12_n_0,
      I2 => locked_i_45_n_0,
      I3 => interrupt_soft_reg_i_13_n_0,
      O => interrupt_soft_reg_i_9_n_0
    );
locked_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8888888A8A8A8A"
    )
        port map (
      I0 => locked_i_2_n_0,
      I1 => locked_reg,
      I2 => locked_i_4_n_0,
      I3 => Q(1),
      I4 => Q(0),
      I5 => operation_valid,
      O => \^fsm_state_reg[1]\
    );
locked_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => locked_i_20_n_0,
      I1 => locked_i_21_n_0,
      I2 => locked_i_22_n_0,
      I3 => locked_i_23_n_0,
      I4 => locked_i_24_n_0,
      I5 => locked_i_25_n_0,
      O => locked_i_10_n_0
    );
locked_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \mem_reg_n_0_[4][13]\,
      I1 => locked_i_12_n_0,
      I2 => locked_i_26_n_0,
      I3 => locked_i_13_n_0,
      I4 => \mem_reg_n_0_[4][11]\,
      O => locked_i_11_n_0
    );
locked_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[4][8]\,
      I1 => \mem_reg_n_0_[4][9]\,
      I2 => \mem_reg_n_0_[4][4]\,
      I3 => \mem_reg_n_0_[4][10]\,
      O => locked_i_12_n_0
    );
locked_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \mem_reg_n_0_[4][1]\,
      I1 => \mem_reg_n_0_[4][6]\,
      I2 => \mem_reg_n_0_[4][2]\,
      I3 => \mem_reg_n_0_[4][5]\,
      O => locked_i_13_n_0
    );
locked_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => locked_i_27_n_0,
      I1 => locked_i_28_n_0,
      I2 => \mem_reg_n_0_[2][23]\,
      I3 => \mem_reg_n_0_[2][25]\,
      I4 => \mem_reg_n_0_[2][29]\,
      I5 => \mem_reg_n_0_[2][31]\,
      O => locked_i_14_n_0
    );
locked_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \mem_reg_n_0_[0][24]\,
      I1 => \mem_reg_n_0_[0][21]\,
      I2 => \mem_reg_n_0_[0][22]\,
      I3 => \mem_reg_n_0_[0][11]\,
      I4 => locked_i_29_n_0,
      O => locked_i_15_n_0
    );
locked_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[1][30]\,
      I1 => \mem_reg_n_0_[1][24]\,
      I2 => \mem_reg_n_0_[0][14]\,
      I3 => \mem_reg_n_0_[2][22]\,
      I4 => locked_i_30_n_0,
      O => locked_i_16_n_0
    );
locked_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => locked_i_31_n_0,
      I1 => locked_i_32_n_0,
      I2 => locked_i_33_n_0,
      I3 => locked_i_34_n_0,
      O => locked_i_17_n_0
    );
locked_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => btch_size_rd(3),
      I1 => data_loaded_rd,
      I2 => \mem_reg_n_0_[0][23]\,
      I3 => \mem_reg_n_0_[1][11]\,
      I4 => locked_i_35_n_0,
      O => locked_i_18_n_0
    );
locked_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[2][21]\,
      I1 => \mem_reg_n_0_[2][9]\,
      I2 => \mem_reg_n_0_[2][27]\,
      I3 => \mem_reg_n_0_[2][16]\,
      I4 => locked_i_36_n_0,
      O => locked_i_19_n_0
    );
locked_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => locked_reg_0,
      I1 => interrupt_abort,
      I2 => interrupt_error,
      O => locked_i_2_n_0
    );
locked_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9F9999"
    )
        port map (
      I0 => \mem_reg_n_0_[2][5]\,
      I1 => locked_i_37_n_0,
      I2 => locked_i_38_n_0,
      I3 => locked_i_39_n_0,
      I4 => \mem_reg_n_0_[0][8]\,
      O => locked_i_20_n_0
    );
locked_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF04"
    )
        port map (
      I0 => locked_i_39_n_0,
      I1 => locked_i_38_n_0,
      I2 => \mem_reg_n_0_[0][8]\,
      I3 => locked_i_40_n_0,
      I4 => locked_i_41_n_0,
      I5 => locked_i_42_n_0,
      O => locked_i_21_n_0
    );
locked_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[4][28]\,
      I1 => btch_size_rd(2),
      I2 => \mem_reg_n_0_[1][31]\,
      I3 => \mem_reg_n_0_[4][27]\,
      I4 => locked_i_43_n_0,
      O => locked_i_22_n_0
    );
locked_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \mem_reg_n_0_[1][16]\,
      I1 => wght_loaded_rd,
      I2 => \mem_reg_n_0_[1][6]\,
      I3 => \mem_reg_n_0_[4][19]\,
      I4 => locked_i_44_n_0,
      O => locked_i_23_n_0
    );
locked_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[0][27]\,
      I1 => \mem_reg_n_0_[0][16]\,
      I2 => \mem_reg_n_0_[0][20]\,
      I3 => \mem_reg_n_0_[4][22]\,
      I4 => locked_i_45_n_0,
      O => locked_i_24_n_0
    );
locked_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[0][25]\,
      I1 => \mem_reg_n_0_[0][13]\,
      I2 => \mem_reg_n_0_[0][10]\,
      I3 => \mem_reg_n_0_[2][28]\,
      I4 => locked_i_46_n_0,
      O => locked_i_25_n_0
    );
locked_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[4][0]\,
      I1 => \mem_reg_n_0_[4][12]\,
      I2 => \mem_reg_n_0_[4][3]\,
      I3 => \mem_reg_n_0_[4][7]\,
      O => locked_i_26_n_0
    );
locked_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[4][14]\,
      I1 => \mem_reg_n_0_[4][15]\,
      I2 => \mem_reg_n_0_[2][24]\,
      I3 => \mem_reg_n_0_[2][13]\,
      I4 => \mem_reg_n_0_[2][20]\,
      I5 => \mem_reg_n_0_[2][8]\,
      O => locked_i_27_n_0
    );
locked_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[2][10]\,
      I1 => \mem_reg_n_0_[2][14]\,
      I2 => \mem_reg_n_0_[2][17]\,
      I3 => \mem_reg_n_0_[2][18]\,
      O => locked_i_28_n_0
    );
locked_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[2][30]\,
      I1 => \mem_reg_n_0_[0][15]\,
      I2 => \mem_reg_n_0_[0][17]\,
      I3 => \mem_reg_n_0_[0][26]\,
      O => locked_i_29_n_0
    );
locked_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[0][9]\,
      I1 => \mem_reg_n_0_[0][28]\,
      I2 => \mem_reg_n_0_[0][12]\,
      I3 => \mem_reg_n_0_[0][30]\,
      O => locked_i_30_n_0
    );
locked_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \mem_reg_n_0_[4][30]\,
      I1 => \mem_reg_n_0_[1][9]\,
      I2 => scle_loaded_rd,
      I3 => \mem_reg_n_0_[1][14]\,
      O => locked_i_31_n_0
    );
locked_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \mem_reg_n_0_[4][29]\,
      I1 => \mem_reg_n_0_[1][7]\,
      I2 => grid_loaded_rd,
      I3 => \mem_reg_n_0_[1][15]\,
      O => locked_i_32_n_0
    );
locked_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[1][10]\,
      I1 => \mem_reg_n_0_[1][26]\,
      I2 => btch_size_rd(4),
      I3 => \mem_reg_n_0_[1][25]\,
      O => locked_i_33_n_0
    );
locked_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[1][29]\,
      I1 => \mem_reg_n_0_[0][31]\,
      I2 => \mem_reg_n_0_[1][18]\,
      I3 => \mem_reg_n_0_[1][22]\,
      O => locked_i_34_n_0
    );
locked_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[1][17]\,
      I1 => \mem_reg_n_0_[1][23]\,
      I2 => \mem_reg_n_0_[4][31]\,
      I3 => \mem_reg_n_0_[1][21]\,
      O => locked_i_35_n_0
    );
locked_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[2][7]\,
      I1 => \mem_reg_n_0_[2][26]\,
      I2 => \mem_reg_n_0_[2][19]\,
      I3 => \mem_reg_n_0_[1][13]\,
      O => locked_i_36_n_0
    );
locked_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[2][3]\,
      I1 => \mem_reg_n_0_[2][4]\,
      I2 => \mem_reg_n_0_[2][2]\,
      I3 => \mem_reg_n_0_[2][1]\,
      I4 => \mem_reg_n_0_[2][0]\,
      O => locked_i_37_n_0
    );
locked_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \mem_reg_n_0_[0][6]\,
      I1 => \mem_reg_n_0_[0][7]\,
      I2 => \mem_reg_n_0_[0][0]\,
      I3 => \mem_reg_n_0_[0][5]\,
      O => locked_i_38_n_0
    );
locked_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[0][1]\,
      I1 => \mem_reg_n_0_[0][2]\,
      I2 => \mem_reg_n_0_[0][3]\,
      I3 => \mem_reg_n_0_[0][4]\,
      O => locked_i_39_n_0
    );
locked_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFFD"
    )
        port map (
      I0 => operation_start_rd,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      O => locked_i_4_n_0
    );
locked_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[4][18]\,
      I1 => \mem_reg_n_0_[1][12]\,
      I2 => \mem_reg_n_0_[4][16]\,
      I3 => \mem_reg_n_0_[4][17]\,
      O => locked_i_40_n_0
    );
locked_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[4][20]\,
      I1 => \mem_reg_n_0_[1][28]\,
      I2 => \mem_reg_n_0_[4][23]\,
      I3 => \mem_reg_n_0_[4][26]\,
      O => locked_i_41_n_0
    );
locked_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mem_reg_n_0_[4][24]\,
      I1 => btch_size_rd(6),
      I2 => \mem_reg_n_0_[1][19]\,
      O => locked_i_42_n_0
    );
locked_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => btch_size_rd(1),
      I1 => \mem_reg_n_0_[1][20]\,
      I2 => btch_size_rd(5),
      I3 => \mem_reg_n_0_[4][25]\,
      O => locked_i_43_n_0
    );
locked_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => btch_size_rd(0),
      I1 => \mem_reg_n_0_[1][8]\,
      I2 => btch_size_rd(7),
      I3 => \mem_reg_n_0_[1][27]\,
      O => locked_i_44_n_0
    );
locked_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[4][21]\,
      I1 => \mem_reg_n_0_[0][19]\,
      I2 => \mem_reg_n_0_[0][18]\,
      I3 => \mem_reg_n_0_[0][29]\,
      O => locked_i_45_n_0
    );
locked_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mem_reg_n_0_[2][12]\,
      I1 => \mem_reg_n_0_[2][15]\,
      I2 => \mem_reg_n_0_[2][6]\,
      I3 => \mem_reg_n_0_[2][11]\,
      O => locked_i_46_n_0
    );
locked_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004500"
    )
        port map (
      I0 => locked_i_6_n_0,
      I1 => locked_i_7_n_0,
      I2 => locked_i_8_n_0,
      I3 => locked_i_9_n_0,
      I4 => locked_i_10_n_0,
      I5 => locked_i_11_n_0,
      O => operation_valid
    );
locked_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \mem_reg_n_0_[1][5]\,
      I1 => \mem_reg_n_0_[1][3]\,
      I2 => \mem_reg_n_0_[1][2]\,
      I3 => \mem_reg_n_0_[1][1]\,
      I4 => \mem_reg_n_0_[1][0]\,
      I5 => \mem_reg_n_0_[1][4]\,
      O => locked_i_6_n_0
    );
locked_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => locked_i_12_n_0,
      I1 => \mem_reg_n_0_[4][0]\,
      I2 => \mem_reg_n_0_[4][12]\,
      I3 => \mem_reg_n_0_[4][3]\,
      I4 => \mem_reg_n_0_[4][7]\,
      I5 => locked_i_13_n_0,
      O => locked_i_7_n_0
    );
locked_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \mem_reg_n_0_[4][14]\,
      I1 => \mem_reg_n_0_[4][15]\,
      I2 => \mem_reg_n_0_[4][13]\,
      I3 => \mem_reg_n_0_[4][11]\,
      O => locked_i_8_n_0
    );
locked_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => locked_i_14_n_0,
      I1 => locked_i_15_n_0,
      I2 => locked_i_16_n_0,
      I3 => locked_i_17_n_0,
      I4 => locked_i_18_n_0,
      I5 => locked_i_19_n_0,
      O => locked_i_9_n_0
    );
\mem[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => s_axil_ctrl_awaddr(1),
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => \mem[0][15]_i_3_n_0\,
      I5 => \mem[0][31]_i_4_n_0\,
      O => \mem[0][15]_i_1_n_0\
    );
\mem[0][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \mem[0][31]_i_4_n_0\,
      I1 => \mem[0][15]_i_3_n_0\,
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => s_axil_ctrl_awaddr(1),
      O => p_8_out(15)
    );
\mem[0][15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_19_in,
      I1 => s_axil_ctrl_wstrb(1),
      O => \mem[0][15]_i_3_n_0\
    );
\mem[0][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00000000"
    )
        port map (
      I0 => s_axil_ctrl_awaddr(1),
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => \mem[0][23]_i_3_n_0\,
      I5 => \mem[0][31]_i_4_n_0\,
      O => \mem[0][23]_i_1_n_0\
    );
\mem[0][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \mem[0][31]_i_4_n_0\,
      I1 => \mem[0][23]_i_3_n_0\,
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => s_axil_ctrl_awaddr(1),
      O => p_8_out(23)
    );
\mem[0][23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axil_ctrl_wstrb(2),
      I1 => p_19_in,
      O => \mem[0][23]_i_3_n_0\
    );
\mem[0][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => s_axil_ctrl_awaddr(1),
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => \mem[0][31]_i_3_n_0\,
      I5 => \mem[0][31]_i_4_n_0\,
      O => \mem[0][31]_i_1_n_0\
    );
\mem[0][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \mem[0][31]_i_4_n_0\,
      I1 => \mem[0][31]_i_3_n_0\,
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => s_axil_ctrl_awaddr(1),
      O => p_8_out(31)
    );
\mem[0][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axil_ctrl_wstrb(3),
      I1 => p_19_in,
      O => \mem[0][31]_i_3_n_0\
    );
\mem[0][31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => rw_op_dne_reg_en,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(1),
      I5 => \mem[0][7]_i_4_n_0\,
      O => \mem[0][31]_i_4_n_0\
    );
\mem[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => rw_op_dne_reg_en,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(1),
      I5 => \mem[0][7]_i_4_n_0\,
      O => \mem[0][7]_i_1_n_0\
    );
\mem[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => rw_op_dne_reg_en,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(1),
      I5 => \mem[0][7]_i_4_n_0\,
      O => p_8_out(7)
    );
\mem[0][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F1F0F0F0F0"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => interrupt_error,
      I3 => interrupt_abort,
      I4 => locked_reg_0,
      I5 => operation_busy_i_5_n_0,
      O => rw_op_dne_reg_en
    );
\mem[0][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axil_ctrl_wstrb(0),
      I1 => p_19_in,
      O => \mem[0][7]_i_4_n_0\
    );
\mem[10][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00000000"
    )
        port map (
      I0 => \mem[0][15]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(1),
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[10][15]_i_1_n_0\
    );
\mem[10][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(1),
      I2 => s_axil_ctrl_awaddr(0),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => s_axil_ctrl_awaddr(2),
      I5 => \mem[0][15]_i_3_n_0\,
      O => \mem[10][15]_i_2_n_0\
    );
\mem[10][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF00000000"
    )
        port map (
      I0 => s_axil_ctrl_awaddr(2),
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(0),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => \mem[0][23]_i_3_n_0\,
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[10][23]_i_1_n_0\
    );
\mem[10][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAEAAAAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => \mem[0][23]_i_3_n_0\,
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => s_axil_ctrl_awaddr(2),
      O => \mem[10][23]_i_2_n_0\
    );
\mem[10][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00000000"
    )
        port map (
      I0 => \mem[0][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(1),
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[10][31]_i_1_n_0\
    );
\mem[10][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(1),
      I2 => s_axil_ctrl_awaddr(0),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => s_axil_ctrl_awaddr(2),
      I5 => \mem[0][31]_i_3_n_0\,
      O => \mem[10][31]_i_2_n_0\
    );
\mem[10][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF00000000"
    )
        port map (
      I0 => s_axil_ctrl_awaddr(2),
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(0),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => \mem[0][7]_i_4_n_0\,
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[10][7]_i_1_n_0\
    );
\mem[10][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAEAAAAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => \mem[0][7]_i_4_n_0\,
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => s_axil_ctrl_awaddr(2),
      O => \mem[10][7]_i_2_n_0\
    );
\mem[11][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00000000"
    )
        port map (
      I0 => \mem[0][15]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[11][15]_i_1_n_0\
    );
\mem[11][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => s_axil_ctrl_awaddr(2),
      I5 => \mem[0][15]_i_3_n_0\,
      O => \mem[11][15]_i_2_n_0\
    );
\mem[11][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF00000000"
    )
        port map (
      I0 => \mem[0][23]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[11][23]_i_1_n_0\
    );
\mem[11][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => s_axil_ctrl_awaddr(2),
      I5 => \mem[0][23]_i_3_n_0\,
      O => \mem[11][23]_i_2_n_0\
    );
\mem[11][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00000000"
    )
        port map (
      I0 => \mem[0][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[11][31]_i_1_n_0\
    );
\mem[11][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => s_axil_ctrl_awaddr(2),
      I5 => \mem[0][31]_i_3_n_0\,
      O => \mem[11][31]_i_2_n_0\
    );
\mem[11][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF00000000"
    )
        port map (
      I0 => \mem[0][7]_i_4_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[11][7]_i_1_n_0\
    );
\mem[11][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => s_axil_ctrl_awaddr(2),
      I5 => \mem[0][7]_i_4_n_0\,
      O => \mem[11][7]_i_2_n_0\
    );
\mem[12][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \mem[0][15]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[12][15]_i_1_n_0\
    );
\mem[12][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABAAAAAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => s_axil_ctrl_awaddr(2),
      I5 => \mem[0][15]_i_3_n_0\,
      O => \mem[12][15]_i_2_n_0\
    );
\mem[12][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000000"
    )
        port map (
      I0 => \mem[0][23]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[12][23]_i_1_n_0\
    );
\mem[12][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => s_axil_ctrl_awaddr(2),
      I5 => \mem[0][23]_i_3_n_0\,
      O => \mem[12][23]_i_2_n_0\
    );
\mem[12][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \mem[0][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[12][31]_i_1_n_0\
    );
\mem[12][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABAAAAAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => s_axil_ctrl_awaddr(2),
      I5 => \mem[0][31]_i_3_n_0\,
      O => \mem[12][31]_i_2_n_0\
    );
\mem[12][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => int_buf_rslt_m_axis_tlast,
      I1 => Q(0),
      I2 => Q(1),
      I3 => fsm_rst,
      O => \mem[12][31]_i_3_n_0\
    );
\mem[12][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000000"
    )
        port map (
      I0 => \mem[0][7]_i_4_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[12][7]_i_1_n_0\
    );
\mem[12][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => s_axil_ctrl_awaddr(2),
      I5 => \mem[0][7]_i_4_n_0\,
      O => \mem[12][7]_i_2_n_0\
    );
\mem[13][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3A0"
    )
        port map (
      I0 => s_axil_ctrl_wdata(0),
      I1 => rw_op_dne_reg_en,
      I2 => p_5_out(7),
      I3 => \^operation_done_rd\,
      O => \mem[13][0]_i_1_n_0\
    );
\mem[13][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => p_19_in,
      I1 => s_axil_ctrl_wstrb(1),
      I2 => s_axil_ctrl_awaddr(0),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => s_axil_ctrl_awaddr(1),
      I5 => s_axil_ctrl_awaddr(2),
      O => p_5_out(15)
    );
\mem[13][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \mem[0][23]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(2),
      O => p_5_out(23)
    );
\mem[13][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \mem[0][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(2),
      O => p_5_out(31)
    );
\mem[13][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \mem[0][7]_i_4_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(2),
      O => p_5_out(7)
    );
\mem[14][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => p_19_in,
      I1 => s_axil_ctrl_wstrb(1),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => s_axil_ctrl_awaddr(1),
      O => \mem[14][15]_i_1_n_0\
    );
\mem[14][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \mem[0][23]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(1),
      O => \mem[14][23]_i_1_n_0\
    );
\mem[14][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \mem[0][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(1),
      O => \mem[14][31]_i_1_n_0\
    );
\mem[14][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \mem[0][7]_i_4_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(1),
      O => \mem[14][7]_i_1_n_0\
    );
\mem[15][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_19_in,
      I1 => s_axil_ctrl_wstrb(1),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => s_axil_ctrl_awaddr(1),
      I5 => s_axil_ctrl_awaddr(0),
      O => p_4_out(15)
    );
\mem[15][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mem[0][23]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      O => p_4_out(23)
    );
\mem[15][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \mem[0][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      O => p_4_out(31)
    );
\mem[15][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mem[0][7]_i_4_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      O => p_4_out(7)
    );
\mem[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000000"
    )
        port map (
      I0 => \mem[0][15]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(0),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(2),
      I5 => \mem[1][31]_i_3_n_0\,
      O => \mem[1][15]_i_1_n_0\
    );
\mem[1][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \mem[1][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => \mem[0][15]_i_3_n_0\,
      O => \mem[1][15]_i_2_n_0\
    );
\mem[1][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00000000"
    )
        port map (
      I0 => s_axil_ctrl_awaddr(3),
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => \mem[0][23]_i_3_n_0\,
      I5 => \mem[1][31]_i_3_n_0\,
      O => \mem[1][23]_i_1_n_0\
    );
\mem[1][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAEAAAA"
    )
        port map (
      I0 => \mem[1][31]_i_3_n_0\,
      I1 => \mem[0][23]_i_3_n_0\,
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => s_axil_ctrl_awaddr(3),
      O => \mem[1][23]_i_2_n_0\
    );
\mem[1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000000"
    )
        port map (
      I0 => \mem[0][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(0),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(2),
      I5 => \mem[1][31]_i_3_n_0\,
      O => \mem[1][31]_i_1_n_0\
    );
\mem[1][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \mem[1][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => \mem[0][31]_i_3_n_0\,
      O => \mem[1][31]_i_2_n_0\
    );
\mem[1][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AAAAAAAAAA"
    )
        port map (
      I0 => rw_op_dne_reg_en,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => \mem[0][7]_i_4_n_0\,
      O => \mem[1][31]_i_3_n_0\
    );
\mem[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AAAAAAAAAA"
    )
        port map (
      I0 => rw_op_dne_reg_en,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => \mem[0][7]_i_4_n_0\,
      O => \mem[1][7]_i_1_n_0\
    );
\mem[1][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => rw_op_dne_reg_en,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => \mem[0][7]_i_4_n_0\,
      O => \mem[1][7]_i_2_n_0\
    );
\mem[2][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000000"
    )
        port map (
      I0 => \mem[0][15]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => \mem[2][31]_i_3_n_0\,
      O => \mem[2][15]_i_1_n_0\
    );
\mem[2][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \mem[2][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[0][15]_i_3_n_0\,
      O => \mem[2][15]_i_2_n_0\
    );
\mem[2][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00000000"
    )
        port map (
      I0 => s_axil_ctrl_awaddr(0),
      I1 => s_axil_ctrl_awaddr(1),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => \mem[0][23]_i_3_n_0\,
      I5 => \mem[2][31]_i_3_n_0\,
      O => \mem[2][23]_i_1_n_0\
    );
\mem[2][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAEAAAA"
    )
        port map (
      I0 => \mem[2][31]_i_3_n_0\,
      I1 => \mem[0][23]_i_3_n_0\,
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => s_axil_ctrl_awaddr(1),
      I5 => s_axil_ctrl_awaddr(0),
      O => \mem[2][23]_i_2_n_0\
    );
\mem[2][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000000"
    )
        port map (
      I0 => \mem[0][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => \mem[2][31]_i_3_n_0\,
      O => \mem[2][31]_i_1_n_0\
    );
\mem[2][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \mem[2][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[0][31]_i_3_n_0\,
      O => \mem[2][31]_i_2_n_0\
    );
\mem[2][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AAAAAAAAAA"
    )
        port map (
      I0 => rw_op_dne_reg_en,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[0][7]_i_4_n_0\,
      O => \mem[2][31]_i_3_n_0\
    );
\mem[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AAAAAAAAAA"
    )
        port map (
      I0 => rw_op_dne_reg_en,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[0][7]_i_4_n_0\,
      O => \mem[2][7]_i_1_n_0\
    );
\mem[2][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => rw_op_dne_reg_en,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[0][7]_i_4_n_0\,
      O => \mem[2][7]_i_2_n_0\
    );
\mem[3][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \mem[0][15]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(1),
      I2 => s_axil_ctrl_awaddr(0),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => \mem[3][31]_i_3_n_0\,
      O => \mem[3][15]_i_1_n_0\
    );
\mem[3][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABAAAAAA"
    )
        port map (
      I0 => \mem[3][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(1),
      I5 => \mem[0][15]_i_3_n_0\,
      O => \mem[3][15]_i_2_n_0\
    );
\mem[3][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFF00000000"
    )
        port map (
      I0 => s_axil_ctrl_awaddr(1),
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => \mem[0][23]_i_3_n_0\,
      I5 => \mem[3][31]_i_3_n_0\,
      O => \mem[3][23]_i_1_n_0\
    );
\mem[3][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
        port map (
      I0 => \mem[3][31]_i_3_n_0\,
      I1 => \mem[0][23]_i_3_n_0\,
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => s_axil_ctrl_awaddr(1),
      O => \mem[3][23]_i_2_n_0\
    );
\mem[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \mem[0][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(1),
      I2 => s_axil_ctrl_awaddr(0),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => \mem[3][31]_i_3_n_0\,
      O => \mem[3][31]_i_1_n_0\
    );
\mem[3][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABAAAAAA"
    )
        port map (
      I0 => \mem[3][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(1),
      I5 => \mem[0][31]_i_3_n_0\,
      O => \mem[3][31]_i_2_n_0\
    );
\mem[3][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAAAAAAAAAAA"
    )
        port map (
      I0 => rw_op_dne_reg_en,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(1),
      I5 => \mem[0][7]_i_4_n_0\,
      O => \mem[3][31]_i_3_n_0\
    );
\mem[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAAAAAAAAAAA"
    )
        port map (
      I0 => rw_op_dne_reg_en,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(1),
      I5 => \mem[0][7]_i_4_n_0\,
      O => \mem[3][7]_i_1_n_0\
    );
\mem[3][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rw_op_dne_reg_en,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(1),
      I5 => \mem[0][7]_i_4_n_0\,
      O => \mem[3][7]_i_2_n_0\
    );
\mem[4][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000000"
    )
        port map (
      I0 => \mem[0][15]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[4][31]_i_3_n_0\,
      O => \mem[4][15]_i_1_n_0\
    );
\mem[4][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \mem[4][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => \mem[0][15]_i_3_n_0\,
      O => \mem[4][15]_i_2_n_0\
    );
\mem[4][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00000000"
    )
        port map (
      I0 => s_axil_ctrl_awaddr(3),
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => \mem[0][23]_i_3_n_0\,
      I5 => \mem[4][31]_i_3_n_0\,
      O => \mem[4][23]_i_1_n_0\
    );
\mem[4][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAEAAAA"
    )
        port map (
      I0 => \mem[4][31]_i_3_n_0\,
      I1 => \mem[0][23]_i_3_n_0\,
      I2 => s_axil_ctrl_awaddr(0),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(2),
      I5 => s_axil_ctrl_awaddr(3),
      O => \mem[4][23]_i_2_n_0\
    );
\mem[4][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000000"
    )
        port map (
      I0 => \mem[0][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[4][31]_i_3_n_0\,
      O => \mem[4][31]_i_1_n_0\
    );
\mem[4][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \mem[4][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => \mem[0][31]_i_3_n_0\,
      O => \mem[4][31]_i_2_n_0\
    );
\mem[4][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AAAAAAAAAA"
    )
        port map (
      I0 => rw_op_dne_reg_en,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => \mem[0][7]_i_4_n_0\,
      O => \mem[4][31]_i_3_n_0\
    );
\mem[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AAAAAAAAAA"
    )
        port map (
      I0 => rw_op_dne_reg_en,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => \mem[0][7]_i_4_n_0\,
      O => \mem[4][7]_i_1_n_0\
    );
\mem[4][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => rw_op_dne_reg_en,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => \mem[0][7]_i_4_n_0\,
      O => \mem[4][7]_i_2_n_0\
    );
\mem[5][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => p_19_in,
      I1 => s_axil_ctrl_wstrb(1),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(1),
      I5 => s_axil_ctrl_awaddr(2),
      O => \mem[5][15]_i_1_n_0\
    );
\mem[5][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3A0"
    )
        port map (
      I0 => s_axil_ctrl_wdata(16),
      I1 => rw_op_dne_reg_en,
      I2 => \mem[5][23]_i_1_n_0\,
      I3 => grid_loaded_rd,
      O => \mem[5][16]_i_1_n_0\
    );
\mem[5][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \mem[0][23]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(0),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(2),
      O => \mem[5][23]_i_1_n_0\
    );
\mem[5][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3A0"
    )
        port map (
      I0 => s_axil_ctrl_wdata(24),
      I1 => rw_op_dne_reg_en,
      I2 => \mem[5][31]_i_1_n_0\,
      I3 => scle_loaded_rd,
      O => \mem[5][24]_i_1_n_0\
    );
\mem[5][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \mem[0][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(0),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(2),
      O => \mem[5][31]_i_1_n_0\
    );
\mem[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA2AAAAA"
    )
        port map (
      I0 => rw_op_dne_reg_en,
      I1 => \mem[0][7]_i_4_n_0\,
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => s_axil_ctrl_awaddr(3),
      O => \mem[5][7]_i_1_n_0\
    );
\mem[5][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAEAAAAA"
    )
        port map (
      I0 => rw_op_dne_reg_en,
      I1 => \mem[0][7]_i_4_n_0\,
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => s_axil_ctrl_awaddr(3),
      O => \mem[5][7]_i_2_n_0\
    );
\mem[5][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3A0"
    )
        port map (
      I0 => s_axil_ctrl_wdata(8),
      I1 => rw_op_dne_reg_en,
      I2 => \mem[5][15]_i_1_n_0\,
      I3 => data_loaded_rd,
      O => \mem[5][8]_i_1_n_0\
    );
\mem[6][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3A0"
    )
        port map (
      I0 => s_axil_ctrl_wdata(0),
      I1 => rw_op_dne_reg_en,
      I2 => \mem[6][7]_i_1_n_0\,
      I3 => wght_loaded_rd,
      O => \mem[6][0]_i_1_n_0\
    );
\mem[6][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => p_19_in,
      I1 => s_axil_ctrl_wstrb(1),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => s_axil_ctrl_awaddr(1),
      O => \mem[6][15]_i_1_n_0\
    );
\mem[6][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \mem[0][23]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(1),
      O => \mem[6][23]_i_1_n_0\
    );
\mem[6][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => operation_busy,
      I1 => operation_error,
      I2 => \^s_axil_ctrl_awaddr[5]\,
      I3 => s_axil_ctrl_wdata(24),
      O => \mem[6][24]_i_1_n_0\
    );
\mem[6][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => operation_busy,
      I1 => \^s_axil_ctrl_awaddr[5]\,
      I2 => s_axil_ctrl_wdata(25),
      O => \mem[6][25]_i_1_n_0\
    );
\mem[6][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => operation_error,
      I1 => \^s_axil_ctrl_awaddr[5]\,
      I2 => s_axil_ctrl_wdata(26),
      O => \mem[6][26]_i_1_n_0\
    );
\mem[6][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fsm_state_reg[1]\,
      I1 => \^s_axil_ctrl_awaddr[5]\,
      I2 => s_axil_ctrl_wdata(27),
      O => \mem[6][27]_i_1_n_0\
    );
\mem[6][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => operation_valid,
      I1 => \^s_axil_ctrl_awaddr[5]\,
      I2 => s_axil_ctrl_wdata(28),
      O => \mem[6][28]_i_1_n_0\
    );
\mem[6][29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \mem[0][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(1),
      O => \^s_axil_ctrl_awaddr[5]\
    );
\mem[6][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => s_axil_ctrl_wdata(30),
      I1 => s_axil_ctrl_awaddr(1),
      I2 => s_axil_ctrl_awaddr(0),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => \mem[0][31]_i_3_n_0\,
      O => \mem[6][30]_i_1_n_0\
    );
\mem[6][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => s_axil_ctrl_wdata(31),
      I1 => s_axil_ctrl_awaddr(1),
      I2 => s_axil_ctrl_awaddr(0),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => \mem[0][31]_i_3_n_0\,
      O => \mem[6][31]_i_1_n_0\
    );
\mem[6][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \mem[0][7]_i_4_n_0\,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => s_axil_ctrl_awaddr(1),
      O => \mem[6][7]_i_1_n_0\
    );
\mem[6][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACFAA00"
    )
        port map (
      I0 => s_axil_ctrl_wdata(8),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \mem[6][15]_i_1_n_0\,
      I4 => operation_start_rd,
      O => \mem[6][8]_i_1_n_0\
    );
\mem[7][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00000000"
    )
        port map (
      I0 => \mem[0][15]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[7][15]_i_1_n_0\
    );
\mem[7][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => \mem[0][15]_i_3_n_0\,
      O => \mem[7][15]_i_2_n_0\
    );
\mem[7][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF00000000"
    )
        port map (
      I0 => \mem[0][23]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[7][23]_i_1_n_0\
    );
\mem[7][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => \mem[0][23]_i_3_n_0\,
      O => \mem[7][23]_i_2_n_0\
    );
\mem[7][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00000000"
    )
        port map (
      I0 => \mem[0][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(2),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[7][31]_i_1_n_0\
    );
\mem[7][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(2),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => \mem[0][31]_i_3_n_0\,
      O => \mem[7][31]_i_2_n_0\
    );
\mem[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => s_axil_ctrl_awaddr(3),
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => \mem[0][7]_i_4_n_0\,
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[7][7]_i_1_n_0\
    );
\mem[7][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAAAAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => \mem[0][7]_i_4_n_0\,
      I2 => s_axil_ctrl_awaddr(0),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(2),
      I5 => s_axil_ctrl_awaddr(3),
      O => \mem[7][7]_i_2_n_0\
    );
\mem[8][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000000"
    )
        port map (
      I0 => \mem[0][15]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[8][15]_i_1_n_0\
    );
\mem[8][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => s_axil_ctrl_awaddr(2),
      I5 => \mem[0][15]_i_3_n_0\,
      O => \mem[8][15]_i_2_n_0\
    );
\mem[8][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00000000"
    )
        port map (
      I0 => s_axil_ctrl_awaddr(2),
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => \mem[0][23]_i_3_n_0\,
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[8][23]_i_1_n_0\
    );
\mem[8][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAEAAAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => \mem[0][23]_i_3_n_0\,
      I2 => s_axil_ctrl_awaddr(0),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => s_axil_ctrl_awaddr(2),
      O => \mem[8][23]_i_2_n_0\
    );
\mem[8][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000000"
    )
        port map (
      I0 => \mem[0][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[8][31]_i_1_n_0\
    );
\mem[8][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => s_axil_ctrl_awaddr(2),
      I5 => \mem[0][31]_i_3_n_0\,
      O => \mem[8][31]_i_2_n_0\
    );
\mem[8][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00000000"
    )
        port map (
      I0 => s_axil_ctrl_awaddr(2),
      I1 => s_axil_ctrl_awaddr(3),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(0),
      I4 => \mem[0][7]_i_4_n_0\,
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[8][7]_i_1_n_0\
    );
\mem[8][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAEAAAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => \mem[0][7]_i_4_n_0\,
      I2 => s_axil_ctrl_awaddr(0),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(3),
      I5 => s_axil_ctrl_awaddr(2),
      O => \mem[8][7]_i_2_n_0\
    );
\mem[9][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \mem[0][15]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(2),
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[9][15]_i_1_n_0\
    );
\mem[9][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABAAAAAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[0][15]_i_3_n_0\,
      O => \mem[9][15]_i_2_n_0\
    );
\mem[9][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000000"
    )
        port map (
      I0 => \mem[0][23]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(2),
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[9][23]_i_1_n_0\
    );
\mem[9][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[0][23]_i_3_n_0\,
      O => \mem[9][23]_i_2_n_0\
    );
\mem[9][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \mem[0][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(2),
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[9][31]_i_1_n_0\
    );
\mem[9][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABAAAAAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[0][31]_i_3_n_0\,
      O => \mem[9][31]_i_2_n_0\
    );
\mem[9][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000000"
    )
        port map (
      I0 => \mem[0][7]_i_4_n_0\,
      I1 => s_axil_ctrl_awaddr(0),
      I2 => s_axil_ctrl_awaddr(3),
      I3 => s_axil_ctrl_awaddr(1),
      I4 => s_axil_ctrl_awaddr(2),
      I5 => \mem[12][31]_i_3_n_0\,
      O => \mem[9][7]_i_1_n_0\
    );
\mem[9][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mem[12][31]_i_3_n_0\,
      I1 => s_axil_ctrl_awaddr(2),
      I2 => s_axil_ctrl_awaddr(1),
      I3 => s_axil_ctrl_awaddr(3),
      I4 => s_axil_ctrl_awaddr(0),
      I5 => \mem[0][7]_i_4_n_0\,
      O => \mem[9][7]_i_2_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(0),
      I1 => \mem_reg_n_0_[2][0]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][0]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][0]\,
      O => \mem_inferred__0/s_axil_rdata_reg[0]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(0),
      I1 => wght_loaded_rd,
      I2 => s_axil_ctrl_araddr(1),
      I3 => btch_size_rd(0),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][0]\,
      O => \mem_inferred__0/s_axil_rdata_reg[0]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(0),
      I1 => \mem_reg[10]_9\(0),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(0),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(0),
      O => \mem_inferred__0/s_axil_rdata_reg[0]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(0),
      I1 => \mem_reg[14]_6\(0),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \^operation_done_rd\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(0),
      O => \mem_inferred__0/s_axil_rdata_reg[0]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(10),
      I1 => \mem_reg_n_0_[2][10]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][10]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][10]\,
      O => \mem_inferred__0/s_axil_rdata_reg[10]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(10),
      I1 => \mem_reg_n_0_[6][10]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][10]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][10]\,
      O => \mem_inferred__0/s_axil_rdata_reg[10]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(10),
      I1 => \mem_reg[10]_9\(10),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(10),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(10),
      O => \mem_inferred__0/s_axil_rdata_reg[10]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(10),
      I1 => \mem_reg[14]_6\(10),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(10),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(10),
      O => \mem_inferred__0/s_axil_rdata_reg[10]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(11),
      I1 => \mem_reg_n_0_[2][11]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][11]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][11]\,
      O => \mem_inferred__0/s_axil_rdata_reg[11]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(11),
      I1 => \mem_reg_n_0_[6][11]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][11]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][11]\,
      O => \mem_inferred__0/s_axil_rdata_reg[11]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(11),
      I1 => \mem_reg[10]_9\(11),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(11),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(11),
      O => \mem_inferred__0/s_axil_rdata_reg[11]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(11),
      I1 => \mem_reg[14]_6\(11),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(11),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(11),
      O => \mem_inferred__0/s_axil_rdata_reg[11]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(12),
      I1 => \mem_reg_n_0_[2][12]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][12]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][12]\,
      O => \mem_inferred__0/s_axil_rdata_reg[12]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(12),
      I1 => \mem_reg_n_0_[6][12]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][12]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][12]\,
      O => \mem_inferred__0/s_axil_rdata_reg[12]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(12),
      I1 => \mem_reg[10]_9\(12),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(12),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(12),
      O => \mem_inferred__0/s_axil_rdata_reg[12]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(12),
      I1 => \mem_reg[14]_6\(12),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(12),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(12),
      O => \mem_inferred__0/s_axil_rdata_reg[12]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(13),
      I1 => \mem_reg_n_0_[2][13]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][13]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][13]\,
      O => \mem_inferred__0/s_axil_rdata_reg[13]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(13),
      I1 => \mem_reg_n_0_[6][13]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][13]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][13]\,
      O => \mem_inferred__0/s_axil_rdata_reg[13]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(13),
      I1 => \mem_reg[10]_9\(13),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(13),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(13),
      O => \mem_inferred__0/s_axil_rdata_reg[13]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(13),
      I1 => \mem_reg[14]_6\(13),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(13),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(13),
      O => \mem_inferred__0/s_axil_rdata_reg[13]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(14),
      I1 => \mem_reg_n_0_[2][14]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][14]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][14]\,
      O => \mem_inferred__0/s_axil_rdata_reg[14]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(14),
      I1 => \mem_reg_n_0_[6][14]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][14]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][14]\,
      O => \mem_inferred__0/s_axil_rdata_reg[14]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(14),
      I1 => \mem_reg[10]_9\(14),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(14),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(14),
      O => \mem_inferred__0/s_axil_rdata_reg[14]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(14),
      I1 => \mem_reg[14]_6\(14),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(14),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(14),
      O => \mem_inferred__0/s_axil_rdata_reg[14]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(15),
      I1 => \mem_reg_n_0_[2][15]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][15]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][15]\,
      O => \mem_inferred__0/s_axil_rdata_reg[15]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(15),
      I1 => \mem_reg_n_0_[6][15]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][15]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][15]\,
      O => \mem_inferred__0/s_axil_rdata_reg[15]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(15),
      I1 => \mem_reg[10]_9\(15),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(15),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(15),
      O => \mem_inferred__0/s_axil_rdata_reg[15]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(15),
      I1 => \mem_reg[14]_6\(15),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(15),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(15),
      O => \mem_inferred__0/s_axil_rdata_reg[15]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(16),
      I1 => \mem_reg_n_0_[2][16]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][16]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][16]\,
      O => \mem_inferred__0/s_axil_rdata_reg[16]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(16),
      I1 => interrupt_soft,
      I2 => s_axil_ctrl_araddr(1),
      I3 => grid_loaded_rd,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][16]\,
      O => \mem_inferred__0/s_axil_rdata_reg[16]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(16),
      I1 => \mem_reg[10]_9\(16),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(16),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(16),
      O => \mem_inferred__0/s_axil_rdata_reg[16]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(16),
      I1 => \mem_reg[14]_6\(16),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(16),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(16),
      O => \mem_inferred__0/s_axil_rdata_reg[16]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(17),
      I1 => \mem_reg_n_0_[2][17]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][17]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][17]\,
      O => \mem_inferred__0/s_axil_rdata_reg[17]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(17),
      I1 => interrupt_abort,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][17]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][17]\,
      O => \mem_inferred__0/s_axil_rdata_reg[17]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(17),
      I1 => \mem_reg[10]_9\(17),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(17),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(17),
      O => \mem_inferred__0/s_axil_rdata_reg[17]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(17),
      I1 => \mem_reg[14]_6\(17),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(17),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(17),
      O => \mem_inferred__0/s_axil_rdata_reg[17]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(18),
      I1 => \mem_reg_n_0_[2][18]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][18]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][18]\,
      O => \mem_inferred__0/s_axil_rdata_reg[18]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(18),
      I1 => interrupt_error,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][18]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][18]\,
      O => \mem_inferred__0/s_axil_rdata_reg[18]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(18),
      I1 => \mem_reg[10]_9\(18),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(18),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(18),
      O => \mem_inferred__0/s_axil_rdata_reg[18]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(18),
      I1 => \mem_reg[14]_6\(18),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(18),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(18),
      O => \mem_inferred__0/s_axil_rdata_reg[18]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(19),
      I1 => \mem_reg_n_0_[2][19]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][19]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][19]\,
      O => \mem_inferred__0/s_axil_rdata_reg[19]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(19),
      I1 => \mem_reg_n_0_[6][19]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][19]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][19]\,
      O => \mem_inferred__0/s_axil_rdata_reg[19]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(19),
      I1 => \mem_reg[10]_9\(19),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(19),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(19),
      O => \mem_inferred__0/s_axil_rdata_reg[19]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(19),
      I1 => \mem_reg[14]_6\(19),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(19),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(19),
      O => \mem_inferred__0/s_axil_rdata_reg[19]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(1),
      I1 => \mem_reg_n_0_[2][1]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][1]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][1]\,
      O => \mem_inferred__0/s_axil_rdata_reg[1]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(1),
      I1 => \mem_reg_n_0_[6][1]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => btch_size_rd(1),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][1]\,
      O => \mem_inferred__0/s_axil_rdata_reg[1]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(1),
      I1 => \mem_reg[10]_9\(1),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(1),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(1),
      O => \mem_inferred__0/s_axil_rdata_reg[1]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(1),
      I1 => \mem_reg[14]_6\(1),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(1),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(1),
      O => \mem_inferred__0/s_axil_rdata_reg[1]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(20),
      I1 => \mem_reg_n_0_[2][20]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][20]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][20]\,
      O => \mem_inferred__0/s_axil_rdata_reg[20]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(20),
      I1 => \mem_reg_n_0_[6][20]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][20]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][20]\,
      O => \mem_inferred__0/s_axil_rdata_reg[20]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(20),
      I1 => \mem_reg[10]_9\(20),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(20),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(20),
      O => \mem_inferred__0/s_axil_rdata_reg[20]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(20),
      I1 => \mem_reg[14]_6\(20),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(20),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(20),
      O => \mem_inferred__0/s_axil_rdata_reg[20]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(21),
      I1 => \mem_reg_n_0_[2][21]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][21]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][21]\,
      O => \mem_inferred__0/s_axil_rdata_reg[21]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(21),
      I1 => \mem_reg_n_0_[6][21]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][21]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][21]\,
      O => \mem_inferred__0/s_axil_rdata_reg[21]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(21),
      I1 => \mem_reg[10]_9\(21),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(21),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(21),
      O => \mem_inferred__0/s_axil_rdata_reg[21]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(21),
      I1 => \mem_reg[14]_6\(21),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(21),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(21),
      O => \mem_inferred__0/s_axil_rdata_reg[21]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(22),
      I1 => \mem_reg_n_0_[2][22]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][22]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][22]\,
      O => \mem_inferred__0/s_axil_rdata_reg[22]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(22),
      I1 => \mem_reg_n_0_[6][22]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][22]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][22]\,
      O => \mem_inferred__0/s_axil_rdata_reg[22]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(22),
      I1 => \mem_reg[10]_9\(22),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(22),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(22),
      O => \mem_inferred__0/s_axil_rdata_reg[22]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(22),
      I1 => \mem_reg[14]_6\(22),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(22),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(22),
      O => \mem_inferred__0/s_axil_rdata_reg[22]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(23),
      I1 => \mem_reg_n_0_[2][23]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][23]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][23]\,
      O => \mem_inferred__0/s_axil_rdata_reg[23]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(23),
      I1 => \mem_reg_n_0_[6][23]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][23]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][23]\,
      O => \mem_inferred__0/s_axil_rdata_reg[23]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(23),
      I1 => \mem_reg[10]_9\(23),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(23),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(23),
      O => \mem_inferred__0/s_axil_rdata_reg[23]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(23),
      I1 => \mem_reg[14]_6\(23),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(23),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(23),
      O => \mem_inferred__0/s_axil_rdata_reg[23]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(24),
      I1 => \mem_reg_n_0_[2][24]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][24]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][24]\,
      O => \mem_inferred__0/s_axil_rdata_reg[24]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(24),
      I1 => \mem_reg_n_0_[6][24]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => scle_loaded_rd,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][24]\,
      O => \mem_inferred__0/s_axil_rdata_reg[24]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(24),
      I1 => \mem_reg[10]_9\(24),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(24),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(24),
      O => \mem_inferred__0/s_axil_rdata_reg[24]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(24),
      I1 => \mem_reg[14]_6\(24),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(24),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(24),
      O => \mem_inferred__0/s_axil_rdata_reg[24]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(25),
      I1 => \mem_reg_n_0_[2][25]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][25]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][25]\,
      O => \mem_inferred__0/s_axil_rdata_reg[25]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(25),
      I1 => \mem_reg_n_0_[6][25]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][25]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][25]\,
      O => \mem_inferred__0/s_axil_rdata_reg[25]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(25),
      I1 => \mem_reg[10]_9\(25),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(25),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(25),
      O => \mem_inferred__0/s_axil_rdata_reg[25]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(25),
      I1 => \mem_reg[14]_6\(25),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(25),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(25),
      O => \mem_inferred__0/s_axil_rdata_reg[25]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(26),
      I1 => \mem_reg_n_0_[2][26]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][26]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][26]\,
      O => \mem_inferred__0/s_axil_rdata_reg[26]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(26),
      I1 => \mem_reg_n_0_[6][26]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][26]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][26]\,
      O => \mem_inferred__0/s_axil_rdata_reg[26]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(26),
      I1 => \mem_reg[10]_9\(26),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(26),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(26),
      O => \mem_inferred__0/s_axil_rdata_reg[26]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(26),
      I1 => \mem_reg[14]_6\(26),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(26),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(26),
      O => \mem_inferred__0/s_axil_rdata_reg[26]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(27),
      I1 => \mem_reg_n_0_[2][27]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][27]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][27]\,
      O => \mem_inferred__0/s_axil_rdata_reg[27]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(27),
      I1 => \mem_reg_n_0_[6][27]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][27]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][27]\,
      O => \mem_inferred__0/s_axil_rdata_reg[27]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(27),
      I1 => \mem_reg[10]_9\(27),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(27),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(27),
      O => \mem_inferred__0/s_axil_rdata_reg[27]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(27),
      I1 => \mem_reg[14]_6\(27),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(27),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(27),
      O => \mem_inferred__0/s_axil_rdata_reg[27]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(28),
      I1 => \mem_reg_n_0_[2][28]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][28]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][28]\,
      O => \mem_inferred__0/s_axil_rdata_reg[28]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(28),
      I1 => \mem_reg_n_0_[6][28]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][28]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][28]\,
      O => \mem_inferred__0/s_axil_rdata_reg[28]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(28),
      I1 => \mem_reg[10]_9\(28),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(28),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(28),
      O => \mem_inferred__0/s_axil_rdata_reg[28]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(28),
      I1 => \mem_reg[14]_6\(28),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(28),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(28),
      O => \mem_inferred__0/s_axil_rdata_reg[28]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(29),
      I1 => \mem_reg_n_0_[2][29]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][29]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][29]\,
      O => \mem_inferred__0/s_axil_rdata_reg[29]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(29),
      I1 => \mem_reg_n_0_[6][29]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][29]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][29]\,
      O => \mem_inferred__0/s_axil_rdata_reg[29]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(29),
      I1 => \mem_reg[10]_9\(29),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(29),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(29),
      O => \mem_inferred__0/s_axil_rdata_reg[29]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(29),
      I1 => \mem_reg[14]_6\(29),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(29),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(29),
      O => \mem_inferred__0/s_axil_rdata_reg[29]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(2),
      I1 => \mem_reg_n_0_[2][2]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][2]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][2]\,
      O => \mem_inferred__0/s_axil_rdata_reg[2]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(2),
      I1 => \mem_reg_n_0_[6][2]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => btch_size_rd(2),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][2]\,
      O => \mem_inferred__0/s_axil_rdata_reg[2]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(2),
      I1 => \mem_reg[10]_9\(2),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(2),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(2),
      O => \mem_inferred__0/s_axil_rdata_reg[2]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(2),
      I1 => \mem_reg[14]_6\(2),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(2),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(2),
      O => \mem_inferred__0/s_axil_rdata_reg[2]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(30),
      I1 => \mem_reg_n_0_[2][30]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][30]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][30]\,
      O => \mem_inferred__0/s_axil_rdata_reg[30]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(30),
      I1 => \mem_reg_n_0_[6][30]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][30]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][30]\,
      O => \mem_inferred__0/s_axil_rdata_reg[30]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(30),
      I1 => \mem_reg[10]_9\(30),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(30),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(30),
      O => \mem_inferred__0/s_axil_rdata_reg[30]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(30),
      I1 => \mem_reg[14]_6\(30),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(30),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(30),
      O => \mem_inferred__0/s_axil_rdata_reg[30]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(31),
      I1 => \mem_reg_n_0_[2][31]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][31]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][31]\,
      O => \mem_inferred__0/s_axil_rdata_reg[31]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(31),
      I1 => \mem_reg_n_0_[6][31]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][31]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][31]\,
      O => \mem_inferred__0/s_axil_rdata_reg[31]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(31),
      I1 => \mem_reg[10]_9\(31),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(31),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(31),
      O => \mem_inferred__0/s_axil_rdata_reg[31]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(31),
      I1 => \mem_reg[14]_6\(31),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(31),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(31),
      O => \mem_inferred__0/s_axil_rdata_reg[31]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(3),
      I1 => \mem_reg_n_0_[2][3]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][3]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][3]\,
      O => \mem_inferred__0/s_axil_rdata_reg[3]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(3),
      I1 => \mem_reg_n_0_[6][3]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => btch_size_rd(3),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][3]\,
      O => \mem_inferred__0/s_axil_rdata_reg[3]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(3),
      I1 => \mem_reg[10]_9\(3),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(3),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(3),
      O => \mem_inferred__0/s_axil_rdata_reg[3]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(3),
      I1 => \mem_reg[14]_6\(3),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(3),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(3),
      O => \mem_inferred__0/s_axil_rdata_reg[3]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(4),
      I1 => \mem_reg_n_0_[2][4]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][4]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][4]\,
      O => \mem_inferred__0/s_axil_rdata_reg[4]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(4),
      I1 => \mem_reg_n_0_[6][4]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => btch_size_rd(4),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][4]\,
      O => \mem_inferred__0/s_axil_rdata_reg[4]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(4),
      I1 => \mem_reg[10]_9\(4),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(4),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(4),
      O => \mem_inferred__0/s_axil_rdata_reg[4]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(4),
      I1 => \mem_reg[14]_6\(4),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(4),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(4),
      O => \mem_inferred__0/s_axil_rdata_reg[4]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(5),
      I1 => \mem_reg_n_0_[2][5]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][5]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][5]\,
      O => \mem_inferred__0/s_axil_rdata_reg[5]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(5),
      I1 => \mem_reg_n_0_[6][5]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => btch_size_rd(5),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][5]\,
      O => \mem_inferred__0/s_axil_rdata_reg[5]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(5),
      I1 => \mem_reg[10]_9\(5),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(5),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(5),
      O => \mem_inferred__0/s_axil_rdata_reg[5]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(5),
      I1 => \mem_reg[14]_6\(5),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(5),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(5),
      O => \mem_inferred__0/s_axil_rdata_reg[5]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(6),
      I1 => \mem_reg_n_0_[2][6]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][6]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][6]\,
      O => \mem_inferred__0/s_axil_rdata_reg[6]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(6),
      I1 => \mem_reg_n_0_[6][6]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => btch_size_rd(6),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][6]\,
      O => \mem_inferred__0/s_axil_rdata_reg[6]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(6),
      I1 => \mem_reg[10]_9\(6),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(6),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(6),
      O => \mem_inferred__0/s_axil_rdata_reg[6]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(6),
      I1 => \mem_reg[14]_6\(6),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(6),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(6),
      O => \mem_inferred__0/s_axil_rdata_reg[6]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(7),
      I1 => \mem_reg_n_0_[2][7]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][7]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][7]\,
      O => \mem_inferred__0/s_axil_rdata_reg[7]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(7),
      I1 => \mem_reg_n_0_[6][7]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => btch_size_rd(7),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][7]\,
      O => \mem_inferred__0/s_axil_rdata_reg[7]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(7),
      I1 => \mem_reg[10]_9\(7),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(7),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(7),
      O => \mem_inferred__0/s_axil_rdata_reg[7]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(7),
      I1 => \mem_reg[14]_6\(7),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(7),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(7),
      O => \mem_inferred__0/s_axil_rdata_reg[7]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(8),
      I1 => \mem_reg_n_0_[2][8]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][8]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][8]\,
      O => \mem_inferred__0/s_axil_rdata_reg[8]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(8),
      I1 => operation_start_rd,
      I2 => s_axil_ctrl_araddr(1),
      I3 => data_loaded_rd,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][8]\,
      O => \mem_inferred__0/s_axil_rdata_reg[8]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(8),
      I1 => \mem_reg[10]_9\(8),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(8),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(8),
      O => \mem_inferred__0/s_axil_rdata_reg[8]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(8),
      I1 => \mem_reg[14]_6\(8),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(8),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(8),
      O => \mem_inferred__0/s_axil_rdata_reg[8]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => rslt_size_rd(9),
      I1 => \mem_reg_n_0_[2][9]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[1][9]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[0][9]\,
      O => \mem_inferred__0/s_axil_rdata_reg[9]_i_4_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[7]_12\(9),
      I1 => \mem_reg_n_0_[6][9]\,
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg_n_0_[5][9]\,
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg_n_0_[4][9]\,
      O => \mem_inferred__0/s_axil_rdata_reg[9]_i_5_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[11]_8\(9),
      I1 => \mem_reg[10]_9\(9),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[9]_10\(9),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[8]_11\(9),
      O => \mem_inferred__0/s_axil_rdata_reg[9]_i_6_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mem_reg[15]_5\(9),
      I1 => \mem_reg[14]_6\(9),
      I2 => s_axil_ctrl_araddr(1),
      I3 => \mem_reg[13]_4\(9),
      I4 => s_axil_ctrl_araddr(0),
      I5 => \mem_reg[12]_7\(9),
      O => \mem_inferred__0/s_axil_rdata_reg[9]_i_7_n_0\
    );
\mem_inferred__0/s_axil_rdata_reg_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[0]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[0]_i_3_n_0\,
      O => mem(0),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[0]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[0]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[0]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[0]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[0]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[0]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[10]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[10]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[10]_i_3_n_0\,
      O => mem(10),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[10]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[10]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[10]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[10]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[10]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[10]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[11]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[11]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[11]_i_3_n_0\,
      O => mem(11),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[11]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[11]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[11]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[11]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[11]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[11]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[12]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[12]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[12]_i_3_n_0\,
      O => mem(12),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[12]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[12]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[12]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[12]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[12]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[12]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[13]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[13]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[13]_i_3_n_0\,
      O => mem(13),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[13]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[13]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[13]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[13]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[13]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[13]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[14]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[14]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[14]_i_3_n_0\,
      O => mem(14),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[14]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[14]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[14]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[14]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[14]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[14]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[15]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[15]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[15]_i_3_n_0\,
      O => mem(15),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[15]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[15]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[15]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[15]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[15]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[15]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[16]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[16]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[16]_i_3_n_0\,
      O => mem(16),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[16]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[16]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[16]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[16]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[16]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[16]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[17]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[17]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[17]_i_3_n_0\,
      O => mem(17),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[17]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[17]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[17]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[17]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[17]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[17]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[18]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[18]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[18]_i_3_n_0\,
      O => mem(18),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[18]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[18]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[18]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[18]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[18]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[18]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[19]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[19]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[19]_i_3_n_0\,
      O => mem(19),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[19]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[19]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[19]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[19]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[19]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[19]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[1]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[1]_i_3_n_0\,
      O => mem(1),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[1]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[1]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[1]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[1]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[1]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[1]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[20]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[20]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[20]_i_3_n_0\,
      O => mem(20),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[20]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[20]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[20]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[20]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[20]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[20]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[21]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[21]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[21]_i_3_n_0\,
      O => mem(21),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[21]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[21]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[21]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[21]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[21]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[21]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[22]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[22]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[22]_i_3_n_0\,
      O => mem(22),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[22]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[22]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[22]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[22]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[22]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[22]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[23]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[23]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[23]_i_3_n_0\,
      O => mem(23),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[23]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[23]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[23]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[23]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[23]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[23]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[24]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[24]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[24]_i_3_n_0\,
      O => mem(24),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[24]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[24]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[24]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[24]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[24]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[24]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[24]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[25]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[25]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[25]_i_3_n_0\,
      O => mem(25),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[25]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[25]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[25]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[25]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[25]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[25]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[25]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[26]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[26]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[26]_i_3_n_0\,
      O => mem(26),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[26]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[26]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[26]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[26]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[26]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[26]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[27]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[27]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[27]_i_3_n_0\,
      O => mem(27),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[27]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[27]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[27]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[27]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[27]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[27]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[27]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[28]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[28]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[28]_i_3_n_0\,
      O => mem(28),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[28]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[28]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[28]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[28]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[28]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[28]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[28]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[29]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[29]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[29]_i_3_n_0\,
      O => mem(29),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[29]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[29]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[29]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[29]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[29]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[29]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[29]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[2]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[2]_i_3_n_0\,
      O => mem(2),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[2]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[2]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[2]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[2]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[2]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[2]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[30]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[30]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[30]_i_3_n_0\,
      O => mem(30),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[30]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[30]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[30]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[30]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[30]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[30]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[30]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[31]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[31]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[31]_i_3_n_0\,
      O => mem(31),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[31]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[31]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[31]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[31]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[31]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[31]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[31]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[31]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[3]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[3]_i_3_n_0\,
      O => mem(3),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[3]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[3]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[3]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[3]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[3]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[3]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[4]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[4]_i_3_n_0\,
      O => mem(4),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[4]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[4]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[4]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[4]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[4]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[4]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[5]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[5]_i_3_n_0\,
      O => mem(5),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[5]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[5]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[5]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[5]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[5]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[5]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[6]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[6]_i_3_n_0\,
      O => mem(6),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[6]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[6]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[6]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[6]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[6]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[6]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[7]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[7]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[7]_i_3_n_0\,
      O => mem(7),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[7]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[7]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[7]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[7]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[7]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[7]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[8]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[8]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[8]_i_3_n_0\,
      O => mem(8),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[8]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[8]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[8]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[8]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[8]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[8]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[9]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg_reg[9]_i_2_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg_reg[9]_i_3_n_0\,
      O => mem(9),
      S => s_axil_ctrl_araddr(3)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[9]_i_4_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[9]_i_5_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[9]_i_2_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_inferred__0/s_axil_rdata_reg_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_inferred__0/s_axil_rdata_reg[9]_i_6_n_0\,
      I1 => \mem_inferred__0/s_axil_rdata_reg[9]_i_7_n_0\,
      O => \mem_inferred__0/s_axil_rdata_reg_reg[9]_i_3_n_0\,
      S => s_axil_ctrl_araddr(2)
    );
\mem_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(7),
      D => s_axil_ctrl_wdata(0),
      Q => \mem_reg_n_0_[0][0]\,
      R => \mem[0][7]_i_1_n_0\
    );
\mem_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(15),
      D => s_axil_ctrl_wdata(10),
      Q => \mem_reg_n_0_[0][10]\,
      R => \mem[0][15]_i_1_n_0\
    );
\mem_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(15),
      D => s_axil_ctrl_wdata(11),
      Q => \mem_reg_n_0_[0][11]\,
      R => \mem[0][15]_i_1_n_0\
    );
\mem_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(15),
      D => s_axil_ctrl_wdata(12),
      Q => \mem_reg_n_0_[0][12]\,
      R => \mem[0][15]_i_1_n_0\
    );
\mem_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(15),
      D => s_axil_ctrl_wdata(13),
      Q => \mem_reg_n_0_[0][13]\,
      R => \mem[0][15]_i_1_n_0\
    );
\mem_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(15),
      D => s_axil_ctrl_wdata(14),
      Q => \mem_reg_n_0_[0][14]\,
      R => \mem[0][15]_i_1_n_0\
    );
\mem_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(15),
      D => s_axil_ctrl_wdata(15),
      Q => \mem_reg_n_0_[0][15]\,
      R => \mem[0][15]_i_1_n_0\
    );
\mem_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(23),
      D => s_axil_ctrl_wdata(16),
      Q => \mem_reg_n_0_[0][16]\,
      R => \mem[0][23]_i_1_n_0\
    );
\mem_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(23),
      D => s_axil_ctrl_wdata(17),
      Q => \mem_reg_n_0_[0][17]\,
      R => \mem[0][23]_i_1_n_0\
    );
\mem_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(23),
      D => s_axil_ctrl_wdata(18),
      Q => \mem_reg_n_0_[0][18]\,
      R => \mem[0][23]_i_1_n_0\
    );
\mem_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(23),
      D => s_axil_ctrl_wdata(19),
      Q => \mem_reg_n_0_[0][19]\,
      R => \mem[0][23]_i_1_n_0\
    );
\mem_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(7),
      D => s_axil_ctrl_wdata(1),
      Q => \mem_reg_n_0_[0][1]\,
      R => \mem[0][7]_i_1_n_0\
    );
\mem_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(23),
      D => s_axil_ctrl_wdata(20),
      Q => \mem_reg_n_0_[0][20]\,
      R => \mem[0][23]_i_1_n_0\
    );
\mem_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(23),
      D => s_axil_ctrl_wdata(21),
      Q => \mem_reg_n_0_[0][21]\,
      R => \mem[0][23]_i_1_n_0\
    );
\mem_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(23),
      D => s_axil_ctrl_wdata(22),
      Q => \mem_reg_n_0_[0][22]\,
      R => \mem[0][23]_i_1_n_0\
    );
\mem_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(23),
      D => s_axil_ctrl_wdata(23),
      Q => \mem_reg_n_0_[0][23]\,
      R => \mem[0][23]_i_1_n_0\
    );
\mem_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(31),
      D => s_axil_ctrl_wdata(24),
      Q => \mem_reg_n_0_[0][24]\,
      R => \mem[0][31]_i_1_n_0\
    );
\mem_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(31),
      D => s_axil_ctrl_wdata(25),
      Q => \mem_reg_n_0_[0][25]\,
      R => \mem[0][31]_i_1_n_0\
    );
\mem_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(31),
      D => s_axil_ctrl_wdata(26),
      Q => \mem_reg_n_0_[0][26]\,
      R => \mem[0][31]_i_1_n_0\
    );
\mem_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(31),
      D => s_axil_ctrl_wdata(27),
      Q => \mem_reg_n_0_[0][27]\,
      R => \mem[0][31]_i_1_n_0\
    );
\mem_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(31),
      D => s_axil_ctrl_wdata(28),
      Q => \mem_reg_n_0_[0][28]\,
      R => \mem[0][31]_i_1_n_0\
    );
\mem_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(31),
      D => s_axil_ctrl_wdata(29),
      Q => \mem_reg_n_0_[0][29]\,
      R => \mem[0][31]_i_1_n_0\
    );
\mem_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(7),
      D => s_axil_ctrl_wdata(2),
      Q => \mem_reg_n_0_[0][2]\,
      R => \mem[0][7]_i_1_n_0\
    );
\mem_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(31),
      D => s_axil_ctrl_wdata(30),
      Q => \mem_reg_n_0_[0][30]\,
      R => \mem[0][31]_i_1_n_0\
    );
\mem_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(31),
      D => s_axil_ctrl_wdata(31),
      Q => \mem_reg_n_0_[0][31]\,
      R => \mem[0][31]_i_1_n_0\
    );
\mem_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(7),
      D => s_axil_ctrl_wdata(3),
      Q => \mem_reg_n_0_[0][3]\,
      R => \mem[0][7]_i_1_n_0\
    );
\mem_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(7),
      D => s_axil_ctrl_wdata(4),
      Q => \mem_reg_n_0_[0][4]\,
      R => \mem[0][7]_i_1_n_0\
    );
\mem_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(7),
      D => s_axil_ctrl_wdata(5),
      Q => \mem_reg_n_0_[0][5]\,
      R => \mem[0][7]_i_1_n_0\
    );
\mem_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(7),
      D => s_axil_ctrl_wdata(6),
      Q => \mem_reg_n_0_[0][6]\,
      R => \mem[0][7]_i_1_n_0\
    );
\mem_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(7),
      D => s_axil_ctrl_wdata(7),
      Q => \mem_reg_n_0_[0][7]\,
      R => \mem[0][7]_i_1_n_0\
    );
\mem_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(15),
      D => s_axil_ctrl_wdata(8),
      Q => \mem_reg_n_0_[0][8]\,
      R => \mem[0][15]_i_1_n_0\
    );
\mem_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_8_out(15),
      D => s_axil_ctrl_wdata(9),
      Q => \mem_reg_n_0_[0][9]\,
      R => \mem[0][15]_i_1_n_0\
    );
\mem_reg[10][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(0),
      Q => \mem_reg[10]_9\(0),
      R => \mem[10][7]_i_1_n_0\
    );
\mem_reg[10][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(10),
      Q => \mem_reg[10]_9\(10),
      R => \mem[10][15]_i_1_n_0\
    );
\mem_reg[10][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(11),
      Q => \mem_reg[10]_9\(11),
      R => \mem[10][15]_i_1_n_0\
    );
\mem_reg[10][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(12),
      Q => \mem_reg[10]_9\(12),
      R => \mem[10][15]_i_1_n_0\
    );
\mem_reg[10][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(13),
      Q => \mem_reg[10]_9\(13),
      R => \mem[10][15]_i_1_n_0\
    );
\mem_reg[10][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(14),
      Q => \mem_reg[10]_9\(14),
      R => \mem[10][15]_i_1_n_0\
    );
\mem_reg[10][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(15),
      Q => \mem_reg[10]_9\(15),
      R => \mem[10][15]_i_1_n_0\
    );
\mem_reg[10][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(16),
      Q => \mem_reg[10]_9\(16),
      R => \mem[10][23]_i_1_n_0\
    );
\mem_reg[10][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(17),
      Q => \mem_reg[10]_9\(17),
      R => \mem[10][23]_i_1_n_0\
    );
\mem_reg[10][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(18),
      Q => \mem_reg[10]_9\(18),
      R => \mem[10][23]_i_1_n_0\
    );
\mem_reg[10][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(19),
      Q => \mem_reg[10]_9\(19),
      R => \mem[10][23]_i_1_n_0\
    );
\mem_reg[10][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(1),
      Q => \mem_reg[10]_9\(1),
      R => \mem[10][7]_i_1_n_0\
    );
\mem_reg[10][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(20),
      Q => \mem_reg[10]_9\(20),
      R => \mem[10][23]_i_1_n_0\
    );
\mem_reg[10][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(21),
      Q => \mem_reg[10]_9\(21),
      R => \mem[10][23]_i_1_n_0\
    );
\mem_reg[10][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(22),
      Q => \mem_reg[10]_9\(22),
      R => \mem[10][23]_i_1_n_0\
    );
\mem_reg[10][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(23),
      Q => \mem_reg[10]_9\(23),
      R => \mem[10][23]_i_1_n_0\
    );
\mem_reg[10][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(24),
      Q => \mem_reg[10]_9\(24),
      R => \mem[10][31]_i_1_n_0\
    );
\mem_reg[10][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(25),
      Q => \mem_reg[10]_9\(25),
      R => \mem[10][31]_i_1_n_0\
    );
\mem_reg[10][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(26),
      Q => \mem_reg[10]_9\(26),
      R => \mem[10][31]_i_1_n_0\
    );
\mem_reg[10][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(27),
      Q => \mem_reg[10]_9\(27),
      R => \mem[10][31]_i_1_n_0\
    );
\mem_reg[10][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(28),
      Q => \mem_reg[10]_9\(28),
      R => \mem[10][31]_i_1_n_0\
    );
\mem_reg[10][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(29),
      Q => \mem_reg[10]_9\(29),
      R => \mem[10][31]_i_1_n_0\
    );
\mem_reg[10][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(2),
      Q => \mem_reg[10]_9\(2),
      R => \mem[10][7]_i_1_n_0\
    );
\mem_reg[10][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(30),
      Q => \mem_reg[10]_9\(30),
      R => \mem[10][31]_i_1_n_0\
    );
\mem_reg[10][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(31),
      Q => \mem_reg[10]_9\(31),
      R => \mem[10][31]_i_1_n_0\
    );
\mem_reg[10][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(3),
      Q => \mem_reg[10]_9\(3),
      R => \mem[10][7]_i_1_n_0\
    );
\mem_reg[10][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(4),
      Q => \mem_reg[10]_9\(4),
      R => \mem[10][7]_i_1_n_0\
    );
\mem_reg[10][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(5),
      Q => \mem_reg[10]_9\(5),
      R => \mem[10][7]_i_1_n_0\
    );
\mem_reg[10][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(6),
      Q => \mem_reg[10]_9\(6),
      R => \mem[10][7]_i_1_n_0\
    );
\mem_reg[10][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(7),
      Q => \mem_reg[10]_9\(7),
      R => \mem[10][7]_i_1_n_0\
    );
\mem_reg[10][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(8),
      Q => \mem_reg[10]_9\(8),
      R => \mem[10][15]_i_1_n_0\
    );
\mem_reg[10][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[10][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(9),
      Q => \mem_reg[10]_9\(9),
      R => \mem[10][15]_i_1_n_0\
    );
\mem_reg[11][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(0),
      Q => \mem_reg[11]_8\(0),
      R => \mem[11][7]_i_1_n_0\
    );
\mem_reg[11][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(10),
      Q => \mem_reg[11]_8\(10),
      R => \mem[11][15]_i_1_n_0\
    );
\mem_reg[11][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(11),
      Q => \mem_reg[11]_8\(11),
      R => \mem[11][15]_i_1_n_0\
    );
\mem_reg[11][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(12),
      Q => \mem_reg[11]_8\(12),
      R => \mem[11][15]_i_1_n_0\
    );
\mem_reg[11][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(13),
      Q => \mem_reg[11]_8\(13),
      R => \mem[11][15]_i_1_n_0\
    );
\mem_reg[11][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(14),
      Q => \mem_reg[11]_8\(14),
      R => \mem[11][15]_i_1_n_0\
    );
\mem_reg[11][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(15),
      Q => \mem_reg[11]_8\(15),
      R => \mem[11][15]_i_1_n_0\
    );
\mem_reg[11][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(16),
      Q => \mem_reg[11]_8\(16),
      R => \mem[11][23]_i_1_n_0\
    );
\mem_reg[11][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(17),
      Q => \mem_reg[11]_8\(17),
      R => \mem[11][23]_i_1_n_0\
    );
\mem_reg[11][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(18),
      Q => \mem_reg[11]_8\(18),
      R => \mem[11][23]_i_1_n_0\
    );
\mem_reg[11][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(19),
      Q => \mem_reg[11]_8\(19),
      R => \mem[11][23]_i_1_n_0\
    );
\mem_reg[11][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(1),
      Q => \mem_reg[11]_8\(1),
      R => \mem[11][7]_i_1_n_0\
    );
\mem_reg[11][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(20),
      Q => \mem_reg[11]_8\(20),
      R => \mem[11][23]_i_1_n_0\
    );
\mem_reg[11][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(21),
      Q => \mem_reg[11]_8\(21),
      R => \mem[11][23]_i_1_n_0\
    );
\mem_reg[11][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(22),
      Q => \mem_reg[11]_8\(22),
      R => \mem[11][23]_i_1_n_0\
    );
\mem_reg[11][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(23),
      Q => \mem_reg[11]_8\(23),
      R => \mem[11][23]_i_1_n_0\
    );
\mem_reg[11][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(24),
      Q => \mem_reg[11]_8\(24),
      R => \mem[11][31]_i_1_n_0\
    );
\mem_reg[11][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(25),
      Q => \mem_reg[11]_8\(25),
      R => \mem[11][31]_i_1_n_0\
    );
\mem_reg[11][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(26),
      Q => \mem_reg[11]_8\(26),
      R => \mem[11][31]_i_1_n_0\
    );
\mem_reg[11][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(27),
      Q => \mem_reg[11]_8\(27),
      R => \mem[11][31]_i_1_n_0\
    );
\mem_reg[11][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(28),
      Q => \mem_reg[11]_8\(28),
      R => \mem[11][31]_i_1_n_0\
    );
\mem_reg[11][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(29),
      Q => \mem_reg[11]_8\(29),
      R => \mem[11][31]_i_1_n_0\
    );
\mem_reg[11][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(2),
      Q => \mem_reg[11]_8\(2),
      R => \mem[11][7]_i_1_n_0\
    );
\mem_reg[11][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(30),
      Q => \mem_reg[11]_8\(30),
      R => \mem[11][31]_i_1_n_0\
    );
\mem_reg[11][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(31),
      Q => \mem_reg[11]_8\(31),
      R => \mem[11][31]_i_1_n_0\
    );
\mem_reg[11][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(3),
      Q => \mem_reg[11]_8\(3),
      R => \mem[11][7]_i_1_n_0\
    );
\mem_reg[11][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(4),
      Q => \mem_reg[11]_8\(4),
      R => \mem[11][7]_i_1_n_0\
    );
\mem_reg[11][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(5),
      Q => \mem_reg[11]_8\(5),
      R => \mem[11][7]_i_1_n_0\
    );
\mem_reg[11][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(6),
      Q => \mem_reg[11]_8\(6),
      R => \mem[11][7]_i_1_n_0\
    );
\mem_reg[11][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(7),
      Q => \mem_reg[11]_8\(7),
      R => \mem[11][7]_i_1_n_0\
    );
\mem_reg[11][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(8),
      Q => \mem_reg[11]_8\(8),
      R => \mem[11][15]_i_1_n_0\
    );
\mem_reg[11][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[11][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(9),
      Q => \mem_reg[11]_8\(9),
      R => \mem[11][15]_i_1_n_0\
    );
\mem_reg[12][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(0),
      Q => \mem_reg[12]_7\(0),
      R => \mem[12][7]_i_1_n_0\
    );
\mem_reg[12][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(10),
      Q => \mem_reg[12]_7\(10),
      R => \mem[12][15]_i_1_n_0\
    );
\mem_reg[12][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(11),
      Q => \mem_reg[12]_7\(11),
      R => \mem[12][15]_i_1_n_0\
    );
\mem_reg[12][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(12),
      Q => \mem_reg[12]_7\(12),
      R => \mem[12][15]_i_1_n_0\
    );
\mem_reg[12][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(13),
      Q => \mem_reg[12]_7\(13),
      R => \mem[12][15]_i_1_n_0\
    );
\mem_reg[12][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(14),
      Q => \mem_reg[12]_7\(14),
      R => \mem[12][15]_i_1_n_0\
    );
\mem_reg[12][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(15),
      Q => \mem_reg[12]_7\(15),
      R => \mem[12][15]_i_1_n_0\
    );
\mem_reg[12][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(16),
      Q => \mem_reg[12]_7\(16),
      R => \mem[12][23]_i_1_n_0\
    );
\mem_reg[12][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(17),
      Q => \mem_reg[12]_7\(17),
      R => \mem[12][23]_i_1_n_0\
    );
\mem_reg[12][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(18),
      Q => \mem_reg[12]_7\(18),
      R => \mem[12][23]_i_1_n_0\
    );
\mem_reg[12][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(19),
      Q => \mem_reg[12]_7\(19),
      R => \mem[12][23]_i_1_n_0\
    );
\mem_reg[12][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(1),
      Q => \mem_reg[12]_7\(1),
      R => \mem[12][7]_i_1_n_0\
    );
\mem_reg[12][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(20),
      Q => \mem_reg[12]_7\(20),
      R => \mem[12][23]_i_1_n_0\
    );
\mem_reg[12][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(21),
      Q => \mem_reg[12]_7\(21),
      R => \mem[12][23]_i_1_n_0\
    );
\mem_reg[12][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(22),
      Q => \mem_reg[12]_7\(22),
      R => \mem[12][23]_i_1_n_0\
    );
\mem_reg[12][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(23),
      Q => \mem_reg[12]_7\(23),
      R => \mem[12][23]_i_1_n_0\
    );
\mem_reg[12][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(24),
      Q => \mem_reg[12]_7\(24),
      R => \mem[12][31]_i_1_n_0\
    );
\mem_reg[12][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(25),
      Q => \mem_reg[12]_7\(25),
      R => \mem[12][31]_i_1_n_0\
    );
\mem_reg[12][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(26),
      Q => \mem_reg[12]_7\(26),
      R => \mem[12][31]_i_1_n_0\
    );
\mem_reg[12][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(27),
      Q => \mem_reg[12]_7\(27),
      R => \mem[12][31]_i_1_n_0\
    );
\mem_reg[12][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(28),
      Q => \mem_reg[12]_7\(28),
      R => \mem[12][31]_i_1_n_0\
    );
\mem_reg[12][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(29),
      Q => \mem_reg[12]_7\(29),
      R => \mem[12][31]_i_1_n_0\
    );
\mem_reg[12][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(2),
      Q => \mem_reg[12]_7\(2),
      R => \mem[12][7]_i_1_n_0\
    );
\mem_reg[12][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(30),
      Q => \mem_reg[12]_7\(30),
      R => \mem[12][31]_i_1_n_0\
    );
\mem_reg[12][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(31),
      Q => \mem_reg[12]_7\(31),
      R => \mem[12][31]_i_1_n_0\
    );
\mem_reg[12][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(3),
      Q => \mem_reg[12]_7\(3),
      R => \mem[12][7]_i_1_n_0\
    );
\mem_reg[12][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(4),
      Q => \mem_reg[12]_7\(4),
      R => \mem[12][7]_i_1_n_0\
    );
\mem_reg[12][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(5),
      Q => \mem_reg[12]_7\(5),
      R => \mem[12][7]_i_1_n_0\
    );
\mem_reg[12][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(6),
      Q => \mem_reg[12]_7\(6),
      R => \mem[12][7]_i_1_n_0\
    );
\mem_reg[12][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(7),
      Q => \mem_reg[12]_7\(7),
      R => \mem[12][7]_i_1_n_0\
    );
\mem_reg[12][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(8),
      Q => \mem_reg[12]_7\(8),
      R => \mem[12][15]_i_1_n_0\
    );
\mem_reg[12][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[12][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(9),
      Q => \mem_reg[12]_7\(9),
      R => \mem[12][15]_i_1_n_0\
    );
\mem_reg[13][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => \mem[13][0]_i_1_n_0\,
      Q => \^operation_done_rd\,
      R => '0'
    );
\mem_reg[13][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(15),
      D => s_axil_ctrl_wdata(10),
      Q => \mem_reg[13]_4\(10),
      R => '0'
    );
\mem_reg[13][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(15),
      D => s_axil_ctrl_wdata(11),
      Q => \mem_reg[13]_4\(11),
      R => '0'
    );
\mem_reg[13][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(15),
      D => s_axil_ctrl_wdata(12),
      Q => \mem_reg[13]_4\(12),
      R => '0'
    );
\mem_reg[13][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(15),
      D => s_axil_ctrl_wdata(13),
      Q => \mem_reg[13]_4\(13),
      R => '0'
    );
\mem_reg[13][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(15),
      D => s_axil_ctrl_wdata(14),
      Q => \mem_reg[13]_4\(14),
      R => '0'
    );
\mem_reg[13][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(15),
      D => s_axil_ctrl_wdata(15),
      Q => \mem_reg[13]_4\(15),
      R => '0'
    );
\mem_reg[13][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(23),
      D => s_axil_ctrl_wdata(16),
      Q => \mem_reg[13]_4\(16),
      R => '0'
    );
\mem_reg[13][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(23),
      D => s_axil_ctrl_wdata(17),
      Q => \mem_reg[13]_4\(17),
      R => '0'
    );
\mem_reg[13][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(23),
      D => s_axil_ctrl_wdata(18),
      Q => \mem_reg[13]_4\(18),
      R => '0'
    );
\mem_reg[13][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(23),
      D => s_axil_ctrl_wdata(19),
      Q => \mem_reg[13]_4\(19),
      R => '0'
    );
\mem_reg[13][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(7),
      D => s_axil_ctrl_wdata(1),
      Q => \mem_reg[13]_4\(1),
      R => '0'
    );
\mem_reg[13][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(23),
      D => s_axil_ctrl_wdata(20),
      Q => \mem_reg[13]_4\(20),
      R => '0'
    );
\mem_reg[13][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(23),
      D => s_axil_ctrl_wdata(21),
      Q => \mem_reg[13]_4\(21),
      R => '0'
    );
\mem_reg[13][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(23),
      D => s_axil_ctrl_wdata(22),
      Q => \mem_reg[13]_4\(22),
      R => '0'
    );
\mem_reg[13][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(23),
      D => s_axil_ctrl_wdata(23),
      Q => \mem_reg[13]_4\(23),
      R => '0'
    );
\mem_reg[13][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(31),
      D => s_axil_ctrl_wdata(24),
      Q => \mem_reg[13]_4\(24),
      R => '0'
    );
\mem_reg[13][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(31),
      D => s_axil_ctrl_wdata(25),
      Q => \mem_reg[13]_4\(25),
      R => '0'
    );
\mem_reg[13][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(31),
      D => s_axil_ctrl_wdata(26),
      Q => \mem_reg[13]_4\(26),
      R => '0'
    );
\mem_reg[13][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(31),
      D => s_axil_ctrl_wdata(27),
      Q => \mem_reg[13]_4\(27),
      R => '0'
    );
\mem_reg[13][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(31),
      D => s_axil_ctrl_wdata(28),
      Q => \mem_reg[13]_4\(28),
      R => '0'
    );
\mem_reg[13][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(31),
      D => s_axil_ctrl_wdata(29),
      Q => \mem_reg[13]_4\(29),
      R => '0'
    );
\mem_reg[13][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(7),
      D => s_axil_ctrl_wdata(2),
      Q => \mem_reg[13]_4\(2),
      R => '0'
    );
\mem_reg[13][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(31),
      D => s_axil_ctrl_wdata(30),
      Q => \mem_reg[13]_4\(30),
      R => '0'
    );
\mem_reg[13][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(31),
      D => s_axil_ctrl_wdata(31),
      Q => \mem_reg[13]_4\(31),
      R => '0'
    );
\mem_reg[13][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(7),
      D => s_axil_ctrl_wdata(3),
      Q => \mem_reg[13]_4\(3),
      R => '0'
    );
\mem_reg[13][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(7),
      D => s_axil_ctrl_wdata(4),
      Q => \mem_reg[13]_4\(4),
      R => '0'
    );
\mem_reg[13][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(7),
      D => s_axil_ctrl_wdata(5),
      Q => \mem_reg[13]_4\(5),
      R => '0'
    );
\mem_reg[13][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(7),
      D => s_axil_ctrl_wdata(6),
      Q => \mem_reg[13]_4\(6),
      R => '0'
    );
\mem_reg[13][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(7),
      D => s_axil_ctrl_wdata(7),
      Q => \mem_reg[13]_4\(7),
      R => '0'
    );
\mem_reg[13][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(15),
      D => s_axil_ctrl_wdata(8),
      Q => \mem_reg[13]_4\(8),
      R => '0'
    );
\mem_reg[13][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_5_out(15),
      D => s_axil_ctrl_wdata(9),
      Q => \mem_reg[13]_4\(9),
      R => '0'
    );
\mem_reg[14][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][7]_i_1_n_0\,
      D => s_axil_ctrl_wdata(0),
      Q => \mem_reg[14]_6\(0),
      R => '0'
    );
\mem_reg[14][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(10),
      Q => \mem_reg[14]_6\(10),
      R => '0'
    );
\mem_reg[14][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(11),
      Q => \mem_reg[14]_6\(11),
      R => '0'
    );
\mem_reg[14][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(12),
      Q => \mem_reg[14]_6\(12),
      R => '0'
    );
\mem_reg[14][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(13),
      Q => \mem_reg[14]_6\(13),
      R => '0'
    );
\mem_reg[14][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(14),
      Q => \mem_reg[14]_6\(14),
      R => '0'
    );
\mem_reg[14][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(15),
      Q => \mem_reg[14]_6\(15),
      R => '0'
    );
\mem_reg[14][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(16),
      Q => \mem_reg[14]_6\(16),
      R => '0'
    );
\mem_reg[14][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(17),
      Q => \mem_reg[14]_6\(17),
      R => '0'
    );
\mem_reg[14][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(18),
      Q => \mem_reg[14]_6\(18),
      R => '0'
    );
\mem_reg[14][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(19),
      Q => \mem_reg[14]_6\(19),
      R => '0'
    );
\mem_reg[14][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][7]_i_1_n_0\,
      D => s_axil_ctrl_wdata(1),
      Q => \mem_reg[14]_6\(1),
      R => '0'
    );
\mem_reg[14][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(20),
      Q => \mem_reg[14]_6\(20),
      R => '0'
    );
\mem_reg[14][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(21),
      Q => \mem_reg[14]_6\(21),
      R => '0'
    );
\mem_reg[14][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(22),
      Q => \mem_reg[14]_6\(22),
      R => '0'
    );
\mem_reg[14][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(23),
      Q => \mem_reg[14]_6\(23),
      R => '0'
    );
\mem_reg[14][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][31]_i_1_n_0\,
      D => s_axil_ctrl_wdata(24),
      Q => \mem_reg[14]_6\(24),
      R => '0'
    );
\mem_reg[14][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][31]_i_1_n_0\,
      D => s_axil_ctrl_wdata(25),
      Q => \mem_reg[14]_6\(25),
      R => '0'
    );
\mem_reg[14][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][31]_i_1_n_0\,
      D => s_axil_ctrl_wdata(26),
      Q => \mem_reg[14]_6\(26),
      R => '0'
    );
\mem_reg[14][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][31]_i_1_n_0\,
      D => s_axil_ctrl_wdata(27),
      Q => \mem_reg[14]_6\(27),
      R => '0'
    );
\mem_reg[14][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][31]_i_1_n_0\,
      D => s_axil_ctrl_wdata(28),
      Q => \mem_reg[14]_6\(28),
      R => '0'
    );
\mem_reg[14][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][31]_i_1_n_0\,
      D => s_axil_ctrl_wdata(29),
      Q => \mem_reg[14]_6\(29),
      R => '0'
    );
\mem_reg[14][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][7]_i_1_n_0\,
      D => s_axil_ctrl_wdata(2),
      Q => \mem_reg[14]_6\(2),
      R => '0'
    );
\mem_reg[14][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][31]_i_1_n_0\,
      D => s_axil_ctrl_wdata(30),
      Q => \mem_reg[14]_6\(30),
      R => '0'
    );
\mem_reg[14][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][31]_i_1_n_0\,
      D => s_axil_ctrl_wdata(31),
      Q => \mem_reg[14]_6\(31),
      R => '0'
    );
\mem_reg[14][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][7]_i_1_n_0\,
      D => s_axil_ctrl_wdata(3),
      Q => \mem_reg[14]_6\(3),
      R => '0'
    );
\mem_reg[14][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][7]_i_1_n_0\,
      D => s_axil_ctrl_wdata(4),
      Q => \mem_reg[14]_6\(4),
      R => '0'
    );
\mem_reg[14][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][7]_i_1_n_0\,
      D => s_axil_ctrl_wdata(5),
      Q => \mem_reg[14]_6\(5),
      R => '0'
    );
\mem_reg[14][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][7]_i_1_n_0\,
      D => s_axil_ctrl_wdata(6),
      Q => \mem_reg[14]_6\(6),
      R => '0'
    );
\mem_reg[14][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][7]_i_1_n_0\,
      D => s_axil_ctrl_wdata(7),
      Q => \mem_reg[14]_6\(7),
      R => '0'
    );
\mem_reg[14][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(8),
      Q => \mem_reg[14]_6\(8),
      R => '0'
    );
\mem_reg[14][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[14][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(9),
      Q => \mem_reg[14]_6\(9),
      R => '0'
    );
\mem_reg[15][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(7),
      D => s_axil_ctrl_wdata(0),
      Q => \mem_reg[15]_5\(0),
      R => '0'
    );
\mem_reg[15][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(15),
      D => s_axil_ctrl_wdata(10),
      Q => \mem_reg[15]_5\(10),
      R => '0'
    );
\mem_reg[15][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(15),
      D => s_axil_ctrl_wdata(11),
      Q => \mem_reg[15]_5\(11),
      R => '0'
    );
\mem_reg[15][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(15),
      D => s_axil_ctrl_wdata(12),
      Q => \mem_reg[15]_5\(12),
      R => '0'
    );
\mem_reg[15][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(15),
      D => s_axil_ctrl_wdata(13),
      Q => \mem_reg[15]_5\(13),
      R => '0'
    );
\mem_reg[15][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(15),
      D => s_axil_ctrl_wdata(14),
      Q => \mem_reg[15]_5\(14),
      R => '0'
    );
\mem_reg[15][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(15),
      D => s_axil_ctrl_wdata(15),
      Q => \mem_reg[15]_5\(15),
      R => '0'
    );
\mem_reg[15][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(23),
      D => s_axil_ctrl_wdata(16),
      Q => \mem_reg[15]_5\(16),
      R => '0'
    );
\mem_reg[15][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(23),
      D => s_axil_ctrl_wdata(17),
      Q => \mem_reg[15]_5\(17),
      R => '0'
    );
\mem_reg[15][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(23),
      D => s_axil_ctrl_wdata(18),
      Q => \mem_reg[15]_5\(18),
      R => '0'
    );
\mem_reg[15][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(23),
      D => s_axil_ctrl_wdata(19),
      Q => \mem_reg[15]_5\(19),
      R => '0'
    );
\mem_reg[15][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(7),
      D => s_axil_ctrl_wdata(1),
      Q => \mem_reg[15]_5\(1),
      R => '0'
    );
\mem_reg[15][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(23),
      D => s_axil_ctrl_wdata(20),
      Q => \mem_reg[15]_5\(20),
      R => '0'
    );
\mem_reg[15][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(23),
      D => s_axil_ctrl_wdata(21),
      Q => \mem_reg[15]_5\(21),
      R => '0'
    );
\mem_reg[15][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(23),
      D => s_axil_ctrl_wdata(22),
      Q => \mem_reg[15]_5\(22),
      R => '0'
    );
\mem_reg[15][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(23),
      D => s_axil_ctrl_wdata(23),
      Q => \mem_reg[15]_5\(23),
      R => '0'
    );
\mem_reg[15][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(31),
      D => s_axil_ctrl_wdata(24),
      Q => \mem_reg[15]_5\(24),
      R => '0'
    );
\mem_reg[15][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(31),
      D => s_axil_ctrl_wdata(25),
      Q => \mem_reg[15]_5\(25),
      R => '0'
    );
\mem_reg[15][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(31),
      D => s_axil_ctrl_wdata(26),
      Q => \mem_reg[15]_5\(26),
      R => '0'
    );
\mem_reg[15][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(31),
      D => s_axil_ctrl_wdata(27),
      Q => \mem_reg[15]_5\(27),
      R => '0'
    );
\mem_reg[15][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(31),
      D => s_axil_ctrl_wdata(28),
      Q => \mem_reg[15]_5\(28),
      R => '0'
    );
\mem_reg[15][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(31),
      D => s_axil_ctrl_wdata(29),
      Q => \mem_reg[15]_5\(29),
      R => '0'
    );
\mem_reg[15][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(7),
      D => s_axil_ctrl_wdata(2),
      Q => \mem_reg[15]_5\(2),
      R => '0'
    );
\mem_reg[15][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(31),
      D => s_axil_ctrl_wdata(30),
      Q => \mem_reg[15]_5\(30),
      R => '0'
    );
\mem_reg[15][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(31),
      D => s_axil_ctrl_wdata(31),
      Q => \mem_reg[15]_5\(31),
      R => '0'
    );
\mem_reg[15][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(7),
      D => s_axil_ctrl_wdata(3),
      Q => \mem_reg[15]_5\(3),
      R => '0'
    );
\mem_reg[15][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(7),
      D => s_axil_ctrl_wdata(4),
      Q => \mem_reg[15]_5\(4),
      R => '0'
    );
\mem_reg[15][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(7),
      D => s_axil_ctrl_wdata(5),
      Q => \mem_reg[15]_5\(5),
      R => '0'
    );
\mem_reg[15][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(7),
      D => s_axil_ctrl_wdata(6),
      Q => \mem_reg[15]_5\(6),
      R => '0'
    );
\mem_reg[15][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(7),
      D => s_axil_ctrl_wdata(7),
      Q => \mem_reg[15]_5\(7),
      R => '0'
    );
\mem_reg[15][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(15),
      D => s_axil_ctrl_wdata(8),
      Q => \mem_reg[15]_5\(8),
      R => '0'
    );
\mem_reg[15][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => p_4_out(15),
      D => s_axil_ctrl_wdata(9),
      Q => \mem_reg[15]_5\(9),
      R => '0'
    );
\mem_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(0),
      Q => \mem_reg_n_0_[1][0]\,
      R => \mem[1][7]_i_1_n_0\
    );
\mem_reg[1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(10),
      Q => \mem_reg_n_0_[1][10]\,
      R => \mem[1][15]_i_1_n_0\
    );
\mem_reg[1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(11),
      Q => \mem_reg_n_0_[1][11]\,
      R => \mem[1][15]_i_1_n_0\
    );
\mem_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(12),
      Q => \mem_reg_n_0_[1][12]\,
      R => \mem[1][15]_i_1_n_0\
    );
\mem_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(13),
      Q => \mem_reg_n_0_[1][13]\,
      R => \mem[1][15]_i_1_n_0\
    );
\mem_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(14),
      Q => \mem_reg_n_0_[1][14]\,
      R => \mem[1][15]_i_1_n_0\
    );
\mem_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(15),
      Q => \mem_reg_n_0_[1][15]\,
      R => \mem[1][15]_i_1_n_0\
    );
\mem_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(16),
      Q => \mem_reg_n_0_[1][16]\,
      R => \mem[1][23]_i_1_n_0\
    );
\mem_reg[1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(17),
      Q => \mem_reg_n_0_[1][17]\,
      R => \mem[1][23]_i_1_n_0\
    );
\mem_reg[1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(18),
      Q => \mem_reg_n_0_[1][18]\,
      R => \mem[1][23]_i_1_n_0\
    );
\mem_reg[1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(19),
      Q => \mem_reg_n_0_[1][19]\,
      R => \mem[1][23]_i_1_n_0\
    );
\mem_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(1),
      Q => \mem_reg_n_0_[1][1]\,
      R => \mem[1][7]_i_1_n_0\
    );
\mem_reg[1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(20),
      Q => \mem_reg_n_0_[1][20]\,
      R => \mem[1][23]_i_1_n_0\
    );
\mem_reg[1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(21),
      Q => \mem_reg_n_0_[1][21]\,
      R => \mem[1][23]_i_1_n_0\
    );
\mem_reg[1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(22),
      Q => \mem_reg_n_0_[1][22]\,
      R => \mem[1][23]_i_1_n_0\
    );
\mem_reg[1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(23),
      Q => \mem_reg_n_0_[1][23]\,
      R => \mem[1][23]_i_1_n_0\
    );
\mem_reg[1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(24),
      Q => \mem_reg_n_0_[1][24]\,
      R => \mem[1][31]_i_1_n_0\
    );
\mem_reg[1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(25),
      Q => \mem_reg_n_0_[1][25]\,
      R => \mem[1][31]_i_1_n_0\
    );
\mem_reg[1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(26),
      Q => \mem_reg_n_0_[1][26]\,
      R => \mem[1][31]_i_1_n_0\
    );
\mem_reg[1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(27),
      Q => \mem_reg_n_0_[1][27]\,
      R => \mem[1][31]_i_1_n_0\
    );
\mem_reg[1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(28),
      Q => \mem_reg_n_0_[1][28]\,
      R => \mem[1][31]_i_1_n_0\
    );
\mem_reg[1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(29),
      Q => \mem_reg_n_0_[1][29]\,
      R => \mem[1][31]_i_1_n_0\
    );
\mem_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(2),
      Q => \mem_reg_n_0_[1][2]\,
      R => \mem[1][7]_i_1_n_0\
    );
\mem_reg[1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(30),
      Q => \mem_reg_n_0_[1][30]\,
      R => \mem[1][31]_i_1_n_0\
    );
\mem_reg[1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(31),
      Q => \mem_reg_n_0_[1][31]\,
      R => \mem[1][31]_i_1_n_0\
    );
\mem_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(3),
      Q => \mem_reg_n_0_[1][3]\,
      R => \mem[1][7]_i_1_n_0\
    );
\mem_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(4),
      Q => \mem_reg_n_0_[1][4]\,
      R => \mem[1][7]_i_1_n_0\
    );
\mem_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(5),
      Q => \mem_reg_n_0_[1][5]\,
      R => \mem[1][7]_i_1_n_0\
    );
\mem_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(6),
      Q => \mem_reg_n_0_[1][6]\,
      R => \mem[1][7]_i_1_n_0\
    );
\mem_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(7),
      Q => \mem_reg_n_0_[1][7]\,
      R => \mem[1][7]_i_1_n_0\
    );
\mem_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(8),
      Q => \mem_reg_n_0_[1][8]\,
      R => \mem[1][15]_i_1_n_0\
    );
\mem_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[1][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(9),
      Q => \mem_reg_n_0_[1][9]\,
      R => \mem[1][15]_i_1_n_0\
    );
\mem_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(0),
      Q => \mem_reg_n_0_[2][0]\,
      R => \mem[2][7]_i_1_n_0\
    );
\mem_reg[2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(10),
      Q => \mem_reg_n_0_[2][10]\,
      R => \mem[2][15]_i_1_n_0\
    );
\mem_reg[2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(11),
      Q => \mem_reg_n_0_[2][11]\,
      R => \mem[2][15]_i_1_n_0\
    );
\mem_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(12),
      Q => \mem_reg_n_0_[2][12]\,
      R => \mem[2][15]_i_1_n_0\
    );
\mem_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(13),
      Q => \mem_reg_n_0_[2][13]\,
      R => \mem[2][15]_i_1_n_0\
    );
\mem_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(14),
      Q => \mem_reg_n_0_[2][14]\,
      R => \mem[2][15]_i_1_n_0\
    );
\mem_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(15),
      Q => \mem_reg_n_0_[2][15]\,
      R => \mem[2][15]_i_1_n_0\
    );
\mem_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(16),
      Q => \mem_reg_n_0_[2][16]\,
      R => \mem[2][23]_i_1_n_0\
    );
\mem_reg[2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(17),
      Q => \mem_reg_n_0_[2][17]\,
      R => \mem[2][23]_i_1_n_0\
    );
\mem_reg[2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(18),
      Q => \mem_reg_n_0_[2][18]\,
      R => \mem[2][23]_i_1_n_0\
    );
\mem_reg[2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(19),
      Q => \mem_reg_n_0_[2][19]\,
      R => \mem[2][23]_i_1_n_0\
    );
\mem_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(1),
      Q => \mem_reg_n_0_[2][1]\,
      R => \mem[2][7]_i_1_n_0\
    );
\mem_reg[2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(20),
      Q => \mem_reg_n_0_[2][20]\,
      R => \mem[2][23]_i_1_n_0\
    );
\mem_reg[2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(21),
      Q => \mem_reg_n_0_[2][21]\,
      R => \mem[2][23]_i_1_n_0\
    );
\mem_reg[2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(22),
      Q => \mem_reg_n_0_[2][22]\,
      R => \mem[2][23]_i_1_n_0\
    );
\mem_reg[2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(23),
      Q => \mem_reg_n_0_[2][23]\,
      R => \mem[2][23]_i_1_n_0\
    );
\mem_reg[2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(24),
      Q => \mem_reg_n_0_[2][24]\,
      R => \mem[2][31]_i_1_n_0\
    );
\mem_reg[2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(25),
      Q => \mem_reg_n_0_[2][25]\,
      R => \mem[2][31]_i_1_n_0\
    );
\mem_reg[2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(26),
      Q => \mem_reg_n_0_[2][26]\,
      R => \mem[2][31]_i_1_n_0\
    );
\mem_reg[2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(27),
      Q => \mem_reg_n_0_[2][27]\,
      R => \mem[2][31]_i_1_n_0\
    );
\mem_reg[2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(28),
      Q => \mem_reg_n_0_[2][28]\,
      R => \mem[2][31]_i_1_n_0\
    );
\mem_reg[2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(29),
      Q => \mem_reg_n_0_[2][29]\,
      R => \mem[2][31]_i_1_n_0\
    );
\mem_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(2),
      Q => \mem_reg_n_0_[2][2]\,
      R => \mem[2][7]_i_1_n_0\
    );
\mem_reg[2][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(30),
      Q => \mem_reg_n_0_[2][30]\,
      R => \mem[2][31]_i_1_n_0\
    );
\mem_reg[2][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(31),
      Q => \mem_reg_n_0_[2][31]\,
      R => \mem[2][31]_i_1_n_0\
    );
\mem_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(3),
      Q => \mem_reg_n_0_[2][3]\,
      R => \mem[2][7]_i_1_n_0\
    );
\mem_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(4),
      Q => \mem_reg_n_0_[2][4]\,
      R => \mem[2][7]_i_1_n_0\
    );
\mem_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(5),
      Q => \mem_reg_n_0_[2][5]\,
      R => \mem[2][7]_i_1_n_0\
    );
\mem_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(6),
      Q => \mem_reg_n_0_[2][6]\,
      R => \mem[2][7]_i_1_n_0\
    );
\mem_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(7),
      Q => \mem_reg_n_0_[2][7]\,
      R => \mem[2][7]_i_1_n_0\
    );
\mem_reg[2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(8),
      Q => \mem_reg_n_0_[2][8]\,
      R => \mem[2][15]_i_1_n_0\
    );
\mem_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[2][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(9),
      Q => \mem_reg_n_0_[2][9]\,
      R => \mem[2][15]_i_1_n_0\
    );
\mem_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(0),
      Q => rslt_size_rd(0),
      R => \mem[3][7]_i_1_n_0\
    );
\mem_reg[3][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(10),
      Q => rslt_size_rd(10),
      R => \mem[3][15]_i_1_n_0\
    );
\mem_reg[3][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(11),
      Q => rslt_size_rd(11),
      R => \mem[3][15]_i_1_n_0\
    );
\mem_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(12),
      Q => rslt_size_rd(12),
      R => \mem[3][15]_i_1_n_0\
    );
\mem_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(13),
      Q => rslt_size_rd(13),
      R => \mem[3][15]_i_1_n_0\
    );
\mem_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(14),
      Q => rslt_size_rd(14),
      R => \mem[3][15]_i_1_n_0\
    );
\mem_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(15),
      Q => rslt_size_rd(15),
      R => \mem[3][15]_i_1_n_0\
    );
\mem_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(16),
      Q => rslt_size_rd(16),
      R => \mem[3][23]_i_1_n_0\
    );
\mem_reg[3][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(17),
      Q => rslt_size_rd(17),
      R => \mem[3][23]_i_1_n_0\
    );
\mem_reg[3][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(18),
      Q => rslt_size_rd(18),
      R => \mem[3][23]_i_1_n_0\
    );
\mem_reg[3][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(19),
      Q => rslt_size_rd(19),
      R => \mem[3][23]_i_1_n_0\
    );
\mem_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(1),
      Q => rslt_size_rd(1),
      R => \mem[3][7]_i_1_n_0\
    );
\mem_reg[3][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(20),
      Q => rslt_size_rd(20),
      R => \mem[3][23]_i_1_n_0\
    );
\mem_reg[3][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(21),
      Q => rslt_size_rd(21),
      R => \mem[3][23]_i_1_n_0\
    );
\mem_reg[3][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(22),
      Q => rslt_size_rd(22),
      R => \mem[3][23]_i_1_n_0\
    );
\mem_reg[3][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(23),
      Q => rslt_size_rd(23),
      R => \mem[3][23]_i_1_n_0\
    );
\mem_reg[3][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(24),
      Q => rslt_size_rd(24),
      R => \mem[3][31]_i_1_n_0\
    );
\mem_reg[3][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(25),
      Q => rslt_size_rd(25),
      R => \mem[3][31]_i_1_n_0\
    );
\mem_reg[3][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(26),
      Q => rslt_size_rd(26),
      R => \mem[3][31]_i_1_n_0\
    );
\mem_reg[3][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(27),
      Q => rslt_size_rd(27),
      R => \mem[3][31]_i_1_n_0\
    );
\mem_reg[3][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(28),
      Q => rslt_size_rd(28),
      R => \mem[3][31]_i_1_n_0\
    );
\mem_reg[3][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(29),
      Q => rslt_size_rd(29),
      R => \mem[3][31]_i_1_n_0\
    );
\mem_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(2),
      Q => rslt_size_rd(2),
      R => \mem[3][7]_i_1_n_0\
    );
\mem_reg[3][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(30),
      Q => rslt_size_rd(30),
      R => \mem[3][31]_i_1_n_0\
    );
\mem_reg[3][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(31),
      Q => rslt_size_rd(31),
      R => \mem[3][31]_i_1_n_0\
    );
\mem_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(3),
      Q => rslt_size_rd(3),
      R => \mem[3][7]_i_1_n_0\
    );
\mem_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(4),
      Q => rslt_size_rd(4),
      R => \mem[3][7]_i_1_n_0\
    );
\mem_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(5),
      Q => rslt_size_rd(5),
      R => \mem[3][7]_i_1_n_0\
    );
\mem_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(6),
      Q => rslt_size_rd(6),
      R => \mem[3][7]_i_1_n_0\
    );
\mem_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(7),
      Q => rslt_size_rd(7),
      R => \mem[3][7]_i_1_n_0\
    );
\mem_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(8),
      Q => rslt_size_rd(8),
      R => \mem[3][15]_i_1_n_0\
    );
\mem_reg[3][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[3][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(9),
      Q => rslt_size_rd(9),
      R => \mem[3][15]_i_1_n_0\
    );
\mem_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(0),
      Q => \mem_reg_n_0_[4][0]\,
      R => \mem[4][7]_i_1_n_0\
    );
\mem_reg[4][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(10),
      Q => \mem_reg_n_0_[4][10]\,
      R => \mem[4][15]_i_1_n_0\
    );
\mem_reg[4][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(11),
      Q => \mem_reg_n_0_[4][11]\,
      R => \mem[4][15]_i_1_n_0\
    );
\mem_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(12),
      Q => \mem_reg_n_0_[4][12]\,
      R => \mem[4][15]_i_1_n_0\
    );
\mem_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(13),
      Q => \mem_reg_n_0_[4][13]\,
      R => \mem[4][15]_i_1_n_0\
    );
\mem_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(14),
      Q => \mem_reg_n_0_[4][14]\,
      R => \mem[4][15]_i_1_n_0\
    );
\mem_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(15),
      Q => \mem_reg_n_0_[4][15]\,
      R => \mem[4][15]_i_1_n_0\
    );
\mem_reg[4][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(16),
      Q => \mem_reg_n_0_[4][16]\,
      R => \mem[4][23]_i_1_n_0\
    );
\mem_reg[4][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(17),
      Q => \mem_reg_n_0_[4][17]\,
      R => \mem[4][23]_i_1_n_0\
    );
\mem_reg[4][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(18),
      Q => \mem_reg_n_0_[4][18]\,
      R => \mem[4][23]_i_1_n_0\
    );
\mem_reg[4][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(19),
      Q => \mem_reg_n_0_[4][19]\,
      R => \mem[4][23]_i_1_n_0\
    );
\mem_reg[4][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(1),
      Q => \mem_reg_n_0_[4][1]\,
      R => \mem[4][7]_i_1_n_0\
    );
\mem_reg[4][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(20),
      Q => \mem_reg_n_0_[4][20]\,
      R => \mem[4][23]_i_1_n_0\
    );
\mem_reg[4][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(21),
      Q => \mem_reg_n_0_[4][21]\,
      R => \mem[4][23]_i_1_n_0\
    );
\mem_reg[4][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(22),
      Q => \mem_reg_n_0_[4][22]\,
      R => \mem[4][23]_i_1_n_0\
    );
\mem_reg[4][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(23),
      Q => \mem_reg_n_0_[4][23]\,
      R => \mem[4][23]_i_1_n_0\
    );
\mem_reg[4][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(24),
      Q => \mem_reg_n_0_[4][24]\,
      R => \mem[4][31]_i_1_n_0\
    );
\mem_reg[4][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(25),
      Q => \mem_reg_n_0_[4][25]\,
      R => \mem[4][31]_i_1_n_0\
    );
\mem_reg[4][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(26),
      Q => \mem_reg_n_0_[4][26]\,
      R => \mem[4][31]_i_1_n_0\
    );
\mem_reg[4][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(27),
      Q => \mem_reg_n_0_[4][27]\,
      R => \mem[4][31]_i_1_n_0\
    );
\mem_reg[4][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(28),
      Q => \mem_reg_n_0_[4][28]\,
      R => \mem[4][31]_i_1_n_0\
    );
\mem_reg[4][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(29),
      Q => \mem_reg_n_0_[4][29]\,
      R => \mem[4][31]_i_1_n_0\
    );
\mem_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(2),
      Q => \mem_reg_n_0_[4][2]\,
      R => \mem[4][7]_i_1_n_0\
    );
\mem_reg[4][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(30),
      Q => \mem_reg_n_0_[4][30]\,
      R => \mem[4][31]_i_1_n_0\
    );
\mem_reg[4][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(31),
      Q => \mem_reg_n_0_[4][31]\,
      R => \mem[4][31]_i_1_n_0\
    );
\mem_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(3),
      Q => \mem_reg_n_0_[4][3]\,
      R => \mem[4][7]_i_1_n_0\
    );
\mem_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(4),
      Q => \mem_reg_n_0_[4][4]\,
      R => \mem[4][7]_i_1_n_0\
    );
\mem_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(5),
      Q => \mem_reg_n_0_[4][5]\,
      R => \mem[4][7]_i_1_n_0\
    );
\mem_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(6),
      Q => \mem_reg_n_0_[4][6]\,
      R => \mem[4][7]_i_1_n_0\
    );
\mem_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(7),
      Q => \mem_reg_n_0_[4][7]\,
      R => \mem[4][7]_i_1_n_0\
    );
\mem_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(8),
      Q => \mem_reg_n_0_[4][8]\,
      R => \mem[4][15]_i_1_n_0\
    );
\mem_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[4][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(9),
      Q => \mem_reg_n_0_[4][9]\,
      R => \mem[4][15]_i_1_n_0\
    );
\mem_reg[5][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(0),
      Q => btch_size_rd(0),
      R => \mem[5][7]_i_1_n_0\
    );
\mem_reg[5][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(10),
      Q => \mem_reg_n_0_[5][10]\,
      R => '0'
    );
\mem_reg[5][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(11),
      Q => \mem_reg_n_0_[5][11]\,
      R => '0'
    );
\mem_reg[5][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(12),
      Q => \mem_reg_n_0_[5][12]\,
      R => '0'
    );
\mem_reg[5][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(13),
      Q => \mem_reg_n_0_[5][13]\,
      R => '0'
    );
\mem_reg[5][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(14),
      Q => \mem_reg_n_0_[5][14]\,
      R => '0'
    );
\mem_reg[5][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(15),
      Q => \mem_reg_n_0_[5][15]\,
      R => '0'
    );
\mem_reg[5][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => \mem[5][16]_i_1_n_0\,
      Q => grid_loaded_rd,
      R => '0'
    );
\mem_reg[5][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(17),
      Q => \mem_reg_n_0_[5][17]\,
      R => '0'
    );
\mem_reg[5][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(18),
      Q => \mem_reg_n_0_[5][18]\,
      R => '0'
    );
\mem_reg[5][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(19),
      Q => \mem_reg_n_0_[5][19]\,
      R => '0'
    );
\mem_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(1),
      Q => btch_size_rd(1),
      R => \mem[5][7]_i_1_n_0\
    );
\mem_reg[5][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(20),
      Q => \mem_reg_n_0_[5][20]\,
      R => '0'
    );
\mem_reg[5][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(21),
      Q => \mem_reg_n_0_[5][21]\,
      R => '0'
    );
\mem_reg[5][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(22),
      Q => \mem_reg_n_0_[5][22]\,
      R => '0'
    );
\mem_reg[5][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(23),
      Q => \mem_reg_n_0_[5][23]\,
      R => '0'
    );
\mem_reg[5][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => \mem[5][24]_i_1_n_0\,
      Q => scle_loaded_rd,
      R => '0'
    );
\mem_reg[5][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][31]_i_1_n_0\,
      D => s_axil_ctrl_wdata(25),
      Q => \mem_reg_n_0_[5][25]\,
      R => '0'
    );
\mem_reg[5][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][31]_i_1_n_0\,
      D => s_axil_ctrl_wdata(26),
      Q => \mem_reg_n_0_[5][26]\,
      R => '0'
    );
\mem_reg[5][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][31]_i_1_n_0\,
      D => s_axil_ctrl_wdata(27),
      Q => \mem_reg_n_0_[5][27]\,
      R => '0'
    );
\mem_reg[5][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][31]_i_1_n_0\,
      D => s_axil_ctrl_wdata(28),
      Q => \mem_reg_n_0_[5][28]\,
      R => '0'
    );
\mem_reg[5][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][31]_i_1_n_0\,
      D => s_axil_ctrl_wdata(29),
      Q => \mem_reg_n_0_[5][29]\,
      R => '0'
    );
\mem_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(2),
      Q => btch_size_rd(2),
      R => \mem[5][7]_i_1_n_0\
    );
\mem_reg[5][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][31]_i_1_n_0\,
      D => s_axil_ctrl_wdata(30),
      Q => \mem_reg_n_0_[5][30]\,
      R => '0'
    );
\mem_reg[5][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][31]_i_1_n_0\,
      D => s_axil_ctrl_wdata(31),
      Q => \mem_reg_n_0_[5][31]\,
      R => '0'
    );
\mem_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(3),
      Q => btch_size_rd(3),
      R => \mem[5][7]_i_1_n_0\
    );
\mem_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(4),
      Q => btch_size_rd(4),
      R => \mem[5][7]_i_1_n_0\
    );
\mem_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(5),
      Q => btch_size_rd(5),
      R => \mem[5][7]_i_1_n_0\
    );
\mem_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(6),
      Q => btch_size_rd(6),
      R => \mem[5][7]_i_1_n_0\
    );
\mem_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(7),
      Q => btch_size_rd(7),
      R => \mem[5][7]_i_1_n_0\
    );
\mem_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => \mem[5][8]_i_1_n_0\,
      Q => data_loaded_rd,
      R => '0'
    );
\mem_reg[5][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[5][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(9),
      Q => \mem_reg_n_0_[5][9]\,
      R => '0'
    );
\mem_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => \mem[6][0]_i_1_n_0\,
      Q => wght_loaded_rd,
      R => '0'
    );
\mem_reg[6][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(10),
      Q => \mem_reg_n_0_[6][10]\,
      R => '0'
    );
\mem_reg[6][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(11),
      Q => \mem_reg_n_0_[6][11]\,
      R => '0'
    );
\mem_reg[6][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(12),
      Q => \mem_reg_n_0_[6][12]\,
      R => '0'
    );
\mem_reg[6][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(13),
      Q => \mem_reg_n_0_[6][13]\,
      R => '0'
    );
\mem_reg[6][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(14),
      Q => \mem_reg_n_0_[6][14]\,
      R => '0'
    );
\mem_reg[6][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(15),
      Q => \mem_reg_n_0_[6][15]\,
      R => '0'
    );
\mem_reg[6][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(16),
      Q => interrupt_soft,
      R => '0'
    );
\mem_reg[6][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(17),
      Q => interrupt_abort,
      R => '0'
    );
\mem_reg[6][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(18),
      Q => interrupt_error,
      R => '0'
    );
\mem_reg[6][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(19),
      Q => \mem_reg_n_0_[6][19]\,
      R => '0'
    );
\mem_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][7]_i_1_n_0\,
      D => s_axil_ctrl_wdata(1),
      Q => \mem_reg_n_0_[6][1]\,
      R => '0'
    );
\mem_reg[6][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(20),
      Q => \mem_reg_n_0_[6][20]\,
      R => '0'
    );
\mem_reg[6][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(21),
      Q => \mem_reg_n_0_[6][21]\,
      R => '0'
    );
\mem_reg[6][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(22),
      Q => \mem_reg_n_0_[6][22]\,
      R => '0'
    );
\mem_reg[6][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][23]_i_1_n_0\,
      D => s_axil_ctrl_wdata(23),
      Q => \mem_reg_n_0_[6][23]\,
      R => '0'
    );
\mem_reg[6][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => \mem[6][24]_i_1_n_0\,
      Q => \mem_reg_n_0_[6][24]\,
      R => '0'
    );
\mem_reg[6][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => \mem[6][25]_i_1_n_0\,
      Q => \mem_reg_n_0_[6][25]\,
      R => '0'
    );
\mem_reg[6][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => \mem[6][26]_i_1_n_0\,
      Q => \mem_reg_n_0_[6][26]\,
      R => '0'
    );
\mem_reg[6][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => \mem[6][27]_i_1_n_0\,
      Q => \mem_reg_n_0_[6][27]\,
      R => '0'
    );
\mem_reg[6][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => \mem[6][28]_i_1_n_0\,
      Q => \mem_reg_n_0_[6][28]\,
      R => '0'
    );
\mem_reg[6][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => \mem_reg[6][29]_0\(0),
      Q => \mem_reg_n_0_[6][29]\,
      R => '0'
    );
\mem_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][7]_i_1_n_0\,
      D => s_axil_ctrl_wdata(2),
      Q => \mem_reg_n_0_[6][2]\,
      R => '0'
    );
\mem_reg[6][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => \mem[6][30]_i_1_n_0\,
      Q => \mem_reg_n_0_[6][30]\,
      R => '0'
    );
\mem_reg[6][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => \mem[6][31]_i_1_n_0\,
      Q => \mem_reg_n_0_[6][31]\,
      R => '0'
    );
\mem_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][7]_i_1_n_0\,
      D => s_axil_ctrl_wdata(3),
      Q => \mem_reg_n_0_[6][3]\,
      R => '0'
    );
\mem_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][7]_i_1_n_0\,
      D => s_axil_ctrl_wdata(4),
      Q => \mem_reg_n_0_[6][4]\,
      R => '0'
    );
\mem_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][7]_i_1_n_0\,
      D => s_axil_ctrl_wdata(5),
      Q => \mem_reg_n_0_[6][5]\,
      R => '0'
    );
\mem_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][7]_i_1_n_0\,
      D => s_axil_ctrl_wdata(6),
      Q => \mem_reg_n_0_[6][6]\,
      R => '0'
    );
\mem_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][7]_i_1_n_0\,
      D => s_axil_ctrl_wdata(7),
      Q => \mem_reg_n_0_[6][7]\,
      R => '0'
    );
\mem_reg[6][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => \mem[6][8]_i_1_n_0\,
      Q => operation_start_rd,
      R => '0'
    );
\mem_reg[6][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[6][15]_i_1_n_0\,
      D => s_axil_ctrl_wdata(9),
      Q => \mem_reg_n_0_[6][9]\,
      R => '0'
    );
\mem_reg[7][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(0),
      Q => \mem_reg[7]_12\(0),
      R => \mem[7][7]_i_1_n_0\
    );
\mem_reg[7][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(10),
      Q => \mem_reg[7]_12\(10),
      R => \mem[7][15]_i_1_n_0\
    );
\mem_reg[7][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(11),
      Q => \mem_reg[7]_12\(11),
      R => \mem[7][15]_i_1_n_0\
    );
\mem_reg[7][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(12),
      Q => \mem_reg[7]_12\(12),
      R => \mem[7][15]_i_1_n_0\
    );
\mem_reg[7][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(13),
      Q => \mem_reg[7]_12\(13),
      R => \mem[7][15]_i_1_n_0\
    );
\mem_reg[7][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(14),
      Q => \mem_reg[7]_12\(14),
      R => \mem[7][15]_i_1_n_0\
    );
\mem_reg[7][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(15),
      Q => \mem_reg[7]_12\(15),
      R => \mem[7][15]_i_1_n_0\
    );
\mem_reg[7][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(16),
      Q => \mem_reg[7]_12\(16),
      R => \mem[7][23]_i_1_n_0\
    );
\mem_reg[7][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(17),
      Q => \mem_reg[7]_12\(17),
      R => \mem[7][23]_i_1_n_0\
    );
\mem_reg[7][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(18),
      Q => \mem_reg[7]_12\(18),
      R => \mem[7][23]_i_1_n_0\
    );
\mem_reg[7][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(19),
      Q => \mem_reg[7]_12\(19),
      R => \mem[7][23]_i_1_n_0\
    );
\mem_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(1),
      Q => \mem_reg[7]_12\(1),
      R => \mem[7][7]_i_1_n_0\
    );
\mem_reg[7][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(20),
      Q => \mem_reg[7]_12\(20),
      R => \mem[7][23]_i_1_n_0\
    );
\mem_reg[7][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(21),
      Q => \mem_reg[7]_12\(21),
      R => \mem[7][23]_i_1_n_0\
    );
\mem_reg[7][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(22),
      Q => \mem_reg[7]_12\(22),
      R => \mem[7][23]_i_1_n_0\
    );
\mem_reg[7][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(23),
      Q => \mem_reg[7]_12\(23),
      R => \mem[7][23]_i_1_n_0\
    );
\mem_reg[7][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(24),
      Q => \mem_reg[7]_12\(24),
      R => \mem[7][31]_i_1_n_0\
    );
\mem_reg[7][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(25),
      Q => \mem_reg[7]_12\(25),
      R => \mem[7][31]_i_1_n_0\
    );
\mem_reg[7][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(26),
      Q => \mem_reg[7]_12\(26),
      R => \mem[7][31]_i_1_n_0\
    );
\mem_reg[7][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(27),
      Q => \mem_reg[7]_12\(27),
      R => \mem[7][31]_i_1_n_0\
    );
\mem_reg[7][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(28),
      Q => \mem_reg[7]_12\(28),
      R => \mem[7][31]_i_1_n_0\
    );
\mem_reg[7][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(29),
      Q => \mem_reg[7]_12\(29),
      R => \mem[7][31]_i_1_n_0\
    );
\mem_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(2),
      Q => \mem_reg[7]_12\(2),
      R => \mem[7][7]_i_1_n_0\
    );
\mem_reg[7][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(30),
      Q => \mem_reg[7]_12\(30),
      R => \mem[7][31]_i_1_n_0\
    );
\mem_reg[7][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(31),
      Q => \mem_reg[7]_12\(31),
      R => \mem[7][31]_i_1_n_0\
    );
\mem_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(3),
      Q => \mem_reg[7]_12\(3),
      R => \mem[7][7]_i_1_n_0\
    );
\mem_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(4),
      Q => \mem_reg[7]_12\(4),
      R => \mem[7][7]_i_1_n_0\
    );
\mem_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(5),
      Q => \mem_reg[7]_12\(5),
      R => \mem[7][7]_i_1_n_0\
    );
\mem_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(6),
      Q => \mem_reg[7]_12\(6),
      R => \mem[7][7]_i_1_n_0\
    );
\mem_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(7),
      Q => \mem_reg[7]_12\(7),
      R => \mem[7][7]_i_1_n_0\
    );
\mem_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(8),
      Q => \mem_reg[7]_12\(8),
      R => \mem[7][15]_i_1_n_0\
    );
\mem_reg[7][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[7][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(9),
      Q => \mem_reg[7]_12\(9),
      R => \mem[7][15]_i_1_n_0\
    );
\mem_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(0),
      Q => \mem_reg[8]_11\(0),
      R => \mem[8][7]_i_1_n_0\
    );
\mem_reg[8][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(10),
      Q => \mem_reg[8]_11\(10),
      R => \mem[8][15]_i_1_n_0\
    );
\mem_reg[8][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(11),
      Q => \mem_reg[8]_11\(11),
      R => \mem[8][15]_i_1_n_0\
    );
\mem_reg[8][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(12),
      Q => \mem_reg[8]_11\(12),
      R => \mem[8][15]_i_1_n_0\
    );
\mem_reg[8][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(13),
      Q => \mem_reg[8]_11\(13),
      R => \mem[8][15]_i_1_n_0\
    );
\mem_reg[8][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(14),
      Q => \mem_reg[8]_11\(14),
      R => \mem[8][15]_i_1_n_0\
    );
\mem_reg[8][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(15),
      Q => \mem_reg[8]_11\(15),
      R => \mem[8][15]_i_1_n_0\
    );
\mem_reg[8][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(16),
      Q => \mem_reg[8]_11\(16),
      R => \mem[8][23]_i_1_n_0\
    );
\mem_reg[8][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(17),
      Q => \mem_reg[8]_11\(17),
      R => \mem[8][23]_i_1_n_0\
    );
\mem_reg[8][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(18),
      Q => \mem_reg[8]_11\(18),
      R => \mem[8][23]_i_1_n_0\
    );
\mem_reg[8][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(19),
      Q => \mem_reg[8]_11\(19),
      R => \mem[8][23]_i_1_n_0\
    );
\mem_reg[8][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(1),
      Q => \mem_reg[8]_11\(1),
      R => \mem[8][7]_i_1_n_0\
    );
\mem_reg[8][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(20),
      Q => \mem_reg[8]_11\(20),
      R => \mem[8][23]_i_1_n_0\
    );
\mem_reg[8][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(21),
      Q => \mem_reg[8]_11\(21),
      R => \mem[8][23]_i_1_n_0\
    );
\mem_reg[8][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(22),
      Q => \mem_reg[8]_11\(22),
      R => \mem[8][23]_i_1_n_0\
    );
\mem_reg[8][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(23),
      Q => \mem_reg[8]_11\(23),
      R => \mem[8][23]_i_1_n_0\
    );
\mem_reg[8][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(24),
      Q => \mem_reg[8]_11\(24),
      R => \mem[8][31]_i_1_n_0\
    );
\mem_reg[8][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(25),
      Q => \mem_reg[8]_11\(25),
      R => \mem[8][31]_i_1_n_0\
    );
\mem_reg[8][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(26),
      Q => \mem_reg[8]_11\(26),
      R => \mem[8][31]_i_1_n_0\
    );
\mem_reg[8][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(27),
      Q => \mem_reg[8]_11\(27),
      R => \mem[8][31]_i_1_n_0\
    );
\mem_reg[8][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(28),
      Q => \mem_reg[8]_11\(28),
      R => \mem[8][31]_i_1_n_0\
    );
\mem_reg[8][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(29),
      Q => \mem_reg[8]_11\(29),
      R => \mem[8][31]_i_1_n_0\
    );
\mem_reg[8][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(2),
      Q => \mem_reg[8]_11\(2),
      R => \mem[8][7]_i_1_n_0\
    );
\mem_reg[8][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(30),
      Q => \mem_reg[8]_11\(30),
      R => \mem[8][31]_i_1_n_0\
    );
\mem_reg[8][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(31),
      Q => \mem_reg[8]_11\(31),
      R => \mem[8][31]_i_1_n_0\
    );
\mem_reg[8][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(3),
      Q => \mem_reg[8]_11\(3),
      R => \mem[8][7]_i_1_n_0\
    );
\mem_reg[8][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(4),
      Q => \mem_reg[8]_11\(4),
      R => \mem[8][7]_i_1_n_0\
    );
\mem_reg[8][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(5),
      Q => \mem_reg[8]_11\(5),
      R => \mem[8][7]_i_1_n_0\
    );
\mem_reg[8][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(6),
      Q => \mem_reg[8]_11\(6),
      R => \mem[8][7]_i_1_n_0\
    );
\mem_reg[8][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(7),
      Q => \mem_reg[8]_11\(7),
      R => \mem[8][7]_i_1_n_0\
    );
\mem_reg[8][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(8),
      Q => \mem_reg[8]_11\(8),
      R => \mem[8][15]_i_1_n_0\
    );
\mem_reg[8][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[8][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(9),
      Q => \mem_reg[8]_11\(9),
      R => \mem[8][15]_i_1_n_0\
    );
\mem_reg[9][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(0),
      Q => \mem_reg[9]_10\(0),
      R => \mem[9][7]_i_1_n_0\
    );
\mem_reg[9][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(10),
      Q => \mem_reg[9]_10\(10),
      R => \mem[9][15]_i_1_n_0\
    );
\mem_reg[9][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(11),
      Q => \mem_reg[9]_10\(11),
      R => \mem[9][15]_i_1_n_0\
    );
\mem_reg[9][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(12),
      Q => \mem_reg[9]_10\(12),
      R => \mem[9][15]_i_1_n_0\
    );
\mem_reg[9][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(13),
      Q => \mem_reg[9]_10\(13),
      R => \mem[9][15]_i_1_n_0\
    );
\mem_reg[9][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(14),
      Q => \mem_reg[9]_10\(14),
      R => \mem[9][15]_i_1_n_0\
    );
\mem_reg[9][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(15),
      Q => \mem_reg[9]_10\(15),
      R => \mem[9][15]_i_1_n_0\
    );
\mem_reg[9][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(16),
      Q => \mem_reg[9]_10\(16),
      R => \mem[9][23]_i_1_n_0\
    );
\mem_reg[9][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(17),
      Q => \mem_reg[9]_10\(17),
      R => \mem[9][23]_i_1_n_0\
    );
\mem_reg[9][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(18),
      Q => \mem_reg[9]_10\(18),
      R => \mem[9][23]_i_1_n_0\
    );
\mem_reg[9][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(19),
      Q => \mem_reg[9]_10\(19),
      R => \mem[9][23]_i_1_n_0\
    );
\mem_reg[9][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(1),
      Q => \mem_reg[9]_10\(1),
      R => \mem[9][7]_i_1_n_0\
    );
\mem_reg[9][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(20),
      Q => \mem_reg[9]_10\(20),
      R => \mem[9][23]_i_1_n_0\
    );
\mem_reg[9][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(21),
      Q => \mem_reg[9]_10\(21),
      R => \mem[9][23]_i_1_n_0\
    );
\mem_reg[9][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(22),
      Q => \mem_reg[9]_10\(22),
      R => \mem[9][23]_i_1_n_0\
    );
\mem_reg[9][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][23]_i_2_n_0\,
      D => s_axil_ctrl_wdata(23),
      Q => \mem_reg[9]_10\(23),
      R => \mem[9][23]_i_1_n_0\
    );
\mem_reg[9][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(24),
      Q => \mem_reg[9]_10\(24),
      R => \mem[9][31]_i_1_n_0\
    );
\mem_reg[9][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(25),
      Q => \mem_reg[9]_10\(25),
      R => \mem[9][31]_i_1_n_0\
    );
\mem_reg[9][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(26),
      Q => \mem_reg[9]_10\(26),
      R => \mem[9][31]_i_1_n_0\
    );
\mem_reg[9][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(27),
      Q => \mem_reg[9]_10\(27),
      R => \mem[9][31]_i_1_n_0\
    );
\mem_reg[9][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(28),
      Q => \mem_reg[9]_10\(28),
      R => \mem[9][31]_i_1_n_0\
    );
\mem_reg[9][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(29),
      Q => \mem_reg[9]_10\(29),
      R => \mem[9][31]_i_1_n_0\
    );
\mem_reg[9][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(2),
      Q => \mem_reg[9]_10\(2),
      R => \mem[9][7]_i_1_n_0\
    );
\mem_reg[9][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(30),
      Q => \mem_reg[9]_10\(30),
      R => \mem[9][31]_i_1_n_0\
    );
\mem_reg[9][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][31]_i_2_n_0\,
      D => s_axil_ctrl_wdata(31),
      Q => \mem_reg[9]_10\(31),
      R => \mem[9][31]_i_1_n_0\
    );
\mem_reg[9][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(3),
      Q => \mem_reg[9]_10\(3),
      R => \mem[9][7]_i_1_n_0\
    );
\mem_reg[9][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(4),
      Q => \mem_reg[9]_10\(4),
      R => \mem[9][7]_i_1_n_0\
    );
\mem_reg[9][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(5),
      Q => \mem_reg[9]_10\(5),
      R => \mem[9][7]_i_1_n_0\
    );
\mem_reg[9][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(6),
      Q => \mem_reg[9]_10\(6),
      R => \mem[9][7]_i_1_n_0\
    );
\mem_reg[9][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][7]_i_2_n_0\,
      D => s_axil_ctrl_wdata(7),
      Q => \mem_reg[9]_10\(7),
      R => \mem[9][7]_i_1_n_0\
    );
\mem_reg[9][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(8),
      Q => \mem_reg[9]_10\(8),
      R => \mem[9][15]_i_1_n_0\
    );
\mem_reg[9][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => \mem[9][15]_i_2_n_0\,
      D => s_axil_ctrl_wdata(9),
      Q => \mem_reg[9]_10\(9),
      R => \mem[9][15]_i_1_n_0\
    );
operation_busy_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \fsm_state[1]_i_6\(19),
      I1 => \fsm_state[1]_i_6\(18),
      I2 => \fsm_state[1]_i_6\(17),
      I3 => \fsm_state[1]_i_6\(16),
      O => operation_busy_i_10_n_0
    );
operation_busy_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \fsm_state[1]_i_6\(27),
      I1 => \fsm_state[1]_i_6\(26),
      I2 => \fsm_state[1]_i_6\(25),
      I3 => \fsm_state[1]_i_6\(24),
      O => operation_busy_i_11_n_0
    );
operation_busy_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \fsm_state[1]_i_6\(3),
      I1 => \fsm_state[1]_i_6\(2),
      I2 => \fsm_state[1]_i_6\(1),
      I3 => \fsm_state[1]_i_6\(0),
      O => operation_busy_i_12_n_0
    );
operation_busy_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \fsm_state[1]_i_6\(11),
      I1 => \fsm_state[1]_i_6\(10),
      I2 => \fsm_state[1]_i_6\(9),
      I3 => \fsm_state[1]_i_6\(8),
      O => operation_busy_i_13_n_0
    );
\operation_busy_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"58"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \^d\(1),
      O => fsm_rst_3
    );
\operation_busy_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fsm_rst,
      I1 => operation_complete_i_2_n_0,
      O => \^fsm_rst_1\
    );
operation_busy_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888AAA"
    )
        port map (
      I0 => locked_i_2_n_0,
      I1 => operation_busy_reg,
      I2 => \^operation_done_rd\,
      I3 => Q(2),
      I4 => operation_busy_i_5_n_0,
      O => operation_busy_i_3_n_0
    );
operation_busy_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => Q(1),
      I1 => int_buf_rslt_m_axis_tlast,
      I2 => \^results_left_reg_reg[20]\,
      I3 => \^results_left_reg_reg[28]\,
      I4 => \^results_left_reg_reg[4]\,
      I5 => \^results_left_reg_reg[12]\,
      O => operation_busy_i_5_n_0
    );
operation_busy_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \fsm_state[1]_i_6\(20),
      I1 => \fsm_state[1]_i_6\(21),
      I2 => \fsm_state[1]_i_6\(22),
      I3 => \fsm_state[1]_i_6\(23),
      I4 => operation_busy_i_10_n_0,
      O => \^results_left_reg_reg[20]\
    );
operation_busy_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \fsm_state[1]_i_6\(28),
      I1 => \fsm_state[1]_i_6\(29),
      I2 => \fsm_state[1]_i_6\(31),
      I3 => \fsm_state[1]_i_6\(30),
      I4 => operation_busy_i_11_n_0,
      O => \^results_left_reg_reg[28]\
    );
operation_busy_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \fsm_state[1]_i_6\(4),
      I1 => \fsm_state[1]_i_6\(5),
      I2 => \fsm_state[1]_i_6\(6),
      I3 => \fsm_state[1]_i_6\(7),
      I4 => operation_busy_i_12_n_0,
      O => \^results_left_reg_reg[4]\
    );
operation_busy_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \fsm_state[1]_i_6\(12),
      I1 => \fsm_state[1]_i_6\(13),
      I2 => \fsm_state[1]_i_6\(14),
      I3 => \fsm_state[1]_i_6\(15),
      I4 => operation_busy_i_13_n_0,
      O => \^results_left_reg_reg[12]\
    );
operation_complete_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => operation_complete_i_2_n_0,
      I1 => operation_busy_i_3_n_0,
      I2 => fsm_rst,
      O => fsm_rst_4
    );
operation_complete_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F6F70000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => operation_start_rd,
      I4 => locked_i_2_n_0,
      I5 => \fsm_state_reg[1]_0\,
      O => operation_complete_i_2_n_0
    );
\operation_error_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC80"
    )
        port map (
      I0 => \^fsm_rst_0\,
      I1 => \^fsm_rst_1\,
      I2 => interrupt_error,
      I3 => \^d\(1),
      O => \mem_reg[6][18]_0\
    );
operation_error_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fsm_rst,
      I1 => operation_busy_i_3_n_0,
      O => \^fsm_rst_0\
    );
operation_start_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \^d\(1),
      O => fsm_rst_2
    );
\pckt_size[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[4][0]\,
      I3 => \^d\(1),
      O => \mem_reg[4][11]_0\(0)
    );
\pckt_size[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[4][10]\,
      I3 => \^d\(1),
      O => \mem_reg[4][11]_0\(10)
    );
\pckt_size[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[4][11]\,
      I3 => \^d\(1),
      O => \mem_reg[4][11]_0\(11)
    );
\pckt_size[12]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[4][12]\,
      I3 => \^d\(1),
      O => \mem_reg[4][12]_0\
    );
\pckt_size[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[4][1]\,
      I3 => \^d\(1),
      O => \mem_reg[4][11]_0\(1)
    );
\pckt_size[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[4][2]\,
      I3 => \^d\(1),
      O => \mem_reg[4][11]_0\(2)
    );
\pckt_size[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[4][3]\,
      I3 => \^d\(1),
      O => \mem_reg[4][11]_0\(3)
    );
\pckt_size[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[4][4]\,
      I3 => \^d\(1),
      O => \mem_reg[4][11]_0\(4)
    );
\pckt_size[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[4][5]\,
      I3 => \^d\(1),
      O => \mem_reg[4][11]_0\(5)
    );
\pckt_size[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[4][6]\,
      I3 => \^d\(1),
      O => \mem_reg[4][11]_0\(6)
    );
\pckt_size[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[4][7]\,
      I3 => \^d\(1),
      O => \mem_reg[4][11]_0\(7)
    );
\pckt_size[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[4][8]\,
      I3 => \^d\(1),
      O => \mem_reg[4][11]_0\(8)
    );
\pckt_size[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[4][9]\,
      I3 => \^d\(1),
      O => \mem_reg[4][11]_0\(9)
    );
pl2ps_intr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA55"
    )
        port map (
      I0 => \^fsm_rst_0\,
      I1 => \^d\(1),
      I2 => int_buf_rslt_m_axis_tlast,
      I3 => operation_complete_i_2_n_0,
      O => m_axis_tlast_reg_reg
    );
\results_left_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(0),
      I1 => \^d\(1),
      I2 => rslt_size_rd(0),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(0)
    );
\results_left_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(10),
      I1 => \^d\(1),
      I2 => rslt_size_rd(10),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(10)
    );
\results_left_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(11),
      I1 => \^d\(1),
      I2 => rslt_size_rd(11),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(11)
    );
\results_left_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(12),
      I1 => \^d\(1),
      I2 => rslt_size_rd(12),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(12)
    );
\results_left_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(13),
      I1 => \^d\(1),
      I2 => rslt_size_rd(13),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(13)
    );
\results_left_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(14),
      I1 => \^d\(1),
      I2 => rslt_size_rd(14),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(14)
    );
\results_left_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(15),
      I1 => \^d\(1),
      I2 => rslt_size_rd(15),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(15)
    );
\results_left_reg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(16),
      I1 => \^d\(1),
      I2 => rslt_size_rd(16),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(16)
    );
\results_left_reg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(17),
      I1 => \^d\(1),
      I2 => rslt_size_rd(17),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(17)
    );
\results_left_reg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(18),
      I1 => \^d\(1),
      I2 => rslt_size_rd(18),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(18)
    );
\results_left_reg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(19),
      I1 => \^d\(1),
      I2 => rslt_size_rd(19),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(19)
    );
\results_left_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(1),
      I1 => \^d\(1),
      I2 => rslt_size_rd(1),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(1)
    );
\results_left_reg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(20),
      I1 => \^d\(1),
      I2 => rslt_size_rd(20),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(20)
    );
\results_left_reg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(21),
      I1 => \^d\(1),
      I2 => rslt_size_rd(21),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(21)
    );
\results_left_reg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(22),
      I1 => \^d\(1),
      I2 => rslt_size_rd(22),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(22)
    );
\results_left_reg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(23),
      I1 => \^d\(1),
      I2 => rslt_size_rd(23),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(23)
    );
\results_left_reg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(24),
      I1 => \^d\(1),
      I2 => rslt_size_rd(24),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(24)
    );
\results_left_reg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(25),
      I1 => \^d\(1),
      I2 => rslt_size_rd(25),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(25)
    );
\results_left_reg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(26),
      I1 => \^d\(1),
      I2 => rslt_size_rd(26),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(26)
    );
\results_left_reg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(27),
      I1 => \^d\(1),
      I2 => rslt_size_rd(27),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(27)
    );
\results_left_reg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(28),
      I1 => \^d\(1),
      I2 => rslt_size_rd(28),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(28)
    );
\results_left_reg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(29),
      I1 => \^d\(1),
      I2 => rslt_size_rd(29),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(29)
    );
\results_left_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(2),
      I1 => \^d\(1),
      I2 => rslt_size_rd(2),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(2)
    );
\results_left_reg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(30),
      I1 => \^d\(1),
      I2 => rslt_size_rd(30),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(30)
    );
\results_left_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000550455555555"
    )
        port map (
      I0 => \^fsm_rst_0\,
      I1 => wo_reg_rst,
      I2 => Q(2),
      I3 => int_buf_rslt_m_axis_tlast,
      I4 => \^fsm_rst_1\,
      I5 => \^d\(1),
      O => E(0)
    );
\results_left_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(31),
      I1 => \^d\(1),
      I2 => rslt_size_rd(31),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(31)
    );
\results_left_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(3),
      I1 => \^d\(1),
      I2 => rslt_size_rd(3),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(3)
    );
\results_left_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(4),
      I1 => \^d\(1),
      I2 => rslt_size_rd(4),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(4)
    );
\results_left_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(5),
      I1 => \^d\(1),
      I2 => rslt_size_rd(5),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(5)
    );
\results_left_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(6),
      I1 => \^d\(1),
      I2 => rslt_size_rd(6),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(6)
    );
\results_left_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(7),
      I1 => \^d\(1),
      I2 => rslt_size_rd(7),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(7)
    );
\results_left_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(8),
      I1 => \^d\(1),
      I2 => rslt_size_rd(8),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(8)
    );
\results_left_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => results_left_reg_next(9),
      I1 => \^d\(1),
      I2 => rslt_size_rd(9),
      I3 => \^fsm_rst_1\,
      O => \mem_reg[3][31]_0\(9)
    );
s_axil_arready_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2022"
    )
        port map (
      I0 => s_axil_ctrl_arvalid,
      I1 => \^s_axil_ctrl_arready\,
      I2 => s_axil_ctrl_rready,
      I3 => \^s_axil_ctrl_rvalid\,
      O => s_axil_arready_next
    );
s_axil_arready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => s_axil_arready_next,
      Q => \^s_axil_ctrl_arready\,
      R => fsm_rst
    );
s_axil_awready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B000000000000"
    )
        port map (
      I0 => s_axil_ctrl_bready,
      I1 => \^s_axil_ctrl_bvalid\,
      I2 => \^s_axil_ctrl_wready\,
      I3 => \^s_axil_ctrl_awready\,
      I4 => s_axil_ctrl_awvalid,
      I5 => s_axil_ctrl_wvalid,
      O => p_19_in
    );
s_axil_awready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => p_19_in,
      Q => \^s_axil_ctrl_awready\,
      R => fsm_rst
    );
s_axil_bvalid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080008FFFF0008"
    )
        port map (
      I0 => s_axil_ctrl_wvalid,
      I1 => s_axil_ctrl_awvalid,
      I2 => \^s_axil_ctrl_awready\,
      I3 => \^s_axil_ctrl_wready\,
      I4 => \^s_axil_ctrl_bvalid\,
      I5 => s_axil_ctrl_bready,
      O => s_axil_bvalid_reg_i_1_n_0
    );
s_axil_bvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => s_axil_bvalid_reg_i_1_n_0,
      Q => \^s_axil_ctrl_bvalid\,
      R => fsm_rst
    );
\s_axil_rdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(0),
      Q => s_axil_ctrl_rdata(0),
      R => '0'
    );
\s_axil_rdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(10),
      Q => s_axil_ctrl_rdata(10),
      R => '0'
    );
\s_axil_rdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(11),
      Q => s_axil_ctrl_rdata(11),
      R => '0'
    );
\s_axil_rdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(12),
      Q => s_axil_ctrl_rdata(12),
      R => '0'
    );
\s_axil_rdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(13),
      Q => s_axil_ctrl_rdata(13),
      R => '0'
    );
\s_axil_rdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(14),
      Q => s_axil_ctrl_rdata(14),
      R => '0'
    );
\s_axil_rdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(15),
      Q => s_axil_ctrl_rdata(15),
      R => '0'
    );
\s_axil_rdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(16),
      Q => s_axil_ctrl_rdata(16),
      R => '0'
    );
\s_axil_rdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(17),
      Q => s_axil_ctrl_rdata(17),
      R => '0'
    );
\s_axil_rdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(18),
      Q => s_axil_ctrl_rdata(18),
      R => '0'
    );
\s_axil_rdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(19),
      Q => s_axil_ctrl_rdata(19),
      R => '0'
    );
\s_axil_rdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(1),
      Q => s_axil_ctrl_rdata(1),
      R => '0'
    );
\s_axil_rdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(20),
      Q => s_axil_ctrl_rdata(20),
      R => '0'
    );
\s_axil_rdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(21),
      Q => s_axil_ctrl_rdata(21),
      R => '0'
    );
\s_axil_rdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(22),
      Q => s_axil_ctrl_rdata(22),
      R => '0'
    );
\s_axil_rdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(23),
      Q => s_axil_ctrl_rdata(23),
      R => '0'
    );
\s_axil_rdata_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(24),
      Q => s_axil_ctrl_rdata(24),
      R => '0'
    );
\s_axil_rdata_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(25),
      Q => s_axil_ctrl_rdata(25),
      R => '0'
    );
\s_axil_rdata_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(26),
      Q => s_axil_ctrl_rdata(26),
      R => '0'
    );
\s_axil_rdata_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(27),
      Q => s_axil_ctrl_rdata(27),
      R => '0'
    );
\s_axil_rdata_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(28),
      Q => s_axil_ctrl_rdata(28),
      R => '0'
    );
\s_axil_rdata_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(29),
      Q => s_axil_ctrl_rdata(29),
      R => '0'
    );
\s_axil_rdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(2),
      Q => s_axil_ctrl_rdata(2),
      R => '0'
    );
\s_axil_rdata_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(30),
      Q => s_axil_ctrl_rdata(30),
      R => '0'
    );
\s_axil_rdata_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(31),
      Q => s_axil_ctrl_rdata(31),
      R => '0'
    );
\s_axil_rdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(3),
      Q => s_axil_ctrl_rdata(3),
      R => '0'
    );
\s_axil_rdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(4),
      Q => s_axil_ctrl_rdata(4),
      R => '0'
    );
\s_axil_rdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(5),
      Q => s_axil_ctrl_rdata(5),
      R => '0'
    );
\s_axil_rdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(6),
      Q => s_axil_ctrl_rdata(6),
      R => '0'
    );
\s_axil_rdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(7),
      Q => s_axil_ctrl_rdata(7),
      R => '0'
    );
\s_axil_rdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(8),
      Q => s_axil_ctrl_rdata(8),
      R => '0'
    );
\s_axil_rdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => s_axil_arready_next,
      D => mem(9),
      Q => s_axil_ctrl_rdata(9),
      R => '0'
    );
s_axil_rvalid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \^s_axil_ctrl_arready\,
      I1 => s_axil_ctrl_arvalid,
      I2 => \^s_axil_ctrl_rvalid\,
      I3 => s_axil_ctrl_rready,
      O => s_axil_rvalid_reg_i_1_n_0
    );
s_axil_rvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => s_axil_rvalid_reg_i_1_n_0,
      Q => \^s_axil_ctrl_rvalid\,
      R => fsm_rst
    );
s_axil_wready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => p_19_in,
      Q => \^s_axil_ctrl_wready\,
      R => fsm_rst
    );
\scle_size[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[2][0]\,
      I3 => \^d\(1),
      O => \mem_reg[2][5]_0\(0)
    );
\scle_size[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[2][1]\,
      I3 => \^d\(1),
      O => \mem_reg[2][5]_0\(1)
    );
\scle_size[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[2][2]\,
      I3 => \^d\(1),
      O => \mem_reg[2][5]_0\(2)
    );
\scle_size[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[2][3]\,
      I3 => \^d\(1),
      O => \mem_reg[2][5]_0\(3)
    );
\scle_size[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \mem_reg_n_0_[2][4]\,
      I3 => \^d\(1),
      O => \mem_reg[2][5]_0\(4)
    );
\scle_size[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^fsm_rst_1\,
      I1 => operation_busy_i_3_n_0,
      I2 => \^d\(1),
      I3 => \mem_reg_n_0_[2][5]\,
      O => \mem_reg[2][5]_0\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DSPELogic is
  port (
    acc : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \half_pipeline_genblock.extra_sig_reg_reg[1][1]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    op_start : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \half_pipeline_genblock.mlt_reg_reg_0\ : in STD_LOGIC;
    \half_pipeline_genblock.mlt_reg_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    op2 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \half_pipeline_genblock.acc_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    export_rslt_last : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DSPELogic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DSPELogic is
  signal \half_pipeline_genblock.acc_reg_reg_n_100\ : STD_LOGIC;
  signal \half_pipeline_genblock.acc_reg_reg_n_101\ : STD_LOGIC;
  signal \half_pipeline_genblock.acc_reg_reg_n_102\ : STD_LOGIC;
  signal \half_pipeline_genblock.acc_reg_reg_n_103\ : STD_LOGIC;
  signal \half_pipeline_genblock.acc_reg_reg_n_104\ : STD_LOGIC;
  signal \half_pipeline_genblock.acc_reg_reg_n_105\ : STD_LOGIC;
  signal \half_pipeline_genblock.acc_reg_reg_n_73\ : STD_LOGIC;
  signal \half_pipeline_genblock.acc_reg_reg_n_90\ : STD_LOGIC;
  signal \half_pipeline_genblock.acc_reg_reg_n_91\ : STD_LOGIC;
  signal \half_pipeline_genblock.acc_reg_reg_n_92\ : STD_LOGIC;
  signal \half_pipeline_genblock.acc_reg_reg_n_93\ : STD_LOGIC;
  signal \half_pipeline_genblock.acc_reg_reg_n_94\ : STD_LOGIC;
  signal \half_pipeline_genblock.acc_reg_reg_n_95\ : STD_LOGIC;
  signal \half_pipeline_genblock.acc_reg_reg_n_96\ : STD_LOGIC;
  signal \half_pipeline_genblock.acc_reg_reg_n_97\ : STD_LOGIC;
  signal \half_pipeline_genblock.acc_reg_reg_n_98\ : STD_LOGIC;
  signal \half_pipeline_genblock.acc_reg_reg_n_99\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_100\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_101\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_102\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_103\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_104\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_105\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_106\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_107\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_108\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_109\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_110\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_111\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_112\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_113\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_114\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_115\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_116\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_117\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_118\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_119\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_120\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_121\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_122\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_123\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_124\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_125\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_126\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_127\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_128\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_129\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_130\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_131\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_132\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_133\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_134\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_135\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_136\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_137\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_138\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_139\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_140\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_141\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_142\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_143\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_144\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_145\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_146\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_147\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_148\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_149\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_150\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_151\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_152\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_153\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_73\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_74\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_75\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_76\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_77\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_78\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_79\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_80\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_81\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_82\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_83\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_84\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_85\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_86\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_87\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_88\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_89\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_90\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_91\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_92\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_93\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_94\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_95\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_96\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_97\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_98\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_99\ : STD_LOGIC;
  signal \half_pipeline_genblock.reset_acc_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_half_pipeline_genblock.acc_reg_reg_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_half_pipeline_genblock.acc_reg_reg_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_half_pipeline_genblock.acc_reg_reg_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal \NLW_half_pipeline_genblock.acc_reg_reg_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 33 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \half_pipeline_genblock.acc_reg_reg\ : label is "{SYNTH-12 {cell *THIS*}}";
begin
\half_pipeline_genblock.acc_reg_reg\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_half_pipeline_genblock.acc_reg_reg_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_half_pipeline_genblock.acc_reg_reg_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_half_pipeline_genblock.acc_reg_reg_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_half_pipeline_genblock.acc_reg_reg_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => core_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_half_pipeline_genblock.acc_reg_reg_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 5) => B"00",
      OPMODE(4) => \half_pipeline_genblock.acc_reg_reg_0\(0),
      OPMODE(3 downto 1) => B"001",
      OPMODE(0) => \half_pipeline_genblock.reset_acc_reg_reg_n_0_[0]\,
      OVERFLOW => \NLW_half_pipeline_genblock.acc_reg_reg_OVERFLOW_UNCONNECTED\,
      P(47 downto 33) => \NLW_half_pipeline_genblock.acc_reg_reg_P_UNCONNECTED\(47 downto 33),
      P(32) => \half_pipeline_genblock.acc_reg_reg_n_73\,
      P(31 downto 16) => acc(15 downto 0),
      P(15) => \half_pipeline_genblock.acc_reg_reg_n_90\,
      P(14) => \half_pipeline_genblock.acc_reg_reg_n_91\,
      P(13) => \half_pipeline_genblock.acc_reg_reg_n_92\,
      P(12) => \half_pipeline_genblock.acc_reg_reg_n_93\,
      P(11) => \half_pipeline_genblock.acc_reg_reg_n_94\,
      P(10) => \half_pipeline_genblock.acc_reg_reg_n_95\,
      P(9) => \half_pipeline_genblock.acc_reg_reg_n_96\,
      P(8) => \half_pipeline_genblock.acc_reg_reg_n_97\,
      P(7) => \half_pipeline_genblock.acc_reg_reg_n_98\,
      P(6) => \half_pipeline_genblock.acc_reg_reg_n_99\,
      P(5) => \half_pipeline_genblock.acc_reg_reg_n_100\,
      P(4) => \half_pipeline_genblock.acc_reg_reg_n_101\,
      P(3) => \half_pipeline_genblock.acc_reg_reg_n_102\,
      P(2) => \half_pipeline_genblock.acc_reg_reg_n_103\,
      P(1) => \half_pipeline_genblock.acc_reg_reg_n_104\,
      P(0) => \half_pipeline_genblock.acc_reg_reg_n_105\,
      PATTERNBDETECT => \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \half_pipeline_genblock.mlt_reg_reg_n_106\,
      PCIN(46) => \half_pipeline_genblock.mlt_reg_reg_n_107\,
      PCIN(45) => \half_pipeline_genblock.mlt_reg_reg_n_108\,
      PCIN(44) => \half_pipeline_genblock.mlt_reg_reg_n_109\,
      PCIN(43) => \half_pipeline_genblock.mlt_reg_reg_n_110\,
      PCIN(42) => \half_pipeline_genblock.mlt_reg_reg_n_111\,
      PCIN(41) => \half_pipeline_genblock.mlt_reg_reg_n_112\,
      PCIN(40) => \half_pipeline_genblock.mlt_reg_reg_n_113\,
      PCIN(39) => \half_pipeline_genblock.mlt_reg_reg_n_114\,
      PCIN(38) => \half_pipeline_genblock.mlt_reg_reg_n_115\,
      PCIN(37) => \half_pipeline_genblock.mlt_reg_reg_n_116\,
      PCIN(36) => \half_pipeline_genblock.mlt_reg_reg_n_117\,
      PCIN(35) => \half_pipeline_genblock.mlt_reg_reg_n_118\,
      PCIN(34) => \half_pipeline_genblock.mlt_reg_reg_n_119\,
      PCIN(33) => \half_pipeline_genblock.mlt_reg_reg_n_120\,
      PCIN(32) => \half_pipeline_genblock.mlt_reg_reg_n_121\,
      PCIN(31) => \half_pipeline_genblock.mlt_reg_reg_n_122\,
      PCIN(30) => \half_pipeline_genblock.mlt_reg_reg_n_123\,
      PCIN(29) => \half_pipeline_genblock.mlt_reg_reg_n_124\,
      PCIN(28) => \half_pipeline_genblock.mlt_reg_reg_n_125\,
      PCIN(27) => \half_pipeline_genblock.mlt_reg_reg_n_126\,
      PCIN(26) => \half_pipeline_genblock.mlt_reg_reg_n_127\,
      PCIN(25) => \half_pipeline_genblock.mlt_reg_reg_n_128\,
      PCIN(24) => \half_pipeline_genblock.mlt_reg_reg_n_129\,
      PCIN(23) => \half_pipeline_genblock.mlt_reg_reg_n_130\,
      PCIN(22) => \half_pipeline_genblock.mlt_reg_reg_n_131\,
      PCIN(21) => \half_pipeline_genblock.mlt_reg_reg_n_132\,
      PCIN(20) => \half_pipeline_genblock.mlt_reg_reg_n_133\,
      PCIN(19) => \half_pipeline_genblock.mlt_reg_reg_n_134\,
      PCIN(18) => \half_pipeline_genblock.mlt_reg_reg_n_135\,
      PCIN(17) => \half_pipeline_genblock.mlt_reg_reg_n_136\,
      PCIN(16) => \half_pipeline_genblock.mlt_reg_reg_n_137\,
      PCIN(15) => \half_pipeline_genblock.mlt_reg_reg_n_138\,
      PCIN(14) => \half_pipeline_genblock.mlt_reg_reg_n_139\,
      PCIN(13) => \half_pipeline_genblock.mlt_reg_reg_n_140\,
      PCIN(12) => \half_pipeline_genblock.mlt_reg_reg_n_141\,
      PCIN(11) => \half_pipeline_genblock.mlt_reg_reg_n_142\,
      PCIN(10) => \half_pipeline_genblock.mlt_reg_reg_n_143\,
      PCIN(9) => \half_pipeline_genblock.mlt_reg_reg_n_144\,
      PCIN(8) => \half_pipeline_genblock.mlt_reg_reg_n_145\,
      PCIN(7) => \half_pipeline_genblock.mlt_reg_reg_n_146\,
      PCIN(6) => \half_pipeline_genblock.mlt_reg_reg_n_147\,
      PCIN(5) => \half_pipeline_genblock.mlt_reg_reg_n_148\,
      PCIN(4) => \half_pipeline_genblock.mlt_reg_reg_n_149\,
      PCIN(3) => \half_pipeline_genblock.mlt_reg_reg_n_150\,
      PCIN(2) => \half_pipeline_genblock.mlt_reg_reg_n_151\,
      PCIN(1) => \half_pipeline_genblock.mlt_reg_reg_n_152\,
      PCIN(0) => \half_pipeline_genblock.mlt_reg_reg_n_153\,
      PCOUT(47 downto 0) => \NLW_half_pipeline_genblock.acc_reg_reg_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => Q(0),
      UNDERFLOW => \NLW_half_pipeline_genblock.acc_reg_reg_UNDERFLOW_UNCONNECTED\
    );
\half_pipeline_genblock.extra_sig_reg_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => export_rslt_last,
      Q => \half_pipeline_genblock.extra_sig_reg_reg[1][1]_0\,
      R => Q(0)
    );
\half_pipeline_genblock.mlt_reg_reg\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_half_pipeline_genblock.mlt_reg_reg_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => op1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_half_pipeline_genblock.mlt_reg_reg_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => op2(32),
      C(46) => op2(32),
      C(45) => op2(32),
      C(44) => op2(32),
      C(43) => op2(32),
      C(42) => op2(32),
      C(41) => op2(32),
      C(40) => op2(32),
      C(39) => op2(32),
      C(38) => op2(32),
      C(37) => op2(32),
      C(36) => op2(32),
      C(35) => op2(32),
      C(34) => op2(32),
      C(33) => op2(32),
      C(32 downto 0) => op2(32 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_half_pipeline_genblock.mlt_reg_reg_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_half_pipeline_genblock.mlt_reg_reg_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \half_pipeline_genblock.mlt_reg_reg_0\,
      CEC => \half_pipeline_genblock.mlt_reg_reg_1\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => core_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_half_pipeline_genblock.mlt_reg_reg_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => '0',
      OPMODE(5) => OPMODE(1),
      OPMODE(4) => OPMODE(1),
      OPMODE(3) => '0',
      OPMODE(2) => OPMODE(0),
      OPMODE(1) => '0',
      OPMODE(0) => OPMODE(0),
      OVERFLOW => \NLW_half_pipeline_genblock.mlt_reg_reg_OVERFLOW_UNCONNECTED\,
      P(47 downto 33) => \NLW_half_pipeline_genblock.mlt_reg_reg_P_UNCONNECTED\(47 downto 33),
      P(32) => \half_pipeline_genblock.mlt_reg_reg_n_73\,
      P(31) => \half_pipeline_genblock.mlt_reg_reg_n_74\,
      P(30) => \half_pipeline_genblock.mlt_reg_reg_n_75\,
      P(29) => \half_pipeline_genblock.mlt_reg_reg_n_76\,
      P(28) => \half_pipeline_genblock.mlt_reg_reg_n_77\,
      P(27) => \half_pipeline_genblock.mlt_reg_reg_n_78\,
      P(26) => \half_pipeline_genblock.mlt_reg_reg_n_79\,
      P(25) => \half_pipeline_genblock.mlt_reg_reg_n_80\,
      P(24) => \half_pipeline_genblock.mlt_reg_reg_n_81\,
      P(23) => \half_pipeline_genblock.mlt_reg_reg_n_82\,
      P(22) => \half_pipeline_genblock.mlt_reg_reg_n_83\,
      P(21) => \half_pipeline_genblock.mlt_reg_reg_n_84\,
      P(20) => \half_pipeline_genblock.mlt_reg_reg_n_85\,
      P(19) => \half_pipeline_genblock.mlt_reg_reg_n_86\,
      P(18) => \half_pipeline_genblock.mlt_reg_reg_n_87\,
      P(17) => \half_pipeline_genblock.mlt_reg_reg_n_88\,
      P(16) => \half_pipeline_genblock.mlt_reg_reg_n_89\,
      P(15) => \half_pipeline_genblock.mlt_reg_reg_n_90\,
      P(14) => \half_pipeline_genblock.mlt_reg_reg_n_91\,
      P(13) => \half_pipeline_genblock.mlt_reg_reg_n_92\,
      P(12) => \half_pipeline_genblock.mlt_reg_reg_n_93\,
      P(11) => \half_pipeline_genblock.mlt_reg_reg_n_94\,
      P(10) => \half_pipeline_genblock.mlt_reg_reg_n_95\,
      P(9) => \half_pipeline_genblock.mlt_reg_reg_n_96\,
      P(8) => \half_pipeline_genblock.mlt_reg_reg_n_97\,
      P(7) => \half_pipeline_genblock.mlt_reg_reg_n_98\,
      P(6) => \half_pipeline_genblock.mlt_reg_reg_n_99\,
      P(5) => \half_pipeline_genblock.mlt_reg_reg_n_100\,
      P(4) => \half_pipeline_genblock.mlt_reg_reg_n_101\,
      P(3) => \half_pipeline_genblock.mlt_reg_reg_n_102\,
      P(2) => \half_pipeline_genblock.mlt_reg_reg_n_103\,
      P(1) => \half_pipeline_genblock.mlt_reg_reg_n_104\,
      P(0) => \half_pipeline_genblock.mlt_reg_reg_n_105\,
      PATTERNBDETECT => \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \half_pipeline_genblock.mlt_reg_reg_n_106\,
      PCOUT(46) => \half_pipeline_genblock.mlt_reg_reg_n_107\,
      PCOUT(45) => \half_pipeline_genblock.mlt_reg_reg_n_108\,
      PCOUT(44) => \half_pipeline_genblock.mlt_reg_reg_n_109\,
      PCOUT(43) => \half_pipeline_genblock.mlt_reg_reg_n_110\,
      PCOUT(42) => \half_pipeline_genblock.mlt_reg_reg_n_111\,
      PCOUT(41) => \half_pipeline_genblock.mlt_reg_reg_n_112\,
      PCOUT(40) => \half_pipeline_genblock.mlt_reg_reg_n_113\,
      PCOUT(39) => \half_pipeline_genblock.mlt_reg_reg_n_114\,
      PCOUT(38) => \half_pipeline_genblock.mlt_reg_reg_n_115\,
      PCOUT(37) => \half_pipeline_genblock.mlt_reg_reg_n_116\,
      PCOUT(36) => \half_pipeline_genblock.mlt_reg_reg_n_117\,
      PCOUT(35) => \half_pipeline_genblock.mlt_reg_reg_n_118\,
      PCOUT(34) => \half_pipeline_genblock.mlt_reg_reg_n_119\,
      PCOUT(33) => \half_pipeline_genblock.mlt_reg_reg_n_120\,
      PCOUT(32) => \half_pipeline_genblock.mlt_reg_reg_n_121\,
      PCOUT(31) => \half_pipeline_genblock.mlt_reg_reg_n_122\,
      PCOUT(30) => \half_pipeline_genblock.mlt_reg_reg_n_123\,
      PCOUT(29) => \half_pipeline_genblock.mlt_reg_reg_n_124\,
      PCOUT(28) => \half_pipeline_genblock.mlt_reg_reg_n_125\,
      PCOUT(27) => \half_pipeline_genblock.mlt_reg_reg_n_126\,
      PCOUT(26) => \half_pipeline_genblock.mlt_reg_reg_n_127\,
      PCOUT(25) => \half_pipeline_genblock.mlt_reg_reg_n_128\,
      PCOUT(24) => \half_pipeline_genblock.mlt_reg_reg_n_129\,
      PCOUT(23) => \half_pipeline_genblock.mlt_reg_reg_n_130\,
      PCOUT(22) => \half_pipeline_genblock.mlt_reg_reg_n_131\,
      PCOUT(21) => \half_pipeline_genblock.mlt_reg_reg_n_132\,
      PCOUT(20) => \half_pipeline_genblock.mlt_reg_reg_n_133\,
      PCOUT(19) => \half_pipeline_genblock.mlt_reg_reg_n_134\,
      PCOUT(18) => \half_pipeline_genblock.mlt_reg_reg_n_135\,
      PCOUT(17) => \half_pipeline_genblock.mlt_reg_reg_n_136\,
      PCOUT(16) => \half_pipeline_genblock.mlt_reg_reg_n_137\,
      PCOUT(15) => \half_pipeline_genblock.mlt_reg_reg_n_138\,
      PCOUT(14) => \half_pipeline_genblock.mlt_reg_reg_n_139\,
      PCOUT(13) => \half_pipeline_genblock.mlt_reg_reg_n_140\,
      PCOUT(12) => \half_pipeline_genblock.mlt_reg_reg_n_141\,
      PCOUT(11) => \half_pipeline_genblock.mlt_reg_reg_n_142\,
      PCOUT(10) => \half_pipeline_genblock.mlt_reg_reg_n_143\,
      PCOUT(9) => \half_pipeline_genblock.mlt_reg_reg_n_144\,
      PCOUT(8) => \half_pipeline_genblock.mlt_reg_reg_n_145\,
      PCOUT(7) => \half_pipeline_genblock.mlt_reg_reg_n_146\,
      PCOUT(6) => \half_pipeline_genblock.mlt_reg_reg_n_147\,
      PCOUT(5) => \half_pipeline_genblock.mlt_reg_reg_n_148\,
      PCOUT(4) => \half_pipeline_genblock.mlt_reg_reg_n_149\,
      PCOUT(3) => \half_pipeline_genblock.mlt_reg_reg_n_150\,
      PCOUT(2) => \half_pipeline_genblock.mlt_reg_reg_n_151\,
      PCOUT(1) => \half_pipeline_genblock.mlt_reg_reg_n_152\,
      PCOUT(0) => \half_pipeline_genblock.mlt_reg_reg_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => Q(0),
      UNDERFLOW => \NLW_half_pipeline_genblock.mlt_reg_reg_UNDERFLOW_UNCONNECTED\
    );
\half_pipeline_genblock.reset_acc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => op_start,
      Q => \half_pipeline_genblock.reset_acc_reg_reg_n_0_[0]\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DSPELogic_12 is
  port (
    acc : out STD_LOGIC_VECTOR ( 32 downto 0 );
    export_rslt_sync : out STD_LOGIC;
    int_axis_ud_tlast_2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_acc : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \half_pipeline_genblock.mlt_reg_reg_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C : in STD_LOGIC_VECTOR ( 32 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \half_pipeline_genblock.acc_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    export_rslt : in STD_LOGIC;
    export_rslt_last : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DSPELogic_12 : entity is "DSPELogic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DSPELogic_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DSPELogic_12 is
  signal \half_pipeline_genblock.mlt_reg_reg_n_100\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_101\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_102\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_103\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_104\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_105\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_106\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_107\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_108\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_109\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_110\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_111\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_112\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_113\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_114\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_115\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_116\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_117\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_118\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_119\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_120\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_121\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_122\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_123\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_124\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_125\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_126\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_127\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_128\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_129\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_130\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_131\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_132\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_133\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_134\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_135\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_136\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_137\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_138\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_139\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_140\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_141\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_142\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_143\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_144\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_145\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_146\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_147\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_148\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_149\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_150\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_151\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_152\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_153\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_73\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_74\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_75\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_76\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_77\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_78\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_79\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_80\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_81\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_82\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_83\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_84\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_85\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_86\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_87\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_88\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_89\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_90\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_91\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_92\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_93\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_94\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_95\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_96\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_97\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_98\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_99\ : STD_LOGIC;
  signal \half_pipeline_genblock.reset_acc_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_half_pipeline_genblock.acc_reg_reg_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_half_pipeline_genblock.acc_reg_reg_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_half_pipeline_genblock.acc_reg_reg_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal \NLW_half_pipeline_genblock.acc_reg_reg_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 33 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \half_pipeline_genblock.acc_reg_reg\ : label is "{SYNTH-12 {cell *THIS*}}";
begin
\half_pipeline_genblock.acc_reg_reg\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_half_pipeline_genblock.acc_reg_reg_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_half_pipeline_genblock.acc_reg_reg_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_half_pipeline_genblock.acc_reg_reg_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_half_pipeline_genblock.acc_reg_reg_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => core_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_half_pipeline_genblock.acc_reg_reg_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 5) => B"00",
      OPMODE(4) => \half_pipeline_genblock.acc_reg_reg_0\(0),
      OPMODE(3 downto 1) => B"001",
      OPMODE(0) => \half_pipeline_genblock.reset_acc_reg_reg_n_0_[0]\,
      OVERFLOW => \NLW_half_pipeline_genblock.acc_reg_reg_OVERFLOW_UNCONNECTED\,
      P(47 downto 33) => \NLW_half_pipeline_genblock.acc_reg_reg_P_UNCONNECTED\(47 downto 33),
      P(32 downto 0) => acc(32 downto 0),
      PATTERNBDETECT => \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \half_pipeline_genblock.mlt_reg_reg_n_106\,
      PCIN(46) => \half_pipeline_genblock.mlt_reg_reg_n_107\,
      PCIN(45) => \half_pipeline_genblock.mlt_reg_reg_n_108\,
      PCIN(44) => \half_pipeline_genblock.mlt_reg_reg_n_109\,
      PCIN(43) => \half_pipeline_genblock.mlt_reg_reg_n_110\,
      PCIN(42) => \half_pipeline_genblock.mlt_reg_reg_n_111\,
      PCIN(41) => \half_pipeline_genblock.mlt_reg_reg_n_112\,
      PCIN(40) => \half_pipeline_genblock.mlt_reg_reg_n_113\,
      PCIN(39) => \half_pipeline_genblock.mlt_reg_reg_n_114\,
      PCIN(38) => \half_pipeline_genblock.mlt_reg_reg_n_115\,
      PCIN(37) => \half_pipeline_genblock.mlt_reg_reg_n_116\,
      PCIN(36) => \half_pipeline_genblock.mlt_reg_reg_n_117\,
      PCIN(35) => \half_pipeline_genblock.mlt_reg_reg_n_118\,
      PCIN(34) => \half_pipeline_genblock.mlt_reg_reg_n_119\,
      PCIN(33) => \half_pipeline_genblock.mlt_reg_reg_n_120\,
      PCIN(32) => \half_pipeline_genblock.mlt_reg_reg_n_121\,
      PCIN(31) => \half_pipeline_genblock.mlt_reg_reg_n_122\,
      PCIN(30) => \half_pipeline_genblock.mlt_reg_reg_n_123\,
      PCIN(29) => \half_pipeline_genblock.mlt_reg_reg_n_124\,
      PCIN(28) => \half_pipeline_genblock.mlt_reg_reg_n_125\,
      PCIN(27) => \half_pipeline_genblock.mlt_reg_reg_n_126\,
      PCIN(26) => \half_pipeline_genblock.mlt_reg_reg_n_127\,
      PCIN(25) => \half_pipeline_genblock.mlt_reg_reg_n_128\,
      PCIN(24) => \half_pipeline_genblock.mlt_reg_reg_n_129\,
      PCIN(23) => \half_pipeline_genblock.mlt_reg_reg_n_130\,
      PCIN(22) => \half_pipeline_genblock.mlt_reg_reg_n_131\,
      PCIN(21) => \half_pipeline_genblock.mlt_reg_reg_n_132\,
      PCIN(20) => \half_pipeline_genblock.mlt_reg_reg_n_133\,
      PCIN(19) => \half_pipeline_genblock.mlt_reg_reg_n_134\,
      PCIN(18) => \half_pipeline_genblock.mlt_reg_reg_n_135\,
      PCIN(17) => \half_pipeline_genblock.mlt_reg_reg_n_136\,
      PCIN(16) => \half_pipeline_genblock.mlt_reg_reg_n_137\,
      PCIN(15) => \half_pipeline_genblock.mlt_reg_reg_n_138\,
      PCIN(14) => \half_pipeline_genblock.mlt_reg_reg_n_139\,
      PCIN(13) => \half_pipeline_genblock.mlt_reg_reg_n_140\,
      PCIN(12) => \half_pipeline_genblock.mlt_reg_reg_n_141\,
      PCIN(11) => \half_pipeline_genblock.mlt_reg_reg_n_142\,
      PCIN(10) => \half_pipeline_genblock.mlt_reg_reg_n_143\,
      PCIN(9) => \half_pipeline_genblock.mlt_reg_reg_n_144\,
      PCIN(8) => \half_pipeline_genblock.mlt_reg_reg_n_145\,
      PCIN(7) => \half_pipeline_genblock.mlt_reg_reg_n_146\,
      PCIN(6) => \half_pipeline_genblock.mlt_reg_reg_n_147\,
      PCIN(5) => \half_pipeline_genblock.mlt_reg_reg_n_148\,
      PCIN(4) => \half_pipeline_genblock.mlt_reg_reg_n_149\,
      PCIN(3) => \half_pipeline_genblock.mlt_reg_reg_n_150\,
      PCIN(2) => \half_pipeline_genblock.mlt_reg_reg_n_151\,
      PCIN(1) => \half_pipeline_genblock.mlt_reg_reg_n_152\,
      PCIN(0) => \half_pipeline_genblock.mlt_reg_reg_n_153\,
      PCOUT(47 downto 0) => \NLW_half_pipeline_genblock.acc_reg_reg_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => Q(0),
      UNDERFLOW => \NLW_half_pipeline_genblock.acc_reg_reg_UNDERFLOW_UNCONNECTED\
    );
\half_pipeline_genblock.extra_sig_reg_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => export_rslt_last,
      Q => int_axis_ud_tlast_2,
      R => Q(0)
    );
\half_pipeline_genblock.extra_sig_reg_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => export_rslt,
      Q => export_rslt_sync,
      R => Q(0)
    );
\half_pipeline_genblock.mlt_reg_reg\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_half_pipeline_genblock.mlt_reg_reg_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => op1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_half_pipeline_genblock.mlt_reg_reg_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => C(32),
      C(46) => C(32),
      C(45) => C(32),
      C(44) => C(32),
      C(43) => C(32),
      C(42) => C(32),
      C(41) => C(32),
      C(40) => C(32),
      C(39) => C(32),
      C(38) => C(32),
      C(37) => C(32),
      C(36) => C(32),
      C(35) => C(32),
      C(34) => C(32),
      C(33) => C(32),
      C(32 downto 0) => C(32 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_half_pipeline_genblock.mlt_reg_reg_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_half_pipeline_genblock.mlt_reg_reg_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \half_pipeline_genblock.mlt_reg_reg_0\,
      CEC => E(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => core_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_half_pipeline_genblock.mlt_reg_reg_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => '0',
      OPMODE(5) => OPMODE(1),
      OPMODE(4) => OPMODE(1),
      OPMODE(3) => '0',
      OPMODE(2) => OPMODE(0),
      OPMODE(1) => '0',
      OPMODE(0) => OPMODE(0),
      OVERFLOW => \NLW_half_pipeline_genblock.mlt_reg_reg_OVERFLOW_UNCONNECTED\,
      P(47 downto 33) => \NLW_half_pipeline_genblock.mlt_reg_reg_P_UNCONNECTED\(47 downto 33),
      P(32) => \half_pipeline_genblock.mlt_reg_reg_n_73\,
      P(31) => \half_pipeline_genblock.mlt_reg_reg_n_74\,
      P(30) => \half_pipeline_genblock.mlt_reg_reg_n_75\,
      P(29) => \half_pipeline_genblock.mlt_reg_reg_n_76\,
      P(28) => \half_pipeline_genblock.mlt_reg_reg_n_77\,
      P(27) => \half_pipeline_genblock.mlt_reg_reg_n_78\,
      P(26) => \half_pipeline_genblock.mlt_reg_reg_n_79\,
      P(25) => \half_pipeline_genblock.mlt_reg_reg_n_80\,
      P(24) => \half_pipeline_genblock.mlt_reg_reg_n_81\,
      P(23) => \half_pipeline_genblock.mlt_reg_reg_n_82\,
      P(22) => \half_pipeline_genblock.mlt_reg_reg_n_83\,
      P(21) => \half_pipeline_genblock.mlt_reg_reg_n_84\,
      P(20) => \half_pipeline_genblock.mlt_reg_reg_n_85\,
      P(19) => \half_pipeline_genblock.mlt_reg_reg_n_86\,
      P(18) => \half_pipeline_genblock.mlt_reg_reg_n_87\,
      P(17) => \half_pipeline_genblock.mlt_reg_reg_n_88\,
      P(16) => \half_pipeline_genblock.mlt_reg_reg_n_89\,
      P(15) => \half_pipeline_genblock.mlt_reg_reg_n_90\,
      P(14) => \half_pipeline_genblock.mlt_reg_reg_n_91\,
      P(13) => \half_pipeline_genblock.mlt_reg_reg_n_92\,
      P(12) => \half_pipeline_genblock.mlt_reg_reg_n_93\,
      P(11) => \half_pipeline_genblock.mlt_reg_reg_n_94\,
      P(10) => \half_pipeline_genblock.mlt_reg_reg_n_95\,
      P(9) => \half_pipeline_genblock.mlt_reg_reg_n_96\,
      P(8) => \half_pipeline_genblock.mlt_reg_reg_n_97\,
      P(7) => \half_pipeline_genblock.mlt_reg_reg_n_98\,
      P(6) => \half_pipeline_genblock.mlt_reg_reg_n_99\,
      P(5) => \half_pipeline_genblock.mlt_reg_reg_n_100\,
      P(4) => \half_pipeline_genblock.mlt_reg_reg_n_101\,
      P(3) => \half_pipeline_genblock.mlt_reg_reg_n_102\,
      P(2) => \half_pipeline_genblock.mlt_reg_reg_n_103\,
      P(1) => \half_pipeline_genblock.mlt_reg_reg_n_104\,
      P(0) => \half_pipeline_genblock.mlt_reg_reg_n_105\,
      PATTERNBDETECT => \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \half_pipeline_genblock.mlt_reg_reg_n_106\,
      PCOUT(46) => \half_pipeline_genblock.mlt_reg_reg_n_107\,
      PCOUT(45) => \half_pipeline_genblock.mlt_reg_reg_n_108\,
      PCOUT(44) => \half_pipeline_genblock.mlt_reg_reg_n_109\,
      PCOUT(43) => \half_pipeline_genblock.mlt_reg_reg_n_110\,
      PCOUT(42) => \half_pipeline_genblock.mlt_reg_reg_n_111\,
      PCOUT(41) => \half_pipeline_genblock.mlt_reg_reg_n_112\,
      PCOUT(40) => \half_pipeline_genblock.mlt_reg_reg_n_113\,
      PCOUT(39) => \half_pipeline_genblock.mlt_reg_reg_n_114\,
      PCOUT(38) => \half_pipeline_genblock.mlt_reg_reg_n_115\,
      PCOUT(37) => \half_pipeline_genblock.mlt_reg_reg_n_116\,
      PCOUT(36) => \half_pipeline_genblock.mlt_reg_reg_n_117\,
      PCOUT(35) => \half_pipeline_genblock.mlt_reg_reg_n_118\,
      PCOUT(34) => \half_pipeline_genblock.mlt_reg_reg_n_119\,
      PCOUT(33) => \half_pipeline_genblock.mlt_reg_reg_n_120\,
      PCOUT(32) => \half_pipeline_genblock.mlt_reg_reg_n_121\,
      PCOUT(31) => \half_pipeline_genblock.mlt_reg_reg_n_122\,
      PCOUT(30) => \half_pipeline_genblock.mlt_reg_reg_n_123\,
      PCOUT(29) => \half_pipeline_genblock.mlt_reg_reg_n_124\,
      PCOUT(28) => \half_pipeline_genblock.mlt_reg_reg_n_125\,
      PCOUT(27) => \half_pipeline_genblock.mlt_reg_reg_n_126\,
      PCOUT(26) => \half_pipeline_genblock.mlt_reg_reg_n_127\,
      PCOUT(25) => \half_pipeline_genblock.mlt_reg_reg_n_128\,
      PCOUT(24) => \half_pipeline_genblock.mlt_reg_reg_n_129\,
      PCOUT(23) => \half_pipeline_genblock.mlt_reg_reg_n_130\,
      PCOUT(22) => \half_pipeline_genblock.mlt_reg_reg_n_131\,
      PCOUT(21) => \half_pipeline_genblock.mlt_reg_reg_n_132\,
      PCOUT(20) => \half_pipeline_genblock.mlt_reg_reg_n_133\,
      PCOUT(19) => \half_pipeline_genblock.mlt_reg_reg_n_134\,
      PCOUT(18) => \half_pipeline_genblock.mlt_reg_reg_n_135\,
      PCOUT(17) => \half_pipeline_genblock.mlt_reg_reg_n_136\,
      PCOUT(16) => \half_pipeline_genblock.mlt_reg_reg_n_137\,
      PCOUT(15) => \half_pipeline_genblock.mlt_reg_reg_n_138\,
      PCOUT(14) => \half_pipeline_genblock.mlt_reg_reg_n_139\,
      PCOUT(13) => \half_pipeline_genblock.mlt_reg_reg_n_140\,
      PCOUT(12) => \half_pipeline_genblock.mlt_reg_reg_n_141\,
      PCOUT(11) => \half_pipeline_genblock.mlt_reg_reg_n_142\,
      PCOUT(10) => \half_pipeline_genblock.mlt_reg_reg_n_143\,
      PCOUT(9) => \half_pipeline_genblock.mlt_reg_reg_n_144\,
      PCOUT(8) => \half_pipeline_genblock.mlt_reg_reg_n_145\,
      PCOUT(7) => \half_pipeline_genblock.mlt_reg_reg_n_146\,
      PCOUT(6) => \half_pipeline_genblock.mlt_reg_reg_n_147\,
      PCOUT(5) => \half_pipeline_genblock.mlt_reg_reg_n_148\,
      PCOUT(4) => \half_pipeline_genblock.mlt_reg_reg_n_149\,
      PCOUT(3) => \half_pipeline_genblock.mlt_reg_reg_n_150\,
      PCOUT(2) => \half_pipeline_genblock.mlt_reg_reg_n_151\,
      PCOUT(1) => \half_pipeline_genblock.mlt_reg_reg_n_152\,
      PCOUT(0) => \half_pipeline_genblock.mlt_reg_reg_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => Q(0),
      UNDERFLOW => \NLW_half_pipeline_genblock.mlt_reg_reg_UNDERFLOW_UNCONNECTED\
    );
\half_pipeline_genblock.reset_acc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => reset_acc,
      Q => \half_pipeline_genblock.reset_acc_reg_reg_n_0_[0]\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DSPELogic_16 is
  port (
    acc : out STD_LOGIC_VECTOR ( 32 downto 0 );
    int_axis_ud_tvalid_3 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_acc : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \half_pipeline_genblock.mlt_reg_reg_0\ : in STD_LOGIC;
    op1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \half_pipeline_genblock.extra_sig_reg_reg[1][1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DSPELogic_16 : entity is "DSPELogic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DSPELogic_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DSPELogic_16 is
  signal \half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_19__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_20__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_21__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_22__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_23__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_24__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_25__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_26__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_27__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_28__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_29__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_30__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_31__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_32__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_33__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_34__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_35__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_36__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_37__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_38__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_39__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_40__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_41__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_42__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_43__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_44__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_45__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_46__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_47__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_48__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_49__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_i_50__0_n_0\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_100\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_101\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_102\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_103\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_104\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_105\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_106\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_107\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_108\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_109\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_110\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_111\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_112\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_113\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_114\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_115\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_116\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_117\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_118\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_119\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_120\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_121\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_122\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_123\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_124\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_125\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_126\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_127\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_128\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_129\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_130\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_131\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_132\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_133\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_134\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_135\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_136\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_137\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_138\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_139\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_140\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_141\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_142\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_143\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_144\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_145\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_146\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_147\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_148\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_149\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_150\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_151\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_152\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_153\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_73\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_74\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_75\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_76\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_77\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_78\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_79\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_80\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_81\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_82\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_83\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_84\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_85\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_86\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_87\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_88\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_89\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_90\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_91\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_92\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_93\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_94\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_95\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_96\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_97\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_98\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_99\ : STD_LOGIC;
  signal \half_pipeline_genblock.reset_acc_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_half_pipeline_genblock.acc_reg_reg_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_half_pipeline_genblock.acc_reg_reg_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_half_pipeline_genblock.acc_reg_reg_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal \NLW_half_pipeline_genblock.acc_reg_reg_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 33 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \half_pipeline_genblock.acc_reg_reg\ : label is "{SYNTH-12 {cell *THIS*}}";
begin
\half_pipeline_genblock.acc_reg_reg\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_half_pipeline_genblock.acc_reg_reg_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_half_pipeline_genblock.acc_reg_reg_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_half_pipeline_genblock.acc_reg_reg_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_half_pipeline_genblock.acc_reg_reg_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => core_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_half_pipeline_genblock.acc_reg_reg_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 5) => B"00",
      OPMODE(4) => OPMODE(0),
      OPMODE(3 downto 1) => B"001",
      OPMODE(0) => \half_pipeline_genblock.reset_acc_reg_reg_n_0_[0]\,
      OVERFLOW => \NLW_half_pipeline_genblock.acc_reg_reg_OVERFLOW_UNCONNECTED\,
      P(47 downto 33) => \NLW_half_pipeline_genblock.acc_reg_reg_P_UNCONNECTED\(47 downto 33),
      P(32 downto 0) => acc(32 downto 0),
      PATTERNBDETECT => \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \half_pipeline_genblock.mlt_reg_reg_n_106\,
      PCIN(46) => \half_pipeline_genblock.mlt_reg_reg_n_107\,
      PCIN(45) => \half_pipeline_genblock.mlt_reg_reg_n_108\,
      PCIN(44) => \half_pipeline_genblock.mlt_reg_reg_n_109\,
      PCIN(43) => \half_pipeline_genblock.mlt_reg_reg_n_110\,
      PCIN(42) => \half_pipeline_genblock.mlt_reg_reg_n_111\,
      PCIN(41) => \half_pipeline_genblock.mlt_reg_reg_n_112\,
      PCIN(40) => \half_pipeline_genblock.mlt_reg_reg_n_113\,
      PCIN(39) => \half_pipeline_genblock.mlt_reg_reg_n_114\,
      PCIN(38) => \half_pipeline_genblock.mlt_reg_reg_n_115\,
      PCIN(37) => \half_pipeline_genblock.mlt_reg_reg_n_116\,
      PCIN(36) => \half_pipeline_genblock.mlt_reg_reg_n_117\,
      PCIN(35) => \half_pipeline_genblock.mlt_reg_reg_n_118\,
      PCIN(34) => \half_pipeline_genblock.mlt_reg_reg_n_119\,
      PCIN(33) => \half_pipeline_genblock.mlt_reg_reg_n_120\,
      PCIN(32) => \half_pipeline_genblock.mlt_reg_reg_n_121\,
      PCIN(31) => \half_pipeline_genblock.mlt_reg_reg_n_122\,
      PCIN(30) => \half_pipeline_genblock.mlt_reg_reg_n_123\,
      PCIN(29) => \half_pipeline_genblock.mlt_reg_reg_n_124\,
      PCIN(28) => \half_pipeline_genblock.mlt_reg_reg_n_125\,
      PCIN(27) => \half_pipeline_genblock.mlt_reg_reg_n_126\,
      PCIN(26) => \half_pipeline_genblock.mlt_reg_reg_n_127\,
      PCIN(25) => \half_pipeline_genblock.mlt_reg_reg_n_128\,
      PCIN(24) => \half_pipeline_genblock.mlt_reg_reg_n_129\,
      PCIN(23) => \half_pipeline_genblock.mlt_reg_reg_n_130\,
      PCIN(22) => \half_pipeline_genblock.mlt_reg_reg_n_131\,
      PCIN(21) => \half_pipeline_genblock.mlt_reg_reg_n_132\,
      PCIN(20) => \half_pipeline_genblock.mlt_reg_reg_n_133\,
      PCIN(19) => \half_pipeline_genblock.mlt_reg_reg_n_134\,
      PCIN(18) => \half_pipeline_genblock.mlt_reg_reg_n_135\,
      PCIN(17) => \half_pipeline_genblock.mlt_reg_reg_n_136\,
      PCIN(16) => \half_pipeline_genblock.mlt_reg_reg_n_137\,
      PCIN(15) => \half_pipeline_genblock.mlt_reg_reg_n_138\,
      PCIN(14) => \half_pipeline_genblock.mlt_reg_reg_n_139\,
      PCIN(13) => \half_pipeline_genblock.mlt_reg_reg_n_140\,
      PCIN(12) => \half_pipeline_genblock.mlt_reg_reg_n_141\,
      PCIN(11) => \half_pipeline_genblock.mlt_reg_reg_n_142\,
      PCIN(10) => \half_pipeline_genblock.mlt_reg_reg_n_143\,
      PCIN(9) => \half_pipeline_genblock.mlt_reg_reg_n_144\,
      PCIN(8) => \half_pipeline_genblock.mlt_reg_reg_n_145\,
      PCIN(7) => \half_pipeline_genblock.mlt_reg_reg_n_146\,
      PCIN(6) => \half_pipeline_genblock.mlt_reg_reg_n_147\,
      PCIN(5) => \half_pipeline_genblock.mlt_reg_reg_n_148\,
      PCIN(4) => \half_pipeline_genblock.mlt_reg_reg_n_149\,
      PCIN(3) => \half_pipeline_genblock.mlt_reg_reg_n_150\,
      PCIN(2) => \half_pipeline_genblock.mlt_reg_reg_n_151\,
      PCIN(1) => \half_pipeline_genblock.mlt_reg_reg_n_152\,
      PCIN(0) => \half_pipeline_genblock.mlt_reg_reg_n_153\,
      PCOUT(47 downto 0) => \NLW_half_pipeline_genblock.acc_reg_reg_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => Q(0),
      UNDERFLOW => \NLW_half_pipeline_genblock.acc_reg_reg_UNDERFLOW_UNCONNECTED\
    );
\half_pipeline_genblock.extra_sig_reg_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \half_pipeline_genblock.extra_sig_reg_reg[1][1]_0\,
      Q => int_axis_ud_tvalid_3,
      R => Q(0)
    );
\half_pipeline_genblock.mlt_reg_reg\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_half_pipeline_genblock.mlt_reg_reg_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => op1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_half_pipeline_genblock.mlt_reg_reg_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => \half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0\,
      C(46) => \half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0\,
      C(45) => \half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0\,
      C(44) => \half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0\,
      C(43) => \half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0\,
      C(42) => \half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0\,
      C(41) => \half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0\,
      C(40) => \half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0\,
      C(39) => \half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0\,
      C(38) => \half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0\,
      C(37) => \half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0\,
      C(36) => \half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0\,
      C(35) => \half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0\,
      C(34) => \half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0\,
      C(33) => \half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0\,
      C(32) => \half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0\,
      C(31) => \half_pipeline_genblock.mlt_reg_reg_i_19__0_n_0\,
      C(30) => \half_pipeline_genblock.mlt_reg_reg_i_20__0_n_0\,
      C(29) => \half_pipeline_genblock.mlt_reg_reg_i_21__0_n_0\,
      C(28) => \half_pipeline_genblock.mlt_reg_reg_i_22__0_n_0\,
      C(27) => \half_pipeline_genblock.mlt_reg_reg_i_23__0_n_0\,
      C(26) => \half_pipeline_genblock.mlt_reg_reg_i_24__0_n_0\,
      C(25) => \half_pipeline_genblock.mlt_reg_reg_i_25__0_n_0\,
      C(24) => \half_pipeline_genblock.mlt_reg_reg_i_26__0_n_0\,
      C(23) => \half_pipeline_genblock.mlt_reg_reg_i_27__0_n_0\,
      C(22) => \half_pipeline_genblock.mlt_reg_reg_i_28__0_n_0\,
      C(21) => \half_pipeline_genblock.mlt_reg_reg_i_29__0_n_0\,
      C(20) => \half_pipeline_genblock.mlt_reg_reg_i_30__0_n_0\,
      C(19) => \half_pipeline_genblock.mlt_reg_reg_i_31__0_n_0\,
      C(18) => \half_pipeline_genblock.mlt_reg_reg_i_32__0_n_0\,
      C(17) => \half_pipeline_genblock.mlt_reg_reg_i_33__0_n_0\,
      C(16) => \half_pipeline_genblock.mlt_reg_reg_i_34__0_n_0\,
      C(15) => \half_pipeline_genblock.mlt_reg_reg_i_35__0_n_0\,
      C(14) => \half_pipeline_genblock.mlt_reg_reg_i_36__0_n_0\,
      C(13) => \half_pipeline_genblock.mlt_reg_reg_i_37__0_n_0\,
      C(12) => \half_pipeline_genblock.mlt_reg_reg_i_38__0_n_0\,
      C(11) => \half_pipeline_genblock.mlt_reg_reg_i_39__0_n_0\,
      C(10) => \half_pipeline_genblock.mlt_reg_reg_i_40__0_n_0\,
      C(9) => \half_pipeline_genblock.mlt_reg_reg_i_41__0_n_0\,
      C(8) => \half_pipeline_genblock.mlt_reg_reg_i_42__0_n_0\,
      C(7) => \half_pipeline_genblock.mlt_reg_reg_i_43__0_n_0\,
      C(6) => \half_pipeline_genblock.mlt_reg_reg_i_44__0_n_0\,
      C(5) => \half_pipeline_genblock.mlt_reg_reg_i_45__0_n_0\,
      C(4) => \half_pipeline_genblock.mlt_reg_reg_i_46__0_n_0\,
      C(3) => \half_pipeline_genblock.mlt_reg_reg_i_47__0_n_0\,
      C(2) => \half_pipeline_genblock.mlt_reg_reg_i_48__0_n_0\,
      C(1) => \half_pipeline_genblock.mlt_reg_reg_i_49__0_n_0\,
      C(0) => \half_pipeline_genblock.mlt_reg_reg_i_50__0_n_0\,
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_half_pipeline_genblock.mlt_reg_reg_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_half_pipeline_genblock.mlt_reg_reg_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \half_pipeline_genblock.mlt_reg_reg_0\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => core_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_half_pipeline_genblock.mlt_reg_reg_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_half_pipeline_genblock.mlt_reg_reg_OVERFLOW_UNCONNECTED\,
      P(47 downto 33) => \NLW_half_pipeline_genblock.mlt_reg_reg_P_UNCONNECTED\(47 downto 33),
      P(32) => \half_pipeline_genblock.mlt_reg_reg_n_73\,
      P(31) => \half_pipeline_genblock.mlt_reg_reg_n_74\,
      P(30) => \half_pipeline_genblock.mlt_reg_reg_n_75\,
      P(29) => \half_pipeline_genblock.mlt_reg_reg_n_76\,
      P(28) => \half_pipeline_genblock.mlt_reg_reg_n_77\,
      P(27) => \half_pipeline_genblock.mlt_reg_reg_n_78\,
      P(26) => \half_pipeline_genblock.mlt_reg_reg_n_79\,
      P(25) => \half_pipeline_genblock.mlt_reg_reg_n_80\,
      P(24) => \half_pipeline_genblock.mlt_reg_reg_n_81\,
      P(23) => \half_pipeline_genblock.mlt_reg_reg_n_82\,
      P(22) => \half_pipeline_genblock.mlt_reg_reg_n_83\,
      P(21) => \half_pipeline_genblock.mlt_reg_reg_n_84\,
      P(20) => \half_pipeline_genblock.mlt_reg_reg_n_85\,
      P(19) => \half_pipeline_genblock.mlt_reg_reg_n_86\,
      P(18) => \half_pipeline_genblock.mlt_reg_reg_n_87\,
      P(17) => \half_pipeline_genblock.mlt_reg_reg_n_88\,
      P(16) => \half_pipeline_genblock.mlt_reg_reg_n_89\,
      P(15) => \half_pipeline_genblock.mlt_reg_reg_n_90\,
      P(14) => \half_pipeline_genblock.mlt_reg_reg_n_91\,
      P(13) => \half_pipeline_genblock.mlt_reg_reg_n_92\,
      P(12) => \half_pipeline_genblock.mlt_reg_reg_n_93\,
      P(11) => \half_pipeline_genblock.mlt_reg_reg_n_94\,
      P(10) => \half_pipeline_genblock.mlt_reg_reg_n_95\,
      P(9) => \half_pipeline_genblock.mlt_reg_reg_n_96\,
      P(8) => \half_pipeline_genblock.mlt_reg_reg_n_97\,
      P(7) => \half_pipeline_genblock.mlt_reg_reg_n_98\,
      P(6) => \half_pipeline_genblock.mlt_reg_reg_n_99\,
      P(5) => \half_pipeline_genblock.mlt_reg_reg_n_100\,
      P(4) => \half_pipeline_genblock.mlt_reg_reg_n_101\,
      P(3) => \half_pipeline_genblock.mlt_reg_reg_n_102\,
      P(2) => \half_pipeline_genblock.mlt_reg_reg_n_103\,
      P(1) => \half_pipeline_genblock.mlt_reg_reg_n_104\,
      P(0) => \half_pipeline_genblock.mlt_reg_reg_n_105\,
      PATTERNBDETECT => \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \half_pipeline_genblock.mlt_reg_reg_n_106\,
      PCOUT(46) => \half_pipeline_genblock.mlt_reg_reg_n_107\,
      PCOUT(45) => \half_pipeline_genblock.mlt_reg_reg_n_108\,
      PCOUT(44) => \half_pipeline_genblock.mlt_reg_reg_n_109\,
      PCOUT(43) => \half_pipeline_genblock.mlt_reg_reg_n_110\,
      PCOUT(42) => \half_pipeline_genblock.mlt_reg_reg_n_111\,
      PCOUT(41) => \half_pipeline_genblock.mlt_reg_reg_n_112\,
      PCOUT(40) => \half_pipeline_genblock.mlt_reg_reg_n_113\,
      PCOUT(39) => \half_pipeline_genblock.mlt_reg_reg_n_114\,
      PCOUT(38) => \half_pipeline_genblock.mlt_reg_reg_n_115\,
      PCOUT(37) => \half_pipeline_genblock.mlt_reg_reg_n_116\,
      PCOUT(36) => \half_pipeline_genblock.mlt_reg_reg_n_117\,
      PCOUT(35) => \half_pipeline_genblock.mlt_reg_reg_n_118\,
      PCOUT(34) => \half_pipeline_genblock.mlt_reg_reg_n_119\,
      PCOUT(33) => \half_pipeline_genblock.mlt_reg_reg_n_120\,
      PCOUT(32) => \half_pipeline_genblock.mlt_reg_reg_n_121\,
      PCOUT(31) => \half_pipeline_genblock.mlt_reg_reg_n_122\,
      PCOUT(30) => \half_pipeline_genblock.mlt_reg_reg_n_123\,
      PCOUT(29) => \half_pipeline_genblock.mlt_reg_reg_n_124\,
      PCOUT(28) => \half_pipeline_genblock.mlt_reg_reg_n_125\,
      PCOUT(27) => \half_pipeline_genblock.mlt_reg_reg_n_126\,
      PCOUT(26) => \half_pipeline_genblock.mlt_reg_reg_n_127\,
      PCOUT(25) => \half_pipeline_genblock.mlt_reg_reg_n_128\,
      PCOUT(24) => \half_pipeline_genblock.mlt_reg_reg_n_129\,
      PCOUT(23) => \half_pipeline_genblock.mlt_reg_reg_n_130\,
      PCOUT(22) => \half_pipeline_genblock.mlt_reg_reg_n_131\,
      PCOUT(21) => \half_pipeline_genblock.mlt_reg_reg_n_132\,
      PCOUT(20) => \half_pipeline_genblock.mlt_reg_reg_n_133\,
      PCOUT(19) => \half_pipeline_genblock.mlt_reg_reg_n_134\,
      PCOUT(18) => \half_pipeline_genblock.mlt_reg_reg_n_135\,
      PCOUT(17) => \half_pipeline_genblock.mlt_reg_reg_n_136\,
      PCOUT(16) => \half_pipeline_genblock.mlt_reg_reg_n_137\,
      PCOUT(15) => \half_pipeline_genblock.mlt_reg_reg_n_138\,
      PCOUT(14) => \half_pipeline_genblock.mlt_reg_reg_n_139\,
      PCOUT(13) => \half_pipeline_genblock.mlt_reg_reg_n_140\,
      PCOUT(12) => \half_pipeline_genblock.mlt_reg_reg_n_141\,
      PCOUT(11) => \half_pipeline_genblock.mlt_reg_reg_n_142\,
      PCOUT(10) => \half_pipeline_genblock.mlt_reg_reg_n_143\,
      PCOUT(9) => \half_pipeline_genblock.mlt_reg_reg_n_144\,
      PCOUT(8) => \half_pipeline_genblock.mlt_reg_reg_n_145\,
      PCOUT(7) => \half_pipeline_genblock.mlt_reg_reg_n_146\,
      PCOUT(6) => \half_pipeline_genblock.mlt_reg_reg_n_147\,
      PCOUT(5) => \half_pipeline_genblock.mlt_reg_reg_n_148\,
      PCOUT(4) => \half_pipeline_genblock.mlt_reg_reg_n_149\,
      PCOUT(3) => \half_pipeline_genblock.mlt_reg_reg_n_150\,
      PCOUT(2) => \half_pipeline_genblock.mlt_reg_reg_n_151\,
      PCOUT(1) => \half_pipeline_genblock.mlt_reg_reg_n_152\,
      PCOUT(0) => \half_pipeline_genblock.mlt_reg_reg_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => Q(0),
      UNDERFLOW => \NLW_half_pipeline_genblock.mlt_reg_reg_UNDERFLOW_UNCONNECTED\
    );
\half_pipeline_genblock.mlt_reg_reg_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_19__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_20__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_21__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_22__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_23__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_24__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_25__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_26__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_27__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_28__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_29__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_30__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_31__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_32__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_33__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_34__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_35__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_36__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_37__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_38__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_39__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_40__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_41__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_42__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_43__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_44__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_45__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_46__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_47__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_48__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_49__0_n_0\
    );
\half_pipeline_genblock.mlt_reg_reg_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => \half_pipeline_genblock.mlt_reg_reg_i_50__0_n_0\
    );
\half_pipeline_genblock.reset_acc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => reset_acc,
      Q => \half_pipeline_genblock.reset_acc_reg_reg_n_0_[0]\,
      R => Q(0)
    );
operation_busy_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DSPELogic_9 is
  port (
    acc : out STD_LOGIC_VECTOR ( 32 downto 0 );
    export_rslt_sync : out STD_LOGIC;
    int_axis_ud_tlast_1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_acc : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \half_pipeline_genblock.mlt_reg_reg_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    op1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    op2 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \half_pipeline_genblock.acc_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    export_rslt : in STD_LOGIC;
    export_rslt_last : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DSPELogic_9 : entity is "DSPELogic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DSPELogic_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DSPELogic_9 is
  signal \half_pipeline_genblock.mlt_reg_reg_n_100\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_101\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_102\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_103\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_104\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_105\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_106\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_107\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_108\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_109\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_110\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_111\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_112\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_113\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_114\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_115\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_116\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_117\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_118\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_119\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_120\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_121\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_122\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_123\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_124\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_125\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_126\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_127\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_128\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_129\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_130\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_131\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_132\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_133\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_134\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_135\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_136\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_137\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_138\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_139\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_140\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_141\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_142\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_143\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_144\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_145\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_146\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_147\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_148\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_149\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_150\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_151\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_152\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_153\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_73\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_74\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_75\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_76\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_77\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_78\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_79\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_80\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_81\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_82\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_83\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_84\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_85\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_86\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_87\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_88\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_89\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_90\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_91\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_92\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_93\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_94\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_95\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_96\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_97\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_98\ : STD_LOGIC;
  signal \half_pipeline_genblock.mlt_reg_reg_n_99\ : STD_LOGIC;
  signal \half_pipeline_genblock.reset_acc_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.acc_reg_reg_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_half_pipeline_genblock.acc_reg_reg_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_half_pipeline_genblock.acc_reg_reg_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_half_pipeline_genblock.acc_reg_reg_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal \NLW_half_pipeline_genblock.acc_reg_reg_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_half_pipeline_genblock.mlt_reg_reg_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 33 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \half_pipeline_genblock.acc_reg_reg\ : label is "{SYNTH-12 {cell *THIS*}}";
begin
\half_pipeline_genblock.acc_reg_reg\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_half_pipeline_genblock.acc_reg_reg_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_half_pipeline_genblock.acc_reg_reg_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_half_pipeline_genblock.acc_reg_reg_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_half_pipeline_genblock.acc_reg_reg_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => core_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_half_pipeline_genblock.acc_reg_reg_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 5) => B"00",
      OPMODE(4) => \half_pipeline_genblock.acc_reg_reg_0\(0),
      OPMODE(3 downto 1) => B"001",
      OPMODE(0) => \half_pipeline_genblock.reset_acc_reg_reg_n_0_[0]\,
      OVERFLOW => \NLW_half_pipeline_genblock.acc_reg_reg_OVERFLOW_UNCONNECTED\,
      P(47 downto 33) => \NLW_half_pipeline_genblock.acc_reg_reg_P_UNCONNECTED\(47 downto 33),
      P(32 downto 0) => acc(32 downto 0),
      PATTERNBDETECT => \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \half_pipeline_genblock.mlt_reg_reg_n_106\,
      PCIN(46) => \half_pipeline_genblock.mlt_reg_reg_n_107\,
      PCIN(45) => \half_pipeline_genblock.mlt_reg_reg_n_108\,
      PCIN(44) => \half_pipeline_genblock.mlt_reg_reg_n_109\,
      PCIN(43) => \half_pipeline_genblock.mlt_reg_reg_n_110\,
      PCIN(42) => \half_pipeline_genblock.mlt_reg_reg_n_111\,
      PCIN(41) => \half_pipeline_genblock.mlt_reg_reg_n_112\,
      PCIN(40) => \half_pipeline_genblock.mlt_reg_reg_n_113\,
      PCIN(39) => \half_pipeline_genblock.mlt_reg_reg_n_114\,
      PCIN(38) => \half_pipeline_genblock.mlt_reg_reg_n_115\,
      PCIN(37) => \half_pipeline_genblock.mlt_reg_reg_n_116\,
      PCIN(36) => \half_pipeline_genblock.mlt_reg_reg_n_117\,
      PCIN(35) => \half_pipeline_genblock.mlt_reg_reg_n_118\,
      PCIN(34) => \half_pipeline_genblock.mlt_reg_reg_n_119\,
      PCIN(33) => \half_pipeline_genblock.mlt_reg_reg_n_120\,
      PCIN(32) => \half_pipeline_genblock.mlt_reg_reg_n_121\,
      PCIN(31) => \half_pipeline_genblock.mlt_reg_reg_n_122\,
      PCIN(30) => \half_pipeline_genblock.mlt_reg_reg_n_123\,
      PCIN(29) => \half_pipeline_genblock.mlt_reg_reg_n_124\,
      PCIN(28) => \half_pipeline_genblock.mlt_reg_reg_n_125\,
      PCIN(27) => \half_pipeline_genblock.mlt_reg_reg_n_126\,
      PCIN(26) => \half_pipeline_genblock.mlt_reg_reg_n_127\,
      PCIN(25) => \half_pipeline_genblock.mlt_reg_reg_n_128\,
      PCIN(24) => \half_pipeline_genblock.mlt_reg_reg_n_129\,
      PCIN(23) => \half_pipeline_genblock.mlt_reg_reg_n_130\,
      PCIN(22) => \half_pipeline_genblock.mlt_reg_reg_n_131\,
      PCIN(21) => \half_pipeline_genblock.mlt_reg_reg_n_132\,
      PCIN(20) => \half_pipeline_genblock.mlt_reg_reg_n_133\,
      PCIN(19) => \half_pipeline_genblock.mlt_reg_reg_n_134\,
      PCIN(18) => \half_pipeline_genblock.mlt_reg_reg_n_135\,
      PCIN(17) => \half_pipeline_genblock.mlt_reg_reg_n_136\,
      PCIN(16) => \half_pipeline_genblock.mlt_reg_reg_n_137\,
      PCIN(15) => \half_pipeline_genblock.mlt_reg_reg_n_138\,
      PCIN(14) => \half_pipeline_genblock.mlt_reg_reg_n_139\,
      PCIN(13) => \half_pipeline_genblock.mlt_reg_reg_n_140\,
      PCIN(12) => \half_pipeline_genblock.mlt_reg_reg_n_141\,
      PCIN(11) => \half_pipeline_genblock.mlt_reg_reg_n_142\,
      PCIN(10) => \half_pipeline_genblock.mlt_reg_reg_n_143\,
      PCIN(9) => \half_pipeline_genblock.mlt_reg_reg_n_144\,
      PCIN(8) => \half_pipeline_genblock.mlt_reg_reg_n_145\,
      PCIN(7) => \half_pipeline_genblock.mlt_reg_reg_n_146\,
      PCIN(6) => \half_pipeline_genblock.mlt_reg_reg_n_147\,
      PCIN(5) => \half_pipeline_genblock.mlt_reg_reg_n_148\,
      PCIN(4) => \half_pipeline_genblock.mlt_reg_reg_n_149\,
      PCIN(3) => \half_pipeline_genblock.mlt_reg_reg_n_150\,
      PCIN(2) => \half_pipeline_genblock.mlt_reg_reg_n_151\,
      PCIN(1) => \half_pipeline_genblock.mlt_reg_reg_n_152\,
      PCIN(0) => \half_pipeline_genblock.mlt_reg_reg_n_153\,
      PCOUT(47 downto 0) => \NLW_half_pipeline_genblock.acc_reg_reg_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => Q(0),
      UNDERFLOW => \NLW_half_pipeline_genblock.acc_reg_reg_UNDERFLOW_UNCONNECTED\
    );
\half_pipeline_genblock.extra_sig_reg_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => export_rslt_last,
      Q => int_axis_ud_tlast_1,
      R => Q(0)
    );
\half_pipeline_genblock.extra_sig_reg_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => export_rslt,
      Q => export_rslt_sync,
      R => Q(0)
    );
\half_pipeline_genblock.mlt_reg_reg\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_half_pipeline_genblock.mlt_reg_reg_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => op1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_half_pipeline_genblock.mlt_reg_reg_BCOUT_UNCONNECTED\(17 downto 0),
      C(47) => op2(32),
      C(46) => op2(32),
      C(45) => op2(32),
      C(44) => op2(32),
      C(43) => op2(32),
      C(42) => op2(32),
      C(41) => op2(32),
      C(40) => op2(32),
      C(39) => op2(32),
      C(38) => op2(32),
      C(37) => op2(32),
      C(36) => op2(32),
      C(35) => op2(32),
      C(34) => op2(32),
      C(33) => op2(32),
      C(32 downto 0) => op2(32 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_half_pipeline_genblock.mlt_reg_reg_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_half_pipeline_genblock.mlt_reg_reg_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \half_pipeline_genblock.mlt_reg_reg_0\,
      CEC => E(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => core_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_half_pipeline_genblock.mlt_reg_reg_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6) => '0',
      OPMODE(5) => OPMODE(1),
      OPMODE(4) => OPMODE(1),
      OPMODE(3) => '0',
      OPMODE(2) => OPMODE(0),
      OPMODE(1) => '0',
      OPMODE(0) => OPMODE(0),
      OVERFLOW => \NLW_half_pipeline_genblock.mlt_reg_reg_OVERFLOW_UNCONNECTED\,
      P(47 downto 33) => \NLW_half_pipeline_genblock.mlt_reg_reg_P_UNCONNECTED\(47 downto 33),
      P(32) => \half_pipeline_genblock.mlt_reg_reg_n_73\,
      P(31) => \half_pipeline_genblock.mlt_reg_reg_n_74\,
      P(30) => \half_pipeline_genblock.mlt_reg_reg_n_75\,
      P(29) => \half_pipeline_genblock.mlt_reg_reg_n_76\,
      P(28) => \half_pipeline_genblock.mlt_reg_reg_n_77\,
      P(27) => \half_pipeline_genblock.mlt_reg_reg_n_78\,
      P(26) => \half_pipeline_genblock.mlt_reg_reg_n_79\,
      P(25) => \half_pipeline_genblock.mlt_reg_reg_n_80\,
      P(24) => \half_pipeline_genblock.mlt_reg_reg_n_81\,
      P(23) => \half_pipeline_genblock.mlt_reg_reg_n_82\,
      P(22) => \half_pipeline_genblock.mlt_reg_reg_n_83\,
      P(21) => \half_pipeline_genblock.mlt_reg_reg_n_84\,
      P(20) => \half_pipeline_genblock.mlt_reg_reg_n_85\,
      P(19) => \half_pipeline_genblock.mlt_reg_reg_n_86\,
      P(18) => \half_pipeline_genblock.mlt_reg_reg_n_87\,
      P(17) => \half_pipeline_genblock.mlt_reg_reg_n_88\,
      P(16) => \half_pipeline_genblock.mlt_reg_reg_n_89\,
      P(15) => \half_pipeline_genblock.mlt_reg_reg_n_90\,
      P(14) => \half_pipeline_genblock.mlt_reg_reg_n_91\,
      P(13) => \half_pipeline_genblock.mlt_reg_reg_n_92\,
      P(12) => \half_pipeline_genblock.mlt_reg_reg_n_93\,
      P(11) => \half_pipeline_genblock.mlt_reg_reg_n_94\,
      P(10) => \half_pipeline_genblock.mlt_reg_reg_n_95\,
      P(9) => \half_pipeline_genblock.mlt_reg_reg_n_96\,
      P(8) => \half_pipeline_genblock.mlt_reg_reg_n_97\,
      P(7) => \half_pipeline_genblock.mlt_reg_reg_n_98\,
      P(6) => \half_pipeline_genblock.mlt_reg_reg_n_99\,
      P(5) => \half_pipeline_genblock.mlt_reg_reg_n_100\,
      P(4) => \half_pipeline_genblock.mlt_reg_reg_n_101\,
      P(3) => \half_pipeline_genblock.mlt_reg_reg_n_102\,
      P(2) => \half_pipeline_genblock.mlt_reg_reg_n_103\,
      P(1) => \half_pipeline_genblock.mlt_reg_reg_n_104\,
      P(0) => \half_pipeline_genblock.mlt_reg_reg_n_105\,
      PATTERNBDETECT => \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \half_pipeline_genblock.mlt_reg_reg_n_106\,
      PCOUT(46) => \half_pipeline_genblock.mlt_reg_reg_n_107\,
      PCOUT(45) => \half_pipeline_genblock.mlt_reg_reg_n_108\,
      PCOUT(44) => \half_pipeline_genblock.mlt_reg_reg_n_109\,
      PCOUT(43) => \half_pipeline_genblock.mlt_reg_reg_n_110\,
      PCOUT(42) => \half_pipeline_genblock.mlt_reg_reg_n_111\,
      PCOUT(41) => \half_pipeline_genblock.mlt_reg_reg_n_112\,
      PCOUT(40) => \half_pipeline_genblock.mlt_reg_reg_n_113\,
      PCOUT(39) => \half_pipeline_genblock.mlt_reg_reg_n_114\,
      PCOUT(38) => \half_pipeline_genblock.mlt_reg_reg_n_115\,
      PCOUT(37) => \half_pipeline_genblock.mlt_reg_reg_n_116\,
      PCOUT(36) => \half_pipeline_genblock.mlt_reg_reg_n_117\,
      PCOUT(35) => \half_pipeline_genblock.mlt_reg_reg_n_118\,
      PCOUT(34) => \half_pipeline_genblock.mlt_reg_reg_n_119\,
      PCOUT(33) => \half_pipeline_genblock.mlt_reg_reg_n_120\,
      PCOUT(32) => \half_pipeline_genblock.mlt_reg_reg_n_121\,
      PCOUT(31) => \half_pipeline_genblock.mlt_reg_reg_n_122\,
      PCOUT(30) => \half_pipeline_genblock.mlt_reg_reg_n_123\,
      PCOUT(29) => \half_pipeline_genblock.mlt_reg_reg_n_124\,
      PCOUT(28) => \half_pipeline_genblock.mlt_reg_reg_n_125\,
      PCOUT(27) => \half_pipeline_genblock.mlt_reg_reg_n_126\,
      PCOUT(26) => \half_pipeline_genblock.mlt_reg_reg_n_127\,
      PCOUT(25) => \half_pipeline_genblock.mlt_reg_reg_n_128\,
      PCOUT(24) => \half_pipeline_genblock.mlt_reg_reg_n_129\,
      PCOUT(23) => \half_pipeline_genblock.mlt_reg_reg_n_130\,
      PCOUT(22) => \half_pipeline_genblock.mlt_reg_reg_n_131\,
      PCOUT(21) => \half_pipeline_genblock.mlt_reg_reg_n_132\,
      PCOUT(20) => \half_pipeline_genblock.mlt_reg_reg_n_133\,
      PCOUT(19) => \half_pipeline_genblock.mlt_reg_reg_n_134\,
      PCOUT(18) => \half_pipeline_genblock.mlt_reg_reg_n_135\,
      PCOUT(17) => \half_pipeline_genblock.mlt_reg_reg_n_136\,
      PCOUT(16) => \half_pipeline_genblock.mlt_reg_reg_n_137\,
      PCOUT(15) => \half_pipeline_genblock.mlt_reg_reg_n_138\,
      PCOUT(14) => \half_pipeline_genblock.mlt_reg_reg_n_139\,
      PCOUT(13) => \half_pipeline_genblock.mlt_reg_reg_n_140\,
      PCOUT(12) => \half_pipeline_genblock.mlt_reg_reg_n_141\,
      PCOUT(11) => \half_pipeline_genblock.mlt_reg_reg_n_142\,
      PCOUT(10) => \half_pipeline_genblock.mlt_reg_reg_n_143\,
      PCOUT(9) => \half_pipeline_genblock.mlt_reg_reg_n_144\,
      PCOUT(8) => \half_pipeline_genblock.mlt_reg_reg_n_145\,
      PCOUT(7) => \half_pipeline_genblock.mlt_reg_reg_n_146\,
      PCOUT(6) => \half_pipeline_genblock.mlt_reg_reg_n_147\,
      PCOUT(5) => \half_pipeline_genblock.mlt_reg_reg_n_148\,
      PCOUT(4) => \half_pipeline_genblock.mlt_reg_reg_n_149\,
      PCOUT(3) => \half_pipeline_genblock.mlt_reg_reg_n_150\,
      PCOUT(2) => \half_pipeline_genblock.mlt_reg_reg_n_151\,
      PCOUT(1) => \half_pipeline_genblock.mlt_reg_reg_n_152\,
      PCOUT(0) => \half_pipeline_genblock.mlt_reg_reg_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => Q(0),
      UNDERFLOW => \NLW_half_pipeline_genblock.mlt_reg_reg_UNDERFLOW_UNCONNECTED\
    );
\half_pipeline_genblock.reset_acc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => reset_acc,
      Q => \half_pipeline_genblock.reset_acc_reg_reg_n_0_[0]\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLPEControlUnit is
  port (
    store_l_reg_reg_0 : out STD_LOGIC;
    drop_t : out STD_LOGIC;
    op_start_reg : out STD_LOGIC;
    err_unalligned_data_reg : out STD_LOGIC;
    OPMODE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rst_pipeline_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    store_l_reg_reg_1 : out STD_LOGIC;
    \fsm_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \fsm_state_reg[2]_1\ : out STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    store_t_reg : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    drop_t_reg : in STD_LOGIC;
    op_start_reg_reg_0 : in STD_LOGIC;
    err_unalligned_data_reg_reg_0 : in STD_LOGIC;
    int_axis_t_tvalid : in STD_LOGIC;
    int_axis_l_tvalid : in STD_LOGIC;
    \half_pipeline_genblock.acc_reg_reg\ : in STD_LOGIC;
    \i_/fsm_state_next_reg[1]_i_1\ : in STD_LOGIC;
    \up_register_genblock.s_axis_u_tready_int\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \half_pipeline_genblock.acc_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    err_unalligned_data_int : in STD_LOGIC;
    \fsm_state_reg[2]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLPEControlUnit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLPEControlUnit is
  signal \^fsm_state_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rst_pipeline_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \fsm_state_next_reg[0]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \fsm_state_next_reg[0]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \fsm_state_next_reg[1]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \fsm_state_next_reg[1]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fsm_state_next_reg[1]_i_5\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \half_pipeline_genblock.extra_sig_reg[1][1]_i_1\ : label is "soft_lutpair122";
begin
  \fsm_state_reg[2]_0\(2 downto 0) <= \^fsm_state_reg[2]_0\(2 downto 0);
  \rst_pipeline_reg[3]\(2 downto 0) <= \^rst_pipeline_reg[3]\(2 downto 0);
drop_l_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => core_clk,
      CE => '1',
      D => drop_t_reg,
      Q => drop_t,
      S => AR(1)
    );
err_unalligned_data_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => err_unalligned_data_reg_reg_0,
      Q => err_unalligned_data_reg,
      R => AR(1)
    );
\fsm_state_next_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => AR(0),
      D => D(0),
      G => \half_pipeline_genblock.acc_reg_reg_0\(0),
      GE => '1',
      Q => \^rst_pipeline_reg[3]\(0)
    );
\fsm_state_next_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => AR(0),
      D => D(1),
      G => \half_pipeline_genblock.acc_reg_reg_0\(0),
      GE => '1',
      Q => \^rst_pipeline_reg[3]\(1)
    );
\fsm_state_next_reg[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \i_/fsm_state_next_reg[1]_i_1\,
      I1 => \up_register_genblock.s_axis_u_tready_int\,
      I2 => \^fsm_state_reg[2]_0\(2),
      I3 => \^fsm_state_reg[2]_0\(1),
      I4 => \^fsm_state_reg[2]_0\(0),
      O => store_l_reg_reg_1
    );
\fsm_state_next_reg[2]\: unisim.vcomponents.LDCP
     port map (
      CLR => AR(1),
      D => D(2),
      G => \half_pipeline_genblock.acc_reg_reg_0\(0),
      PRE => err_unalligned_data_int,
      Q => \^rst_pipeline_reg[3]\(2)
    );
\fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \fsm_state_reg[2]_2\(0),
      Q => \^fsm_state_reg[2]_0\(0),
      R => AR(1)
    );
\fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \fsm_state_reg[2]_2\(1),
      Q => \^fsm_state_reg[2]_0\(1),
      R => AR(1)
    );
\fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \fsm_state_reg[2]_2\(2),
      Q => \^fsm_state_reg[2]_0\(2),
      R => AR(1)
    );
\half_pipeline_genblock.acc_reg_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009000AAAA9999"
    )
        port map (
      I0 => \^rst_pipeline_reg[3]\(0),
      I1 => \^rst_pipeline_reg[3]\(1),
      I2 => int_axis_t_tvalid,
      I3 => int_axis_l_tvalid,
      I4 => \^rst_pipeline_reg[3]\(2),
      I5 => \half_pipeline_genblock.acc_reg_reg\,
      O => OPMODE(0)
    );
\half_pipeline_genblock.extra_sig_reg[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^fsm_state_reg[2]_0\(2),
      I1 => \^fsm_state_reg[2]_0\(1),
      I2 => \^fsm_state_reg[2]_0\(0),
      O => \fsm_state_reg[2]_1\
    );
op_start_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => core_clk,
      CE => '1',
      D => op_start_reg_reg_0,
      Q => op_start_reg,
      S => AR(1)
    );
store_l_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => store_t_reg,
      Q => store_l_reg_reg_0,
      R => AR(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLPEControlUnit__parameterized0\ is
  port (
    store_l_reg_reg_0 : out STD_LOGIC;
    drop_t : out STD_LOGIC;
    acc_res_reg : out STD_LOGIC;
    op_start_reg : out STD_LOGIC;
    export_rslt_reg_reg_0 : out STD_LOGIC;
    local_tlast_reg_reg_0 : out STD_LOGIC;
    \rst_pipeline_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : out STD_LOGIC_VECTOR ( 0 to 0 );
    export_rslt_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    store_u_reg : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    drop_u_reg : in STD_LOGIC;
    acc_res_reg_reg_0 : in STD_LOGIC;
    op_start_reg_reg_0 : in STD_LOGIC;
    local_tlast_reg_reg_1 : in STD_LOGIC;
    \export_rslt_reg_next__0\ : in STD_LOGIC;
    int_axis_ud_tready_2 : in STD_LOGIC;
    export_rslt_reg_reg_2 : in STD_LOGIC;
    \half_pipeline_genblock.acc_reg_reg\ : in STD_LOGIC;
    \half_pipeline_genblock.acc_reg_reg_0\ : in STD_LOGIC;
    export_rslt_reg_reg_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \half_pipeline_genblock.acc_reg_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_state_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLPEControlUnit__parameterized0\ : entity is "ParallelizedLPEControlUnit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLPEControlUnit__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLPEControlUnit__parameterized0\ is
  signal \^acc_res_reg\ : STD_LOGIC;
  signal export_rslt_reg_i_1_n_0 : STD_LOGIC;
  signal \^export_rslt_reg_reg_0\ : STD_LOGIC;
  signal \^rst_pipeline_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \fsm_state_next_reg[0]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \fsm_state_next_reg[0]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \fsm_state_next_reg[1]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \fsm_state_next_reg[1]\ : label is "VCC:GE";
begin
  acc_res_reg <= \^acc_res_reg\;
  export_rslt_reg_reg_0 <= \^export_rslt_reg_reg_0\;
  \rst_pipeline_reg[3]\(2 downto 0) <= \^rst_pipeline_reg[3]\(2 downto 0);
acc_res_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => acc_res_reg_reg_0,
      Q => \^acc_res_reg\,
      R => Q(0)
    );
drop_l_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => core_clk,
      CE => '1',
      D => drop_u_reg,
      Q => drop_t,
      S => Q(0)
    );
export_rslt_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFF0000080000"
    )
        port map (
      I0 => \export_rslt_reg_next__0\,
      I1 => int_axis_ud_tready_2,
      I2 => export_rslt_reg_reg_2,
      I3 => Q(0),
      I4 => \^rst_pipeline_reg[3]\(2),
      I5 => \^export_rslt_reg_reg_0\,
      O => export_rslt_reg_i_1_n_0
    );
export_rslt_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => export_rslt_reg_i_1_n_0,
      Q => \^export_rslt_reg_reg_0\,
      R => '0'
    );
\fsm_state_next_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => Q(0),
      D => export_rslt_reg_reg_3(0),
      G => \half_pipeline_genblock.acc_reg_reg_1\(0),
      GE => '1',
      Q => \^rst_pipeline_reg[3]\(0)
    );
\fsm_state_next_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => Q(0),
      D => export_rslt_reg_reg_3(1),
      G => \half_pipeline_genblock.acc_reg_reg_1\(0),
      GE => '1',
      Q => \^rst_pipeline_reg[3]\(1)
    );
\fsm_state_next_reg[2]\: unisim.vcomponents.LDCP
     port map (
      CLR => Q(0),
      D => export_rslt_reg_reg_3(2),
      G => \half_pipeline_genblock.acc_reg_reg_1\(0),
      PRE => '0',
      Q => \^rst_pipeline_reg[3]\(2)
    );
\fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \fsm_state_reg[2]_1\(0),
      Q => \fsm_state_reg[2]_0\(0),
      R => Q(0)
    );
\fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \fsm_state_reg[2]_1\(1),
      Q => \fsm_state_reg[2]_0\(1),
      R => Q(0)
    );
\fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \fsm_state_reg[2]_1\(2),
      Q => \fsm_state_reg[2]_0\(2),
      R => Q(0)
    );
\half_pipeline_genblock.acc_reg_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \half_pipeline_genblock.acc_reg_reg\,
      I1 => \^rst_pipeline_reg[3]\(1),
      I2 => \^export_rslt_reg_reg_0\,
      I3 => \half_pipeline_genblock.acc_reg_reg_0\,
      I4 => \^rst_pipeline_reg[3]\(2),
      I5 => \^rst_pipeline_reg[3]\(0),
      O => export_rslt_reg_reg_1(0)
    );
\half_pipeline_genblock.mlt_reg_reg_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^rst_pipeline_reg[3]\(0),
      I1 => \^rst_pipeline_reg[3]\(1),
      I2 => \^rst_pipeline_reg[3]\(2),
      I3 => \^acc_res_reg\,
      O => OPMODE(0)
    );
local_tlast_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => local_tlast_reg_reg_1,
      Q => local_tlast_reg_reg_0,
      R => '0'
    );
op_start_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => core_clk,
      CE => '1',
      D => op_start_reg_reg_0,
      Q => op_start_reg,
      S => Q(0)
    );
store_l_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => store_u_reg,
      Q => store_l_reg_reg_0,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLPEControlUnit__parameterized1\ is
  port (
    store_l_reg_reg_0 : out STD_LOGIC;
    drop_t : out STD_LOGIC;
    acc_res_reg : out STD_LOGIC;
    op_start_reg : out STD_LOGIC;
    export_rslt_reg_reg_0 : out STD_LOGIC;
    local_tlast_reg_reg_0 : out STD_LOGIC;
    \rst_pipeline_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : out STD_LOGIC_VECTOR ( 0 to 0 );
    export_rslt_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    store_u_reg : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    drop_u_reg : in STD_LOGIC;
    acc_res_reg_reg_0 : in STD_LOGIC;
    op_start_reg_reg_0 : in STD_LOGIC;
    local_tlast_reg_reg_1 : in STD_LOGIC;
    \export_rslt_reg_next__0\ : in STD_LOGIC;
    int_axis_ud_tready_1 : in STD_LOGIC;
    export_rslt_reg_reg_2 : in STD_LOGIC;
    \half_pipeline_genblock.acc_reg_reg\ : in STD_LOGIC;
    \half_pipeline_genblock.acc_reg_reg_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \half_pipeline_genblock.acc_reg_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_state_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLPEControlUnit__parameterized1\ : entity is "ParallelizedLPEControlUnit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLPEControlUnit__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLPEControlUnit__parameterized1\ is
  signal \^acc_res_reg\ : STD_LOGIC;
  signal \export_rslt_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^export_rslt_reg_reg_0\ : STD_LOGIC;
  signal \^rst_pipeline_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \fsm_state_next_reg[0]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \fsm_state_next_reg[0]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \fsm_state_next_reg[1]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \fsm_state_next_reg[1]\ : label is "VCC:GE";
begin
  acc_res_reg <= \^acc_res_reg\;
  export_rslt_reg_reg_0 <= \^export_rslt_reg_reg_0\;
  \rst_pipeline_reg[3]\(2 downto 0) <= \^rst_pipeline_reg[3]\(2 downto 0);
acc_res_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => acc_res_reg_reg_0,
      Q => \^acc_res_reg\,
      R => Q(0)
    );
drop_l_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => core_clk,
      CE => '1',
      D => drop_u_reg,
      Q => drop_t,
      S => Q(0)
    );
\export_rslt_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFF0000080000"
    )
        port map (
      I0 => \export_rslt_reg_next__0\,
      I1 => int_axis_ud_tready_1,
      I2 => export_rslt_reg_reg_2,
      I3 => Q(0),
      I4 => \^rst_pipeline_reg[3]\(2),
      I5 => \^export_rslt_reg_reg_0\,
      O => \export_rslt_reg_i_1__0_n_0\
    );
export_rslt_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \export_rslt_reg_i_1__0_n_0\,
      Q => \^export_rslt_reg_reg_0\,
      R => '0'
    );
\fsm_state_next_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => Q(0),
      D => D(0),
      G => \half_pipeline_genblock.acc_reg_reg_1\(0),
      GE => '1',
      Q => \^rst_pipeline_reg[3]\(0)
    );
\fsm_state_next_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => Q(0),
      D => D(1),
      G => \half_pipeline_genblock.acc_reg_reg_1\(0),
      GE => '1',
      Q => \^rst_pipeline_reg[3]\(1)
    );
\fsm_state_next_reg[2]\: unisim.vcomponents.LDCP
     port map (
      CLR => Q(0),
      D => D(2),
      G => \half_pipeline_genblock.acc_reg_reg_1\(0),
      PRE => '0',
      Q => \^rst_pipeline_reg[3]\(2)
    );
\fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \fsm_state_reg[2]_1\(0),
      Q => \fsm_state_reg[2]_0\(0),
      R => Q(0)
    );
\fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \fsm_state_reg[2]_1\(1),
      Q => \fsm_state_reg[2]_0\(1),
      R => Q(0)
    );
\fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \fsm_state_reg[2]_1\(2),
      Q => \fsm_state_reg[2]_0\(2),
      R => Q(0)
    );
\half_pipeline_genblock.acc_reg_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \half_pipeline_genblock.acc_reg_reg\,
      I1 => \^rst_pipeline_reg[3]\(1),
      I2 => \^export_rslt_reg_reg_0\,
      I3 => \half_pipeline_genblock.acc_reg_reg_0\,
      I4 => \^rst_pipeline_reg[3]\(2),
      I5 => \^rst_pipeline_reg[3]\(0),
      O => export_rslt_reg_reg_1(0)
    );
\half_pipeline_genblock.mlt_reg_reg_i_53__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^rst_pipeline_reg[3]\(0),
      I1 => \^rst_pipeline_reg[3]\(1),
      I2 => \^rst_pipeline_reg[3]\(2),
      I3 => \^acc_res_reg\,
      O => OPMODE(0)
    );
local_tlast_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => local_tlast_reg_reg_1,
      Q => local_tlast_reg_reg_0,
      R => '0'
    );
op_start_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => core_clk,
      CE => '1',
      D => op_start_reg_reg_0,
      Q => op_start_reg,
      S => Q(0)
    );
store_l_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => store_u_reg,
      Q => store_l_reg_reg_0,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLPEControlUnit__parameterized2\ is
  port (
    store_l_reg_reg_0 : out STD_LOGIC;
    acc_res_reg : out STD_LOGIC;
    drop_t : out STD_LOGIC;
    op_start : out STD_LOGIC;
    export_rslt_reg_reg_0 : out STD_LOGIC;
    local_tlast_reg_reg_0 : out STD_LOGIC;
    \fsm_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rst_pipeline_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_/half_pipeline_genblock.acc_reg_reg_i_2__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    store_u_reg : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    acc_res_reg_reg_0 : in STD_LOGIC;
    drop_u_reg : in STD_LOGIC;
    op_start_reg_reg_0 : in STD_LOGIC;
    local_tlast_reg_reg_1 : in STD_LOGIC;
    int_buf_rslt_s_axis_tready : in STD_LOGIC;
    export_rslt_reg_reg_1 : in STD_LOGIC;
    bypass_adder : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \half_pipeline_genblock.mlt_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_state_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLPEControlUnit__parameterized2\ : entity is "ParallelizedLPEControlUnit";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLPEControlUnit__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLPEControlUnit__parameterized2\ is
  signal \^acc_res_reg\ : STD_LOGIC;
  signal \export_rslt_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^export_rslt_reg_reg_0\ : STD_LOGIC;
  signal \fsm_state_next__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^fsm_state_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^local_tlast_reg_reg_0\ : STD_LOGIC;
  signal \^rst_pipeline_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \fsm_state_next_reg[0]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \fsm_state_next_reg[0]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \fsm_state_next_reg[1]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \fsm_state_next_reg[1]\ : label is "VCC:GE";
begin
  acc_res_reg <= \^acc_res_reg\;
  export_rslt_reg_reg_0 <= \^export_rslt_reg_reg_0\;
  \fsm_state_reg[2]_0\(2 downto 0) <= \^fsm_state_reg[2]_0\(2 downto 0);
  local_tlast_reg_reg_0 <= \^local_tlast_reg_reg_0\;
  \rst_pipeline_reg[3]\(2 downto 0) <= \^rst_pipeline_reg[3]\(2 downto 0);
acc_res_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => acc_res_reg_reg_0,
      Q => \^acc_res_reg\,
      R => Q(0)
    );
drop_l_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => core_clk,
      CE => '1',
      D => drop_u_reg,
      Q => drop_t,
      S => Q(0)
    );
\export_rslt_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0000800000"
    )
        port map (
      I0 => \^local_tlast_reg_reg_0\,
      I1 => export_rslt_reg_reg_1,
      I2 => int_buf_rslt_s_axis_tready,
      I3 => Q(0),
      I4 => \^rst_pipeline_reg[3]\(2),
      I5 => \^export_rslt_reg_reg_0\,
      O => \export_rslt_reg_i_1__1_n_0\
    );
export_rslt_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \export_rslt_reg_i_1__1_n_0\,
      Q => \^export_rslt_reg_reg_0\,
      R => '0'
    );
\fsm_state_next_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => Q(0),
      D => \fsm_state_next__0\(0),
      G => \half_pipeline_genblock.mlt_reg_reg\(0),
      GE => '1',
      Q => \^rst_pipeline_reg[3]\(0)
    );
\fsm_state_next_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10505050"
    )
        port map (
      I0 => \^fsm_state_reg[2]_0\(1),
      I1 => \^fsm_state_reg[2]_0\(2),
      I2 => \^fsm_state_reg[2]_0\(0),
      I3 => int_buf_rslt_s_axis_tready,
      I4 => \^local_tlast_reg_reg_0\,
      O => \fsm_state_next__0\(0)
    );
\fsm_state_next_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => Q(0),
      D => D(0),
      G => \half_pipeline_genblock.mlt_reg_reg\(0),
      GE => '1',
      Q => \^rst_pipeline_reg[3]\(1)
    );
\fsm_state_next_reg[2]\: unisim.vcomponents.LDCP
     port map (
      CLR => Q(0),
      D => D(1),
      G => \half_pipeline_genblock.mlt_reg_reg\(0),
      PRE => '0',
      Q => \^rst_pipeline_reg[3]\(2)
    );
\fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \fsm_state_reg[2]_1\(0),
      Q => \^fsm_state_reg[2]_0\(0),
      R => Q(0)
    );
\fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \fsm_state_reg[2]_1\(1),
      Q => \^fsm_state_reg[2]_0\(1),
      R => Q(0)
    );
\fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \fsm_state_reg[2]_1\(2),
      Q => \^fsm_state_reg[2]_0\(2),
      R => Q(0)
    );
\half_pipeline_genblock.acc_reg_reg_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bypass_adder,
      O => \i_/half_pipeline_genblock.acc_reg_reg_i_2__2\(0)
    );
\half_pipeline_genblock.mlt_reg_reg_i_53__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^rst_pipeline_reg[3]\(0),
      I1 => \^rst_pipeline_reg[3]\(1),
      I2 => \^acc_res_reg\,
      I3 => \^rst_pipeline_reg[3]\(2),
      O => OPMODE(0)
    );
local_tlast_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => local_tlast_reg_reg_1,
      Q => \^local_tlast_reg_reg_0\,
      R => '0'
    );
op_start_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => core_clk,
      CE => '1',
      D => op_start_reg_reg_0,
      Q => op_start,
      S => Q(0)
    );
store_l_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => store_u_reg,
      Q => store_l_reg_reg_0,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sampler is
  port (
    switch : out STD_LOGIC;
    samples_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    peripheral_operation_error_sampled : out STD_LOGIC_VECTOR ( 0 to 0 );
    fsm_clk : in STD_LOGIC;
    samples_in_0 : in STD_LOGIC;
    \samples_out_reg[1]_0\ : in STD_LOGIC;
    sampled_signal_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sampler;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sampler is
  signal \^switch\ : STD_LOGIC;
  signal switch0 : STD_LOGIC;
begin
  switch <= \^switch\;
sampled_signal_reg: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => sampled_signal_reg_0,
      Q => peripheral_operation_error_sampled(0),
      R => '0'
    );
\samples_out_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => samples_in_0,
      CE => '1',
      CLR => \^switch\,
      D => '1',
      Q => samples_out(0)
    );
\samples_out_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \samples_out_reg[1]_0\,
      CE => '1',
      CLR => switch0,
      D => '1',
      Q => samples_out(1)
    );
switch_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^switch\,
      O => switch0
    );
switch_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => switch0,
      Q => \^switch\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sampler_33 is
  port (
    switch_0 : out STD_LOGIC;
    \samples_out_reg[0]_0\ : out STD_LOGIC;
    \samples_out_reg[1]_0\ : out STD_LOGIC;
    peripheral_operation_error_sampled : out STD_LOGIC_VECTOR ( 0 to 0 );
    sampled_signal_reg_0 : out STD_LOGIC;
    fsm_clk : in STD_LOGIC;
    samples_in_0_2 : in STD_LOGIC;
    \samples_out_reg[1]_1\ : in STD_LOGIC;
    sampled_signal_reg_1 : in STD_LOGIC;
    operation_busy_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sampler_33 : entity is "Sampler";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sampler_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sampler_33 is
  signal \^peripheral_operation_error_sampled\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal switch0 : STD_LOGIC;
  signal \^switch_0\ : STD_LOGIC;
begin
  peripheral_operation_error_sampled(0) <= \^peripheral_operation_error_sampled\(0);
  switch_0 <= \^switch_0\;
operation_busy_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFEFE"
    )
        port map (
      I0 => \^peripheral_operation_error_sampled\(0),
      I1 => operation_busy_i_3(0),
      I2 => operation_busy_i_3(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => sampled_signal_reg_0
    );
sampled_signal_reg: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => sampled_signal_reg_1,
      Q => \^peripheral_operation_error_sampled\(0),
      R => '0'
    );
\samples_out_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => samples_in_0_2,
      CE => '1',
      CLR => \^switch_0\,
      D => '1',
      Q => \samples_out_reg[0]_0\
    );
\samples_out_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \samples_out_reg[1]_1\,
      CE => '1',
      CLR => switch0,
      D => '1',
      Q => \samples_out_reg[1]_0\
    );
\switch_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^switch_0\,
      O => switch0
    );
switch_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => switch0,
      Q => \^switch_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sampler_34 is
  port (
    switch_1 : out STD_LOGIC;
    \samples_out_reg[0]_0\ : out STD_LOGIC;
    \samples_out_reg[1]_0\ : out STD_LOGIC;
    sampled_signal_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_state_reg[1]\ : out STD_LOGIC;
    sampled_signal_reg_1 : out STD_LOGIC;
    fsm_clk : in STD_LOGIC;
    samples_in_0_3 : in STD_LOGIC;
    \samples_out_reg[1]_1\ : in STD_LOGIC;
    sampled_signal_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    operation_done_rd : in STD_LOGIC;
    peripheral_operation_error_sampled : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sampler_34 : entity is "Sampler";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sampler_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sampler_34 is
  signal \^sampled_signal_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sampled_signal_reg_1\ : STD_LOGIC;
  signal switch0 : STD_LOGIC;
  signal \^switch_1\ : STD_LOGIC;
begin
  sampled_signal_reg_0(0) <= \^sampled_signal_reg_0\(0);
  sampled_signal_reg_1 <= \^sampled_signal_reg_1\;
  switch_1 <= \^switch_1\;
\fsm_state[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sampled_signal_reg_0\(0),
      I1 => peripheral_operation_error_sampled(0),
      I2 => peripheral_operation_error_sampled(1),
      O => \^sampled_signal_reg_1\
    );
locked_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \^sampled_signal_reg_1\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => operation_done_rd,
      O => \fsm_state_reg[1]\
    );
sampled_signal_reg: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => sampled_signal_reg_2,
      Q => \^sampled_signal_reg_0\(0),
      R => '0'
    );
\samples_out_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => samples_in_0_3,
      CE => '1',
      CLR => \^switch_1\,
      D => '1',
      Q => \samples_out_reg[0]_0\
    );
\samples_out_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \samples_out_reg[1]_1\,
      CE => '1',
      CLR => switch0,
      D => '1',
      Q => \samples_out_reg[1]_0\
    );
\switch_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^switch_1\,
      O => switch0
    );
switch_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => fsm_clk,
      CE => '1',
      D => switch0,
      Q => \^switch_1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_fifo_rd is
  port (
    mem_read_data_valid_reg_reg_0 : out STD_LOGIC;
    s_axi_rvalid_reg_reg_0 : out STD_LOGIC;
    s_axil_b_arready_reg_reg : out STD_LOGIC;
    s_axil_b_rvalid_pipe_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axil_b_rvalid_reg_reg : out STD_LOGIC;
    \s_axi_r_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \loc_counter_addr_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_aclk : in STD_LOGIC;
    fsm_rst : in STD_LOGIC;
    mem_read_data_valid_reg_reg_1 : in STD_LOGIC;
    s_axi_rvalid_reg_reg_1 : in STD_LOGIC;
    int_ram_scle_b_axil_arready : in STD_LOGIC;
    int_ram_scle_b_axil_rvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \loc_counter_data_reg_reg[4]\ : in STD_LOGIC;
    \loc_counter_data_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axil_b_rvalid_reg_5 : in STD_LOGIC;
    \s_axi_r_reg_reg[15]_1\ : in STD_LOGIC;
    m_axi_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_fifo_rd;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_fifo_rd is
  signal mem_read_data_reg : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal mem_read_data_reg0 : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal \^mem_read_data_valid_reg_reg_0\ : STD_LOGIC;
  signal rd_addr_reg : STD_LOGIC;
  signal rd_ptr_next : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rd_ptr_reg_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal read0_out : STD_LOGIC;
  signal \^s_axi_rvalid_reg_reg_0\ : STD_LOGIC;
  signal \^s_axil_b_arready_reg_reg\ : STD_LOGIC;
  signal \^s_axil_b_rvalid_pipe_reg_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wr_addr_reg : STD_LOGIC;
  signal wr_ptr_next : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wr_ptr_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^wr_ptr_reg_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal write1_out : STD_LOGIC;
  signal NLW_mem_reg_0_1_12_17_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_12_17 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_1_12_17 : label is 40;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_1_12_17 : label is "scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_reg_0_1_12_17";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_1_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_1_12_17 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_1_12_17 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_1_12_17 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_1_12_17 : label is 12;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_1_12_17 : label is 17;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s_axil_b_rdata_pipe_reg[15]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \wr_ptr_reg[1]_i_1__0\ : label is "soft_lutpair219";
begin
  mem_read_data_valid_reg_reg_0 <= \^mem_read_data_valid_reg_reg_0\;
  \rd_ptr_reg_reg[1]_0\(1 downto 0) <= \^rd_ptr_reg_reg[1]_0\(1 downto 0);
  s_axi_rvalid_reg_reg_0 <= \^s_axi_rvalid_reg_reg_0\;
  s_axil_b_arready_reg_reg <= \^s_axil_b_arready_reg_reg\;
  s_axil_b_rvalid_pipe_reg_reg(0) <= \^s_axil_b_rvalid_pipe_reg_reg\(0);
  \wr_ptr_reg_reg[1]_0\(1 downto 0) <= \^wr_ptr_reg_reg[1]_0\(1 downto 0);
\loc_counter_data_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^s_axi_rvalid_reg_reg_0\,
      I1 => \loc_counter_data_reg_reg[4]\,
      I2 => \loc_counter_data_reg_reg[4]_0\(0),
      O => E(0)
    );
\mem_read_data_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BB0BBBBBBBB0BB0"
    )
        port map (
      I0 => \s_axi_r_reg_reg[15]_1\,
      I1 => \^mem_read_data_valid_reg_reg_0\,
      I2 => \^wr_ptr_reg_reg[1]_0\(1),
      I3 => \^rd_ptr_reg_reg[1]_0\(1),
      I4 => \^wr_ptr_reg_reg[1]_0\(0),
      I5 => \^rd_ptr_reg_reg[1]_0\(0),
      O => read0_out
    );
\mem_read_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => read0_out,
      D => mem_read_data_reg0(12),
      Q => mem_read_data_reg(12),
      R => '0'
    );
\mem_read_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => read0_out,
      D => mem_read_data_reg0(13),
      Q => mem_read_data_reg(13),
      R => '0'
    );
\mem_read_data_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => read0_out,
      D => mem_read_data_reg0(14),
      Q => mem_read_data_reg(14),
      R => '0'
    );
\mem_read_data_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => read0_out,
      D => mem_read_data_reg0(15),
      Q => mem_read_data_reg(15),
      R => '0'
    );
mem_read_data_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => mem_read_data_valid_reg_reg_1,
      Q => \^mem_read_data_valid_reg_reg_0\,
      R => fsm_rst
    );
mem_reg_0_1_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => rd_addr_reg,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => rd_addr_reg,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => rd_addr_reg,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_reg,
      DIA(1 downto 0) => m_axi_r(1 downto 0),
      DIB(1 downto 0) => m_axi_r(3 downto 2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => mem_read_data_reg0(13 downto 12),
      DOB(1 downto 0) => mem_read_data_reg0(15 downto 14),
      DOC(1 downto 0) => NLW_mem_reg_0_1_12_17_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_axil_scle_aclk,
      WE => write1_out
    );
mem_reg_0_1_12_17_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2828AA"
    )
        port map (
      I0 => int_ram_scle_b_axil_rvalid,
      I1 => \^wr_ptr_reg_reg[1]_0\(0),
      I2 => \^rd_ptr_reg_reg[1]_0\(0),
      I3 => \^wr_ptr_reg_reg[1]_0\(1),
      I4 => \^rd_ptr_reg_reg[1]_0\(1),
      O => write1_out
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axil_b_arready_reg_reg\,
      I1 => ram_reg(2),
      O => \loc_counter_addr_reg_reg[2]\(2)
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axil_b_arready_reg_reg\,
      I1 => ram_reg(1),
      O => \loc_counter_addr_reg_reg[2]\(1)
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axil_b_arready_reg_reg\,
      I1 => ram_reg(0),
      O => \loc_counter_addr_reg_reg[2]\(0)
    );
\rd_addr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C55CC55CAAAAC55C"
    )
        port map (
      I0 => \^rd_ptr_reg_reg[1]_0\(0),
      I1 => \^wr_ptr_reg_reg[1]_0\(0),
      I2 => \^rd_ptr_reg_reg[1]_0\(1),
      I3 => \^wr_ptr_reg_reg[1]_0\(1),
      I4 => \^mem_read_data_valid_reg_reg_0\,
      I5 => \s_axi_r_reg_reg[15]_1\,
      O => rd_ptr_next(0)
    );
\rd_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => rd_ptr_next(0),
      Q => rd_addr_reg,
      R => '0'
    );
\rd_ptr_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B044BBFF00FF00"
    )
        port map (
      I0 => \s_axi_r_reg_reg[15]_1\,
      I1 => \^mem_read_data_valid_reg_reg_0\,
      I2 => \^wr_ptr_reg_reg[1]_0\(1),
      I3 => \^rd_ptr_reg_reg[1]_0\(1),
      I4 => \^wr_ptr_reg_reg[1]_0\(0),
      I5 => \^rd_ptr_reg_reg[1]_0\(0),
      O => rd_ptr_next(1)
    );
\rd_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => rd_ptr_next(0),
      Q => \^rd_ptr_reg_reg[1]_0\(0),
      R => fsm_rst
    );
\rd_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => rd_ptr_next(1),
      Q => \^rd_ptr_reg_reg[1]_0\(1),
      R => fsm_rst
    );
\s_axi_r_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axi_r_reg_reg[15]_1\,
      D => mem_read_data_reg(12),
      Q => \s_axi_r_reg_reg[15]_0\(0),
      R => '0'
    );
\s_axi_r_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axi_r_reg_reg[15]_1\,
      D => mem_read_data_reg(13),
      Q => \s_axi_r_reg_reg[15]_0\(1),
      R => '0'
    );
\s_axi_r_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axi_r_reg_reg[15]_1\,
      D => mem_read_data_reg(14),
      Q => \s_axi_r_reg_reg[15]_0\(2),
      R => '0'
    );
\s_axi_r_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axi_r_reg_reg[15]_1\,
      D => mem_read_data_reg(15),
      Q => \s_axi_r_reg_reg[15]_0\(3),
      R => '0'
    );
s_axi_rvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => s_axi_rvalid_reg_reg_1,
      Q => \^s_axi_rvalid_reg_reg_0\,
      R => fsm_rst
    );
\s_axil_b_arready_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000450000"
    )
        port map (
      I0 => int_ram_scle_b_axil_arready,
      I1 => \^s_axil_b_rvalid_pipe_reg_reg\(0),
      I2 => int_ram_scle_b_axil_rvalid,
      I3 => Q(1),
      I4 => Q(0),
      I5 => fsm_rst,
      O => \^s_axil_b_arready_reg_reg\
    );
\s_axil_b_rdata_pipe_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7D7DFF"
    )
        port map (
      I0 => int_ram_scle_b_axil_rvalid,
      I1 => \^wr_ptr_reg_reg[1]_0\(0),
      I2 => \^rd_ptr_reg_reg[1]_0\(0),
      I3 => \^wr_ptr_reg_reg[1]_0\(1),
      I4 => \^rd_ptr_reg_reg[1]_0\(1),
      O => \^s_axil_b_rvalid_pipe_reg_reg\(0)
    );
\s_axil_b_rvalid_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^s_axil_b_rvalid_pipe_reg_reg\(0),
      I1 => s_axil_b_rvalid_reg_5,
      I2 => \^s_axil_b_arready_reg_reg\,
      O => s_axil_b_rvalid_reg_reg
    );
\wr_addr_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60F9FF00"
    )
        port map (
      I0 => \^rd_ptr_reg_reg[1]_0\(1),
      I1 => \^wr_ptr_reg_reg[1]_0\(1),
      I2 => \^rd_ptr_reg_reg[1]_0\(0),
      I3 => \^wr_ptr_reg_reg[1]_0\(0),
      I4 => int_ram_scle_b_axil_rvalid,
      O => wr_ptr_next(0)
    );
\wr_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => wr_ptr_next(0),
      Q => wr_addr_reg,
      R => '0'
    );
\wr_ptr_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7708F788"
    )
        port map (
      I0 => int_ram_scle_b_axil_rvalid,
      I1 => \^wr_ptr_reg_reg[1]_0\(0),
      I2 => \^rd_ptr_reg_reg[1]_0\(0),
      I3 => \^wr_ptr_reg_reg[1]_0\(1),
      I4 => \^rd_ptr_reg_reg[1]_0\(1),
      O => \wr_ptr_reg[1]_i_1__0_n_0\
    );
\wr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => wr_ptr_next(0),
      Q => \^wr_ptr_reg_reg[1]_0\(0),
      R => fsm_rst
    );
\wr_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \wr_ptr_reg[1]_i_1__0_n_0\,
      Q => \^wr_ptr_reg_reg[1]_0\(1),
      R => fsm_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_fifo_rd_5 is
  port (
    mem_read_data_valid_reg_reg_0 : out STD_LOGIC;
    s_axi_rvalid_reg_reg_0 : out STD_LOGIC;
    s_axil_b_arready_reg_reg : out STD_LOGIC;
    s_axil_b_rvalid_pipe_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axil_b_rvalid_reg_reg : out STD_LOGIC;
    \s_axi_r_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_aclk : in STD_LOGIC;
    fsm_rst : in STD_LOGIC;
    mem_read_data_valid_reg_reg_1 : in STD_LOGIC;
    s_axi_rvalid_reg_reg_1 : in STD_LOGIC;
    int_ram_grid_b_axil_arready : in STD_LOGIC;
    int_ram_grid_b_axil_rvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \loc_counter_data_reg_reg[4]\ : in STD_LOGIC;
    \loc_counter_data_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axil_b_rvalid_reg : in STD_LOGIC;
    \s_axi_r_reg_reg[15]_1\ : in STD_LOGIC;
    \mem_read_data_reg_reg[13]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_fifo_rd_5 : entity is "axi_fifo_rd";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_fifo_rd_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_fifo_rd_5 is
  signal \mem_read_data_reg0__0\ : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal \mem_read_data_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \mem_read_data_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \mem_read_data_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \mem_read_data_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \^mem_read_data_valid_reg_reg_0\ : STD_LOGIC;
  signal rd_addr_reg : STD_LOGIC;
  signal rd_ptr_next : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rd_ptr_reg_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal read0_out : STD_LOGIC;
  signal \^s_axi_rvalid_reg_reg_0\ : STD_LOGIC;
  signal \^s_axil_b_arready_reg_reg\ : STD_LOGIC;
  signal \^s_axil_b_rvalid_pipe_reg_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wr_addr_reg : STD_LOGIC;
  signal wr_ptr_next : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wr_ptr_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \^wr_ptr_reg_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \write1_out__0\ : STD_LOGIC;
  signal NLW_mem_reg_0_1_12_17_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_12_17 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_1_12_17 : label is 40;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_1_12_17 : label is "grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_reg_0_1_12_17";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_1_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_1_12_17 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_1_12_17 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_1_12_17 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_1_12_17 : label is 12;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_1_12_17 : label is 17;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \s_axil_b_rdata_pipe_reg[15]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \wr_ptr_reg[1]_i_1__1\ : label is "soft_lutpair207";
begin
  mem_read_data_valid_reg_reg_0 <= \^mem_read_data_valid_reg_reg_0\;
  \rd_ptr_reg_reg[1]_0\(1 downto 0) <= \^rd_ptr_reg_reg[1]_0\(1 downto 0);
  s_axi_rvalid_reg_reg_0 <= \^s_axi_rvalid_reg_reg_0\;
  s_axil_b_arready_reg_reg <= \^s_axil_b_arready_reg_reg\;
  s_axil_b_rvalid_pipe_reg_reg(0) <= \^s_axil_b_rvalid_pipe_reg_reg\(0);
  \wr_ptr_reg_reg[1]_0\(1 downto 0) <= \^wr_ptr_reg_reg[1]_0\(1 downto 0);
\loc_counter_data_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^s_axi_rvalid_reg_reg_0\,
      I1 => \loc_counter_data_reg_reg[4]\,
      I2 => \loc_counter_data_reg_reg[4]_0\(0),
      O => E(0)
    );
\mem_read_data_reg[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BB0BBBBBBBB0BB0"
    )
        port map (
      I0 => \s_axi_r_reg_reg[15]_1\,
      I1 => \^mem_read_data_valid_reg_reg_0\,
      I2 => \^wr_ptr_reg_reg[1]_0\(1),
      I3 => \^rd_ptr_reg_reg[1]_0\(1),
      I4 => \^wr_ptr_reg_reg[1]_0\(0),
      I5 => \^rd_ptr_reg_reg[1]_0\(0),
      O => read0_out
    );
\mem_read_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => read0_out,
      D => \mem_read_data_reg0__0\(12),
      Q => \mem_read_data_reg_reg_n_0_[12]\,
      R => '0'
    );
\mem_read_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => read0_out,
      D => \mem_read_data_reg0__0\(13),
      Q => \mem_read_data_reg_reg_n_0_[13]\,
      R => '0'
    );
\mem_read_data_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => read0_out,
      D => \mem_read_data_reg0__0\(14),
      Q => \mem_read_data_reg_reg_n_0_[14]\,
      R => '0'
    );
\mem_read_data_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => read0_out,
      D => \mem_read_data_reg0__0\(15),
      Q => \mem_read_data_reg_reg_n_0_[15]\,
      R => '0'
    );
mem_read_data_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => mem_read_data_valid_reg_reg_1,
      Q => \^mem_read_data_valid_reg_reg_0\,
      R => fsm_rst
    );
mem_reg_0_1_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => rd_addr_reg,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => rd_addr_reg,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => rd_addr_reg,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_reg,
      DIA(1 downto 0) => \mem_read_data_reg_reg[13]_0\(1 downto 0),
      DIB(1 downto 0) => \mem_read_data_reg_reg[13]_0\(3 downto 2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \mem_read_data_reg0__0\(13 downto 12),
      DOB(1 downto 0) => \mem_read_data_reg0__0\(15 downto 14),
      DOC(1 downto 0) => NLW_mem_reg_0_1_12_17_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_axil_scle_aclk,
      WE => \write1_out__0\
    );
\mem_reg_0_1_12_17_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2828AA"
    )
        port map (
      I0 => int_ram_grid_b_axil_rvalid,
      I1 => \^wr_ptr_reg_reg[1]_0\(0),
      I2 => \^rd_ptr_reg_reg[1]_0\(0),
      I3 => \^wr_ptr_reg_reg[1]_0\(1),
      I4 => \^rd_ptr_reg_reg[1]_0\(1),
      O => \write1_out__0\
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axil_b_arready_reg_reg\,
      I1 => ram_reg(2),
      O => ADDRARDADDR(2)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axil_b_arready_reg_reg\,
      I1 => ram_reg(1),
      O => ADDRARDADDR(1)
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axil_b_arready_reg_reg\,
      I1 => ram_reg(0),
      O => ADDRARDADDR(0)
    );
\rd_addr_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C55CC55CAAAAC55C"
    )
        port map (
      I0 => \^rd_ptr_reg_reg[1]_0\(0),
      I1 => \^wr_ptr_reg_reg[1]_0\(0),
      I2 => \^rd_ptr_reg_reg[1]_0\(1),
      I3 => \^wr_ptr_reg_reg[1]_0\(1),
      I4 => \^mem_read_data_valid_reg_reg_0\,
      I5 => \s_axi_r_reg_reg[15]_1\,
      O => rd_ptr_next(0)
    );
\rd_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => rd_ptr_next(0),
      Q => rd_addr_reg,
      R => '0'
    );
\rd_ptr_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4B044BBFF00FF00"
    )
        port map (
      I0 => \s_axi_r_reg_reg[15]_1\,
      I1 => \^mem_read_data_valid_reg_reg_0\,
      I2 => \^wr_ptr_reg_reg[1]_0\(1),
      I3 => \^rd_ptr_reg_reg[1]_0\(1),
      I4 => \^wr_ptr_reg_reg[1]_0\(0),
      I5 => \^rd_ptr_reg_reg[1]_0\(0),
      O => rd_ptr_next(1)
    );
\rd_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => rd_ptr_next(0),
      Q => \^rd_ptr_reg_reg[1]_0\(0),
      R => fsm_rst
    );
\rd_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => rd_ptr_next(1),
      Q => \^rd_ptr_reg_reg[1]_0\(1),
      R => fsm_rst
    );
\s_axi_r_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axi_r_reg_reg[15]_1\,
      D => \mem_read_data_reg_reg_n_0_[12]\,
      Q => \s_axi_r_reg_reg[15]_0\(0),
      R => '0'
    );
\s_axi_r_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axi_r_reg_reg[15]_1\,
      D => \mem_read_data_reg_reg_n_0_[13]\,
      Q => \s_axi_r_reg_reg[15]_0\(1),
      R => '0'
    );
\s_axi_r_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axi_r_reg_reg[15]_1\,
      D => \mem_read_data_reg_reg_n_0_[14]\,
      Q => \s_axi_r_reg_reg[15]_0\(2),
      R => '0'
    );
\s_axi_r_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axi_r_reg_reg[15]_1\,
      D => \mem_read_data_reg_reg_n_0_[15]\,
      Q => \s_axi_r_reg_reg[15]_0\(3),
      R => '0'
    );
s_axi_rvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => s_axi_rvalid_reg_reg_1,
      Q => \^s_axi_rvalid_reg_reg_0\,
      R => fsm_rst
    );
s_axil_b_arready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000450000"
    )
        port map (
      I0 => int_ram_grid_b_axil_arready,
      I1 => \^s_axil_b_rvalid_pipe_reg_reg\(0),
      I2 => int_ram_grid_b_axil_rvalid,
      I3 => Q(1),
      I4 => Q(0),
      I5 => fsm_rst,
      O => \^s_axil_b_arready_reg_reg\
    );
\s_axil_b_rdata_pipe_reg[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7D7DFF"
    )
        port map (
      I0 => int_ram_grid_b_axil_rvalid,
      I1 => \^wr_ptr_reg_reg[1]_0\(0),
      I2 => \^rd_ptr_reg_reg[1]_0\(0),
      I3 => \^wr_ptr_reg_reg[1]_0\(1),
      I4 => \^rd_ptr_reg_reg[1]_0\(1),
      O => \^s_axil_b_rvalid_pipe_reg_reg\(0)
    );
s_axil_b_rvalid_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^s_axil_b_rvalid_pipe_reg_reg\(0),
      I1 => s_axil_b_rvalid_reg,
      I2 => \^s_axil_b_arready_reg_reg\,
      O => s_axil_b_rvalid_reg_reg
    );
\wr_addr_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60F9FF00"
    )
        port map (
      I0 => \^rd_ptr_reg_reg[1]_0\(1),
      I1 => \^wr_ptr_reg_reg[1]_0\(1),
      I2 => \^rd_ptr_reg_reg[1]_0\(0),
      I3 => \^wr_ptr_reg_reg[1]_0\(0),
      I4 => int_ram_grid_b_axil_rvalid,
      O => wr_ptr_next(0)
    );
\wr_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => wr_ptr_next(0),
      Q => wr_addr_reg,
      R => '0'
    );
\wr_ptr_reg[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7708F788"
    )
        port map (
      I0 => int_ram_grid_b_axil_rvalid,
      I1 => \^wr_ptr_reg_reg[1]_0\(0),
      I2 => \^rd_ptr_reg_reg[1]_0\(0),
      I3 => \^wr_ptr_reg_reg[1]_0\(1),
      I4 => \^rd_ptr_reg_reg[1]_0\(1),
      O => \wr_ptr_reg[1]_i_1__1_n_0\
    );
\wr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => wr_ptr_next(0),
      Q => \^wr_ptr_reg_reg[1]_0\(0),
      R => fsm_rst
    );
\wr_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \wr_ptr_reg[1]_i_1__1_n_0\,
      Q => \^wr_ptr_reg_reg[1]_0\(1),
      R => fsm_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_adapter is
  port (
    pre_fifo_axis_tvalid : out STD_LOGIC;
    \upsize.s_axis_tlast_reg\ : out STD_LOGIC;
    pre_fifo_axis_tlast : out STD_LOGIC;
    \upsize.s_axis_tvalid_reg_reg_0\ : out STD_LOGIC;
    s_axis : out STD_LOGIC_VECTOR ( 67 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    int_buf_rslt_m_axis_tlast : in STD_LOGIC;
    \upsize.m_axis_tlast_reg_reg_0\ : in STD_LOGIC;
    int_buf_rslt_m_axis_tvalid : in STD_LOGIC;
    \upsize.m_axis_tdata_reg_reg[16]_0\ : in STD_LOGIC;
    \upsize.m_axis_tdata_reg_reg[47]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_adapter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_adapter is
  signal RSTB : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 61 downto 31 );
  signal p_1_in_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axis\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal \upsize.m_axis_tdata_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \upsize.m_axis_tkeep_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \upsize.m_axis_tkeep_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \upsize.m_axis_tkeep_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \upsize.m_axis_tkeep_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \upsize.m_axis_tvalid_reg4_out\ : STD_LOGIC;
  signal \upsize.m_axis_tvalid_reg_i_1_n_0\ : STD_LOGIC;
  signal \upsize.m_axis_tvalid_reg_i_2_n_0\ : STD_LOGIC;
  signal \upsize.s_axis_tdata_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \upsize.s_axis_tdata_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \upsize.s_axis_tkeep_reg\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^upsize.s_axis_tlast_reg\ : STD_LOGIC;
  signal \upsize.s_axis_tvalid_reg_i_1_n_0\ : STD_LOGIC;
  signal \^upsize.s_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal \upsize.seg_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \upsize.seg_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \upsize.seg_reg[1]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \upsize.m_axis_tdata_reg[10]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \upsize.m_axis_tdata_reg[11]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \upsize.m_axis_tdata_reg[12]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \upsize.m_axis_tdata_reg[13]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \upsize.m_axis_tdata_reg[14]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \upsize.m_axis_tdata_reg[15]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \upsize.m_axis_tdata_reg[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \upsize.m_axis_tdata_reg[2]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \upsize.m_axis_tdata_reg[3]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \upsize.m_axis_tdata_reg[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \upsize.m_axis_tdata_reg[5]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \upsize.m_axis_tdata_reg[6]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \upsize.m_axis_tdata_reg[7]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \upsize.m_axis_tdata_reg[8]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \upsize.m_axis_tdata_reg[9]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \upsize.m_axis_tkeep_reg[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \upsize.m_axis_tkeep_reg[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \upsize.m_axis_tkeep_reg[5]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \upsize.m_axis_tkeep_reg[7]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \upsize.m_axis_tvalid_reg_i_2\ : label is "soft_lutpair45";
begin
  s_axis(67 downto 0) <= \^s_axis\(67 downto 0);
  \upsize.s_axis_tlast_reg\ <= \^upsize.s_axis_tlast_reg\;
  \upsize.s_axis_tvalid_reg_reg_0\ <= \^upsize.s_axis_tvalid_reg_reg_0\;
\upsize.m_axis_tdata_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \upsize.s_axis_tdata_reg\(0),
      I1 => \upsize.m_axis_tdata_reg_reg[47]_0\(0),
      I2 => \^upsize.s_axis_tvalid_reg_reg_0\,
      O => p_1_in_0(0)
    );
\upsize.m_axis_tdata_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \upsize.s_axis_tdata_reg\(10),
      I1 => \upsize.m_axis_tdata_reg_reg[47]_0\(10),
      I2 => \^upsize.s_axis_tvalid_reg_reg_0\,
      O => p_1_in_0(10)
    );
\upsize.m_axis_tdata_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \upsize.s_axis_tdata_reg\(11),
      I1 => \upsize.m_axis_tdata_reg_reg[47]_0\(11),
      I2 => \^upsize.s_axis_tvalid_reg_reg_0\,
      O => p_1_in_0(11)
    );
\upsize.m_axis_tdata_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \upsize.s_axis_tdata_reg\(12),
      I1 => \upsize.m_axis_tdata_reg_reg[47]_0\(12),
      I2 => \^upsize.s_axis_tvalid_reg_reg_0\,
      O => p_1_in_0(12)
    );
\upsize.m_axis_tdata_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \upsize.s_axis_tdata_reg\(13),
      I1 => \upsize.m_axis_tdata_reg_reg[47]_0\(13),
      I2 => \^upsize.s_axis_tvalid_reg_reg_0\,
      O => p_1_in_0(13)
    );
\upsize.m_axis_tdata_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \upsize.s_axis_tdata_reg\(14),
      I1 => \upsize.m_axis_tdata_reg_reg[47]_0\(14),
      I2 => \^upsize.s_axis_tvalid_reg_reg_0\,
      O => p_1_in_0(14)
    );
\upsize.m_axis_tdata_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \upsize.m_axis_tdata_reg_reg[16]_0\,
      I1 => \upsize.seg_reg\(1),
      I2 => \upsize.seg_reg\(0),
      O => \upsize.m_axis_tdata_reg[15]_i_1_n_0\
    );
\upsize.m_axis_tdata_reg[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \upsize.s_axis_tdata_reg\(15),
      I1 => \upsize.m_axis_tdata_reg_reg[47]_0\(15),
      I2 => \^upsize.s_axis_tvalid_reg_reg_0\,
      O => p_1_in_0(15)
    );
\upsize.m_axis_tdata_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \upsize.s_axis_tdata_reg\(1),
      I1 => \upsize.m_axis_tdata_reg_reg[47]_0\(1),
      I2 => \^upsize.s_axis_tvalid_reg_reg_0\,
      O => p_1_in_0(1)
    );
\upsize.m_axis_tdata_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \upsize.s_axis_tdata_reg\(2),
      I1 => \upsize.m_axis_tdata_reg_reg[47]_0\(2),
      I2 => \^upsize.s_axis_tvalid_reg_reg_0\,
      O => p_1_in_0(2)
    );
\upsize.m_axis_tdata_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \upsize.m_axis_tdata_reg_reg[16]_0\,
      I1 => \upsize.seg_reg\(0),
      I2 => \upsize.seg_reg\(1),
      O => p_0_in(31)
    );
\upsize.m_axis_tdata_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \upsize.s_axis_tdata_reg\(3),
      I1 => \upsize.m_axis_tdata_reg_reg[47]_0\(3),
      I2 => \^upsize.s_axis_tvalid_reg_reg_0\,
      O => p_1_in_0(3)
    );
\upsize.m_axis_tdata_reg[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \upsize.m_axis_tdata_reg_reg[16]_0\,
      I1 => \upsize.seg_reg\(0),
      I2 => \upsize.seg_reg\(1),
      O => p_0_in(43)
    );
\upsize.m_axis_tdata_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \upsize.s_axis_tdata_reg\(4),
      I1 => \upsize.m_axis_tdata_reg_reg[47]_0\(4),
      I2 => \^upsize.s_axis_tvalid_reg_reg_0\,
      O => p_1_in_0(4)
    );
\upsize.m_axis_tdata_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \upsize.s_axis_tdata_reg\(5),
      I1 => \upsize.m_axis_tdata_reg_reg[47]_0\(5),
      I2 => \^upsize.s_axis_tvalid_reg_reg_0\,
      O => p_1_in_0(5)
    );
\upsize.m_axis_tdata_reg[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \upsize.m_axis_tdata_reg_reg[16]_0\,
      I1 => \upsize.seg_reg\(0),
      I2 => \upsize.seg_reg\(1),
      O => p_0_in(61)
    );
\upsize.m_axis_tdata_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \upsize.s_axis_tdata_reg\(6),
      I1 => \upsize.m_axis_tdata_reg_reg[47]_0\(6),
      I2 => \^upsize.s_axis_tvalid_reg_reg_0\,
      O => p_1_in_0(6)
    );
\upsize.m_axis_tdata_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \upsize.s_axis_tdata_reg\(7),
      I1 => \upsize.m_axis_tdata_reg_reg[47]_0\(7),
      I2 => \^upsize.s_axis_tvalid_reg_reg_0\,
      O => p_1_in_0(7)
    );
\upsize.m_axis_tdata_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \upsize.s_axis_tdata_reg\(8),
      I1 => \upsize.m_axis_tdata_reg_reg[47]_0\(8),
      I2 => \^upsize.s_axis_tvalid_reg_reg_0\,
      O => p_1_in_0(8)
    );
\upsize.m_axis_tdata_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \upsize.s_axis_tdata_reg\(9),
      I1 => \upsize.m_axis_tdata_reg_reg[47]_0\(9),
      I2 => \^upsize.s_axis_tvalid_reg_reg_0\,
      O => p_1_in_0(9)
    );
\upsize.m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.m_axis_tdata_reg[15]_i_1_n_0\,
      D => p_1_in_0(0),
      Q => \^s_axis\(0),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.m_axis_tdata_reg[15]_i_1_n_0\,
      D => p_1_in_0(10),
      Q => \^s_axis\(10),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.m_axis_tdata_reg[15]_i_1_n_0\,
      D => p_1_in_0(11),
      Q => \^s_axis\(11),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.m_axis_tdata_reg[15]_i_1_n_0\,
      D => p_1_in_0(12),
      Q => \^s_axis\(12),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.m_axis_tdata_reg[15]_i_1_n_0\,
      D => p_1_in_0(13),
      Q => \^s_axis\(13),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.m_axis_tdata_reg[15]_i_1_n_0\,
      D => p_1_in_0(14),
      Q => \^s_axis\(14),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.m_axis_tdata_reg[15]_i_1_n_0\,
      D => p_1_in_0(15),
      Q => \^s_axis\(15),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(31),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(0),
      Q => \^s_axis\(16),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(31),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(1),
      Q => \^s_axis\(17),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(31),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(2),
      Q => \^s_axis\(18),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(31),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(3),
      Q => \^s_axis\(19),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.m_axis_tdata_reg[15]_i_1_n_0\,
      D => p_1_in_0(1),
      Q => \^s_axis\(1),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(31),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(4),
      Q => \^s_axis\(20),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(31),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(5),
      Q => \^s_axis\(21),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(31),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(6),
      Q => \^s_axis\(22),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(31),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(7),
      Q => \^s_axis\(23),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(31),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(8),
      Q => \^s_axis\(24),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(31),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(9),
      Q => \^s_axis\(25),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(31),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(10),
      Q => \^s_axis\(26),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(31),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(11),
      Q => \^s_axis\(27),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(31),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(12),
      Q => \^s_axis\(28),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(31),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(13),
      Q => \^s_axis\(29),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.m_axis_tdata_reg[15]_i_1_n_0\,
      D => p_1_in_0(2),
      Q => \^s_axis\(2),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(31),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(14),
      Q => \^s_axis\(30),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(31),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(15),
      Q => \^s_axis\(31),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(43),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(0),
      Q => \^s_axis\(32),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(43),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(1),
      Q => \^s_axis\(33),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(43),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(2),
      Q => \^s_axis\(34),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(43),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(3),
      Q => \^s_axis\(35),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(43),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(4),
      Q => \^s_axis\(36),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(43),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(5),
      Q => \^s_axis\(37),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(43),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(6),
      Q => \^s_axis\(38),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(43),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(7),
      Q => \^s_axis\(39),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.m_axis_tdata_reg[15]_i_1_n_0\,
      D => p_1_in_0(3),
      Q => \^s_axis\(3),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(43),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(8),
      Q => \^s_axis\(40),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(43),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(9),
      Q => \^s_axis\(41),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(43),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(10),
      Q => \^s_axis\(42),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(43),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(11),
      Q => \^s_axis\(43),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(43),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(12),
      Q => \^s_axis\(44),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(43),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(13),
      Q => \^s_axis\(45),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(43),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(14),
      Q => \^s_axis\(46),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(43),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(15),
      Q => \^s_axis\(47),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(61),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(0),
      Q => \^s_axis\(48),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(61),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(1),
      Q => \^s_axis\(49),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.m_axis_tdata_reg[15]_i_1_n_0\,
      D => p_1_in_0(4),
      Q => \^s_axis\(4),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(61),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(2),
      Q => \^s_axis\(50),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(61),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(3),
      Q => \^s_axis\(51),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(61),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(4),
      Q => \^s_axis\(52),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(61),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(5),
      Q => \^s_axis\(53),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(61),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(6),
      Q => \^s_axis\(54),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(61),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(7),
      Q => \^s_axis\(55),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(61),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(8),
      Q => \^s_axis\(56),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(61),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(9),
      Q => \^s_axis\(57),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(61),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(10),
      Q => \^s_axis\(58),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(61),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(11),
      Q => \^s_axis\(59),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.m_axis_tdata_reg[15]_i_1_n_0\,
      D => p_1_in_0(5),
      Q => \^s_axis\(5),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(61),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(12),
      Q => \^s_axis\(60),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(61),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(13),
      Q => \^s_axis\(61),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(61),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(14),
      Q => \^s_axis\(62),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => p_0_in(61),
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(15),
      Q => \^s_axis\(63),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.m_axis_tdata_reg[15]_i_1_n_0\,
      D => p_1_in_0(6),
      Q => \^s_axis\(6),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.m_axis_tdata_reg[15]_i_1_n_0\,
      D => p_1_in_0(7),
      Q => \^s_axis\(7),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.m_axis_tdata_reg[15]_i_1_n_0\,
      D => p_1_in_0(8),
      Q => \^s_axis\(8),
      R => '0'
    );
\upsize.m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.m_axis_tdata_reg[15]_i_1_n_0\,
      D => p_1_in_0(9),
      Q => \^s_axis\(9),
      R => '0'
    );
\upsize.m_axis_tkeep_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^upsize.s_axis_tvalid_reg_reg_0\,
      I1 => \upsize.s_axis_tkeep_reg\(1),
      O => \upsize.m_axis_tkeep_reg[1]_i_1_n_0\
    );
\upsize.m_axis_tkeep_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD08"
    )
        port map (
      I0 => \upsize.m_axis_tdata_reg_reg[16]_0\,
      I1 => \upsize.seg_reg\(0),
      I2 => \upsize.seg_reg\(1),
      I3 => \^s_axis\(65),
      O => \upsize.m_axis_tkeep_reg[3]_i_1_n_0\
    );
\upsize.m_axis_tkeep_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \upsize.m_axis_tdata_reg_reg[16]_0\,
      I1 => \upsize.seg_reg\(0),
      I2 => \upsize.seg_reg\(1),
      I3 => \^s_axis\(66),
      O => \upsize.m_axis_tkeep_reg[5]_i_1_n_0\
    );
\upsize.m_axis_tkeep_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD80"
    )
        port map (
      I0 => \upsize.m_axis_tdata_reg_reg[16]_0\,
      I1 => \upsize.seg_reg\(0),
      I2 => \upsize.seg_reg\(1),
      I3 => \^s_axis\(67),
      O => \upsize.m_axis_tkeep_reg[7]_i_1_n_0\
    );
\upsize.m_axis_tkeep_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.m_axis_tdata_reg[15]_i_1_n_0\,
      D => \upsize.m_axis_tkeep_reg[1]_i_1_n_0\,
      Q => \^s_axis\(64),
      R => '0'
    );
\upsize.m_axis_tkeep_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \upsize.m_axis_tkeep_reg[3]_i_1_n_0\,
      Q => \^s_axis\(65),
      R => '0'
    );
\upsize.m_axis_tkeep_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \upsize.m_axis_tkeep_reg[5]_i_1_n_0\,
      Q => \^s_axis\(66),
      R => '0'
    );
\upsize.m_axis_tkeep_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \upsize.m_axis_tkeep_reg[7]_i_1_n_0\,
      Q => \^s_axis\(67),
      R => '0'
    );
\upsize.m_axis_tlast_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \upsize.m_axis_tlast_reg_reg_0\,
      Q => pre_fifo_axis_tlast,
      R => '0'
    );
\upsize.m_axis_tvalid_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCB8FC88FFFFFFFF"
    )
        port map (
      I0 => \^upsize.s_axis_tlast_reg\,
      I1 => \^upsize.s_axis_tvalid_reg_reg_0\,
      I2 => int_buf_rslt_m_axis_tvalid,
      I3 => \upsize.m_axis_tvalid_reg_i_2_n_0\,
      I4 => int_buf_rslt_m_axis_tlast,
      I5 => \upsize.m_axis_tdata_reg_reg[16]_0\,
      O => \upsize.m_axis_tvalid_reg_i_1_n_0\
    );
\upsize.m_axis_tvalid_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \upsize.seg_reg\(0),
      I1 => \upsize.seg_reg\(1),
      O => \upsize.m_axis_tvalid_reg_i_2_n_0\
    );
\upsize.m_axis_tvalid_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \upsize.m_axis_tvalid_reg_i_1_n_0\,
      Q => pre_fifo_axis_tvalid,
      R => Q(0)
    );
\upsize.s_axis_tdata_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^upsize.s_axis_tvalid_reg_reg_0\,
      I1 => int_buf_rslt_m_axis_tvalid,
      I2 => \upsize.m_axis_tdata_reg_reg[16]_0\,
      O => \upsize.s_axis_tdata_reg[15]_i_1_n_0\
    );
\upsize.s_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.s_axis_tdata_reg[15]_i_1_n_0\,
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(0),
      Q => \upsize.s_axis_tdata_reg\(0),
      R => '0'
    );
\upsize.s_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.s_axis_tdata_reg[15]_i_1_n_0\,
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(10),
      Q => \upsize.s_axis_tdata_reg\(10),
      R => '0'
    );
\upsize.s_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.s_axis_tdata_reg[15]_i_1_n_0\,
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(11),
      Q => \upsize.s_axis_tdata_reg\(11),
      R => '0'
    );
\upsize.s_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.s_axis_tdata_reg[15]_i_1_n_0\,
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(12),
      Q => \upsize.s_axis_tdata_reg\(12),
      R => '0'
    );
\upsize.s_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.s_axis_tdata_reg[15]_i_1_n_0\,
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(13),
      Q => \upsize.s_axis_tdata_reg\(13),
      R => '0'
    );
\upsize.s_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.s_axis_tdata_reg[15]_i_1_n_0\,
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(14),
      Q => \upsize.s_axis_tdata_reg\(14),
      R => '0'
    );
\upsize.s_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.s_axis_tdata_reg[15]_i_1_n_0\,
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(15),
      Q => \upsize.s_axis_tdata_reg\(15),
      R => '0'
    );
\upsize.s_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.s_axis_tdata_reg[15]_i_1_n_0\,
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(1),
      Q => \upsize.s_axis_tdata_reg\(1),
      R => '0'
    );
\upsize.s_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.s_axis_tdata_reg[15]_i_1_n_0\,
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(2),
      Q => \upsize.s_axis_tdata_reg\(2),
      R => '0'
    );
\upsize.s_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.s_axis_tdata_reg[15]_i_1_n_0\,
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(3),
      Q => \upsize.s_axis_tdata_reg\(3),
      R => '0'
    );
\upsize.s_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.s_axis_tdata_reg[15]_i_1_n_0\,
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(4),
      Q => \upsize.s_axis_tdata_reg\(4),
      R => '0'
    );
\upsize.s_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.s_axis_tdata_reg[15]_i_1_n_0\,
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(5),
      Q => \upsize.s_axis_tdata_reg\(5),
      R => '0'
    );
\upsize.s_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.s_axis_tdata_reg[15]_i_1_n_0\,
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(6),
      Q => \upsize.s_axis_tdata_reg\(6),
      R => '0'
    );
\upsize.s_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.s_axis_tdata_reg[15]_i_1_n_0\,
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(7),
      Q => \upsize.s_axis_tdata_reg\(7),
      R => '0'
    );
\upsize.s_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.s_axis_tdata_reg[15]_i_1_n_0\,
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(8),
      Q => \upsize.s_axis_tdata_reg\(8),
      R => '0'
    );
\upsize.s_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.s_axis_tdata_reg[15]_i_1_n_0\,
      D => \upsize.m_axis_tdata_reg_reg[47]_0\(9),
      Q => \upsize.s_axis_tdata_reg\(9),
      R => '0'
    );
\upsize.s_axis_tkeep_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.s_axis_tdata_reg[15]_i_1_n_0\,
      D => '1',
      Q => \upsize.s_axis_tkeep_reg\(1),
      R => '0'
    );
\upsize.s_axis_tlast_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \upsize.s_axis_tdata_reg[15]_i_1_n_0\,
      D => int_buf_rslt_m_axis_tlast,
      Q => \^upsize.s_axis_tlast_reg\,
      R => '0'
    );
\upsize.s_axis_tvalid_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \upsize.m_axis_tdata_reg_reg[16]_0\,
      I1 => int_buf_rslt_m_axis_tvalid,
      I2 => \^upsize.s_axis_tvalid_reg_reg_0\,
      O => \upsize.s_axis_tvalid_reg_i_1_n_0\
    );
\upsize.s_axis_tvalid_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \upsize.s_axis_tvalid_reg_i_1_n_0\,
      Q => \^upsize.s_axis_tvalid_reg_reg_0\,
      R => Q(0)
    );
\upsize.seg_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000666A"
    )
        port map (
      I0 => \upsize.seg_reg\(0),
      I1 => \upsize.m_axis_tdata_reg_reg[16]_0\,
      I2 => int_buf_rslt_m_axis_tvalid,
      I3 => \^upsize.s_axis_tvalid_reg_reg_0\,
      I4 => Q(0),
      I5 => \upsize.m_axis_tvalid_reg4_out\,
      O => \upsize.seg_reg[0]_i_1_n_0\
    );
\upsize.seg_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA800A0A0A800"
    )
        port map (
      I0 => \upsize.m_axis_tdata_reg_reg[16]_0\,
      I1 => int_buf_rslt_m_axis_tlast,
      I2 => \upsize.m_axis_tvalid_reg_i_2_n_0\,
      I3 => int_buf_rslt_m_axis_tvalid,
      I4 => \^upsize.s_axis_tvalid_reg_reg_0\,
      I5 => \^upsize.s_axis_tlast_reg\,
      O => \upsize.m_axis_tvalid_reg4_out\
    );
\upsize.seg_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000056AAAAAA"
    )
        port map (
      I0 => \upsize.seg_reg\(1),
      I1 => \^upsize.s_axis_tvalid_reg_reg_0\,
      I2 => int_buf_rslt_m_axis_tvalid,
      I3 => \upsize.m_axis_tdata_reg_reg[16]_0\,
      I4 => \upsize.seg_reg\(0),
      I5 => RSTB,
      O => \upsize.seg_reg[1]_i_1_n_0\
    );
\upsize.seg_reg[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \upsize.m_axis_tvalid_reg4_out\,
      I1 => Q(0),
      O => RSTB
    );
\upsize.seg_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \upsize.seg_reg[0]_i_1_n_0\,
      Q => \upsize.seg_reg\(0),
      R => '0'
    );
\upsize.seg_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \upsize.seg_reg[1]_i_1_n_0\,
      Q => \upsize.seg_reg\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo is
  port (
    m_rst_sync3_reg : out STD_LOGIC;
    m_drop_frame_reg_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_adp_data_m_axis_tvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_terminate_frame_reg : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_rst_sync3_reg_reg_0 : out STD_LOGIC;
    stage_1_in_axis_data_tlast : out STD_LOGIC;
    s_rst_sync1_reg : in STD_LOGIC;
    bram00_ctrl_data_clk : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_pipe_reg_reg[1]_0\ : in STD_LOGIC;
    m_terminate_frame_reg_reg_0 : in STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[0]_0\ : in STD_LOGIC;
    int_adp_data_m_axis_tready : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_reg_reg[2]_0\ : in STD_LOGIC;
    s_axis : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axis_tlast_reg_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \b__0\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal bin2gray_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal drop_frame_reg : STD_LOGIC;
  signal \drop_frame_reg_i_1__0_n_0\ : STD_LOGIC;
  signal g : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^int_adp_data_m_axis_tvalid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \m_axis_pipe_reg[0][16]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_pipe_reg[1][16]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_pipe_reg_reg[0]_16\ : STD_LOGIC_VECTOR ( 16 to 16 );
  signal m_drop_frame_reg : STD_LOGIC;
  signal \m_drop_frame_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^m_drop_frame_reg_reg_0\ : STD_LOGIC;
  signal m_frame_reg : STD_LOGIC;
  signal m_frame_reg_i_1_n_0 : STD_LOGIC;
  signal m_rst_sync1_reg : STD_LOGIC;
  signal m_rst_sync2_reg : STD_LOGIC;
  signal \^m_rst_sync3_reg\ : STD_LOGIC;
  signal \^m_terminate_frame_reg\ : STD_LOGIC;
  signal mem_reg_0_7_12_16_i_13_n_0 : STD_LOGIC;
  signal mem_reg_0_7_12_16_n_0 : STD_LOGIC;
  signal mem_reg_0_7_12_16_n_1 : STD_LOGIC;
  signal mem_reg_0_7_12_16_n_2 : STD_LOGIC;
  signal mem_reg_0_7_12_16_n_3 : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 16 to 16 );
  signal rd_ptr_gray_reg0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \rd_ptr_gray_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_gray_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \rd_ptr_gray_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_ptr_gray_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_ptr_gray_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_ptr_gray_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal rd_ptr_gray_sync1_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal rd_ptr_reg0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rd_ptr_reg0__0\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \rd_ptr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal s_frame_reg : STD_LOGIC;
  signal \s_frame_reg_i_1__0_n_0\ : STD_LOGIC;
  signal s_rst_sync2_reg : STD_LOGIC;
  signal s_rst_sync3_reg : STD_LOGIC;
  signal \^s_rst_sync3_reg_reg_0\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal wr_ptr_gray_sync1_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_ptr_reg : STD_LOGIC;
  signal \wr_ptr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_ptr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_ptr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal NLW_mem_reg_0_7_12_16_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_mem_reg_0_7_12_16_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][16]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][16]\ : label is "no";
  attribute SHREG_EXTRACT of m_rst_sync1_reg_reg : label is "no";
  attribute SHREG_EXTRACT of m_rst_sync2_reg_reg : label is "no";
  attribute SHREG_EXTRACT of m_rst_sync3_reg_reg : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_7_12_16 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_7_12_16 : label is 136;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_7_12_16 : label is "mem_reg_0_7_12_16";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_7_12_16 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_7_12_16 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_7_12_16 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_7_12_16 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_7_12_16 : label is 12;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_7_12_16 : label is 16;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[1]_i_1__2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[2]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[3]_i_1\ : label is "soft_lutpair38";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[3]\ : label is "no";
  attribute SOFT_HLUTNM of \rd_ptr_reg[0]_i_1__2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rd_ptr_reg[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rd_ptr_reg[2]_i_1\ : label is "soft_lutpair40";
  attribute SHREG_EXTRACT of s_rst_sync2_reg_reg : label is "no";
  attribute SHREG_EXTRACT of s_rst_sync3_reg_reg : label is "no";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[1]_i_1__2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[3]_i_1\ : label is "soft_lutpair39";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync2_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync2_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync2_reg_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync2_reg_reg[3]\ : label is "no";
  attribute SOFT_HLUTNM of \wr_ptr_reg[0]_i_1__2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \wr_ptr_reg[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \wr_ptr_reg[2]_i_1\ : label is "soft_lutpair41";
begin
  E(0) <= \^e\(0);
  int_adp_data_m_axis_tvalid(0) <= \^int_adp_data_m_axis_tvalid\(0);
  m_drop_frame_reg_reg_0 <= \^m_drop_frame_reg_reg_0\;
  m_rst_sync3_reg <= \^m_rst_sync3_reg\;
  m_terminate_frame_reg <= \^m_terminate_frame_reg\;
  p_0_in <= \^p_0_in\;
  p_1_in(0) <= \^p_1_in\(0);
  s_rst_sync3_reg_reg_0 <= \^s_rst_sync3_reg_reg_0\;
\drop_frame_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE000FFFFF000"
    )
        port map (
      I0 => \^s_rst_sync3_reg_reg_0\,
      I1 => \wr_ptr_reg_reg[2]_0\,
      I2 => s_rst_sync3_reg,
      I3 => s_frame_reg,
      I4 => drop_frame_reg,
      I5 => s_axis(4),
      O => \drop_frame_reg_i_1__0_n_0\
    );
drop_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => \drop_frame_reg_i_1__0_n_0\,
      Q => drop_frame_reg,
      R => '0'
    );
\m_axis_pipe_reg[0][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => int_adp_data_m_axis_tready(0),
      I1 => \^int_adp_data_m_axis_tvalid\(0),
      I2 => \^p_1_in\(0),
      O => \m_axis_pipe_reg[0][16]_i_1_n_0\
    );
\m_axis_pipe_reg[1][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => int_adp_data_m_axis_tready(0),
      I1 => \^int_adp_data_m_axis_tvalid\(0),
      I2 => \m_axis_pipe_reg_reg[0]_16\(16),
      I3 => \^p_0_in\,
      O => \m_axis_pipe_reg[1][16]_i_1_n_0\
    );
\m_axis_pipe_reg_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][16]_i_1_n_0\,
      D => p_3_out(16),
      Q => \m_axis_pipe_reg_reg[0]_16\(16),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_pipe_reg[1][16]_i_1_n_0\,
      Q => \^p_0_in\,
      R => '0'
    );
\m_axis_tlast_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^m_terminate_frame_reg\,
      I1 => \^p_0_in\,
      I2 => m_axis_tlast_reg_reg,
      O => stage_1_in_axis_data_tlast
    );
\m_axis_tvalid_pipe_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_pipe_reg_reg[0]_0\,
      Q => \^p_1_in\(0),
      R => '0'
    );
\m_axis_tvalid_pipe_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_pipe_reg_reg[1]_0\,
      Q => \^int_adp_data_m_axis_tvalid\(0),
      R => Q(0)
    );
\m_drop_frame_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => int_adp_data_m_axis_tready(0),
      I1 => \^int_adp_data_m_axis_tvalid\(0),
      I2 => \^m_drop_frame_reg_reg_0\,
      I3 => m_drop_frame_reg,
      O => \m_drop_frame_reg_i_1__1_n_0\
    );
m_drop_frame_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080088"
    )
        port map (
      I0 => m_frame_reg,
      I1 => \^m_rst_sync3_reg\,
      I2 => \^p_0_in\,
      I3 => \^m_terminate_frame_reg\,
      I4 => \^int_adp_data_m_axis_tvalid\(0),
      I5 => \^m_drop_frame_reg_reg_0\,
      O => m_drop_frame_reg
    );
m_drop_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_drop_frame_reg_i_1__1_n_0\,
      Q => \^m_drop_frame_reg_reg_0\,
      R => Q(0)
    );
m_frame_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2E2EEE"
    )
        port map (
      I0 => m_frame_reg,
      I1 => \^int_adp_data_m_axis_tvalid\(0),
      I2 => int_adp_data_m_axis_tready(0),
      I3 => \^p_0_in\,
      I4 => \^m_terminate_frame_reg\,
      I5 => Q(0),
      O => m_frame_reg_i_1_n_0
    );
m_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_frame_reg_i_1_n_0,
      Q => m_frame_reg,
      R => '0'
    );
m_rst_sync1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => '0',
      Q => m_rst_sync1_reg,
      R => '0'
    );
m_rst_sync2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_rst_sync1_reg,
      Q => m_rst_sync2_reg,
      R => '0'
    );
m_rst_sync3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_rst_sync2_reg,
      Q => \^m_rst_sync3_reg\,
      R => '0'
    );
m_terminate_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_terminate_frame_reg_reg_0,
      Q => \^m_terminate_frame_reg\,
      R => Q(0)
    );
mem_reg_0_7_12_16: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_reg_n_0_[0]\,
      DIA(1 downto 0) => s_axis(1 downto 0),
      DIB(1 downto 0) => s_axis(3 downto 2),
      DIC(1) => '0',
      DIC(0) => s_axis(4),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_7_12_16_n_0,
      DOA(0) => mem_reg_0_7_12_16_n_1,
      DOB(1) => mem_reg_0_7_12_16_n_2,
      DOB(0) => mem_reg_0_7_12_16_n_3,
      DOC(1) => NLW_mem_reg_0_7_12_16_DOC_UNCONNECTED(1),
      DOC(0) => p_3_out(16),
      DOD(1 downto 0) => NLW_mem_reg_0_7_12_16_DOD_UNCONNECTED(1 downto 0),
      WCLK => bram00_ctrl_data_clk,
      WE => wr_ptr_reg
    );
mem_reg_0_7_12_16_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^s_rst_sync3_reg_reg_0\,
      I1 => \wr_ptr_reg_reg[2]_0\,
      I2 => drop_frame_reg,
      O => wr_ptr_reg
    );
mem_reg_0_7_12_16_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => \rd_ptr_gray_sync2_reg_reg_n_0_[2]\,
      I1 => \wr_ptr_gray_reg_reg_n_0_[2]\,
      I2 => \rd_ptr_gray_sync2_reg_reg_n_0_[3]\,
      I3 => \wr_ptr_gray_reg_reg_n_0_[3]\,
      O => mem_reg_0_7_12_16_i_13_n_0
    );
mem_reg_0_7_12_16_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAABAAAAAAAABAAB"
    )
        port map (
      I0 => s_rst_sync3_reg,
      I1 => mem_reg_0_7_12_16_i_13_n_0,
      I2 => \rd_ptr_gray_sync2_reg_reg_n_0_[0]\,
      I3 => \wr_ptr_gray_reg_reg_n_0_[0]\,
      I4 => \rd_ptr_gray_sync2_reg_reg_n_0_[1]\,
      I5 => \wr_ptr_gray_reg_reg_n_0_[1]\,
      O => \^s_rst_sync3_reg_reg_0\
    );
\rd_ptr_gray_reg[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[1]\,
      O => \rd_ptr_gray_reg[0]_i_1__0_n_0\
    );
\rd_ptr_gray_reg[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[2]\,
      I1 => \rd_ptr_reg_reg_n_0_[1]\,
      I2 => \rd_ptr_reg_reg_n_0_[0]\,
      O => rd_ptr_gray_reg0(1)
    );
\rd_ptr_gray_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000028AA"
    )
        port map (
      I0 => \m_axis_pipe_reg[0][16]_i_1_n_0\,
      I1 => \rd_ptr_gray_reg_reg_n_0_[3]\,
      I2 => g(3),
      I3 => \rd_ptr_gray_reg[2]_i_4_n_0\,
      I4 => \^m_drop_frame_reg_reg_0\,
      I5 => \^m_rst_sync3_reg\,
      O => \^e\(0)
    );
\rd_ptr_gray_reg[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => \rd_ptr_gray_reg_reg_n_0_[3]\,
      I1 => \rd_ptr_reg_reg_n_0_[2]\,
      I2 => \rd_ptr_reg_reg_n_0_[1]\,
      I3 => \rd_ptr_reg_reg_n_0_[0]\,
      O => rd_ptr_gray_reg0(2)
    );
\rd_ptr_gray_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rd_ptr_gray_reg_reg_n_0_[0]\,
      I1 => g(0),
      I2 => g(2),
      I3 => \rd_ptr_gray_reg_reg_n_0_[2]\,
      I4 => g(1),
      I5 => \rd_ptr_gray_reg_reg_n_0_[1]\,
      O => \rd_ptr_gray_reg[2]_i_4_n_0\
    );
\rd_ptr_gray_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[1]\,
      I1 => \rd_ptr_reg_reg_n_0_[0]\,
      I2 => \rd_ptr_reg_reg_n_0_[2]\,
      I3 => \rd_ptr_gray_reg_reg_n_0_[3]\,
      O => \rd_ptr_reg0__0\(3)
    );
\rd_ptr_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => \rd_ptr_gray_reg[0]_i_1__0_n_0\,
      Q => \rd_ptr_gray_reg_reg_n_0_[0]\,
      R => SR(0)
    );
\rd_ptr_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => rd_ptr_gray_reg0(1),
      Q => \rd_ptr_gray_reg_reg_n_0_[1]\,
      R => SR(0)
    );
\rd_ptr_gray_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => rd_ptr_gray_reg0(2),
      Q => \rd_ptr_gray_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\rd_ptr_gray_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => \rd_ptr_reg0__0\(3),
      Q => \rd_ptr_gray_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\rd_ptr_gray_sync1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg_n_0_[0]\,
      Q => rd_ptr_gray_sync1_reg(0),
      R => '0'
    );
\rd_ptr_gray_sync1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg_n_0_[1]\,
      Q => rd_ptr_gray_sync1_reg(1),
      R => '0'
    );
\rd_ptr_gray_sync1_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg_n_0_[2]\,
      Q => rd_ptr_gray_sync1_reg(2),
      R => '0'
    );
\rd_ptr_gray_sync1_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg_n_0_[3]\,
      Q => rd_ptr_gray_sync1_reg(3),
      R => '0'
    );
\rd_ptr_gray_sync2_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(0),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[0]\,
      R => '0'
    );
\rd_ptr_gray_sync2_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(1),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[1]\,
      R => '0'
    );
\rd_ptr_gray_sync2_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(2),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[2]\,
      R => '0'
    );
\rd_ptr_gray_sync2_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(3),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[3]\,
      R => '0'
    );
\rd_ptr_reg[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[0]\,
      O => rd_ptr_reg0(0)
    );
\rd_ptr_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[0]\,
      I1 => \rd_ptr_reg_reg_n_0_[1]\,
      O => rd_ptr_reg0(1)
    );
\rd_ptr_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rd_ptr_reg_reg_n_0_[0]\,
      I1 => \rd_ptr_reg_reg_n_0_[1]\,
      I2 => \rd_ptr_reg_reg_n_0_[2]\,
      O => rd_ptr_reg0(2)
    );
\rd_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => rd_ptr_reg0(0),
      Q => \rd_ptr_reg_reg_n_0_[0]\,
      R => SR(0)
    );
\rd_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => rd_ptr_reg0(1),
      Q => \rd_ptr_reg_reg_n_0_[1]\,
      R => SR(0)
    );
\rd_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => rd_ptr_reg0(2),
      Q => \rd_ptr_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\s_frame_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF01"
    )
        port map (
      I0 => \^s_rst_sync3_reg_reg_0\,
      I1 => \wr_ptr_reg_reg[2]_0\,
      I2 => s_axis(4),
      I3 => s_frame_reg,
      O => \s_frame_reg_i_1__0_n_0\
    );
s_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => \s_frame_reg_i_1__0_n_0\,
      Q => s_frame_reg,
      R => '0'
    );
s_rst_sync2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => s_rst_sync1_reg,
      Q => s_rst_sync2_reg,
      R => '0'
    );
s_rst_sync3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => s_rst_sync2_reg,
      Q => s_rst_sync3_reg,
      R => '0'
    );
\wr_ptr_gray_reg[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_ptr_reg_reg_n_0_[1]\,
      O => bin2gray_return(0)
    );
\wr_ptr_gray_reg[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \wr_ptr_reg_reg_n_0_[1]\,
      I1 => \wr_ptr_reg_reg_n_0_[0]\,
      I2 => \wr_ptr_reg_reg_n_0_[2]\,
      O => bin2gray_return(1)
    );
\wr_ptr_gray_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \wr_ptr_reg_reg_n_0_[0]\,
      I1 => \wr_ptr_reg_reg_n_0_[1]\,
      I2 => \wr_ptr_reg_reg_n_0_[2]\,
      I3 => \wr_ptr_gray_reg_reg_n_0_[3]\,
      O => bin2gray_return(2)
    );
\wr_ptr_gray_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wr_ptr_reg_reg_n_0_[2]\,
      I1 => \wr_ptr_reg_reg_n_0_[0]\,
      I2 => \wr_ptr_reg_reg_n_0_[1]\,
      I3 => \wr_ptr_gray_reg_reg_n_0_[3]\,
      O => \b__0\(3)
    );
\wr_ptr_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => wr_ptr_reg,
      D => bin2gray_return(0),
      Q => \wr_ptr_gray_reg_reg_n_0_[0]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => wr_ptr_reg,
      D => bin2gray_return(1),
      Q => \wr_ptr_gray_reg_reg_n_0_[1]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => wr_ptr_reg,
      D => bin2gray_return(2),
      Q => \wr_ptr_gray_reg_reg_n_0_[2]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => wr_ptr_reg,
      D => \b__0\(3),
      Q => \wr_ptr_gray_reg_reg_n_0_[3]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \wr_ptr_gray_reg_reg_n_0_[0]\,
      Q => wr_ptr_gray_sync1_reg(0),
      R => Q(0)
    );
\wr_ptr_gray_sync1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \wr_ptr_gray_reg_reg_n_0_[1]\,
      Q => wr_ptr_gray_sync1_reg(1),
      R => Q(0)
    );
\wr_ptr_gray_sync1_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \wr_ptr_gray_reg_reg_n_0_[2]\,
      Q => wr_ptr_gray_sync1_reg(2),
      R => Q(0)
    );
\wr_ptr_gray_sync1_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \wr_ptr_gray_reg_reg_n_0_[3]\,
      Q => wr_ptr_gray_sync1_reg(3),
      R => Q(0)
    );
\wr_ptr_gray_sync2_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => wr_ptr_gray_sync1_reg(0),
      Q => g(0),
      R => Q(0)
    );
\wr_ptr_gray_sync2_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => wr_ptr_gray_sync1_reg(1),
      Q => g(1),
      R => Q(0)
    );
\wr_ptr_gray_sync2_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => wr_ptr_gray_sync1_reg(2),
      Q => g(2),
      R => Q(0)
    );
\wr_ptr_gray_sync2_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => wr_ptr_gray_sync1_reg(3),
      Q => g(3),
      R => Q(0)
    );
\wr_ptr_reg[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_ptr_reg_reg_n_0_[0]\,
      O => b(0)
    );
\wr_ptr_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_reg_reg_n_0_[0]\,
      I1 => \wr_ptr_reg_reg_n_0_[1]\,
      O => b(1)
    );
\wr_ptr_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_ptr_reg_reg_n_0_[1]\,
      I1 => \wr_ptr_reg_reg_n_0_[0]\,
      I2 => \wr_ptr_reg_reg_n_0_[2]\,
      O => b(2)
    );
\wr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => wr_ptr_reg,
      D => b(0),
      Q => \wr_ptr_reg_reg_n_0_[0]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => wr_ptr_reg,
      D => b(1),
      Q => \wr_ptr_reg_reg_n_0_[1]\,
      R => s_rst_sync3_reg
    );
\wr_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => wr_ptr_reg,
      D => b(2),
      Q => \wr_ptr_reg_reg_n_0_[2]\,
      R => s_rst_sync3_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized0\ is
  port (
    m_rst_sync3_reg : out STD_LOGIC;
    s_rst_sync3_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_adp_grid_m_axis_tvalid : out STD_LOGIC;
    m_terminate_frame_reg : out STD_LOGIC;
    s_frame_reg : out STD_LOGIC;
    drop_frame_reg : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \wr_ptr_gray_reg__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_gray_reg__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift1 : out STD_LOGIC;
    \rd_ptr_gray_sync2_reg_reg[0]_0\ : out STD_LOGIC;
    \rd_ptr_gray_sync2_reg_reg[1]_0\ : out STD_LOGIC;
    \m_axis_pipe_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_drop_frame_reg_reg_0 : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[0]_0\ : out STD_LOGIC;
    core_clk : in STD_LOGIC;
    s_rst_sync1_reg : in STD_LOGIC;
    s_axil_scle_aclk : in STD_LOGIC;
    \wr_ptr_reg_reg[0]_0\ : in STD_LOGIC;
    \rd_ptr_reg_reg[0]_0\ : in STD_LOGIC;
    \wr_ptr_gray_sync1_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_pipe_reg_reg[1]_0\ : in STD_LOGIC;
    m_terminate_frame_reg_reg_0 : in STD_LOGIC;
    s_frame_reg_reg_0 : in STD_LOGIC;
    drop_frame_reg_reg_0 : in STD_LOGIC;
    \m_axis_pipe_reg_reg[1][16]_0\ : in STD_LOGIC;
    \wr_ptr_gray_reg_reg[0]_0\ : in STD_LOGIC;
    \rd_ptr_gray_reg_reg[0]_0\ : in STD_LOGIC;
    \wr_ptr_gray_reg_reg[1]_0\ : in STD_LOGIC;
    \rd_ptr_gray_reg_reg[1]_0\ : in STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[0]_1\ : in STD_LOGIC;
    empty_reg_reg : in STD_LOGIC;
    s_axis : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_adp_grid_m_axis_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized0\ : entity is "axis_async_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized0\ is
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^drop_frame_reg\ : STD_LOGIC;
  signal g : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^int_adp_grid_m_axis_tvalid\ : STD_LOGIC;
  signal \m_axis_pipe_reg[0][16]_i_1__0_n_0\ : STD_LOGIC;
  signal m_axis_tvalid_pipe_reg18_out : STD_LOGIC;
  signal m_drop_frame_reg : STD_LOGIC;
  signal m_drop_frame_reg_i_1_n_0 : STD_LOGIC;
  signal \^m_drop_frame_reg_reg_0\ : STD_LOGIC;
  signal m_frame_reg : STD_LOGIC;
  signal \m_frame_reg_i_1__0_n_0\ : STD_LOGIC;
  signal m_rst_sync1_reg : STD_LOGIC;
  signal m_rst_sync2_reg : STD_LOGIC;
  signal \^m_rst_sync3_reg\ : STD_LOGIC;
  signal \^m_terminate_frame_reg\ : STD_LOGIC;
  signal mem_reg_0_1_12_16_i_1_n_0 : STD_LOGIC;
  signal mem_reg_0_1_12_16_n_0 : STD_LOGIC;
  signal mem_reg_0_1_12_16_n_1 : STD_LOGIC;
  signal mem_reg_0_1_12_16_n_2 : STD_LOGIC;
  signal mem_reg_0_1_12_16_n_3 : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \^rd_ptr_gray_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rd_ptr_gray_sync1_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rd_ptr_gray_sync2_reg_reg[0]_0\ : STD_LOGIC;
  signal \^rd_ptr_gray_sync2_reg_reg[1]_0\ : STD_LOGIC;
  signal s_rst_sync2_reg : STD_LOGIC;
  signal \^s_rst_sync3_reg\ : STD_LOGIC;
  signal \^shift1\ : STD_LOGIC;
  signal \^wr_ptr_gray_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_ptr_gray_sync1_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_12_16_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_mem_reg_0_1_12_16_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][16]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][16]\ : label is "no";
  attribute SHREG_EXTRACT of m_rst_sync1_reg_reg : label is "no";
  attribute SHREG_EXTRACT of m_rst_sync2_reg_reg : label is "no";
  attribute SHREG_EXTRACT of m_rst_sync3_reg_reg : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_12_16 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_1_12_16 : label is 34;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_1_12_16 : label is "mem_reg_0_1_12_16";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_1_12_16 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_1_12_16 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_1_12_16 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_1_12_16 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_1_12_16 : label is 12;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_1_12_16 : label is 16;
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of s_rst_sync2_reg_reg : label is "no";
  attribute SHREG_EXTRACT of s_rst_sync3_reg_reg : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync2_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync2_reg_reg[1]\ : label is "no";
begin
  ADDRA(0) <= \^addra\(0);
  Q(0) <= \^q\(0);
  drop_frame_reg <= \^drop_frame_reg\;
  int_adp_grid_m_axis_tvalid <= \^int_adp_grid_m_axis_tvalid\;
  m_drop_frame_reg_reg_0 <= \^m_drop_frame_reg_reg_0\;
  m_rst_sync3_reg <= \^m_rst_sync3_reg\;
  m_terminate_frame_reg <= \^m_terminate_frame_reg\;
  p_0_in <= \^p_0_in\;
  p_1_in(0) <= \^p_1_in\(0);
  \rd_ptr_gray_reg__0\(1 downto 0) <= \^rd_ptr_gray_reg__0\(1 downto 0);
  \rd_ptr_gray_sync2_reg_reg[0]_0\ <= \^rd_ptr_gray_sync2_reg_reg[0]_0\;
  \rd_ptr_gray_sync2_reg_reg[1]_0\ <= \^rd_ptr_gray_sync2_reg_reg[1]_0\;
  s_rst_sync3_reg <= \^s_rst_sync3_reg\;
  shift1 <= \^shift1\;
  \wr_ptr_gray_reg__0\(1 downto 0) <= \^wr_ptr_gray_reg__0\(1 downto 0);
drop_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => drop_frame_reg_reg_0,
      Q => \^drop_frame_reg\,
      R => '0'
    );
\m_axis_pipe_reg[0][16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => int_adp_grid_m_axis_tready,
      I1 => \^int_adp_grid_m_axis_tvalid\,
      I2 => \^p_1_in\(0),
      O => \m_axis_pipe_reg[0][16]_i_1__0_n_0\
    );
\m_axis_pipe_reg_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][16]_i_1__0_n_0\,
      D => p_3_out(16),
      Q => \m_axis_pipe_reg_reg[0]\(0),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_pipe_reg_reg[1][16]_0\,
      Q => \^p_0_in\,
      R => '0'
    );
\m_axis_tvalid_pipe_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_pipe_reg_reg[0]_1\,
      Q => \^p_1_in\(0),
      R => '0'
    );
\m_axis_tvalid_pipe_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_pipe_reg_reg[1]_0\,
      Q => \^int_adp_grid_m_axis_tvalid\,
      R => \wr_ptr_gray_sync1_reg_reg[0]_0\(0)
    );
m_drop_frame_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => int_adp_grid_m_axis_tready,
      I1 => \^int_adp_grid_m_axis_tvalid\,
      I2 => \^m_drop_frame_reg_reg_0\,
      I3 => m_drop_frame_reg,
      O => m_drop_frame_reg_i_1_n_0
    );
\m_drop_frame_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080088"
    )
        port map (
      I0 => m_frame_reg,
      I1 => \^m_rst_sync3_reg\,
      I2 => \^p_0_in\,
      I3 => \^m_terminate_frame_reg\,
      I4 => \^int_adp_grid_m_axis_tvalid\,
      I5 => \^m_drop_frame_reg_reg_0\,
      O => m_drop_frame_reg
    );
m_drop_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_drop_frame_reg_i_1_n_0,
      Q => \^m_drop_frame_reg_reg_0\,
      R => \wr_ptr_gray_sync1_reg_reg[0]_0\(0)
    );
\m_frame_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2E2EEE"
    )
        port map (
      I0 => m_frame_reg,
      I1 => \^int_adp_grid_m_axis_tvalid\,
      I2 => int_adp_grid_m_axis_tready,
      I3 => \^p_0_in\,
      I4 => \^m_terminate_frame_reg\,
      I5 => \wr_ptr_gray_sync1_reg_reg[0]_0\(0),
      O => \m_frame_reg_i_1__0_n_0\
    );
m_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_frame_reg_i_1__0_n_0\,
      Q => m_frame_reg,
      R => '0'
    );
m_rst_sync1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => '0',
      Q => m_rst_sync1_reg,
      R => '0'
    );
m_rst_sync2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_rst_sync1_reg,
      Q => m_rst_sync2_reg,
      R => '0'
    );
m_rst_sync3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_rst_sync2_reg,
      Q => \^m_rst_sync3_reg\,
      R => '0'
    );
m_terminate_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_terminate_frame_reg_reg_0,
      Q => \^m_terminate_frame_reg\,
      R => \wr_ptr_gray_sync1_reg_reg[0]_0\(0)
    );
mem_reg_0_1_12_16: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \^addra\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \^addra\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \^addra\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^q\(0),
      DIA(1 downto 0) => s_axis(1 downto 0),
      DIB(1 downto 0) => s_axis(3 downto 2),
      DIC(1) => '0',
      DIC(0) => s_axis(4),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_1_12_16_n_0,
      DOA(0) => mem_reg_0_1_12_16_n_1,
      DOB(1) => mem_reg_0_1_12_16_n_2,
      DOB(0) => mem_reg_0_1_12_16_n_3,
      DOC(1) => NLW_mem_reg_0_1_12_16_DOC_UNCONNECTED(1),
      DOC(0) => p_3_out(16),
      DOD(1 downto 0) => NLW_mem_reg_0_1_12_16_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_axil_scle_aclk,
      WE => mem_reg_0_1_12_16_i_1_n_0
    );
mem_reg_0_1_12_16_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^shift1\,
      I1 => \^drop_frame_reg\,
      O => mem_reg_0_1_12_16_i_1_n_0
    );
mem_reg_0_1_12_16_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055414155"
    )
        port map (
      I0 => \^s_rst_sync3_reg\,
      I1 => \^wr_ptr_gray_reg__0\(0),
      I2 => \^rd_ptr_gray_sync2_reg_reg[0]_0\,
      I3 => \^wr_ptr_gray_reg__0\(1),
      I4 => \^rd_ptr_gray_sync2_reg_reg[1]_0\,
      I5 => empty_reg_reg,
      O => \^shift1\
    );
\rd_ptr_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg[0]_0\,
      Q => \^rd_ptr_gray_reg__0\(0),
      R => '0'
    );
\rd_ptr_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg[1]_0\,
      Q => \^rd_ptr_gray_reg__0\(1),
      R => '0'
    );
\rd_ptr_gray_sync1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \^rd_ptr_gray_reg__0\(0),
      Q => rd_ptr_gray_sync1_reg(0),
      R => '0'
    );
\rd_ptr_gray_sync1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \^rd_ptr_gray_reg__0\(1),
      Q => rd_ptr_gray_sync1_reg(1),
      R => '0'
    );
\rd_ptr_gray_sync2_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(0),
      Q => \^rd_ptr_gray_sync2_reg_reg[0]_0\,
      R => '0'
    );
\rd_ptr_gray_sync2_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(1),
      Q => \^rd_ptr_gray_sync2_reg_reg[1]_0\,
      R => '0'
    );
\rd_ptr_reg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^p_1_in\(0),
      I1 => \^int_adp_grid_m_axis_tvalid\,
      I2 => int_adp_grid_m_axis_tready,
      I3 => m_axis_tvalid_pipe_reg18_out,
      O => \m_axis_tvalid_pipe_reg_reg[0]_0\
    );
\rd_ptr_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110111111110110"
    )
        port map (
      I0 => \^m_rst_sync3_reg\,
      I1 => \^m_drop_frame_reg_reg_0\,
      I2 => g(1),
      I3 => \^rd_ptr_gray_reg__0\(1),
      I4 => g(0),
      I5 => \^rd_ptr_gray_reg__0\(0),
      O => m_axis_tvalid_pipe_reg18_out
    );
\rd_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \rd_ptr_reg_reg[0]_0\,
      Q => \^addra\(0),
      R => '0'
    );
s_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => s_frame_reg_reg_0,
      Q => s_frame_reg,
      R => '0'
    );
s_rst_sync2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => s_rst_sync1_reg,
      Q => s_rst_sync2_reg,
      R => '0'
    );
s_rst_sync3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => s_rst_sync2_reg,
      Q => \^s_rst_sync3_reg\,
      R => '0'
    );
\wr_ptr_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \wr_ptr_gray_reg_reg[0]_0\,
      Q => \^wr_ptr_gray_reg__0\(0),
      R => '0'
    );
\wr_ptr_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \wr_ptr_gray_reg_reg[1]_0\,
      Q => \^wr_ptr_gray_reg__0\(1),
      R => '0'
    );
\wr_ptr_gray_sync1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \^wr_ptr_gray_reg__0\(0),
      Q => wr_ptr_gray_sync1_reg(0),
      R => \wr_ptr_gray_sync1_reg_reg[0]_0\(0)
    );
\wr_ptr_gray_sync1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \^wr_ptr_gray_reg__0\(1),
      Q => wr_ptr_gray_sync1_reg(1),
      R => \wr_ptr_gray_sync1_reg_reg[0]_0\(0)
    );
\wr_ptr_gray_sync2_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => wr_ptr_gray_sync1_reg(0),
      Q => g(0),
      R => \wr_ptr_gray_sync1_reg_reg[0]_0\(0)
    );
\wr_ptr_gray_sync2_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => wr_ptr_gray_sync1_reg(1),
      Q => g(1),
      R => \wr_ptr_gray_sync1_reg_reg[0]_0\(0)
    );
\wr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \wr_ptr_reg_reg[0]_0\,
      Q => \^q\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized0_1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_adp_scle_m_axis_tvalid : out STD_LOGIC;
    m_terminate_frame_reg : out STD_LOGIC;
    s_frame_reg : out STD_LOGIC;
    drop_frame_reg : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \wr_ptr_gray_reg__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_gray_reg__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    shift1 : out STD_LOGIC;
    \rd_ptr_gray_sync2_reg_reg[0]_0\ : out STD_LOGIC;
    \rd_ptr_gray_sync2_reg_reg[1]_0\ : out STD_LOGIC;
    \m_axis_pipe_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_drop_frame_reg_reg_0 : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[0]_0\ : out STD_LOGIC;
    \wr_ptr_reg_reg[0]_0\ : in STD_LOGIC;
    s_axil_scle_aclk : in STD_LOGIC;
    \rd_ptr_reg_reg[0]_0\ : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_pipe_reg_reg[1]_1\ : in STD_LOGIC;
    m_terminate_frame_reg_reg_0 : in STD_LOGIC;
    s_frame_reg_reg_0 : in STD_LOGIC;
    drop_frame_reg_reg_0 : in STD_LOGIC;
    \m_axis_pipe_reg_reg[1][16]_0\ : in STD_LOGIC;
    \wr_ptr_gray_reg_reg[0]_0\ : in STD_LOGIC;
    \rd_ptr_gray_reg_reg[0]_0\ : in STD_LOGIC;
    \wr_ptr_gray_reg_reg[1]_0\ : in STD_LOGIC;
    \rd_ptr_gray_reg_reg[1]_0\ : in STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[0]_1\ : in STD_LOGIC;
    s_rst_sync3_reg : in STD_LOGIC;
    empty_reg : in STD_LOGIC;
    s_axis : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_adp_scle_m_axis_tready : in STD_LOGIC;
    m_rst_sync3_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized0_1\ : entity is "axis_async_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized0_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized0_1\ is
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^drop_frame_reg\ : STD_LOGIC;
  signal g : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^int_adp_scle_m_axis_tvalid\ : STD_LOGIC;
  signal \m_axis_pipe_reg[0][16]_i_1__1_n_0\ : STD_LOGIC;
  signal m_axis_tvalid_pipe_reg18_out : STD_LOGIC;
  signal m_drop_frame_reg : STD_LOGIC;
  signal \m_drop_frame_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^m_drop_frame_reg_reg_0\ : STD_LOGIC;
  signal m_frame_reg : STD_LOGIC;
  signal \m_frame_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^m_terminate_frame_reg\ : STD_LOGIC;
  signal \mem_reg_0_1_12_16_i_1__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_1_12_16_n_0 : STD_LOGIC;
  signal mem_reg_0_1_12_16_n_1 : STD_LOGIC;
  signal mem_reg_0_1_12_16_n_2 : STD_LOGIC;
  signal mem_reg_0_1_12_16_n_3 : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \^rd_ptr_gray_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rd_ptr_gray_sync1_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rd_ptr_gray_sync2_reg_reg[0]_0\ : STD_LOGIC;
  signal \^rd_ptr_gray_sync2_reg_reg[1]_0\ : STD_LOGIC;
  signal \^shift1\ : STD_LOGIC;
  signal \^wr_ptr_gray_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_ptr_gray_sync1_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_12_16_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_mem_reg_0_1_12_16_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][16]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][16]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_12_16 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_1_12_16 : label is 34;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_1_12_16 : label is "mem_reg_0_1_12_16";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_1_12_16 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_1_12_16 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_1_12_16 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_1_12_16 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_1_12_16 : label is 12;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_1_12_16 : label is 16;
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync2_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync2_reg_reg[1]\ : label is "no";
begin
  ADDRA(0) <= \^addra\(0);
  Q(0) <= \^q\(0);
  drop_frame_reg <= \^drop_frame_reg\;
  int_adp_scle_m_axis_tvalid <= \^int_adp_scle_m_axis_tvalid\;
  m_drop_frame_reg_reg_0 <= \^m_drop_frame_reg_reg_0\;
  m_terminate_frame_reg <= \^m_terminate_frame_reg\;
  p_0_in <= \^p_0_in\;
  p_1_in(0) <= \^p_1_in\(0);
  \rd_ptr_gray_reg__0\(1 downto 0) <= \^rd_ptr_gray_reg__0\(1 downto 0);
  \rd_ptr_gray_sync2_reg_reg[0]_0\ <= \^rd_ptr_gray_sync2_reg_reg[0]_0\;
  \rd_ptr_gray_sync2_reg_reg[1]_0\ <= \^rd_ptr_gray_sync2_reg_reg[1]_0\;
  shift1 <= \^shift1\;
  \wr_ptr_gray_reg__0\(1 downto 0) <= \^wr_ptr_gray_reg__0\(1 downto 0);
drop_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => drop_frame_reg_reg_0,
      Q => \^drop_frame_reg\,
      R => '0'
    );
\m_axis_pipe_reg[0][16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => int_adp_scle_m_axis_tready,
      I1 => \^int_adp_scle_m_axis_tvalid\,
      I2 => \^p_1_in\(0),
      O => \m_axis_pipe_reg[0][16]_i_1__1_n_0\
    );
\m_axis_pipe_reg_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][16]_i_1__1_n_0\,
      D => p_3_out(16),
      Q => \m_axis_pipe_reg_reg[0]\(0),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_pipe_reg_reg[1][16]_0\,
      Q => \^p_0_in\,
      R => '0'
    );
\m_axis_tvalid_pipe_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_pipe_reg_reg[0]_1\,
      Q => \^p_1_in\(0),
      R => '0'
    );
\m_axis_tvalid_pipe_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_pipe_reg_reg[1]_1\,
      Q => \^int_adp_scle_m_axis_tvalid\,
      R => \m_axis_tvalid_pipe_reg_reg[1]_0\(0)
    );
\m_drop_frame_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => int_adp_scle_m_axis_tready,
      I1 => \^int_adp_scle_m_axis_tvalid\,
      I2 => \^m_drop_frame_reg_reg_0\,
      I3 => m_drop_frame_reg,
      O => \m_drop_frame_reg_i_1__0_n_0\
    );
\m_drop_frame_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080088"
    )
        port map (
      I0 => m_frame_reg,
      I1 => m_rst_sync3_reg,
      I2 => \^p_0_in\,
      I3 => \^m_terminate_frame_reg\,
      I4 => \^int_adp_scle_m_axis_tvalid\,
      I5 => \^m_drop_frame_reg_reg_0\,
      O => m_drop_frame_reg
    );
m_drop_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_drop_frame_reg_i_1__0_n_0\,
      Q => \^m_drop_frame_reg_reg_0\,
      R => \m_axis_tvalid_pipe_reg_reg[1]_0\(0)
    );
\m_frame_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2E2EEE"
    )
        port map (
      I0 => m_frame_reg,
      I1 => \^int_adp_scle_m_axis_tvalid\,
      I2 => int_adp_scle_m_axis_tready,
      I3 => \^p_0_in\,
      I4 => \^m_terminate_frame_reg\,
      I5 => \m_axis_tvalid_pipe_reg_reg[1]_0\(0),
      O => \m_frame_reg_i_1__1_n_0\
    );
m_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_frame_reg_i_1__1_n_0\,
      Q => m_frame_reg,
      R => '0'
    );
m_terminate_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_terminate_frame_reg_reg_0,
      Q => \^m_terminate_frame_reg\,
      R => \m_axis_tvalid_pipe_reg_reg[1]_0\(0)
    );
mem_reg_0_1_12_16: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \^addra\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \^addra\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \^addra\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^q\(0),
      DIA(1 downto 0) => s_axis(1 downto 0),
      DIB(1 downto 0) => s_axis(3 downto 2),
      DIC(1) => '0',
      DIC(0) => s_axis(4),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_1_12_16_n_0,
      DOA(0) => mem_reg_0_1_12_16_n_1,
      DOB(1) => mem_reg_0_1_12_16_n_2,
      DOB(0) => mem_reg_0_1_12_16_n_3,
      DOC(1) => NLW_mem_reg_0_1_12_16_DOC_UNCONNECTED(1),
      DOC(0) => p_3_out(16),
      DOD(1 downto 0) => NLW_mem_reg_0_1_12_16_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_axil_scle_aclk,
      WE => \mem_reg_0_1_12_16_i_1__0_n_0\
    );
\mem_reg_0_1_12_16_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^shift1\,
      I1 => \^drop_frame_reg\,
      O => \mem_reg_0_1_12_16_i_1__0_n_0\
    );
\mem_reg_0_1_12_16_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055414155"
    )
        port map (
      I0 => s_rst_sync3_reg,
      I1 => \^wr_ptr_gray_reg__0\(0),
      I2 => \^rd_ptr_gray_sync2_reg_reg[0]_0\,
      I3 => \^wr_ptr_gray_reg__0\(1),
      I4 => \^rd_ptr_gray_sync2_reg_reg[1]_0\,
      I5 => empty_reg,
      O => \^shift1\
    );
\rd_ptr_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg[0]_0\,
      Q => \^rd_ptr_gray_reg__0\(0),
      R => '0'
    );
\rd_ptr_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg[1]_0\,
      Q => \^rd_ptr_gray_reg__0\(1),
      R => '0'
    );
\rd_ptr_gray_sync1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \^rd_ptr_gray_reg__0\(0),
      Q => rd_ptr_gray_sync1_reg(0),
      R => '0'
    );
\rd_ptr_gray_sync1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \^rd_ptr_gray_reg__0\(1),
      Q => rd_ptr_gray_sync1_reg(1),
      R => '0'
    );
\rd_ptr_gray_sync2_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(0),
      Q => \^rd_ptr_gray_sync2_reg_reg[0]_0\,
      R => '0'
    );
\rd_ptr_gray_sync2_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(1),
      Q => \^rd_ptr_gray_sync2_reg_reg[1]_0\,
      R => '0'
    );
\rd_ptr_reg[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^p_1_in\(0),
      I1 => \^int_adp_scle_m_axis_tvalid\,
      I2 => int_adp_scle_m_axis_tready,
      I3 => m_axis_tvalid_pipe_reg18_out,
      O => \m_axis_tvalid_pipe_reg_reg[0]_0\
    );
\rd_ptr_reg[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110111111110110"
    )
        port map (
      I0 => m_rst_sync3_reg,
      I1 => \^m_drop_frame_reg_reg_0\,
      I2 => g(1),
      I3 => \^rd_ptr_gray_reg__0\(1),
      I4 => g(0),
      I5 => \^rd_ptr_gray_reg__0\(0),
      O => m_axis_tvalid_pipe_reg18_out
    );
\rd_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \rd_ptr_reg_reg[0]_0\,
      Q => \^addra\(0),
      R => '0'
    );
s_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => s_frame_reg_reg_0,
      Q => s_frame_reg,
      R => '0'
    );
\wr_ptr_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \wr_ptr_gray_reg_reg[0]_0\,
      Q => \^wr_ptr_gray_reg__0\(0),
      R => '0'
    );
\wr_ptr_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \wr_ptr_gray_reg_reg[1]_0\,
      Q => \^wr_ptr_gray_reg__0\(1),
      R => '0'
    );
\wr_ptr_gray_sync1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \^wr_ptr_gray_reg__0\(0),
      Q => wr_ptr_gray_sync1_reg(0),
      R => \m_axis_tvalid_pipe_reg_reg[1]_0\(0)
    );
\wr_ptr_gray_sync1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \^wr_ptr_gray_reg__0\(1),
      Q => wr_ptr_gray_sync1_reg(1),
      R => \m_axis_tvalid_pipe_reg_reg[1]_0\(0)
    );
\wr_ptr_gray_sync2_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => wr_ptr_gray_sync1_reg(0),
      Q => g(0),
      R => \m_axis_tvalid_pipe_reg_reg[1]_0\(0)
    );
\wr_ptr_gray_sync2_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => wr_ptr_gray_sync1_reg(1),
      Q => g(1),
      R => \m_axis_tvalid_pipe_reg_reg[1]_0\(0)
    );
\wr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \wr_ptr_reg_reg[0]_0\,
      Q => \^q\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized1\ is
  port (
    s_rst_sync1_reg : out STD_LOGIC;
    m_rst_sync3_reg_reg_0 : out STD_LOGIC;
    s_rst_sync3_reg_reg_0 : out STD_LOGIC;
    \m_axis_pipe_reg_reg[1][72]_0\ : out STD_LOGIC_VECTOR ( 68 downto 0 );
    \m_axis_tvalid_pipe_reg_reg[1]_0\ : out STD_LOGIC;
    m_terminate_frame_reg_reg_0 : out STD_LOGIC;
    int_adp_wght_m_axis_tlast : out STD_LOGIC;
    s_axis_wght_tready : out STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_clk : in STD_LOGIC;
    dma_rst : in STD_LOGIC;
    s_axis_wght_tlast : in STD_LOGIC;
    s_axis : in STD_LOGIC_VECTOR ( 71 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready : in STD_LOGIC;
    s_axis_wght_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized1\ : entity is "axis_async_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized1\ is
  signal drop_frame_reg : STD_LOGIC;
  signal \drop_frame_reg_i_1__2_n_0\ : STD_LOGIC;
  signal g : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \m_axis_pipe_reg[0][72]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_pipe_reg_reg[0]_15\ : STD_LOGIC_VECTOR ( 72 downto 0 );
  signal \^m_axis_pipe_reg_reg[1][72]_0\ : STD_LOGIC_VECTOR ( 68 downto 0 );
  signal m_axis_tvalid_pipe_reg18_out : STD_LOGIC;
  signal \m_axis_tvalid_pipe_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_pipe_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_pipe_reg_reg[1]_0\ : STD_LOGIC;
  signal m_drop_frame_reg : STD_LOGIC;
  signal m_drop_frame_reg_i_1_n_0 : STD_LOGIC;
  signal m_drop_frame_reg_reg_n_0 : STD_LOGIC;
  signal m_frame_reg : STD_LOGIC;
  signal \m_frame_reg_i_1__2_n_0\ : STD_LOGIC;
  signal m_rst_sync1_reg : STD_LOGIC;
  signal m_rst_sync2_reg : STD_LOGIC;
  signal \^m_rst_sync3_reg_reg_0\ : STD_LOGIC;
  signal m_terminate_frame_reg_i_1_n_0 : STD_LOGIC;
  signal \^m_terminate_frame_reg_reg_0\ : STD_LOGIC;
  signal mem_reg_0_1_0_5_i_1_n_0 : STD_LOGIC;
  signal mem_reg_0_1_66_71_n_2 : STD_LOGIC;
  signal mem_reg_0_1_66_71_n_3 : STD_LOGIC;
  signal mem_reg_0_1_66_71_n_4 : STD_LOGIC;
  signal mem_reg_0_1_66_71_n_5 : STD_LOGIC;
  signal overflow_reg1 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_3_out : STD_LOGIC_VECTOR ( 72 downto 0 );
  signal rd_ptr_gray_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rd_ptr_gray_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_ptr_gray_reg[1]_i_1__0__0_n_0\ : STD_LOGIC;
  signal rd_ptr_gray_sync1_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal rd_ptr_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rd_ptr_reg[0]_i_1__0__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg__0\ : STD_LOGIC;
  signal s_frame_reg : STD_LOGIC;
  signal \s_frame_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \^s_rst_sync1_reg\ : STD_LOGIC;
  signal s_rst_sync2_reg : STD_LOGIC;
  signal \^s_rst_sync3_reg_reg_0\ : STD_LOGIC;
  signal wr_ptr_commit_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wr_ptr_gray_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wr_ptr_gray_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_gray_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal wr_ptr_gray_sync1_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wr_ptr_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_66_71_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_72_72_SPO_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \drop_frame_reg_i_1__2\ : label is "soft_lutpair54";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][0]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][10]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][11]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][12]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][13]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][14]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][15]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][16]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][17]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][18]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][19]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][1]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][20]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][21]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][22]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][23]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][24]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][25]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][26]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][27]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][28]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][29]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][2]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][30]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][31]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][32]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][33]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][34]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][35]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][36]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][37]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][38]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][39]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][3]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][40]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][41]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][42]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][43]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][44]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][45]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][46]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][47]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][48]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][49]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][4]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][50]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][51]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][52]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][53]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][54]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][55]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][56]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][57]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][58]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][59]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][5]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][60]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][61]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][62]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][63]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][64]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][65]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][66]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][67]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][6]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][72]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][7]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][8]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][9]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][0]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][10]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][11]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][12]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][13]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][14]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][15]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][16]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][17]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][18]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][19]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][1]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][20]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][21]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][22]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][23]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][24]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][25]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][26]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][27]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][28]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][29]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][2]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][30]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][31]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][32]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][33]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][34]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][35]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][36]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][37]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][38]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][39]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][3]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][40]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][41]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][42]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][43]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][44]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][45]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][46]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][47]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][48]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][49]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][4]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][50]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][51]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][52]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][53]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][54]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][55]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][56]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][57]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][58]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][59]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][5]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][60]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][61]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][62]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][63]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][64]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][65]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][66]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][67]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][6]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][72]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][7]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][8]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][9]\ : label is "no";
  attribute SOFT_HLUTNM of \m_axis_tvalid_pipe_reg[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of m_drop_frame_reg_i_1 : label is "soft_lutpair56";
  attribute SHREG_EXTRACT of m_rst_sync1_reg_reg : label is "no";
  attribute SHREG_EXTRACT of m_rst_sync2_reg_reg : label is "no";
  attribute SHREG_EXTRACT of m_rst_sync3_reg_reg : label is "no";
  attribute SOFT_HLUTNM of m_terminate_frame_reg_i_1 : label is "soft_lutpair57";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_1_0_5 : label is 146;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_1_0_5 : label is "fifo_inst/mem_reg_0_1_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_1_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_1_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_1_0_5 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_1_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_1_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_1_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_12_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_12_17 : label is 146;
  attribute RTL_RAM_NAME of mem_reg_0_1_12_17 : label is "fifo_inst/mem_reg_0_1_12_17";
  attribute RTL_RAM_TYPE of mem_reg_0_1_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_12_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_12_17 : label is 1;
  attribute ram_offset of mem_reg_0_1_12_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_12_17 : label is 12;
  attribute ram_slice_end of mem_reg_0_1_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_18_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_18_23 : label is 146;
  attribute RTL_RAM_NAME of mem_reg_0_1_18_23 : label is "fifo_inst/mem_reg_0_1_18_23";
  attribute RTL_RAM_TYPE of mem_reg_0_1_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_18_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_18_23 : label is 1;
  attribute ram_offset of mem_reg_0_1_18_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_18_23 : label is 18;
  attribute ram_slice_end of mem_reg_0_1_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_24_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_24_29 : label is 146;
  attribute RTL_RAM_NAME of mem_reg_0_1_24_29 : label is "fifo_inst/mem_reg_0_1_24_29";
  attribute RTL_RAM_TYPE of mem_reg_0_1_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_24_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_24_29 : label is 1;
  attribute ram_offset of mem_reg_0_1_24_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_24_29 : label is 24;
  attribute ram_slice_end of mem_reg_0_1_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_30_35 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_30_35 : label is 146;
  attribute RTL_RAM_NAME of mem_reg_0_1_30_35 : label is "fifo_inst/mem_reg_0_1_30_35";
  attribute RTL_RAM_TYPE of mem_reg_0_1_30_35 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_30_35 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_30_35 : label is 1;
  attribute ram_offset of mem_reg_0_1_30_35 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_30_35 : label is 30;
  attribute ram_slice_end of mem_reg_0_1_30_35 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_36_41 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_36_41 : label is 146;
  attribute RTL_RAM_NAME of mem_reg_0_1_36_41 : label is "fifo_inst/mem_reg_0_1_36_41";
  attribute RTL_RAM_TYPE of mem_reg_0_1_36_41 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_36_41 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_36_41 : label is 1;
  attribute ram_offset of mem_reg_0_1_36_41 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_36_41 : label is 36;
  attribute ram_slice_end of mem_reg_0_1_36_41 : label is 41;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_42_47 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_42_47 : label is 146;
  attribute RTL_RAM_NAME of mem_reg_0_1_42_47 : label is "fifo_inst/mem_reg_0_1_42_47";
  attribute RTL_RAM_TYPE of mem_reg_0_1_42_47 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_42_47 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_42_47 : label is 1;
  attribute ram_offset of mem_reg_0_1_42_47 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_42_47 : label is 42;
  attribute ram_slice_end of mem_reg_0_1_42_47 : label is 47;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_48_53 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_48_53 : label is 146;
  attribute RTL_RAM_NAME of mem_reg_0_1_48_53 : label is "fifo_inst/mem_reg_0_1_48_53";
  attribute RTL_RAM_TYPE of mem_reg_0_1_48_53 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_48_53 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_48_53 : label is 1;
  attribute ram_offset of mem_reg_0_1_48_53 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_48_53 : label is 48;
  attribute ram_slice_end of mem_reg_0_1_48_53 : label is 53;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_54_59 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_54_59 : label is 146;
  attribute RTL_RAM_NAME of mem_reg_0_1_54_59 : label is "fifo_inst/mem_reg_0_1_54_59";
  attribute RTL_RAM_TYPE of mem_reg_0_1_54_59 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_54_59 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_54_59 : label is 1;
  attribute ram_offset of mem_reg_0_1_54_59 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_54_59 : label is 54;
  attribute ram_slice_end of mem_reg_0_1_54_59 : label is 59;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_60_65 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_60_65 : label is 146;
  attribute RTL_RAM_NAME of mem_reg_0_1_60_65 : label is "fifo_inst/mem_reg_0_1_60_65";
  attribute RTL_RAM_TYPE of mem_reg_0_1_60_65 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_60_65 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_60_65 : label is 1;
  attribute ram_offset of mem_reg_0_1_60_65 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_60_65 : label is 60;
  attribute ram_slice_end of mem_reg_0_1_60_65 : label is 65;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_66_71 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_66_71 : label is 146;
  attribute RTL_RAM_NAME of mem_reg_0_1_66_71 : label is "fifo_inst/mem_reg_0_1_66_71";
  attribute RTL_RAM_TYPE of mem_reg_0_1_66_71 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_66_71 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_66_71 : label is 1;
  attribute ram_offset of mem_reg_0_1_66_71 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_66_71 : label is 66;
  attribute ram_slice_end of mem_reg_0_1_66_71 : label is 71;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_6_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_6_11 : label is 146;
  attribute RTL_RAM_NAME of mem_reg_0_1_6_11 : label is "fifo_inst/mem_reg_0_1_6_11";
  attribute RTL_RAM_TYPE of mem_reg_0_1_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_6_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_6_11 : label is 1;
  attribute ram_offset of mem_reg_0_1_6_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_6_11 : label is 6;
  attribute ram_slice_end of mem_reg_0_1_6_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_72_72 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_72_72 : label is 146;
  attribute RTL_RAM_NAME of mem_reg_0_1_72_72 : label is "inst/wrapper/axis_adp_wght_inst/fifo_inst/mem_reg_0_1_72_72";
  attribute RTL_RAM_TYPE of mem_reg_0_1_72_72 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_72_72 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_72_72 : label is 1;
  attribute ram_offset of mem_reg_0_1_72_72 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_72_72 : label is 72;
  attribute ram_slice_end of mem_reg_0_1_72_72 : label is 72;
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[1]_i_1__0__0\ : label is "soft_lutpair55";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[1]\ : label is "no";
  attribute SOFT_HLUTNM of \rd_ptr_reg[0]_i_1__0__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \s_frame_reg_i_1__2\ : label is "soft_lutpair54";
  attribute SHREG_EXTRACT of s_rst_sync1_reg_reg : label is "no";
  attribute SHREG_EXTRACT of s_rst_sync2_reg_reg : label is "no";
  attribute SHREG_EXTRACT of s_rst_sync3_reg_reg : label is "no";
  attribute SOFT_HLUTNM of \temp_m_axis_tlast_reg_i_1__8\ : label is "soft_lutpair57";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync2_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync2_reg_reg[1]\ : label is "no";
begin
  \m_axis_pipe_reg_reg[1][72]_0\(68 downto 0) <= \^m_axis_pipe_reg_reg[1][72]_0\(68 downto 0);
  \m_axis_tvalid_pipe_reg_reg[1]_0\ <= \^m_axis_tvalid_pipe_reg_reg[1]_0\;
  m_rst_sync3_reg_reg_0 <= \^m_rst_sync3_reg_reg_0\;
  m_terminate_frame_reg_reg_0 <= \^m_terminate_frame_reg_reg_0\;
  s_rst_sync1_reg <= \^s_rst_sync1_reg\;
  s_rst_sync3_reg_reg_0 <= \^s_rst_sync3_reg_reg_0\;
\drop_frame_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3222FAEA"
    )
        port map (
      I0 => drop_frame_reg,
      I1 => overflow_reg1,
      I2 => \^s_rst_sync3_reg_reg_0\,
      I3 => s_frame_reg,
      I4 => s_axis_wght_tlast,
      O => \drop_frame_reg_i_1__2_n_0\
    );
drop_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => \drop_frame_reg_i_1__2_n_0\,
      Q => drop_frame_reg,
      R => dma_rst
    );
\m_axis_pipe_reg[0][72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_axis_tready,
      I1 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I2 => p_1_in(1),
      O => \m_axis_pipe_reg[0][72]_i_1_n_0\
    );
\m_axis_pipe_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(0),
      Q => \m_axis_pipe_reg_reg[0]_15\(0),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(10),
      Q => \m_axis_pipe_reg_reg[0]_15\(10),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(11),
      Q => \m_axis_pipe_reg_reg[0]_15\(11),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(12),
      Q => \m_axis_pipe_reg_reg[0]_15\(12),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(13),
      Q => \m_axis_pipe_reg_reg[0]_15\(13),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(14),
      Q => \m_axis_pipe_reg_reg[0]_15\(14),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(15),
      Q => \m_axis_pipe_reg_reg[0]_15\(15),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(16),
      Q => \m_axis_pipe_reg_reg[0]_15\(16),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(17),
      Q => \m_axis_pipe_reg_reg[0]_15\(17),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(18),
      Q => \m_axis_pipe_reg_reg[0]_15\(18),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(19),
      Q => \m_axis_pipe_reg_reg[0]_15\(19),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(1),
      Q => \m_axis_pipe_reg_reg[0]_15\(1),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(20),
      Q => \m_axis_pipe_reg_reg[0]_15\(20),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(21),
      Q => \m_axis_pipe_reg_reg[0]_15\(21),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(22),
      Q => \m_axis_pipe_reg_reg[0]_15\(22),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(23),
      Q => \m_axis_pipe_reg_reg[0]_15\(23),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(24),
      Q => \m_axis_pipe_reg_reg[0]_15\(24),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(25),
      Q => \m_axis_pipe_reg_reg[0]_15\(25),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(26),
      Q => \m_axis_pipe_reg_reg[0]_15\(26),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(27),
      Q => \m_axis_pipe_reg_reg[0]_15\(27),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(28),
      Q => \m_axis_pipe_reg_reg[0]_15\(28),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(29),
      Q => \m_axis_pipe_reg_reg[0]_15\(29),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(2),
      Q => \m_axis_pipe_reg_reg[0]_15\(2),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(30),
      Q => \m_axis_pipe_reg_reg[0]_15\(30),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(31),
      Q => \m_axis_pipe_reg_reg[0]_15\(31),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(32),
      Q => \m_axis_pipe_reg_reg[0]_15\(32),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(33),
      Q => \m_axis_pipe_reg_reg[0]_15\(33),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(34),
      Q => \m_axis_pipe_reg_reg[0]_15\(34),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(35),
      Q => \m_axis_pipe_reg_reg[0]_15\(35),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(36),
      Q => \m_axis_pipe_reg_reg[0]_15\(36),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(37),
      Q => \m_axis_pipe_reg_reg[0]_15\(37),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(38),
      Q => \m_axis_pipe_reg_reg[0]_15\(38),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(39),
      Q => \m_axis_pipe_reg_reg[0]_15\(39),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(3),
      Q => \m_axis_pipe_reg_reg[0]_15\(3),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(40),
      Q => \m_axis_pipe_reg_reg[0]_15\(40),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(41),
      Q => \m_axis_pipe_reg_reg[0]_15\(41),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(42),
      Q => \m_axis_pipe_reg_reg[0]_15\(42),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(43),
      Q => \m_axis_pipe_reg_reg[0]_15\(43),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(44),
      Q => \m_axis_pipe_reg_reg[0]_15\(44),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(45),
      Q => \m_axis_pipe_reg_reg[0]_15\(45),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(46),
      Q => \m_axis_pipe_reg_reg[0]_15\(46),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(47),
      Q => \m_axis_pipe_reg_reg[0]_15\(47),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(48),
      Q => \m_axis_pipe_reg_reg[0]_15\(48),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(49),
      Q => \m_axis_pipe_reg_reg[0]_15\(49),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(4),
      Q => \m_axis_pipe_reg_reg[0]_15\(4),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][50]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(50),
      Q => \m_axis_pipe_reg_reg[0]_15\(50),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][51]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(51),
      Q => \m_axis_pipe_reg_reg[0]_15\(51),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][52]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(52),
      Q => \m_axis_pipe_reg_reg[0]_15\(52),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][53]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(53),
      Q => \m_axis_pipe_reg_reg[0]_15\(53),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][54]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(54),
      Q => \m_axis_pipe_reg_reg[0]_15\(54),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][55]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(55),
      Q => \m_axis_pipe_reg_reg[0]_15\(55),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][56]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(56),
      Q => \m_axis_pipe_reg_reg[0]_15\(56),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][57]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(57),
      Q => \m_axis_pipe_reg_reg[0]_15\(57),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][58]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(58),
      Q => \m_axis_pipe_reg_reg[0]_15\(58),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][59]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(59),
      Q => \m_axis_pipe_reg_reg[0]_15\(59),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(5),
      Q => \m_axis_pipe_reg_reg[0]_15\(5),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][60]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(60),
      Q => \m_axis_pipe_reg_reg[0]_15\(60),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][61]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(61),
      Q => \m_axis_pipe_reg_reg[0]_15\(61),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][62]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(62),
      Q => \m_axis_pipe_reg_reg[0]_15\(62),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][63]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(63),
      Q => \m_axis_pipe_reg_reg[0]_15\(63),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][64]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(64),
      Q => \m_axis_pipe_reg_reg[0]_15\(64),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][65]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(65),
      Q => \m_axis_pipe_reg_reg[0]_15\(65),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][66]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(66),
      Q => \m_axis_pipe_reg_reg[0]_15\(66),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][67]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(67),
      Q => \m_axis_pipe_reg_reg[0]_15\(67),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(6),
      Q => \m_axis_pipe_reg_reg[0]_15\(6),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][72]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(72),
      Q => \m_axis_pipe_reg_reg[0]_15\(72),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(7),
      Q => \m_axis_pipe_reg_reg[0]_15\(7),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(8),
      Q => \m_axis_pipe_reg_reg[0]_15\(8),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1_n_0\,
      D => p_3_out(9),
      Q => \m_axis_pipe_reg_reg[0]_15\(9),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(0),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(0),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(10),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(10),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(11),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(11),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(12),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(12),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(13),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(13),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(14),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(14),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(15),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(15),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(16),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(16),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(17),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(17),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(18),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(18),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(19),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(19),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(1),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(1),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(20),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(20),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(21),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(21),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(22),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(22),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(23),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(23),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(24),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(24),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(25),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(25),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(26),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(26),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(27),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(27),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(28),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(28),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(29),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(29),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(2),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(2),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(30),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(30),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(31),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(31),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(32),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(32),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(33),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(33),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(34),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(34),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(35),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(35),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(36),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(36),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(37),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(37),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(38),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(38),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(39),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(39),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(3),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(3),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(40),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(40),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(41),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(41),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(42),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(42),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(43),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(43),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(44),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(44),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(45),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(45),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(46),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(46),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(47),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(47),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(48),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(48),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(49),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(49),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(4),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(4),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][50]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(50),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(50),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][51]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(51),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(51),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][52]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(52),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(52),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][53]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(53),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(53),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][54]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(54),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(54),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][55]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(55),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(55),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][56]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(56),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(56),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][57]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(57),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(57),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][58]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(58),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(58),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][59]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(59),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(59),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(5),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(5),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][60]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(60),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(60),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][61]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(61),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(61),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][62]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(62),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(62),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][63]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(63),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(63),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][64]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(64),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(64),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][65]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(65),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(65),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][66]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(66),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(66),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][67]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(67),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(67),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(6),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(6),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][72]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(72),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(68),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(7),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(7),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(8),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(8),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_pipe_reg_reg[0]_15\(9),
      Q => \^m_axis_pipe_reg_reg[1][72]_0\(9),
      R => '0'
    );
\m_axis_tvalid_pipe_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => s_axis_tready,
      I1 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I2 => p_1_in(1),
      I3 => \rd_ptr_reg__0\,
      I4 => \^m_rst_sync3_reg_reg_0\,
      I5 => Q(0),
      O => \m_axis_tvalid_pipe_reg[0]_i_1_n_0\
    );
\m_axis_tvalid_pipe_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBA"
    )
        port map (
      I0 => p_1_in(1),
      I1 => s_axis_tready,
      I2 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I3 => m_drop_frame_reg_reg_n_0,
      O => \m_axis_tvalid_pipe_reg[1]_i_1_n_0\
    );
\m_axis_tvalid_pipe_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_pipe_reg[0]_i_1_n_0\,
      Q => p_1_in(1),
      R => '0'
    );
\m_axis_tvalid_pipe_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_pipe_reg[1]_i_1_n_0\,
      Q => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      R => Q(0)
    );
m_drop_frame_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => s_axis_tready,
      I1 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I2 => m_drop_frame_reg_reg_n_0,
      I3 => m_drop_frame_reg,
      O => m_drop_frame_reg_i_1_n_0
    );
\m_drop_frame_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080088"
    )
        port map (
      I0 => m_frame_reg,
      I1 => \^m_rst_sync3_reg_reg_0\,
      I2 => \^m_axis_pipe_reg_reg[1][72]_0\(68),
      I3 => \^m_terminate_frame_reg_reg_0\,
      I4 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I5 => m_drop_frame_reg_reg_n_0,
      O => m_drop_frame_reg
    );
m_drop_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_drop_frame_reg_i_1_n_0,
      Q => m_drop_frame_reg_reg_n_0,
      R => Q(0)
    );
\m_frame_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2E2EEE"
    )
        port map (
      I0 => m_frame_reg,
      I1 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I2 => s_axis_tready,
      I3 => \^m_axis_pipe_reg_reg[1][72]_0\(68),
      I4 => \^m_terminate_frame_reg_reg_0\,
      I5 => Q(0),
      O => \m_frame_reg_i_1__2_n_0\
    );
m_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_frame_reg_i_1__2_n_0\,
      Q => m_frame_reg,
      R => '0'
    );
m_rst_sync1_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => '0',
      PRE => dma_rst,
      Q => m_rst_sync1_reg
    );
m_rst_sync2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_rst_sync1_reg,
      Q => m_rst_sync2_reg,
      R => '0'
    );
m_rst_sync3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_rst_sync2_reg,
      Q => \^m_rst_sync3_reg_reg_0\,
      R => '0'
    );
m_terminate_frame_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFC4"
    )
        port map (
      I0 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I1 => m_drop_frame_reg_reg_n_0,
      I2 => s_axis_tready,
      I3 => \^m_terminate_frame_reg_reg_0\,
      O => m_terminate_frame_reg_i_1_n_0
    );
m_terminate_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_terminate_frame_reg_i_1_n_0,
      Q => \^m_terminate_frame_reg_reg_0\,
      R => Q(0)
    );
mem_reg_0_1_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => rd_ptr_reg(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => rd_ptr_reg(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => rd_ptr_reg(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(1 downto 0),
      DIB(1 downto 0) => s_axis(3 downto 2),
      DIC(1 downto 0) => s_axis(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(1 downto 0),
      DOB(1 downto 0) => p_3_out(3 downto 2),
      DOC(1 downto 0) => p_3_out(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => dma_clk,
      WE => mem_reg_0_1_0_5_i_1_n_0
    );
mem_reg_0_1_0_5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => overflow_reg1,
      I1 => drop_frame_reg,
      O => mem_reg_0_1_0_5_i_1_n_0
    );
mem_reg_0_1_0_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5541415500000000"
    )
        port map (
      I0 => \^s_rst_sync3_reg_reg_0\,
      I1 => wr_ptr_gray_reg(0),
      I2 => \rd_ptr_gray_sync2_reg_reg_n_0_[0]\,
      I3 => wr_ptr_gray_reg(1),
      I4 => \rd_ptr_gray_sync2_reg_reg_n_0_[1]\,
      I5 => s_axis_wght_tvalid,
      O => overflow_reg1
    );
mem_reg_0_1_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => rd_ptr_reg(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => rd_ptr_reg(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => rd_ptr_reg(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(13 downto 12),
      DIB(1 downto 0) => s_axis(15 downto 14),
      DIC(1 downto 0) => s_axis(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(13 downto 12),
      DOB(1 downto 0) => p_3_out(15 downto 14),
      DOC(1 downto 0) => p_3_out(17 downto 16),
      DOD(1 downto 0) => NLW_mem_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => dma_clk,
      WE => mem_reg_0_1_0_5_i_1_n_0
    );
mem_reg_0_1_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => rd_ptr_reg(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => rd_ptr_reg(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => rd_ptr_reg(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(19 downto 18),
      DIB(1 downto 0) => s_axis(21 downto 20),
      DIC(1 downto 0) => s_axis(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(19 downto 18),
      DOB(1 downto 0) => p_3_out(21 downto 20),
      DOC(1 downto 0) => p_3_out(23 downto 22),
      DOD(1 downto 0) => NLW_mem_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => dma_clk,
      WE => mem_reg_0_1_0_5_i_1_n_0
    );
mem_reg_0_1_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => rd_ptr_reg(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => rd_ptr_reg(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => rd_ptr_reg(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(25 downto 24),
      DIB(1 downto 0) => s_axis(27 downto 26),
      DIC(1 downto 0) => s_axis(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(25 downto 24),
      DOB(1 downto 0) => p_3_out(27 downto 26),
      DOC(1 downto 0) => p_3_out(29 downto 28),
      DOD(1 downto 0) => NLW_mem_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => dma_clk,
      WE => mem_reg_0_1_0_5_i_1_n_0
    );
mem_reg_0_1_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => rd_ptr_reg(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => rd_ptr_reg(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => rd_ptr_reg(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(31 downto 30),
      DIB(1 downto 0) => s_axis(33 downto 32),
      DIC(1 downto 0) => s_axis(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(31 downto 30),
      DOB(1 downto 0) => p_3_out(33 downto 32),
      DOC(1 downto 0) => p_3_out(35 downto 34),
      DOD(1 downto 0) => NLW_mem_reg_0_1_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => dma_clk,
      WE => mem_reg_0_1_0_5_i_1_n_0
    );
mem_reg_0_1_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => rd_ptr_reg(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => rd_ptr_reg(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => rd_ptr_reg(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(37 downto 36),
      DIB(1 downto 0) => s_axis(39 downto 38),
      DIC(1 downto 0) => s_axis(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(37 downto 36),
      DOB(1 downto 0) => p_3_out(39 downto 38),
      DOC(1 downto 0) => p_3_out(41 downto 40),
      DOD(1 downto 0) => NLW_mem_reg_0_1_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => dma_clk,
      WE => mem_reg_0_1_0_5_i_1_n_0
    );
mem_reg_0_1_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => rd_ptr_reg(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => rd_ptr_reg(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => rd_ptr_reg(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(43 downto 42),
      DIB(1 downto 0) => s_axis(45 downto 44),
      DIC(1 downto 0) => s_axis(47 downto 46),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(43 downto 42),
      DOB(1 downto 0) => p_3_out(45 downto 44),
      DOC(1 downto 0) => p_3_out(47 downto 46),
      DOD(1 downto 0) => NLW_mem_reg_0_1_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => dma_clk,
      WE => mem_reg_0_1_0_5_i_1_n_0
    );
mem_reg_0_1_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => rd_ptr_reg(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => rd_ptr_reg(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => rd_ptr_reg(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(49 downto 48),
      DIB(1 downto 0) => s_axis(51 downto 50),
      DIC(1 downto 0) => s_axis(53 downto 52),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(49 downto 48),
      DOB(1 downto 0) => p_3_out(51 downto 50),
      DOC(1 downto 0) => p_3_out(53 downto 52),
      DOD(1 downto 0) => NLW_mem_reg_0_1_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => dma_clk,
      WE => mem_reg_0_1_0_5_i_1_n_0
    );
mem_reg_0_1_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => rd_ptr_reg(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => rd_ptr_reg(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => rd_ptr_reg(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(55 downto 54),
      DIB(1 downto 0) => s_axis(57 downto 56),
      DIC(1 downto 0) => s_axis(59 downto 58),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(55 downto 54),
      DOB(1 downto 0) => p_3_out(57 downto 56),
      DOC(1 downto 0) => p_3_out(59 downto 58),
      DOD(1 downto 0) => NLW_mem_reg_0_1_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => dma_clk,
      WE => mem_reg_0_1_0_5_i_1_n_0
    );
mem_reg_0_1_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => rd_ptr_reg(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => rd_ptr_reg(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => rd_ptr_reg(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(61 downto 60),
      DIB(1 downto 0) => s_axis(63 downto 62),
      DIC(1 downto 0) => s_axis(65 downto 64),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(61 downto 60),
      DOB(1 downto 0) => p_3_out(63 downto 62),
      DOC(1 downto 0) => p_3_out(65 downto 64),
      DOD(1 downto 0) => NLW_mem_reg_0_1_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => dma_clk,
      WE => mem_reg_0_1_0_5_i_1_n_0
    );
mem_reg_0_1_66_71: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => rd_ptr_reg(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => rd_ptr_reg(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => rd_ptr_reg(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(67 downto 66),
      DIB(1 downto 0) => s_axis(69 downto 68),
      DIC(1 downto 0) => s_axis(71 downto 70),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(67 downto 66),
      DOB(1) => mem_reg_0_1_66_71_n_2,
      DOB(0) => mem_reg_0_1_66_71_n_3,
      DOC(1) => mem_reg_0_1_66_71_n_4,
      DOC(0) => mem_reg_0_1_66_71_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_1_66_71_DOD_UNCONNECTED(1 downto 0),
      WCLK => dma_clk,
      WE => mem_reg_0_1_0_5_i_1_n_0
    );
mem_reg_0_1_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => rd_ptr_reg(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => rd_ptr_reg(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => rd_ptr_reg(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(7 downto 6),
      DIB(1 downto 0) => s_axis(9 downto 8),
      DIC(1 downto 0) => s_axis(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(7 downto 6),
      DOB(1 downto 0) => p_3_out(9 downto 8),
      DOC(1 downto 0) => p_3_out(11 downto 10),
      DOD(1 downto 0) => NLW_mem_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => dma_clk,
      WE => mem_reg_0_1_0_5_i_1_n_0
    );
mem_reg_0_1_72_72: unisim.vcomponents.RAM32X1D
     port map (
      A0 => wr_ptr_commit_reg(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axis_wght_tlast,
      DPO => p_3_out(72),
      DPRA0 => rd_ptr_reg(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_1_72_72_SPO_UNCONNECTED,
      WCLK => dma_clk,
      WE => mem_reg_0_1_0_5_i_1_n_0
    );
\rd_ptr_gray_reg[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
        port map (
      I0 => rd_ptr_gray_reg(0),
      I1 => \rd_ptr_reg__0\,
      I2 => rd_ptr_gray_reg(1),
      I3 => \^m_rst_sync3_reg_reg_0\,
      I4 => Q(0),
      O => \rd_ptr_gray_reg[0]_i_1__2_n_0\
    );
\rd_ptr_gray_reg[1]_i_1__0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000006A"
    )
        port map (
      I0 => rd_ptr_gray_reg(1),
      I1 => \rd_ptr_reg__0\,
      I2 => rd_ptr_reg(0),
      I3 => \^m_rst_sync3_reg_reg_0\,
      I4 => Q(0),
      O => \rd_ptr_gray_reg[1]_i_1__0__0_n_0\
    );
\rd_ptr_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \rd_ptr_gray_reg[0]_i_1__2_n_0\,
      Q => rd_ptr_gray_reg(0),
      R => '0'
    );
\rd_ptr_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \rd_ptr_gray_reg[1]_i_1__0__0_n_0\,
      Q => rd_ptr_gray_reg(1),
      R => '0'
    );
\rd_ptr_gray_sync1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => rd_ptr_gray_reg(0),
      Q => rd_ptr_gray_sync1_reg(0),
      R => dma_rst
    );
\rd_ptr_gray_sync1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => rd_ptr_gray_reg(1),
      Q => rd_ptr_gray_sync1_reg(1),
      R => dma_rst
    );
\rd_ptr_gray_sync2_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(0),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[0]\,
      R => dma_rst
    );
\rd_ptr_gray_sync2_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(1),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[1]\,
      R => dma_rst
    );
\rd_ptr_reg[0]_i_1__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => rd_ptr_reg(0),
      I1 => \rd_ptr_reg__0\,
      I2 => \^m_rst_sync3_reg_reg_0\,
      I3 => Q(0),
      O => \rd_ptr_reg[0]_i_1__0__0_n_0\
    );
\rd_ptr_reg[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I2 => s_axis_tready,
      I3 => m_axis_tvalid_pipe_reg18_out,
      O => \rd_ptr_reg__0\
    );
\rd_ptr_reg[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110111111110110"
    )
        port map (
      I0 => \^m_rst_sync3_reg_reg_0\,
      I1 => m_drop_frame_reg_reg_n_0,
      I2 => g(1),
      I3 => rd_ptr_gray_reg(1),
      I4 => g(0),
      I5 => rd_ptr_gray_reg(0),
      O => m_axis_tvalid_pipe_reg18_out
    );
\rd_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \rd_ptr_reg[0]_i_1__0__0_n_0\,
      Q => rd_ptr_reg(0),
      R => '0'
    );
s_axis_wght_tready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F99F"
    )
        port map (
      I0 => \rd_ptr_gray_sync2_reg_reg_n_0_[1]\,
      I1 => wr_ptr_gray_reg(1),
      I2 => \rd_ptr_gray_sync2_reg_reg_n_0_[0]\,
      I3 => wr_ptr_gray_reg(0),
      I4 => \^s_rst_sync3_reg_reg_0\,
      O => s_axis_wght_tready
    );
\s_frame_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => s_axis_wght_tlast,
      I1 => overflow_reg1,
      I2 => s_frame_reg,
      O => \s_frame_reg_i_1__2_n_0\
    );
s_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => \s_frame_reg_i_1__2_n_0\,
      Q => s_frame_reg,
      R => dma_rst
    );
s_rst_sync1_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      PRE => Q(0),
      Q => \^s_rst_sync1_reg\
    );
s_rst_sync2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => \^s_rst_sync1_reg\,
      Q => s_rst_sync2_reg,
      R => '0'
    );
s_rst_sync3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => s_rst_sync2_reg,
      Q => \^s_rst_sync3_reg_reg_0\,
      R => '0'
    );
\temp_m_axis_tlast_reg_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^m_axis_pipe_reg_reg[1][72]_0\(68),
      I1 => \^m_terminate_frame_reg_reg_0\,
      O => int_adp_wght_m_axis_tlast
    );
\wr_ptr_gray_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D0F2"
    )
        port map (
      I0 => overflow_reg1,
      I1 => drop_frame_reg,
      I2 => wr_ptr_gray_reg(0),
      I3 => wr_ptr_gray_reg(1),
      I4 => \^s_rst_sync3_reg_reg_0\,
      I5 => dma_rst,
      O => \wr_ptr_gray_reg[0]_i_1__0_n_0\
    );
\wr_ptr_gray_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D2F0"
    )
        port map (
      I0 => overflow_reg1,
      I1 => drop_frame_reg,
      I2 => wr_ptr_gray_reg(1),
      I3 => wr_ptr_commit_reg(0),
      I4 => \^s_rst_sync3_reg_reg_0\,
      I5 => dma_rst,
      O => \wr_ptr_gray_reg[1]_i_1__0_n_0\
    );
\wr_ptr_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => \wr_ptr_gray_reg[0]_i_1__0_n_0\,
      Q => wr_ptr_gray_reg(0),
      R => '0'
    );
\wr_ptr_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => \wr_ptr_gray_reg[1]_i_1__0_n_0\,
      Q => wr_ptr_gray_reg(1),
      R => '0'
    );
\wr_ptr_gray_sync1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => wr_ptr_gray_reg(0),
      Q => wr_ptr_gray_sync1_reg(0),
      R => Q(0)
    );
\wr_ptr_gray_sync1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => wr_ptr_gray_reg(1),
      Q => wr_ptr_gray_sync1_reg(1),
      R => Q(0)
    );
\wr_ptr_gray_sync2_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => wr_ptr_gray_sync1_reg(0),
      Q => g(0),
      R => Q(0)
    );
\wr_ptr_gray_sync2_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => wr_ptr_gray_sync1_reg(1),
      Q => g(1),
      R => Q(0)
    );
\wr_ptr_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D2"
    )
        port map (
      I0 => overflow_reg1,
      I1 => drop_frame_reg,
      I2 => wr_ptr_commit_reg(0),
      I3 => \^s_rst_sync3_reg_reg_0\,
      I4 => dma_rst,
      O => \wr_ptr_reg[0]_i_1__0_n_0\
    );
\wr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => \wr_ptr_reg[0]_i_1__0_n_0\,
      Q => wr_ptr_commit_reg(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized2\ is
  port (
    ADDRC : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_pipe_reg_reg[1]_0\ : out STD_LOGIC;
    m_terminate_frame_reg_reg_0 : out STD_LOGIC;
    s_frame_reg : out STD_LOGIC;
    drop_frame_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_rst_sync3_reg_reg : out STD_LOGIC;
    m_rst_sync3_reg_reg_0 : out STD_LOGIC;
    \m_axis_pipe_reg_reg[1][71]_0\ : out STD_LOGIC_VECTOR ( 71 downto 0 );
    m_drop_frame_reg_reg_0 : out STD_LOGIC;
    m_axis_rslt_tlast : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[0]_0\ : out STD_LOGIC;
    core_clk : in STD_LOGIC;
    pre_fifo_axis_tlast : in STD_LOGIC;
    \rd_ptr_reg_reg[0]_0\ : in STD_LOGIC;
    dma_clk : in STD_LOGIC;
    dma_rst : in STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]_1\ : in STD_LOGIC;
    m_terminate_frame_reg_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_frame_reg_reg_0 : in STD_LOGIC;
    drop_frame_reg_reg_1 : in STD_LOGIC;
    \rd_ptr_gray_reg_reg[0]_0\ : in STD_LOGIC;
    \rd_ptr_gray_reg_reg[1]_0\ : in STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[0]_1\ : in STD_LOGIC;
    m_axis_rslt_tready : in STD_LOGIC;
    m_rst_sync3_reg : in STD_LOGIC;
    pre_fifo_axis_tvalid : in STD_LOGIC;
    s_axis : in STD_LOGIC_VECTOR ( 67 downto 0 );
    s_rst_sync3_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized2\ : entity is "axis_async_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized2\ is
  signal \^addrc\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^drop_frame_reg_reg_0\ : STD_LOGIC;
  signal g : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \m_axis_pipe_reg[0][72]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_pipe_reg[1][63]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_pipe_reg_reg[0]_3\ : STD_LOGIC_VECTOR ( 72 downto 0 );
  signal m_axis_tvalid_pipe_reg18_out : STD_LOGIC;
  signal \^m_axis_tvalid_pipe_reg_reg[1]_0\ : STD_LOGIC;
  signal m_drop_frame_reg : STD_LOGIC;
  signal \m_drop_frame_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^m_drop_frame_reg_reg_0\ : STD_LOGIC;
  signal m_frame_reg : STD_LOGIC;
  signal \m_frame_reg_i_1__3_n_0\ : STD_LOGIC;
  signal \^m_rst_sync3_reg_reg\ : STD_LOGIC;
  signal \^m_terminate_frame_reg_reg_0\ : STD_LOGIC;
  signal \mem_reg_0_1_0_5_i_1__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 72 downto 0 );
  signal rd_ptr_gray_sync1_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal wr_ptr_commit_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wr_ptr_gray_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wr_ptr_gray_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr_gray_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal wr_ptr_gray_sync1_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wr_ptr_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_66_71_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_1_72_73_SPO_UNCONNECTED : STD_LOGIC;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][0]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][10]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][11]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][12]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][13]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][14]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][15]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][16]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][17]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][18]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][19]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][1]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][20]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][21]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][22]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][23]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][24]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][25]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][26]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][27]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][28]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][29]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][2]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][30]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][31]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][32]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][33]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][34]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][35]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][36]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][37]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][38]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][39]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][3]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][40]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][41]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][42]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][43]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][44]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][45]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][46]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][47]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][48]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][49]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][4]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][50]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][51]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][52]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][53]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][54]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][55]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][56]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][57]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][58]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][59]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][5]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][60]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][61]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][62]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][63]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][64]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][65]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][66]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][67]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][68]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][69]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][6]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][70]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][71]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][72]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][7]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][8]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[0][9]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][0]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][10]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][11]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][12]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][13]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][14]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][15]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][16]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][17]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][18]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][19]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][1]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][20]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][21]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][22]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][23]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][24]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][25]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][26]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][27]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][28]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][29]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][2]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][30]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][31]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][32]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][33]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][34]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][35]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][36]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][37]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][38]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][39]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][3]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][40]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][41]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][42]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][43]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][44]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][45]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][46]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][47]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][48]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][49]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][4]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][50]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][51]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][52]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][53]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][54]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][55]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][56]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][57]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][58]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][59]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][5]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][60]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][61]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][62]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][63]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][64]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][65]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][66]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][67]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][68]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][69]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][6]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][70]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][71]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][72]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][7]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][8]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_pipe_reg_reg[1][9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_1_0_5 : label is 148;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_1_0_5 : label is "fifo_inst/mem_reg_0_1_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_1_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_1_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_1_0_5 : label is 1;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_1_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_1_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_1_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_12_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_12_17 : label is 148;
  attribute RTL_RAM_NAME of mem_reg_0_1_12_17 : label is "fifo_inst/mem_reg_0_1_12_17";
  attribute RTL_RAM_TYPE of mem_reg_0_1_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_12_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_12_17 : label is 1;
  attribute ram_offset of mem_reg_0_1_12_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_12_17 : label is 12;
  attribute ram_slice_end of mem_reg_0_1_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_18_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_18_23 : label is 148;
  attribute RTL_RAM_NAME of mem_reg_0_1_18_23 : label is "fifo_inst/mem_reg_0_1_18_23";
  attribute RTL_RAM_TYPE of mem_reg_0_1_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_18_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_18_23 : label is 1;
  attribute ram_offset of mem_reg_0_1_18_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_18_23 : label is 18;
  attribute ram_slice_end of mem_reg_0_1_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_24_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_24_29 : label is 148;
  attribute RTL_RAM_NAME of mem_reg_0_1_24_29 : label is "fifo_inst/mem_reg_0_1_24_29";
  attribute RTL_RAM_TYPE of mem_reg_0_1_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_24_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_24_29 : label is 1;
  attribute ram_offset of mem_reg_0_1_24_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_24_29 : label is 24;
  attribute ram_slice_end of mem_reg_0_1_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_30_35 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_30_35 : label is 148;
  attribute RTL_RAM_NAME of mem_reg_0_1_30_35 : label is "fifo_inst/mem_reg_0_1_30_35";
  attribute RTL_RAM_TYPE of mem_reg_0_1_30_35 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_30_35 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_30_35 : label is 1;
  attribute ram_offset of mem_reg_0_1_30_35 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_30_35 : label is 30;
  attribute ram_slice_end of mem_reg_0_1_30_35 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_36_41 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_36_41 : label is 148;
  attribute RTL_RAM_NAME of mem_reg_0_1_36_41 : label is "fifo_inst/mem_reg_0_1_36_41";
  attribute RTL_RAM_TYPE of mem_reg_0_1_36_41 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_36_41 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_36_41 : label is 1;
  attribute ram_offset of mem_reg_0_1_36_41 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_36_41 : label is 36;
  attribute ram_slice_end of mem_reg_0_1_36_41 : label is 41;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_42_47 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_42_47 : label is 148;
  attribute RTL_RAM_NAME of mem_reg_0_1_42_47 : label is "fifo_inst/mem_reg_0_1_42_47";
  attribute RTL_RAM_TYPE of mem_reg_0_1_42_47 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_42_47 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_42_47 : label is 1;
  attribute ram_offset of mem_reg_0_1_42_47 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_42_47 : label is 42;
  attribute ram_slice_end of mem_reg_0_1_42_47 : label is 47;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_48_53 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_48_53 : label is 148;
  attribute RTL_RAM_NAME of mem_reg_0_1_48_53 : label is "fifo_inst/mem_reg_0_1_48_53";
  attribute RTL_RAM_TYPE of mem_reg_0_1_48_53 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_48_53 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_48_53 : label is 1;
  attribute ram_offset of mem_reg_0_1_48_53 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_48_53 : label is 48;
  attribute ram_slice_end of mem_reg_0_1_48_53 : label is 53;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_54_59 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_54_59 : label is 148;
  attribute RTL_RAM_NAME of mem_reg_0_1_54_59 : label is "fifo_inst/mem_reg_0_1_54_59";
  attribute RTL_RAM_TYPE of mem_reg_0_1_54_59 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_54_59 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_54_59 : label is 1;
  attribute ram_offset of mem_reg_0_1_54_59 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_54_59 : label is 54;
  attribute ram_slice_end of mem_reg_0_1_54_59 : label is 59;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_60_65 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_60_65 : label is 148;
  attribute RTL_RAM_NAME of mem_reg_0_1_60_65 : label is "fifo_inst/mem_reg_0_1_60_65";
  attribute RTL_RAM_TYPE of mem_reg_0_1_60_65 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_60_65 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_60_65 : label is 1;
  attribute ram_offset of mem_reg_0_1_60_65 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_60_65 : label is 60;
  attribute ram_slice_end of mem_reg_0_1_60_65 : label is 65;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_66_71 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_66_71 : label is 148;
  attribute RTL_RAM_NAME of mem_reg_0_1_66_71 : label is "fifo_inst/mem_reg_0_1_66_71";
  attribute RTL_RAM_TYPE of mem_reg_0_1_66_71 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_66_71 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_66_71 : label is 1;
  attribute ram_offset of mem_reg_0_1_66_71 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_66_71 : label is 66;
  attribute ram_slice_end of mem_reg_0_1_66_71 : label is 71;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_6_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_6_11 : label is 148;
  attribute RTL_RAM_NAME of mem_reg_0_1_6_11 : label is "fifo_inst/mem_reg_0_1_6_11";
  attribute RTL_RAM_TYPE of mem_reg_0_1_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_6_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_6_11 : label is 1;
  attribute ram_offset of mem_reg_0_1_6_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_6_11 : label is 6;
  attribute ram_slice_end of mem_reg_0_1_6_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_1_72_73 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_1_72_73 : label is 148;
  attribute RTL_RAM_NAME of mem_reg_0_1_72_73 : label is "inst/wrapper/axis_adp_rslt_inst/fifo_inst/mem_reg_0_1_72_73";
  attribute RTL_RAM_TYPE of mem_reg_0_1_72_73 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_1_72_73 : label is 0;
  attribute ram_addr_end of mem_reg_0_1_72_73 : label is 1;
  attribute ram_offset of mem_reg_0_1_72_73 : label is 0;
  attribute ram_slice_begin of mem_reg_0_1_72_73 : label is 72;
  attribute ram_slice_end of mem_reg_0_1_72_73 : label is 73;
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync2_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync2_reg_reg[1]\ : label is "no";
begin
  ADDRC(0) <= \^addrc\(0);
  D(1 downto 0) <= \^d\(1 downto 0);
  drop_frame_reg_reg_0 <= \^drop_frame_reg_reg_0\;
  \m_axis_tvalid_pipe_reg_reg[1]_0\ <= \^m_axis_tvalid_pipe_reg_reg[1]_0\;
  m_drop_frame_reg_reg_0 <= \^m_drop_frame_reg_reg_0\;
  m_rst_sync3_reg_reg <= \^m_rst_sync3_reg_reg\;
  m_terminate_frame_reg_reg_0 <= \^m_terminate_frame_reg_reg_0\;
  p_1_in(0) <= \^p_1_in\(0);
drop_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => drop_frame_reg_reg_1,
      Q => \^drop_frame_reg_reg_0\,
      R => Q(0)
    );
\m_axis_pipe_reg[0][72]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => m_axis_rslt_tready,
      I1 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I2 => \^p_1_in\(0),
      O => \m_axis_pipe_reg[0][72]_i_1__0_n_0\
    );
\m_axis_pipe_reg[1][63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_rslt_tready,
      I1 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      O => \m_axis_pipe_reg[1][63]_i_1_n_0\
    );
\m_axis_pipe_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(0),
      Q => \m_axis_pipe_reg_reg[0]_3\(0),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(10),
      Q => \m_axis_pipe_reg_reg[0]_3\(10),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(11),
      Q => \m_axis_pipe_reg_reg[0]_3\(11),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(12),
      Q => \m_axis_pipe_reg_reg[0]_3\(12),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(13),
      Q => \m_axis_pipe_reg_reg[0]_3\(13),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(14),
      Q => \m_axis_pipe_reg_reg[0]_3\(14),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(15),
      Q => \m_axis_pipe_reg_reg[0]_3\(15),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(16),
      Q => \m_axis_pipe_reg_reg[0]_3\(16),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(17),
      Q => \m_axis_pipe_reg_reg[0]_3\(17),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(18),
      Q => \m_axis_pipe_reg_reg[0]_3\(18),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(19),
      Q => \m_axis_pipe_reg_reg[0]_3\(19),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(1),
      Q => \m_axis_pipe_reg_reg[0]_3\(1),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(20),
      Q => \m_axis_pipe_reg_reg[0]_3\(20),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(21),
      Q => \m_axis_pipe_reg_reg[0]_3\(21),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(22),
      Q => \m_axis_pipe_reg_reg[0]_3\(22),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(23),
      Q => \m_axis_pipe_reg_reg[0]_3\(23),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(24),
      Q => \m_axis_pipe_reg_reg[0]_3\(24),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(25),
      Q => \m_axis_pipe_reg_reg[0]_3\(25),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(26),
      Q => \m_axis_pipe_reg_reg[0]_3\(26),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(27),
      Q => \m_axis_pipe_reg_reg[0]_3\(27),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(28),
      Q => \m_axis_pipe_reg_reg[0]_3\(28),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(29),
      Q => \m_axis_pipe_reg_reg[0]_3\(29),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(2),
      Q => \m_axis_pipe_reg_reg[0]_3\(2),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(30),
      Q => \m_axis_pipe_reg_reg[0]_3\(30),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(31),
      Q => \m_axis_pipe_reg_reg[0]_3\(31),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(32),
      Q => \m_axis_pipe_reg_reg[0]_3\(32),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(33),
      Q => \m_axis_pipe_reg_reg[0]_3\(33),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(34),
      Q => \m_axis_pipe_reg_reg[0]_3\(34),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(35),
      Q => \m_axis_pipe_reg_reg[0]_3\(35),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(36),
      Q => \m_axis_pipe_reg_reg[0]_3\(36),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(37),
      Q => \m_axis_pipe_reg_reg[0]_3\(37),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(38),
      Q => \m_axis_pipe_reg_reg[0]_3\(38),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(39),
      Q => \m_axis_pipe_reg_reg[0]_3\(39),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(3),
      Q => \m_axis_pipe_reg_reg[0]_3\(3),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(40),
      Q => \m_axis_pipe_reg_reg[0]_3\(40),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(41),
      Q => \m_axis_pipe_reg_reg[0]_3\(41),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(42),
      Q => \m_axis_pipe_reg_reg[0]_3\(42),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(43),
      Q => \m_axis_pipe_reg_reg[0]_3\(43),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(44),
      Q => \m_axis_pipe_reg_reg[0]_3\(44),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(45),
      Q => \m_axis_pipe_reg_reg[0]_3\(45),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(46),
      Q => \m_axis_pipe_reg_reg[0]_3\(46),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(47),
      Q => \m_axis_pipe_reg_reg[0]_3\(47),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(48),
      Q => \m_axis_pipe_reg_reg[0]_3\(48),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(49),
      Q => \m_axis_pipe_reg_reg[0]_3\(49),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(4),
      Q => \m_axis_pipe_reg_reg[0]_3\(4),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][50]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(50),
      Q => \m_axis_pipe_reg_reg[0]_3\(50),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][51]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(51),
      Q => \m_axis_pipe_reg_reg[0]_3\(51),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][52]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(52),
      Q => \m_axis_pipe_reg_reg[0]_3\(52),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][53]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(53),
      Q => \m_axis_pipe_reg_reg[0]_3\(53),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][54]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(54),
      Q => \m_axis_pipe_reg_reg[0]_3\(54),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][55]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(55),
      Q => \m_axis_pipe_reg_reg[0]_3\(55),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][56]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(56),
      Q => \m_axis_pipe_reg_reg[0]_3\(56),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][57]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(57),
      Q => \m_axis_pipe_reg_reg[0]_3\(57),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][58]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(58),
      Q => \m_axis_pipe_reg_reg[0]_3\(58),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][59]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(59),
      Q => \m_axis_pipe_reg_reg[0]_3\(59),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(5),
      Q => \m_axis_pipe_reg_reg[0]_3\(5),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][60]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(60),
      Q => \m_axis_pipe_reg_reg[0]_3\(60),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][61]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(61),
      Q => \m_axis_pipe_reg_reg[0]_3\(61),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][62]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(62),
      Q => \m_axis_pipe_reg_reg[0]_3\(62),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][63]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(63),
      Q => \m_axis_pipe_reg_reg[0]_3\(63),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][64]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(64),
      Q => \m_axis_pipe_reg_reg[0]_3\(64),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][65]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(65),
      Q => \m_axis_pipe_reg_reg[0]_3\(65),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][66]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(66),
      Q => \m_axis_pipe_reg_reg[0]_3\(66),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][67]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(67),
      Q => \m_axis_pipe_reg_reg[0]_3\(67),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][68]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(68),
      Q => \m_axis_pipe_reg_reg[0]_3\(68),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][69]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(69),
      Q => \m_axis_pipe_reg_reg[0]_3\(69),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(6),
      Q => \m_axis_pipe_reg_reg[0]_3\(6),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][70]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(70),
      Q => \m_axis_pipe_reg_reg[0]_3\(70),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][71]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(71),
      Q => \m_axis_pipe_reg_reg[0]_3\(71),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][72]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(72),
      Q => \m_axis_pipe_reg_reg[0]_3\(72),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(7),
      Q => \m_axis_pipe_reg_reg[0]_3\(7),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(8),
      Q => \m_axis_pipe_reg_reg[0]_3\(8),
      R => '0'
    );
\m_axis_pipe_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[0][72]_i_1__0_n_0\,
      D => p_3_out(9),
      Q => \m_axis_pipe_reg_reg[0]_3\(9),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(0),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(0),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(10),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(10),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(11),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(11),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(12),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(12),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(13),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(13),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(14),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(14),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(15),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(15),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(16),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(16),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(17),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(17),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(18),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(18),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(19),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(19),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(1),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(1),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(20),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(20),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(21),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(21),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(22),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(22),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(23),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(23),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(24),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(24),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(25),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(25),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(26),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(26),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(27),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(27),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(28),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(28),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(29),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(29),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(2),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(2),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(30),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(30),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(31),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(31),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(32),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(32),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(33),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(33),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(34),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(34),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(35),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(35),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(36),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(36),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(37),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(37),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(38),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(38),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(39),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(39),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(3),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(3),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(40),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(40),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(41),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(41),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(42),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(42),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(43),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(43),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(44),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(44),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(45),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(45),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(46),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(46),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(47),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(47),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(48),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(48),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(49),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(49),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(4),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(4),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][50]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(50),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(50),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][51]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(51),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(51),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][52]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(52),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(52),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][53]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(53),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(53),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][54]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(54),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(54),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][55]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(55),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(55),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][56]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(56),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(56),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][57]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(57),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(57),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][58]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(58),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(58),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][59]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(59),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(59),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(5),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(5),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][60]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(60),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(60),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][61]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(61),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(61),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][62]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(62),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(62),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][63]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(63),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(63),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][64]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(64),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(64),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][65]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(65),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(65),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][66]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(66),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(66),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][67]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(67),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(67),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][68]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(68),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(68),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][69]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(69),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(69),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(6),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(6),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][70]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(70),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(70),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][71]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(71),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(71),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][72]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(72),
      Q => p_0_in,
      R => '0'
    );
\m_axis_pipe_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(7),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(7),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(8),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(8),
      R => '0'
    );
\m_axis_pipe_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dma_clk,
      CE => \m_axis_pipe_reg[1][63]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_3\(9),
      Q => \m_axis_pipe_reg_reg[1][71]_0\(9),
      R => '0'
    );
m_axis_rslt_tlast_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => \^m_terminate_frame_reg_reg_0\,
      O => m_axis_rslt_tlast
    );
\m_axis_tvalid_pipe_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => \m_axis_tvalid_pipe_reg_reg[0]_1\,
      Q => \^p_1_in\(0),
      R => '0'
    );
\m_axis_tvalid_pipe_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => \m_axis_tvalid_pipe_reg_reg[1]_1\,
      Q => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      R => dma_rst
    );
\m_drop_frame_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => m_axis_rslt_tready,
      I1 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I2 => \^m_drop_frame_reg_reg_0\,
      I3 => m_drop_frame_reg,
      O => \m_drop_frame_reg_i_1__0_n_0\
    );
\m_drop_frame_reg_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080088"
    )
        port map (
      I0 => m_frame_reg,
      I1 => s_rst_sync3_reg,
      I2 => p_0_in,
      I3 => \^m_terminate_frame_reg_reg_0\,
      I4 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I5 => \^m_drop_frame_reg_reg_0\,
      O => m_drop_frame_reg
    );
m_drop_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => \m_drop_frame_reg_i_1__0_n_0\,
      Q => \^m_drop_frame_reg_reg_0\,
      R => dma_rst
    );
\m_frame_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E2E2EEE"
    )
        port map (
      I0 => m_frame_reg,
      I1 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I2 => m_axis_rslt_tready,
      I3 => p_0_in,
      I4 => \^m_terminate_frame_reg_reg_0\,
      I5 => dma_rst,
      O => \m_frame_reg_i_1__3_n_0\
    );
m_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => \m_frame_reg_i_1__3_n_0\,
      Q => m_frame_reg,
      R => '0'
    );
m_terminate_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => m_terminate_frame_reg_reg_1,
      Q => \^m_terminate_frame_reg_reg_0\,
      R => dma_rst
    );
mem_reg_0_1_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \^addrc\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \^addrc\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \^addrc\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(1 downto 0),
      DIB(1 downto 0) => s_axis(3 downto 2),
      DIC(1 downto 0) => s_axis(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(1 downto 0),
      DOB(1 downto 0) => p_3_out(3 downto 2),
      DOC(1 downto 0) => p_3_out(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_clk,
      WE => \mem_reg_0_1_0_5_i_1__0_n_0\
    );
\mem_reg_0_1_0_5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_rst_sync3_reg_reg\,
      I1 => \^drop_frame_reg_reg_0\,
      O => \mem_reg_0_1_0_5_i_1__0_n_0\
    );
\mem_reg_0_1_0_5_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5541415500000000"
    )
        port map (
      I0 => m_rst_sync3_reg,
      I1 => wr_ptr_gray_reg(0),
      I2 => \rd_ptr_gray_sync2_reg_reg_n_0_[0]\,
      I3 => wr_ptr_gray_reg(1),
      I4 => \rd_ptr_gray_sync2_reg_reg_n_0_[1]\,
      I5 => pre_fifo_axis_tvalid,
      O => \^m_rst_sync3_reg_reg\
    );
mem_reg_0_1_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \^addrc\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \^addrc\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \^addrc\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(13 downto 12),
      DIB(1 downto 0) => s_axis(15 downto 14),
      DIC(1 downto 0) => s_axis(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(13 downto 12),
      DOB(1 downto 0) => p_3_out(15 downto 14),
      DOC(1 downto 0) => p_3_out(17 downto 16),
      DOD(1 downto 0) => NLW_mem_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_clk,
      WE => \mem_reg_0_1_0_5_i_1__0_n_0\
    );
mem_reg_0_1_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \^addrc\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \^addrc\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \^addrc\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(19 downto 18),
      DIB(1 downto 0) => s_axis(21 downto 20),
      DIC(1 downto 0) => s_axis(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(19 downto 18),
      DOB(1 downto 0) => p_3_out(21 downto 20),
      DOC(1 downto 0) => p_3_out(23 downto 22),
      DOD(1 downto 0) => NLW_mem_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_clk,
      WE => \mem_reg_0_1_0_5_i_1__0_n_0\
    );
mem_reg_0_1_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \^addrc\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \^addrc\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \^addrc\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(25 downto 24),
      DIB(1 downto 0) => s_axis(27 downto 26),
      DIC(1 downto 0) => s_axis(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(25 downto 24),
      DOB(1 downto 0) => p_3_out(27 downto 26),
      DOC(1 downto 0) => p_3_out(29 downto 28),
      DOD(1 downto 0) => NLW_mem_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_clk,
      WE => \mem_reg_0_1_0_5_i_1__0_n_0\
    );
mem_reg_0_1_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \^addrc\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \^addrc\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \^addrc\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(31 downto 30),
      DIB(1 downto 0) => s_axis(33 downto 32),
      DIC(1 downto 0) => s_axis(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(31 downto 30),
      DOB(1 downto 0) => p_3_out(33 downto 32),
      DOC(1 downto 0) => p_3_out(35 downto 34),
      DOD(1 downto 0) => NLW_mem_reg_0_1_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_clk,
      WE => \mem_reg_0_1_0_5_i_1__0_n_0\
    );
mem_reg_0_1_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \^addrc\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \^addrc\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \^addrc\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(37 downto 36),
      DIB(1 downto 0) => s_axis(39 downto 38),
      DIC(1 downto 0) => s_axis(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(37 downto 36),
      DOB(1 downto 0) => p_3_out(39 downto 38),
      DOC(1 downto 0) => p_3_out(41 downto 40),
      DOD(1 downto 0) => NLW_mem_reg_0_1_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_clk,
      WE => \mem_reg_0_1_0_5_i_1__0_n_0\
    );
mem_reg_0_1_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \^addrc\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \^addrc\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \^addrc\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(43 downto 42),
      DIB(1 downto 0) => s_axis(45 downto 44),
      DIC(1 downto 0) => s_axis(47 downto 46),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(43 downto 42),
      DOB(1 downto 0) => p_3_out(45 downto 44),
      DOC(1 downto 0) => p_3_out(47 downto 46),
      DOD(1 downto 0) => NLW_mem_reg_0_1_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_clk,
      WE => \mem_reg_0_1_0_5_i_1__0_n_0\
    );
mem_reg_0_1_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \^addrc\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \^addrc\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \^addrc\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(49 downto 48),
      DIB(1 downto 0) => s_axis(51 downto 50),
      DIC(1 downto 0) => s_axis(53 downto 52),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(49 downto 48),
      DOB(1 downto 0) => p_3_out(51 downto 50),
      DOC(1 downto 0) => p_3_out(53 downto 52),
      DOD(1 downto 0) => NLW_mem_reg_0_1_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_clk,
      WE => \mem_reg_0_1_0_5_i_1__0_n_0\
    );
mem_reg_0_1_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \^addrc\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \^addrc\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \^addrc\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(55 downto 54),
      DIB(1 downto 0) => s_axis(57 downto 56),
      DIC(1 downto 0) => s_axis(59 downto 58),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(55 downto 54),
      DOB(1 downto 0) => p_3_out(57 downto 56),
      DOC(1 downto 0) => p_3_out(59 downto 58),
      DOD(1 downto 0) => NLW_mem_reg_0_1_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_clk,
      WE => \mem_reg_0_1_0_5_i_1__0_n_0\
    );
mem_reg_0_1_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \^addrc\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \^addrc\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \^addrc\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(61 downto 60),
      DIB(1 downto 0) => s_axis(63 downto 62),
      DIC(1) => s_axis(64),
      DIC(0) => s_axis(64),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(61 downto 60),
      DOB(1 downto 0) => p_3_out(63 downto 62),
      DOC(1 downto 0) => p_3_out(65 downto 64),
      DOD(1 downto 0) => NLW_mem_reg_0_1_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_clk,
      WE => \mem_reg_0_1_0_5_i_1__0_n_0\
    );
mem_reg_0_1_66_71: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \^addrc\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \^addrc\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \^addrc\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1) => s_axis(65),
      DIA(0) => s_axis(65),
      DIB(1) => s_axis(66),
      DIB(0) => s_axis(66),
      DIC(1) => s_axis(67),
      DIC(0) => s_axis(67),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(67 downto 66),
      DOB(1 downto 0) => p_3_out(69 downto 68),
      DOC(1 downto 0) => p_3_out(71 downto 70),
      DOD(1 downto 0) => NLW_mem_reg_0_1_66_71_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_clk,
      WE => \mem_reg_0_1_0_5_i_1__0_n_0\
    );
mem_reg_0_1_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \^addrc\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \^addrc\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \^addrc\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_ptr_commit_reg(0),
      DIA(1 downto 0) => s_axis(7 downto 6),
      DIB(1 downto 0) => s_axis(9 downto 8),
      DIC(1 downto 0) => s_axis(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_3_out(7 downto 6),
      DOB(1 downto 0) => p_3_out(9 downto 8),
      DOC(1 downto 0) => p_3_out(11 downto 10),
      DOD(1 downto 0) => NLW_mem_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_clk,
      WE => \mem_reg_0_1_0_5_i_1__0_n_0\
    );
mem_reg_0_1_72_73: unisim.vcomponents.RAM32X1D
     port map (
      A0 => wr_ptr_commit_reg(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => pre_fifo_axis_tlast,
      DPO => p_3_out(72),
      DPRA0 => \^addrc\(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_1_72_73_SPO_UNCONNECTED,
      WCLK => core_clk,
      WE => \mem_reg_0_1_0_5_i_1__0_n_0\
    );
\rd_ptr_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg[0]_0\,
      Q => \^d\(0),
      R => '0'
    );
\rd_ptr_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg[1]_0\,
      Q => \^d\(1),
      R => '0'
    );
\rd_ptr_gray_sync1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \^d\(0),
      Q => rd_ptr_gray_sync1_reg(0),
      R => Q(0)
    );
\rd_ptr_gray_sync1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \^d\(1),
      Q => rd_ptr_gray_sync1_reg(1),
      R => Q(0)
    );
\rd_ptr_gray_sync2_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(0),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[0]\,
      R => Q(0)
    );
\rd_ptr_gray_sync2_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(1),
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[1]\,
      R => Q(0)
    );
\rd_ptr_reg[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^p_1_in\(0),
      I1 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I2 => m_axis_rslt_tready,
      I3 => m_axis_tvalid_pipe_reg18_out,
      O => \m_axis_tvalid_pipe_reg_reg[0]_0\
    );
\rd_ptr_reg[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110111111110110"
    )
        port map (
      I0 => s_rst_sync3_reg,
      I1 => \^m_drop_frame_reg_reg_0\,
      I2 => g(1),
      I3 => \^d\(1),
      I4 => g(0),
      I5 => \^d\(0),
      O => m_axis_tvalid_pipe_reg18_out
    );
\rd_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => \rd_ptr_reg_reg[0]_0\,
      Q => \^addrc\(0),
      R => '0'
    );
s_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_frame_reg_reg_0,
      Q => s_frame_reg,
      R => Q(0)
    );
\upsize.seg_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55414155FFFFFFFF"
    )
        port map (
      I0 => m_rst_sync3_reg,
      I1 => wr_ptr_gray_reg(0),
      I2 => \rd_ptr_gray_sync2_reg_reg_n_0_[0]\,
      I3 => wr_ptr_gray_reg(1),
      I4 => \rd_ptr_gray_sync2_reg_reg_n_0_[1]\,
      I5 => pre_fifo_axis_tvalid,
      O => m_rst_sync3_reg_reg_0
    );
\wr_ptr_gray_reg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D0F2"
    )
        port map (
      I0 => \^m_rst_sync3_reg_reg\,
      I1 => \^drop_frame_reg_reg_0\,
      I2 => wr_ptr_gray_reg(0),
      I3 => wr_ptr_gray_reg(1),
      I4 => m_rst_sync3_reg,
      I5 => Q(0),
      O => \wr_ptr_gray_reg[0]_i_1__1_n_0\
    );
\wr_ptr_gray_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D2F0"
    )
        port map (
      I0 => \^m_rst_sync3_reg_reg\,
      I1 => \^drop_frame_reg_reg_0\,
      I2 => wr_ptr_gray_reg(1),
      I3 => wr_ptr_commit_reg(0),
      I4 => m_rst_sync3_reg,
      I5 => Q(0),
      O => \wr_ptr_gray_reg[1]_i_1__1_n_0\
    );
\wr_ptr_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \wr_ptr_gray_reg[0]_i_1__1_n_0\,
      Q => wr_ptr_gray_reg(0),
      R => '0'
    );
\wr_ptr_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \wr_ptr_gray_reg[1]_i_1__1_n_0\,
      Q => wr_ptr_gray_reg(1),
      R => '0'
    );
\wr_ptr_gray_sync1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => wr_ptr_gray_reg(0),
      Q => wr_ptr_gray_sync1_reg(0),
      R => dma_rst
    );
\wr_ptr_gray_sync1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => wr_ptr_gray_reg(1),
      Q => wr_ptr_gray_sync1_reg(1),
      R => dma_rst
    );
\wr_ptr_gray_sync2_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => wr_ptr_gray_sync1_reg(0),
      Q => g(0),
      R => dma_rst
    );
\wr_ptr_gray_sync2_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dma_clk,
      CE => '1',
      D => wr_ptr_gray_sync1_reg(1),
      Q => g(1),
      R => dma_rst
    );
\wr_ptr_reg[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D2"
    )
        port map (
      I0 => \^m_rst_sync3_reg_reg\,
      I1 => \^drop_frame_reg_reg_0\,
      I2 => wr_ptr_commit_reg(0),
      I3 => m_rst_sync3_reg,
      I4 => Q(0),
      O => \wr_ptr_reg[0]_i_1__1_n_0\
    );
\wr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \wr_ptr_reg[0]_i_1__1_n_0\,
      Q => wr_ptr_commit_reg(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_broadcast is
  port (
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    temp_m_axis_tvalid_reg : out STD_LOGIC;
    s_axis_grid_tlast_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    \m_axis_tvalid_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    int_adp_grid_m_axis_tvalid : in STD_LOGIC;
    p_0_in_10 : in STD_LOGIC;
    m_terminate_frame_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_broadcast;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_broadcast is
  signal m_axis_tlast_reg_i_1_n_0 : STD_LOGIC;
  signal \^s_axis_grid_tlast_int\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axis_tready_early : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal temp_m_axis_tlast_reg : STD_LOGIC;
  signal temp_m_axis_tlast_reg_i_1_n_0 : STD_LOGIC;
  signal \^temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal temp_m_axis_tvalid_reg_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg[3]_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of temp_m_axis_tvalid_reg_i_1 : label is "soft_lutpair100";
begin
  s_axis_grid_tlast_int(0) <= \^s_axis_grid_tlast_int\(0);
  s_axis_tready_reg_reg_0 <= \^s_axis_tready_reg_reg_0\;
  temp_m_axis_tvalid_reg <= \^temp_m_axis_tvalid_reg\;
m_axis_tlast_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2FFFFEEE20000"
    )
        port map (
      I0 => temp_m_axis_tlast_reg,
      I1 => \^s_axis_tready_reg_reg_0\,
      I2 => p_0_in_10,
      I3 => m_terminate_frame_reg,
      I4 => temp_m_axis_tvalid_reg_reg_1,
      I5 => \^s_axis_grid_tlast_int\(0),
      O => m_axis_tlast_reg_i_1_n_0
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_axis_tlast_reg_i_1_n_0,
      Q => \^s_axis_grid_tlast_int\(0),
      R => '0'
    );
\m_axis_tvalid_reg[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_1,
      I1 => \^temp_m_axis_tvalid_reg\,
      I2 => \^s_axis_tready_reg_reg_0\,
      O => temp_m_axis_tvalid_reg_reg_0
    );
\m_axis_tvalid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => D(0),
      Q => \m_axis_tvalid_reg_reg[3]_0\(0),
      R => Q(0)
    );
\m_axis_tvalid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => D(1),
      Q => \m_axis_tvalid_reg_reg[3]_0\(1),
      R => Q(0)
    );
\m_axis_tvalid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => D(2),
      Q => \m_axis_tvalid_reg_reg[3]_0\(2),
      R => Q(0)
    );
\m_axis_tvalid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => D(3),
      Q => \m_axis_tvalid_reg_reg[3]_0\(3),
      R => Q(0)
    );
s_axis_tready_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^temp_m_axis_tvalid_reg\,
      I1 => temp_m_axis_tvalid_reg_reg_1,
      I2 => int_adp_grid_m_axis_tvalid,
      O => s_axis_tready_early
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early,
      Q => \^s_axis_tready_reg_reg_0\,
      R => Q(0)
    );
temp_m_axis_tlast_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => p_0_in_10,
      I1 => m_terminate_frame_reg,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => temp_m_axis_tvalid_reg_reg_1,
      I4 => temp_m_axis_tlast_reg,
      O => temp_m_axis_tlast_reg_i_1_n_0
    );
temp_m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => temp_m_axis_tlast_reg_i_1_n_0,
      Q => temp_m_axis_tlast_reg,
      R => '0'
    );
temp_m_axis_tvalid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CB08"
    )
        port map (
      I0 => int_adp_grid_m_axis_tvalid,
      I1 => \^s_axis_tready_reg_reg_0\,
      I2 => temp_m_axis_tvalid_reg_reg_1,
      I3 => \^temp_m_axis_tvalid_reg\,
      O => temp_m_axis_tvalid_reg_i_1_n_0
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => temp_m_axis_tvalid_reg_i_1_n_0,
      Q => \^temp_m_axis_tvalid_reg\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_broadcast_17 is
  port (
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    temp_m_axis_tvalid_reg : out STD_LOGIC;
    s_axis_scle_tlast_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    \m_axis_tvalid_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    int_adp_scle_m_axis_tvalid : in STD_LOGIC;
    p_0_in_11 : in STD_LOGIC;
    m_terminate_frame_reg_12 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_broadcast_17 : entity is "axis_broadcast";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_broadcast_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_broadcast_17 is
  signal \m_axis_tlast_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^s_axis_scle_tlast_int\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axis_tready_early : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal temp_m_axis_tlast_reg : STD_LOGIC;
  signal \temp_m_axis_tlast_reg_i_1__3_n_0\ : STD_LOGIC;
  signal \^temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg[3]_i_3__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \temp_m_axis_tvalid_reg_i_1__0\ : label is "soft_lutpair101";
begin
  s_axis_scle_tlast_int(0) <= \^s_axis_scle_tlast_int\(0);
  s_axis_tready_reg_reg_0 <= \^s_axis_tready_reg_reg_0\;
  temp_m_axis_tvalid_reg <= \^temp_m_axis_tvalid_reg\;
\m_axis_tlast_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2FFFFEEE20000"
    )
        port map (
      I0 => temp_m_axis_tlast_reg,
      I1 => \^s_axis_tready_reg_reg_0\,
      I2 => p_0_in_11,
      I3 => m_terminate_frame_reg_12,
      I4 => temp_m_axis_tvalid_reg_reg_1,
      I5 => \^s_axis_scle_tlast_int\(0),
      O => \m_axis_tlast_reg_i_1__0_n_0\
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tlast_reg_i_1__0_n_0\,
      Q => \^s_axis_scle_tlast_int\(0),
      R => '0'
    );
\m_axis_tvalid_reg[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_1,
      I1 => \^temp_m_axis_tvalid_reg\,
      I2 => \^s_axis_tready_reg_reg_0\,
      O => temp_m_axis_tvalid_reg_reg_0
    );
\m_axis_tvalid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => D(0),
      Q => \m_axis_tvalid_reg_reg[3]_0\(0),
      R => Q(0)
    );
\m_axis_tvalid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => D(1),
      Q => \m_axis_tvalid_reg_reg[3]_0\(1),
      R => Q(0)
    );
\m_axis_tvalid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => D(2),
      Q => \m_axis_tvalid_reg_reg[3]_0\(2),
      R => Q(0)
    );
\m_axis_tvalid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => D(3),
      Q => \m_axis_tvalid_reg_reg[3]_0\(3),
      R => Q(0)
    );
\s_axis_tready_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^temp_m_axis_tvalid_reg\,
      I1 => temp_m_axis_tvalid_reg_reg_1,
      I2 => int_adp_scle_m_axis_tvalid,
      O => s_axis_tready_early
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early,
      Q => \^s_axis_tready_reg_reg_0\,
      R => Q(0)
    );
\temp_m_axis_tlast_reg_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => p_0_in_11,
      I1 => m_terminate_frame_reg_12,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => temp_m_axis_tvalid_reg_reg_1,
      I4 => temp_m_axis_tlast_reg,
      O => \temp_m_axis_tlast_reg_i_1__3_n_0\
    );
temp_m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tlast_reg_i_1__3_n_0\,
      Q => temp_m_axis_tlast_reg,
      R => '0'
    );
\temp_m_axis_tvalid_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CB08"
    )
        port map (
      I0 => int_adp_scle_m_axis_tvalid,
      I1 => \^s_axis_tready_reg_reg_0\,
      I2 => temp_m_axis_tvalid_reg_reg_1,
      I3 => \^temp_m_axis_tvalid_reg\,
      O => \temp_m_axis_tvalid_reg_i_1__0_n_0\
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tvalid_reg_i_1__0_n_0\,
      Q => \^temp_m_axis_tvalid_reg\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register is
  port (
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    temp_m_axis_tvalid_reg : out STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    full_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \scle_size_reg_reg[4]\ : out STD_LOGIC;
    s_axis_tready_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast_reg_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    fsm_rst : in STD_LOGIC;
    s_axil_scle_aclk : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    m_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    \intra_counter_reg_reg[0]\ : in STD_LOGIC;
    \intra_counter_reg_reg[0]_0\ : in STD_LOGIC;
    s_axis_tready_reg_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_inter_counter_reg : in STD_LOGIC;
    temp_m_axis_tlast_reg_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register is
  signal last_flag : STD_LOGIC;
  signal loc_out_axis_tlast : STD_LOGIC;
  signal \m_axis_tdata_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tlast_reg_i_1__11_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal s_axis_tready_early : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal \^scle_size_reg_reg[4]\ : STD_LOGIC;
  signal store_axis_input_to_temp : STD_LOGIC;
  signal temp_m_axis_tdata_reg : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal temp_m_axis_tlast_reg : STD_LOGIC;
  signal temp_m_axis_tlast_reg_i_3_n_0 : STD_LOGIC;
  signal temp_m_axis_tlast_reg_i_4_n_0 : STD_LOGIC;
  signal temp_m_axis_tlast_reg_i_5_n_0 : STD_LOGIC;
  signal \^temp_m_axis_tvalid_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reg[0][16]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \data_reg[0][16]_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \intra_counter_reg[0]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \s_axis_tready_reg_i_1__10\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of temp_m_axis_tlast_reg_i_4 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of temp_m_axis_tlast_reg_i_5 : label is "soft_lutpair221";
begin
  m_axis_tvalid_reg_reg_0 <= \^m_axis_tvalid_reg_reg_0\;
  s_axis_tready_reg_reg_0 <= \^s_axis_tready_reg_reg_0\;
  \scle_size_reg_reg[4]\ <= \^scle_size_reg_reg[4]\;
  temp_m_axis_tvalid_reg <= \^temp_m_axis_tvalid_reg\;
\data_reg[0][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axis_tvalid_reg_reg_0\,
      I1 => \intra_counter_reg_reg[0]\,
      O => E(0)
    );
\data_reg[0][16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => loc_out_axis_tlast,
      I1 => \intra_counter_reg_reg[0]_0\,
      O => m_axis_tlast_reg_reg_0(4)
    );
\intra_counter_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => \intra_counter_reg_reg[0]\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \intra_counter_reg_reg[0]_0\,
      I3 => fsm_rst,
      O => full_reg_reg
    );
\m_axis_tdata_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBBB00088888"
    )
        port map (
      I0 => D(0),
      I1 => \^s_axis_tready_reg_reg_0\,
      I2 => \intra_counter_reg_reg[0]\,
      I3 => \intra_counter_reg_reg[0]_0\,
      I4 => \^m_axis_tvalid_reg_reg_0\,
      I5 => temp_m_axis_tdata_reg(12),
      O => \m_axis_tdata_reg[12]_i_1_n_0\
    );
\m_axis_tdata_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBBB00088888"
    )
        port map (
      I0 => D(1),
      I1 => \^s_axis_tready_reg_reg_0\,
      I2 => \intra_counter_reg_reg[0]\,
      I3 => \intra_counter_reg_reg[0]_0\,
      I4 => \^m_axis_tvalid_reg_reg_0\,
      I5 => temp_m_axis_tdata_reg(13),
      O => \m_axis_tdata_reg[13]_i_1_n_0\
    );
\m_axis_tdata_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBBB00088888"
    )
        port map (
      I0 => D(2),
      I1 => \^s_axis_tready_reg_reg_0\,
      I2 => \intra_counter_reg_reg[0]\,
      I3 => \intra_counter_reg_reg[0]_0\,
      I4 => \^m_axis_tvalid_reg_reg_0\,
      I5 => temp_m_axis_tdata_reg(14),
      O => \m_axis_tdata_reg[14]_i_1_n_0\
    );
\m_axis_tdata_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5703"
    )
        port map (
      I0 => \^m_axis_tvalid_reg_reg_0\,
      I1 => \intra_counter_reg_reg[0]_0\,
      I2 => \intra_counter_reg_reg[0]\,
      I3 => \^s_axis_tready_reg_reg_0\,
      O => \m_axis_tdata_reg[15]_i_1_n_0\
    );
\m_axis_tdata_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBBB00088888"
    )
        port map (
      I0 => D(3),
      I1 => \^s_axis_tready_reg_reg_0\,
      I2 => \intra_counter_reg_reg[0]\,
      I3 => \intra_counter_reg_reg[0]_0\,
      I4 => \^m_axis_tvalid_reg_reg_0\,
      I5 => temp_m_axis_tdata_reg(15),
      O => \m_axis_tdata_reg[15]_i_2_n_0\
    );
\m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => \m_axis_tdata_reg[15]_i_1_n_0\,
      D => \m_axis_tdata_reg[12]_i_1_n_0\,
      Q => m_axis_tlast_reg_reg_0(0),
      R => '0'
    );
\m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => \m_axis_tdata_reg[15]_i_1_n_0\,
      D => \m_axis_tdata_reg[13]_i_1_n_0\,
      Q => m_axis_tlast_reg_reg_0(1),
      R => '0'
    );
\m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => \m_axis_tdata_reg[15]_i_1_n_0\,
      D => \m_axis_tdata_reg[14]_i_1_n_0\,
      Q => m_axis_tlast_reg_reg_0(2),
      R => '0'
    );
\m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => \m_axis_tdata_reg[15]_i_1_n_0\,
      D => \m_axis_tdata_reg[15]_i_2_n_0\,
      Q => m_axis_tlast_reg_reg_0(3),
      R => '0'
    );
\m_axis_tlast_reg_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBBB00088888"
    )
        port map (
      I0 => last_flag,
      I1 => \^s_axis_tready_reg_reg_0\,
      I2 => \intra_counter_reg_reg[0]\,
      I3 => \intra_counter_reg_reg[0]_0\,
      I4 => \^m_axis_tvalid_reg_reg_0\,
      I5 => temp_m_axis_tlast_reg,
      O => \m_axis_tlast_reg_i_1__11_n_0\
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => \m_axis_tdata_reg[15]_i_1_n_0\,
      D => \m_axis_tlast_reg_i_1__11_n_0\,
      Q => loc_out_axis_tlast,
      R => '0'
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => m_axis_tvalid_reg_reg_1,
      Q => \^m_axis_tvalid_reg_reg_0\,
      R => fsm_rst
    );
\s_axi_r_reg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => s_axis_tready_reg_reg_2,
      O => s_axis_tready_reg_reg_1(0)
    );
\s_axis_tready_reg_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111F1F1F"
    )
        port map (
      I0 => \intra_counter_reg_reg[0]_0\,
      I1 => \intra_counter_reg_reg[0]\,
      I2 => \^temp_m_axis_tvalid_reg\,
      I3 => \^m_axis_tvalid_reg_reg_0\,
      I4 => s_axis_tready_reg_reg_2,
      O => s_axis_tready_early
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => s_axis_tready_early,
      Q => \^s_axis_tready_reg_reg_0\,
      R => fsm_rst
    );
\temp_m_axis_tdata_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \intra_counter_reg_reg[0]\,
      I2 => \intra_counter_reg_reg[0]_0\,
      I3 => \^m_axis_tvalid_reg_reg_0\,
      O => store_axis_input_to_temp
    );
\temp_m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => store_axis_input_to_temp,
      D => D(0),
      Q => temp_m_axis_tdata_reg(12),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => store_axis_input_to_temp,
      D => D(1),
      Q => temp_m_axis_tdata_reg(13),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => store_axis_input_to_temp,
      D => D(2),
      Q => temp_m_axis_tdata_reg(14),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => store_axis_input_to_temp,
      D => D(3),
      Q => temp_m_axis_tdata_reg(15),
      R => '0'
    );
\temp_m_axis_tlast_reg_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scle_size_reg_reg[4]\,
      I1 => data_inter_counter_reg,
      O => last_flag
    );
\temp_m_axis_tlast_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000221"
    )
        port map (
      I0 => temp_m_axis_tlast_reg_reg_0(4),
      I1 => temp_m_axis_tlast_reg_i_3_n_0,
      I2 => Q(4),
      I3 => temp_m_axis_tlast_reg_i_4_n_0,
      I4 => temp_m_axis_tlast_reg_reg_0(5),
      I5 => temp_m_axis_tlast_reg_i_5_n_0,
      O => \^scle_size_reg_reg[4]\
    );
temp_m_axis_tlast_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6FF6F96FFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => temp_m_axis_tlast_reg_reg_0(2),
      I2 => temp_m_axis_tlast_reg_reg_0(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => temp_m_axis_tlast_reg_reg_0(0),
      O => temp_m_axis_tlast_reg_i_3_n_0
    );
temp_m_axis_tlast_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => temp_m_axis_tlast_reg_i_4_n_0
    );
temp_m_axis_tlast_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => temp_m_axis_tlast_reg_reg_0(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => temp_m_axis_tlast_reg_i_5_n_0
    );
temp_m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => store_axis_input_to_temp,
      D => last_flag,
      Q => temp_m_axis_tlast_reg,
      R => '0'
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => temp_m_axis_tvalid_reg_reg_0,
      Q => \^temp_m_axis_tvalid_reg\,
      R => fsm_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_11 is
  port (
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    temp_m_axis_tvalid_reg_0 : out STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    op1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tready_early_7 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early_1 : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \int_axis_t_tready__0\ : in STD_LOGIC;
    int_aps_wght_m_axis_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tready_reg_reg_1 : in STD_LOGIC;
    int_aps_wght_m_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg_16 : in STD_LOGIC;
    s_axis_tready_reg_reg_2 : in STD_LOGIC;
    \temp_m_axis_tdata_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_11 : entity is "axis_register";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_11 is
  signal \m_axis_tvalid_reg_i_1__11_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \^temp_m_axis_tvalid_reg_0\ : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__13_n_0\ : STD_LOGIC;
begin
  m_axis_tvalid_reg_reg_0 <= \^m_axis_tvalid_reg_reg_0\;
  s_axis_tready_reg_reg_0 <= \^s_axis_tready_reg_reg_0\;
  temp_m_axis_tvalid_reg_0 <= \^temp_m_axis_tvalid_reg_0\;
\half_pipeline_genblock.mlt_reg_reg_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(8),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[8]\,
      O => op1(8)
    );
\half_pipeline_genblock.mlt_reg_reg_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(7),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[7]\,
      O => op1(7)
    );
\half_pipeline_genblock.mlt_reg_reg_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(6),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[6]\,
      O => op1(6)
    );
\half_pipeline_genblock.mlt_reg_reg_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(5),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[5]\,
      O => op1(5)
    );
\half_pipeline_genblock.mlt_reg_reg_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(4),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[4]\,
      O => op1(4)
    );
\half_pipeline_genblock.mlt_reg_reg_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(3),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[3]\,
      O => op1(3)
    );
\half_pipeline_genblock.mlt_reg_reg_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(2),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[2]\,
      O => op1(2)
    );
\half_pipeline_genblock.mlt_reg_reg_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(1),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[1]\,
      O => op1(1)
    );
\half_pipeline_genblock.mlt_reg_reg_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(0),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[0]\,
      O => op1(0)
    );
\half_pipeline_genblock.mlt_reg_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(15),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[15]\,
      O => op1(15)
    );
\half_pipeline_genblock.mlt_reg_reg_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(14),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[14]\,
      O => op1(14)
    );
\half_pipeline_genblock.mlt_reg_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(13),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[13]\,
      O => op1(13)
    );
\half_pipeline_genblock.mlt_reg_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(12),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[12]\,
      O => op1(12)
    );
\half_pipeline_genblock.mlt_reg_reg_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(11),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[11]\,
      O => op1(11)
    );
\half_pipeline_genblock.mlt_reg_reg_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(10),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[10]\,
      O => op1(10)
    );
\half_pipeline_genblock.mlt_reg_reg_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(9),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[9]\,
      O => op1(9)
    );
\m_axis_tvalid_reg_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F0F0FF88FF00"
    )
        port map (
      I0 => int_aps_wght_m_axis_tvalid(0),
      I1 => s_axis_tready_reg_reg_1,
      I2 => \^temp_m_axis_tvalid_reg_0\,
      I3 => \^m_axis_tvalid_reg_reg_0\,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \int_axis_t_tready__0\,
      O => \m_axis_tvalid_reg_i_1__11_n_0\
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_reg_i_1__11_n_0\,
      Q => \^m_axis_tvalid_reg_reg_0\,
      R => Q(0)
    );
\s_axis_tready_reg_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88FF888F"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => s_axis_tready_reg_reg_1,
      I2 => int_aps_wght_m_axis_tvalid(0),
      I3 => temp_m_axis_tvalid_reg_16,
      I4 => s_axis_tready_reg_reg_2,
      O => s_axis_tready_early_7
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early_1,
      Q => \^s_axis_tready_reg_reg_0\,
      R => Q(0)
    );
\temp_m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(0),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[0]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(10),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[10]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(11),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[11]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(12),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[12]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(13),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[13]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(14),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[14]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(15),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[15]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(1),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[1]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(2),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[2]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(3),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[3]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(4),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[4]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(5),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[5]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(6),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[6]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(7),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[7]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(8),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[8]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(9),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[9]\,
      R => '0'
    );
\temp_m_axis_tvalid_reg_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008FFF00008000"
    )
        port map (
      I0 => s_axis_tready_reg_reg_1,
      I1 => int_aps_wght_m_axis_tvalid(0),
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => \^s_axis_tready_reg_reg_0\,
      I4 => \int_axis_t_tready__0\,
      I5 => \^temp_m_axis_tvalid_reg_0\,
      O => \temp_m_axis_tvalid_reg_i_1__13_n_0\
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tvalid_reg_i_1__13_n_0\,
      Q => \^temp_m_axis_tvalid_reg_0\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_14 is
  port (
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    temp_m_axis_tvalid_reg : out STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    m_axis_tlast_reg_reg_0 : out STD_LOGIC;
    err_unalligned_data_reg_reg : out STD_LOGIC;
    samples_in_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    err_unalligned_data_reg : in STD_LOGIC;
    \samples_out_reg[0]\ : in STD_LOGIC;
    \samples_out_reg[0]_0\ : in STD_LOGIC;
    switch : in STD_LOGIC;
    m_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    int_axis_act_func_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    \int_axis_l_tready__0\ : in STD_LOGIC;
    int_axis_act_func_tlast : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_14 : entity is "axis_register";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_14 is
  signal \m_axis_tlast_reg_i_1__10_n_0\ : STD_LOGIC;
  signal \^m_axis_tlast_reg_reg_0\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__8_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal temp_m_axis_tlast_reg : STD_LOGIC;
  signal \temp_m_axis_tlast_reg_i_1__4_n_0\ : STD_LOGIC;
  signal \^temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__10_n_0\ : STD_LOGIC;
begin
  m_axis_tlast_reg_reg_0 <= \^m_axis_tlast_reg_reg_0\;
  m_axis_tvalid_reg_reg_0 <= \^m_axis_tvalid_reg_reg_0\;
  s_axis_tready_reg_reg_0 <= \^s_axis_tready_reg_reg_0\;
  temp_m_axis_tvalid_reg <= \^temp_m_axis_tvalid_reg\;
\m_axis_tlast_reg_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAACFCFA0AAC0C0"
    )
        port map (
      I0 => int_axis_act_func_tlast(0),
      I1 => temp_m_axis_tlast_reg,
      I2 => \int_axis_l_tready__0\,
      I3 => \^m_axis_tvalid_reg_reg_0\,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \^m_axis_tlast_reg_reg_0\,
      O => \m_axis_tlast_reg_i_1__10_n_0\
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tlast_reg_i_1__10_n_0\,
      Q => \^m_axis_tlast_reg_reg_0\,
      R => '0'
    );
\m_axis_tvalid_reg_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F0F0FF88FF00"
    )
        port map (
      I0 => int_axis_act_func_tvalid(0),
      I1 => m_axis_tvalid_reg_reg_1,
      I2 => \^temp_m_axis_tvalid_reg\,
      I3 => \^m_axis_tvalid_reg_reg_0\,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \int_axis_l_tready__0\,
      O => \m_axis_tvalid_reg_i_1__8_n_0\
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_reg_i_1__8_n_0\,
      Q => \^m_axis_tvalid_reg_reg_0\,
      R => Q(0)
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early,
      Q => \^s_axis_tready_reg_reg_0\,
      R => Q(0)
    );
\samples_out[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEAAA00000000"
    )
        port map (
      I0 => err_unalligned_data_reg,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \samples_out_reg[0]\,
      I3 => \samples_out_reg[0]_0\,
      I4 => \^m_axis_tlast_reg_reg_0\,
      I5 => switch,
      O => samples_in_0
    );
\samples_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAEAAA"
    )
        port map (
      I0 => err_unalligned_data_reg,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \samples_out_reg[0]\,
      I3 => \samples_out_reg[0]_0\,
      I4 => \^m_axis_tlast_reg_reg_0\,
      I5 => switch,
      O => err_unalligned_data_reg_reg
    );
\temp_m_axis_tlast_reg_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => int_axis_act_func_tlast(0),
      I1 => \^s_axis_tready_reg_reg_0\,
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => \int_axis_l_tready__0\,
      I4 => temp_m_axis_tlast_reg,
      O => \temp_m_axis_tlast_reg_i_1__4_n_0\
    );
temp_m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tlast_reg_i_1__4_n_0\,
      Q => temp_m_axis_tlast_reg,
      R => '0'
    );
\temp_m_axis_tvalid_reg_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008FFF00008000"
    )
        port map (
      I0 => m_axis_tvalid_reg_reg_1,
      I1 => int_axis_act_func_tvalid(0),
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => \^s_axis_tready_reg_reg_0\,
      I4 => \int_axis_l_tready__0\,
      I5 => \^temp_m_axis_tvalid_reg\,
      O => \temp_m_axis_tvalid_reg_i_1__10_n_0\
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tvalid_reg_i_1__10_n_0\,
      Q => \^temp_m_axis_tvalid_reg\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_15 is
  port (
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    m_axis_tlast_reg_reg_0 : out STD_LOGIC;
    temp_m_axis_tvalid_reg_0 : out STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    op1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tready_early_8 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early_1 : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_aps_wght_m_axis_tlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast_reg_reg_1 : in STD_LOGIC;
    \int_axis_t_tready__0\ : in STD_LOGIC;
    int_aps_wght_m_axis_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tready_reg_reg_1 : in STD_LOGIC;
    int_aps_wght_m_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg_17 : in STD_LOGIC;
    s_axis_tready_reg_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_15 : entity is "axis_register";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_15 is
  signal \m_axis_tlast_reg_i_1__15_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__9_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal temp_m_axis_tlast_reg : STD_LOGIC;
  signal \^temp_m_axis_tvalid_reg_0\ : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__11_n_0\ : STD_LOGIC;
begin
  m_axis_tvalid_reg_reg_0 <= \^m_axis_tvalid_reg_reg_0\;
  s_axis_tready_reg_reg_0 <= \^s_axis_tready_reg_reg_0\;
  temp_m_axis_tvalid_reg_0 <= \^temp_m_axis_tvalid_reg_0\;
\half_pipeline_genblock.mlt_reg_reg_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(7),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[7]\,
      O => op1(7)
    );
\half_pipeline_genblock.mlt_reg_reg_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(6),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[6]\,
      O => op1(6)
    );
\half_pipeline_genblock.mlt_reg_reg_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(5),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[5]\,
      O => op1(5)
    );
\half_pipeline_genblock.mlt_reg_reg_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(4),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[4]\,
      O => op1(4)
    );
\half_pipeline_genblock.mlt_reg_reg_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(3),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[3]\,
      O => op1(3)
    );
\half_pipeline_genblock.mlt_reg_reg_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(2),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[2]\,
      O => op1(2)
    );
\half_pipeline_genblock.mlt_reg_reg_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(1),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[1]\,
      O => op1(1)
    );
\half_pipeline_genblock.mlt_reg_reg_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(0),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[0]\,
      O => op1(0)
    );
\half_pipeline_genblock.mlt_reg_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(15),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[15]\,
      O => op1(15)
    );
\half_pipeline_genblock.mlt_reg_reg_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(14),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[14]\,
      O => op1(14)
    );
\half_pipeline_genblock.mlt_reg_reg_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(13),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[13]\,
      O => op1(13)
    );
\half_pipeline_genblock.mlt_reg_reg_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(12),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[12]\,
      O => op1(12)
    );
\half_pipeline_genblock.mlt_reg_reg_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(11),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[11]\,
      O => op1(11)
    );
\half_pipeline_genblock.mlt_reg_reg_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(10),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[10]\,
      O => op1(10)
    );
\half_pipeline_genblock.mlt_reg_reg_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(9),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[9]\,
      O => op1(9)
    );
\half_pipeline_genblock.mlt_reg_reg_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(8),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[8]\,
      O => op1(8)
    );
\m_axis_tlast_reg_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tlast(0),
      I4 => temp_m_axis_tlast_reg,
      O => \m_axis_tlast_reg_i_1__15_n_0\
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tlast_reg_reg_1,
      D => \m_axis_tlast_reg_i_1__15_n_0\,
      Q => m_axis_tlast_reg_reg_0,
      R => '0'
    );
\m_axis_tvalid_reg_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F0F0FF88FF00"
    )
        port map (
      I0 => int_aps_wght_m_axis_tvalid(0),
      I1 => s_axis_tready_reg_reg_1,
      I2 => \^temp_m_axis_tvalid_reg_0\,
      I3 => \^m_axis_tvalid_reg_reg_0\,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \int_axis_t_tready__0\,
      O => \m_axis_tvalid_reg_i_1__9_n_0\
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_reg_i_1__9_n_0\,
      Q => \^m_axis_tvalid_reg_reg_0\,
      R => Q(0)
    );
\s_axis_tready_reg_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88FF888F"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => s_axis_tready_reg_reg_1,
      I2 => int_aps_wght_m_axis_tvalid(0),
      I3 => temp_m_axis_tvalid_reg_17,
      I4 => s_axis_tready_reg_reg_2,
      O => s_axis_tready_early_8
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early_1,
      Q => \^s_axis_tready_reg_reg_0\,
      R => Q(0)
    );
\temp_m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => int_aps_wght_m_axis_tdata(0),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[0]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => int_aps_wght_m_axis_tdata(10),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[10]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => int_aps_wght_m_axis_tdata(11),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[11]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => int_aps_wght_m_axis_tdata(12),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[12]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => int_aps_wght_m_axis_tdata(13),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[13]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => int_aps_wght_m_axis_tdata(14),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[14]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => int_aps_wght_m_axis_tdata(15),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[15]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => int_aps_wght_m_axis_tdata(1),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[1]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => int_aps_wght_m_axis_tdata(2),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[2]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => int_aps_wght_m_axis_tdata(3),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[3]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => int_aps_wght_m_axis_tdata(4),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[4]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => int_aps_wght_m_axis_tdata(5),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[5]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => int_aps_wght_m_axis_tdata(6),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[6]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => int_aps_wght_m_axis_tdata(7),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[7]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => int_aps_wght_m_axis_tdata(8),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[8]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => int_aps_wght_m_axis_tdata(9),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[9]\,
      R => '0'
    );
temp_m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => int_aps_wght_m_axis_tlast(0),
      Q => temp_m_axis_tlast_reg,
      R => '0'
    );
\temp_m_axis_tvalid_reg_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008FFF00008000"
    )
        port map (
      I0 => s_axis_tready_reg_reg_1,
      I1 => int_aps_wght_m_axis_tvalid(0),
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => \^s_axis_tready_reg_reg_0\,
      I4 => \int_axis_t_tready__0\,
      I5 => \^temp_m_axis_tvalid_reg_0\,
      O => \temp_m_axis_tvalid_reg_i_1__11_n_0\
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tvalid_reg_i_1__11_n_0\,
      Q => \^temp_m_axis_tvalid_reg_0\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_21 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[3]_0\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[3]_1\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_grid_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_21 : entity is "axis_register";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_21 is
  signal \m_axis_tlast_reg_i_1__6_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__4_n_0\ : STD_LOGIC;
  signal s_axis_tready_early : STD_LOGIC;
  signal stage_1_in_axis_grid_tready : STD_LOGIC;
  signal stage_1_out_axis_grid_tlast : STD_LOGIC;
  signal stage_1_out_axis_grid_tvalid : STD_LOGIC;
  signal temp_m_axis_tvalid_reg : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__8_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg[0]_i_6\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg_i_1__4\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \s_axis_tready_reg_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \temp_m_axis_tvalid_reg_i_1__8\ : label is "soft_lutpair118";
begin
\m_axis_tlast_reg_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axis_grid_tlast_int(0),
      I1 => stage_1_in_axis_grid_tready,
      I2 => stage_1_out_axis_grid_tvalid,
      I3 => stage_1_out_axis_grid_tlast,
      O => \m_axis_tlast_reg_i_1__6_n_0\
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tlast_reg_i_1__6_n_0\,
      Q => stage_1_out_axis_grid_tlast,
      R => '0'
    );
\m_axis_tvalid_reg[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_0(0),
      I1 => stage_1_out_axis_grid_tlast,
      I2 => stage_1_out_axis_grid_tvalid,
      I3 => stage_1_in_axis_grid_tready,
      O => \m_axis_tvalid_reg_reg[3]\
    );
\m_axis_tvalid_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEFEFEFEFE"
    )
        port map (
      I0 => \m_axis_tvalid_reg_reg[3]_0\,
      I1 => \m_axis_tvalid_reg_reg[3]_1\,
      I2 => temp_m_axis_tvalid_reg_reg_0(0),
      I3 => stage_1_out_axis_grid_tlast,
      I4 => stage_1_out_axis_grid_tvalid,
      I5 => stage_1_in_axis_grid_tready,
      O => D(0)
    );
\m_axis_tvalid_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_0(0),
      I1 => stage_1_in_axis_grid_tready,
      I2 => stage_1_out_axis_grid_tvalid,
      O => \m_axis_tvalid_reg_i_1__4_n_0\
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_reg_i_1__4_n_0\,
      Q => stage_1_out_axis_grid_tvalid,
      R => Q(0)
    );
\s_axis_tready_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0515"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg,
      I1 => temp_m_axis_tvalid_reg_reg_0(0),
      I2 => stage_1_out_axis_grid_tvalid,
      I3 => stage_1_out_axis_grid_tlast,
      O => s_axis_tready_early
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early,
      Q => stage_1_in_axis_grid_tready,
      R => Q(0)
    );
\temp_m_axis_tvalid_reg_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFE000"
    )
        port map (
      I0 => stage_1_out_axis_grid_tlast,
      I1 => temp_m_axis_tvalid_reg_reg_0(0),
      I2 => stage_1_in_axis_grid_tready,
      I3 => stage_1_out_axis_grid_tvalid,
      I4 => temp_m_axis_tvalid_reg,
      O => \temp_m_axis_tvalid_reg_i_1__8_n_0\
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tvalid_reg_i_1__8_n_0\,
      Q => temp_m_axis_tvalid_reg,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_22 is
  port (
    \m_axis_tvalid_reg_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[3]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[3]_1\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[3]_2\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_scle_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_22 : entity is "axis_register";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_22 is
  signal \m_axis_tlast_reg_i_1__9_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__7_n_0\ : STD_LOGIC;
  signal s_axis_tready_early : STD_LOGIC;
  signal stage_1_in_axis_scle_tready : STD_LOGIC;
  signal stage_1_out_axis_scle_tlast : STD_LOGIC;
  signal stage_1_out_axis_scle_tvalid : STD_LOGIC;
  signal temp_m_axis_tvalid_reg : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__9_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg[0]_i_6__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg_i_1__7\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \s_axis_tready_reg_i_1__7\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \temp_m_axis_tvalid_reg_i_1__9\ : label is "soft_lutpair120";
begin
\m_axis_tlast_reg_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axis_scle_tlast_int(0),
      I1 => stage_1_in_axis_scle_tready,
      I2 => stage_1_out_axis_scle_tvalid,
      I3 => stage_1_out_axis_scle_tlast,
      O => \m_axis_tlast_reg_i_1__9_n_0\
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tlast_reg_i_1__9_n_0\,
      Q => stage_1_out_axis_scle_tlast,
      R => '0'
    );
\m_axis_tvalid_reg[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_0(0),
      I1 => stage_1_out_axis_scle_tlast,
      I2 => stage_1_out_axis_scle_tvalid,
      I3 => stage_1_in_axis_scle_tready,
      O => \m_axis_tvalid_reg_reg[3]_0\
    );
\m_axis_tvalid_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEFEFEFEFE"
    )
        port map (
      I0 => \m_axis_tvalid_reg_reg[3]_1\,
      I1 => \m_axis_tvalid_reg_reg[3]_2\,
      I2 => temp_m_axis_tvalid_reg_reg_0(0),
      I3 => stage_1_out_axis_scle_tlast,
      I4 => stage_1_out_axis_scle_tvalid,
      I5 => stage_1_in_axis_scle_tready,
      O => \m_axis_tvalid_reg_reg[3]\(0)
    );
\m_axis_tvalid_reg_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_0(0),
      I1 => stage_1_in_axis_scle_tready,
      I2 => stage_1_out_axis_scle_tvalid,
      O => \m_axis_tvalid_reg_i_1__7_n_0\
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_reg_i_1__7_n_0\,
      Q => stage_1_out_axis_scle_tvalid,
      R => Q(0)
    );
\s_axis_tready_reg_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0515"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg,
      I1 => temp_m_axis_tvalid_reg_reg_0(0),
      I2 => stage_1_out_axis_scle_tvalid,
      I3 => stage_1_out_axis_scle_tlast,
      O => s_axis_tready_early
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early,
      Q => stage_1_in_axis_scle_tready,
      R => Q(0)
    );
\temp_m_axis_tvalid_reg_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFE000"
    )
        port map (
      I0 => stage_1_out_axis_scle_tlast,
      I1 => temp_m_axis_tvalid_reg_reg_0(0),
      I2 => stage_1_in_axis_scle_tready,
      I3 => stage_1_out_axis_scle_tvalid,
      I4 => temp_m_axis_tvalid_reg,
      O => \temp_m_axis_tvalid_reg_i_1__9_n_0\
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tvalid_reg_i_1__9_n_0\,
      Q => temp_m_axis_tvalid_reg,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_24 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[2]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[2]_0\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[2]_1\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_grid_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_24 : entity is "axis_register";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_24 is
  signal \m_axis_tlast_reg_i_1__4_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__2_n_0\ : STD_LOGIC;
  signal s_axis_tready_early : STD_LOGIC;
  signal stage_1_in_axis_grid_tready : STD_LOGIC;
  signal stage_1_out_axis_grid_tlast : STD_LOGIC;
  signal stage_1_out_axis_grid_tvalid : STD_LOGIC;
  signal temp_m_axis_tvalid_reg : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg[0]_i_4\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg_i_1__2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \s_axis_tready_reg_i_1__5\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \temp_m_axis_tvalid_reg_i_1__6\ : label is "soft_lutpair114";
begin
\m_axis_tlast_reg_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axis_grid_tlast_int(0),
      I1 => stage_1_in_axis_grid_tready,
      I2 => stage_1_out_axis_grid_tvalid,
      I3 => stage_1_out_axis_grid_tlast,
      O => \m_axis_tlast_reg_i_1__4_n_0\
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tlast_reg_i_1__4_n_0\,
      Q => stage_1_out_axis_grid_tlast,
      R => '0'
    );
\m_axis_tvalid_reg[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_0(0),
      I1 => stage_1_out_axis_grid_tlast,
      I2 => stage_1_out_axis_grid_tvalid,
      I3 => stage_1_in_axis_grid_tready,
      O => \m_axis_tvalid_reg_reg[2]\
    );
\m_axis_tvalid_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEFEFEFEFE"
    )
        port map (
      I0 => \m_axis_tvalid_reg_reg[2]_0\,
      I1 => \m_axis_tvalid_reg_reg[2]_1\,
      I2 => temp_m_axis_tvalid_reg_reg_0(0),
      I3 => stage_1_out_axis_grid_tlast,
      I4 => stage_1_out_axis_grid_tvalid,
      I5 => stage_1_in_axis_grid_tready,
      O => D(0)
    );
\m_axis_tvalid_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_0(0),
      I1 => stage_1_in_axis_grid_tready,
      I2 => stage_1_out_axis_grid_tvalid,
      O => \m_axis_tvalid_reg_i_1__2_n_0\
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_reg_i_1__2_n_0\,
      Q => stage_1_out_axis_grid_tvalid,
      R => Q(0)
    );
\s_axis_tready_reg_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0515"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg,
      I1 => temp_m_axis_tvalid_reg_reg_0(0),
      I2 => stage_1_out_axis_grid_tvalid,
      I3 => stage_1_out_axis_grid_tlast,
      O => s_axis_tready_early
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early,
      Q => stage_1_in_axis_grid_tready,
      R => Q(0)
    );
\temp_m_axis_tvalid_reg_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFE000"
    )
        port map (
      I0 => stage_1_out_axis_grid_tlast,
      I1 => temp_m_axis_tvalid_reg_reg_0(0),
      I2 => stage_1_in_axis_grid_tready,
      I3 => stage_1_out_axis_grid_tvalid,
      I4 => temp_m_axis_tvalid_reg,
      O => \temp_m_axis_tvalid_reg_i_1__6_n_0\
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tvalid_reg_i_1__6_n_0\,
      Q => temp_m_axis_tvalid_reg,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_25 is
  port (
    \m_axis_tvalid_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[2]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[2]_1\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[2]_2\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_scle_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_25 : entity is "axis_register";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_25 is
  signal \m_axis_tlast_reg_i_1__7_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__5_n_0\ : STD_LOGIC;
  signal s_axis_tready_early : STD_LOGIC;
  signal stage_1_in_axis_scle_tready : STD_LOGIC;
  signal stage_1_out_axis_scle_tlast : STD_LOGIC;
  signal stage_1_out_axis_scle_tvalid : STD_LOGIC;
  signal temp_m_axis_tvalid_reg : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__7_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg[0]_i_4__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg_i_1__5\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \s_axis_tready_reg_i_1__8\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \temp_m_axis_tvalid_reg_i_1__7\ : label is "soft_lutpair116";
begin
\m_axis_tlast_reg_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axis_scle_tlast_int(0),
      I1 => stage_1_in_axis_scle_tready,
      I2 => stage_1_out_axis_scle_tvalid,
      I3 => stage_1_out_axis_scle_tlast,
      O => \m_axis_tlast_reg_i_1__7_n_0\
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tlast_reg_i_1__7_n_0\,
      Q => stage_1_out_axis_scle_tlast,
      R => '0'
    );
\m_axis_tvalid_reg[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_0(0),
      I1 => stage_1_out_axis_scle_tlast,
      I2 => stage_1_out_axis_scle_tvalid,
      I3 => stage_1_in_axis_scle_tready,
      O => \m_axis_tvalid_reg_reg[2]_0\
    );
\m_axis_tvalid_reg[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEFEFEFEFE"
    )
        port map (
      I0 => \m_axis_tvalid_reg_reg[2]_1\,
      I1 => \m_axis_tvalid_reg_reg[2]_2\,
      I2 => temp_m_axis_tvalid_reg_reg_0(0),
      I3 => stage_1_out_axis_scle_tlast,
      I4 => stage_1_out_axis_scle_tvalid,
      I5 => stage_1_in_axis_scle_tready,
      O => \m_axis_tvalid_reg_reg[2]\(0)
    );
\m_axis_tvalid_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_0(0),
      I1 => stage_1_in_axis_scle_tready,
      I2 => stage_1_out_axis_scle_tvalid,
      O => \m_axis_tvalid_reg_i_1__5_n_0\
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_reg_i_1__5_n_0\,
      Q => stage_1_out_axis_scle_tvalid,
      R => Q(0)
    );
\s_axis_tready_reg_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0515"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg,
      I1 => temp_m_axis_tvalid_reg_reg_0(0),
      I2 => stage_1_out_axis_scle_tvalid,
      I3 => stage_1_out_axis_scle_tlast,
      O => s_axis_tready_early
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early,
      Q => stage_1_in_axis_scle_tready,
      R => Q(0)
    );
\temp_m_axis_tvalid_reg_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFE000"
    )
        port map (
      I0 => stage_1_out_axis_scle_tlast,
      I1 => temp_m_axis_tvalid_reg_reg_0(0),
      I2 => stage_1_in_axis_scle_tready,
      I3 => stage_1_out_axis_scle_tvalid,
      I4 => temp_m_axis_tvalid_reg,
      O => \temp_m_axis_tvalid_reg_i_1__7_n_0\
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tvalid_reg_i_1__7_n_0\,
      Q => temp_m_axis_tvalid_reg,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[1]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[1]_0\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[1]_1\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_grid_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_27 : entity is "axis_register";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_27 is
  signal \m_axis_tlast_reg_i_1__5_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__3_n_0\ : STD_LOGIC;
  signal s_axis_tready_early : STD_LOGIC;
  signal stage_1_in_axis_grid_tready : STD_LOGIC;
  signal stage_1_out_axis_grid_tlast : STD_LOGIC;
  signal stage_1_out_axis_grid_tvalid : STD_LOGIC;
  signal temp_m_axis_tvalid_reg : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg[0]_i_5\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg_i_1__3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \s_axis_tready_reg_i_1__6\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \temp_m_axis_tvalid_reg_i_1__4\ : label is "soft_lutpair110";
begin
\m_axis_tlast_reg_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axis_grid_tlast_int(0),
      I1 => stage_1_in_axis_grid_tready,
      I2 => stage_1_out_axis_grid_tvalid,
      I3 => stage_1_out_axis_grid_tlast,
      O => \m_axis_tlast_reg_i_1__5_n_0\
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tlast_reg_i_1__5_n_0\,
      Q => stage_1_out_axis_grid_tlast,
      R => '0'
    );
\m_axis_tvalid_reg[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_0(0),
      I1 => stage_1_out_axis_grid_tlast,
      I2 => stage_1_out_axis_grid_tvalid,
      I3 => stage_1_in_axis_grid_tready,
      O => \m_axis_tvalid_reg_reg[1]\
    );
\m_axis_tvalid_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEFEFEFEFE"
    )
        port map (
      I0 => \m_axis_tvalid_reg_reg[1]_0\,
      I1 => \m_axis_tvalid_reg_reg[1]_1\,
      I2 => temp_m_axis_tvalid_reg_reg_0(0),
      I3 => stage_1_out_axis_grid_tlast,
      I4 => stage_1_out_axis_grid_tvalid,
      I5 => stage_1_in_axis_grid_tready,
      O => D(0)
    );
\m_axis_tvalid_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_0(0),
      I1 => stage_1_in_axis_grid_tready,
      I2 => stage_1_out_axis_grid_tvalid,
      O => \m_axis_tvalid_reg_i_1__3_n_0\
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_reg_i_1__3_n_0\,
      Q => stage_1_out_axis_grid_tvalid,
      R => Q(0)
    );
\s_axis_tready_reg_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0515"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg,
      I1 => temp_m_axis_tvalid_reg_reg_0(0),
      I2 => stage_1_out_axis_grid_tvalid,
      I3 => stage_1_out_axis_grid_tlast,
      O => s_axis_tready_early
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early,
      Q => stage_1_in_axis_grid_tready,
      R => Q(0)
    );
\temp_m_axis_tvalid_reg_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFE000"
    )
        port map (
      I0 => stage_1_out_axis_grid_tlast,
      I1 => temp_m_axis_tvalid_reg_reg_0(0),
      I2 => stage_1_in_axis_grid_tready,
      I3 => stage_1_out_axis_grid_tvalid,
      I4 => temp_m_axis_tvalid_reg,
      O => \temp_m_axis_tvalid_reg_i_1__4_n_0\
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tvalid_reg_i_1__4_n_0\,
      Q => temp_m_axis_tvalid_reg,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_28 is
  port (
    \m_axis_tvalid_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[1]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[1]_1\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[1]_2\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_scle_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_28 : entity is "axis_register";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_28 is
  signal \m_axis_tlast_reg_i_1__8_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__6_n_0\ : STD_LOGIC;
  signal s_axis_tready_early : STD_LOGIC;
  signal stage_1_in_axis_scle_tready : STD_LOGIC;
  signal stage_1_out_axis_scle_tlast : STD_LOGIC;
  signal stage_1_out_axis_scle_tvalid : STD_LOGIC;
  signal temp_m_axis_tvalid_reg : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg[0]_i_5__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg_i_1__6\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \s_axis_tready_reg_i_1__9\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \temp_m_axis_tvalid_reg_i_1__5\ : label is "soft_lutpair112";
begin
\m_axis_tlast_reg_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axis_scle_tlast_int(0),
      I1 => stage_1_in_axis_scle_tready,
      I2 => stage_1_out_axis_scle_tvalid,
      I3 => stage_1_out_axis_scle_tlast,
      O => \m_axis_tlast_reg_i_1__8_n_0\
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tlast_reg_i_1__8_n_0\,
      Q => stage_1_out_axis_scle_tlast,
      R => '0'
    );
\m_axis_tvalid_reg[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_0(0),
      I1 => stage_1_out_axis_scle_tlast,
      I2 => stage_1_out_axis_scle_tvalid,
      I3 => stage_1_in_axis_scle_tready,
      O => \m_axis_tvalid_reg_reg[1]_0\
    );
\m_axis_tvalid_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEFEFEFEFE"
    )
        port map (
      I0 => \m_axis_tvalid_reg_reg[1]_1\,
      I1 => \m_axis_tvalid_reg_reg[1]_2\,
      I2 => temp_m_axis_tvalid_reg_reg_0(0),
      I3 => stage_1_out_axis_scle_tlast,
      I4 => stage_1_out_axis_scle_tvalid,
      I5 => stage_1_in_axis_scle_tready,
      O => \m_axis_tvalid_reg_reg[1]\(0)
    );
\m_axis_tvalid_reg_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_0(0),
      I1 => stage_1_in_axis_scle_tready,
      I2 => stage_1_out_axis_scle_tvalid,
      O => \m_axis_tvalid_reg_i_1__6_n_0\
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_reg_i_1__6_n_0\,
      Q => stage_1_out_axis_scle_tvalid,
      R => Q(0)
    );
\s_axis_tready_reg_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0515"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg,
      I1 => temp_m_axis_tvalid_reg_reg_0(0),
      I2 => stage_1_out_axis_scle_tvalid,
      I3 => stage_1_out_axis_scle_tlast,
      O => s_axis_tready_early
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early,
      Q => stage_1_in_axis_scle_tready,
      R => Q(0)
    );
\temp_m_axis_tvalid_reg_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFE000"
    )
        port map (
      I0 => stage_1_out_axis_scle_tlast,
      I1 => temp_m_axis_tvalid_reg_reg_0(0),
      I2 => stage_1_in_axis_scle_tready,
      I3 => stage_1_out_axis_scle_tvalid,
      I4 => temp_m_axis_tvalid_reg,
      O => \temp_m_axis_tvalid_reg_i_1__5_n_0\
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tvalid_reg_i_1__5_n_0\,
      Q => temp_m_axis_tvalid_reg,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_30 is
  port (
    stage_1_out_axis_data_tvalid : out STD_LOGIC;
    stage_1_out_axis_data_tlast : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[0]\ : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]\ : out STD_LOGIC;
    m_axis_tlast_reg_reg_0 : out STD_LOGIC;
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\ : out STD_LOGIC;
    int_adp_data_m_axis_tready : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast_reg_reg_1 : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[0]_0\ : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]_1\ : out STD_LOGIC;
    m_axis_tlast_reg_reg_2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    int_adp_grid_m_axis_tvalid : in STD_LOGIC;
    temp_m_axis_tvalid_reg : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_1\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_2\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_3\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_4\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stage_1_in_axis_grid_tready : in STD_LOGIC;
    stage_1_out_axis_scle_tlast : in STD_LOGIC;
    stage_1_out_axis_grid_tlast : in STD_LOGIC;
    stage_1_out_axis_grid_tvalid : in STD_LOGIC;
    stage_1_out_axis_scle_tvalid : in STD_LOGIC;
    stage_2_in_axis_data_tready : in STD_LOGIC;
    int_adp_data_m_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_adp_scle_m_axis_tvalid : in STD_LOGIC;
    temp_m_axis_tvalid_reg_0 : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_6\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_7\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_8\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_9\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stage_1_in_axis_scle_tready : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    stage_1_in_axis_data_tlast : in STD_LOGIC;
    m_terminate_frame_reg_13 : in STD_LOGIC;
    p_0_in_14 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_30 : entity is "axis_register";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_30 is
  signal \m_axis_tlast_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^m_axis_tlast_reg_reg_0\ : STD_LOGIC;
  signal \^m_axis_tlast_reg_reg_1\ : STD_LOGIC;
  signal \^m_axis_tlast_reg_reg_2\ : STD_LOGIC;
  signal \m_axis_tvalid_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal m_axis_tvalid_reg_i_1_n_0 : STD_LOGIC;
  signal \^m_axis_tvalid_reg_reg[0]\ : STD_LOGIC;
  signal \^m_axis_tvalid_reg_reg[0]_0\ : STD_LOGIC;
  signal \^register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\ : STD_LOGIC;
  signal s_axis_tready_early : STD_LOGIC;
  signal \s_axis_tready_reg_i_2__0_n_0\ : STD_LOGIC;
  signal stage_1_in_axis_data_tready : STD_LOGIC;
  signal \^stage_1_out_axis_data_tlast\ : STD_LOGIC;
  signal \^stage_1_out_axis_data_tvalid\ : STD_LOGIC;
  signal temp_m_axis_tlast_reg : STD_LOGIC;
  signal \temp_m_axis_tlast_reg_i_1__1_n_0\ : STD_LOGIC;
  signal temp_m_axis_tlast_reg_i_2_n_0 : STD_LOGIC;
  signal temp_m_axis_tvalid_reg_1 : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg[0]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg[3]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg[3]_i_2__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of temp_m_axis_tlast_reg_i_2 : label is "soft_lutpair106";
begin
  m_axis_tlast_reg_reg_0 <= \^m_axis_tlast_reg_reg_0\;
  m_axis_tlast_reg_reg_1 <= \^m_axis_tlast_reg_reg_1\;
  m_axis_tlast_reg_reg_2 <= \^m_axis_tlast_reg_reg_2\;
  \m_axis_tvalid_reg_reg[0]\ <= \^m_axis_tvalid_reg_reg[0]\;
  \m_axis_tvalid_reg_reg[0]_0\ <= \^m_axis_tvalid_reg_reg[0]_0\;
  \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\ <= \^register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\;
  stage_1_out_axis_data_tlast <= \^stage_1_out_axis_data_tlast\;
  stage_1_out_axis_data_tvalid <= \^stage_1_out_axis_data_tvalid\;
\m_axis_pipe_reg[0][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2A2A2A2A2A2A2A"
    )
        port map (
      I0 => stage_1_in_axis_data_tready,
      I1 => \^stage_1_out_axis_data_tvalid\,
      I2 => \^stage_1_out_axis_data_tlast\,
      I3 => stage_1_out_axis_grid_tlast,
      I4 => stage_1_out_axis_scle_tlast,
      I5 => \^register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\,
      O => int_adp_data_m_axis_tready(0)
    );
\m_axis_tlast_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCFAFFAACC0A00"
    )
        port map (
      I0 => stage_1_in_axis_data_tlast,
      I1 => temp_m_axis_tlast_reg,
      I2 => \^stage_1_out_axis_data_tvalid\,
      I3 => stage_1_in_axis_data_tready,
      I4 => temp_m_axis_tvalid_reg_reg_0,
      I5 => \^stage_1_out_axis_data_tlast\,
      O => \m_axis_tlast_reg_i_1__1_n_0\
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tlast_reg_i_1__1_n_0\,
      Q => \^stage_1_out_axis_data_tlast\,
      R => '0'
    );
\m_axis_tvalid_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88C0"
    )
        port map (
      I0 => int_adp_grid_m_axis_tvalid,
      I1 => \^m_axis_tvalid_reg_reg[0]\,
      I2 => temp_m_axis_tvalid_reg,
      I3 => \m_axis_tvalid_reg_reg[0]_1\,
      I4 => \m_axis_tvalid_reg[0]_i_3_n_0\,
      O => D(0)
    );
\m_axis_tvalid_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88C0"
    )
        port map (
      I0 => int_adp_scle_m_axis_tvalid,
      I1 => \^m_axis_tvalid_reg_reg[0]_0\,
      I2 => temp_m_axis_tvalid_reg_0,
      I3 => \m_axis_tvalid_reg_reg[0]_6\,
      I4 => \m_axis_tvalid_reg[0]_i_3__0_n_0\,
      O => \m_axis_tvalid_pipe_reg_reg[1]_0\(0)
    );
\m_axis_tvalid_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010100010001"
    )
        port map (
      I0 => \m_axis_tvalid_reg_reg[0]_2\,
      I1 => \m_axis_tvalid_reg_reg[0]_3\,
      I2 => \m_axis_tvalid_reg_reg[0]_4\,
      I3 => \m_axis_tvalid_reg_reg[0]_5\(0),
      I4 => \^m_axis_tlast_reg_reg_0\,
      I5 => stage_1_in_axis_grid_tready,
      O => \^m_axis_tvalid_reg_reg[0]\
    );
\m_axis_tvalid_reg[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010100010001"
    )
        port map (
      I0 => \m_axis_tvalid_reg_reg[0]_7\,
      I1 => \m_axis_tvalid_reg_reg[0]_8\,
      I2 => \m_axis_tvalid_reg_reg[0]_9\,
      I3 => \m_axis_tvalid_reg_reg[0]_10\(0),
      I4 => \^m_axis_tlast_reg_reg_2\,
      I5 => stage_1_in_axis_scle_tready,
      O => \^m_axis_tvalid_reg_reg[0]_0\
    );
\m_axis_tvalid_reg[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \m_axis_tvalid_reg_reg[0]_5\(0),
      I1 => \^m_axis_tlast_reg_reg_0\,
      I2 => stage_1_in_axis_grid_tready,
      O => \m_axis_tvalid_reg[0]_i_3_n_0\
    );
\m_axis_tvalid_reg[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \m_axis_tvalid_reg_reg[0]_10\(0),
      I1 => \^m_axis_tlast_reg_reg_2\,
      I2 => stage_1_in_axis_scle_tready,
      O => \m_axis_tvalid_reg[0]_i_3__0_n_0\
    );
\m_axis_tvalid_reg[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^m_axis_tvalid_reg_reg[0]\,
      I1 => int_adp_grid_m_axis_tvalid,
      I2 => \m_axis_tvalid_reg_reg[0]_1\,
      O => \m_axis_tvalid_pipe_reg_reg[1]\
    );
\m_axis_tvalid_reg[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^m_axis_tvalid_reg_reg[0]_0\,
      I1 => int_adp_scle_m_axis_tvalid,
      I2 => \m_axis_tvalid_reg_reg[0]_6\,
      O => \m_axis_tvalid_pipe_reg_reg[1]_1\
    );
m_axis_tvalid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEF0F0FFEEFF00"
    )
        port map (
      I0 => int_adp_data_m_axis_tvalid(0),
      I1 => \^m_axis_tlast_reg_reg_1\,
      I2 => temp_m_axis_tvalid_reg_1,
      I3 => \^stage_1_out_axis_data_tvalid\,
      I4 => stage_1_in_axis_data_tready,
      I5 => temp_m_axis_tvalid_reg_reg_0,
      O => m_axis_tvalid_reg_i_1_n_0
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_axis_tvalid_reg_i_1_n_0,
      Q => \^stage_1_out_axis_data_tvalid\,
      R => Q(0)
    );
\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^stage_1_out_axis_data_tvalid\,
      I1 => stage_2_in_axis_data_tready,
      I2 => stage_1_out_axis_scle_tvalid,
      I3 => stage_1_out_axis_grid_tvalid,
      O => \^register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\
    );
\s_axis_tready_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45454545454545"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_1,
      I1 => \s_axis_tready_reg_i_2__0_n_0\,
      I2 => \^stage_1_out_axis_data_tvalid\,
      I3 => stage_1_out_axis_grid_tvalid,
      I4 => stage_1_out_axis_scle_tvalid,
      I5 => stage_2_in_axis_data_tready,
      O => s_axis_tready_early
    );
\s_axis_tready_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515151515151515"
    )
        port map (
      I0 => int_adp_data_m_axis_tvalid(0),
      I1 => \^stage_1_out_axis_data_tvalid\,
      I2 => \^stage_1_out_axis_data_tlast\,
      I3 => stage_1_out_axis_grid_tlast,
      I4 => stage_1_out_axis_scle_tlast,
      I5 => \^register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\,
      O => \s_axis_tready_reg_i_2__0_n_0\
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early,
      Q => stage_1_in_axis_data_tready,
      R => Q(0)
    );
\temp_m_axis_tlast_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFE000000"
    )
        port map (
      I0 => m_terminate_frame_reg_13,
      I1 => p_0_in_14,
      I2 => \^m_axis_tlast_reg_reg_1\,
      I3 => stage_1_in_axis_data_tready,
      I4 => temp_m_axis_tlast_reg_i_2_n_0,
      I5 => temp_m_axis_tlast_reg,
      O => \temp_m_axis_tlast_reg_i_1__1_n_0\
    );
temp_m_axis_tlast_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \^stage_1_out_axis_data_tvalid\,
      I1 => stage_1_out_axis_grid_tvalid,
      I2 => stage_1_out_axis_scle_tvalid,
      I3 => stage_2_in_axis_data_tready,
      O => temp_m_axis_tlast_reg_i_2_n_0
    );
temp_m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tlast_reg_i_1__1_n_0\,
      Q => temp_m_axis_tlast_reg,
      R => '0'
    );
\temp_m_axis_tvalid_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF00FF00E00000"
    )
        port map (
      I0 => \^m_axis_tlast_reg_reg_1\,
      I1 => int_adp_data_m_axis_tvalid(0),
      I2 => \^stage_1_out_axis_data_tvalid\,
      I3 => temp_m_axis_tvalid_reg_reg_0,
      I4 => stage_1_in_axis_data_tready,
      I5 => temp_m_axis_tvalid_reg_1,
      O => \temp_m_axis_tvalid_reg_i_1__1_n_0\
    );
temp_m_axis_tvalid_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => \^register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\,
      I1 => stage_1_out_axis_scle_tlast,
      I2 => \^stage_1_out_axis_data_tlast\,
      I3 => stage_1_out_axis_grid_tlast,
      I4 => stage_1_out_axis_grid_tvalid,
      O => \^m_axis_tlast_reg_reg_0\
    );
\temp_m_axis_tvalid_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => \^register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\,
      I1 => stage_1_out_axis_scle_tlast,
      I2 => stage_1_out_axis_grid_tlast,
      I3 => \^stage_1_out_axis_data_tlast\,
      I4 => \^stage_1_out_axis_data_tvalid\,
      O => \^m_axis_tlast_reg_reg_1\
    );
\temp_m_axis_tvalid_reg_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => \^register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\,
      I1 => stage_1_out_axis_grid_tlast,
      I2 => \^stage_1_out_axis_data_tlast\,
      I3 => stage_1_out_axis_scle_tlast,
      I4 => stage_1_out_axis_scle_tvalid,
      O => \^m_axis_tlast_reg_reg_2\
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tvalid_reg_i_1__1_n_0\,
      Q => temp_m_axis_tvalid_reg_1,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_31 is
  port (
    stage_1_in_axis_grid_tready : out STD_LOGIC;
    stage_1_out_axis_grid_tvalid : out STD_LOGIC;
    stage_1_out_axis_grid_tlast : out STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    s_axis_grid_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    stage_1_out_axis_data_tlast : in STD_LOGIC;
    stage_1_out_axis_scle_tlast : in STD_LOGIC;
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\ : in STD_LOGIC;
    stage_2_in_axis_data_tready : in STD_LOGIC;
    stage_1_out_axis_data_tvalid : in STD_LOGIC;
    stage_1_out_axis_scle_tvalid : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_31 : entity is "axis_register";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_31 is
  signal \m_axis_tlast_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal s_axis_tready_early : STD_LOGIC;
  signal s_axis_tready_reg_i_2_n_0 : STD_LOGIC;
  signal stage_1_in_axis_grid_tlast : STD_LOGIC;
  signal \^stage_1_in_axis_grid_tready\ : STD_LOGIC;
  signal \^stage_1_out_axis_grid_tlast\ : STD_LOGIC;
  signal \^stage_1_out_axis_grid_tvalid\ : STD_LOGIC;
  signal temp_m_axis_tlast_reg : STD_LOGIC;
  signal \temp_m_axis_tlast_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tlast_reg_i_2__1_n_0\ : STD_LOGIC;
  signal temp_m_axis_tvalid_reg : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \temp_m_axis_tlast_reg_i_2__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \temp_m_axis_tvalid_reg_i_3__0\ : label is "soft_lutpair107";
begin
  stage_1_in_axis_grid_tready <= \^stage_1_in_axis_grid_tready\;
  stage_1_out_axis_grid_tlast <= \^stage_1_out_axis_grid_tlast\;
  stage_1_out_axis_grid_tvalid <= \^stage_1_out_axis_grid_tvalid\;
\m_axis_tlast_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCFAFFAACC0A00"
    )
        port map (
      I0 => stage_1_in_axis_grid_tlast,
      I1 => temp_m_axis_tlast_reg,
      I2 => \^stage_1_out_axis_grid_tvalid\,
      I3 => \^stage_1_in_axis_grid_tready\,
      I4 => temp_m_axis_tvalid_reg_reg_2,
      I5 => \^stage_1_out_axis_grid_tlast\,
      O => \m_axis_tlast_reg_i_1__2_n_0\
    );
m_axis_tlast_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEAEAEAEAEAEA"
    )
        port map (
      I0 => s_axis_grid_tlast_int(0),
      I1 => \^stage_1_out_axis_grid_tvalid\,
      I2 => \^stage_1_out_axis_grid_tlast\,
      I3 => stage_1_out_axis_data_tlast,
      I4 => stage_1_out_axis_scle_tlast,
      I5 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\,
      O => stage_1_in_axis_grid_tlast
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tlast_reg_i_1__2_n_0\,
      Q => \^stage_1_out_axis_grid_tlast\,
      R => '0'
    );
\m_axis_tvalid_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEF0F0FFEEFF00"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_0(0),
      I1 => temp_m_axis_tvalid_reg_reg_1,
      I2 => temp_m_axis_tvalid_reg,
      I3 => \^stage_1_out_axis_grid_tvalid\,
      I4 => \^stage_1_in_axis_grid_tready\,
      I5 => temp_m_axis_tvalid_reg_reg_2,
      O => \m_axis_tvalid_reg_i_1__0_n_0\
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_reg_i_1__0_n_0\,
      Q => \^stage_1_out_axis_grid_tvalid\,
      R => Q(0)
    );
\s_axis_tready_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45454545454545"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg,
      I1 => s_axis_tready_reg_i_2_n_0,
      I2 => \^stage_1_out_axis_grid_tvalid\,
      I3 => stage_2_in_axis_data_tready,
      I4 => stage_1_out_axis_data_tvalid,
      I5 => stage_1_out_axis_scle_tvalid,
      O => s_axis_tready_early
    );
s_axis_tready_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515151515151515"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_0(0),
      I1 => \^stage_1_out_axis_grid_tvalid\,
      I2 => \^stage_1_out_axis_grid_tlast\,
      I3 => stage_1_out_axis_data_tlast,
      I4 => stage_1_out_axis_scle_tlast,
      I5 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\,
      O => s_axis_tready_reg_i_2_n_0
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early,
      Q => \^stage_1_in_axis_grid_tready\,
      R => Q(0)
    );
\temp_m_axis_tlast_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFE000"
    )
        port map (
      I0 => s_axis_grid_tlast_int(0),
      I1 => temp_m_axis_tvalid_reg_reg_1,
      I2 => \^stage_1_in_axis_grid_tready\,
      I3 => \temp_m_axis_tlast_reg_i_2__1_n_0\,
      I4 => temp_m_axis_tlast_reg,
      O => \temp_m_axis_tlast_reg_i_1__0_n_0\
    );
\temp_m_axis_tlast_reg_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \^stage_1_out_axis_grid_tvalid\,
      I1 => stage_2_in_axis_data_tready,
      I2 => stage_1_out_axis_data_tvalid,
      I3 => stage_1_out_axis_scle_tvalid,
      O => \temp_m_axis_tlast_reg_i_2__1_n_0\
    );
temp_m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tlast_reg_i_1__0_n_0\,
      Q => temp_m_axis_tlast_reg,
      R => '0'
    );
\temp_m_axis_tvalid_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF00FF00E00000"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_1,
      I1 => temp_m_axis_tvalid_reg_reg_0(0),
      I2 => \^stage_1_out_axis_grid_tvalid\,
      I3 => temp_m_axis_tvalid_reg_reg_2,
      I4 => \^stage_1_in_axis_grid_tready\,
      I5 => temp_m_axis_tvalid_reg,
      O => \temp_m_axis_tvalid_reg_i_1__2_n_0\
    );
\temp_m_axis_tvalid_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^stage_1_out_axis_grid_tvalid\,
      I1 => stage_1_out_axis_data_tvalid,
      I2 => stage_2_in_axis_data_tready,
      O => m_axis_tvalid_reg_reg_0
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tvalid_reg_i_1__2_n_0\,
      Q => temp_m_axis_tvalid_reg,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_32 is
  port (
    stage_1_in_axis_scle_tready : out STD_LOGIC;
    stage_1_out_axis_scle_tvalid : out STD_LOGIC;
    stage_1_out_axis_scle_tlast : out STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    s_axis_scle_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    stage_1_out_axis_data_tlast : in STD_LOGIC;
    stage_1_out_axis_grid_tlast : in STD_LOGIC;
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\ : in STD_LOGIC;
    stage_2_in_axis_data_tready : in STD_LOGIC;
    stage_1_out_axis_data_tvalid : in STD_LOGIC;
    stage_1_out_axis_grid_tvalid : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_32 : entity is "axis_register";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_32 is
  signal \m_axis_tlast_reg_i_1__3_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__1_n_0\ : STD_LOGIC;
  signal s_axis_tready_early : STD_LOGIC;
  signal \s_axis_tready_reg_i_2__1_n_0\ : STD_LOGIC;
  signal stage_1_in_axis_scle_tlast : STD_LOGIC;
  signal \^stage_1_in_axis_scle_tready\ : STD_LOGIC;
  signal \^stage_1_out_axis_scle_tlast\ : STD_LOGIC;
  signal \^stage_1_out_axis_scle_tvalid\ : STD_LOGIC;
  signal temp_m_axis_tlast_reg : STD_LOGIC;
  signal \temp_m_axis_tlast_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tlast_reg_i_2__0_n_0\ : STD_LOGIC;
  signal temp_m_axis_tvalid_reg : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \temp_m_axis_tlast_reg_i_2__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \temp_m_axis_tvalid_reg_i_3__1\ : label is "soft_lutpair108";
begin
  stage_1_in_axis_scle_tready <= \^stage_1_in_axis_scle_tready\;
  stage_1_out_axis_scle_tlast <= \^stage_1_out_axis_scle_tlast\;
  stage_1_out_axis_scle_tvalid <= \^stage_1_out_axis_scle_tvalid\;
\m_axis_tlast_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCFAFFAACC0A00"
    )
        port map (
      I0 => stage_1_in_axis_scle_tlast,
      I1 => temp_m_axis_tlast_reg,
      I2 => \^stage_1_out_axis_scle_tvalid\,
      I3 => \^stage_1_in_axis_scle_tready\,
      I4 => temp_m_axis_tvalid_reg_reg_2,
      I5 => \^stage_1_out_axis_scle_tlast\,
      O => \m_axis_tlast_reg_i_1__3_n_0\
    );
\m_axis_tlast_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEAEAEAEAEAEA"
    )
        port map (
      I0 => s_axis_scle_tlast_int(0),
      I1 => \^stage_1_out_axis_scle_tvalid\,
      I2 => \^stage_1_out_axis_scle_tlast\,
      I3 => stage_1_out_axis_data_tlast,
      I4 => stage_1_out_axis_grid_tlast,
      I5 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\,
      O => stage_1_in_axis_scle_tlast
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tlast_reg_i_1__3_n_0\,
      Q => \^stage_1_out_axis_scle_tlast\,
      R => '0'
    );
\m_axis_tvalid_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEF0F0FFEEFF00"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_0(0),
      I1 => temp_m_axis_tvalid_reg_reg_1,
      I2 => temp_m_axis_tvalid_reg,
      I3 => \^stage_1_out_axis_scle_tvalid\,
      I4 => \^stage_1_in_axis_scle_tready\,
      I5 => temp_m_axis_tvalid_reg_reg_2,
      O => \m_axis_tvalid_reg_i_1__1_n_0\
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_reg_i_1__1_n_0\,
      Q => \^stage_1_out_axis_scle_tvalid\,
      R => Q(0)
    );
\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^stage_1_out_axis_scle_tlast\,
      I1 => stage_1_out_axis_grid_tlast,
      I2 => stage_1_out_axis_data_tlast,
      O => p_6_in
    );
\s_axis_tready_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45454545454545"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg,
      I1 => \s_axis_tready_reg_i_2__1_n_0\,
      I2 => \^stage_1_out_axis_scle_tvalid\,
      I3 => stage_2_in_axis_data_tready,
      I4 => stage_1_out_axis_data_tvalid,
      I5 => stage_1_out_axis_grid_tvalid,
      O => s_axis_tready_early
    );
\s_axis_tready_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515151515151515"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_0(0),
      I1 => \^stage_1_out_axis_scle_tvalid\,
      I2 => \^stage_1_out_axis_scle_tlast\,
      I3 => stage_1_out_axis_data_tlast,
      I4 => stage_1_out_axis_grid_tlast,
      I5 => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\,
      O => \s_axis_tready_reg_i_2__1_n_0\
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early,
      Q => \^stage_1_in_axis_scle_tready\,
      R => Q(0)
    );
\temp_m_axis_tlast_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFE000"
    )
        port map (
      I0 => s_axis_scle_tlast_int(0),
      I1 => temp_m_axis_tvalid_reg_reg_1,
      I2 => \^stage_1_in_axis_scle_tready\,
      I3 => \temp_m_axis_tlast_reg_i_2__0_n_0\,
      I4 => temp_m_axis_tlast_reg,
      O => \temp_m_axis_tlast_reg_i_1__2_n_0\
    );
\temp_m_axis_tlast_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \^stage_1_out_axis_scle_tvalid\,
      I1 => stage_2_in_axis_data_tready,
      I2 => stage_1_out_axis_data_tvalid,
      I3 => stage_1_out_axis_grid_tvalid,
      O => \temp_m_axis_tlast_reg_i_2__0_n_0\
    );
temp_m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tlast_reg_i_1__2_n_0\,
      Q => temp_m_axis_tlast_reg,
      R => '0'
    );
\temp_m_axis_tvalid_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF00FF00E00000"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_1,
      I1 => temp_m_axis_tvalid_reg_reg_0(0),
      I2 => \^stage_1_out_axis_scle_tvalid\,
      I3 => temp_m_axis_tvalid_reg_reg_2,
      I4 => \^stage_1_in_axis_scle_tready\,
      I5 => temp_m_axis_tvalid_reg,
      O => \temp_m_axis_tvalid_reg_i_1__3_n_0\
    );
\temp_m_axis_tvalid_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^stage_1_out_axis_scle_tvalid\,
      I1 => stage_1_out_axis_data_tvalid,
      I2 => stage_2_in_axis_data_tready,
      O => m_axis_tvalid_reg_reg_0
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tvalid_reg_i_1__3_n_0\,
      Q => temp_m_axis_tvalid_reg,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_4 is
  port (
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    temp_m_axis_tvalid_reg_1 : out STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grid_size_reg_reg[5]\ : out STD_LOGIC;
    s_axis_tready_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast_reg_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \intra_counter_reg_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \intra_counter_reg_reg[5]_0\ : out STD_LOGIC;
    fsm_rst : in STD_LOGIC;
    s_axil_scle_aclk : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    m_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    \intra_counter_reg_reg[8]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_reg_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    temp_m_axis_tlast_reg_reg_0 : in STD_LOGIC;
    temp_m_axis_tlast_reg_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    forward_reg_next_carry_i_1_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    forward_reg_next_carry_i_1_1 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_4 : entity is "axis_register";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_4 is
  signal forward_reg_next_carry_i_4_n_0 : STD_LOGIC;
  signal \^grid_size_reg_reg[5]\ : STD_LOGIC;
  signal \^intra_counter_reg_reg[5]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^intra_counter_reg_reg[5]_0\ : STD_LOGIC;
  signal last_flag : STD_LOGIC;
  signal loc_out_axis_tlast : STD_LOGIC;
  signal \m_axis_tdata_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_axis_tlast_reg_i_1__12_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal s_axis_tready_early : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal store_axis_input_to_temp : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal temp_m_axis_tlast_reg : STD_LOGIC;
  signal \temp_m_axis_tlast_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tlast_reg_i_4__0_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tlast_reg_i_5__0_n_0\ : STD_LOGIC;
  signal \^temp_m_axis_tvalid_reg_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reg[0][16]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \data_reg[0][16]_i_2__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \intra_counter_reg[3]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \intra_counter_reg[4]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \intra_counter_reg[8]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \s_axis_tready_reg_i_1__11\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \temp_m_axis_tlast_reg_i_4__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \temp_m_axis_tlast_reg_i_5__0\ : label is "soft_lutpair209";
begin
  \grid_size_reg_reg[5]\ <= \^grid_size_reg_reg[5]\;
  \intra_counter_reg_reg[5]\(2 downto 0) <= \^intra_counter_reg_reg[5]\(2 downto 0);
  \intra_counter_reg_reg[5]_0\ <= \^intra_counter_reg_reg[5]_0\;
  m_axis_tvalid_reg_reg_0 <= \^m_axis_tvalid_reg_reg_0\;
  s_axis_tready_reg_reg_0 <= \^s_axis_tready_reg_reg_0\;
  temp_m_axis_tvalid_reg_1 <= \^temp_m_axis_tvalid_reg_1\;
\data_reg[0][16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axis_tvalid_reg_reg_0\,
      I1 => \intra_counter_reg_reg[8]\,
      O => E(0)
    );
\data_reg[0][16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => loc_out_axis_tlast,
      O => m_axis_tlast_reg_reg_0(4)
    );
forward_reg_next_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028144281"
    )
        port map (
      I0 => forward_reg_next_carry_i_1_0(7),
      I1 => forward_reg_next_carry_i_1_1(6),
      I2 => \^intra_counter_reg_reg[5]_0\,
      I3 => forward_reg_next_carry_i_1_1(7),
      I4 => forward_reg_next_carry_i_1_0(6),
      I5 => forward_reg_next_carry_i_4_n_0,
      O => S(2)
    );
forward_reg_next_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^intra_counter_reg_reg[5]\(2),
      I1 => forward_reg_next_carry_i_1_0(5),
      I2 => forward_reg_next_carry_i_1_0(4),
      I3 => \^intra_counter_reg_reg[5]\(1),
      I4 => forward_reg_next_carry_i_1_0(3),
      I5 => \^intra_counter_reg_reg[5]\(0),
      O => S(1)
    );
forward_reg_next_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0840021010084002"
    )
        port map (
      I0 => forward_reg_next_carry_i_1_0(0),
      I1 => forward_reg_next_carry_i_1_0(2),
      I2 => forward_reg_next_carry_i_1_1(0),
      I3 => forward_reg_next_carry_i_1_1(1),
      I4 => forward_reg_next_carry_i_1_1(2),
      I5 => forward_reg_next_carry_i_1_0(1),
      O => S(0)
    );
forward_reg_next_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => forward_reg_next_carry_i_1_0(8),
      I1 => forward_reg_next_carry_i_1_1(7),
      I2 => \^intra_counter_reg_reg[5]_0\,
      I3 => forward_reg_next_carry_i_1_1(6),
      I4 => forward_reg_next_carry_i_1_1(8),
      O => forward_reg_next_carry_i_4_n_0
    );
\intra_counter_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => forward_reg_next_carry_i_1_1(3),
      I1 => forward_reg_next_carry_i_1_1(0),
      I2 => forward_reg_next_carry_i_1_1(1),
      I3 => forward_reg_next_carry_i_1_1(2),
      O => \^intra_counter_reg_reg[5]\(0)
    );
\intra_counter_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => forward_reg_next_carry_i_1_1(4),
      I1 => forward_reg_next_carry_i_1_1(2),
      I2 => forward_reg_next_carry_i_1_1(1),
      I3 => forward_reg_next_carry_i_1_1(0),
      I4 => forward_reg_next_carry_i_1_1(3),
      O => \^intra_counter_reg_reg[5]\(1)
    );
\intra_counter_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => forward_reg_next_carry_i_1_1(5),
      I1 => forward_reg_next_carry_i_1_1(3),
      I2 => forward_reg_next_carry_i_1_1(0),
      I3 => forward_reg_next_carry_i_1_1(1),
      I4 => forward_reg_next_carry_i_1_1(2),
      I5 => forward_reg_next_carry_i_1_1(4),
      O => \^intra_counter_reg_reg[5]\(2)
    );
\intra_counter_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => fsm_rst,
      I1 => CO(0),
      I2 => \intra_counter_reg_reg[8]\,
      I3 => \^m_axis_tvalid_reg_reg_0\,
      O => SR(0)
    );
\intra_counter_reg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => forward_reg_next_carry_i_1_1(5),
      I1 => forward_reg_next_carry_i_1_1(3),
      I2 => forward_reg_next_carry_i_1_1(0),
      I3 => forward_reg_next_carry_i_1_1(1),
      I4 => forward_reg_next_carry_i_1_1(2),
      I5 => forward_reg_next_carry_i_1_1(4),
      O => \^intra_counter_reg_reg[5]_0\
    );
\m_axis_tdata_reg[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBBBB00808888"
    )
        port map (
      I0 => D(0),
      I1 => \^s_axis_tready_reg_reg_0\,
      I2 => CO(0),
      I3 => \intra_counter_reg_reg[8]\,
      I4 => \^m_axis_tvalid_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[12]\,
      O => \m_axis_tdata_reg[12]_i_1__0_n_0\
    );
\m_axis_tdata_reg[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBBBB00808888"
    )
        port map (
      I0 => D(1),
      I1 => \^s_axis_tready_reg_reg_0\,
      I2 => CO(0),
      I3 => \intra_counter_reg_reg[8]\,
      I4 => \^m_axis_tvalid_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[13]\,
      O => \m_axis_tdata_reg[13]_i_1__0_n_0\
    );
\m_axis_tdata_reg[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBBBB00808888"
    )
        port map (
      I0 => D(2),
      I1 => \^s_axis_tready_reg_reg_0\,
      I2 => CO(0),
      I3 => \intra_counter_reg_reg[8]\,
      I4 => \^m_axis_tvalid_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[14]\,
      O => \m_axis_tdata_reg[14]_i_1__0_n_0\
    );
\m_axis_tdata_reg[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => \^m_axis_tvalid_reg_reg_0\,
      I1 => \intra_counter_reg_reg[8]\,
      I2 => CO(0),
      I3 => \^s_axis_tready_reg_reg_0\,
      O => \m_axis_tdata_reg[15]_i_1__0_n_0\
    );
\m_axis_tdata_reg[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBBBB00808888"
    )
        port map (
      I0 => D(3),
      I1 => \^s_axis_tready_reg_reg_0\,
      I2 => CO(0),
      I3 => \intra_counter_reg_reg[8]\,
      I4 => \^m_axis_tvalid_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[15]\,
      O => \m_axis_tdata_reg[15]_i_2__0_n_0\
    );
\m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => \m_axis_tdata_reg[15]_i_1__0_n_0\,
      D => \m_axis_tdata_reg[12]_i_1__0_n_0\,
      Q => m_axis_tlast_reg_reg_0(0),
      R => '0'
    );
\m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => \m_axis_tdata_reg[15]_i_1__0_n_0\,
      D => \m_axis_tdata_reg[13]_i_1__0_n_0\,
      Q => m_axis_tlast_reg_reg_0(1),
      R => '0'
    );
\m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => \m_axis_tdata_reg[15]_i_1__0_n_0\,
      D => \m_axis_tdata_reg[14]_i_1__0_n_0\,
      Q => m_axis_tlast_reg_reg_0(2),
      R => '0'
    );
\m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => \m_axis_tdata_reg[15]_i_1__0_n_0\,
      D => \m_axis_tdata_reg[15]_i_2__0_n_0\,
      Q => m_axis_tlast_reg_reg_0(3),
      R => '0'
    );
\m_axis_tlast_reg_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBBBB00808888"
    )
        port map (
      I0 => last_flag,
      I1 => \^s_axis_tready_reg_reg_0\,
      I2 => CO(0),
      I3 => \intra_counter_reg_reg[8]\,
      I4 => \^m_axis_tvalid_reg_reg_0\,
      I5 => temp_m_axis_tlast_reg,
      O => \m_axis_tlast_reg_i_1__12_n_0\
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => \m_axis_tdata_reg[15]_i_1__0_n_0\,
      D => \m_axis_tlast_reg_i_1__12_n_0\,
      Q => loc_out_axis_tlast,
      R => '0'
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => m_axis_tvalid_reg_reg_1,
      Q => \^m_axis_tvalid_reg_reg_0\,
      R => fsm_rst
    );
\s_axi_r_reg[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => s_axis_tready_reg_reg_2,
      O => s_axis_tready_reg_reg_1(0)
    );
\s_axis_tready_reg_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444F4F4F"
    )
        port map (
      I0 => \intra_counter_reg_reg[8]\,
      I1 => CO(0),
      I2 => \^temp_m_axis_tvalid_reg_1\,
      I3 => \^m_axis_tvalid_reg_reg_0\,
      I4 => s_axis_tready_reg_reg_2,
      O => s_axis_tready_early
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => s_axis_tready_early,
      Q => \^s_axis_tready_reg_reg_0\,
      R => fsm_rst
    );
\temp_m_axis_tdata_reg[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => CO(0),
      I2 => \intra_counter_reg_reg[8]\,
      I3 => \^m_axis_tvalid_reg_reg_0\,
      O => store_axis_input_to_temp
    );
\temp_m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => store_axis_input_to_temp,
      D => D(0),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[12]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => store_axis_input_to_temp,
      D => D(1),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[13]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => store_axis_input_to_temp,
      D => D(2),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[14]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => store_axis_input_to_temp,
      D => D(3),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[15]\,
      R => '0'
    );
\temp_m_axis_tlast_reg_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^grid_size_reg_reg[5]\,
      I1 => temp_m_axis_tlast_reg_reg_0,
      O => last_flag
    );
\temp_m_axis_tlast_reg_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002208002"
    )
        port map (
      I0 => \temp_m_axis_tlast_reg_i_3__0_n_0\,
      I1 => temp_m_axis_tlast_reg_reg_1(5),
      I2 => Q(4),
      I3 => \temp_m_axis_tlast_reg_i_4__0_n_0\,
      I4 => temp_m_axis_tlast_reg_reg_1(4),
      I5 => \temp_m_axis_tlast_reg_i_5__0_n_0\,
      O => \^grid_size_reg_reg[5]\
    );
\temp_m_axis_tlast_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900906900000"
    )
        port map (
      I0 => Q(2),
      I1 => temp_m_axis_tlast_reg_reg_1(2),
      I2 => temp_m_axis_tlast_reg_reg_1(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => temp_m_axis_tlast_reg_reg_1(0),
      O => \temp_m_axis_tlast_reg_i_3__0_n_0\
    );
\temp_m_axis_tlast_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \temp_m_axis_tlast_reg_i_4__0_n_0\
    );
\temp_m_axis_tlast_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => temp_m_axis_tlast_reg_reg_1(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => \temp_m_axis_tlast_reg_i_5__0_n_0\
    );
temp_m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => store_axis_input_to_temp,
      D => last_flag,
      Q => temp_m_axis_tlast_reg,
      R => '0'
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => temp_m_axis_tvalid_reg_reg_0,
      Q => \^temp_m_axis_tvalid_reg_1\,
      R => fsm_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_41 is
  port (
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    temp_m_axis_tvalid_reg_5 : out STD_LOGIC;
    int_aps_wght_m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early_8 : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    m_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    s_axis_t_tready_int : in STD_LOGIC;
    store_u : in STD_LOGIC;
    \temp_m_axis_tdata_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_41 : entity is "axis_register";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_41 is
  signal \m_axis_tdata_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal store_axis_input_to_temp : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[9]\ : STD_LOGIC;
begin
  m_axis_tvalid_reg_reg_0 <= \^m_axis_tvalid_reg_reg_0\;
  s_axis_tready_reg_reg_0 <= \^s_axis_tready_reg_reg_0\;
\m_axis_tdata_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(0),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int,
      I3 => store_u,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[0]\,
      O => \m_axis_tdata_reg[0]_i_1_n_0\
    );
\m_axis_tdata_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(10),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int,
      I3 => store_u,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[10]\,
      O => \m_axis_tdata_reg[10]_i_1_n_0\
    );
\m_axis_tdata_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(11),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int,
      I3 => store_u,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[11]\,
      O => \m_axis_tdata_reg[11]_i_1_n_0\
    );
\m_axis_tdata_reg[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(12),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int,
      I3 => store_u,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[12]\,
      O => \m_axis_tdata_reg[12]_i_1__2_n_0\
    );
\m_axis_tdata_reg[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(13),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int,
      I3 => store_u,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[13]\,
      O => \m_axis_tdata_reg[13]_i_1__2_n_0\
    );
\m_axis_tdata_reg[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(14),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int,
      I3 => store_u,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[14]\,
      O => \m_axis_tdata_reg[14]_i_1__2_n_0\
    );
\m_axis_tdata_reg[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EA"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => store_u,
      I2 => s_axis_t_tready_int,
      I3 => \^m_axis_tvalid_reg_reg_0\,
      O => \m_axis_tdata_reg[15]_i_1__2_n_0\
    );
\m_axis_tdata_reg[15]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(15),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int,
      I3 => store_u,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[15]\,
      O => \m_axis_tdata_reg[15]_i_2__2_n_0\
    );
\m_axis_tdata_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(1),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int,
      I3 => store_u,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[1]\,
      O => \m_axis_tdata_reg[1]_i_1_n_0\
    );
\m_axis_tdata_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(2),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int,
      I3 => store_u,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[2]\,
      O => \m_axis_tdata_reg[2]_i_1_n_0\
    );
\m_axis_tdata_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(3),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int,
      I3 => store_u,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[3]\,
      O => \m_axis_tdata_reg[3]_i_1_n_0\
    );
\m_axis_tdata_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(4),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int,
      I3 => store_u,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[4]\,
      O => \m_axis_tdata_reg[4]_i_1_n_0\
    );
\m_axis_tdata_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(5),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int,
      I3 => store_u,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[5]\,
      O => \m_axis_tdata_reg[5]_i_1_n_0\
    );
\m_axis_tdata_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(6),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int,
      I3 => store_u,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[6]\,
      O => \m_axis_tdata_reg[6]_i_1_n_0\
    );
\m_axis_tdata_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(7),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int,
      I3 => store_u,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[7]\,
      O => \m_axis_tdata_reg[7]_i_1_n_0\
    );
\m_axis_tdata_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(8),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int,
      I3 => store_u,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[8]\,
      O => \m_axis_tdata_reg[8]_i_1_n_0\
    );
\m_axis_tdata_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(9),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int,
      I3 => store_u,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[9]\,
      O => \m_axis_tdata_reg[9]_i_1_n_0\
    );
\m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__2_n_0\,
      D => \m_axis_tdata_reg[0]_i_1_n_0\,
      Q => int_aps_wght_m_axis_tdata(0),
      R => '0'
    );
\m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__2_n_0\,
      D => \m_axis_tdata_reg[10]_i_1_n_0\,
      Q => int_aps_wght_m_axis_tdata(10),
      R => '0'
    );
\m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__2_n_0\,
      D => \m_axis_tdata_reg[11]_i_1_n_0\,
      Q => int_aps_wght_m_axis_tdata(11),
      R => '0'
    );
\m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__2_n_0\,
      D => \m_axis_tdata_reg[12]_i_1__2_n_0\,
      Q => int_aps_wght_m_axis_tdata(12),
      R => '0'
    );
\m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__2_n_0\,
      D => \m_axis_tdata_reg[13]_i_1__2_n_0\,
      Q => int_aps_wght_m_axis_tdata(13),
      R => '0'
    );
\m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__2_n_0\,
      D => \m_axis_tdata_reg[14]_i_1__2_n_0\,
      Q => int_aps_wght_m_axis_tdata(14),
      R => '0'
    );
\m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__2_n_0\,
      D => \m_axis_tdata_reg[15]_i_2__2_n_0\,
      Q => int_aps_wght_m_axis_tdata(15),
      R => '0'
    );
\m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__2_n_0\,
      D => \m_axis_tdata_reg[1]_i_1_n_0\,
      Q => int_aps_wght_m_axis_tdata(1),
      R => '0'
    );
\m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__2_n_0\,
      D => \m_axis_tdata_reg[2]_i_1_n_0\,
      Q => int_aps_wght_m_axis_tdata(2),
      R => '0'
    );
\m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__2_n_0\,
      D => \m_axis_tdata_reg[3]_i_1_n_0\,
      Q => int_aps_wght_m_axis_tdata(3),
      R => '0'
    );
\m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__2_n_0\,
      D => \m_axis_tdata_reg[4]_i_1_n_0\,
      Q => int_aps_wght_m_axis_tdata(4),
      R => '0'
    );
\m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__2_n_0\,
      D => \m_axis_tdata_reg[5]_i_1_n_0\,
      Q => int_aps_wght_m_axis_tdata(5),
      R => '0'
    );
\m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__2_n_0\,
      D => \m_axis_tdata_reg[6]_i_1_n_0\,
      Q => int_aps_wght_m_axis_tdata(6),
      R => '0'
    );
\m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__2_n_0\,
      D => \m_axis_tdata_reg[7]_i_1_n_0\,
      Q => int_aps_wght_m_axis_tdata(7),
      R => '0'
    );
\m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__2_n_0\,
      D => \m_axis_tdata_reg[8]_i_1_n_0\,
      Q => int_aps_wght_m_axis_tdata(8),
      R => '0'
    );
\m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__2_n_0\,
      D => \m_axis_tdata_reg[9]_i_1_n_0\,
      Q => int_aps_wght_m_axis_tdata(9),
      R => '0'
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_axis_tvalid_reg_reg_1,
      Q => \^m_axis_tvalid_reg_reg_0\,
      R => Q(0)
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early_8,
      Q => \^s_axis_tready_reg_reg_0\,
      R => Q(0)
    );
\temp_m_axis_tdata_reg[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int,
      I3 => store_u,
      O => store_axis_input_to_temp
    );
\temp_m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(0),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[0]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(10),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[10]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(11),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[11]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(12),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[12]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(13),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[13]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(14),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[14]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(15),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[15]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(1),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[1]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(2),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[2]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(3),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[3]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(4),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[4]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(5),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[5]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(6),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[6]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(7),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[7]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(8),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[8]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(9),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[9]\,
      R => '0'
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => temp_m_axis_tvalid_reg_reg_0,
      Q => temp_m_axis_tvalid_reg_5,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_42 is
  port (
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    temp_m_axis_tvalid_reg_4 : out STD_LOGIC;
    int_aps_wght_m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early_7 : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    m_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    s_axis_t_tready_int_12 : in STD_LOGIC;
    store_u_13 : in STD_LOGIC;
    \temp_m_axis_tdata_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_42 : entity is "axis_register";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_42 is
  signal \m_axis_tdata_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_2__3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal store_axis_input_to_temp : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[9]\ : STD_LOGIC;
begin
  m_axis_tvalid_reg_reg_0 <= \^m_axis_tvalid_reg_reg_0\;
  s_axis_tready_reg_reg_0 <= \^s_axis_tready_reg_reg_0\;
\m_axis_tdata_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(0),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_12,
      I3 => store_u_13,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[0]\,
      O => \m_axis_tdata_reg[0]_i_1__0_n_0\
    );
\m_axis_tdata_reg[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(10),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_12,
      I3 => store_u_13,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[10]\,
      O => \m_axis_tdata_reg[10]_i_1__0_n_0\
    );
\m_axis_tdata_reg[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(11),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_12,
      I3 => store_u_13,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[11]\,
      O => \m_axis_tdata_reg[11]_i_1__0_n_0\
    );
\m_axis_tdata_reg[12]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(12),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_12,
      I3 => store_u_13,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[12]\,
      O => \m_axis_tdata_reg[12]_i_1__3_n_0\
    );
\m_axis_tdata_reg[13]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(13),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_12,
      I3 => store_u_13,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[13]\,
      O => \m_axis_tdata_reg[13]_i_1__3_n_0\
    );
\m_axis_tdata_reg[14]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(14),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_12,
      I3 => store_u_13,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[14]\,
      O => \m_axis_tdata_reg[14]_i_1__3_n_0\
    );
\m_axis_tdata_reg[15]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EA"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => store_u_13,
      I2 => s_axis_t_tready_int_12,
      I3 => \^m_axis_tvalid_reg_reg_0\,
      O => \m_axis_tdata_reg[15]_i_1__3_n_0\
    );
\m_axis_tdata_reg[15]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(15),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_12,
      I3 => store_u_13,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[15]\,
      O => \m_axis_tdata_reg[15]_i_2__3_n_0\
    );
\m_axis_tdata_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(1),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_12,
      I3 => store_u_13,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[1]\,
      O => \m_axis_tdata_reg[1]_i_1__0_n_0\
    );
\m_axis_tdata_reg[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(2),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_12,
      I3 => store_u_13,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[2]\,
      O => \m_axis_tdata_reg[2]_i_1__0_n_0\
    );
\m_axis_tdata_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(3),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_12,
      I3 => store_u_13,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[3]\,
      O => \m_axis_tdata_reg[3]_i_1__0_n_0\
    );
\m_axis_tdata_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(4),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_12,
      I3 => store_u_13,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[4]\,
      O => \m_axis_tdata_reg[4]_i_1__0_n_0\
    );
\m_axis_tdata_reg[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(5),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_12,
      I3 => store_u_13,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[5]\,
      O => \m_axis_tdata_reg[5]_i_1__0_n_0\
    );
\m_axis_tdata_reg[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(6),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_12,
      I3 => store_u_13,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[6]\,
      O => \m_axis_tdata_reg[6]_i_1__0_n_0\
    );
\m_axis_tdata_reg[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(7),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_12,
      I3 => store_u_13,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[7]\,
      O => \m_axis_tdata_reg[7]_i_1__0_n_0\
    );
\m_axis_tdata_reg[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(8),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_12,
      I3 => store_u_13,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[8]\,
      O => \m_axis_tdata_reg[8]_i_1__0_n_0\
    );
\m_axis_tdata_reg[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(9),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_12,
      I3 => store_u_13,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[9]\,
      O => \m_axis_tdata_reg[9]_i_1__0_n_0\
    );
\m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__3_n_0\,
      D => \m_axis_tdata_reg[0]_i_1__0_n_0\,
      Q => int_aps_wght_m_axis_tdata(0),
      R => '0'
    );
\m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__3_n_0\,
      D => \m_axis_tdata_reg[10]_i_1__0_n_0\,
      Q => int_aps_wght_m_axis_tdata(10),
      R => '0'
    );
\m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__3_n_0\,
      D => \m_axis_tdata_reg[11]_i_1__0_n_0\,
      Q => int_aps_wght_m_axis_tdata(11),
      R => '0'
    );
\m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__3_n_0\,
      D => \m_axis_tdata_reg[12]_i_1__3_n_0\,
      Q => int_aps_wght_m_axis_tdata(12),
      R => '0'
    );
\m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__3_n_0\,
      D => \m_axis_tdata_reg[13]_i_1__3_n_0\,
      Q => int_aps_wght_m_axis_tdata(13),
      R => '0'
    );
\m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__3_n_0\,
      D => \m_axis_tdata_reg[14]_i_1__3_n_0\,
      Q => int_aps_wght_m_axis_tdata(14),
      R => '0'
    );
\m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__3_n_0\,
      D => \m_axis_tdata_reg[15]_i_2__3_n_0\,
      Q => int_aps_wght_m_axis_tdata(15),
      R => '0'
    );
\m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__3_n_0\,
      D => \m_axis_tdata_reg[1]_i_1__0_n_0\,
      Q => int_aps_wght_m_axis_tdata(1),
      R => '0'
    );
\m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__3_n_0\,
      D => \m_axis_tdata_reg[2]_i_1__0_n_0\,
      Q => int_aps_wght_m_axis_tdata(2),
      R => '0'
    );
\m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__3_n_0\,
      D => \m_axis_tdata_reg[3]_i_1__0_n_0\,
      Q => int_aps_wght_m_axis_tdata(3),
      R => '0'
    );
\m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__3_n_0\,
      D => \m_axis_tdata_reg[4]_i_1__0_n_0\,
      Q => int_aps_wght_m_axis_tdata(4),
      R => '0'
    );
\m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__3_n_0\,
      D => \m_axis_tdata_reg[5]_i_1__0_n_0\,
      Q => int_aps_wght_m_axis_tdata(5),
      R => '0'
    );
\m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__3_n_0\,
      D => \m_axis_tdata_reg[6]_i_1__0_n_0\,
      Q => int_aps_wght_m_axis_tdata(6),
      R => '0'
    );
\m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__3_n_0\,
      D => \m_axis_tdata_reg[7]_i_1__0_n_0\,
      Q => int_aps_wght_m_axis_tdata(7),
      R => '0'
    );
\m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__3_n_0\,
      D => \m_axis_tdata_reg[8]_i_1__0_n_0\,
      Q => int_aps_wght_m_axis_tdata(8),
      R => '0'
    );
\m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__3_n_0\,
      D => \m_axis_tdata_reg[9]_i_1__0_n_0\,
      Q => int_aps_wght_m_axis_tdata(9),
      R => '0'
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_axis_tvalid_reg_reg_1,
      Q => \^m_axis_tvalid_reg_reg_0\,
      R => Q(0)
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early_7,
      Q => \^s_axis_tready_reg_reg_0\,
      R => Q(0)
    );
\temp_m_axis_tdata_reg[15]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_12,
      I3 => store_u_13,
      O => store_axis_input_to_temp
    );
\temp_m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(0),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[0]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(10),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[10]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(11),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[11]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(12),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[12]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(13),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[13]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(14),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[14]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(15),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[15]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(1),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[1]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(2),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[2]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(3),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[3]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(4),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[4]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(5),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[5]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(6),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[6]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(7),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[7]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(8),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[8]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(9),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[9]\,
      R => '0'
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => temp_m_axis_tvalid_reg_reg_0,
      Q => temp_m_axis_tvalid_reg_4,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_43 is
  port (
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    temp_m_axis_tvalid_reg_3 : out STD_LOGIC;
    int_aps_wght_m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early_6 : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    m_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    s_axis_t_tready_int_14 : in STD_LOGIC;
    store_u_15 : in STD_LOGIC;
    \temp_m_axis_tdata_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_43 : entity is "axis_register";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_43 is
  signal \m_axis_tdata_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_2__4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal store_axis_input_to_temp : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[9]\ : STD_LOGIC;
begin
  m_axis_tvalid_reg_reg_0 <= \^m_axis_tvalid_reg_reg_0\;
  s_axis_tready_reg_reg_0 <= \^s_axis_tready_reg_reg_0\;
\m_axis_tdata_reg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(0),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_14,
      I3 => store_u_15,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[0]\,
      O => \m_axis_tdata_reg[0]_i_1__1_n_0\
    );
\m_axis_tdata_reg[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(10),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_14,
      I3 => store_u_15,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[10]\,
      O => \m_axis_tdata_reg[10]_i_1__1_n_0\
    );
\m_axis_tdata_reg[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(11),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_14,
      I3 => store_u_15,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[11]\,
      O => \m_axis_tdata_reg[11]_i_1__1_n_0\
    );
\m_axis_tdata_reg[12]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(12),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_14,
      I3 => store_u_15,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[12]\,
      O => \m_axis_tdata_reg[12]_i_1__4_n_0\
    );
\m_axis_tdata_reg[13]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(13),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_14,
      I3 => store_u_15,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[13]\,
      O => \m_axis_tdata_reg[13]_i_1__4_n_0\
    );
\m_axis_tdata_reg[14]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(14),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_14,
      I3 => store_u_15,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[14]\,
      O => \m_axis_tdata_reg[14]_i_1__4_n_0\
    );
\m_axis_tdata_reg[15]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EA"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => store_u_15,
      I2 => s_axis_t_tready_int_14,
      I3 => \^m_axis_tvalid_reg_reg_0\,
      O => \m_axis_tdata_reg[15]_i_1__4_n_0\
    );
\m_axis_tdata_reg[15]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(15),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_14,
      I3 => store_u_15,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[15]\,
      O => \m_axis_tdata_reg[15]_i_2__4_n_0\
    );
\m_axis_tdata_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(1),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_14,
      I3 => store_u_15,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[1]\,
      O => \m_axis_tdata_reg[1]_i_1__1_n_0\
    );
\m_axis_tdata_reg[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(2),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_14,
      I3 => store_u_15,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[2]\,
      O => \m_axis_tdata_reg[2]_i_1__1_n_0\
    );
\m_axis_tdata_reg[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(3),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_14,
      I3 => store_u_15,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[3]\,
      O => \m_axis_tdata_reg[3]_i_1__1_n_0\
    );
\m_axis_tdata_reg[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(4),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_14,
      I3 => store_u_15,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[4]\,
      O => \m_axis_tdata_reg[4]_i_1__1_n_0\
    );
\m_axis_tdata_reg[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(5),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_14,
      I3 => store_u_15,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[5]\,
      O => \m_axis_tdata_reg[5]_i_1__1_n_0\
    );
\m_axis_tdata_reg[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(6),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_14,
      I3 => store_u_15,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[6]\,
      O => \m_axis_tdata_reg[6]_i_1__1_n_0\
    );
\m_axis_tdata_reg[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(7),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_14,
      I3 => store_u_15,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[7]\,
      O => \m_axis_tdata_reg[7]_i_1__1_n_0\
    );
\m_axis_tdata_reg[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(8),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_14,
      I3 => store_u_15,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[8]\,
      O => \m_axis_tdata_reg[8]_i_1__1_n_0\
    );
\m_axis_tdata_reg[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(9),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_14,
      I3 => store_u_15,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[9]\,
      O => \m_axis_tdata_reg[9]_i_1__1_n_0\
    );
\m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__4_n_0\,
      D => \m_axis_tdata_reg[0]_i_1__1_n_0\,
      Q => int_aps_wght_m_axis_tdata(0),
      R => '0'
    );
\m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__4_n_0\,
      D => \m_axis_tdata_reg[10]_i_1__1_n_0\,
      Q => int_aps_wght_m_axis_tdata(10),
      R => '0'
    );
\m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__4_n_0\,
      D => \m_axis_tdata_reg[11]_i_1__1_n_0\,
      Q => int_aps_wght_m_axis_tdata(11),
      R => '0'
    );
\m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__4_n_0\,
      D => \m_axis_tdata_reg[12]_i_1__4_n_0\,
      Q => int_aps_wght_m_axis_tdata(12),
      R => '0'
    );
\m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__4_n_0\,
      D => \m_axis_tdata_reg[13]_i_1__4_n_0\,
      Q => int_aps_wght_m_axis_tdata(13),
      R => '0'
    );
\m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__4_n_0\,
      D => \m_axis_tdata_reg[14]_i_1__4_n_0\,
      Q => int_aps_wght_m_axis_tdata(14),
      R => '0'
    );
\m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__4_n_0\,
      D => \m_axis_tdata_reg[15]_i_2__4_n_0\,
      Q => int_aps_wght_m_axis_tdata(15),
      R => '0'
    );
\m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__4_n_0\,
      D => \m_axis_tdata_reg[1]_i_1__1_n_0\,
      Q => int_aps_wght_m_axis_tdata(1),
      R => '0'
    );
\m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__4_n_0\,
      D => \m_axis_tdata_reg[2]_i_1__1_n_0\,
      Q => int_aps_wght_m_axis_tdata(2),
      R => '0'
    );
\m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__4_n_0\,
      D => \m_axis_tdata_reg[3]_i_1__1_n_0\,
      Q => int_aps_wght_m_axis_tdata(3),
      R => '0'
    );
\m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__4_n_0\,
      D => \m_axis_tdata_reg[4]_i_1__1_n_0\,
      Q => int_aps_wght_m_axis_tdata(4),
      R => '0'
    );
\m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__4_n_0\,
      D => \m_axis_tdata_reg[5]_i_1__1_n_0\,
      Q => int_aps_wght_m_axis_tdata(5),
      R => '0'
    );
\m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__4_n_0\,
      D => \m_axis_tdata_reg[6]_i_1__1_n_0\,
      Q => int_aps_wght_m_axis_tdata(6),
      R => '0'
    );
\m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__4_n_0\,
      D => \m_axis_tdata_reg[7]_i_1__1_n_0\,
      Q => int_aps_wght_m_axis_tdata(7),
      R => '0'
    );
\m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__4_n_0\,
      D => \m_axis_tdata_reg[8]_i_1__1_n_0\,
      Q => int_aps_wght_m_axis_tdata(8),
      R => '0'
    );
\m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__4_n_0\,
      D => \m_axis_tdata_reg[9]_i_1__1_n_0\,
      Q => int_aps_wght_m_axis_tdata(9),
      R => '0'
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_axis_tvalid_reg_reg_1,
      Q => \^m_axis_tvalid_reg_reg_0\,
      R => Q(0)
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early_6,
      Q => \^s_axis_tready_reg_reg_0\,
      R => Q(0)
    );
\temp_m_axis_tdata_reg[15]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_14,
      I3 => store_u_15,
      O => store_axis_input_to_temp
    );
\temp_m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(0),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[0]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(10),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[10]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(11),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[11]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(12),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[12]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(13),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[13]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(14),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[14]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(15),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[15]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(1),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[1]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(2),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[2]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(3),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[3]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(4),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[4]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(5),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[5]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(6),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[6]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(7),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[7]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(8),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[8]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(9),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[9]\,
      R => '0'
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => temp_m_axis_tvalid_reg_reg_0,
      Q => temp_m_axis_tvalid_reg_3,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_44 is
  port (
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    int_aps_wght_m_axis_tlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg : out STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_aps_wght_m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    s_axis_tlast_int : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    m_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    \generate_tlast0_carry__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \generate_tlast0_carry__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_t_tready_int_16 : in STD_LOGIC;
    store_t : in STD_LOGIC;
    \temp_m_axis_tdata_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_next1_out : in STD_LOGIC;
    int_spl_wght_m_axis_tlast : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_44 : entity is "axis_register";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_44 is
  signal \m_axis_tdata_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[13]_i_1__5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[14]_i_1__5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_1__5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_2__5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tlast_reg_i_1__14_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal store_axis_input_to_output : STD_LOGIC;
  signal store_axis_input_to_temp : STD_LOGIC;
  signal temp_m_axis_tdata_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal temp_m_axis_tlast_reg : STD_LOGIC;
begin
  m_axis_tvalid_reg_reg_0 <= \^m_axis_tvalid_reg_reg_0\;
  s_axis_tready_reg_reg_0 <= \^s_axis_tready_reg_reg_0\;
\generate_tlast0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \generate_tlast0_carry__0\(0),
      I1 => \generate_tlast0_carry__0_0\(0),
      O => S(0)
    );
\m_axis_tdata_reg[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(0),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_16,
      I3 => store_t,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => temp_m_axis_tdata_reg(0),
      O => \m_axis_tdata_reg[0]_i_1__2_n_0\
    );
\m_axis_tdata_reg[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(10),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_16,
      I3 => store_t,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => temp_m_axis_tdata_reg(10),
      O => \m_axis_tdata_reg[10]_i_1__2_n_0\
    );
\m_axis_tdata_reg[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(11),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_16,
      I3 => store_t,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => temp_m_axis_tdata_reg(11),
      O => \m_axis_tdata_reg[11]_i_1__2_n_0\
    );
\m_axis_tdata_reg[12]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(12),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_16,
      I3 => store_t,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => temp_m_axis_tdata_reg(12),
      O => \m_axis_tdata_reg[12]_i_1__5_n_0\
    );
\m_axis_tdata_reg[13]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(13),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_16,
      I3 => store_t,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => temp_m_axis_tdata_reg(13),
      O => \m_axis_tdata_reg[13]_i_1__5_n_0\
    );
\m_axis_tdata_reg[14]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(14),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_16,
      I3 => store_t,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => temp_m_axis_tdata_reg(14),
      O => \m_axis_tdata_reg[14]_i_1__5_n_0\
    );
\m_axis_tdata_reg[15]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EA"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => store_t,
      I2 => s_axis_t_tready_int_16,
      I3 => \^m_axis_tvalid_reg_reg_0\,
      O => \m_axis_tdata_reg[15]_i_1__5_n_0\
    );
\m_axis_tdata_reg[15]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(15),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_16,
      I3 => store_t,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => temp_m_axis_tdata_reg(15),
      O => \m_axis_tdata_reg[15]_i_2__5_n_0\
    );
\m_axis_tdata_reg[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(1),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_16,
      I3 => store_t,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => temp_m_axis_tdata_reg(1),
      O => \m_axis_tdata_reg[1]_i_1__2_n_0\
    );
\m_axis_tdata_reg[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(2),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_16,
      I3 => store_t,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => temp_m_axis_tdata_reg(2),
      O => \m_axis_tdata_reg[2]_i_1__2_n_0\
    );
\m_axis_tdata_reg[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(3),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_16,
      I3 => store_t,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => temp_m_axis_tdata_reg(3),
      O => \m_axis_tdata_reg[3]_i_1__2_n_0\
    );
\m_axis_tdata_reg[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(4),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_16,
      I3 => store_t,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => temp_m_axis_tdata_reg(4),
      O => \m_axis_tdata_reg[4]_i_1__2_n_0\
    );
\m_axis_tdata_reg[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(5),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_16,
      I3 => store_t,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => temp_m_axis_tdata_reg(5),
      O => \m_axis_tdata_reg[5]_i_1__2_n_0\
    );
\m_axis_tdata_reg[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(6),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_16,
      I3 => store_t,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => temp_m_axis_tdata_reg(6),
      O => \m_axis_tdata_reg[6]_i_1__2_n_0\
    );
\m_axis_tdata_reg[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(7),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_16,
      I3 => store_t,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => temp_m_axis_tdata_reg(7),
      O => \m_axis_tdata_reg[7]_i_1__2_n_0\
    );
\m_axis_tdata_reg[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(8),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_16,
      I3 => store_t,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => temp_m_axis_tdata_reg(8),
      O => \m_axis_tdata_reg[8]_i_1__2_n_0\
    );
\m_axis_tdata_reg[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEFFFFA2220000"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg_reg[15]_0\(9),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_16,
      I3 => store_t,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => temp_m_axis_tdata_reg(9),
      O => \m_axis_tdata_reg[9]_i_1__2_n_0\
    );
\m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__5_n_0\,
      D => \m_axis_tdata_reg[0]_i_1__2_n_0\,
      Q => int_aps_wght_m_axis_tdata(0),
      R => '0'
    );
\m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__5_n_0\,
      D => \m_axis_tdata_reg[10]_i_1__2_n_0\,
      Q => int_aps_wght_m_axis_tdata(10),
      R => '0'
    );
\m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__5_n_0\,
      D => \m_axis_tdata_reg[11]_i_1__2_n_0\,
      Q => int_aps_wght_m_axis_tdata(11),
      R => '0'
    );
\m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__5_n_0\,
      D => \m_axis_tdata_reg[12]_i_1__5_n_0\,
      Q => int_aps_wght_m_axis_tdata(12),
      R => '0'
    );
\m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__5_n_0\,
      D => \m_axis_tdata_reg[13]_i_1__5_n_0\,
      Q => int_aps_wght_m_axis_tdata(13),
      R => '0'
    );
\m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__5_n_0\,
      D => \m_axis_tdata_reg[14]_i_1__5_n_0\,
      Q => int_aps_wght_m_axis_tdata(14),
      R => '0'
    );
\m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__5_n_0\,
      D => \m_axis_tdata_reg[15]_i_2__5_n_0\,
      Q => int_aps_wght_m_axis_tdata(15),
      R => '0'
    );
\m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__5_n_0\,
      D => \m_axis_tdata_reg[1]_i_1__2_n_0\,
      Q => int_aps_wght_m_axis_tdata(1),
      R => '0'
    );
\m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__5_n_0\,
      D => \m_axis_tdata_reg[2]_i_1__2_n_0\,
      Q => int_aps_wght_m_axis_tdata(2),
      R => '0'
    );
\m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__5_n_0\,
      D => \m_axis_tdata_reg[3]_i_1__2_n_0\,
      Q => int_aps_wght_m_axis_tdata(3),
      R => '0'
    );
\m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__5_n_0\,
      D => \m_axis_tdata_reg[4]_i_1__2_n_0\,
      Q => int_aps_wght_m_axis_tdata(4),
      R => '0'
    );
\m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__5_n_0\,
      D => \m_axis_tdata_reg[5]_i_1__2_n_0\,
      Q => int_aps_wght_m_axis_tdata(5),
      R => '0'
    );
\m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__5_n_0\,
      D => \m_axis_tdata_reg[6]_i_1__2_n_0\,
      Q => int_aps_wght_m_axis_tdata(6),
      R => '0'
    );
\m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__5_n_0\,
      D => \m_axis_tdata_reg[7]_i_1__2_n_0\,
      Q => int_aps_wght_m_axis_tdata(7),
      R => '0'
    );
\m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__5_n_0\,
      D => \m_axis_tdata_reg[8]_i_1__2_n_0\,
      Q => int_aps_wght_m_axis_tdata(8),
      R => '0'
    );
\m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__5_n_0\,
      D => \m_axis_tdata_reg[9]_i_1__2_n_0\,
      Q => int_aps_wght_m_axis_tdata(9),
      R => '0'
    );
\m_axis_tlast_reg_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF800"
    )
        port map (
      I0 => CO(0),
      I1 => temp_m_axis_tvalid_next1_out,
      I2 => int_spl_wght_m_axis_tlast(0),
      I3 => store_axis_input_to_output,
      I4 => temp_m_axis_tlast_reg,
      O => \m_axis_tlast_reg_i_1__14_n_0\
    );
\m_axis_tlast_reg_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => \^m_axis_tvalid_reg_reg_0\,
      I1 => s_axis_t_tready_int_16,
      I2 => store_t,
      I3 => \^s_axis_tready_reg_reg_0\,
      O => store_axis_input_to_output
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \m_axis_tdata_reg[15]_i_1__5_n_0\,
      D => \m_axis_tlast_reg_i_1__14_n_0\,
      Q => int_aps_wght_m_axis_tlast(0),
      R => '0'
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_axis_tvalid_reg_reg_1,
      Q => \^m_axis_tvalid_reg_reg_0\,
      R => Q(0)
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early,
      Q => \^s_axis_tready_reg_reg_0\,
      R => Q(0)
    );
\temp_m_axis_tdata_reg[15]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_t_tready_int_16,
      I3 => store_t,
      O => store_axis_input_to_temp
    );
\temp_m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(0),
      Q => temp_m_axis_tdata_reg(0),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(10),
      Q => temp_m_axis_tdata_reg(10),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(11),
      Q => temp_m_axis_tdata_reg(11),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(12),
      Q => temp_m_axis_tdata_reg(12),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(13),
      Q => temp_m_axis_tdata_reg(13),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(14),
      Q => temp_m_axis_tdata_reg(14),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(15),
      Q => temp_m_axis_tdata_reg(15),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(1),
      Q => temp_m_axis_tdata_reg(1),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(2),
      Q => temp_m_axis_tdata_reg(2),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(3),
      Q => temp_m_axis_tdata_reg(3),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(4),
      Q => temp_m_axis_tdata_reg(4),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(5),
      Q => temp_m_axis_tdata_reg(5),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(6),
      Q => temp_m_axis_tdata_reg(6),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(7),
      Q => temp_m_axis_tdata_reg(7),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(8),
      Q => temp_m_axis_tdata_reg(8),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[15]_0\(9),
      Q => temp_m_axis_tdata_reg(9),
      R => '0'
    );
temp_m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => s_axis_tlast_int,
      Q => temp_m_axis_tlast_reg,
      R => '0'
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => temp_m_axis_tvalid_reg_reg_0,
      Q => temp_m_axis_tvalid_reg,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_6 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg_4 : out STD_LOGIC;
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    full_reg_reg : out STD_LOGIC;
    intra_counter_reg0 : out STD_LOGIC;
    m_axis_tlast_reg_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rst0 : out STD_LOGIC;
    bram00_ctrl_data_clk : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    s_axis_tready_reg_reg_1 : in STD_LOGIC;
    m_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    \intra_counter_reg_reg[0]\ : in STD_LOGIC;
    \intra_counter_reg_reg[0]_0\ : in STD_LOGIC;
    fsm_rst : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_6 : entity is "axis_register";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_6 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal loc_out_axis_tlast : STD_LOGIC;
  signal \m_axis_tdata_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \m_axis_tlast_reg_i_1__13_n_0\ : STD_LOGIC;
  signal \m_axis_tlast_reg_i_2__2_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal store_axis_input_to_temp : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal temp_m_axis_tlast_reg : STD_LOGIC;
  signal \temp_m_axis_tlast_reg_i_1__7_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \intra_counter_reg[0]_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \m_axis_tlast_reg_i_1__13\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \m_axis_tlast_reg_i_2__2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \temp_m_axis_tvalid_reg_i_2__2\ : label is "soft_lutpair200";
begin
  E(0) <= \^e\(0);
  m_axis_tvalid_reg_reg_0 <= \^m_axis_tvalid_reg_reg_0\;
  s_axis_tready_reg_reg_0 <= \^s_axis_tready_reg_reg_0\;
\data_reg[0][16]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axis_tvalid_reg_reg_0\,
      I1 => \intra_counter_reg_reg[0]\,
      O => intra_counter_reg0
    );
\data_reg[0][16]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => loc_out_axis_tlast,
      I1 => \intra_counter_reg_reg[0]_0\,
      O => m_axis_tlast_reg_reg_0(4)
    );
\intra_counter_reg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => \intra_counter_reg_reg[0]\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \intra_counter_reg_reg[0]_0\,
      I3 => fsm_rst,
      O => full_reg_reg
    );
\m_axis_tdata_reg[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBBB00088888"
    )
        port map (
      I0 => D(0),
      I1 => \^s_axis_tready_reg_reg_0\,
      I2 => \intra_counter_reg_reg[0]\,
      I3 => \intra_counter_reg_reg[0]_0\,
      I4 => \^m_axis_tvalid_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[12]\,
      O => \m_axis_tdata_reg[12]_i_1__1_n_0\
    );
\m_axis_tdata_reg[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBBB00088888"
    )
        port map (
      I0 => D(1),
      I1 => \^s_axis_tready_reg_reg_0\,
      I2 => \intra_counter_reg_reg[0]\,
      I3 => \intra_counter_reg_reg[0]_0\,
      I4 => \^m_axis_tvalid_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[13]\,
      O => \m_axis_tdata_reg[13]_i_1__1_n_0\
    );
\m_axis_tdata_reg[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBBB00088888"
    )
        port map (
      I0 => D(2),
      I1 => \^s_axis_tready_reg_reg_0\,
      I2 => \intra_counter_reg_reg[0]\,
      I3 => \intra_counter_reg_reg[0]_0\,
      I4 => \^m_axis_tvalid_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[14]\,
      O => \m_axis_tdata_reg[14]_i_1__1_n_0\
    );
\m_axis_tdata_reg[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5703"
    )
        port map (
      I0 => \^m_axis_tvalid_reg_reg_0\,
      I1 => \intra_counter_reg_reg[0]_0\,
      I2 => \intra_counter_reg_reg[0]\,
      I3 => \^s_axis_tready_reg_reg_0\,
      O => \^e\(0)
    );
\m_axis_tdata_reg[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBBB00088888"
    )
        port map (
      I0 => D(3),
      I1 => \^s_axis_tready_reg_reg_0\,
      I2 => \intra_counter_reg_reg[0]\,
      I3 => \intra_counter_reg_reg[0]_0\,
      I4 => \^m_axis_tvalid_reg_reg_0\,
      I5 => \temp_m_axis_tdata_reg_reg_n_0_[15]\,
      O => \m_axis_tdata_reg[15]_i_2__1_n_0\
    );
\m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => \^e\(0),
      D => \m_axis_tdata_reg[12]_i_1__1_n_0\,
      Q => m_axis_tlast_reg_reg_0(0),
      R => '0'
    );
\m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => \^e\(0),
      D => \m_axis_tdata_reg[13]_i_1__1_n_0\,
      Q => m_axis_tlast_reg_reg_0(1),
      R => '0'
    );
\m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => \^e\(0),
      D => \m_axis_tdata_reg[14]_i_1__1_n_0\,
      Q => m_axis_tlast_reg_reg_0(2),
      R => '0'
    );
\m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => \^e\(0),
      D => \m_axis_tdata_reg[15]_i_2__1_n_0\,
      Q => m_axis_tlast_reg_reg_0(3),
      R => '0'
    );
\m_axis_tlast_reg_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \m_axis_tlast_reg_i_2__2_n_0\,
      I3 => temp_m_axis_tlast_reg,
      O => \m_axis_tlast_reg_i_1__13_n_0\
    );
\m_axis_tlast_reg_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \intra_counter_reg_reg[0]\,
      I2 => \intra_counter_reg_reg[0]_0\,
      I3 => \^m_axis_tvalid_reg_reg_0\,
      O => \m_axis_tlast_reg_i_2__2_n_0\
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => \^e\(0),
      D => \m_axis_tlast_reg_i_1__13_n_0\,
      Q => loc_out_axis_tlast,
      R => '0'
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => m_axis_tvalid_reg_reg_1,
      Q => \^m_axis_tvalid_reg_reg_0\,
      R => '0'
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => s_axis_tready_reg_reg_1,
      Q => \^s_axis_tready_reg_reg_0\,
      R => '0'
    );
\temp_m_axis_tdata_reg[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \intra_counter_reg_reg[0]\,
      I2 => \intra_counter_reg_reg[0]_0\,
      I3 => \^m_axis_tvalid_reg_reg_0\,
      O => store_axis_input_to_temp
    );
\temp_m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => store_axis_input_to_temp,
      D => D(0),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[12]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => store_axis_input_to_temp,
      D => D(1),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[13]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => store_axis_input_to_temp,
      D => D(2),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[14]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => store_axis_input_to_temp,
      D => D(3),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[15]\,
      R => '0'
    );
\temp_m_axis_tlast_reg_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \temp_m_axis_tlast_reg_i_1__7_n_0\
    );
temp_m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tlast_reg_i_1__7_n_0\,
      Q => temp_m_axis_tlast_reg,
      R => '0'
    );
\temp_m_axis_tvalid_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => fsm_rst,
      I1 => Q(1),
      I2 => Q(0),
      O => rst0
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => temp_m_axis_tvalid_reg_reg_0,
      Q => temp_m_axis_tvalid_reg_4,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_7 is
  port (
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    temp_m_axis_tvalid_reg_1 : out STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    op1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tready_early : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early_3 : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \int_axis_t_tready__0\ : in STD_LOGIC;
    int_aps_wght_m_axis_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tready_reg_reg_1 : in STD_LOGIC;
    int_aps_wght_m_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg : in STD_LOGIC;
    s_axis_tready_reg_reg_2 : in STD_LOGIC;
    \temp_m_axis_tdata_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_7 : entity is "axis_register";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_7 is
  signal \m_axis_tvalid_reg_i_1__15_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \^temp_m_axis_tvalid_reg_1\ : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__17_n_0\ : STD_LOGIC;
begin
  m_axis_tvalid_reg_reg_0 <= \^m_axis_tvalid_reg_reg_0\;
  s_axis_tready_reg_reg_0 <= \^s_axis_tready_reg_reg_0\;
  temp_m_axis_tvalid_reg_1 <= \^temp_m_axis_tvalid_reg_1\;
\half_pipeline_genblock.mlt_reg_reg_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(8),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[8]\,
      O => op1(8)
    );
\half_pipeline_genblock.mlt_reg_reg_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(7),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[7]\,
      O => op1(7)
    );
\half_pipeline_genblock.mlt_reg_reg_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(6),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[6]\,
      O => op1(6)
    );
\half_pipeline_genblock.mlt_reg_reg_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(5),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[5]\,
      O => op1(5)
    );
\half_pipeline_genblock.mlt_reg_reg_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(4),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[4]\,
      O => op1(4)
    );
\half_pipeline_genblock.mlt_reg_reg_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(3),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[3]\,
      O => op1(3)
    );
\half_pipeline_genblock.mlt_reg_reg_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(2),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[2]\,
      O => op1(2)
    );
\half_pipeline_genblock.mlt_reg_reg_i_17__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(1),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[1]\,
      O => op1(1)
    );
\half_pipeline_genblock.mlt_reg_reg_i_18__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(0),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[0]\,
      O => op1(0)
    );
\half_pipeline_genblock.mlt_reg_reg_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(15),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[15]\,
      O => op1(15)
    );
\half_pipeline_genblock.mlt_reg_reg_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(14),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[14]\,
      O => op1(14)
    );
\half_pipeline_genblock.mlt_reg_reg_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(13),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[13]\,
      O => op1(13)
    );
\half_pipeline_genblock.mlt_reg_reg_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(12),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[12]\,
      O => op1(12)
    );
\half_pipeline_genblock.mlt_reg_reg_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(11),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[11]\,
      O => op1(11)
    );
\half_pipeline_genblock.mlt_reg_reg_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(10),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[10]\,
      O => op1(10)
    );
\half_pipeline_genblock.mlt_reg_reg_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(9),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[9]\,
      O => op1(9)
    );
\m_axis_tvalid_reg_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F0F0FF88FF00"
    )
        port map (
      I0 => int_aps_wght_m_axis_tvalid(0),
      I1 => s_axis_tready_reg_reg_1,
      I2 => \^temp_m_axis_tvalid_reg_1\,
      I3 => \^m_axis_tvalid_reg_reg_0\,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \int_axis_t_tready__0\,
      O => \m_axis_tvalid_reg_i_1__15_n_0\
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_reg_i_1__15_n_0\,
      Q => \^m_axis_tvalid_reg_reg_0\,
      R => Q(0)
    );
\s_axis_tready_reg_i_1__13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88FF888F"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => s_axis_tready_reg_reg_1,
      I2 => int_aps_wght_m_axis_tvalid(0),
      I3 => temp_m_axis_tvalid_reg,
      I4 => s_axis_tready_reg_reg_2,
      O => s_axis_tready_early
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early_3,
      Q => \^s_axis_tready_reg_reg_0\,
      R => Q(0)
    );
\temp_m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(0),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[0]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(10),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[10]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(11),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[11]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(12),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[12]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(13),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[13]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(14),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[14]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(15),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[15]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(1),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[1]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(2),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[2]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(3),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[3]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(4),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[4]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(5),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[5]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(6),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[6]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(7),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[7]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(8),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[8]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(9),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[9]\,
      R => '0'
    );
\temp_m_axis_tvalid_reg_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008FFF00008000"
    )
        port map (
      I0 => s_axis_tready_reg_reg_1,
      I1 => int_aps_wght_m_axis_tvalid(0),
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => \^s_axis_tready_reg_reg_0\,
      I4 => \int_axis_t_tready__0\,
      I5 => \^temp_m_axis_tvalid_reg_1\,
      O => \temp_m_axis_tvalid_reg_i_1__17_n_0\
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tvalid_reg_i_1__17_n_0\,
      Q => \^temp_m_axis_tvalid_reg_1\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_8 is
  port (
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    temp_m_axis_tvalid_reg_0 : out STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    op1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tready_early_6 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early_1 : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \int_axis_t_tready__0\ : in STD_LOGIC;
    int_aps_wght_m_axis_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tready_reg_reg_1 : in STD_LOGIC;
    int_aps_wght_m_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg_15 : in STD_LOGIC;
    s_axis_tready_reg_reg_2 : in STD_LOGIC;
    \temp_m_axis_tdata_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_8 : entity is "axis_register";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_8 is
  signal \m_axis_tvalid_reg_i_1__13_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \^temp_m_axis_tvalid_reg_0\ : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__15_n_0\ : STD_LOGIC;
begin
  m_axis_tvalid_reg_reg_0 <= \^m_axis_tvalid_reg_reg_0\;
  s_axis_tready_reg_reg_0 <= \^s_axis_tready_reg_reg_0\;
  temp_m_axis_tvalid_reg_0 <= \^temp_m_axis_tvalid_reg_0\;
\half_pipeline_genblock.mlt_reg_reg_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(8),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[8]\,
      O => op1(8)
    );
\half_pipeline_genblock.mlt_reg_reg_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(7),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[7]\,
      O => op1(7)
    );
\half_pipeline_genblock.mlt_reg_reg_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(6),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[6]\,
      O => op1(6)
    );
\half_pipeline_genblock.mlt_reg_reg_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(5),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[5]\,
      O => op1(5)
    );
\half_pipeline_genblock.mlt_reg_reg_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(4),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[4]\,
      O => op1(4)
    );
\half_pipeline_genblock.mlt_reg_reg_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(3),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[3]\,
      O => op1(3)
    );
\half_pipeline_genblock.mlt_reg_reg_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(2),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[2]\,
      O => op1(2)
    );
\half_pipeline_genblock.mlt_reg_reg_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(1),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[1]\,
      O => op1(1)
    );
\half_pipeline_genblock.mlt_reg_reg_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(0),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[0]\,
      O => op1(0)
    );
\half_pipeline_genblock.mlt_reg_reg_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(15),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[15]\,
      O => op1(15)
    );
\half_pipeline_genblock.mlt_reg_reg_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(14),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[14]\,
      O => op1(14)
    );
\half_pipeline_genblock.mlt_reg_reg_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(13),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[13]\,
      O => op1(13)
    );
\half_pipeline_genblock.mlt_reg_reg_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(12),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[12]\,
      O => op1(12)
    );
\half_pipeline_genblock.mlt_reg_reg_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(11),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[11]\,
      O => op1(11)
    );
\half_pipeline_genblock.mlt_reg_reg_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(10),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[10]\,
      O => op1(10)
    );
\half_pipeline_genblock.mlt_reg_reg_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \int_axis_t_tready__0\,
      I3 => int_aps_wght_m_axis_tdata(9),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[9]\,
      O => op1(9)
    );
\m_axis_tvalid_reg_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F0F0FF88FF00"
    )
        port map (
      I0 => int_aps_wght_m_axis_tvalid(0),
      I1 => s_axis_tready_reg_reg_1,
      I2 => \^temp_m_axis_tvalid_reg_0\,
      I3 => \^m_axis_tvalid_reg_reg_0\,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \int_axis_t_tready__0\,
      O => \m_axis_tvalid_reg_i_1__13_n_0\
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_reg_i_1__13_n_0\,
      Q => \^m_axis_tvalid_reg_reg_0\,
      R => Q(0)
    );
\s_axis_tready_reg_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88FF888F"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => s_axis_tready_reg_reg_1,
      I2 => int_aps_wght_m_axis_tvalid(0),
      I3 => temp_m_axis_tvalid_reg_15,
      I4 => s_axis_tready_reg_reg_2,
      O => s_axis_tready_early_6
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early_1,
      Q => \^s_axis_tready_reg_reg_0\,
      R => Q(0)
    );
\temp_m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(0),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[0]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(10),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[10]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(11),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[11]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(12),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[12]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(13),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[13]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(14),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[14]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(15),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[15]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(1),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[1]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(2),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[2]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(3),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[3]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(4),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[4]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(5),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[5]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(6),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[6]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(7),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[7]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(8),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[8]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg_reg[0]_0\(0),
      D => int_aps_wght_m_axis_tdata(9),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[9]\,
      R => '0'
    );
\temp_m_axis_tvalid_reg_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008FFF00008000"
    )
        port map (
      I0 => s_axis_tready_reg_reg_1,
      I1 => int_aps_wght_m_axis_tvalid(0),
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => \^s_axis_tready_reg_reg_0\,
      I4 => \int_axis_t_tready__0\,
      I5 => \^temp_m_axis_tvalid_reg_0\,
      O => \temp_m_axis_tvalid_reg_i_1__15_n_0\
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tvalid_reg_i_1__15_n_0\,
      Q => \^temp_m_axis_tvalid_reg_0\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized0\ is
  port (
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    m_axis_tlast_reg_reg_0 : out STD_LOGIC;
    temp_m_axis_tvalid_reg : out STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tkeep_reg_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast_int : out STD_LOGIC;
    temp_m_axis_tvalid_next1_out : out STD_LOGIC;
    m_axis_tlast_reg_reg_1 : out STD_LOGIC;
    operation_busy_reg : out STD_LOGIC;
    \m_axis_tkeep_reg_reg[1]_1\ : out STD_LOGIC;
    temp_m_axis_tvalid_next1_out_0 : out STD_LOGIC;
    \m_axis_tkeep_reg_reg[1]_2\ : out STD_LOGIC;
    \m_axis_tkeep_reg_reg[2]_0\ : out STD_LOGIC;
    temp_m_axis_tvalid_next1_out_1 : out STD_LOGIC;
    \m_axis_tkeep_reg_reg[2]_1\ : out STD_LOGIC;
    \m_axis_tkeep_reg_reg[3]_0\ : out STD_LOGIC;
    temp_m_axis_tvalid_next1_out_2 : out STD_LOGIC;
    \m_axis_tkeep_reg_reg[3]_1\ : out STD_LOGIC;
    \m_axis_tdata_reg_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    int_adp_wght_m_axis_tlast : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    m_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    int_adp_wght_m_axis_tvalid : in STD_LOGIC;
    m_axis_tlast_reg_reg_2 : in STD_LOGIC_VECTOR ( 68 downto 0 );
    m_terminate_frame_reg : in STD_LOGIC;
    operation_busy_bus : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tready_int : in STD_LOGIC;
    \locked_channels_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tready_int_3 : in STD_LOGIC;
    s_axis_tready_int_4 : in STD_LOGIC;
    s_axis_tready_int_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized0\ : entity is "axis_register";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal int_axis_tkeep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \m_axis_tdata_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[13]_i_1__6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[14]_i_1__6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[15]_i_1__6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[34]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[38]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[42]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[46]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[50]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[54]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[58]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[60]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[61]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[62]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[63]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[9]_i_1__3_n_0\ : STD_LOGIC;
  signal m_axis_tkeep_reg : STD_LOGIC;
  signal \m_axis_tkeep_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \^m_axis_tkeep_reg_reg[1]_0\ : STD_LOGIC;
  signal \m_axis_tlast_reg_i_1__17_n_0\ : STD_LOGIC;
  signal \^m_axis_tlast_reg_reg_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal new_transfer0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal s_axis_tready_early : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal temp_m_axis_tdata_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \temp_m_axis_tdata_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal temp_m_axis_tkeep_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal temp_m_axis_tlast_reg : STD_LOGIC;
  signal \^temp_m_axis_tvalid_next1_out\ : STD_LOGIC;
  signal \^temp_m_axis_tvalid_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fsm_state[1]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \fsm_state[1]_i_2__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \fsm_state[1]_i_2__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \locked_channels_reg[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \locked_channels_reg[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \locked_channels_reg[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \locked_channels_reg[3]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \m_axis_pipe_reg[1][72]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \s_axis_tready_reg_i_1__12\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \s_axis_tready_reg_i_2__5\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \s_axis_tready_reg_i_2__6\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of s_axis_tready_reg_i_3 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of s_axis_tready_reg_i_4 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \temp_m_axis_tlast_reg_i_2__4\ : label is "soft_lutpair62";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  \m_axis_tkeep_reg_reg[1]_0\ <= \^m_axis_tkeep_reg_reg[1]_0\;
  m_axis_tlast_reg_reg_0 <= \^m_axis_tlast_reg_reg_0\;
  m_axis_tvalid_reg_reg_0 <= \^m_axis_tvalid_reg_reg_0\;
  s_axis_tready_reg_reg_0 <= \^s_axis_tready_reg_reg_0\;
  temp_m_axis_tvalid_next1_out <= \^temp_m_axis_tvalid_next1_out\;
  temp_m_axis_tvalid_reg <= \^temp_m_axis_tvalid_reg\;
\fsm_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFFFF"
    )
        port map (
      I0 => \^m_axis_tlast_reg_reg_0\,
      I1 => operation_busy_bus(0),
      I2 => int_axis_tkeep(0),
      I3 => \locked_channels_reg_reg[3]\(0),
      I4 => \^m_axis_tvalid_reg_reg_0\,
      I5 => s_axis_tready_int,
      O => m_axis_tlast_reg_reg_1
    );
\fsm_state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => int_axis_tkeep(1),
      I1 => \locked_channels_reg_reg[3]\(1),
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => operation_busy_bus(1),
      I4 => s_axis_tready_int_3,
      I5 => \^m_axis_tlast_reg_reg_0\,
      O => \m_axis_tkeep_reg_reg[1]_1\
    );
\fsm_state[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => int_axis_tkeep(2),
      I1 => \locked_channels_reg_reg[3]\(2),
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => operation_busy_bus(2),
      I4 => s_axis_tready_int_4,
      I5 => \^m_axis_tlast_reg_reg_0\,
      O => \m_axis_tkeep_reg_reg[2]_0\
    );
\fsm_state[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => int_axis_tkeep(3),
      I1 => \locked_channels_reg_reg[3]\(3),
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => operation_busy_bus(3),
      I4 => s_axis_tready_int_5,
      I5 => \^m_axis_tlast_reg_reg_0\,
      O => \m_axis_tkeep_reg_reg[3]_0\
    );
\fsm_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => s_axis_tready_int_3,
      I1 => operation_busy_bus(1),
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => \locked_channels_reg_reg[3]\(1),
      I4 => int_axis_tkeep(1),
      O => temp_m_axis_tvalid_next1_out_0
    );
\fsm_state[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => s_axis_tready_int_4,
      I1 => operation_busy_bus(2),
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => \locked_channels_reg_reg[3]\(2),
      I4 => int_axis_tkeep(2),
      O => temp_m_axis_tvalid_next1_out_1
    );
\fsm_state[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => s_axis_tready_int_5,
      I1 => operation_busy_bus(3),
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => \locked_channels_reg_reg[3]\(3),
      I4 => int_axis_tkeep(3),
      O => temp_m_axis_tvalid_next1_out_2
    );
\locked_channels_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF80FF00"
    )
        port map (
      I0 => operation_busy_bus(0),
      I1 => s_axis_tready_int,
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => \locked_channels_reg_reg[3]\(0),
      I4 => int_axis_tkeep(0),
      O => \^d\(0)
    );
\locked_channels_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF80FF00"
    )
        port map (
      I0 => operation_busy_bus(1),
      I1 => s_axis_tready_int_3,
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => \locked_channels_reg_reg[3]\(1),
      I4 => int_axis_tkeep(1),
      O => \^d\(1)
    );
\locked_channels_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF80FF00"
    )
        port map (
      I0 => operation_busy_bus(2),
      I1 => s_axis_tready_int_4,
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => \locked_channels_reg_reg[3]\(2),
      I4 => int_axis_tkeep(2),
      O => \^d\(2)
    );
\locked_channels_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF80FF00"
    )
        port map (
      I0 => operation_busy_bus(3),
      I1 => s_axis_tready_int_5,
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => \locked_channels_reg_reg[3]\(3),
      I4 => int_axis_tkeep(3),
      O => \^d\(3)
    );
\m_axis_pipe_reg[1][72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => int_adp_wght_m_axis_tvalid,
      O => E(0)
    );
\m_axis_tdata_reg[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(0),
      I4 => temp_m_axis_tdata_reg(0),
      O => \m_axis_tdata_reg[0]_i_1__3_n_0\
    );
\m_axis_tdata_reg[10]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(10),
      I4 => temp_m_axis_tdata_reg(10),
      O => \m_axis_tdata_reg[10]_i_1__3_n_0\
    );
\m_axis_tdata_reg[11]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(11),
      I4 => temp_m_axis_tdata_reg(11),
      O => \m_axis_tdata_reg[11]_i_1__3_n_0\
    );
\m_axis_tdata_reg[12]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(12),
      I4 => temp_m_axis_tdata_reg(12),
      O => \m_axis_tdata_reg[12]_i_1__6_n_0\
    );
\m_axis_tdata_reg[13]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(13),
      I4 => temp_m_axis_tdata_reg(13),
      O => \m_axis_tdata_reg[13]_i_1__6_n_0\
    );
\m_axis_tdata_reg[14]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(14),
      I4 => temp_m_axis_tdata_reg(14),
      O => \m_axis_tdata_reg[14]_i_1__6_n_0\
    );
\m_axis_tdata_reg[15]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(15),
      I4 => temp_m_axis_tdata_reg(15),
      O => \m_axis_tdata_reg[15]_i_1__6_n_0\
    );
\m_axis_tdata_reg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(16),
      I4 => temp_m_axis_tdata_reg(16),
      O => \m_axis_tdata_reg[16]_i_1_n_0\
    );
\m_axis_tdata_reg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(17),
      I4 => temp_m_axis_tdata_reg(17),
      O => \m_axis_tdata_reg[17]_i_1_n_0\
    );
\m_axis_tdata_reg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(18),
      I4 => temp_m_axis_tdata_reg(18),
      O => \m_axis_tdata_reg[18]_i_1_n_0\
    );
\m_axis_tdata_reg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(19),
      I4 => temp_m_axis_tdata_reg(19),
      O => \m_axis_tdata_reg[19]_i_1_n_0\
    );
\m_axis_tdata_reg[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(1),
      I4 => temp_m_axis_tdata_reg(1),
      O => \m_axis_tdata_reg[1]_i_1__3_n_0\
    );
\m_axis_tdata_reg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(20),
      I4 => temp_m_axis_tdata_reg(20),
      O => \m_axis_tdata_reg[20]_i_1_n_0\
    );
\m_axis_tdata_reg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(21),
      I4 => temp_m_axis_tdata_reg(21),
      O => \m_axis_tdata_reg[21]_i_1_n_0\
    );
\m_axis_tdata_reg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(22),
      I4 => temp_m_axis_tdata_reg(22),
      O => \m_axis_tdata_reg[22]_i_1_n_0\
    );
\m_axis_tdata_reg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(23),
      I4 => temp_m_axis_tdata_reg(23),
      O => \m_axis_tdata_reg[23]_i_1_n_0\
    );
\m_axis_tdata_reg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(24),
      I4 => temp_m_axis_tdata_reg(24),
      O => \m_axis_tdata_reg[24]_i_1_n_0\
    );
\m_axis_tdata_reg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(25),
      I4 => temp_m_axis_tdata_reg(25),
      O => \m_axis_tdata_reg[25]_i_1_n_0\
    );
\m_axis_tdata_reg[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(26),
      I4 => temp_m_axis_tdata_reg(26),
      O => \m_axis_tdata_reg[26]_i_1_n_0\
    );
\m_axis_tdata_reg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(27),
      I4 => temp_m_axis_tdata_reg(27),
      O => \m_axis_tdata_reg[27]_i_1_n_0\
    );
\m_axis_tdata_reg[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(28),
      I4 => temp_m_axis_tdata_reg(28),
      O => \m_axis_tdata_reg[28]_i_1_n_0\
    );
\m_axis_tdata_reg[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(29),
      I4 => temp_m_axis_tdata_reg(29),
      O => \m_axis_tdata_reg[29]_i_1_n_0\
    );
\m_axis_tdata_reg[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(2),
      I4 => temp_m_axis_tdata_reg(2),
      O => \m_axis_tdata_reg[2]_i_1__3_n_0\
    );
\m_axis_tdata_reg[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(30),
      I4 => temp_m_axis_tdata_reg(30),
      O => \m_axis_tdata_reg[30]_i_1_n_0\
    );
\m_axis_tdata_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(31),
      I4 => temp_m_axis_tdata_reg(31),
      O => \m_axis_tdata_reg[31]_i_1_n_0\
    );
\m_axis_tdata_reg[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(32),
      I4 => temp_m_axis_tdata_reg(32),
      O => \m_axis_tdata_reg[32]_i_1_n_0\
    );
\m_axis_tdata_reg[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(33),
      I4 => temp_m_axis_tdata_reg(33),
      O => \m_axis_tdata_reg[33]_i_1_n_0\
    );
\m_axis_tdata_reg[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(34),
      I4 => temp_m_axis_tdata_reg(34),
      O => \m_axis_tdata_reg[34]_i_1_n_0\
    );
\m_axis_tdata_reg[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(35),
      I4 => temp_m_axis_tdata_reg(35),
      O => \m_axis_tdata_reg[35]_i_1_n_0\
    );
\m_axis_tdata_reg[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(36),
      I4 => temp_m_axis_tdata_reg(36),
      O => \m_axis_tdata_reg[36]_i_1_n_0\
    );
\m_axis_tdata_reg[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(37),
      I4 => temp_m_axis_tdata_reg(37),
      O => \m_axis_tdata_reg[37]_i_1_n_0\
    );
\m_axis_tdata_reg[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(38),
      I4 => temp_m_axis_tdata_reg(38),
      O => \m_axis_tdata_reg[38]_i_1_n_0\
    );
\m_axis_tdata_reg[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(39),
      I4 => temp_m_axis_tdata_reg(39),
      O => \m_axis_tdata_reg[39]_i_1_n_0\
    );
\m_axis_tdata_reg[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(3),
      I4 => temp_m_axis_tdata_reg(3),
      O => \m_axis_tdata_reg[3]_i_1__3_n_0\
    );
\m_axis_tdata_reg[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(40),
      I4 => temp_m_axis_tdata_reg(40),
      O => \m_axis_tdata_reg[40]_i_1_n_0\
    );
\m_axis_tdata_reg[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(41),
      I4 => temp_m_axis_tdata_reg(41),
      O => \m_axis_tdata_reg[41]_i_1_n_0\
    );
\m_axis_tdata_reg[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(42),
      I4 => temp_m_axis_tdata_reg(42),
      O => \m_axis_tdata_reg[42]_i_1_n_0\
    );
\m_axis_tdata_reg[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(43),
      I4 => temp_m_axis_tdata_reg(43),
      O => \m_axis_tdata_reg[43]_i_1_n_0\
    );
\m_axis_tdata_reg[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(44),
      I4 => temp_m_axis_tdata_reg(44),
      O => \m_axis_tdata_reg[44]_i_1_n_0\
    );
\m_axis_tdata_reg[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(45),
      I4 => temp_m_axis_tdata_reg(45),
      O => \m_axis_tdata_reg[45]_i_1_n_0\
    );
\m_axis_tdata_reg[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(46),
      I4 => temp_m_axis_tdata_reg(46),
      O => \m_axis_tdata_reg[46]_i_1_n_0\
    );
\m_axis_tdata_reg[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(47),
      I4 => temp_m_axis_tdata_reg(47),
      O => \m_axis_tdata_reg[47]_i_1_n_0\
    );
\m_axis_tdata_reg[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(48),
      I4 => temp_m_axis_tdata_reg(48),
      O => \m_axis_tdata_reg[48]_i_1_n_0\
    );
\m_axis_tdata_reg[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(49),
      I4 => temp_m_axis_tdata_reg(49),
      O => \m_axis_tdata_reg[49]_i_1_n_0\
    );
\m_axis_tdata_reg[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(4),
      I4 => temp_m_axis_tdata_reg(4),
      O => \m_axis_tdata_reg[4]_i_1__3_n_0\
    );
\m_axis_tdata_reg[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(50),
      I4 => temp_m_axis_tdata_reg(50),
      O => \m_axis_tdata_reg[50]_i_1_n_0\
    );
\m_axis_tdata_reg[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(51),
      I4 => temp_m_axis_tdata_reg(51),
      O => \m_axis_tdata_reg[51]_i_1_n_0\
    );
\m_axis_tdata_reg[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(52),
      I4 => temp_m_axis_tdata_reg(52),
      O => \m_axis_tdata_reg[52]_i_1_n_0\
    );
\m_axis_tdata_reg[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(53),
      I4 => temp_m_axis_tdata_reg(53),
      O => \m_axis_tdata_reg[53]_i_1_n_0\
    );
\m_axis_tdata_reg[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(54),
      I4 => temp_m_axis_tdata_reg(54),
      O => \m_axis_tdata_reg[54]_i_1_n_0\
    );
\m_axis_tdata_reg[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(55),
      I4 => temp_m_axis_tdata_reg(55),
      O => \m_axis_tdata_reg[55]_i_1_n_0\
    );
\m_axis_tdata_reg[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(56),
      I4 => temp_m_axis_tdata_reg(56),
      O => \m_axis_tdata_reg[56]_i_1_n_0\
    );
\m_axis_tdata_reg[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(57),
      I4 => temp_m_axis_tdata_reg(57),
      O => \m_axis_tdata_reg[57]_i_1_n_0\
    );
\m_axis_tdata_reg[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(58),
      I4 => temp_m_axis_tdata_reg(58),
      O => \m_axis_tdata_reg[58]_i_1_n_0\
    );
\m_axis_tdata_reg[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(59),
      I4 => temp_m_axis_tdata_reg(59),
      O => \m_axis_tdata_reg[59]_i_1_n_0\
    );
\m_axis_tdata_reg[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(5),
      I4 => temp_m_axis_tdata_reg(5),
      O => \m_axis_tdata_reg[5]_i_1__3_n_0\
    );
\m_axis_tdata_reg[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(60),
      I4 => temp_m_axis_tdata_reg(60),
      O => \m_axis_tdata_reg[60]_i_1_n_0\
    );
\m_axis_tdata_reg[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(61),
      I4 => temp_m_axis_tdata_reg(61),
      O => \m_axis_tdata_reg[61]_i_1_n_0\
    );
\m_axis_tdata_reg[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(62),
      I4 => temp_m_axis_tdata_reg(62),
      O => \m_axis_tdata_reg[62]_i_1_n_0\
    );
\m_axis_tdata_reg[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      O => m_axis_tkeep_reg
    );
\m_axis_tdata_reg[63]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(63),
      I4 => temp_m_axis_tdata_reg(63),
      O => \m_axis_tdata_reg[63]_i_2_n_0\
    );
\m_axis_tdata_reg[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(6),
      I4 => temp_m_axis_tdata_reg(6),
      O => \m_axis_tdata_reg[6]_i_1__3_n_0\
    );
\m_axis_tdata_reg[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(7),
      I4 => temp_m_axis_tdata_reg(7),
      O => \m_axis_tdata_reg[7]_i_1__3_n_0\
    );
\m_axis_tdata_reg[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(8),
      I4 => temp_m_axis_tdata_reg(8),
      O => \m_axis_tdata_reg[8]_i_1__3_n_0\
    );
\m_axis_tdata_reg[9]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(9),
      I4 => temp_m_axis_tdata_reg(9),
      O => \m_axis_tdata_reg[9]_i_1__3_n_0\
    );
\m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[0]_i_1__3_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(0),
      R => '0'
    );
\m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[10]_i_1__3_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(10),
      R => '0'
    );
\m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[11]_i_1__3_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(11),
      R => '0'
    );
\m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[12]_i_1__6_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(12),
      R => '0'
    );
\m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[13]_i_1__6_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(13),
      R => '0'
    );
\m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[14]_i_1__6_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(14),
      R => '0'
    );
\m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[15]_i_1__6_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(15),
      R => '0'
    );
\m_axis_tdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[16]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(16),
      R => '0'
    );
\m_axis_tdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[17]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(17),
      R => '0'
    );
\m_axis_tdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[18]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(18),
      R => '0'
    );
\m_axis_tdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[19]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(19),
      R => '0'
    );
\m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[1]_i_1__3_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(1),
      R => '0'
    );
\m_axis_tdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[20]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(20),
      R => '0'
    );
\m_axis_tdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[21]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(21),
      R => '0'
    );
\m_axis_tdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[22]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(22),
      R => '0'
    );
\m_axis_tdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[23]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(23),
      R => '0'
    );
\m_axis_tdata_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[24]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(24),
      R => '0'
    );
\m_axis_tdata_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[25]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(25),
      R => '0'
    );
\m_axis_tdata_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[26]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(26),
      R => '0'
    );
\m_axis_tdata_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[27]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(27),
      R => '0'
    );
\m_axis_tdata_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[28]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(28),
      R => '0'
    );
\m_axis_tdata_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[29]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(29),
      R => '0'
    );
\m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[2]_i_1__3_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(2),
      R => '0'
    );
\m_axis_tdata_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[30]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(30),
      R => '0'
    );
\m_axis_tdata_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[31]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(31),
      R => '0'
    );
\m_axis_tdata_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[32]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(32),
      R => '0'
    );
\m_axis_tdata_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[33]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(33),
      R => '0'
    );
\m_axis_tdata_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[34]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(34),
      R => '0'
    );
\m_axis_tdata_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[35]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(35),
      R => '0'
    );
\m_axis_tdata_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[36]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(36),
      R => '0'
    );
\m_axis_tdata_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[37]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(37),
      R => '0'
    );
\m_axis_tdata_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[38]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(38),
      R => '0'
    );
\m_axis_tdata_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[39]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(39),
      R => '0'
    );
\m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[3]_i_1__3_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(3),
      R => '0'
    );
\m_axis_tdata_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[40]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(40),
      R => '0'
    );
\m_axis_tdata_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[41]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(41),
      R => '0'
    );
\m_axis_tdata_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[42]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(42),
      R => '0'
    );
\m_axis_tdata_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[43]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(43),
      R => '0'
    );
\m_axis_tdata_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[44]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(44),
      R => '0'
    );
\m_axis_tdata_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[45]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(45),
      R => '0'
    );
\m_axis_tdata_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[46]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(46),
      R => '0'
    );
\m_axis_tdata_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[47]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(47),
      R => '0'
    );
\m_axis_tdata_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[48]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(48),
      R => '0'
    );
\m_axis_tdata_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[49]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(49),
      R => '0'
    );
\m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[4]_i_1__3_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(4),
      R => '0'
    );
\m_axis_tdata_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[50]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(50),
      R => '0'
    );
\m_axis_tdata_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[51]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(51),
      R => '0'
    );
\m_axis_tdata_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[52]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(52),
      R => '0'
    );
\m_axis_tdata_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[53]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(53),
      R => '0'
    );
\m_axis_tdata_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[54]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(54),
      R => '0'
    );
\m_axis_tdata_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[55]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(55),
      R => '0'
    );
\m_axis_tdata_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[56]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(56),
      R => '0'
    );
\m_axis_tdata_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[57]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(57),
      R => '0'
    );
\m_axis_tdata_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[58]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(58),
      R => '0'
    );
\m_axis_tdata_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[59]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(59),
      R => '0'
    );
\m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[5]_i_1__3_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(5),
      R => '0'
    );
\m_axis_tdata_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[60]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(60),
      R => '0'
    );
\m_axis_tdata_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[61]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(61),
      R => '0'
    );
\m_axis_tdata_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[62]_i_1_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(62),
      R => '0'
    );
\m_axis_tdata_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[63]_i_2_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(63),
      R => '0'
    );
\m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[6]_i_1__3_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(6),
      R => '0'
    );
\m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[7]_i_1__3_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(7),
      R => '0'
    );
\m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[8]_i_1__3_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(8),
      R => '0'
    );
\m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tdata_reg[9]_i_1__3_n_0\,
      Q => \m_axis_tdata_reg_reg[63]_0\(9),
      R => '0'
    );
\m_axis_tkeep_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(64),
      I4 => temp_m_axis_tkeep_reg(0),
      O => \m_axis_tkeep_reg[0]_i_1_n_0\
    );
\m_axis_tkeep_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(65),
      I4 => temp_m_axis_tkeep_reg(1),
      O => \m_axis_tkeep_reg[1]_i_1_n_0\
    );
\m_axis_tkeep_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(66),
      I4 => temp_m_axis_tkeep_reg(2),
      O => \m_axis_tkeep_reg[2]_i_1_n_0\
    );
\m_axis_tkeep_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FB000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(67),
      I4 => temp_m_axis_tkeep_reg(3),
      O => \m_axis_tkeep_reg[3]_i_1_n_0\
    );
\m_axis_tkeep_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tkeep_reg[0]_i_1_n_0\,
      Q => int_axis_tkeep(0),
      R => '0'
    );
\m_axis_tkeep_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tkeep_reg[1]_i_1_n_0\,
      Q => int_axis_tkeep(1),
      R => '0'
    );
\m_axis_tkeep_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tkeep_reg[2]_i_1_n_0\,
      Q => int_axis_tkeep(2),
      R => '0'
    );
\m_axis_tkeep_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tkeep_reg[3]_i_1_n_0\,
      Q => int_axis_tkeep(3),
      R => '0'
    );
\m_axis_tlast_reg_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF4FB0B0B000"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => m_axis_tlast_reg_reg_2(68),
      I4 => m_terminate_frame_reg,
      I5 => temp_m_axis_tlast_reg,
      O => \m_axis_tlast_reg_i_1__17_n_0\
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tkeep_reg,
      D => \m_axis_tlast_reg_i_1__17_n_0\,
      Q => \^m_axis_tlast_reg_reg_0\,
      R => '0'
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_axis_tvalid_reg_reg_1,
      Q => \^m_axis_tvalid_reg_reg_0\,
      R => Q(0)
    );
\s_axis_tready_reg_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBB"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^temp_m_axis_tvalid_reg\,
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => int_adp_wght_m_axis_tvalid,
      O => s_axis_tready_early
    );
\s_axis_tready_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BB000000000000"
    )
        port map (
      I0 => \^d\(1),
      I1 => int_axis_tkeep(1),
      I2 => \^d\(0),
      I3 => int_axis_tkeep(0),
      I4 => new_transfer0(3),
      I5 => new_transfer0(2),
      O => \^m_axis_tkeep_reg_reg[1]_0\
    );
\s_axis_tready_reg_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => operation_busy_bus(0),
      I1 => int_axis_tkeep(0),
      I2 => \locked_channels_reg_reg[3]\(0),
      I3 => \^m_axis_tvalid_reg_reg_0\,
      O => operation_busy_reg
    );
\s_axis_tready_reg_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => int_axis_tkeep(1),
      I1 => \locked_channels_reg_reg[3]\(1),
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => operation_busy_bus(1),
      O => \m_axis_tkeep_reg_reg[1]_2\
    );
\s_axis_tready_reg_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => int_axis_tkeep(2),
      I1 => \locked_channels_reg_reg[3]\(2),
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => operation_busy_bus(2),
      O => \m_axis_tkeep_reg_reg[2]_1\
    );
\s_axis_tready_reg_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => int_axis_tkeep(3),
      I1 => \locked_channels_reg_reg[3]\(3),
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => operation_busy_bus(3),
      O => \m_axis_tkeep_reg_reg[3]_1\
    );
s_axis_tready_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAFFFF"
    )
        port map (
      I0 => \locked_channels_reg_reg[3]\(3),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_tready_int_5,
      I3 => operation_busy_bus(3),
      I4 => int_axis_tkeep(3),
      O => new_transfer0(3)
    );
s_axis_tready_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAFFFF"
    )
        port map (
      I0 => \locked_channels_reg_reg[3]\(2),
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => s_axis_tready_int_4,
      I3 => operation_busy_bus(2),
      I4 => int_axis_tkeep(2),
      O => new_transfer0(2)
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early,
      Q => \^s_axis_tready_reg_reg_0\,
      R => Q(0)
    );
\temp_m_axis_tdata_reg[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^m_axis_tkeep_reg_reg[1]_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      O => \temp_m_axis_tdata_reg[63]_i_1_n_0\
    );
\temp_m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(0),
      Q => temp_m_axis_tdata_reg(0),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(10),
      Q => temp_m_axis_tdata_reg(10),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(11),
      Q => temp_m_axis_tdata_reg(11),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(12),
      Q => temp_m_axis_tdata_reg(12),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(13),
      Q => temp_m_axis_tdata_reg(13),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(14),
      Q => temp_m_axis_tdata_reg(14),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(15),
      Q => temp_m_axis_tdata_reg(15),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(16),
      Q => temp_m_axis_tdata_reg(16),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(17),
      Q => temp_m_axis_tdata_reg(17),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(18),
      Q => temp_m_axis_tdata_reg(18),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(19),
      Q => temp_m_axis_tdata_reg(19),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(1),
      Q => temp_m_axis_tdata_reg(1),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(20),
      Q => temp_m_axis_tdata_reg(20),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(21),
      Q => temp_m_axis_tdata_reg(21),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(22),
      Q => temp_m_axis_tdata_reg(22),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(23),
      Q => temp_m_axis_tdata_reg(23),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(24),
      Q => temp_m_axis_tdata_reg(24),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(25),
      Q => temp_m_axis_tdata_reg(25),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(26),
      Q => temp_m_axis_tdata_reg(26),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(27),
      Q => temp_m_axis_tdata_reg(27),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(28),
      Q => temp_m_axis_tdata_reg(28),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(29),
      Q => temp_m_axis_tdata_reg(29),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(2),
      Q => temp_m_axis_tdata_reg(2),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(30),
      Q => temp_m_axis_tdata_reg(30),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(31),
      Q => temp_m_axis_tdata_reg(31),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(32),
      Q => temp_m_axis_tdata_reg(32),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(33),
      Q => temp_m_axis_tdata_reg(33),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(34),
      Q => temp_m_axis_tdata_reg(34),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(35),
      Q => temp_m_axis_tdata_reg(35),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(36),
      Q => temp_m_axis_tdata_reg(36),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(37),
      Q => temp_m_axis_tdata_reg(37),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(38),
      Q => temp_m_axis_tdata_reg(38),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(39),
      Q => temp_m_axis_tdata_reg(39),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(3),
      Q => temp_m_axis_tdata_reg(3),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(40),
      Q => temp_m_axis_tdata_reg(40),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(41),
      Q => temp_m_axis_tdata_reg(41),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(42),
      Q => temp_m_axis_tdata_reg(42),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(43),
      Q => temp_m_axis_tdata_reg(43),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(44),
      Q => temp_m_axis_tdata_reg(44),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(45),
      Q => temp_m_axis_tdata_reg(45),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(46),
      Q => temp_m_axis_tdata_reg(46),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(47),
      Q => temp_m_axis_tdata_reg(47),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(48),
      Q => temp_m_axis_tdata_reg(48),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(49),
      Q => temp_m_axis_tdata_reg(49),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(4),
      Q => temp_m_axis_tdata_reg(4),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(50),
      Q => temp_m_axis_tdata_reg(50),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(51),
      Q => temp_m_axis_tdata_reg(51),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(52),
      Q => temp_m_axis_tdata_reg(52),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(53),
      Q => temp_m_axis_tdata_reg(53),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(54),
      Q => temp_m_axis_tdata_reg(54),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(55),
      Q => temp_m_axis_tdata_reg(55),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(56),
      Q => temp_m_axis_tdata_reg(56),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(57),
      Q => temp_m_axis_tdata_reg(57),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(58),
      Q => temp_m_axis_tdata_reg(58),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(59),
      Q => temp_m_axis_tdata_reg(59),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(5),
      Q => temp_m_axis_tdata_reg(5),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(60),
      Q => temp_m_axis_tdata_reg(60),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(61),
      Q => temp_m_axis_tdata_reg(61),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(62),
      Q => temp_m_axis_tdata_reg(62),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(63),
      Q => temp_m_axis_tdata_reg(63),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(6),
      Q => temp_m_axis_tdata_reg(6),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(7),
      Q => temp_m_axis_tdata_reg(7),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(8),
      Q => temp_m_axis_tdata_reg(8),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(9),
      Q => temp_m_axis_tdata_reg(9),
      R => '0'
    );
\temp_m_axis_tkeep_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(64),
      Q => temp_m_axis_tkeep_reg(0),
      R => '0'
    );
\temp_m_axis_tkeep_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(65),
      Q => temp_m_axis_tkeep_reg(1),
      R => '0'
    );
\temp_m_axis_tkeep_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(66),
      Q => temp_m_axis_tkeep_reg(2),
      R => '0'
    );
\temp_m_axis_tkeep_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => m_axis_tlast_reg_reg_2(67),
      Q => temp_m_axis_tkeep_reg(3),
      R => '0'
    );
\temp_m_axis_tlast_reg_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => CO(0),
      I1 => \^temp_m_axis_tvalid_next1_out\,
      I2 => \^m_axis_tlast_reg_reg_0\,
      O => s_axis_tlast_int
    );
\temp_m_axis_tlast_reg_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => s_axis_tready_int,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \locked_channels_reg_reg[3]\(0),
      I3 => int_axis_tkeep(0),
      I4 => operation_busy_bus(0),
      O => \^temp_m_axis_tvalid_next1_out\
    );
temp_m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \temp_m_axis_tdata_reg[63]_i_1_n_0\,
      D => int_adp_wght_m_axis_tlast,
      Q => temp_m_axis_tlast_reg,
      R => '0'
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => temp_m_axis_tvalid_reg_reg_0,
      Q => \^temp_m_axis_tvalid_reg\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized1\ is
  port (
    int_buf_rslt_m_axis_tvalid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_buf_rslt_m_axis_tlast : out STD_LOGIC;
    \m_axis_tdata_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    int_buf_rslt_s_axis_tvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \upsize.s_axis_tvalid_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized1\ : entity is "axis_register";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^int_buf_rslt_m_axis_tvalid\ : STD_LOGIC;
  signal m_axis_tvalid_next : STD_LOGIC;
  signal s_axis_tready_early : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg_i_1__16\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \s_axis_tready_reg_i_1__17\ : label is "soft_lutpair69";
begin
  E(0) <= \^e\(0);
  int_buf_rslt_m_axis_tvalid <= \^int_buf_rslt_m_axis_tvalid\;
\m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => D(0),
      Q => \m_axis_tdata_reg_reg[15]_0\(0),
      R => '0'
    );
\m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => D(10),
      Q => \m_axis_tdata_reg_reg[15]_0\(10),
      R => '0'
    );
\m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => D(11),
      Q => \m_axis_tdata_reg_reg[15]_0\(11),
      R => '0'
    );
\m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => D(12),
      Q => \m_axis_tdata_reg_reg[15]_0\(12),
      R => '0'
    );
\m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => D(13),
      Q => \m_axis_tdata_reg_reg[15]_0\(13),
      R => '0'
    );
\m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => D(14),
      Q => \m_axis_tdata_reg_reg[15]_0\(14),
      R => '0'
    );
\m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => D(15),
      Q => \m_axis_tdata_reg_reg[15]_0\(15),
      R => '0'
    );
\m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => D(1),
      Q => \m_axis_tdata_reg_reg[15]_0\(1),
      R => '0'
    );
\m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => D(2),
      Q => \m_axis_tdata_reg_reg[15]_0\(2),
      R => '0'
    );
\m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => D(3),
      Q => \m_axis_tdata_reg_reg[15]_0\(3),
      R => '0'
    );
\m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => D(4),
      Q => \m_axis_tdata_reg_reg[15]_0\(4),
      R => '0'
    );
\m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => D(5),
      Q => \m_axis_tdata_reg_reg[15]_0\(5),
      R => '0'
    );
\m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => D(6),
      Q => \m_axis_tdata_reg_reg[15]_0\(6),
      R => '0'
    );
\m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => D(7),
      Q => \m_axis_tdata_reg_reg[15]_0\(7),
      R => '0'
    );
\m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => D(8),
      Q => \m_axis_tdata_reg_reg[15]_0\(8),
      R => '0'
    );
\m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => D(9),
      Q => \m_axis_tdata_reg_reg[15]_0\(9),
      R => '0'
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => \^e\(0),
      D => int_buf_rslt_s_axis_tvalid,
      Q => int_buf_rslt_m_axis_tlast,
      R => '0'
    );
\m_axis_tvalid_reg_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => int_buf_rslt_s_axis_tvalid,
      I1 => \^e\(0),
      I2 => \upsize.s_axis_tvalid_reg\,
      I3 => \^int_buf_rslt_m_axis_tvalid\,
      O => m_axis_tvalid_next
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => m_axis_tvalid_next,
      Q => \^int_buf_rslt_m_axis_tvalid\,
      R => Q(0)
    );
\s_axis_tready_reg_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => \^int_buf_rslt_m_axis_tvalid\,
      I1 => \upsize.s_axis_tvalid_reg\,
      I2 => \^e\(0),
      I3 => int_buf_rslt_s_axis_tvalid,
      O => s_axis_tready_early
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early,
      Q => \^e\(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized4\ is
  port (
    \up_register_genblock.s_axis_u_tready_int\ : out STD_LOGIC;
    temp_m_axis_tlast_reg : out STD_LOGIC;
    int_axis_u_tlast : out STD_LOGIC;
    temp_m_axis_tvalid_reg_0 : out STD_LOGIC;
    int_axis_u_tvalid : out STD_LOGIC;
    \temp_m_axis_tdata_reg_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \m_axis_tdata_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early_2 : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_axis_ud_tlast_1 : in STD_LOGIC;
    m_axis_tlast_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast_reg_reg_1 : in STD_LOGIC;
    s_axis_tvalid01_out : in STD_LOGIC;
    int_axis_u_tready : in STD_LOGIC;
    \temp_m_axis_tdata_reg_reg[32]_1\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    op2 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized4\ : entity is "axis_register";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized4\ is
  signal \^int_axis_u_tvalid\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__14_n_0\ : STD_LOGIC;
  signal \^temp_m_axis_tvalid_reg_0\ : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__16_n_0\ : STD_LOGIC;
  signal \^up_register_genblock.s_axis_u_tready_int\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg_i_1__14\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \temp_m_axis_tvalid_reg_i_1__16\ : label is "soft_lutpair124";
begin
  int_axis_u_tvalid <= \^int_axis_u_tvalid\;
  temp_m_axis_tvalid_reg_0 <= \^temp_m_axis_tvalid_reg_0\;
  \up_register_genblock.s_axis_u_tready_int\ <= \^up_register_genblock.s_axis_u_tready_int\;
\m_axis_tdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tlast_reg_reg_0(0),
      D => op2(0),
      Q => \m_axis_tdata_reg_reg[31]_0\(0),
      R => '0'
    );
\m_axis_tdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tlast_reg_reg_0(0),
      D => op2(1),
      Q => \m_axis_tdata_reg_reg[31]_0\(1),
      R => '0'
    );
\m_axis_tdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tlast_reg_reg_0(0),
      D => op2(2),
      Q => \m_axis_tdata_reg_reg[31]_0\(2),
      R => '0'
    );
\m_axis_tdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tlast_reg_reg_0(0),
      D => op2(3),
      Q => \m_axis_tdata_reg_reg[31]_0\(3),
      R => '0'
    );
\m_axis_tdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tlast_reg_reg_0(0),
      D => op2(4),
      Q => \m_axis_tdata_reg_reg[31]_0\(4),
      R => '0'
    );
\m_axis_tdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tlast_reg_reg_0(0),
      D => op2(5),
      Q => \m_axis_tdata_reg_reg[31]_0\(5),
      R => '0'
    );
\m_axis_tdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tlast_reg_reg_0(0),
      D => op2(6),
      Q => \m_axis_tdata_reg_reg[31]_0\(6),
      R => '0'
    );
\m_axis_tdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tlast_reg_reg_0(0),
      D => op2(7),
      Q => \m_axis_tdata_reg_reg[31]_0\(7),
      R => '0'
    );
\m_axis_tdata_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tlast_reg_reg_0(0),
      D => op2(8),
      Q => \m_axis_tdata_reg_reg[31]_0\(8),
      R => '0'
    );
\m_axis_tdata_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tlast_reg_reg_0(0),
      D => op2(9),
      Q => \m_axis_tdata_reg_reg[31]_0\(9),
      R => '0'
    );
\m_axis_tdata_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tlast_reg_reg_0(0),
      D => op2(10),
      Q => \m_axis_tdata_reg_reg[31]_0\(10),
      R => '0'
    );
\m_axis_tdata_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tlast_reg_reg_0(0),
      D => op2(11),
      Q => \m_axis_tdata_reg_reg[31]_0\(11),
      R => '0'
    );
\m_axis_tdata_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tlast_reg_reg_0(0),
      D => op2(12),
      Q => \m_axis_tdata_reg_reg[31]_0\(12),
      R => '0'
    );
\m_axis_tdata_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tlast_reg_reg_0(0),
      D => op2(13),
      Q => \m_axis_tdata_reg_reg[31]_0\(13),
      R => '0'
    );
\m_axis_tdata_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tlast_reg_reg_0(0),
      D => op2(14),
      Q => \m_axis_tdata_reg_reg[31]_0\(14),
      R => '0'
    );
\m_axis_tdata_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tlast_reg_reg_0(0),
      D => op2(15),
      Q => \m_axis_tdata_reg_reg[31]_0\(15),
      R => '0'
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => m_axis_tlast_reg_reg_0(0),
      D => m_axis_tlast_reg_reg_1,
      Q => int_axis_u_tlast,
      R => '0'
    );
\m_axis_tvalid_reg_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACCFAF0"
    )
        port map (
      I0 => s_axis_tvalid01_out,
      I1 => \^temp_m_axis_tvalid_reg_0\,
      I2 => \^int_axis_u_tvalid\,
      I3 => \^up_register_genblock.s_axis_u_tready_int\,
      I4 => int_axis_u_tready,
      O => \m_axis_tvalid_reg_i_1__14_n_0\
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_reg_i_1__14_n_0\,
      Q => \^int_axis_u_tvalid\,
      R => Q(0)
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early_2,
      Q => \^up_register_genblock.s_axis_u_tready_int\,
      R => Q(0)
    );
\temp_m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(0),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(0),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(10),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(10),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(11),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(11),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(12),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(12),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(13),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(13),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(14),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(14),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(15),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(15),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(16),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(16),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(17),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(17),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(18),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(18),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(19),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(19),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(1),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(1),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(20),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(20),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(21),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(21),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(22),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(22),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(23),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(23),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(24),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(24),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(25),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(25),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(26),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(26),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(27),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(27),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(28),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(28),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(29),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(29),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(2),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(2),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(30),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(30),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(31),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(31),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(32),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(32),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(3),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(3),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(4),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(4),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(5),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(5),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(6),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(6),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(7),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(7),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(8),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(8),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \temp_m_axis_tdata_reg_reg[32]_1\(9),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(9),
      R => '0'
    );
temp_m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => int_axis_ud_tlast_1,
      Q => temp_m_axis_tlast_reg,
      R => '0'
    );
\temp_m_axis_tvalid_reg_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BF0080"
    )
        port map (
      I0 => s_axis_tvalid01_out,
      I1 => \^int_axis_u_tvalid\,
      I2 => \^up_register_genblock.s_axis_u_tready_int\,
      I3 => int_axis_u_tready,
      I4 => \^temp_m_axis_tvalid_reg_0\,
      O => \temp_m_axis_tvalid_reg_i_1__16_n_0\
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tvalid_reg_i_1__16_n_0\,
      Q => \^temp_m_axis_tvalid_reg_0\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized4_10\ is
  port (
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    temp_m_axis_tlast_reg : out STD_LOGIC;
    int_axis_u_tlast : out STD_LOGIC;
    temp_m_axis_tvalid_reg : out STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    \temp_m_axis_tdata_reg_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \m_axis_tdata_reg_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    int_axis_ud_tlast_2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast_reg_reg_0 : in STD_LOGIC;
    int_axis_u_tready : in STD_LOGIC;
    s_axis_tvalid01_out : in STD_LOGIC;
    \temp_m_axis_tdata_reg_reg[32]_1\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    op2 : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized4_10\ : entity is "axis_register";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized4_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized4_10\ is
  signal \m_axis_tvalid_reg_i_1__12_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal store_axis_input_to_temp : STD_LOGIC;
  signal \^temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__14_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg_i_1__12\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \temp_m_axis_tvalid_reg_i_1__14\ : label is "soft_lutpair123";
begin
  m_axis_tvalid_reg_reg_0 <= \^m_axis_tvalid_reg_reg_0\;
  s_axis_tready_reg_reg_0 <= \^s_axis_tready_reg_reg_0\;
  temp_m_axis_tvalid_reg <= \^temp_m_axis_tvalid_reg\;
\m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(0),
      Q => \m_axis_tdata_reg_reg[32]_0\(0),
      R => '0'
    );
\m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(10),
      Q => \m_axis_tdata_reg_reg[32]_0\(10),
      R => '0'
    );
\m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(11),
      Q => \m_axis_tdata_reg_reg[32]_0\(11),
      R => '0'
    );
\m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(12),
      Q => \m_axis_tdata_reg_reg[32]_0\(12),
      R => '0'
    );
\m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(13),
      Q => \m_axis_tdata_reg_reg[32]_0\(13),
      R => '0'
    );
\m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(14),
      Q => \m_axis_tdata_reg_reg[32]_0\(14),
      R => '0'
    );
\m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(15),
      Q => \m_axis_tdata_reg_reg[32]_0\(15),
      R => '0'
    );
\m_axis_tdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(16),
      Q => \m_axis_tdata_reg_reg[32]_0\(16),
      R => '0'
    );
\m_axis_tdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(17),
      Q => \m_axis_tdata_reg_reg[32]_0\(17),
      R => '0'
    );
\m_axis_tdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(18),
      Q => \m_axis_tdata_reg_reg[32]_0\(18),
      R => '0'
    );
\m_axis_tdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(19),
      Q => \m_axis_tdata_reg_reg[32]_0\(19),
      R => '0'
    );
\m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(1),
      Q => \m_axis_tdata_reg_reg[32]_0\(1),
      R => '0'
    );
\m_axis_tdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(20),
      Q => \m_axis_tdata_reg_reg[32]_0\(20),
      R => '0'
    );
\m_axis_tdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(21),
      Q => \m_axis_tdata_reg_reg[32]_0\(21),
      R => '0'
    );
\m_axis_tdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(22),
      Q => \m_axis_tdata_reg_reg[32]_0\(22),
      R => '0'
    );
\m_axis_tdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(23),
      Q => \m_axis_tdata_reg_reg[32]_0\(23),
      R => '0'
    );
\m_axis_tdata_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(24),
      Q => \m_axis_tdata_reg_reg[32]_0\(24),
      R => '0'
    );
\m_axis_tdata_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(25),
      Q => \m_axis_tdata_reg_reg[32]_0\(25),
      R => '0'
    );
\m_axis_tdata_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(26),
      Q => \m_axis_tdata_reg_reg[32]_0\(26),
      R => '0'
    );
\m_axis_tdata_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(27),
      Q => \m_axis_tdata_reg_reg[32]_0\(27),
      R => '0'
    );
\m_axis_tdata_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(28),
      Q => \m_axis_tdata_reg_reg[32]_0\(28),
      R => '0'
    );
\m_axis_tdata_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(29),
      Q => \m_axis_tdata_reg_reg[32]_0\(29),
      R => '0'
    );
\m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(2),
      Q => \m_axis_tdata_reg_reg[32]_0\(2),
      R => '0'
    );
\m_axis_tdata_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(30),
      Q => \m_axis_tdata_reg_reg[32]_0\(30),
      R => '0'
    );
\m_axis_tdata_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(31),
      Q => \m_axis_tdata_reg_reg[32]_0\(31),
      R => '0'
    );
\m_axis_tdata_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(32),
      Q => \m_axis_tdata_reg_reg[32]_0\(32),
      R => '0'
    );
\m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(3),
      Q => \m_axis_tdata_reg_reg[32]_0\(3),
      R => '0'
    );
\m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(4),
      Q => \m_axis_tdata_reg_reg[32]_0\(4),
      R => '0'
    );
\m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(5),
      Q => \m_axis_tdata_reg_reg[32]_0\(5),
      R => '0'
    );
\m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(6),
      Q => \m_axis_tdata_reg_reg[32]_0\(6),
      R => '0'
    );
\m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(7),
      Q => \m_axis_tdata_reg_reg[32]_0\(7),
      R => '0'
    );
\m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(8),
      Q => \m_axis_tdata_reg_reg[32]_0\(8),
      R => '0'
    );
\m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => op2(9),
      Q => \m_axis_tdata_reg_reg[32]_0\(9),
      R => '0'
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => m_axis_tlast_reg_reg_0,
      Q => int_axis_u_tlast,
      R => '0'
    );
\m_axis_tvalid_reg_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACCFAF0"
    )
        port map (
      I0 => s_axis_tvalid01_out,
      I1 => \^temp_m_axis_tvalid_reg\,
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => \^s_axis_tready_reg_reg_0\,
      I4 => int_axis_u_tready,
      O => \m_axis_tvalid_reg_i_1__12_n_0\
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_reg_i_1__12_n_0\,
      Q => \^m_axis_tvalid_reg_reg_0\,
      R => Q(0)
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early,
      Q => \^s_axis_tready_reg_reg_0\,
      R => Q(0)
    );
\temp_m_axis_tdata_reg[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => int_axis_u_tready,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      O => store_axis_input_to_temp
    );
\temp_m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(0),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(0),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(10),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(10),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(11),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(11),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(12),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(12),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(13),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(13),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(14),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(14),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(15),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(15),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(16),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(16),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(17),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(17),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(18),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(18),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(19),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(19),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(1),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(1),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(20),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(20),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(21),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(21),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(22),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(22),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(23),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(23),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(24),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(24),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(25),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(25),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(26),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(26),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(27),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(27),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(28),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(28),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(29),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(29),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(2),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(2),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(30),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(30),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(31),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(31),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(32),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(32),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(3),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(3),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(4),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(4),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(5),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(5),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(6),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(6),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(7),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(7),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(8),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(8),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_1\(9),
      Q => \temp_m_axis_tdata_reg_reg[32]_0\(9),
      R => '0'
    );
temp_m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => int_axis_ud_tlast_2,
      Q => temp_m_axis_tlast_reg,
      R => '0'
    );
\temp_m_axis_tvalid_reg_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BF0080"
    )
        port map (
      I0 => s_axis_tvalid01_out,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      I3 => int_axis_u_tready,
      I4 => \^temp_m_axis_tvalid_reg\,
      O => \temp_m_axis_tvalid_reg_i_1__14_n_0\
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tvalid_reg_i_1__14_n_0\,
      Q => \^temp_m_axis_tvalid_reg\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized4_13\ is
  port (
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    int_axis_u_tlast : out STD_LOGIC;
    temp_m_axis_tvalid_reg : out STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \m_axis_tdata_reg_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    int_axis_ud_tvalid_3 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_axis_u_tready : in STD_LOGIC;
    \temp_m_axis_tdata_reg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axis_tvalid_reg_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized4_13\ : entity is "axis_register";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized4_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized4_13\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \m_axis_tlast_reg_i_1__16_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__10_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal store_axis_input_to_temp : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[32]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal temp_m_axis_tlast_reg : STD_LOGIC;
  signal \^temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__12_n_0\ : STD_LOGIC;
begin
  D(32 downto 0) <= \^d\(32 downto 0);
  m_axis_tvalid_reg_reg_0 <= \^m_axis_tvalid_reg_reg_0\;
  s_axis_tready_reg_reg_0 <= \^s_axis_tready_reg_reg_0\;
  temp_m_axis_tvalid_reg <= \^temp_m_axis_tvalid_reg\;
\half_pipeline_genblock.mlt_reg_reg_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(32),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[32]\,
      O => \^d\(32)
    );
\half_pipeline_genblock.mlt_reg_reg_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(31),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[31]\,
      O => \^d\(31)
    );
\half_pipeline_genblock.mlt_reg_reg_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(30),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[30]\,
      O => \^d\(30)
    );
\half_pipeline_genblock.mlt_reg_reg_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(29),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[29]\,
      O => \^d\(29)
    );
\half_pipeline_genblock.mlt_reg_reg_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(28),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[28]\,
      O => \^d\(28)
    );
\half_pipeline_genblock.mlt_reg_reg_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(27),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[27]\,
      O => \^d\(27)
    );
\half_pipeline_genblock.mlt_reg_reg_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(26),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[26]\,
      O => \^d\(26)
    );
\half_pipeline_genblock.mlt_reg_reg_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(25),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[25]\,
      O => \^d\(25)
    );
\half_pipeline_genblock.mlt_reg_reg_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(24),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[24]\,
      O => \^d\(24)
    );
\half_pipeline_genblock.mlt_reg_reg_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(23),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[23]\,
      O => \^d\(23)
    );
\half_pipeline_genblock.mlt_reg_reg_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(22),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[22]\,
      O => \^d\(22)
    );
\half_pipeline_genblock.mlt_reg_reg_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(21),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[21]\,
      O => \^d\(21)
    );
\half_pipeline_genblock.mlt_reg_reg_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(20),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[20]\,
      O => \^d\(20)
    );
\half_pipeline_genblock.mlt_reg_reg_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(19),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[19]\,
      O => \^d\(19)
    );
\half_pipeline_genblock.mlt_reg_reg_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(18),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[18]\,
      O => \^d\(18)
    );
\half_pipeline_genblock.mlt_reg_reg_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(17),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[17]\,
      O => \^d\(17)
    );
\half_pipeline_genblock.mlt_reg_reg_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(16),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[16]\,
      O => \^d\(16)
    );
\half_pipeline_genblock.mlt_reg_reg_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(15),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[15]\,
      O => \^d\(15)
    );
\half_pipeline_genblock.mlt_reg_reg_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(14),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[14]\,
      O => \^d\(14)
    );
\half_pipeline_genblock.mlt_reg_reg_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(13),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[13]\,
      O => \^d\(13)
    );
\half_pipeline_genblock.mlt_reg_reg_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(12),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[12]\,
      O => \^d\(12)
    );
\half_pipeline_genblock.mlt_reg_reg_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(11),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[11]\,
      O => \^d\(11)
    );
\half_pipeline_genblock.mlt_reg_reg_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(10),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[10]\,
      O => \^d\(10)
    );
\half_pipeline_genblock.mlt_reg_reg_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(9),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[9]\,
      O => \^d\(9)
    );
\half_pipeline_genblock.mlt_reg_reg_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(8),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[8]\,
      O => \^d\(8)
    );
\half_pipeline_genblock.mlt_reg_reg_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(7),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[7]\,
      O => \^d\(7)
    );
\half_pipeline_genblock.mlt_reg_reg_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(6),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[6]\,
      O => \^d\(6)
    );
\half_pipeline_genblock.mlt_reg_reg_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(5),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[5]\,
      O => \^d\(5)
    );
\half_pipeline_genblock.mlt_reg_reg_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(4),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[4]\,
      O => \^d\(4)
    );
\half_pipeline_genblock.mlt_reg_reg_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(3),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[3]\,
      O => \^d\(3)
    );
\half_pipeline_genblock.mlt_reg_reg_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(2),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[2]\,
      O => \^d\(2)
    );
\half_pipeline_genblock.mlt_reg_reg_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(1),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[1]\,
      O => \^d\(1)
    );
\half_pipeline_genblock.mlt_reg_reg_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => \temp_m_axis_tdata_reg_reg[32]_0\(0),
      I4 => \temp_m_axis_tdata_reg_reg_n_0_[0]\,
      O => \^d\(0)
    );
\m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(0),
      Q => \m_axis_tdata_reg_reg[32]_0\(0),
      R => '0'
    );
\m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(10),
      Q => \m_axis_tdata_reg_reg[32]_0\(10),
      R => '0'
    );
\m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(11),
      Q => \m_axis_tdata_reg_reg[32]_0\(11),
      R => '0'
    );
\m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(12),
      Q => \m_axis_tdata_reg_reg[32]_0\(12),
      R => '0'
    );
\m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(13),
      Q => \m_axis_tdata_reg_reg[32]_0\(13),
      R => '0'
    );
\m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(14),
      Q => \m_axis_tdata_reg_reg[32]_0\(14),
      R => '0'
    );
\m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(15),
      Q => \m_axis_tdata_reg_reg[32]_0\(15),
      R => '0'
    );
\m_axis_tdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(16),
      Q => \m_axis_tdata_reg_reg[32]_0\(16),
      R => '0'
    );
\m_axis_tdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(17),
      Q => \m_axis_tdata_reg_reg[32]_0\(17),
      R => '0'
    );
\m_axis_tdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(18),
      Q => \m_axis_tdata_reg_reg[32]_0\(18),
      R => '0'
    );
\m_axis_tdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(19),
      Q => \m_axis_tdata_reg_reg[32]_0\(19),
      R => '0'
    );
\m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(1),
      Q => \m_axis_tdata_reg_reg[32]_0\(1),
      R => '0'
    );
\m_axis_tdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(20),
      Q => \m_axis_tdata_reg_reg[32]_0\(20),
      R => '0'
    );
\m_axis_tdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(21),
      Q => \m_axis_tdata_reg_reg[32]_0\(21),
      R => '0'
    );
\m_axis_tdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(22),
      Q => \m_axis_tdata_reg_reg[32]_0\(22),
      R => '0'
    );
\m_axis_tdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(23),
      Q => \m_axis_tdata_reg_reg[32]_0\(23),
      R => '0'
    );
\m_axis_tdata_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(24),
      Q => \m_axis_tdata_reg_reg[32]_0\(24),
      R => '0'
    );
\m_axis_tdata_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(25),
      Q => \m_axis_tdata_reg_reg[32]_0\(25),
      R => '0'
    );
\m_axis_tdata_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(26),
      Q => \m_axis_tdata_reg_reg[32]_0\(26),
      R => '0'
    );
\m_axis_tdata_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(27),
      Q => \m_axis_tdata_reg_reg[32]_0\(27),
      R => '0'
    );
\m_axis_tdata_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(28),
      Q => \m_axis_tdata_reg_reg[32]_0\(28),
      R => '0'
    );
\m_axis_tdata_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(29),
      Q => \m_axis_tdata_reg_reg[32]_0\(29),
      R => '0'
    );
\m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(2),
      Q => \m_axis_tdata_reg_reg[32]_0\(2),
      R => '0'
    );
\m_axis_tdata_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(30),
      Q => \m_axis_tdata_reg_reg[32]_0\(30),
      R => '0'
    );
\m_axis_tdata_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(31),
      Q => \m_axis_tdata_reg_reg[32]_0\(31),
      R => '0'
    );
\m_axis_tdata_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(32),
      Q => \m_axis_tdata_reg_reg[32]_0\(32),
      R => '0'
    );
\m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(3),
      Q => \m_axis_tdata_reg_reg[32]_0\(3),
      R => '0'
    );
\m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(4),
      Q => \m_axis_tdata_reg_reg[32]_0\(4),
      R => '0'
    );
\m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(5),
      Q => \m_axis_tdata_reg_reg[32]_0\(5),
      R => '0'
    );
\m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(6),
      Q => \m_axis_tdata_reg_reg[32]_0\(6),
      R => '0'
    );
\m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(7),
      Q => \m_axis_tdata_reg_reg[32]_0\(7),
      R => '0'
    );
\m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(8),
      Q => \m_axis_tdata_reg_reg[32]_0\(8),
      R => '0'
    );
\m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \^d\(9),
      Q => \m_axis_tdata_reg_reg[32]_0\(9),
      R => '0'
    );
\m_axis_tlast_reg_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DA200"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => int_axis_u_tready,
      I3 => int_axis_ud_tvalid_3,
      I4 => temp_m_axis_tlast_reg,
      O => \m_axis_tlast_reg_i_1__16_n_0\
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => E(0),
      D => \m_axis_tlast_reg_i_1__16_n_0\,
      Q => int_axis_u_tlast,
      R => '0'
    );
\m_axis_tvalid_reg_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F0F0FF88FF00"
    )
        port map (
      I0 => int_axis_ud_tvalid_3,
      I1 => m_axis_tvalid_reg_reg_1,
      I2 => \^temp_m_axis_tvalid_reg\,
      I3 => \^m_axis_tvalid_reg_reg_0\,
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => int_axis_u_tready,
      O => \m_axis_tvalid_reg_i_1__10_n_0\
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \m_axis_tvalid_reg_i_1__10_n_0\,
      Q => \^m_axis_tvalid_reg_reg_0\,
      R => Q(0)
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_axis_tready_early,
      Q => \^s_axis_tready_reg_reg_0\,
      R => Q(0)
    );
\temp_m_axis_tdata_reg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => int_axis_u_tready,
      I1 => \^m_axis_tvalid_reg_reg_0\,
      I2 => \^s_axis_tready_reg_reg_0\,
      O => store_axis_input_to_temp
    );
\temp_m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(0),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[0]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(10),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[10]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(11),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[11]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(12),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[12]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(13),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[13]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(14),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[14]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(15),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[15]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(16),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[16]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(17),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[17]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(18),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[18]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(19),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[19]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(1),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[1]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(20),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[20]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(21),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[21]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(22),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[22]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(23),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[23]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(24),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[24]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(25),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[25]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(26),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[26]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(27),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[27]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(28),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[28]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(29),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[29]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(2),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[2]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(30),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[30]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(31),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[31]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(32),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[32]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(3),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[3]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(4),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[4]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(5),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[5]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(6),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[6]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(7),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[7]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(8),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[8]\,
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => \temp_m_axis_tdata_reg_reg[32]_0\(9),
      Q => \temp_m_axis_tdata_reg_reg_n_0_[9]\,
      R => '0'
    );
temp_m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => store_axis_input_to_temp,
      D => int_axis_ud_tvalid_3,
      Q => temp_m_axis_tlast_reg,
      R => '0'
    );
\temp_m_axis_tvalid_reg_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008FFF00008000"
    )
        port map (
      I0 => m_axis_tvalid_reg_reg_1,
      I1 => int_axis_ud_tvalid_3,
      I2 => \^m_axis_tvalid_reg_reg_0\,
      I3 => \^s_axis_tready_reg_reg_0\,
      I4 => int_axis_u_tready,
      I5 => \^temp_m_axis_tvalid_reg\,
      O => \temp_m_axis_tvalid_reg_i_1__12_n_0\
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \temp_m_axis_tvalid_reg_i_1__12_n_0\,
      Q => \^temp_m_axis_tvalid_reg\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_srl_fifo is
  port (
    full_reg_reg_0 : out STD_LOGIC;
    empty_reg_reg_0 : out STD_LOGIC;
    \ptr_reg_reg[0]_0\ : out STD_LOGIC;
    \data_reg_reg[0][16]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \data_reg_reg[0][16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_reg[1][16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axil_scle_aclk : in STD_LOGIC;
    fsm_rst : in STD_LOGIC;
    empty_reg_reg_1 : in STD_LOGIC;
    int_mcu_grid_m_axis_tready : in STD_LOGIC;
    shift1_6 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_srl_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_srl_fifo is
  signal \^data_reg_reg[0][16]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data_reg_reg[1][16]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_reg_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \data_reg_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \data_reg_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \data_reg_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \data_reg_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \data_reg_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \data_reg_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \data_reg_reg_n_0_[1][15]\ : STD_LOGIC;
  signal empty_reg_i_1_n_0 : STD_LOGIC;
  signal \^empty_reg_reg_0\ : STD_LOGIC;
  signal \full_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \full_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \^full_reg_reg_0\ : STD_LOGIC;
  signal \ptr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ptr_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \^ptr_reg_reg[0]_0\ : STD_LOGIC;
  signal \ptr_reg_reg_n_0_[1]\ : STD_LOGIC;
begin
  \data_reg_reg[0][16]_1\(0) <= \^data_reg_reg[0][16]_1\(0);
  \data_reg_reg[1][16]_0\(0) <= \^data_reg_reg[1][16]_0\(0);
  empty_reg_reg_0 <= \^empty_reg_reg_0\;
  full_reg_reg_0 <= \^full_reg_reg_0\;
  \ptr_reg_reg[0]_0\ <= \^ptr_reg_reg[0]_0\;
\data_reg_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => D(0),
      Q => \data_reg_reg_n_0_[0][12]\,
      R => '0'
    );
\data_reg_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => D(1),
      Q => \data_reg_reg_n_0_[0][13]\,
      R => '0'
    );
\data_reg_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => D(2),
      Q => \data_reg_reg_n_0_[0][14]\,
      R => '0'
    );
\data_reg_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => D(3),
      Q => \data_reg_reg_n_0_[0][15]\,
      R => '0'
    );
\data_reg_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => D(4),
      Q => \^data_reg_reg[0][16]_1\(0),
      R => '0'
    );
\data_reg_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => \data_reg_reg_n_0_[0][12]\,
      Q => \data_reg_reg_n_0_[1][12]\,
      R => '0'
    );
\data_reg_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => \data_reg_reg_n_0_[0][13]\,
      Q => \data_reg_reg_n_0_[1][13]\,
      R => '0'
    );
\data_reg_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => \data_reg_reg_n_0_[0][14]\,
      Q => \data_reg_reg_n_0_[1][14]\,
      R => '0'
    );
\data_reg_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => \data_reg_reg_n_0_[0][15]\,
      Q => \data_reg_reg_n_0_[1][15]\,
      R => '0'
    );
\data_reg_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => \^data_reg_reg[0][16]_1\(0),
      Q => \^data_reg_reg[1][16]_0\(0),
      R => '0'
    );
empty_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F004F4F40004040"
    )
        port map (
      I0 => \ptr_reg_reg_n_0_[1]\,
      I1 => \^ptr_reg_reg[0]_0\,
      I2 => shift1_6,
      I3 => \^full_reg_reg_0\,
      I4 => empty_reg_reg_1,
      I5 => \^empty_reg_reg_0\,
      O => empty_reg_i_1_n_0
    );
empty_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => empty_reg_i_1_n_0,
      Q => \^empty_reg_reg_0\,
      S => fsm_rst
    );
\full_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500554000005540"
    )
        port map (
      I0 => fsm_rst,
      I1 => \full_reg_i_2__0_n_0\,
      I2 => empty_reg_reg_1,
      I3 => \^full_reg_reg_0\,
      I4 => int_mcu_grid_m_axis_tready,
      I5 => \^empty_reg_reg_0\,
      O => \full_reg_i_1__0_n_0\
    );
\full_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ptr_reg_reg[0]_0\,
      I1 => \ptr_reg_reg_n_0_[1]\,
      O => \full_reg_i_2__0_n_0\
    );
full_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \full_reg_i_1__0_n_0\,
      Q => \^full_reg_reg_0\,
      R => '0'
    );
\mem_reg_0_1_12_16_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_reg_reg_n_0_[0][13]\,
      I1 => \^ptr_reg_reg[0]_0\,
      I2 => \data_reg_reg_n_0_[1][13]\,
      O => \data_reg_reg[0][16]_0\(1)
    );
\mem_reg_0_1_12_16_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_reg_reg_n_0_[0][12]\,
      I1 => \^ptr_reg_reg[0]_0\,
      I2 => \data_reg_reg_n_0_[1][12]\,
      O => \data_reg_reg[0][16]_0\(0)
    );
\mem_reg_0_1_12_16_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_reg_reg_n_0_[0][15]\,
      I1 => \^ptr_reg_reg[0]_0\,
      I2 => \data_reg_reg_n_0_[1][15]\,
      O => \data_reg_reg[0][16]_0\(3)
    );
\mem_reg_0_1_12_16_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_reg_reg_n_0_[0][14]\,
      I1 => \^ptr_reg_reg[0]_0\,
      I2 => \data_reg_reg_n_0_[1][14]\,
      O => \data_reg_reg[0][16]_0\(2)
    );
\mem_reg_0_1_12_16_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_reg_reg[0][16]_1\(0),
      I1 => \^ptr_reg_reg[0]_0\,
      I2 => \^data_reg_reg[1][16]_0\(0),
      O => \data_reg_reg[0][16]_0\(4)
    );
\ptr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAF55A50070AA7A"
    )
        port map (
      I0 => int_mcu_grid_m_axis_tready,
      I1 => \ptr_reg_reg_n_0_[1]\,
      I2 => empty_reg_reg_1,
      I3 => \^full_reg_reg_0\,
      I4 => \^empty_reg_reg_0\,
      I5 => \^ptr_reg_reg[0]_0\,
      O => \ptr_reg[0]_i_1_n_0\
    );
\ptr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00BA45CF30FF00"
    )
        port map (
      I0 => \^empty_reg_reg_0\,
      I1 => \^full_reg_reg_0\,
      I2 => empty_reg_reg_1,
      I3 => \ptr_reg_reg_n_0_[1]\,
      I4 => \^ptr_reg_reg[0]_0\,
      I5 => int_mcu_grid_m_axis_tready,
      O => \ptr_reg[1]_i_1_n_0\
    );
\ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \ptr_reg[0]_i_1_n_0\,
      Q => \^ptr_reg_reg[0]_0\,
      R => fsm_rst
    );
\ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \ptr_reg[1]_i_1_n_0\,
      Q => \ptr_reg_reg_n_0_[1]\,
      R => fsm_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_srl_fifo_2 is
  port (
    full_reg_reg_0 : out STD_LOGIC;
    empty_reg_reg_0 : out STD_LOGIC;
    \ptr_reg_reg[0]_0\ : out STD_LOGIC;
    s_axis : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \data_reg_reg[0][16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_reg[1][16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axil_scle_aclk : in STD_LOGIC;
    fsm_rst : in STD_LOGIC;
    empty_reg_reg_1 : in STD_LOGIC;
    int_mcu_scle_m_axis_tready : in STD_LOGIC;
    shift1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_srl_fifo_2 : entity is "axis_srl_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_srl_fifo_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_srl_fifo_2 is
  signal \^data_reg_reg[0][16]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_reg_reg[0]_20\ : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal \^data_reg_reg[1][16]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_reg_reg[1]_21\ : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal empty_reg_i_1_n_0 : STD_LOGIC;
  signal \^empty_reg_reg_0\ : STD_LOGIC;
  signal \full_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^full_reg_reg_0\ : STD_LOGIC;
  signal ptr_empty1 : STD_LOGIC;
  signal \ptr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ptr_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \^ptr_reg_reg[0]_0\ : STD_LOGIC;
  signal \ptr_reg_reg_n_0_[1]\ : STD_LOGIC;
begin
  \data_reg_reg[0][16]_0\(0) <= \^data_reg_reg[0][16]_0\(0);
  \data_reg_reg[1][16]_0\(0) <= \^data_reg_reg[1][16]_0\(0);
  empty_reg_reg_0 <= \^empty_reg_reg_0\;
  full_reg_reg_0 <= \^full_reg_reg_0\;
  \ptr_reg_reg[0]_0\ <= \^ptr_reg_reg[0]_0\;
\data_reg_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => D(0),
      Q => \data_reg_reg[0]_20\(12),
      R => '0'
    );
\data_reg_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => D(1),
      Q => \data_reg_reg[0]_20\(13),
      R => '0'
    );
\data_reg_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => D(2),
      Q => \data_reg_reg[0]_20\(14),
      R => '0'
    );
\data_reg_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => D(3),
      Q => \data_reg_reg[0]_20\(15),
      R => '0'
    );
\data_reg_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => D(4),
      Q => \^data_reg_reg[0][16]_0\(0),
      R => '0'
    );
\data_reg_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => \data_reg_reg[0]_20\(12),
      Q => \data_reg_reg[1]_21\(12),
      R => '0'
    );
\data_reg_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => \data_reg_reg[0]_20\(13),
      Q => \data_reg_reg[1]_21\(13),
      R => '0'
    );
\data_reg_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => \data_reg_reg[0]_20\(14),
      Q => \data_reg_reg[1]_21\(14),
      R => '0'
    );
\data_reg_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => \data_reg_reg[0]_20\(15),
      Q => \data_reg_reg[1]_21\(15),
      R => '0'
    );
\data_reg_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => \^data_reg_reg[0][16]_0\(0),
      Q => \^data_reg_reg[1][16]_0\(0),
      R => '0'
    );
empty_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F004F4F40004040"
    )
        port map (
      I0 => \ptr_reg_reg_n_0_[1]\,
      I1 => \^ptr_reg_reg[0]_0\,
      I2 => shift1,
      I3 => \^full_reg_reg_0\,
      I4 => empty_reg_reg_1,
      I5 => \^empty_reg_reg_0\,
      O => empty_reg_i_1_n_0
    );
empty_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => empty_reg_i_1_n_0,
      Q => \^empty_reg_reg_0\,
      S => fsm_rst
    );
\full_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500554000005540"
    )
        port map (
      I0 => fsm_rst,
      I1 => ptr_empty1,
      I2 => empty_reg_reg_1,
      I3 => \^full_reg_reg_0\,
      I4 => int_mcu_scle_m_axis_tready,
      I5 => \^empty_reg_reg_0\,
      O => \full_reg_i_1__1_n_0\
    );
full_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ptr_reg_reg[0]_0\,
      I1 => \ptr_reg_reg_n_0_[1]\,
      O => ptr_empty1
    );
full_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \full_reg_i_1__1_n_0\,
      Q => \^full_reg_reg_0\,
      R => '0'
    );
mem_reg_0_1_12_16_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_reg_reg[0]_20\(13),
      I1 => \^ptr_reg_reg[0]_0\,
      I2 => \data_reg_reg[1]_21\(13),
      O => s_axis(1)
    );
mem_reg_0_1_12_16_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_reg_reg[0]_20\(12),
      I1 => \^ptr_reg_reg[0]_0\,
      I2 => \data_reg_reg[1]_21\(12),
      O => s_axis(0)
    );
mem_reg_0_1_12_16_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_reg_reg[0]_20\(15),
      I1 => \^ptr_reg_reg[0]_0\,
      I2 => \data_reg_reg[1]_21\(15),
      O => s_axis(3)
    );
mem_reg_0_1_12_16_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_reg_reg[0]_20\(14),
      I1 => \^ptr_reg_reg[0]_0\,
      I2 => \data_reg_reg[1]_21\(14),
      O => s_axis(2)
    );
mem_reg_0_1_12_16_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_reg_reg[0][16]_0\(0),
      I1 => \^ptr_reg_reg[0]_0\,
      I2 => \^data_reg_reg[1][16]_0\(0),
      O => s_axis(4)
    );
\ptr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAF55A50070AA7A"
    )
        port map (
      I0 => int_mcu_scle_m_axis_tready,
      I1 => \ptr_reg_reg_n_0_[1]\,
      I2 => empty_reg_reg_1,
      I3 => \^full_reg_reg_0\,
      I4 => \^empty_reg_reg_0\,
      I5 => \^ptr_reg_reg[0]_0\,
      O => \ptr_reg[0]_i_1_n_0\
    );
\ptr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00BA45CF30FF00"
    )
        port map (
      I0 => \^empty_reg_reg_0\,
      I1 => \^full_reg_reg_0\,
      I2 => empty_reg_reg_1,
      I3 => \ptr_reg_reg_n_0_[1]\,
      I4 => \^ptr_reg_reg[0]_0\,
      I5 => int_mcu_scle_m_axis_tready,
      O => \ptr_reg[1]_i_1_n_0\
    );
\ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \ptr_reg[0]_i_1_n_0\,
      Q => \^ptr_reg_reg[0]_0\,
      R => fsm_rst
    );
\ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \ptr_reg[1]_i_1_n_0\,
      Q => \ptr_reg_reg_n_0_[1]\,
      R => fsm_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_srl_fifo__parameterized0\ is
  port (
    empty_reg_reg_0 : out STD_LOGIC;
    full_reg_reg_0 : out STD_LOGIC;
    full_reg_reg_1 : out STD_LOGIC;
    \data_reg_reg[4][16]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    fsm_rst : in STD_LOGIC;
    bram00_ctrl_data_clk : in STD_LOGIC;
    \data_chn_genblock[0].data_fifo_in_axis_tvalid\ : in STD_LOGIC;
    empty_reg_reg_1 : in STD_LOGIC;
    intra_counter_reg0 : in STD_LOGIC;
    \loc_counter_addr_reg_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_srl_fifo__parameterized0\ : entity is "axis_srl_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_srl_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_srl_fifo__parameterized0\ is
  signal \data_reg_reg[2]_22\ : STD_LOGIC_VECTOR ( 16 downto 12 );
  signal \data_reg_reg[3]_23\ : STD_LOGIC_VECTOR ( 16 downto 12 );
  signal \data_reg_reg[4]_24\ : STD_LOGIC_VECTOR ( 16 downto 12 );
  signal \data_reg_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \data_reg_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \data_reg_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \data_reg_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \data_reg_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \data_reg_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \data_reg_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \data_reg_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \data_reg_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \data_reg_reg_n_0_[1][16]\ : STD_LOGIC;
  signal empty_reg_i_1_n_0 : STD_LOGIC;
  signal \^empty_reg_reg_0\ : STD_LOGIC;
  signal full_reg_i_1_n_0 : STD_LOGIC;
  signal \full_reg_i_2__1_n_0\ : STD_LOGIC;
  signal full_reg_i_3_n_0 : STD_LOGIC;
  signal full_reg_i_4_n_0 : STD_LOGIC;
  signal \^full_reg_reg_0\ : STD_LOGIC;
  signal mem_reg_0_7_12_16_i_10_n_0 : STD_LOGIC;
  signal mem_reg_0_7_12_16_i_11_n_0 : STD_LOGIC;
  signal mem_reg_0_7_12_16_i_12_n_0 : STD_LOGIC;
  signal mem_reg_0_7_12_16_i_8_n_0 : STD_LOGIC;
  signal mem_reg_0_7_12_16_i_9_n_0 : STD_LOGIC;
  signal ptr_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ptr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ptr_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \ptr_reg[2]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of full_reg_i_3 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of full_reg_i_4 : label is "soft_lutpair206";
begin
  empty_reg_reg_0 <= \^empty_reg_reg_0\;
  full_reg_reg_0 <= \^full_reg_reg_0\;
\data_reg_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => D(0),
      Q => \data_reg_reg_n_0_[0][12]\,
      R => '0'
    );
\data_reg_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => D(1),
      Q => \data_reg_reg_n_0_[0][13]\,
      R => '0'
    );
\data_reg_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => D(2),
      Q => \data_reg_reg_n_0_[0][14]\,
      R => '0'
    );
\data_reg_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => D(3),
      Q => \data_reg_reg_n_0_[0][15]\,
      R => '0'
    );
\data_reg_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => D(4),
      Q => \data_reg_reg_n_0_[0][16]\,
      R => '0'
    );
\data_reg_reg[1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => \data_reg_reg_n_0_[0][12]\,
      Q => \data_reg_reg_n_0_[1][12]\,
      R => '0'
    );
\data_reg_reg[1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => \data_reg_reg_n_0_[0][13]\,
      Q => \data_reg_reg_n_0_[1][13]\,
      R => '0'
    );
\data_reg_reg[1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => \data_reg_reg_n_0_[0][14]\,
      Q => \data_reg_reg_n_0_[1][14]\,
      R => '0'
    );
\data_reg_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => \data_reg_reg_n_0_[0][15]\,
      Q => \data_reg_reg_n_0_[1][15]\,
      R => '0'
    );
\data_reg_reg[1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => \data_reg_reg_n_0_[0][16]\,
      Q => \data_reg_reg_n_0_[1][16]\,
      R => '0'
    );
\data_reg_reg[2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => \data_reg_reg_n_0_[1][12]\,
      Q => \data_reg_reg[2]_22\(12),
      R => '0'
    );
\data_reg_reg[2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => \data_reg_reg_n_0_[1][13]\,
      Q => \data_reg_reg[2]_22\(13),
      R => '0'
    );
\data_reg_reg[2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => \data_reg_reg_n_0_[1][14]\,
      Q => \data_reg_reg[2]_22\(14),
      R => '0'
    );
\data_reg_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => \data_reg_reg_n_0_[1][15]\,
      Q => \data_reg_reg[2]_22\(15),
      R => '0'
    );
\data_reg_reg[2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => \data_reg_reg_n_0_[1][16]\,
      Q => \data_reg_reg[2]_22\(16),
      R => '0'
    );
\data_reg_reg[3][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => \data_reg_reg[2]_22\(12),
      Q => \data_reg_reg[3]_23\(12),
      R => '0'
    );
\data_reg_reg[3][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => \data_reg_reg[2]_22\(13),
      Q => \data_reg_reg[3]_23\(13),
      R => '0'
    );
\data_reg_reg[3][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => \data_reg_reg[2]_22\(14),
      Q => \data_reg_reg[3]_23\(14),
      R => '0'
    );
\data_reg_reg[3][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => \data_reg_reg[2]_22\(15),
      Q => \data_reg_reg[3]_23\(15),
      R => '0'
    );
\data_reg_reg[3][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => \data_reg_reg[2]_22\(16),
      Q => \data_reg_reg[3]_23\(16),
      R => '0'
    );
\data_reg_reg[4][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => \data_reg_reg[3]_23\(12),
      Q => \data_reg_reg[4]_24\(12),
      R => '0'
    );
\data_reg_reg[4][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => \data_reg_reg[3]_23\(13),
      Q => \data_reg_reg[4]_24\(13),
      R => '0'
    );
\data_reg_reg[4][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => \data_reg_reg[3]_23\(14),
      Q => \data_reg_reg[4]_24\(14),
      R => '0'
    );
\data_reg_reg[4][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => \data_reg_reg[3]_23\(15),
      Q => \data_reg_reg[4]_24\(15),
      R => '0'
    );
\data_reg_reg[4][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => intra_counter_reg0,
      D => \data_reg_reg[3]_23\(16),
      Q => \data_reg_reg[4]_24\(16),
      R => '0'
    );
empty_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCDCCCC"
    )
        port map (
      I0 => empty_reg_reg_1,
      I1 => \^empty_reg_reg_0\,
      I2 => ptr_reg(2),
      I3 => ptr_reg(1),
      I4 => ptr_reg(0),
      I5 => intra_counter_reg0,
      O => empty_reg_i_1_n_0
    );
empty_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => empty_reg_i_1_n_0,
      Q => \^empty_reg_reg_0\,
      S => fsm_rst
    );
full_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => fsm_rst,
      I1 => \full_reg_i_2__1_n_0\,
      I2 => ptr_reg(1),
      I3 => full_reg_i_3_n_0,
      I4 => \^full_reg_reg_0\,
      I5 => full_reg_i_4_n_0,
      O => full_reg_i_1_n_0
    );
\full_reg_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ptr_reg(2),
      I1 => ptr_reg(0),
      O => \full_reg_i_2__1_n_0\
    );
full_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^full_reg_reg_0\,
      I1 => \data_chn_genblock[0].data_fifo_in_axis_tvalid\,
      I2 => empty_reg_reg_1,
      O => full_reg_i_3_n_0
    );
full_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => empty_reg_reg_1,
      I1 => \^empty_reg_reg_0\,
      I2 => \^full_reg_reg_0\,
      I3 => \data_chn_genblock[0].data_fifo_in_axis_tvalid\,
      O => full_reg_i_4_n_0
    );
full_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => full_reg_i_1_n_0,
      Q => \^full_reg_reg_0\,
      R => '0'
    );
\loc_counter_addr_reg[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^full_reg_reg_0\,
      I1 => \loc_counter_addr_reg_reg[0]\,
      O => full_reg_reg_1
    );
mem_reg_0_7_12_16_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAFCFAA00A0C0"
    )
        port map (
      I0 => \data_reg_reg[2]_22\(15),
      I1 => \data_reg_reg_n_0_[1][15]\,
      I2 => ptr_reg(1),
      I3 => ptr_reg(0),
      I4 => ptr_reg(2),
      I5 => \data_reg_reg_n_0_[0][15]\,
      O => mem_reg_0_7_12_16_i_10_n_0
    );
mem_reg_0_7_12_16_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAFCFAA00A0C0"
    )
        port map (
      I0 => \data_reg_reg[2]_22\(14),
      I1 => \data_reg_reg_n_0_[1][14]\,
      I2 => ptr_reg(1),
      I3 => ptr_reg(0),
      I4 => ptr_reg(2),
      I5 => \data_reg_reg_n_0_[0][14]\,
      O => mem_reg_0_7_12_16_i_11_n_0
    );
mem_reg_0_7_12_16_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAFCFAA00A0C0"
    )
        port map (
      I0 => \data_reg_reg[2]_22\(16),
      I1 => \data_reg_reg_n_0_[1][16]\,
      I2 => ptr_reg(1),
      I3 => ptr_reg(0),
      I4 => ptr_reg(2),
      I5 => \data_reg_reg_n_0_[0][16]\,
      O => mem_reg_0_7_12_16_i_12_n_0
    );
mem_reg_0_7_12_16_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \data_reg_reg[4]_24\(13),
      I1 => ptr_reg(0),
      I2 => \data_reg_reg[3]_23\(13),
      I3 => ptr_reg(2),
      I4 => mem_reg_0_7_12_16_i_8_n_0,
      O => \data_reg_reg[4][16]_0\(1)
    );
mem_reg_0_7_12_16_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \data_reg_reg[4]_24\(12),
      I1 => ptr_reg(0),
      I2 => \data_reg_reg[3]_23\(12),
      I3 => ptr_reg(2),
      I4 => mem_reg_0_7_12_16_i_9_n_0,
      O => \data_reg_reg[4][16]_0\(0)
    );
mem_reg_0_7_12_16_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \data_reg_reg[4]_24\(15),
      I1 => ptr_reg(0),
      I2 => \data_reg_reg[3]_23\(15),
      I3 => ptr_reg(2),
      I4 => mem_reg_0_7_12_16_i_10_n_0,
      O => \data_reg_reg[4][16]_0\(3)
    );
mem_reg_0_7_12_16_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \data_reg_reg[4]_24\(14),
      I1 => ptr_reg(0),
      I2 => \data_reg_reg[3]_23\(14),
      I3 => ptr_reg(2),
      I4 => mem_reg_0_7_12_16_i_11_n_0,
      O => \data_reg_reg[4][16]_0\(2)
    );
mem_reg_0_7_12_16_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \data_reg_reg[4]_24\(16),
      I1 => ptr_reg(0),
      I2 => \data_reg_reg[3]_23\(16),
      I3 => ptr_reg(2),
      I4 => mem_reg_0_7_12_16_i_12_n_0,
      O => \data_reg_reg[4][16]_0\(4)
    );
mem_reg_0_7_12_16_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAFCFAA00A0C0"
    )
        port map (
      I0 => \data_reg_reg[2]_22\(13),
      I1 => \data_reg_reg_n_0_[1][13]\,
      I2 => ptr_reg(1),
      I3 => ptr_reg(0),
      I4 => ptr_reg(2),
      I5 => \data_reg_reg_n_0_[0][13]\,
      O => mem_reg_0_7_12_16_i_8_n_0
    );
mem_reg_0_7_12_16_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAFCFAA00A0C0"
    )
        port map (
      I0 => \data_reg_reg[2]_22\(12),
      I1 => \data_reg_reg_n_0_[1][12]\,
      I2 => ptr_reg(1),
      I3 => ptr_reg(0),
      I4 => ptr_reg(2),
      I5 => \data_reg_reg_n_0_[0][12]\,
      O => mem_reg_0_7_12_16_i_9_n_0
    );
\ptr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3E3E3E3EC1C1C1CD"
    )
        port map (
      I0 => \^empty_reg_reg_0\,
      I1 => intra_counter_reg0,
      I2 => empty_reg_reg_1,
      I3 => ptr_reg(2),
      I4 => ptr_reg(1),
      I5 => ptr_reg(0),
      O => \ptr_reg[0]_i_1_n_0\
    );
\ptr_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FC0FE01"
    )
        port map (
      I0 => \^empty_reg_reg_0\,
      I1 => intra_counter_reg0,
      I2 => empty_reg_reg_1,
      I3 => ptr_reg(1),
      I4 => ptr_reg(0),
      O => \ptr_reg[1]_i_1_n_0\
    );
\ptr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FC0FF00FF00FE01"
    )
        port map (
      I0 => \^empty_reg_reg_0\,
      I1 => intra_counter_reg0,
      I2 => empty_reg_reg_1,
      I3 => ptr_reg(2),
      I4 => ptr_reg(1),
      I5 => ptr_reg(0),
      O => \ptr_reg[2]_i_1_n_0\
    );
\ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => \ptr_reg[0]_i_1_n_0\,
      Q => ptr_reg(0),
      R => fsm_rst
    );
\ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => \ptr_reg[1]_i_1_n_0\,
      Q => ptr_reg(1),
      R => fsm_rst
    );
\ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => \ptr_reg[2]_i_1_n_0\,
      Q => ptr_reg(2),
      R => fsm_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisPacketSplitter is
  port (
    s_axis_tready_reg_reg : out STD_LOGIC;
    operation_busy_bus : out STD_LOGIC_VECTOR ( 0 to 0 );
    operation_error_bus : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_aps_wght_m_axis_tlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg : out STD_LOGIC;
    m_axis_tvalid_reg_reg : out STD_LOGIC;
    operation_error_reg_0 : out STD_LOGIC;
    operation_error_reg_1 : out STD_LOGIC;
    int_aps_wght_m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    s_axis_tlast_int : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg : in STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    temp_m_axis_tvalid_next1_out : in STD_LOGIC;
    s_axis_t_tready_int_16 : in STD_LOGIC;
    store_t : in STD_LOGIC;
    \temp_m_axis_tdata_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    int_spl_wght_m_axis_tlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    operation_start : in STD_LOGIC;
    \fsm_state_reg[0]_0\ : in STD_LOGIC;
    \fsm_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \multi_channel_genblock.operation_error_reg_reduced\ : in STD_LOGIC;
    pckt_size : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisPacketSplitter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisPacketSplitter is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal fsm_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \fsm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \fsm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal generate_tlast0_carry_i_1_n_0 : STD_LOGIC;
  signal generate_tlast0_carry_i_2_n_0 : STD_LOGIC;
  signal generate_tlast0_carry_i_3_n_0 : STD_LOGIC;
  signal generate_tlast0_carry_i_4_n_0 : STD_LOGIC;
  signal generate_tlast0_carry_n_0 : STD_LOGIC;
  signal generate_tlast0_carry_n_1 : STD_LOGIC;
  signal generate_tlast0_carry_n_2 : STD_LOGIC;
  signal generate_tlast0_carry_n_3 : STD_LOGIC;
  signal in_axis_register_inst_n_4 : STD_LOGIC;
  signal operation_busy_i_2_n_0 : STD_LOGIC;
  signal \^operation_error_bus\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal operation_error_i_1_n_0 : STD_LOGIC;
  signal \^operation_error_reg_0\ : STD_LOGIC;
  signal \^operation_error_reg_1\ : STD_LOGIC;
  signal pckt_size_counter_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal pckt_size_counter_reg0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \pckt_size_counter_reg0_carry__0_n_0\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_1\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_2\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_3\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_1\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_2\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_3\ : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_0 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_1 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_2 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_3 : STD_LOGIC;
  signal \pckt_size_counter_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \pckt_size_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal pckt_size_counter_reg_1 : STD_LOGIC;
  signal pckt_size_reg_early : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \pckt_size_reg_early[12]_i_3_n_0\ : STD_LOGIC;
  signal \pckt_size_reg_early[12]_i_4_n_0\ : STD_LOGIC;
  signal \pckt_size_reg_early[12]_i_5_n_0\ : STD_LOGIC;
  signal \pckt_size_reg_early[4]_i_2_n_0\ : STD_LOGIC;
  signal \pckt_size_reg_early[4]_i_3_n_0\ : STD_LOGIC;
  signal \pckt_size_reg_early[4]_i_4_n_0\ : STD_LOGIC;
  signal \pckt_size_reg_early[4]_i_5_n_0\ : STD_LOGIC;
  signal \pckt_size_reg_early[8]_i_2_n_0\ : STD_LOGIC;
  signal \pckt_size_reg_early[8]_i_3_n_0\ : STD_LOGIC;
  signal \pckt_size_reg_early[8]_i_4_n_0\ : STD_LOGIC;
  signal \pckt_size_reg_early[8]_i_5_n_0\ : STD_LOGIC;
  signal pckt_size_reg_early_0 : STD_LOGIC;
  signal \pckt_size_reg_early_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal NLW_generate_tlast0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_generate_tlast0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_generate_tlast0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pckt_size_counter_reg0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pckt_size_reg_early_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of operation_busy_i_2 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of operation_error_i_1 : label is "soft_lutpair58";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of pckt_size_counter_reg0_carry : label is 35;
  attribute ADDER_THRESHOLD of \pckt_size_counter_reg0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \pckt_size_counter_reg0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \pckt_size_reg_early_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \pckt_size_reg_early_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \pckt_size_reg_early_reg[8]_i_1\ : label is 35;
begin
  CO(0) <= \^co\(0);
  D(12 downto 0) <= \^d\(12 downto 0);
  operation_error_bus(0) <= \^operation_error_bus\(0);
  operation_error_reg_0 <= \^operation_error_reg_0\;
  operation_error_reg_1 <= \^operation_error_reg_1\;
\fsm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA000000FC00AA00"
    )
        port map (
      I0 => operation_start,
      I1 => \fsm_state_reg[0]_0\,
      I2 => \^co\(0),
      I3 => \^operation_error_reg_1\,
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => \fsm_state[0]_i_1_n_0\
    );
\fsm_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008F0F0F0F"
    )
        port map (
      I0 => \^operation_error_bus\(0),
      I1 => \fsm_state_reg[1]_0\(0),
      I2 => \multi_channel_genblock.operation_error_reg_reduced\,
      I3 => \fsm_state_reg[1]_0\(1),
      I4 => \fsm_state_reg[1]_0\(2),
      I5 => Q(0),
      O => \^operation_error_reg_1\
    );
\fsm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => int_spl_wght_m_axis_tlast(0),
      I1 => temp_m_axis_tvalid_next1_out,
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => Q(0),
      I5 => \^operation_error_reg_0\,
      O => \fsm_state[1]_i_1_n_0\
    );
\fsm_state[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070F0F0F0"
    )
        port map (
      I0 => \^operation_error_bus\(0),
      I1 => \fsm_state_reg[1]_0\(0),
      I2 => \multi_channel_genblock.operation_error_reg_reduced\,
      I3 => \fsm_state_reg[1]_0\(1),
      I4 => \fsm_state_reg[1]_0\(2),
      I5 => Q(0),
      O => \^operation_error_reg_0\
    );
\fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \fsm_state[0]_i_1_n_0\,
      Q => fsm_state(0),
      R => Q(0)
    );
\fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \fsm_state[1]_i_1_n_0\,
      Q => fsm_state(1),
      R => Q(0)
    );
generate_tlast0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => generate_tlast0_carry_n_0,
      CO(2) => generate_tlast0_carry_n_1,
      CO(1) => generate_tlast0_carry_n_2,
      CO(0) => generate_tlast0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_generate_tlast0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => generate_tlast0_carry_i_1_n_0,
      S(2) => generate_tlast0_carry_i_2_n_0,
      S(1) => generate_tlast0_carry_i_3_n_0,
      S(0) => generate_tlast0_carry_i_4_n_0
    );
\generate_tlast0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => generate_tlast0_carry_n_0,
      CO(3 downto 1) => \NLW_generate_tlast0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_generate_tlast0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => in_axis_register_inst_n_4
    );
generate_tlast0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pckt_size_counter_reg(9),
      I1 => pckt_size_reg_early(9),
      I2 => pckt_size_counter_reg(10),
      I3 => pckt_size_reg_early(10),
      I4 => pckt_size_reg_early(11),
      I5 => pckt_size_counter_reg(11),
      O => generate_tlast0_carry_i_1_n_0
    );
generate_tlast0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pckt_size_counter_reg(6),
      I1 => pckt_size_reg_early(6),
      I2 => pckt_size_counter_reg(7),
      I3 => pckt_size_reg_early(7),
      I4 => pckt_size_reg_early(8),
      I5 => pckt_size_counter_reg(8),
      O => generate_tlast0_carry_i_2_n_0
    );
generate_tlast0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pckt_size_counter_reg(3),
      I1 => pckt_size_reg_early(3),
      I2 => pckt_size_counter_reg(4),
      I3 => pckt_size_reg_early(4),
      I4 => pckt_size_reg_early(5),
      I5 => pckt_size_counter_reg(5),
      O => generate_tlast0_carry_i_3_n_0
    );
generate_tlast0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => pckt_size_counter_reg(0),
      I1 => pckt_size_reg_early(0),
      I2 => pckt_size_counter_reg(1),
      I3 => pckt_size_reg_early(1),
      I4 => pckt_size_reg_early(2),
      I5 => pckt_size_counter_reg(2),
      O => generate_tlast0_carry_i_4_n_0
    );
in_axis_register_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_44
     port map (
      CO(0) => \^co\(0),
      Q(0) => Q(0),
      S(0) => in_axis_register_inst_n_4,
      core_clk => core_clk,
      \generate_tlast0_carry__0\(0) => pckt_size_reg_early(12),
      \generate_tlast0_carry__0_0\(0) => pckt_size_counter_reg(12),
      int_aps_wght_m_axis_tdata(15 downto 0) => int_aps_wght_m_axis_tdata(15 downto 0),
      int_aps_wght_m_axis_tlast(0) => int_aps_wght_m_axis_tlast(0),
      int_spl_wght_m_axis_tlast(0) => int_spl_wght_m_axis_tlast(0),
      m_axis_tvalid_reg_reg_0 => m_axis_tvalid_reg_reg,
      m_axis_tvalid_reg_reg_1 => m_axis_tvalid_reg_reg_0,
      s_axis_t_tready_int_16 => s_axis_t_tready_int_16,
      s_axis_tlast_int => s_axis_tlast_int,
      s_axis_tready_early => s_axis_tready_early,
      s_axis_tready_reg_reg_0 => s_axis_tready_reg_reg,
      store_t => store_t,
      \temp_m_axis_tdata_reg_reg[15]_0\(15 downto 0) => \temp_m_axis_tdata_reg_reg[15]\(15 downto 0),
      temp_m_axis_tvalid_next1_out => temp_m_axis_tvalid_next1_out,
      temp_m_axis_tvalid_reg => temp_m_axis_tvalid_reg,
      temp_m_axis_tvalid_reg_reg_0 => temp_m_axis_tvalid_reg_reg
    );
operation_busy_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fsm_state[0]_i_1_n_0\,
      I1 => \fsm_state[1]_i_1_n_0\,
      O => operation_busy_i_2_n_0
    );
operation_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => p_0_in,
      D => operation_busy_i_2_n_0,
      Q => operation_busy_bus(0),
      R => '0'
    );
operation_error_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fsm_state[1]_i_1_n_0\,
      I1 => \fsm_state[0]_i_1_n_0\,
      O => operation_error_i_1_n_0
    );
operation_error_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => p_0_in,
      D => operation_error_i_1_n_0,
      Q => \^operation_error_bus\(0),
      R => '0'
    );
pckt_size_counter_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pckt_size_counter_reg0_carry_n_0,
      CO(2) => pckt_size_counter_reg0_carry_n_1,
      CO(1) => pckt_size_counter_reg0_carry_n_2,
      CO(0) => pckt_size_counter_reg0_carry_n_3,
      CYINIT => pckt_size_counter_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pckt_size_counter_reg0(4 downto 1),
      S(3 downto 0) => pckt_size_counter_reg(4 downto 1)
    );
\pckt_size_counter_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pckt_size_counter_reg0_carry_n_0,
      CO(3) => \pckt_size_counter_reg0_carry__0_n_0\,
      CO(2) => \pckt_size_counter_reg0_carry__0_n_1\,
      CO(1) => \pckt_size_counter_reg0_carry__0_n_2\,
      CO(0) => \pckt_size_counter_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pckt_size_counter_reg0(8 downto 5),
      S(3 downto 0) => pckt_size_counter_reg(8 downto 5)
    );
\pckt_size_counter_reg0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pckt_size_counter_reg0_carry__0_n_0\,
      CO(3) => \NLW_pckt_size_counter_reg0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \pckt_size_counter_reg0_carry__1_n_1\,
      CO(1) => \pckt_size_counter_reg0_carry__1_n_2\,
      CO(0) => \pckt_size_counter_reg0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => pckt_size_counter_reg0(12 downto 9),
      S(3 downto 0) => pckt_size_counter_reg(12 downto 9)
    );
\pckt_size_counter_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pckt_size_counter_reg(0),
      O => \pckt_size_counter_reg[0]_i_1_n_0\
    );
\pckt_size_counter_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54441111"
    )
        port map (
      I0 => Q(0),
      I1 => \fsm_state[1]_i_1_n_0\,
      I2 => \^co\(0),
      I3 => temp_m_axis_tvalid_next1_out,
      I4 => \fsm_state[0]_i_1_n_0\,
      O => \pckt_size_counter_reg[12]_i_1_n_0\
    );
\pckt_size_counter_reg[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CB"
    )
        port map (
      I0 => temp_m_axis_tvalid_next1_out,
      I1 => \fsm_state[0]_i_1_n_0\,
      I2 => \fsm_state[1]_i_1_n_0\,
      I3 => Q(0),
      O => pckt_size_counter_reg_1
    );
\pckt_size_counter_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg_1,
      D => \pckt_size_counter_reg[0]_i_1_n_0\,
      Q => pckt_size_counter_reg(0),
      R => \pckt_size_counter_reg[12]_i_1_n_0\
    );
\pckt_size_counter_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg_1,
      D => pckt_size_counter_reg0(10),
      Q => pckt_size_counter_reg(10),
      R => \pckt_size_counter_reg[12]_i_1_n_0\
    );
\pckt_size_counter_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg_1,
      D => pckt_size_counter_reg0(11),
      Q => pckt_size_counter_reg(11),
      R => \pckt_size_counter_reg[12]_i_1_n_0\
    );
\pckt_size_counter_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg_1,
      D => pckt_size_counter_reg0(12),
      Q => pckt_size_counter_reg(12),
      R => \pckt_size_counter_reg[12]_i_1_n_0\
    );
\pckt_size_counter_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg_1,
      D => pckt_size_counter_reg0(1),
      Q => pckt_size_counter_reg(1),
      R => \pckt_size_counter_reg[12]_i_1_n_0\
    );
\pckt_size_counter_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg_1,
      D => pckt_size_counter_reg0(2),
      Q => pckt_size_counter_reg(2),
      R => \pckt_size_counter_reg[12]_i_1_n_0\
    );
\pckt_size_counter_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg_1,
      D => pckt_size_counter_reg0(3),
      Q => pckt_size_counter_reg(3),
      R => \pckt_size_counter_reg[12]_i_1_n_0\
    );
\pckt_size_counter_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg_1,
      D => pckt_size_counter_reg0(4),
      Q => pckt_size_counter_reg(4),
      R => \pckt_size_counter_reg[12]_i_1_n_0\
    );
\pckt_size_counter_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg_1,
      D => pckt_size_counter_reg0(5),
      Q => pckt_size_counter_reg(5),
      R => \pckt_size_counter_reg[12]_i_1_n_0\
    );
\pckt_size_counter_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg_1,
      D => pckt_size_counter_reg0(6),
      Q => pckt_size_counter_reg(6),
      R => \pckt_size_counter_reg[12]_i_1_n_0\
    );
\pckt_size_counter_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg_1,
      D => pckt_size_counter_reg0(7),
      Q => pckt_size_counter_reg(7),
      R => \pckt_size_counter_reg[12]_i_1_n_0\
    );
\pckt_size_counter_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg_1,
      D => pckt_size_counter_reg0(8),
      Q => pckt_size_counter_reg(8),
      R => \pckt_size_counter_reg[12]_i_1_n_0\
    );
\pckt_size_counter_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg_1,
      D => pckt_size_counter_reg0(9),
      Q => pckt_size_counter_reg(9),
      R => \pckt_size_counter_reg[12]_i_1_n_0\
    );
\pckt_size_reg_early[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pckt_size(0),
      O => \^d\(0)
    );
\pckt_size_reg_early[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000BF"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => \fsm_state[0]_i_1_n_0\,
      I3 => \fsm_state[1]_i_1_n_0\,
      I4 => Q(0),
      O => pckt_size_reg_early_0
    );
\pckt_size_reg_early[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pckt_size(11),
      O => \pckt_size_reg_early[12]_i_3_n_0\
    );
\pckt_size_reg_early[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pckt_size(10),
      O => \pckt_size_reg_early[12]_i_4_n_0\
    );
\pckt_size_reg_early[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pckt_size(9),
      O => \pckt_size_reg_early[12]_i_5_n_0\
    );
\pckt_size_reg_early[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pckt_size(4),
      O => \pckt_size_reg_early[4]_i_2_n_0\
    );
\pckt_size_reg_early[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pckt_size(3),
      O => \pckt_size_reg_early[4]_i_3_n_0\
    );
\pckt_size_reg_early[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pckt_size(2),
      O => \pckt_size_reg_early[4]_i_4_n_0\
    );
\pckt_size_reg_early[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pckt_size(1),
      O => \pckt_size_reg_early[4]_i_5_n_0\
    );
\pckt_size_reg_early[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pckt_size(8),
      O => \pckt_size_reg_early[8]_i_2_n_0\
    );
\pckt_size_reg_early[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pckt_size(7),
      O => \pckt_size_reg_early[8]_i_3_n_0\
    );
\pckt_size_reg_early[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pckt_size(6),
      O => \pckt_size_reg_early[8]_i_4_n_0\
    );
\pckt_size_reg_early[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pckt_size(5),
      O => \pckt_size_reg_early[8]_i_5_n_0\
    );
\pckt_size_reg_early_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early_0,
      D => \^d\(0),
      Q => pckt_size_reg_early(0),
      R => '0'
    );
\pckt_size_reg_early_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early_0,
      D => \^d\(10),
      Q => pckt_size_reg_early(10),
      R => '0'
    );
\pckt_size_reg_early_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early_0,
      D => \^d\(11),
      Q => pckt_size_reg_early(11),
      R => '0'
    );
\pckt_size_reg_early_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early_0,
      D => \^d\(12),
      Q => pckt_size_reg_early(12),
      R => '0'
    );
\pckt_size_reg_early_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pckt_size_reg_early_reg[8]_i_1_n_0\,
      CO(3) => \NLW_pckt_size_reg_early_reg[12]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \pckt_size_reg_early_reg[12]_i_2_n_1\,
      CO(1) => \pckt_size_reg_early_reg[12]_i_2_n_2\,
      CO(0) => \pckt_size_reg_early_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => pckt_size(11 downto 9),
      O(3 downto 0) => \^d\(12 downto 9),
      S(3) => pckt_size(12),
      S(2) => \pckt_size_reg_early[12]_i_3_n_0\,
      S(1) => \pckt_size_reg_early[12]_i_4_n_0\,
      S(0) => \pckt_size_reg_early[12]_i_5_n_0\
    );
\pckt_size_reg_early_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early_0,
      D => \^d\(1),
      Q => pckt_size_reg_early(1),
      R => '0'
    );
\pckt_size_reg_early_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early_0,
      D => \^d\(2),
      Q => pckt_size_reg_early(2),
      R => '0'
    );
\pckt_size_reg_early_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early_0,
      D => \^d\(3),
      Q => pckt_size_reg_early(3),
      R => '0'
    );
\pckt_size_reg_early_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early_0,
      D => \^d\(4),
      Q => pckt_size_reg_early(4),
      R => '0'
    );
\pckt_size_reg_early_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pckt_size_reg_early_reg[4]_i_1_n_0\,
      CO(2) => \pckt_size_reg_early_reg[4]_i_1_n_1\,
      CO(1) => \pckt_size_reg_early_reg[4]_i_1_n_2\,
      CO(0) => \pckt_size_reg_early_reg[4]_i_1_n_3\,
      CYINIT => pckt_size(0),
      DI(3 downto 0) => pckt_size(4 downto 1),
      O(3 downto 0) => \^d\(4 downto 1),
      S(3) => \pckt_size_reg_early[4]_i_2_n_0\,
      S(2) => \pckt_size_reg_early[4]_i_3_n_0\,
      S(1) => \pckt_size_reg_early[4]_i_4_n_0\,
      S(0) => \pckt_size_reg_early[4]_i_5_n_0\
    );
\pckt_size_reg_early_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early_0,
      D => \^d\(5),
      Q => pckt_size_reg_early(5),
      R => '0'
    );
\pckt_size_reg_early_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early_0,
      D => \^d\(6),
      Q => pckt_size_reg_early(6),
      R => '0'
    );
\pckt_size_reg_early_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early_0,
      D => \^d\(7),
      Q => pckt_size_reg_early(7),
      R => '0'
    );
\pckt_size_reg_early_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early_0,
      D => \^d\(8),
      Q => pckt_size_reg_early(8),
      R => '0'
    );
\pckt_size_reg_early_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pckt_size_reg_early_reg[4]_i_1_n_0\,
      CO(3) => \pckt_size_reg_early_reg[8]_i_1_n_0\,
      CO(2) => \pckt_size_reg_early_reg[8]_i_1_n_1\,
      CO(1) => \pckt_size_reg_early_reg[8]_i_1_n_2\,
      CO(0) => \pckt_size_reg_early_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => pckt_size(8 downto 5),
      O(3 downto 0) => \^d\(8 downto 5),
      S(3) => \pckt_size_reg_early[8]_i_2_n_0\,
      S(2) => \pckt_size_reg_early[8]_i_3_n_0\,
      S(1) => \pckt_size_reg_early[8]_i_4_n_0\,
      S(0) => \pckt_size_reg_early[8]_i_5_n_0\
    );
\pckt_size_reg_early_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early_0,
      D => \^d\(9),
      Q => pckt_size_reg_early(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisPacketSplitter_38 is
  port (
    operation_busy_bus : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_reg_reg : out STD_LOGIC;
    operation_error_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid_reg_reg : out STD_LOGIC;
    temp_m_axis_tvalid_reg_3 : out STD_LOGIC;
    int_aps_wght_m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early_6 : in STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg : in STD_LOGIC;
    temp_m_axis_tvalid_next1_out_9 : in STD_LOGIC;
    s_axis_t_tready_int_14 : in STD_LOGIC;
    store_u_15 : in STD_LOGIC;
    \temp_m_axis_tdata_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    int_spl_wght_m_axis_tlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_state_reg[1]_0\ : in STD_LOGIC;
    operation_start : in STD_LOGIC;
    \fsm_state_reg[0]_0\ : in STD_LOGIC;
    \fsm_state_reg[0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisPacketSplitter_38 : entity is "AxisPacketSplitter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisPacketSplitter_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisPacketSplitter_38 is
  signal fsm_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \fsm_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \fsm_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \generate_tlast0__5\ : STD_LOGIC;
  signal \generate_tlast0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \generate_tlast0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \generate_tlast0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \generate_tlast0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \generate_tlast0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal generate_tlast0_carry_n_0 : STD_LOGIC;
  signal generate_tlast0_carry_n_1 : STD_LOGIC;
  signal generate_tlast0_carry_n_2 : STD_LOGIC;
  signal generate_tlast0_carry_n_3 : STD_LOGIC;
  signal operation_busy_i_1_n_0 : STD_LOGIC;
  signal \operation_error_i_1__0_n_0\ : STD_LOGIC;
  signal pckt_size_counter_reg : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_0\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_1\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_2\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_3\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_4\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_5\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_6\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_7\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_1\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_2\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_3\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_4\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_5\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_6\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_7\ : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_0 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_1 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_2 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_3 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_4 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_5 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_6 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_7 : STD_LOGIC;
  signal \pckt_size_counter_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pckt_size_counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal pckt_size_reg_early : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[0]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[10]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[11]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[12]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[1]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[2]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[3]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[4]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[5]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[6]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[7]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[8]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_generate_tlast0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_generate_tlast0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_generate_tlast0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pckt_size_counter_reg0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of operation_busy_i_1 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \operation_error_i_1__0\ : label is "soft_lutpair59";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of pckt_size_counter_reg0_carry : label is 35;
  attribute ADDER_THRESHOLD of \pckt_size_counter_reg0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \pckt_size_counter_reg0_carry__1\ : label is 35;
begin
\fsm_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA000000FC00AA00"
    )
        port map (
      I0 => operation_start,
      I1 => \fsm_state_reg[0]_0\,
      I2 => \generate_tlast0__5\,
      I3 => \fsm_state_reg[0]_1\,
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => \fsm_state[0]_i_1__0_n_0\
    );
\fsm_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => temp_m_axis_tvalid_next1_out_9,
      I1 => int_spl_wght_m_axis_tlast(0),
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => Q(0),
      I5 => \fsm_state_reg[1]_0\,
      O => \fsm_state[1]_i_1__0_n_0\
    );
\fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \fsm_state[0]_i_1__0_n_0\,
      Q => fsm_state(0),
      R => Q(0)
    );
\fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \fsm_state[1]_i_1__0_n_0\,
      Q => fsm_state(1),
      R => Q(0)
    );
generate_tlast0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => generate_tlast0_carry_n_0,
      CO(2) => generate_tlast0_carry_n_1,
      CO(1) => generate_tlast0_carry_n_2,
      CO(0) => generate_tlast0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_generate_tlast0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \generate_tlast0_carry_i_1__0_n_0\,
      S(2) => \generate_tlast0_carry_i_2__0_n_0\,
      S(1) => \generate_tlast0_carry_i_3__0_n_0\,
      S(0) => \generate_tlast0_carry_i_4__0_n_0\
    );
\generate_tlast0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => generate_tlast0_carry_n_0,
      CO(3 downto 1) => \NLW_generate_tlast0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \generate_tlast0__5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_generate_tlast0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \generate_tlast0_carry__0_i_1__0_n_0\
    );
\generate_tlast0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pckt_size_reg_early_reg_n_0_[12]\,
      I1 => \pckt_size_counter_reg_reg_n_0_[12]\,
      O => \generate_tlast0_carry__0_i_1__0_n_0\
    );
\generate_tlast0_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \pckt_size_counter_reg_reg_n_0_[9]\,
      I1 => \pckt_size_reg_early_reg_n_0_[9]\,
      I2 => \pckt_size_counter_reg_reg_n_0_[10]\,
      I3 => \pckt_size_reg_early_reg_n_0_[10]\,
      I4 => \pckt_size_reg_early_reg_n_0_[11]\,
      I5 => \pckt_size_counter_reg_reg_n_0_[11]\,
      O => \generate_tlast0_carry_i_1__0_n_0\
    );
\generate_tlast0_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \pckt_size_counter_reg_reg_n_0_[6]\,
      I1 => \pckt_size_reg_early_reg_n_0_[6]\,
      I2 => \pckt_size_counter_reg_reg_n_0_[7]\,
      I3 => \pckt_size_reg_early_reg_n_0_[7]\,
      I4 => \pckt_size_reg_early_reg_n_0_[8]\,
      I5 => \pckt_size_counter_reg_reg_n_0_[8]\,
      O => \generate_tlast0_carry_i_2__0_n_0\
    );
\generate_tlast0_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \pckt_size_counter_reg_reg_n_0_[3]\,
      I1 => \pckt_size_reg_early_reg_n_0_[3]\,
      I2 => \pckt_size_counter_reg_reg_n_0_[4]\,
      I3 => \pckt_size_reg_early_reg_n_0_[4]\,
      I4 => \pckt_size_reg_early_reg_n_0_[5]\,
      I5 => \pckt_size_counter_reg_reg_n_0_[5]\,
      O => \generate_tlast0_carry_i_3__0_n_0\
    );
\generate_tlast0_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \pckt_size_counter_reg_reg_n_0_[0]\,
      I1 => \pckt_size_reg_early_reg_n_0_[0]\,
      I2 => \pckt_size_counter_reg_reg_n_0_[1]\,
      I3 => \pckt_size_reg_early_reg_n_0_[1]\,
      I4 => \pckt_size_reg_early_reg_n_0_[2]\,
      I5 => \pckt_size_counter_reg_reg_n_0_[2]\,
      O => \generate_tlast0_carry_i_4__0_n_0\
    );
in_axis_register_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_43
     port map (
      Q(0) => Q(0),
      core_clk => core_clk,
      int_aps_wght_m_axis_tdata(15 downto 0) => int_aps_wght_m_axis_tdata(15 downto 0),
      m_axis_tvalid_reg_reg_0 => m_axis_tvalid_reg_reg,
      m_axis_tvalid_reg_reg_1 => m_axis_tvalid_reg_reg_0,
      s_axis_t_tready_int_14 => s_axis_t_tready_int_14,
      s_axis_tready_early_6 => s_axis_tready_early_6,
      s_axis_tready_reg_reg_0 => s_axis_tready_reg_reg,
      store_u_15 => store_u_15,
      \temp_m_axis_tdata_reg_reg[15]_0\(15 downto 0) => \temp_m_axis_tdata_reg_reg[15]\(15 downto 0),
      temp_m_axis_tvalid_reg_3 => temp_m_axis_tvalid_reg_3,
      temp_m_axis_tvalid_reg_reg_0 => temp_m_axis_tvalid_reg_reg
    );
operation_busy_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fsm_state[0]_i_1__0_n_0\,
      I1 => \fsm_state[1]_i_1__0_n_0\,
      O => operation_busy_i_1_n_0
    );
operation_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => p_0_in,
      D => operation_busy_i_1_n_0,
      Q => operation_busy_bus(0),
      R => '0'
    );
\operation_error_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fsm_state[1]_i_1__0_n_0\,
      I1 => \fsm_state[0]_i_1__0_n_0\,
      O => \operation_error_i_1__0_n_0\
    );
operation_error_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => p_0_in,
      D => \operation_error_i_1__0_n_0\,
      Q => operation_error_reg_0(0),
      R => '0'
    );
pckt_size_counter_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pckt_size_counter_reg0_carry_n_0,
      CO(2) => pckt_size_counter_reg0_carry_n_1,
      CO(1) => pckt_size_counter_reg0_carry_n_2,
      CO(0) => pckt_size_counter_reg0_carry_n_3,
      CYINIT => \pckt_size_counter_reg_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => pckt_size_counter_reg0_carry_n_4,
      O(2) => pckt_size_counter_reg0_carry_n_5,
      O(1) => pckt_size_counter_reg0_carry_n_6,
      O(0) => pckt_size_counter_reg0_carry_n_7,
      S(3) => \pckt_size_counter_reg_reg_n_0_[4]\,
      S(2) => \pckt_size_counter_reg_reg_n_0_[3]\,
      S(1) => \pckt_size_counter_reg_reg_n_0_[2]\,
      S(0) => \pckt_size_counter_reg_reg_n_0_[1]\
    );
\pckt_size_counter_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pckt_size_counter_reg0_carry_n_0,
      CO(3) => \pckt_size_counter_reg0_carry__0_n_0\,
      CO(2) => \pckt_size_counter_reg0_carry__0_n_1\,
      CO(1) => \pckt_size_counter_reg0_carry__0_n_2\,
      CO(0) => \pckt_size_counter_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pckt_size_counter_reg0_carry__0_n_4\,
      O(2) => \pckt_size_counter_reg0_carry__0_n_5\,
      O(1) => \pckt_size_counter_reg0_carry__0_n_6\,
      O(0) => \pckt_size_counter_reg0_carry__0_n_7\,
      S(3) => \pckt_size_counter_reg_reg_n_0_[8]\,
      S(2) => \pckt_size_counter_reg_reg_n_0_[7]\,
      S(1) => \pckt_size_counter_reg_reg_n_0_[6]\,
      S(0) => \pckt_size_counter_reg_reg_n_0_[5]\
    );
\pckt_size_counter_reg0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pckt_size_counter_reg0_carry__0_n_0\,
      CO(3) => \NLW_pckt_size_counter_reg0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \pckt_size_counter_reg0_carry__1_n_1\,
      CO(1) => \pckt_size_counter_reg0_carry__1_n_2\,
      CO(0) => \pckt_size_counter_reg0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pckt_size_counter_reg0_carry__1_n_4\,
      O(2) => \pckt_size_counter_reg0_carry__1_n_5\,
      O(1) => \pckt_size_counter_reg0_carry__1_n_6\,
      O(0) => \pckt_size_counter_reg0_carry__1_n_7\,
      S(3) => \pckt_size_counter_reg_reg_n_0_[12]\,
      S(2) => \pckt_size_counter_reg_reg_n_0_[11]\,
      S(1) => \pckt_size_counter_reg_reg_n_0_[10]\,
      S(0) => \pckt_size_counter_reg_reg_n_0_[9]\
    );
\pckt_size_counter_reg[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pckt_size_counter_reg_reg_n_0_[0]\,
      O => \pckt_size_counter_reg[0]_i_1__0_n_0\
    );
\pckt_size_counter_reg[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54441111"
    )
        port map (
      I0 => Q(0),
      I1 => \fsm_state[1]_i_1__0_n_0\,
      I2 => \generate_tlast0__5\,
      I3 => temp_m_axis_tvalid_next1_out_9,
      I4 => \fsm_state[0]_i_1__0_n_0\,
      O => \pckt_size_counter_reg[12]_i_1__0_n_0\
    );
\pckt_size_counter_reg[12]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CB"
    )
        port map (
      I0 => temp_m_axis_tvalid_next1_out_9,
      I1 => \fsm_state[0]_i_1__0_n_0\,
      I2 => \fsm_state[1]_i_1__0_n_0\,
      I3 => Q(0),
      O => pckt_size_counter_reg
    );
\pckt_size_counter_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg[0]_i_1__0_n_0\,
      Q => \pckt_size_counter_reg_reg_n_0_[0]\,
      R => \pckt_size_counter_reg[12]_i_1__0_n_0\
    );
\pckt_size_counter_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__1_n_6\,
      Q => \pckt_size_counter_reg_reg_n_0_[10]\,
      R => \pckt_size_counter_reg[12]_i_1__0_n_0\
    );
\pckt_size_counter_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__1_n_5\,
      Q => \pckt_size_counter_reg_reg_n_0_[11]\,
      R => \pckt_size_counter_reg[12]_i_1__0_n_0\
    );
\pckt_size_counter_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__1_n_4\,
      Q => \pckt_size_counter_reg_reg_n_0_[12]\,
      R => \pckt_size_counter_reg[12]_i_1__0_n_0\
    );
\pckt_size_counter_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => pckt_size_counter_reg0_carry_n_7,
      Q => \pckt_size_counter_reg_reg_n_0_[1]\,
      R => \pckt_size_counter_reg[12]_i_1__0_n_0\
    );
\pckt_size_counter_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => pckt_size_counter_reg0_carry_n_6,
      Q => \pckt_size_counter_reg_reg_n_0_[2]\,
      R => \pckt_size_counter_reg[12]_i_1__0_n_0\
    );
\pckt_size_counter_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => pckt_size_counter_reg0_carry_n_5,
      Q => \pckt_size_counter_reg_reg_n_0_[3]\,
      R => \pckt_size_counter_reg[12]_i_1__0_n_0\
    );
\pckt_size_counter_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => pckt_size_counter_reg0_carry_n_4,
      Q => \pckt_size_counter_reg_reg_n_0_[4]\,
      R => \pckt_size_counter_reg[12]_i_1__0_n_0\
    );
\pckt_size_counter_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__0_n_7\,
      Q => \pckt_size_counter_reg_reg_n_0_[5]\,
      R => \pckt_size_counter_reg[12]_i_1__0_n_0\
    );
\pckt_size_counter_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__0_n_6\,
      Q => \pckt_size_counter_reg_reg_n_0_[6]\,
      R => \pckt_size_counter_reg[12]_i_1__0_n_0\
    );
\pckt_size_counter_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__0_n_5\,
      Q => \pckt_size_counter_reg_reg_n_0_[7]\,
      R => \pckt_size_counter_reg[12]_i_1__0_n_0\
    );
\pckt_size_counter_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__0_n_4\,
      Q => \pckt_size_counter_reg_reg_n_0_[8]\,
      R => \pckt_size_counter_reg[12]_i_1__0_n_0\
    );
\pckt_size_counter_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__1_n_7\,
      Q => \pckt_size_counter_reg_reg_n_0_[9]\,
      R => \pckt_size_counter_reg[12]_i_1__0_n_0\
    );
\pckt_size_reg_early[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000BF"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => \fsm_state[0]_i_1__0_n_0\,
      I3 => \fsm_state[1]_i_1__0_n_0\,
      I4 => Q(0),
      O => pckt_size_reg_early
    );
\pckt_size_reg_early_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(0),
      Q => \pckt_size_reg_early_reg_n_0_[0]\,
      R => '0'
    );
\pckt_size_reg_early_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(10),
      Q => \pckt_size_reg_early_reg_n_0_[10]\,
      R => '0'
    );
\pckt_size_reg_early_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(11),
      Q => \pckt_size_reg_early_reg_n_0_[11]\,
      R => '0'
    );
\pckt_size_reg_early_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(12),
      Q => \pckt_size_reg_early_reg_n_0_[12]\,
      R => '0'
    );
\pckt_size_reg_early_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(1),
      Q => \pckt_size_reg_early_reg_n_0_[1]\,
      R => '0'
    );
\pckt_size_reg_early_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(2),
      Q => \pckt_size_reg_early_reg_n_0_[2]\,
      R => '0'
    );
\pckt_size_reg_early_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(3),
      Q => \pckt_size_reg_early_reg_n_0_[3]\,
      R => '0'
    );
\pckt_size_reg_early_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(4),
      Q => \pckt_size_reg_early_reg_n_0_[4]\,
      R => '0'
    );
\pckt_size_reg_early_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(5),
      Q => \pckt_size_reg_early_reg_n_0_[5]\,
      R => '0'
    );
\pckt_size_reg_early_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(6),
      Q => \pckt_size_reg_early_reg_n_0_[6]\,
      R => '0'
    );
\pckt_size_reg_early_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(7),
      Q => \pckt_size_reg_early_reg_n_0_[7]\,
      R => '0'
    );
\pckt_size_reg_early_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(8),
      Q => \pckt_size_reg_early_reg_n_0_[8]\,
      R => '0'
    );
\pckt_size_reg_early_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(9),
      Q => \pckt_size_reg_early_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisPacketSplitter_39 is
  port (
    operation_busy_bus : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_reg_reg : out STD_LOGIC;
    operation_error_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid_reg_reg : out STD_LOGIC;
    temp_m_axis_tvalid_reg_4 : out STD_LOGIC;
    int_aps_wght_m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early_7 : in STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg : in STD_LOGIC;
    temp_m_axis_tvalid_next1_out_10 : in STD_LOGIC;
    s_axis_t_tready_int_12 : in STD_LOGIC;
    store_u_13 : in STD_LOGIC;
    \temp_m_axis_tdata_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    int_spl_wght_m_axis_tlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_state_reg[1]_0\ : in STD_LOGIC;
    operation_start : in STD_LOGIC;
    \fsm_state_reg[0]_0\ : in STD_LOGIC;
    \fsm_state_reg[0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisPacketSplitter_39 : entity is "AxisPacketSplitter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisPacketSplitter_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisPacketSplitter_39 is
  signal fsm_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \fsm_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \fsm_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \generate_tlast0__5\ : STD_LOGIC;
  signal \generate_tlast0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \generate_tlast0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \generate_tlast0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \generate_tlast0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \generate_tlast0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal generate_tlast0_carry_n_0 : STD_LOGIC;
  signal generate_tlast0_carry_n_1 : STD_LOGIC;
  signal generate_tlast0_carry_n_2 : STD_LOGIC;
  signal generate_tlast0_carry_n_3 : STD_LOGIC;
  signal \operation_busy_i_1__0_n_0\ : STD_LOGIC;
  signal \operation_error_i_1__1_n_0\ : STD_LOGIC;
  signal pckt_size_counter_reg : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_0\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_1\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_2\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_3\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_4\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_5\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_6\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_7\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_1\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_2\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_3\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_4\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_5\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_6\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_7\ : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_0 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_1 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_2 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_3 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_4 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_5 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_6 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_7 : STD_LOGIC;
  signal \pckt_size_counter_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \pckt_size_counter_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal pckt_size_reg_early : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[0]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[10]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[11]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[12]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[1]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[2]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[3]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[4]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[5]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[6]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[7]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[8]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_generate_tlast0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_generate_tlast0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_generate_tlast0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pckt_size_counter_reg0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \operation_busy_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \operation_error_i_1__1\ : label is "soft_lutpair60";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of pckt_size_counter_reg0_carry : label is 35;
  attribute ADDER_THRESHOLD of \pckt_size_counter_reg0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \pckt_size_counter_reg0_carry__1\ : label is 35;
begin
\fsm_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA000000FC00AA00"
    )
        port map (
      I0 => operation_start,
      I1 => \fsm_state_reg[0]_0\,
      I2 => \generate_tlast0__5\,
      I3 => \fsm_state_reg[0]_1\,
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => \fsm_state[0]_i_1__1_n_0\
    );
\fsm_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => temp_m_axis_tvalid_next1_out_10,
      I1 => int_spl_wght_m_axis_tlast(0),
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => Q(0),
      I5 => \fsm_state_reg[1]_0\,
      O => \fsm_state[1]_i_1__1_n_0\
    );
\fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \fsm_state[0]_i_1__1_n_0\,
      Q => fsm_state(0),
      R => Q(0)
    );
\fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \fsm_state[1]_i_1__1_n_0\,
      Q => fsm_state(1),
      R => Q(0)
    );
generate_tlast0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => generate_tlast0_carry_n_0,
      CO(2) => generate_tlast0_carry_n_1,
      CO(1) => generate_tlast0_carry_n_2,
      CO(0) => generate_tlast0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_generate_tlast0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \generate_tlast0_carry_i_1__1_n_0\,
      S(2) => \generate_tlast0_carry_i_2__1_n_0\,
      S(1) => \generate_tlast0_carry_i_3__1_n_0\,
      S(0) => \generate_tlast0_carry_i_4__1_n_0\
    );
\generate_tlast0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => generate_tlast0_carry_n_0,
      CO(3 downto 1) => \NLW_generate_tlast0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \generate_tlast0__5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_generate_tlast0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \generate_tlast0_carry__0_i_1__1_n_0\
    );
\generate_tlast0_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pckt_size_reg_early_reg_n_0_[12]\,
      I1 => \pckt_size_counter_reg_reg_n_0_[12]\,
      O => \generate_tlast0_carry__0_i_1__1_n_0\
    );
\generate_tlast0_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \pckt_size_counter_reg_reg_n_0_[9]\,
      I1 => \pckt_size_reg_early_reg_n_0_[9]\,
      I2 => \pckt_size_counter_reg_reg_n_0_[10]\,
      I3 => \pckt_size_reg_early_reg_n_0_[10]\,
      I4 => \pckt_size_reg_early_reg_n_0_[11]\,
      I5 => \pckt_size_counter_reg_reg_n_0_[11]\,
      O => \generate_tlast0_carry_i_1__1_n_0\
    );
\generate_tlast0_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \pckt_size_counter_reg_reg_n_0_[6]\,
      I1 => \pckt_size_reg_early_reg_n_0_[6]\,
      I2 => \pckt_size_counter_reg_reg_n_0_[7]\,
      I3 => \pckt_size_reg_early_reg_n_0_[7]\,
      I4 => \pckt_size_reg_early_reg_n_0_[8]\,
      I5 => \pckt_size_counter_reg_reg_n_0_[8]\,
      O => \generate_tlast0_carry_i_2__1_n_0\
    );
\generate_tlast0_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \pckt_size_counter_reg_reg_n_0_[3]\,
      I1 => \pckt_size_reg_early_reg_n_0_[3]\,
      I2 => \pckt_size_counter_reg_reg_n_0_[4]\,
      I3 => \pckt_size_reg_early_reg_n_0_[4]\,
      I4 => \pckt_size_reg_early_reg_n_0_[5]\,
      I5 => \pckt_size_counter_reg_reg_n_0_[5]\,
      O => \generate_tlast0_carry_i_3__1_n_0\
    );
\generate_tlast0_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \pckt_size_counter_reg_reg_n_0_[0]\,
      I1 => \pckt_size_reg_early_reg_n_0_[0]\,
      I2 => \pckt_size_counter_reg_reg_n_0_[1]\,
      I3 => \pckt_size_reg_early_reg_n_0_[1]\,
      I4 => \pckt_size_reg_early_reg_n_0_[2]\,
      I5 => \pckt_size_counter_reg_reg_n_0_[2]\,
      O => \generate_tlast0_carry_i_4__1_n_0\
    );
in_axis_register_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_42
     port map (
      Q(0) => Q(0),
      core_clk => core_clk,
      int_aps_wght_m_axis_tdata(15 downto 0) => int_aps_wght_m_axis_tdata(15 downto 0),
      m_axis_tvalid_reg_reg_0 => m_axis_tvalid_reg_reg,
      m_axis_tvalid_reg_reg_1 => m_axis_tvalid_reg_reg_0,
      s_axis_t_tready_int_12 => s_axis_t_tready_int_12,
      s_axis_tready_early_7 => s_axis_tready_early_7,
      s_axis_tready_reg_reg_0 => s_axis_tready_reg_reg,
      store_u_13 => store_u_13,
      \temp_m_axis_tdata_reg_reg[15]_0\(15 downto 0) => \temp_m_axis_tdata_reg_reg[15]\(15 downto 0),
      temp_m_axis_tvalid_reg_4 => temp_m_axis_tvalid_reg_4,
      temp_m_axis_tvalid_reg_reg_0 => temp_m_axis_tvalid_reg_reg
    );
\operation_busy_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fsm_state[0]_i_1__1_n_0\,
      I1 => \fsm_state[1]_i_1__1_n_0\,
      O => \operation_busy_i_1__0_n_0\
    );
operation_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => p_0_in,
      D => \operation_busy_i_1__0_n_0\,
      Q => operation_busy_bus(0),
      R => '0'
    );
\operation_error_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fsm_state[1]_i_1__1_n_0\,
      I1 => \fsm_state[0]_i_1__1_n_0\,
      O => \operation_error_i_1__1_n_0\
    );
operation_error_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => p_0_in,
      D => \operation_error_i_1__1_n_0\,
      Q => operation_error_reg_0(0),
      R => '0'
    );
pckt_size_counter_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pckt_size_counter_reg0_carry_n_0,
      CO(2) => pckt_size_counter_reg0_carry_n_1,
      CO(1) => pckt_size_counter_reg0_carry_n_2,
      CO(0) => pckt_size_counter_reg0_carry_n_3,
      CYINIT => \pckt_size_counter_reg_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => pckt_size_counter_reg0_carry_n_4,
      O(2) => pckt_size_counter_reg0_carry_n_5,
      O(1) => pckt_size_counter_reg0_carry_n_6,
      O(0) => pckt_size_counter_reg0_carry_n_7,
      S(3) => \pckt_size_counter_reg_reg_n_0_[4]\,
      S(2) => \pckt_size_counter_reg_reg_n_0_[3]\,
      S(1) => \pckt_size_counter_reg_reg_n_0_[2]\,
      S(0) => \pckt_size_counter_reg_reg_n_0_[1]\
    );
\pckt_size_counter_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pckt_size_counter_reg0_carry_n_0,
      CO(3) => \pckt_size_counter_reg0_carry__0_n_0\,
      CO(2) => \pckt_size_counter_reg0_carry__0_n_1\,
      CO(1) => \pckt_size_counter_reg0_carry__0_n_2\,
      CO(0) => \pckt_size_counter_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pckt_size_counter_reg0_carry__0_n_4\,
      O(2) => \pckt_size_counter_reg0_carry__0_n_5\,
      O(1) => \pckt_size_counter_reg0_carry__0_n_6\,
      O(0) => \pckt_size_counter_reg0_carry__0_n_7\,
      S(3) => \pckt_size_counter_reg_reg_n_0_[8]\,
      S(2) => \pckt_size_counter_reg_reg_n_0_[7]\,
      S(1) => \pckt_size_counter_reg_reg_n_0_[6]\,
      S(0) => \pckt_size_counter_reg_reg_n_0_[5]\
    );
\pckt_size_counter_reg0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pckt_size_counter_reg0_carry__0_n_0\,
      CO(3) => \NLW_pckt_size_counter_reg0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \pckt_size_counter_reg0_carry__1_n_1\,
      CO(1) => \pckt_size_counter_reg0_carry__1_n_2\,
      CO(0) => \pckt_size_counter_reg0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pckt_size_counter_reg0_carry__1_n_4\,
      O(2) => \pckt_size_counter_reg0_carry__1_n_5\,
      O(1) => \pckt_size_counter_reg0_carry__1_n_6\,
      O(0) => \pckt_size_counter_reg0_carry__1_n_7\,
      S(3) => \pckt_size_counter_reg_reg_n_0_[12]\,
      S(2) => \pckt_size_counter_reg_reg_n_0_[11]\,
      S(1) => \pckt_size_counter_reg_reg_n_0_[10]\,
      S(0) => \pckt_size_counter_reg_reg_n_0_[9]\
    );
\pckt_size_counter_reg[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pckt_size_counter_reg_reg_n_0_[0]\,
      O => \pckt_size_counter_reg[0]_i_1__1_n_0\
    );
\pckt_size_counter_reg[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54441111"
    )
        port map (
      I0 => Q(0),
      I1 => \fsm_state[1]_i_1__1_n_0\,
      I2 => \generate_tlast0__5\,
      I3 => temp_m_axis_tvalid_next1_out_10,
      I4 => \fsm_state[0]_i_1__1_n_0\,
      O => \pckt_size_counter_reg[12]_i_1__1_n_0\
    );
\pckt_size_counter_reg[12]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CB"
    )
        port map (
      I0 => temp_m_axis_tvalid_next1_out_10,
      I1 => \fsm_state[0]_i_1__1_n_0\,
      I2 => \fsm_state[1]_i_1__1_n_0\,
      I3 => Q(0),
      O => pckt_size_counter_reg
    );
\pckt_size_counter_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg[0]_i_1__1_n_0\,
      Q => \pckt_size_counter_reg_reg_n_0_[0]\,
      R => \pckt_size_counter_reg[12]_i_1__1_n_0\
    );
\pckt_size_counter_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__1_n_6\,
      Q => \pckt_size_counter_reg_reg_n_0_[10]\,
      R => \pckt_size_counter_reg[12]_i_1__1_n_0\
    );
\pckt_size_counter_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__1_n_5\,
      Q => \pckt_size_counter_reg_reg_n_0_[11]\,
      R => \pckt_size_counter_reg[12]_i_1__1_n_0\
    );
\pckt_size_counter_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__1_n_4\,
      Q => \pckt_size_counter_reg_reg_n_0_[12]\,
      R => \pckt_size_counter_reg[12]_i_1__1_n_0\
    );
\pckt_size_counter_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => pckt_size_counter_reg0_carry_n_7,
      Q => \pckt_size_counter_reg_reg_n_0_[1]\,
      R => \pckt_size_counter_reg[12]_i_1__1_n_0\
    );
\pckt_size_counter_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => pckt_size_counter_reg0_carry_n_6,
      Q => \pckt_size_counter_reg_reg_n_0_[2]\,
      R => \pckt_size_counter_reg[12]_i_1__1_n_0\
    );
\pckt_size_counter_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => pckt_size_counter_reg0_carry_n_5,
      Q => \pckt_size_counter_reg_reg_n_0_[3]\,
      R => \pckt_size_counter_reg[12]_i_1__1_n_0\
    );
\pckt_size_counter_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => pckt_size_counter_reg0_carry_n_4,
      Q => \pckt_size_counter_reg_reg_n_0_[4]\,
      R => \pckt_size_counter_reg[12]_i_1__1_n_0\
    );
\pckt_size_counter_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__0_n_7\,
      Q => \pckt_size_counter_reg_reg_n_0_[5]\,
      R => \pckt_size_counter_reg[12]_i_1__1_n_0\
    );
\pckt_size_counter_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__0_n_6\,
      Q => \pckt_size_counter_reg_reg_n_0_[6]\,
      R => \pckt_size_counter_reg[12]_i_1__1_n_0\
    );
\pckt_size_counter_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__0_n_5\,
      Q => \pckt_size_counter_reg_reg_n_0_[7]\,
      R => \pckt_size_counter_reg[12]_i_1__1_n_0\
    );
\pckt_size_counter_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__0_n_4\,
      Q => \pckt_size_counter_reg_reg_n_0_[8]\,
      R => \pckt_size_counter_reg[12]_i_1__1_n_0\
    );
\pckt_size_counter_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__1_n_7\,
      Q => \pckt_size_counter_reg_reg_n_0_[9]\,
      R => \pckt_size_counter_reg[12]_i_1__1_n_0\
    );
\pckt_size_reg_early[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000BF"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => \fsm_state[0]_i_1__1_n_0\,
      I3 => \fsm_state[1]_i_1__1_n_0\,
      I4 => Q(0),
      O => pckt_size_reg_early
    );
\pckt_size_reg_early_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(0),
      Q => \pckt_size_reg_early_reg_n_0_[0]\,
      R => '0'
    );
\pckt_size_reg_early_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(10),
      Q => \pckt_size_reg_early_reg_n_0_[10]\,
      R => '0'
    );
\pckt_size_reg_early_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(11),
      Q => \pckt_size_reg_early_reg_n_0_[11]\,
      R => '0'
    );
\pckt_size_reg_early_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(12),
      Q => \pckt_size_reg_early_reg_n_0_[12]\,
      R => '0'
    );
\pckt_size_reg_early_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(1),
      Q => \pckt_size_reg_early_reg_n_0_[1]\,
      R => '0'
    );
\pckt_size_reg_early_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(2),
      Q => \pckt_size_reg_early_reg_n_0_[2]\,
      R => '0'
    );
\pckt_size_reg_early_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(3),
      Q => \pckt_size_reg_early_reg_n_0_[3]\,
      R => '0'
    );
\pckt_size_reg_early_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(4),
      Q => \pckt_size_reg_early_reg_n_0_[4]\,
      R => '0'
    );
\pckt_size_reg_early_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(5),
      Q => \pckt_size_reg_early_reg_n_0_[5]\,
      R => '0'
    );
\pckt_size_reg_early_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(6),
      Q => \pckt_size_reg_early_reg_n_0_[6]\,
      R => '0'
    );
\pckt_size_reg_early_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(7),
      Q => \pckt_size_reg_early_reg_n_0_[7]\,
      R => '0'
    );
\pckt_size_reg_early_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(8),
      Q => \pckt_size_reg_early_reg_n_0_[8]\,
      R => '0'
    );
\pckt_size_reg_early_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(9),
      Q => \pckt_size_reg_early_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisPacketSplitter_40 is
  port (
    operation_busy_bus : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_reg_reg : out STD_LOGIC;
    operation_error_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid_reg_reg : out STD_LOGIC;
    temp_m_axis_tvalid_reg_5 : out STD_LOGIC;
    operation_error_reg_1 : out STD_LOGIC;
    int_aps_wght_m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early_8 : in STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg : in STD_LOGIC;
    temp_m_axis_tvalid_next1_out_11 : in STD_LOGIC;
    s_axis_t_tready_int : in STD_LOGIC;
    store_u : in STD_LOGIC;
    \temp_m_axis_tdata_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    int_spl_wght_m_axis_tlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_state_reg[1]_0\ : in STD_LOGIC;
    operation_start : in STD_LOGIC;
    \fsm_state_reg[0]_0\ : in STD_LOGIC;
    \fsm_state_reg[0]_1\ : in STD_LOGIC;
    operation_error_bus : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisPacketSplitter_40 : entity is "AxisPacketSplitter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisPacketSplitter_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisPacketSplitter_40 is
  signal fsm_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \fsm_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \fsm_state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \generate_tlast0__5\ : STD_LOGIC;
  signal \generate_tlast0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \generate_tlast0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \generate_tlast0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \generate_tlast0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \generate_tlast0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal generate_tlast0_carry_n_0 : STD_LOGIC;
  signal generate_tlast0_carry_n_1 : STD_LOGIC;
  signal generate_tlast0_carry_n_2 : STD_LOGIC;
  signal generate_tlast0_carry_n_3 : STD_LOGIC;
  signal \operation_busy_i_1__1_n_0\ : STD_LOGIC;
  signal \operation_error_i_1__2_n_0\ : STD_LOGIC;
  signal \^operation_error_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pckt_size_counter_reg : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_0\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_1\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_2\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_3\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_4\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_5\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_6\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__0_n_7\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_1\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_2\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_3\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_4\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_5\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_6\ : STD_LOGIC;
  signal \pckt_size_counter_reg0_carry__1_n_7\ : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_0 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_1 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_2 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_3 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_4 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_5 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_6 : STD_LOGIC;
  signal pckt_size_counter_reg0_carry_n_7 : STD_LOGIC;
  signal \pckt_size_counter_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \pckt_size_counter_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \pckt_size_counter_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal pckt_size_reg_early : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[0]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[10]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[11]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[12]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[1]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[2]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[3]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[4]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[5]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[6]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[7]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[8]\ : STD_LOGIC;
  signal \pckt_size_reg_early_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_generate_tlast0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_generate_tlast0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_generate_tlast0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pckt_size_counter_reg0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \operation_busy_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \operation_error_i_1__2\ : label is "soft_lutpair61";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of pckt_size_counter_reg0_carry : label is 35;
  attribute ADDER_THRESHOLD of \pckt_size_counter_reg0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \pckt_size_counter_reg0_carry__1\ : label is 35;
begin
  operation_error_reg_0(0) <= \^operation_error_reg_0\(0);
\fsm_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA000000FC00AA00"
    )
        port map (
      I0 => operation_start,
      I1 => \fsm_state_reg[0]_0\,
      I2 => \generate_tlast0__5\,
      I3 => \fsm_state_reg[0]_1\,
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => \fsm_state[0]_i_1__2_n_0\
    );
\fsm_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000080"
    )
        port map (
      I0 => temp_m_axis_tvalid_next1_out_11,
      I1 => int_spl_wght_m_axis_tlast(0),
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => Q(0),
      I5 => \fsm_state_reg[1]_0\,
      O => \fsm_state[1]_i_1__2_n_0\
    );
\fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \fsm_state[0]_i_1__2_n_0\,
      Q => fsm_state(0),
      R => Q(0)
    );
\fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \fsm_state[1]_i_1__2_n_0\,
      Q => fsm_state(1),
      R => Q(0)
    );
generate_tlast0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => generate_tlast0_carry_n_0,
      CO(2) => generate_tlast0_carry_n_1,
      CO(1) => generate_tlast0_carry_n_2,
      CO(0) => generate_tlast0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_generate_tlast0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \generate_tlast0_carry_i_1__2_n_0\,
      S(2) => \generate_tlast0_carry_i_2__2_n_0\,
      S(1) => \generate_tlast0_carry_i_3__2_n_0\,
      S(0) => \generate_tlast0_carry_i_4__2_n_0\
    );
\generate_tlast0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => generate_tlast0_carry_n_0,
      CO(3 downto 1) => \NLW_generate_tlast0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \generate_tlast0__5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_generate_tlast0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \generate_tlast0_carry__0_i_1__2_n_0\
    );
\generate_tlast0_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pckt_size_reg_early_reg_n_0_[12]\,
      I1 => \pckt_size_counter_reg_reg_n_0_[12]\,
      O => \generate_tlast0_carry__0_i_1__2_n_0\
    );
\generate_tlast0_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \pckt_size_counter_reg_reg_n_0_[9]\,
      I1 => \pckt_size_reg_early_reg_n_0_[9]\,
      I2 => \pckt_size_counter_reg_reg_n_0_[10]\,
      I3 => \pckt_size_reg_early_reg_n_0_[10]\,
      I4 => \pckt_size_reg_early_reg_n_0_[11]\,
      I5 => \pckt_size_counter_reg_reg_n_0_[11]\,
      O => \generate_tlast0_carry_i_1__2_n_0\
    );
\generate_tlast0_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \pckt_size_counter_reg_reg_n_0_[6]\,
      I1 => \pckt_size_reg_early_reg_n_0_[6]\,
      I2 => \pckt_size_counter_reg_reg_n_0_[7]\,
      I3 => \pckt_size_reg_early_reg_n_0_[7]\,
      I4 => \pckt_size_reg_early_reg_n_0_[8]\,
      I5 => \pckt_size_counter_reg_reg_n_0_[8]\,
      O => \generate_tlast0_carry_i_2__2_n_0\
    );
\generate_tlast0_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \pckt_size_counter_reg_reg_n_0_[3]\,
      I1 => \pckt_size_reg_early_reg_n_0_[3]\,
      I2 => \pckt_size_counter_reg_reg_n_0_[4]\,
      I3 => \pckt_size_reg_early_reg_n_0_[4]\,
      I4 => \pckt_size_reg_early_reg_n_0_[5]\,
      I5 => \pckt_size_counter_reg_reg_n_0_[5]\,
      O => \generate_tlast0_carry_i_3__2_n_0\
    );
\generate_tlast0_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \pckt_size_counter_reg_reg_n_0_[0]\,
      I1 => \pckt_size_reg_early_reg_n_0_[0]\,
      I2 => \pckt_size_counter_reg_reg_n_0_[1]\,
      I3 => \pckt_size_reg_early_reg_n_0_[1]\,
      I4 => \pckt_size_reg_early_reg_n_0_[2]\,
      I5 => \pckt_size_counter_reg_reg_n_0_[2]\,
      O => \generate_tlast0_carry_i_4__2_n_0\
    );
in_axis_register_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_41
     port map (
      Q(0) => Q(0),
      core_clk => core_clk,
      int_aps_wght_m_axis_tdata(15 downto 0) => int_aps_wght_m_axis_tdata(15 downto 0),
      m_axis_tvalid_reg_reg_0 => m_axis_tvalid_reg_reg,
      m_axis_tvalid_reg_reg_1 => m_axis_tvalid_reg_reg_0,
      s_axis_t_tready_int => s_axis_t_tready_int,
      s_axis_tready_early_8 => s_axis_tready_early_8,
      s_axis_tready_reg_reg_0 => s_axis_tready_reg_reg,
      store_u => store_u,
      \temp_m_axis_tdata_reg_reg[15]_0\(15 downto 0) => \temp_m_axis_tdata_reg_reg[15]\(15 downto 0),
      temp_m_axis_tvalid_reg_5 => temp_m_axis_tvalid_reg_5,
      temp_m_axis_tvalid_reg_reg_0 => temp_m_axis_tvalid_reg_reg
    );
\multi_channel_genblock.operation_error_reg_reduced_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^operation_error_reg_0\(0),
      I1 => operation_error_bus(2),
      I2 => operation_error_bus(1),
      I3 => operation_error_bus(0),
      O => operation_error_reg_1
    );
\operation_busy_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fsm_state[0]_i_1__2_n_0\,
      I1 => \fsm_state[1]_i_1__2_n_0\,
      O => \operation_busy_i_1__1_n_0\
    );
operation_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => p_0_in,
      D => \operation_busy_i_1__1_n_0\,
      Q => operation_busy_bus(0),
      R => '0'
    );
\operation_error_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fsm_state[1]_i_1__2_n_0\,
      I1 => \fsm_state[0]_i_1__2_n_0\,
      O => \operation_error_i_1__2_n_0\
    );
operation_error_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => p_0_in,
      D => \operation_error_i_1__2_n_0\,
      Q => \^operation_error_reg_0\(0),
      R => '0'
    );
pckt_size_counter_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pckt_size_counter_reg0_carry_n_0,
      CO(2) => pckt_size_counter_reg0_carry_n_1,
      CO(1) => pckt_size_counter_reg0_carry_n_2,
      CO(0) => pckt_size_counter_reg0_carry_n_3,
      CYINIT => \pckt_size_counter_reg_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => pckt_size_counter_reg0_carry_n_4,
      O(2) => pckt_size_counter_reg0_carry_n_5,
      O(1) => pckt_size_counter_reg0_carry_n_6,
      O(0) => pckt_size_counter_reg0_carry_n_7,
      S(3) => \pckt_size_counter_reg_reg_n_0_[4]\,
      S(2) => \pckt_size_counter_reg_reg_n_0_[3]\,
      S(1) => \pckt_size_counter_reg_reg_n_0_[2]\,
      S(0) => \pckt_size_counter_reg_reg_n_0_[1]\
    );
\pckt_size_counter_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pckt_size_counter_reg0_carry_n_0,
      CO(3) => \pckt_size_counter_reg0_carry__0_n_0\,
      CO(2) => \pckt_size_counter_reg0_carry__0_n_1\,
      CO(1) => \pckt_size_counter_reg0_carry__0_n_2\,
      CO(0) => \pckt_size_counter_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pckt_size_counter_reg0_carry__0_n_4\,
      O(2) => \pckt_size_counter_reg0_carry__0_n_5\,
      O(1) => \pckt_size_counter_reg0_carry__0_n_6\,
      O(0) => \pckt_size_counter_reg0_carry__0_n_7\,
      S(3) => \pckt_size_counter_reg_reg_n_0_[8]\,
      S(2) => \pckt_size_counter_reg_reg_n_0_[7]\,
      S(1) => \pckt_size_counter_reg_reg_n_0_[6]\,
      S(0) => \pckt_size_counter_reg_reg_n_0_[5]\
    );
\pckt_size_counter_reg0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pckt_size_counter_reg0_carry__0_n_0\,
      CO(3) => \NLW_pckt_size_counter_reg0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \pckt_size_counter_reg0_carry__1_n_1\,
      CO(1) => \pckt_size_counter_reg0_carry__1_n_2\,
      CO(0) => \pckt_size_counter_reg0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pckt_size_counter_reg0_carry__1_n_4\,
      O(2) => \pckt_size_counter_reg0_carry__1_n_5\,
      O(1) => \pckt_size_counter_reg0_carry__1_n_6\,
      O(0) => \pckt_size_counter_reg0_carry__1_n_7\,
      S(3) => \pckt_size_counter_reg_reg_n_0_[12]\,
      S(2) => \pckt_size_counter_reg_reg_n_0_[11]\,
      S(1) => \pckt_size_counter_reg_reg_n_0_[10]\,
      S(0) => \pckt_size_counter_reg_reg_n_0_[9]\
    );
\pckt_size_counter_reg[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pckt_size_counter_reg_reg_n_0_[0]\,
      O => \pckt_size_counter_reg[0]_i_1__2_n_0\
    );
\pckt_size_counter_reg[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54441111"
    )
        port map (
      I0 => Q(0),
      I1 => \fsm_state[1]_i_1__2_n_0\,
      I2 => \generate_tlast0__5\,
      I3 => temp_m_axis_tvalid_next1_out_11,
      I4 => \fsm_state[0]_i_1__2_n_0\,
      O => \pckt_size_counter_reg[12]_i_1__2_n_0\
    );
\pckt_size_counter_reg[12]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00CB"
    )
        port map (
      I0 => temp_m_axis_tvalid_next1_out_11,
      I1 => \fsm_state[0]_i_1__2_n_0\,
      I2 => \fsm_state[1]_i_1__2_n_0\,
      I3 => Q(0),
      O => pckt_size_counter_reg
    );
\pckt_size_counter_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg[0]_i_1__2_n_0\,
      Q => \pckt_size_counter_reg_reg_n_0_[0]\,
      R => \pckt_size_counter_reg[12]_i_1__2_n_0\
    );
\pckt_size_counter_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__1_n_6\,
      Q => \pckt_size_counter_reg_reg_n_0_[10]\,
      R => \pckt_size_counter_reg[12]_i_1__2_n_0\
    );
\pckt_size_counter_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__1_n_5\,
      Q => \pckt_size_counter_reg_reg_n_0_[11]\,
      R => \pckt_size_counter_reg[12]_i_1__2_n_0\
    );
\pckt_size_counter_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__1_n_4\,
      Q => \pckt_size_counter_reg_reg_n_0_[12]\,
      R => \pckt_size_counter_reg[12]_i_1__2_n_0\
    );
\pckt_size_counter_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => pckt_size_counter_reg0_carry_n_7,
      Q => \pckt_size_counter_reg_reg_n_0_[1]\,
      R => \pckt_size_counter_reg[12]_i_1__2_n_0\
    );
\pckt_size_counter_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => pckt_size_counter_reg0_carry_n_6,
      Q => \pckt_size_counter_reg_reg_n_0_[2]\,
      R => \pckt_size_counter_reg[12]_i_1__2_n_0\
    );
\pckt_size_counter_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => pckt_size_counter_reg0_carry_n_5,
      Q => \pckt_size_counter_reg_reg_n_0_[3]\,
      R => \pckt_size_counter_reg[12]_i_1__2_n_0\
    );
\pckt_size_counter_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => pckt_size_counter_reg0_carry_n_4,
      Q => \pckt_size_counter_reg_reg_n_0_[4]\,
      R => \pckt_size_counter_reg[12]_i_1__2_n_0\
    );
\pckt_size_counter_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__0_n_7\,
      Q => \pckt_size_counter_reg_reg_n_0_[5]\,
      R => \pckt_size_counter_reg[12]_i_1__2_n_0\
    );
\pckt_size_counter_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__0_n_6\,
      Q => \pckt_size_counter_reg_reg_n_0_[6]\,
      R => \pckt_size_counter_reg[12]_i_1__2_n_0\
    );
\pckt_size_counter_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__0_n_5\,
      Q => \pckt_size_counter_reg_reg_n_0_[7]\,
      R => \pckt_size_counter_reg[12]_i_1__2_n_0\
    );
\pckt_size_counter_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__0_n_4\,
      Q => \pckt_size_counter_reg_reg_n_0_[8]\,
      R => \pckt_size_counter_reg[12]_i_1__2_n_0\
    );
\pckt_size_counter_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_counter_reg,
      D => \pckt_size_counter_reg0_carry__1_n_7\,
      Q => \pckt_size_counter_reg_reg_n_0_[9]\,
      R => \pckt_size_counter_reg[12]_i_1__2_n_0\
    );
\pckt_size_reg_early[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000BF"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => \fsm_state[0]_i_1__2_n_0\,
      I3 => \fsm_state[1]_i_1__2_n_0\,
      I4 => Q(0),
      O => pckt_size_reg_early
    );
\pckt_size_reg_early_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(0),
      Q => \pckt_size_reg_early_reg_n_0_[0]\,
      R => '0'
    );
\pckt_size_reg_early_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(10),
      Q => \pckt_size_reg_early_reg_n_0_[10]\,
      R => '0'
    );
\pckt_size_reg_early_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(11),
      Q => \pckt_size_reg_early_reg_n_0_[11]\,
      R => '0'
    );
\pckt_size_reg_early_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(12),
      Q => \pckt_size_reg_early_reg_n_0_[12]\,
      R => '0'
    );
\pckt_size_reg_early_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(1),
      Q => \pckt_size_reg_early_reg_n_0_[1]\,
      R => '0'
    );
\pckt_size_reg_early_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(2),
      Q => \pckt_size_reg_early_reg_n_0_[2]\,
      R => '0'
    );
\pckt_size_reg_early_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(3),
      Q => \pckt_size_reg_early_reg_n_0_[3]\,
      R => '0'
    );
\pckt_size_reg_early_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(4),
      Q => \pckt_size_reg_early_reg_n_0_[4]\,
      R => '0'
    );
\pckt_size_reg_early_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(5),
      Q => \pckt_size_reg_early_reg_n_0_[5]\,
      R => '0'
    );
\pckt_size_reg_early_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(6),
      Q => \pckt_size_reg_early_reg_n_0_[6]\,
      R => '0'
    );
\pckt_size_reg_early_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(7),
      Q => \pckt_size_reg_early_reg_n_0_[7]\,
      R => '0'
    );
\pckt_size_reg_early_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(8),
      Q => \pckt_size_reg_early_reg_n_0_[8]\,
      R => '0'
    );
\pckt_size_reg_early_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => pckt_size_reg_early,
      D => D(9),
      Q => \pckt_size_reg_early_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisSplitter is
  port (
    s_axis_tready : out STD_LOGIC;
    int_spl_wght_m_axis_tlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg : out STD_LOGIC;
    int_axis_tvalid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    new_transfer : out STD_LOGIC;
    s_axis_tlast_int : out STD_LOGIC;
    temp_m_axis_tvalid_next1_out : out STD_LOGIC;
    m_axis_tlast_reg_reg : out STD_LOGIC;
    operation_busy_reg : out STD_LOGIC;
    \m_axis_tkeep_reg_reg[1]\ : out STD_LOGIC;
    temp_m_axis_tvalid_next1_out_0 : out STD_LOGIC;
    \m_axis_tkeep_reg_reg[1]_0\ : out STD_LOGIC;
    \m_axis_tkeep_reg_reg[2]\ : out STD_LOGIC;
    temp_m_axis_tvalid_next1_out_1 : out STD_LOGIC;
    \m_axis_tkeep_reg_reg[2]_0\ : out STD_LOGIC;
    \m_axis_tkeep_reg_reg[3]\ : out STD_LOGIC;
    temp_m_axis_tvalid_next1_out_2 : out STD_LOGIC;
    \m_axis_tkeep_reg_reg[3]_0\ : out STD_LOGIC;
    \m_axis_tdata_reg_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    int_adp_wght_m_axis_tlast : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg : in STD_LOGIC;
    m_axis_tvalid_reg_reg : in STD_LOGIC;
    int_adp_wght_m_axis_tvalid : in STD_LOGIC;
    m_axis_tlast_reg_reg_0 : in STD_LOGIC_VECTOR ( 68 downto 0 );
    m_terminate_frame_reg : in STD_LOGIC;
    operation_busy_bus : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tready_int : in STD_LOGIC;
    s_axis_tready_int_3 : in STD_LOGIC;
    s_axis_tready_int_4 : in STD_LOGIC;
    s_axis_tready_int_5 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisSplitter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisSplitter is
  signal locked_channels_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
in_axis_register_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized0\
     port map (
      CO(0) => CO(0),
      D(3 downto 0) => p_0_in(3 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      core_clk => core_clk,
      int_adp_wght_m_axis_tlast => int_adp_wght_m_axis_tlast,
      int_adp_wght_m_axis_tvalid => int_adp_wght_m_axis_tvalid,
      \locked_channels_reg_reg[3]\(3 downto 0) => locked_channels_reg(3 downto 0),
      \m_axis_tdata_reg_reg[63]_0\(63 downto 0) => \m_axis_tdata_reg_reg[63]\(63 downto 0),
      \m_axis_tkeep_reg_reg[1]_0\ => new_transfer,
      \m_axis_tkeep_reg_reg[1]_1\ => \m_axis_tkeep_reg_reg[1]\,
      \m_axis_tkeep_reg_reg[1]_2\ => \m_axis_tkeep_reg_reg[1]_0\,
      \m_axis_tkeep_reg_reg[2]_0\ => \m_axis_tkeep_reg_reg[2]\,
      \m_axis_tkeep_reg_reg[2]_1\ => \m_axis_tkeep_reg_reg[2]_0\,
      \m_axis_tkeep_reg_reg[3]_0\ => \m_axis_tkeep_reg_reg[3]\,
      \m_axis_tkeep_reg_reg[3]_1\ => \m_axis_tkeep_reg_reg[3]_0\,
      m_axis_tlast_reg_reg_0 => int_spl_wght_m_axis_tlast(0),
      m_axis_tlast_reg_reg_1 => m_axis_tlast_reg_reg,
      m_axis_tlast_reg_reg_2(68 downto 0) => m_axis_tlast_reg_reg_0(68 downto 0),
      m_axis_tvalid_reg_reg_0 => int_axis_tvalid,
      m_axis_tvalid_reg_reg_1 => m_axis_tvalid_reg_reg,
      m_terminate_frame_reg => m_terminate_frame_reg,
      operation_busy_bus(3 downto 0) => operation_busy_bus(3 downto 0),
      operation_busy_reg => operation_busy_reg,
      s_axis_tlast_int => s_axis_tlast_int,
      s_axis_tready_int => s_axis_tready_int,
      s_axis_tready_int_3 => s_axis_tready_int_3,
      s_axis_tready_int_4 => s_axis_tready_int_4,
      s_axis_tready_int_5 => s_axis_tready_int_5,
      s_axis_tready_reg_reg_0 => s_axis_tready,
      temp_m_axis_tvalid_next1_out => temp_m_axis_tvalid_next1_out,
      temp_m_axis_tvalid_next1_out_0 => temp_m_axis_tvalid_next1_out_0,
      temp_m_axis_tvalid_next1_out_1 => temp_m_axis_tvalid_next1_out_1,
      temp_m_axis_tvalid_next1_out_2 => temp_m_axis_tvalid_next1_out_2,
      temp_m_axis_tvalid_reg => temp_m_axis_tvalid_reg,
      temp_m_axis_tvalid_reg_reg_0 => temp_m_axis_tvalid_reg_reg
    );
\locked_channels_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => p_0_in(0),
      Q => locked_channels_reg(0),
      R => SR(0)
    );
\locked_channels_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => p_0_in(1),
      Q => locked_channels_reg(1),
      R => SR(0)
    );
\locked_channels_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => p_0_in(2),
      Q => locked_channels_reg(2),
      R => SR(0)
    );
\locked_channels_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => p_0_in(3),
      Q => locked_channels_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Buffer is
  port (
    int_buf_rslt_m_axis_tvalid : out STD_LOGIC;
    int_buf_rslt_s_axis_tready : out STD_LOGIC;
    int_buf_rslt_m_axis_tlast : out STD_LOGIC;
    \m_axis_tdata_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    int_buf_rslt_s_axis_tvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \upsize.s_axis_tvalid_reg\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Buffer is
begin
\genblk1[0].reg_i_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized1\
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => int_buf_rslt_s_axis_tready,
      Q(0) => Q(0),
      core_clk => core_clk,
      int_buf_rslt_m_axis_tlast => int_buf_rslt_m_axis_tlast,
      int_buf_rslt_m_axis_tvalid => int_buf_rslt_m_axis_tvalid,
      int_buf_rslt_s_axis_tvalid => int_buf_rslt_s_axis_tvalid,
      \m_axis_tdata_reg_reg[15]_0\(15 downto 0) => \m_axis_tdata_reg_reg[15]\(15 downto 0),
      \upsize.s_axis_tvalid_reg\ => \upsize.s_axis_tvalid_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CentralControlUnit is
  port (
    s_axil_ctrl_rvalid : out STD_LOGIC;
    s_axil_ctrl_arready : out STD_LOGIC;
    s_axil_ctrl_wready : out STD_LOGIC;
    s_axil_ctrl_awready : out STD_LOGIC;
    switch : out STD_LOGIC;
    switch_0 : out STD_LOGIC;
    switch_1 : out STD_LOGIC;
    samples_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \samples_out_reg[0]\ : out STD_LOGIC;
    \samples_out_reg[1]\ : out STD_LOGIC;
    \samples_out_reg[0]_0\ : out STD_LOGIC;
    \samples_out_reg[1]_0\ : out STD_LOGIC;
    operation_start : out STD_LOGIC;
    operation_busy : out STD_LOGIC;
    operation_complete : out STD_LOGIC;
    fsm_rst_0 : out STD_LOGIC;
    operation_error : out STD_LOGIC;
    internal_operation_error : out STD_LOGIC;
    locked : out STD_LOGIC;
    pl2ps_intr : out STD_LOGIC;
    interrupt_soft_reg_reg_0 : out STD_LOGIC;
    internal_error_asserted_reg_0 : out STD_LOGIC;
    fsm_rst_1 : out STD_LOGIC;
    fsm_rst_2 : out STD_LOGIC;
    \fsm_state_reg[2]_0\ : out STD_LOGIC;
    \s_axil_ctrl_awaddr[5]\ : out STD_LOGIC;
    s_axil_ctrl_bvalid : out STD_LOGIC;
    \data_size_reg[8]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \scle_size_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \grid_size_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axil_ctrl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pckt_size : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \fsm_state_reg[2]_1\ : out STD_LOGIC;
    \mem_reg[6][16]\ : out STD_LOGIC;
    fsm_rst : in STD_LOGIC;
    fsm_clk : in STD_LOGIC;
    samples_in_0 : in STD_LOGIC;
    \samples_out_reg[1]_1\ : in STD_LOGIC;
    sampled_signal_reg : in STD_LOGIC;
    samples_in_0_2 : in STD_LOGIC;
    \samples_out_reg[1]_2\ : in STD_LOGIC;
    sampled_signal_reg_0 : in STD_LOGIC;
    samples_in_0_3 : in STD_LOGIC;
    \samples_out_reg[1]_3\ : in STD_LOGIC;
    sampled_signal_reg_1 : in STD_LOGIC;
    interrupt_soft_reg_reg_1 : in STD_LOGIC;
    internal_error_asserted_reg_1 : in STD_LOGIC;
    s_axil_ctrl_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axil_ctrl_arvalid : in STD_LOGIC;
    s_axil_ctrl_rready : in STD_LOGIC;
    s_axil_ctrl_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axil_ctrl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axil_ctrl_bready : in STD_LOGIC;
    s_axil_ctrl_awvalid : in STD_LOGIC;
    s_axil_ctrl_wvalid : in STD_LOGIC;
    int_buf_rslt_m_axis_tlast : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axil_ctrl_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    internal_operation_error_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CentralControlUnit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CentralControlUnit is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^fsm_rst_0\ : STD_LOGIC;
  signal fsm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \fsm_state[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \fsm_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \^fsm_state_reg[2]_0\ : STD_LOGIC;
  signal \genblk1[1].sampler_peripheral_op_error_inst_n_4\ : STD_LOGIC;
  signal \genblk1[2].sampler_peripheral_op_error_inst_n_4\ : STD_LOGIC;
  signal \genblk1[2].sampler_peripheral_op_error_inst_n_5\ : STD_LOGIC;
  signal \glo_fsm_state_next_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \glo_fsm_state_next_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \glo_fsm_state_next_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \glo_fsm_state_next_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \^grid_size_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^internal_error_asserted_reg_0\ : STD_LOGIC;
  signal interrupt_soft_reg_early : STD_LOGIC;
  signal interrupt_soft_reg_early_reg_n_0 : STD_LOGIC;
  signal \^interrupt_soft_reg_reg_0\ : STD_LOGIC;
  signal \^operation_busy\ : STD_LOGIC;
  signal operation_done_rd : STD_LOGIC;
  signal \^operation_error\ : STD_LOGIC;
  signal peripheral_operation_error_sampled : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal register_file_n_10 : STD_LOGIC;
  signal register_file_n_11 : STD_LOGIC;
  signal register_file_n_12 : STD_LOGIC;
  signal register_file_n_13 : STD_LOGIC;
  signal register_file_n_14 : STD_LOGIC;
  signal register_file_n_15 : STD_LOGIC;
  signal register_file_n_16 : STD_LOGIC;
  signal register_file_n_17 : STD_LOGIC;
  signal register_file_n_18 : STD_LOGIC;
  signal register_file_n_19 : STD_LOGIC;
  signal register_file_n_20 : STD_LOGIC;
  signal register_file_n_21 : STD_LOGIC;
  signal register_file_n_22 : STD_LOGIC;
  signal register_file_n_23 : STD_LOGIC;
  signal register_file_n_24 : STD_LOGIC;
  signal register_file_n_25 : STD_LOGIC;
  signal register_file_n_26 : STD_LOGIC;
  signal register_file_n_27 : STD_LOGIC;
  signal register_file_n_28 : STD_LOGIC;
  signal register_file_n_29 : STD_LOGIC;
  signal register_file_n_30 : STD_LOGIC;
  signal register_file_n_31 : STD_LOGIC;
  signal register_file_n_32 : STD_LOGIC;
  signal register_file_n_33 : STD_LOGIC;
  signal register_file_n_34 : STD_LOGIC;
  signal register_file_n_35 : STD_LOGIC;
  signal register_file_n_36 : STD_LOGIC;
  signal register_file_n_37 : STD_LOGIC;
  signal register_file_n_38 : STD_LOGIC;
  signal register_file_n_39 : STD_LOGIC;
  signal register_file_n_4 : STD_LOGIC;
  signal register_file_n_40 : STD_LOGIC;
  signal register_file_n_41 : STD_LOGIC;
  signal register_file_n_42 : STD_LOGIC;
  signal register_file_n_43 : STD_LOGIC;
  signal register_file_n_44 : STD_LOGIC;
  signal register_file_n_45 : STD_LOGIC;
  signal register_file_n_46 : STD_LOGIC;
  signal register_file_n_49 : STD_LOGIC;
  signal register_file_n_50 : STD_LOGIC;
  signal register_file_n_53 : STD_LOGIC;
  signal register_file_n_8 : STD_LOGIC;
  signal register_file_n_87 : STD_LOGIC;
  signal register_file_n_88 : STD_LOGIC;
  signal register_file_n_89 : STD_LOGIC;
  signal register_file_n_90 : STD_LOGIC;
  signal register_file_n_92 : STD_LOGIC;
  signal results_left_reg0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \results_left_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \results_left_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \results_left_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \results_left_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \results_left_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \results_left_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \results_left_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \results_left_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \results_left_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \results_left_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \results_left_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \results_left_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \results_left_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \results_left_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \results_left_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \results_left_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \results_left_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \results_left_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \results_left_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \results_left_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \results_left_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \results_left_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \results_left_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \results_left_reg[31]_i_8_n_0\ : STD_LOGIC;
  signal \results_left_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \results_left_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \results_left_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \results_left_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \results_left_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \results_left_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \results_left_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \results_left_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal results_left_reg_next : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \results_left_reg_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \results_left_reg_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \results_left_reg_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \results_left_reg_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \results_left_reg_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \results_left_reg_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \results_left_reg_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \results_left_reg_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \results_left_reg_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \results_left_reg_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \results_left_reg_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \results_left_reg_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \results_left_reg_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \results_left_reg_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \results_left_reg_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \results_left_reg_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \results_left_reg_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \results_left_reg_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \results_left_reg_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \results_left_reg_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \results_left_reg_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \results_left_reg_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \results_left_reg_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \results_left_reg_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \results_left_reg_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \results_left_reg_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \results_left_reg_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \results_left_reg_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \results_left_reg_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \results_left_reg_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \results_left_reg_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \results_left_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \^scle_size_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wo_reg_rst : STD_LOGIC;
  signal \NLW_results_left_reg_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fsm_state[1]_i_2__3\ : label is "soft_lutpair99";
  attribute inverted : string;
  attribute inverted of \pckt_size_reg[12]_inv\ : label is "yes";
  attribute SOFT_HLUTNM of \results_left_reg[31]_i_3\ : label is "soft_lutpair99";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \results_left_reg_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \results_left_reg_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \results_left_reg_reg[19]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \results_left_reg_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \results_left_reg_reg[27]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \results_left_reg_reg[31]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \results_left_reg_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \results_left_reg_reg[7]_i_2\ : label is 35;
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  fsm_rst_0 <= \^fsm_rst_0\;
  \fsm_state_reg[2]_0\ <= \^fsm_state_reg[2]_0\;
  \grid_size_reg[5]_0\(5 downto 0) <= \^grid_size_reg[5]_0\(5 downto 0);
  internal_error_asserted_reg_0 <= \^internal_error_asserted_reg_0\;
  interrupt_soft_reg_reg_0 <= \^interrupt_soft_reg_reg_0\;
  operation_busy <= \^operation_busy\;
  operation_error <= \^operation_error\;
  \scle_size_reg[5]_0\(5 downto 0) <= \^scle_size_reg[5]_0\(5 downto 0);
\data_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_33,
      Q => \^q\(0),
      R => fsm_rst
    );
\data_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_32,
      Q => \^q\(1),
      R => fsm_rst
    );
\data_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_31,
      Q => \^q\(2),
      R => fsm_rst
    );
\data_size_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_30,
      Q => \^q\(3),
      R => fsm_rst
    );
\data_size_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_29,
      Q => \^q\(4),
      R => fsm_rst
    );
\data_size_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_28,
      Q => \^q\(5),
      R => fsm_rst
    );
\data_size_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_27,
      Q => \^q\(6),
      R => fsm_rst
    );
\data_size_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_26,
      Q => \^q\(7),
      R => fsm_rst
    );
\data_size_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_25,
      Q => \^q\(8),
      R => fsm_rst
    );
\fsm_state[1]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => fsm_state(0),
      I1 => \fsm_state[1]_i_6_n_0\,
      I2 => fsm_state(1),
      O => \fsm_state[1]_i_2__3_n_0\
    );
\fsm_state[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => register_file_n_90,
      I1 => register_file_n_89,
      I2 => register_file_n_88,
      I3 => register_file_n_87,
      I4 => int_buf_rslt_m_axis_tlast,
      O => \fsm_state[1]_i_6_n_0\
    );
\fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_10,
      Q => fsm_state(0),
      R => fsm_rst
    );
\fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => \^fsm_state_reg[2]_0\,
      Q => fsm_state(1),
      R => fsm_rst
    );
\fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_8,
      Q => fsm_state(2),
      R => fsm_rst
    );
\genblk1[0].sampler_peripheral_op_error_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sampler
     port map (
      fsm_clk => fsm_clk,
      peripheral_operation_error_sampled(0) => peripheral_operation_error_sampled(0),
      sampled_signal_reg_0 => sampled_signal_reg,
      samples_in_0 => samples_in_0,
      samples_out(1 downto 0) => samples_out(1 downto 0),
      \samples_out_reg[1]_0\ => \samples_out_reg[1]_1\,
      switch => switch
    );
\genblk1[1].sampler_peripheral_op_error_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sampler_33
     port map (
      Q(2 downto 0) => fsm_state(2 downto 0),
      fsm_clk => fsm_clk,
      operation_busy_i_3(1) => peripheral_operation_error_sampled(2),
      operation_busy_i_3(0) => peripheral_operation_error_sampled(0),
      peripheral_operation_error_sampled(0) => peripheral_operation_error_sampled(1),
      sampled_signal_reg_0 => \genblk1[1].sampler_peripheral_op_error_inst_n_4\,
      sampled_signal_reg_1 => sampled_signal_reg_0,
      samples_in_0_2 => samples_in_0_2,
      \samples_out_reg[0]_0\ => \samples_out_reg[0]\,
      \samples_out_reg[1]_0\ => \samples_out_reg[1]\,
      \samples_out_reg[1]_1\ => \samples_out_reg[1]_2\,
      switch_0 => switch_0
    );
\genblk1[2].sampler_peripheral_op_error_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Sampler_34
     port map (
      Q(2 downto 0) => fsm_state(2 downto 0),
      fsm_clk => fsm_clk,
      \fsm_state_reg[1]\ => \genblk1[2].sampler_peripheral_op_error_inst_n_4\,
      operation_done_rd => operation_done_rd,
      peripheral_operation_error_sampled(1 downto 0) => peripheral_operation_error_sampled(1 downto 0),
      sampled_signal_reg_0(0) => peripheral_operation_error_sampled(2),
      sampled_signal_reg_1 => \genblk1[2].sampler_peripheral_op_error_inst_n_5\,
      sampled_signal_reg_2 => sampled_signal_reg_1,
      samples_in_0_3 => samples_in_0_3,
      \samples_out_reg[0]_0\ => \samples_out_reg[0]_0\,
      \samples_out_reg[1]_0\ => \samples_out_reg[1]_0\,
      \samples_out_reg[1]_1\ => \samples_out_reg[1]_3\,
      switch_1 => switch_1
    );
\glo_fsm_state_next_reg[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => \glo_fsm_state_next_reg[2]_i_5_n_0\,
      I1 => \glo_fsm_state_next_reg[2]_i_6_n_0\,
      I2 => \glo_fsm_state_next_reg[2]_i_7_n_0\,
      I3 => \^q\(8),
      O => \data_size_reg[8]_0\
    );
\glo_fsm_state_next_reg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^grid_size_reg[5]_0\(0),
      I1 => \^grid_size_reg[5]_0\(3),
      I2 => \^grid_size_reg[5]_0\(5),
      I3 => \^grid_size_reg[5]_0\(1),
      I4 => \^grid_size_reg[5]_0\(4),
      I5 => \^grid_size_reg[5]_0\(2),
      O => \glo_fsm_state_next_reg[2]_i_5_n_0\
    );
\glo_fsm_state_next_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^scle_size_reg[5]_0\(0),
      I1 => \^scle_size_reg[5]_0\(4),
      I2 => \^scle_size_reg[5]_0\(5),
      I3 => \^scle_size_reg[5]_0\(1),
      I4 => \^scle_size_reg[5]_0\(3),
      I5 => \^scle_size_reg[5]_0\(2),
      O => \glo_fsm_state_next_reg[2]_i_6_n_0\
    );
\glo_fsm_state_next_reg[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \glo_fsm_state_next_reg[2]_i_8_n_0\,
      O => \glo_fsm_state_next_reg[2]_i_7_n_0\
    );
\glo_fsm_state_next_reg[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(6),
      O => \glo_fsm_state_next_reg[2]_i_8_n_0\
    );
\grid_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_45,
      Q => \^grid_size_reg[5]_0\(0),
      R => fsm_rst
    );
\grid_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_44,
      Q => \^grid_size_reg[5]_0\(1),
      R => fsm_rst
    );
\grid_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_43,
      Q => \^grid_size_reg[5]_0\(2),
      R => fsm_rst
    );
\grid_size_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_42,
      Q => \^grid_size_reg[5]_0\(3),
      R => fsm_rst
    );
\grid_size_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_41,
      Q => \^grid_size_reg[5]_0\(4),
      R => fsm_rst
    );
\grid_size_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_40,
      Q => \^grid_size_reg[5]_0\(5),
      R => fsm_rst
    );
internal_error_asserted_reg: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => internal_error_asserted_reg_1,
      Q => \^internal_error_asserted_reg_0\,
      R => fsm_rst
    );
internal_operation_error_reg: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_53,
      Q => internal_operation_error,
      R => fsm_rst
    );
interrupt_soft_reg_early_reg: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => interrupt_soft_reg_early,
      Q => interrupt_soft_reg_early_reg_n_0,
      R => fsm_rst
    );
interrupt_soft_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => interrupt_soft_reg_reg_1,
      Q => \^interrupt_soft_reg_reg_0\,
      R => fsm_rst
    );
locked_reg: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_4,
      Q => locked,
      R => fsm_rst
    );
operation_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_46,
      Q => \^operation_busy\,
      R => fsm_rst
    );
operation_complete_reg: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => \^fsm_rst_0\,
      Q => operation_complete,
      R => fsm_rst
    );
operation_error_reg: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_49,
      Q => \^operation_error\,
      R => fsm_rst
    );
operation_start_reg: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_11,
      Q => operation_start,
      R => fsm_rst
    );
\pckt_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_23,
      Q => pckt_size(0),
      R => fsm_rst
    );
\pckt_size_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_13,
      Q => pckt_size(10),
      R => fsm_rst
    );
\pckt_size_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_12,
      Q => pckt_size(11),
      R => fsm_rst
    );
\pckt_size_reg[12]_inv\: unisim.vcomponents.FDSE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_24,
      Q => pckt_size(12),
      S => fsm_rst
    );
\pckt_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_22,
      Q => pckt_size(1),
      R => fsm_rst
    );
\pckt_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_21,
      Q => pckt_size(2),
      R => fsm_rst
    );
\pckt_size_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_20,
      Q => pckt_size(3),
      R => fsm_rst
    );
\pckt_size_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_19,
      Q => pckt_size(4),
      R => fsm_rst
    );
\pckt_size_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_18,
      Q => pckt_size(5),
      R => fsm_rst
    );
\pckt_size_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_17,
      Q => pckt_size(6),
      R => fsm_rst
    );
\pckt_size_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_16,
      Q => pckt_size(7),
      R => fsm_rst
    );
\pckt_size_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_15,
      Q => pckt_size(8),
      R => fsm_rst
    );
\pckt_size_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_14,
      Q => pckt_size(9),
      R => fsm_rst
    );
pl2ps_intr_reg: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_92,
      Q => pl2ps_intr,
      R => fsm_rst
    );
register_file: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CCURegisterFile
     port map (
      D(2) => register_file_n_8,
      D(1) => \^fsm_state_reg[2]_0\,
      D(0) => register_file_n_10,
      E(0) => register_file_n_50,
      Q(2 downto 0) => fsm_state(2 downto 0),
      fsm_clk => fsm_clk,
      fsm_rst => fsm_rst,
      fsm_rst_0 => fsm_rst_1,
      fsm_rst_1 => fsm_rst_2,
      fsm_rst_2 => register_file_n_11,
      fsm_rst_3 => register_file_n_46,
      fsm_rst_4 => \^fsm_rst_0\,
      \fsm_state[1]_i_6\(31) => \results_left_reg_reg_n_0_[31]\,
      \fsm_state[1]_i_6\(30) => \results_left_reg_reg_n_0_[30]\,
      \fsm_state[1]_i_6\(29) => \results_left_reg_reg_n_0_[29]\,
      \fsm_state[1]_i_6\(28) => \results_left_reg_reg_n_0_[28]\,
      \fsm_state[1]_i_6\(27) => \results_left_reg_reg_n_0_[27]\,
      \fsm_state[1]_i_6\(26) => \results_left_reg_reg_n_0_[26]\,
      \fsm_state[1]_i_6\(25) => \results_left_reg_reg_n_0_[25]\,
      \fsm_state[1]_i_6\(24) => \results_left_reg_reg_n_0_[24]\,
      \fsm_state[1]_i_6\(23) => \results_left_reg_reg_n_0_[23]\,
      \fsm_state[1]_i_6\(22) => \results_left_reg_reg_n_0_[22]\,
      \fsm_state[1]_i_6\(21) => \results_left_reg_reg_n_0_[21]\,
      \fsm_state[1]_i_6\(20) => \results_left_reg_reg_n_0_[20]\,
      \fsm_state[1]_i_6\(19) => \results_left_reg_reg_n_0_[19]\,
      \fsm_state[1]_i_6\(18) => \results_left_reg_reg_n_0_[18]\,
      \fsm_state[1]_i_6\(17) => \results_left_reg_reg_n_0_[17]\,
      \fsm_state[1]_i_6\(16) => \results_left_reg_reg_n_0_[16]\,
      \fsm_state[1]_i_6\(15) => \results_left_reg_reg_n_0_[15]\,
      \fsm_state[1]_i_6\(14) => \results_left_reg_reg_n_0_[14]\,
      \fsm_state[1]_i_6\(13) => \results_left_reg_reg_n_0_[13]\,
      \fsm_state[1]_i_6\(12) => \results_left_reg_reg_n_0_[12]\,
      \fsm_state[1]_i_6\(11) => \results_left_reg_reg_n_0_[11]\,
      \fsm_state[1]_i_6\(10) => \results_left_reg_reg_n_0_[10]\,
      \fsm_state[1]_i_6\(9) => \results_left_reg_reg_n_0_[9]\,
      \fsm_state[1]_i_6\(8) => \results_left_reg_reg_n_0_[8]\,
      \fsm_state[1]_i_6\(7) => \results_left_reg_reg_n_0_[7]\,
      \fsm_state[1]_i_6\(6) => \results_left_reg_reg_n_0_[6]\,
      \fsm_state[1]_i_6\(5) => \results_left_reg_reg_n_0_[5]\,
      \fsm_state[1]_i_6\(4) => \results_left_reg_reg_n_0_[4]\,
      \fsm_state[1]_i_6\(3) => \results_left_reg_reg_n_0_[3]\,
      \fsm_state[1]_i_6\(2) => \results_left_reg_reg_n_0_[2]\,
      \fsm_state[1]_i_6\(1) => \results_left_reg_reg_n_0_[1]\,
      \fsm_state[1]_i_6\(0) => \results_left_reg_reg_n_0_[0]\,
      \fsm_state_reg[1]\ => register_file_n_4,
      \fsm_state_reg[1]_0\ => \genblk1[2].sampler_peripheral_op_error_inst_n_5\,
      \fsm_state_reg[1]_1\ => \fsm_state[1]_i_2__3_n_0\,
      \fsm_state_reg[2]\ => \fsm_state_reg[2]_1\,
      int_buf_rslt_m_axis_tlast => int_buf_rslt_m_axis_tlast,
      internal_error_asserted_reg => register_file_n_53,
      internal_operation_error_reg => \^internal_error_asserted_reg_0\,
      internal_operation_error_reg_0(0) => internal_operation_error_reg_0(0),
      interrupt_soft_reg_early => interrupt_soft_reg_early,
      interrupt_soft_reg_early_reg => interrupt_soft_reg_early_reg_n_0,
      interrupt_soft_reg_i_3_0 => \fsm_state[1]_i_6_n_0\,
      locked_reg => \genblk1[2].sampler_peripheral_op_error_inst_n_4\,
      locked_reg_0 => \^interrupt_soft_reg_reg_0\,
      m_axis_tlast_reg_reg => register_file_n_92,
      \mem_reg[0][8]_0\(8) => register_file_n_25,
      \mem_reg[0][8]_0\(7) => register_file_n_26,
      \mem_reg[0][8]_0\(6) => register_file_n_27,
      \mem_reg[0][8]_0\(5) => register_file_n_28,
      \mem_reg[0][8]_0\(4) => register_file_n_29,
      \mem_reg[0][8]_0\(3) => register_file_n_30,
      \mem_reg[0][8]_0\(2) => register_file_n_31,
      \mem_reg[0][8]_0\(1) => register_file_n_32,
      \mem_reg[0][8]_0\(0) => register_file_n_33,
      \mem_reg[1][5]_0\(5) => register_file_n_40,
      \mem_reg[1][5]_0\(4) => register_file_n_41,
      \mem_reg[1][5]_0\(3) => register_file_n_42,
      \mem_reg[1][5]_0\(2) => register_file_n_43,
      \mem_reg[1][5]_0\(1) => register_file_n_44,
      \mem_reg[1][5]_0\(0) => register_file_n_45,
      \mem_reg[2][5]_0\(5) => register_file_n_34,
      \mem_reg[2][5]_0\(4) => register_file_n_35,
      \mem_reg[2][5]_0\(3) => register_file_n_36,
      \mem_reg[2][5]_0\(2) => register_file_n_37,
      \mem_reg[2][5]_0\(1) => register_file_n_38,
      \mem_reg[2][5]_0\(0) => register_file_n_39,
      \mem_reg[3][31]_0\(31 downto 0) => results_left_reg0_in(31 downto 0),
      \mem_reg[4][11]_0\(11) => register_file_n_12,
      \mem_reg[4][11]_0\(10) => register_file_n_13,
      \mem_reg[4][11]_0\(9) => register_file_n_14,
      \mem_reg[4][11]_0\(8) => register_file_n_15,
      \mem_reg[4][11]_0\(7) => register_file_n_16,
      \mem_reg[4][11]_0\(6) => register_file_n_17,
      \mem_reg[4][11]_0\(5) => register_file_n_18,
      \mem_reg[4][11]_0\(4) => register_file_n_19,
      \mem_reg[4][11]_0\(3) => register_file_n_20,
      \mem_reg[4][11]_0\(2) => register_file_n_21,
      \mem_reg[4][11]_0\(1) => register_file_n_22,
      \mem_reg[4][11]_0\(0) => register_file_n_23,
      \mem_reg[4][12]_0\ => register_file_n_24,
      \mem_reg[6][16]_0\ => \mem_reg[6][16]\,
      \mem_reg[6][18]_0\ => register_file_n_49,
      \mem_reg[6][29]_0\(0) => D(0),
      operation_busy => \^operation_busy\,
      operation_busy_reg => \genblk1[1].sampler_peripheral_op_error_inst_n_4\,
      operation_done_rd => operation_done_rd,
      operation_error => \^operation_error\,
      results_left_reg_next(31 downto 0) => results_left_reg_next(31 downto 0),
      \results_left_reg_reg[12]\ => register_file_n_90,
      \results_left_reg_reg[20]\ => register_file_n_87,
      \results_left_reg_reg[28]\ => register_file_n_88,
      \results_left_reg_reg[4]\ => register_file_n_89,
      s_axil_ctrl_araddr(3 downto 0) => s_axil_ctrl_araddr(3 downto 0),
      s_axil_ctrl_arready => s_axil_ctrl_arready,
      s_axil_ctrl_arvalid => s_axil_ctrl_arvalid,
      s_axil_ctrl_awaddr(3 downto 0) => s_axil_ctrl_awaddr(3 downto 0),
      \s_axil_ctrl_awaddr[5]\ => \s_axil_ctrl_awaddr[5]\,
      s_axil_ctrl_awready => s_axil_ctrl_awready,
      s_axil_ctrl_awvalid => s_axil_ctrl_awvalid,
      s_axil_ctrl_bready => s_axil_ctrl_bready,
      s_axil_ctrl_bvalid => s_axil_ctrl_bvalid,
      s_axil_ctrl_rdata(31 downto 0) => s_axil_ctrl_rdata(31 downto 0),
      s_axil_ctrl_rready => s_axil_ctrl_rready,
      s_axil_ctrl_rvalid => s_axil_ctrl_rvalid,
      s_axil_ctrl_wdata(31 downto 0) => s_axil_ctrl_wdata(31 downto 0),
      s_axil_ctrl_wready => s_axil_ctrl_wready,
      s_axil_ctrl_wstrb(3 downto 0) => s_axil_ctrl_wstrb(3 downto 0),
      s_axil_ctrl_wvalid => s_axil_ctrl_wvalid,
      wo_reg_rst => wo_reg_rst
    );
\results_left_reg[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[11]\,
      O => \results_left_reg[11]_i_3_n_0\
    );
\results_left_reg[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[10]\,
      O => \results_left_reg[11]_i_4_n_0\
    );
\results_left_reg[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[9]\,
      O => \results_left_reg[11]_i_5_n_0\
    );
\results_left_reg[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[8]\,
      O => \results_left_reg[11]_i_6_n_0\
    );
\results_left_reg[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[15]\,
      O => \results_left_reg[15]_i_3_n_0\
    );
\results_left_reg[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[14]\,
      O => \results_left_reg[15]_i_4_n_0\
    );
\results_left_reg[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[13]\,
      O => \results_left_reg[15]_i_5_n_0\
    );
\results_left_reg[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[12]\,
      O => \results_left_reg[15]_i_6_n_0\
    );
\results_left_reg[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[19]\,
      O => \results_left_reg[19]_i_3_n_0\
    );
\results_left_reg[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[18]\,
      O => \results_left_reg[19]_i_4_n_0\
    );
\results_left_reg[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[17]\,
      O => \results_left_reg[19]_i_5_n_0\
    );
\results_left_reg[19]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[16]\,
      O => \results_left_reg[19]_i_6_n_0\
    );
\results_left_reg[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[23]\,
      O => \results_left_reg[23]_i_3_n_0\
    );
\results_left_reg[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[22]\,
      O => \results_left_reg[23]_i_4_n_0\
    );
\results_left_reg[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[21]\,
      O => \results_left_reg[23]_i_5_n_0\
    );
\results_left_reg[23]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[20]\,
      O => \results_left_reg[23]_i_6_n_0\
    );
\results_left_reg[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[27]\,
      O => \results_left_reg[27]_i_3_n_0\
    );
\results_left_reg[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[26]\,
      O => \results_left_reg[27]_i_4_n_0\
    );
\results_left_reg[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[25]\,
      O => \results_left_reg[27]_i_5_n_0\
    );
\results_left_reg[27]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[24]\,
      O => \results_left_reg[27]_i_6_n_0\
    );
\results_left_reg[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      O => wo_reg_rst
    );
\results_left_reg[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[31]\,
      O => \results_left_reg[31]_i_5_n_0\
    );
\results_left_reg[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[30]\,
      O => \results_left_reg[31]_i_6_n_0\
    );
\results_left_reg[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[29]\,
      O => \results_left_reg[31]_i_7_n_0\
    );
\results_left_reg[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[28]\,
      O => \results_left_reg[31]_i_8_n_0\
    );
\results_left_reg[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[3]\,
      O => \results_left_reg[3]_i_3_n_0\
    );
\results_left_reg[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[2]\,
      O => \results_left_reg[3]_i_4_n_0\
    );
\results_left_reg[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[1]\,
      O => \results_left_reg[3]_i_5_n_0\
    );
\results_left_reg[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => register_file_n_87,
      I1 => register_file_n_88,
      I2 => register_file_n_89,
      I3 => register_file_n_90,
      I4 => \results_left_reg_reg_n_0_[0]\,
      O => \results_left_reg[3]_i_6_n_0\
    );
\results_left_reg[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[7]\,
      O => \results_left_reg[7]_i_3_n_0\
    );
\results_left_reg[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[6]\,
      O => \results_left_reg[7]_i_4_n_0\
    );
\results_left_reg[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[5]\,
      O => \results_left_reg[7]_i_5_n_0\
    );
\results_left_reg[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \results_left_reg_reg_n_0_[4]\,
      O => \results_left_reg[7]_i_6_n_0\
    );
\results_left_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(0),
      Q => \results_left_reg_reg_n_0_[0]\,
      R => fsm_rst
    );
\results_left_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(10),
      Q => \results_left_reg_reg_n_0_[10]\,
      R => fsm_rst
    );
\results_left_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(11),
      Q => \results_left_reg_reg_n_0_[11]\,
      R => fsm_rst
    );
\results_left_reg_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \results_left_reg_reg[7]_i_2_n_0\,
      CO(3) => \results_left_reg_reg[11]_i_2_n_0\,
      CO(2) => \results_left_reg_reg[11]_i_2_n_1\,
      CO(1) => \results_left_reg_reg[11]_i_2_n_2\,
      CO(0) => \results_left_reg_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \results_left_reg_reg_n_0_[11]\,
      DI(2) => \results_left_reg_reg_n_0_[10]\,
      DI(1) => \results_left_reg_reg_n_0_[9]\,
      DI(0) => \results_left_reg_reg_n_0_[8]\,
      O(3 downto 0) => results_left_reg_next(11 downto 8),
      S(3) => \results_left_reg[11]_i_3_n_0\,
      S(2) => \results_left_reg[11]_i_4_n_0\,
      S(1) => \results_left_reg[11]_i_5_n_0\,
      S(0) => \results_left_reg[11]_i_6_n_0\
    );
\results_left_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(12),
      Q => \results_left_reg_reg_n_0_[12]\,
      R => fsm_rst
    );
\results_left_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(13),
      Q => \results_left_reg_reg_n_0_[13]\,
      R => fsm_rst
    );
\results_left_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(14),
      Q => \results_left_reg_reg_n_0_[14]\,
      R => fsm_rst
    );
\results_left_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(15),
      Q => \results_left_reg_reg_n_0_[15]\,
      R => fsm_rst
    );
\results_left_reg_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \results_left_reg_reg[11]_i_2_n_0\,
      CO(3) => \results_left_reg_reg[15]_i_2_n_0\,
      CO(2) => \results_left_reg_reg[15]_i_2_n_1\,
      CO(1) => \results_left_reg_reg[15]_i_2_n_2\,
      CO(0) => \results_left_reg_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \results_left_reg_reg_n_0_[15]\,
      DI(2) => \results_left_reg_reg_n_0_[14]\,
      DI(1) => \results_left_reg_reg_n_0_[13]\,
      DI(0) => \results_left_reg_reg_n_0_[12]\,
      O(3 downto 0) => results_left_reg_next(15 downto 12),
      S(3) => \results_left_reg[15]_i_3_n_0\,
      S(2) => \results_left_reg[15]_i_4_n_0\,
      S(1) => \results_left_reg[15]_i_5_n_0\,
      S(0) => \results_left_reg[15]_i_6_n_0\
    );
\results_left_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(16),
      Q => \results_left_reg_reg_n_0_[16]\,
      R => fsm_rst
    );
\results_left_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(17),
      Q => \results_left_reg_reg_n_0_[17]\,
      R => fsm_rst
    );
\results_left_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(18),
      Q => \results_left_reg_reg_n_0_[18]\,
      R => fsm_rst
    );
\results_left_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(19),
      Q => \results_left_reg_reg_n_0_[19]\,
      R => fsm_rst
    );
\results_left_reg_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \results_left_reg_reg[15]_i_2_n_0\,
      CO(3) => \results_left_reg_reg[19]_i_2_n_0\,
      CO(2) => \results_left_reg_reg[19]_i_2_n_1\,
      CO(1) => \results_left_reg_reg[19]_i_2_n_2\,
      CO(0) => \results_left_reg_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \results_left_reg_reg_n_0_[19]\,
      DI(2) => \results_left_reg_reg_n_0_[18]\,
      DI(1) => \results_left_reg_reg_n_0_[17]\,
      DI(0) => \results_left_reg_reg_n_0_[16]\,
      O(3 downto 0) => results_left_reg_next(19 downto 16),
      S(3) => \results_left_reg[19]_i_3_n_0\,
      S(2) => \results_left_reg[19]_i_4_n_0\,
      S(1) => \results_left_reg[19]_i_5_n_0\,
      S(0) => \results_left_reg[19]_i_6_n_0\
    );
\results_left_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(1),
      Q => \results_left_reg_reg_n_0_[1]\,
      R => fsm_rst
    );
\results_left_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(20),
      Q => \results_left_reg_reg_n_0_[20]\,
      R => fsm_rst
    );
\results_left_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(21),
      Q => \results_left_reg_reg_n_0_[21]\,
      R => fsm_rst
    );
\results_left_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(22),
      Q => \results_left_reg_reg_n_0_[22]\,
      R => fsm_rst
    );
\results_left_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(23),
      Q => \results_left_reg_reg_n_0_[23]\,
      R => fsm_rst
    );
\results_left_reg_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \results_left_reg_reg[19]_i_2_n_0\,
      CO(3) => \results_left_reg_reg[23]_i_2_n_0\,
      CO(2) => \results_left_reg_reg[23]_i_2_n_1\,
      CO(1) => \results_left_reg_reg[23]_i_2_n_2\,
      CO(0) => \results_left_reg_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \results_left_reg_reg_n_0_[23]\,
      DI(2) => \results_left_reg_reg_n_0_[22]\,
      DI(1) => \results_left_reg_reg_n_0_[21]\,
      DI(0) => \results_left_reg_reg_n_0_[20]\,
      O(3 downto 0) => results_left_reg_next(23 downto 20),
      S(3) => \results_left_reg[23]_i_3_n_0\,
      S(2) => \results_left_reg[23]_i_4_n_0\,
      S(1) => \results_left_reg[23]_i_5_n_0\,
      S(0) => \results_left_reg[23]_i_6_n_0\
    );
\results_left_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(24),
      Q => \results_left_reg_reg_n_0_[24]\,
      R => fsm_rst
    );
\results_left_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(25),
      Q => \results_left_reg_reg_n_0_[25]\,
      R => fsm_rst
    );
\results_left_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(26),
      Q => \results_left_reg_reg_n_0_[26]\,
      R => fsm_rst
    );
\results_left_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(27),
      Q => \results_left_reg_reg_n_0_[27]\,
      R => fsm_rst
    );
\results_left_reg_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \results_left_reg_reg[23]_i_2_n_0\,
      CO(3) => \results_left_reg_reg[27]_i_2_n_0\,
      CO(2) => \results_left_reg_reg[27]_i_2_n_1\,
      CO(1) => \results_left_reg_reg[27]_i_2_n_2\,
      CO(0) => \results_left_reg_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \results_left_reg_reg_n_0_[27]\,
      DI(2) => \results_left_reg_reg_n_0_[26]\,
      DI(1) => \results_left_reg_reg_n_0_[25]\,
      DI(0) => \results_left_reg_reg_n_0_[24]\,
      O(3 downto 0) => results_left_reg_next(27 downto 24),
      S(3) => \results_left_reg[27]_i_3_n_0\,
      S(2) => \results_left_reg[27]_i_4_n_0\,
      S(1) => \results_left_reg[27]_i_5_n_0\,
      S(0) => \results_left_reg[27]_i_6_n_0\
    );
\results_left_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(28),
      Q => \results_left_reg_reg_n_0_[28]\,
      R => fsm_rst
    );
\results_left_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(29),
      Q => \results_left_reg_reg_n_0_[29]\,
      R => fsm_rst
    );
\results_left_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(2),
      Q => \results_left_reg_reg_n_0_[2]\,
      R => fsm_rst
    );
\results_left_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(30),
      Q => \results_left_reg_reg_n_0_[30]\,
      R => fsm_rst
    );
\results_left_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(31),
      Q => \results_left_reg_reg_n_0_[31]\,
      R => fsm_rst
    );
\results_left_reg_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \results_left_reg_reg[27]_i_2_n_0\,
      CO(3) => \NLW_results_left_reg_reg[31]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \results_left_reg_reg[31]_i_4_n_1\,
      CO(1) => \results_left_reg_reg[31]_i_4_n_2\,
      CO(0) => \results_left_reg_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \results_left_reg_reg_n_0_[30]\,
      DI(1) => \results_left_reg_reg_n_0_[29]\,
      DI(0) => \results_left_reg_reg_n_0_[28]\,
      O(3 downto 0) => results_left_reg_next(31 downto 28),
      S(3) => \results_left_reg[31]_i_5_n_0\,
      S(2) => \results_left_reg[31]_i_6_n_0\,
      S(1) => \results_left_reg[31]_i_7_n_0\,
      S(0) => \results_left_reg[31]_i_8_n_0\
    );
\results_left_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(3),
      Q => \results_left_reg_reg_n_0_[3]\,
      R => fsm_rst
    );
\results_left_reg_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \results_left_reg_reg[3]_i_2_n_0\,
      CO(2) => \results_left_reg_reg[3]_i_2_n_1\,
      CO(1) => \results_left_reg_reg[3]_i_2_n_2\,
      CO(0) => \results_left_reg_reg[3]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \results_left_reg_reg_n_0_[3]\,
      DI(2) => \results_left_reg_reg_n_0_[2]\,
      DI(1) => \results_left_reg_reg_n_0_[1]\,
      DI(0) => \results_left_reg_reg_n_0_[0]\,
      O(3 downto 0) => results_left_reg_next(3 downto 0),
      S(3) => \results_left_reg[3]_i_3_n_0\,
      S(2) => \results_left_reg[3]_i_4_n_0\,
      S(1) => \results_left_reg[3]_i_5_n_0\,
      S(0) => \results_left_reg[3]_i_6_n_0\
    );
\results_left_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(4),
      Q => \results_left_reg_reg_n_0_[4]\,
      R => fsm_rst
    );
\results_left_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(5),
      Q => \results_left_reg_reg_n_0_[5]\,
      R => fsm_rst
    );
\results_left_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(6),
      Q => \results_left_reg_reg_n_0_[6]\,
      R => fsm_rst
    );
\results_left_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(7),
      Q => \results_left_reg_reg_n_0_[7]\,
      R => fsm_rst
    );
\results_left_reg_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \results_left_reg_reg[3]_i_2_n_0\,
      CO(3) => \results_left_reg_reg[7]_i_2_n_0\,
      CO(2) => \results_left_reg_reg[7]_i_2_n_1\,
      CO(1) => \results_left_reg_reg[7]_i_2_n_2\,
      CO(0) => \results_left_reg_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \results_left_reg_reg_n_0_[7]\,
      DI(2) => \results_left_reg_reg_n_0_[6]\,
      DI(1) => \results_left_reg_reg_n_0_[5]\,
      DI(0) => \results_left_reg_reg_n_0_[4]\,
      O(3 downto 0) => results_left_reg_next(7 downto 4),
      S(3) => \results_left_reg[7]_i_3_n_0\,
      S(2) => \results_left_reg[7]_i_4_n_0\,
      S(1) => \results_left_reg[7]_i_5_n_0\,
      S(0) => \results_left_reg[7]_i_6_n_0\
    );
\results_left_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(8),
      Q => \results_left_reg_reg_n_0_[8]\,
      R => fsm_rst
    );
\results_left_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => register_file_n_50,
      D => results_left_reg0_in(9),
      Q => \results_left_reg_reg_n_0_[9]\,
      R => fsm_rst
    );
\scle_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_39,
      Q => \^scle_size_reg[5]_0\(0),
      R => fsm_rst
    );
\scle_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_38,
      Q => \^scle_size_reg[5]_0\(1),
      R => fsm_rst
    );
\scle_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_37,
      Q => \^scle_size_reg[5]_0\(2),
      R => fsm_rst
    );
\scle_size_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_36,
      Q => \^scle_size_reg[5]_0\(3),
      R => fsm_rst
    );
\scle_size_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_35,
      Q => \^scle_size_reg[5]_0\(4),
      R => fsm_rst
    );
\scle_size_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => register_file_n_34,
      Q => \^scle_size_reg[5]_0\(5),
      R => fsm_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MCULocalBramFSM is
  port (
    error_reg_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg_4 : out STD_LOGIC;
    s_axis_tready_reg_reg : out STD_LOGIC;
    \intra_counter_reg_reg[0]_0\ : out STD_LOGIC;
    m_axis_tvalid_reg_reg : out STD_LOGIC;
    \loc_counter_addr_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    enb : out STD_LOGIC_VECTOR ( 0 to 0 );
    intra_counter_reg0 : out STD_LOGIC;
    \glo_fsm_state_reg[2]\ : out STD_LOGIC;
    m_axis_tlast_reg_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rst0 : out STD_LOGIC;
    bram00_ctrl_data_clk : in STD_LOGIC;
    fsm_rst : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg : in STD_LOGIC;
    s_axis_tready_reg_reg_0 : in STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \intra_counter_reg_reg[0]_1\ : in STD_LOGIC;
    \loc_counter_addr_reg_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_1_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MCULocalBramFSM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MCULocalBramFSM is
  signal \FSM_sequential_loc_fsm_state_next_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_loc_fsm_state_next_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_loc_fsm_state_next_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_loc_fsm_state_next_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_loc_fsm_state_next_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_loc_fsm_state_next_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_loc_fsm_state_next_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_loc_fsm_state_next_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_loc_fsm_state_next_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_loc_fsm_state_next_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_loc_fsm_state_next_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_loc_fsm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_sequential_loc_fsm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal bram_en_reg : STD_LOGIC;
  signal bram_en_reg_reg_n_0 : STD_LOGIC;
  signal error_reg : STD_LOGIC;
  signal get_next_iter0_carry_i_1_n_0 : STD_LOGIC;
  signal get_next_iter0_carry_i_2_n_0 : STD_LOGIC;
  signal get_next_iter0_carry_i_3_n_0 : STD_LOGIC;
  signal get_next_iter0_carry_i_4_n_0 : STD_LOGIC;
  signal get_next_iter0_carry_i_5_n_0 : STD_LOGIC;
  signal get_next_iter0_carry_i_6_n_0 : STD_LOGIC;
  signal get_next_iter0_carry_i_7_n_0 : STD_LOGIC;
  signal get_next_iter0_carry_n_1 : STD_LOGIC;
  signal get_next_iter0_carry_n_2 : STD_LOGIC;
  signal get_next_iter0_carry_n_3 : STD_LOGIC;
  signal \^glo_fsm_state_reg[2]\ : STD_LOGIC;
  signal inter_counter_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \inter_counter_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \inter_counter_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \inter_counter_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \inter_counter_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \inter_counter_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \inter_counter_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \inter_counter_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \inter_counter_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \^intra_counter_reg_reg[0]_0\ : STD_LOGIC;
  signal loc_counter_addr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \loc_counter_addr_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal loc_counter_addr_reg_0 : STD_LOGIC;
  signal \^loc_counter_addr_reg_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal loc_fsm_state_next : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \loc_fsm_state_next__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal out_axis_register_inst_n_4 : STD_LOGIC;
  signal NLW_get_next_iter0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_get_next_iter0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \FSM_sequential_loc_fsm_state_next_reg[0]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \FSM_sequential_loc_fsm_state_next_reg[0]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_loc_fsm_state_next_reg[0]_i_10\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \FSM_sequential_loc_fsm_state_next_reg[0]_i_3\ : label is "soft_lutpair203";
  attribute XILINX_LEGACY_PRIM of \FSM_sequential_loc_fsm_state_next_reg[1]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \FSM_sequential_loc_fsm_state_next_reg[1]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \FSM_sequential_loc_fsm_state_next_reg[1]_i_2\ : label is "soft_lutpair203";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_loc_fsm_state_reg[0]\ : label is "LOC_FSM_OPE:10,LOC_FSM_END:11,LOC_FSM_ERR:01,LOC_FSM_STR:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_loc_fsm_state_reg[1]\ : label is "LOC_FSM_OPE:10,LOC_FSM_END:11,LOC_FSM_ERR:01,LOC_FSM_STR:00";
  attribute SOFT_HLUTNM of bram_en_reg_i_1 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of error_reg_i_1 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \inter_counter_reg[3]_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \loc_counter_addr_reg[1]_i_1__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \loc_counter_addr_reg[2]_i_1__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \loc_counter_addr_reg[6]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \loc_counter_addr_reg[7]_i_2\ : label is "soft_lutpair202";
begin
  \glo_fsm_state_reg[2]\ <= \^glo_fsm_state_reg[2]\;
  \intra_counter_reg_reg[0]_0\ <= \^intra_counter_reg_reg[0]_0\;
  \loc_counter_addr_reg_reg[7]_0\(7 downto 0) <= \^loc_counter_addr_reg_reg[7]_0\(7 downto 0);
\FSM_sequential_loc_fsm_state_next_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => fsm_rst,
      D => \loc_fsm_state_next__0\(0),
      G => \FSM_sequential_loc_fsm_state_next_reg[1]_i_2_n_0\,
      GE => '1',
      Q => loc_fsm_state_next(0)
    );
\FSM_sequential_loc_fsm_state_next_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333777700004447"
    )
        port map (
      I0 => \FSM_sequential_loc_fsm_state_next_reg[0]_i_2_n_0\,
      I1 => \FSM_sequential_loc_fsm_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_n_0\,
      I3 => \^glo_fsm_state_reg[2]\,
      I4 => \FSM_sequential_loc_fsm_state_reg_n_0_[1]\,
      I5 => \FSM_sequential_loc_fsm_state_next_reg[0]_i_4_n_0\,
      O => \loc_fsm_state_next__0\(0)
    );
\FSM_sequential_loc_fsm_state_next_reg[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \inter_counter_reg_reg_n_0_[0]\,
      I1 => fsm_rst,
      I2 => get_next_iter0_carry_n_1,
      I3 => \FSM_sequential_loc_fsm_state_reg_n_0_[0]\,
      I4 => \FSM_sequential_loc_fsm_state_reg_n_0_[1]\,
      O => \FSM_sequential_loc_fsm_state_next_reg[0]_i_10_n_0\
    );
\FSM_sequential_loc_fsm_state_next_reg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => \FSM_sequential_loc_fsm_state_next_reg[0]_i_2_n_0\
    );
\FSM_sequential_loc_fsm_state_next_reg[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      O => \^glo_fsm_state_reg[2]\
    );
\FSM_sequential_loc_fsm_state_next_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006000000000006"
    )
        port map (
      I0 => \FSM_sequential_loc_fsm_state_next_reg[0]_i_5_n_0\,
      I1 => \FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0\(5),
      I2 => \FSM_sequential_loc_fsm_state_next_reg[0]_i_6_n_0\,
      I3 => \FSM_sequential_loc_fsm_state_next_reg[0]_i_7_n_0\,
      I4 => \FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0\(4),
      I5 => \FSM_sequential_loc_fsm_state_next_reg[0]_i_8_n_0\,
      O => \FSM_sequential_loc_fsm_state_next_reg[0]_i_4_n_0\
    );
\FSM_sequential_loc_fsm_state_next_reg[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \inter_counter_reg_reg_n_0_[5]\,
      I1 => \inter_counter_reg_reg_n_0_[3]\,
      I2 => \inter_counter_reg[5]_i_2_n_0\,
      I3 => \inter_counter_reg_reg_n_0_[2]\,
      I4 => \inter_counter_reg_reg_n_0_[4]\,
      O => \FSM_sequential_loc_fsm_state_next_reg[0]_i_5_n_0\
    );
\FSM_sequential_loc_fsm_state_next_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955555556AAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0\(3),
      I1 => \inter_counter_reg_reg_n_0_[2]\,
      I2 => \inter_counter_reg_reg_n_0_[0]\,
      I3 => \inter_counter_reg[3]_i_2_n_0\,
      I4 => \inter_counter_reg_reg_n_0_[1]\,
      I5 => \inter_counter_reg_reg_n_0_[3]\,
      O => \FSM_sequential_loc_fsm_state_next_reg[0]_i_6_n_0\
    );
\FSM_sequential_loc_fsm_state_next_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF9F6FFF6FFFFF6"
    )
        port map (
      I0 => \inter_counter_reg_reg_n_0_[2]\,
      I1 => \FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0\(2),
      I2 => \FSM_sequential_loc_fsm_state_next_reg[0]_i_9_n_0\,
      I3 => \FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0\(1),
      I4 => \FSM_sequential_loc_fsm_state_next_reg[0]_i_10_n_0\,
      I5 => \inter_counter_reg_reg_n_0_[1]\,
      O => \FSM_sequential_loc_fsm_state_next_reg[0]_i_7_n_0\
    );
\FSM_sequential_loc_fsm_state_next_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \inter_counter_reg_reg_n_0_[4]\,
      I1 => \inter_counter_reg_reg_n_0_[2]\,
      I2 => \inter_counter_reg_reg_n_0_[0]\,
      I3 => \inter_counter_reg[3]_i_2_n_0\,
      I4 => \inter_counter_reg_reg_n_0_[1]\,
      I5 => \inter_counter_reg_reg_n_0_[3]\,
      O => \FSM_sequential_loc_fsm_state_next_reg[0]_i_8_n_0\
    );
\FSM_sequential_loc_fsm_state_next_reg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F6FFFFFAF9FFFFF"
    )
        port map (
      I0 => \inter_counter_reg_reg_n_0_[0]\,
      I1 => fsm_rst,
      I2 => get_next_iter0_carry_n_1,
      I3 => \FSM_sequential_loc_fsm_state_reg_n_0_[0]\,
      I4 => \FSM_sequential_loc_fsm_state_reg_n_0_[1]\,
      I5 => \FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0\(0),
      O => \FSM_sequential_loc_fsm_state_next_reg[0]_i_9_n_0\
    );
\FSM_sequential_loc_fsm_state_next_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => fsm_rst,
      D => \FSM_sequential_loc_fsm_state_next_reg[1]_i_1_n_0\,
      G => \FSM_sequential_loc_fsm_state_next_reg[1]_i_2_n_0\,
      GE => '1',
      Q => loc_fsm_state_next(1)
    );
\FSM_sequential_loc_fsm_state_next_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000040"
    )
        port map (
      I0 => \FSM_sequential_loc_fsm_state_reg_n_0_[0]\,
      I1 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \FSM_sequential_loc_fsm_state_reg_n_0_[1]\,
      O => \FSM_sequential_loc_fsm_state_next_reg[1]_i_1_n_0\
    );
\FSM_sequential_loc_fsm_state_next_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \FSM_sequential_loc_fsm_state_reg_n_0_[0]\,
      I4 => \FSM_sequential_loc_fsm_state_reg_n_0_[1]\,
      O => \FSM_sequential_loc_fsm_state_next_reg[1]_i_2_n_0\
    );
\FSM_sequential_loc_fsm_state_next_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(3),
      I1 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(1),
      I2 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(4),
      I3 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_4_n_0\,
      I4 => \FSM_sequential_loc_fsm_state_next_reg[0]_i_1_1\,
      O => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_n_0\
    );
\FSM_sequential_loc_fsm_state_next_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(5),
      I1 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(2),
      I2 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(8),
      I3 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(7),
      I4 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(0),
      I5 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(6),
      O => \FSM_sequential_loc_fsm_state_next_reg[1]_i_4_n_0\
    );
\FSM_sequential_loc_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => loc_fsm_state_next(0),
      Q => \FSM_sequential_loc_fsm_state_reg_n_0_[0]\,
      R => fsm_rst
    );
\FSM_sequential_loc_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => loc_fsm_state_next(1),
      Q => \FSM_sequential_loc_fsm_state_reg_n_0_[1]\,
      R => fsm_rst
    );
bram_en_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \FSM_sequential_loc_fsm_state_reg_n_0_[1]\,
      I1 => \FSM_sequential_loc_fsm_state_reg_n_0_[0]\,
      I2 => loc_fsm_state_next(1),
      I3 => loc_fsm_state_next(0),
      O => bram_en_reg
    );
bram_en_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => bram_en_reg,
      Q => bram_en_reg_reg_n_0,
      R => fsm_rst
    );
error_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => loc_fsm_state_next(0),
      I1 => loc_fsm_state_next(1),
      O => error_reg
    );
error_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => error_reg,
      Q => error_reg_reg_0,
      R => fsm_rst
    );
get_next_iter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_get_next_iter0_carry_CO_UNCONNECTED(3),
      CO(2) => get_next_iter0_carry_n_1,
      CO(1) => get_next_iter0_carry_n_2,
      CO(0) => get_next_iter0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_get_next_iter0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => get_next_iter0_carry_i_1_n_0,
      S(1) => get_next_iter0_carry_i_2_n_0,
      S(0) => get_next_iter0_carry_i_3_n_0
    );
get_next_iter0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000008844221"
    )
        port map (
      I0 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(6),
      I1 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(7),
      I2 => \^loc_counter_addr_reg_reg[7]_0\(6),
      I3 => get_next_iter0_carry_i_4_n_0,
      I4 => \^loc_counter_addr_reg_reg[7]_0\(7),
      I5 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(8),
      O => get_next_iter0_carry_i_1_n_0
    );
get_next_iter0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090060990"
    )
        port map (
      I0 => \^loc_counter_addr_reg_reg[7]_0\(5),
      I1 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(5),
      I2 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(4),
      I3 => get_next_iter0_carry_i_5_n_0,
      I4 => \^loc_counter_addr_reg_reg[7]_0\(4),
      I5 => get_next_iter0_carry_i_6_n_0,
      O => get_next_iter0_carry_i_2_n_0
    );
get_next_iter0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A6AA5955"
    )
        port map (
      I0 => \^loc_counter_addr_reg_reg[7]_0\(2),
      I1 => \^loc_counter_addr_reg_reg[7]_0\(0),
      I2 => \loc_counter_addr_reg[3]_i_2_n_0\,
      I3 => \^loc_counter_addr_reg_reg[7]_0\(1),
      I4 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(2),
      I5 => get_next_iter0_carry_i_7_n_0,
      O => get_next_iter0_carry_i_3_n_0
    );
get_next_iter0_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^loc_counter_addr_reg_reg[7]_0\(5),
      I1 => \^loc_counter_addr_reg_reg[7]_0\(4),
      I2 => \^loc_counter_addr_reg_reg[7]_0\(2),
      I3 => \loc_counter_addr_reg[5]_i_2_n_0\,
      I4 => \^loc_counter_addr_reg_reg[7]_0\(3),
      O => get_next_iter0_carry_i_4_n_0
    );
get_next_iter0_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \^loc_counter_addr_reg_reg[7]_0\(2),
      I1 => \^loc_counter_addr_reg_reg[7]_0\(0),
      I2 => \loc_counter_addr_reg[3]_i_2_n_0\,
      I3 => \^loc_counter_addr_reg_reg[7]_0\(1),
      I4 => \^loc_counter_addr_reg_reg[7]_0\(3),
      O => get_next_iter0_carry_i_5_n_0
    );
get_next_iter0_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55955555AA6AAAAA"
    )
        port map (
      I0 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(3),
      I1 => \^loc_counter_addr_reg_reg[7]_0\(2),
      I2 => \^loc_counter_addr_reg_reg[7]_0\(0),
      I3 => \loc_counter_addr_reg[3]_i_2_n_0\,
      I4 => \^loc_counter_addr_reg_reg[7]_0\(1),
      I5 => \^loc_counter_addr_reg_reg[7]_0\(3),
      O => get_next_iter0_carry_i_6_n_0
    );
get_next_iter0_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EB7DBED"
    )
        port map (
      I0 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(0),
      I1 => \^loc_counter_addr_reg_reg[7]_0\(1),
      I2 => \loc_counter_addr_reg[3]_i_2_n_0\,
      I3 => \^loc_counter_addr_reg_reg[7]_0\(0),
      I4 => \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(1),
      O => get_next_iter0_carry_i_7_n_0
    );
\inter_counter_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0800"
    )
        port map (
      I0 => loc_fsm_state_next(1),
      I1 => \FSM_sequential_loc_fsm_state_reg_n_0_[1]\,
      I2 => \FSM_sequential_loc_fsm_state_reg_n_0_[0]\,
      I3 => get_next_iter0_carry_n_1,
      I4 => \inter_counter_reg_reg_n_0_[0]\,
      O => inter_counter_reg(0)
    );
\inter_counter_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0F0F0F040000000"
    )
        port map (
      I0 => \FSM_sequential_loc_fsm_state_reg_n_0_[0]\,
      I1 => \FSM_sequential_loc_fsm_state_reg_n_0_[1]\,
      I2 => loc_fsm_state_next(1),
      I3 => \inter_counter_reg_reg_n_0_[0]\,
      I4 => get_next_iter0_carry_n_1,
      I5 => \inter_counter_reg_reg_n_0_[1]\,
      O => inter_counter_reg(1)
    );
\inter_counter_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => loc_fsm_state_next(1),
      I1 => \inter_counter_reg_reg_n_0_[1]\,
      I2 => \inter_counter_reg[3]_i_2_n_0\,
      I3 => \inter_counter_reg_reg_n_0_[0]\,
      I4 => \inter_counter_reg_reg_n_0_[2]\,
      O => inter_counter_reg(2)
    );
\inter_counter_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => loc_fsm_state_next(1),
      I1 => \inter_counter_reg_reg_n_0_[2]\,
      I2 => \inter_counter_reg_reg_n_0_[0]\,
      I3 => \inter_counter_reg[3]_i_2_n_0\,
      I4 => \inter_counter_reg_reg_n_0_[1]\,
      I5 => \inter_counter_reg_reg_n_0_[3]\,
      O => inter_counter_reg(3)
    );
\inter_counter_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \FSM_sequential_loc_fsm_state_reg_n_0_[1]\,
      I1 => \FSM_sequential_loc_fsm_state_reg_n_0_[0]\,
      I2 => get_next_iter0_carry_n_1,
      I3 => fsm_rst,
      O => \inter_counter_reg[3]_i_2_n_0\
    );
\inter_counter_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => loc_fsm_state_next(1),
      I1 => \inter_counter_reg_reg_n_0_[3]\,
      I2 => \inter_counter_reg[5]_i_2_n_0\,
      I3 => \inter_counter_reg_reg_n_0_[2]\,
      I4 => \inter_counter_reg_reg_n_0_[4]\,
      O => inter_counter_reg(4)
    );
\inter_counter_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => loc_fsm_state_next(1),
      I1 => \inter_counter_reg_reg_n_0_[4]\,
      I2 => \inter_counter_reg_reg_n_0_[2]\,
      I3 => \inter_counter_reg[5]_i_2_n_0\,
      I4 => \inter_counter_reg_reg_n_0_[3]\,
      I5 => \inter_counter_reg_reg_n_0_[5]\,
      O => inter_counter_reg(5)
    );
\inter_counter_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \inter_counter_reg_reg_n_0_[1]\,
      I1 => \FSM_sequential_loc_fsm_state_reg_n_0_[1]\,
      I2 => \FSM_sequential_loc_fsm_state_reg_n_0_[0]\,
      I3 => get_next_iter0_carry_n_1,
      I4 => fsm_rst,
      I5 => \inter_counter_reg_reg_n_0_[0]\,
      O => \inter_counter_reg[5]_i_2_n_0\
    );
\inter_counter_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => loc_counter_addr_reg_0,
      D => inter_counter_reg(0),
      Q => \inter_counter_reg_reg_n_0_[0]\,
      R => fsm_rst
    );
\inter_counter_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => loc_counter_addr_reg_0,
      D => inter_counter_reg(1),
      Q => \inter_counter_reg_reg_n_0_[1]\,
      R => fsm_rst
    );
\inter_counter_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => loc_counter_addr_reg_0,
      D => inter_counter_reg(2),
      Q => \inter_counter_reg_reg_n_0_[2]\,
      R => fsm_rst
    );
\inter_counter_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => loc_counter_addr_reg_0,
      D => inter_counter_reg(3),
      Q => \inter_counter_reg_reg_n_0_[3]\,
      R => fsm_rst
    );
\inter_counter_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => loc_counter_addr_reg_0,
      D => inter_counter_reg(4),
      Q => \inter_counter_reg_reg_n_0_[4]\,
      R => fsm_rst
    );
\inter_counter_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => loc_counter_addr_reg_0,
      D => inter_counter_reg(5),
      Q => \inter_counter_reg_reg_n_0_[5]\,
      R => fsm_rst
    );
\intra_counter_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => '1',
      D => out_axis_register_inst_n_4,
      Q => \^intra_counter_reg_reg[0]_0\,
      R => '0'
    );
\loc_counter_addr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF1F00E0"
    )
        port map (
      I0 => \loc_counter_addr_reg_reg[0]_0\,
      I1 => bram_en_reg_reg_n_0,
      I2 => \FSM_sequential_loc_fsm_state_reg_n_0_[1]\,
      I3 => \FSM_sequential_loc_fsm_state_reg_n_0_[0]\,
      I4 => \^loc_counter_addr_reg_reg[7]_0\(0),
      I5 => \loc_counter_addr_reg[7]_i_4_n_0\,
      O => loc_counter_addr_reg(0)
    );
\loc_counter_addr_reg[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \^loc_counter_addr_reg_reg[7]_0\(0),
      I1 => \loc_counter_addr_reg[3]_i_2_n_0\,
      I2 => \^loc_counter_addr_reg_reg[7]_0\(1),
      I3 => \loc_counter_addr_reg[7]_i_4_n_0\,
      O => loc_counter_addr_reg(1)
    );
\loc_counter_addr_reg[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DF20"
    )
        port map (
      I0 => \^loc_counter_addr_reg_reg[7]_0\(1),
      I1 => \loc_counter_addr_reg[3]_i_2_n_0\,
      I2 => \^loc_counter_addr_reg_reg[7]_0\(0),
      I3 => \^loc_counter_addr_reg_reg[7]_0\(2),
      I4 => \loc_counter_addr_reg[7]_i_4_n_0\,
      O => loc_counter_addr_reg(2)
    );
\loc_counter_addr_reg[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7FF0800"
    )
        port map (
      I0 => \^loc_counter_addr_reg_reg[7]_0\(2),
      I1 => \^loc_counter_addr_reg_reg[7]_0\(0),
      I2 => \loc_counter_addr_reg[3]_i_2_n_0\,
      I3 => \^loc_counter_addr_reg_reg[7]_0\(1),
      I4 => \^loc_counter_addr_reg_reg[7]_0\(3),
      I5 => \loc_counter_addr_reg[7]_i_4_n_0\,
      O => loc_counter_addr_reg(3)
    );
\loc_counter_addr_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0EFF"
    )
        port map (
      I0 => \intra_counter_reg_reg[0]_1\,
      I1 => \^intra_counter_reg_reg[0]_0\,
      I2 => bram_en_reg_reg_n_0,
      I3 => \FSM_sequential_loc_fsm_state_reg_n_0_[1]\,
      I4 => \FSM_sequential_loc_fsm_state_reg_n_0_[0]\,
      O => \loc_counter_addr_reg[3]_i_2_n_0\
    );
\loc_counter_addr_reg[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DF20"
    )
        port map (
      I0 => \^loc_counter_addr_reg_reg[7]_0\(3),
      I1 => \loc_counter_addr_reg[5]_i_2_n_0\,
      I2 => \^loc_counter_addr_reg_reg[7]_0\(2),
      I3 => \^loc_counter_addr_reg_reg[7]_0\(4),
      I4 => \loc_counter_addr_reg[7]_i_4_n_0\,
      O => loc_counter_addr_reg(4)
    );
\loc_counter_addr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA6AAAAA"
    )
        port map (
      I0 => \^loc_counter_addr_reg_reg[7]_0\(5),
      I1 => \^loc_counter_addr_reg_reg[7]_0\(4),
      I2 => \^loc_counter_addr_reg_reg[7]_0\(2),
      I3 => \loc_counter_addr_reg[5]_i_2_n_0\,
      I4 => \^loc_counter_addr_reg_reg[7]_0\(3),
      I5 => \loc_counter_addr_reg[7]_i_4_n_0\,
      O => loc_counter_addr_reg(5)
    );
\loc_counter_addr_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF57FFFFFFFFFF"
    )
        port map (
      I0 => \^loc_counter_addr_reg_reg[7]_0\(0),
      I1 => \loc_counter_addr_reg_reg[0]_0\,
      I2 => bram_en_reg_reg_n_0,
      I3 => \FSM_sequential_loc_fsm_state_reg_n_0_[1]\,
      I4 => \FSM_sequential_loc_fsm_state_reg_n_0_[0]\,
      I5 => \^loc_counter_addr_reg_reg[7]_0\(1),
      O => \loc_counter_addr_reg[5]_i_2_n_0\
    );
\loc_counter_addr_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \^loc_counter_addr_reg_reg[7]_0\(5),
      I1 => \loc_counter_addr_reg[7]_i_3_n_0\,
      I2 => \^loc_counter_addr_reg_reg[7]_0\(6),
      I3 => \loc_counter_addr_reg[7]_i_4_n_0\,
      O => loc_counter_addr_reg(6)
    );
\loc_counter_addr_reg[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => loc_fsm_state_next(0),
      O => loc_counter_addr_reg_0
    );
\loc_counter_addr_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DF20"
    )
        port map (
      I0 => \^loc_counter_addr_reg_reg[7]_0\(6),
      I1 => \loc_counter_addr_reg[7]_i_3_n_0\,
      I2 => \^loc_counter_addr_reg_reg[7]_0\(5),
      I3 => \^loc_counter_addr_reg_reg[7]_0\(7),
      I4 => \loc_counter_addr_reg[7]_i_4_n_0\,
      O => loc_counter_addr_reg(7)
    );
\loc_counter_addr_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^loc_counter_addr_reg_reg[7]_0\(3),
      I1 => \^loc_counter_addr_reg_reg[7]_0\(1),
      I2 => \loc_counter_addr_reg[3]_i_2_n_0\,
      I3 => \^loc_counter_addr_reg_reg[7]_0\(0),
      I4 => \^loc_counter_addr_reg_reg[7]_0\(2),
      I5 => \^loc_counter_addr_reg_reg[7]_0\(4),
      O => \loc_counter_addr_reg[7]_i_3_n_0\
    );
\loc_counter_addr_reg[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5D5D5DD"
    )
        port map (
      I0 => loc_fsm_state_next(1),
      I1 => \inter_counter_reg[3]_i_2_n_0\,
      I2 => bram_en_reg_reg_n_0,
      I3 => \^intra_counter_reg_reg[0]_0\,
      I4 => \intra_counter_reg_reg[0]_1\,
      O => \loc_counter_addr_reg[7]_i_4_n_0\
    );
\loc_counter_addr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => loc_counter_addr_reg_0,
      D => loc_counter_addr_reg(0),
      Q => \^loc_counter_addr_reg_reg[7]_0\(0),
      R => fsm_rst
    );
\loc_counter_addr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => loc_counter_addr_reg_0,
      D => loc_counter_addr_reg(1),
      Q => \^loc_counter_addr_reg_reg[7]_0\(1),
      R => fsm_rst
    );
\loc_counter_addr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => loc_counter_addr_reg_0,
      D => loc_counter_addr_reg(2),
      Q => \^loc_counter_addr_reg_reg[7]_0\(2),
      R => fsm_rst
    );
\loc_counter_addr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => loc_counter_addr_reg_0,
      D => loc_counter_addr_reg(3),
      Q => \^loc_counter_addr_reg_reg[7]_0\(3),
      R => fsm_rst
    );
\loc_counter_addr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => loc_counter_addr_reg_0,
      D => loc_counter_addr_reg(4),
      Q => \^loc_counter_addr_reg_reg[7]_0\(4),
      R => fsm_rst
    );
\loc_counter_addr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => loc_counter_addr_reg_0,
      D => loc_counter_addr_reg(5),
      Q => \^loc_counter_addr_reg_reg[7]_0\(5),
      R => fsm_rst
    );
\loc_counter_addr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => loc_counter_addr_reg_0,
      D => loc_counter_addr_reg(6),
      Q => \^loc_counter_addr_reg_reg[7]_0\(6),
      R => fsm_rst
    );
\loc_counter_addr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => bram00_ctrl_data_clk,
      CE => loc_counter_addr_reg_0,
      D => loc_counter_addr_reg(7),
      Q => \^loc_counter_addr_reg_reg[7]_0\(7),
      R => fsm_rst
    );
out_axis_register_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_6
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(1) => \FSM_sequential_loc_fsm_state_reg_n_0_[1]\,
      Q(0) => \FSM_sequential_loc_fsm_state_reg_n_0_[0]\,
      bram00_ctrl_data_clk => bram00_ctrl_data_clk,
      fsm_rst => fsm_rst,
      full_reg_reg => out_axis_register_inst_n_4,
      intra_counter_reg0 => intra_counter_reg0,
      \intra_counter_reg_reg[0]\ => \intra_counter_reg_reg[0]_1\,
      \intra_counter_reg_reg[0]_0\ => \^intra_counter_reg_reg[0]_0\,
      m_axis_tlast_reg_reg_0(4 downto 0) => m_axis_tlast_reg_reg(4 downto 0),
      m_axis_tvalid_reg_reg_0 => m_axis_tvalid_reg_reg,
      m_axis_tvalid_reg_reg_1 => m_axis_tvalid_reg_reg_0,
      rst0 => rst0,
      s_axis_tready_reg_reg_0 => s_axis_tready_reg_reg,
      s_axis_tready_reg_reg_1 => s_axis_tready_reg_reg_0,
      temp_m_axis_tvalid_reg_4 => temp_m_axis_tvalid_reg_4,
      temp_m_axis_tvalid_reg_reg_0 => temp_m_axis_tvalid_reg_reg
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404044"
    )
        port map (
      I0 => \FSM_sequential_loc_fsm_state_reg_n_0_[0]\,
      I1 => \FSM_sequential_loc_fsm_state_reg_n_0_[1]\,
      I2 => bram_en_reg_reg_n_0,
      I3 => \^intra_counter_reg_reg[0]_0\,
      I4 => \intra_counter_reg_reg[0]_1\,
      O => enb(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MultiBankBram is
  port (
    douta : out STD_LOGIC_VECTOR ( 63 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    validb : out STD_LOGIC_VECTOR ( 0 to 0 );
    bram00_ctrl_data_en : in STD_LOGIC;
    bram00_ctrl_data_addr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    bram00_ctrl_data_clk : in STD_LOGIC;
    enb : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bram00_ctrl_data_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bram00_ctrl_data_we : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ena : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MultiBankBram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MultiBankBram is
  signal \genblk1[0].bram_inst_n_20\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal p_1_in_0 : STD_LOGIC_VECTOR ( 15 downto 8 );
begin
\genblk1[0].bram_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Bram
     port map (
      DIADI(15 downto 8) => p_1_in(15 downto 8),
      DIADI(7 downto 0) => bram00_ctrl_data_din(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      bram00_ctrl_data_addr(8 downto 0) => bram00_ctrl_data_addr(8 downto 0),
      bram00_ctrl_data_clk => bram00_ctrl_data_clk,
      bram00_ctrl_data_en => bram00_ctrl_data_en,
      bram00_ctrl_data_en_0 => \genblk1[0].bram_inst_n_20\,
      bram00_ctrl_data_we(1 downto 0) => bram00_ctrl_data_we(1 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      doutb(3 downto 0) => doutb(3 downto 0),
      enb(0) => enb(0),
      validb(0) => validb(0)
    );
\genblk1[1].bram_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Bram_35
     port map (
      DIADI(15 downto 8) => p_1_in_0(15 downto 8),
      DIADI(7 downto 0) => bram00_ctrl_data_din(23 downto 16),
      bram00_ctrl_data_addr(7 downto 0) => bram00_ctrl_data_addr(8 downto 1),
      bram00_ctrl_data_clk => bram00_ctrl_data_clk,
      bram00_ctrl_data_we(1 downto 0) => bram00_ctrl_data_we(3 downto 2),
      douta(15 downto 0) => douta(31 downto 16),
      ram_reg_0 => \genblk1[0].bram_inst_n_20\
    );
\genblk1[2].bram_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Bram_36
     port map (
      DIADI(7 downto 0) => p_1_in(15 downto 8),
      bram00_ctrl_data_addr(7 downto 0) => bram00_ctrl_data_addr(8 downto 1),
      bram00_ctrl_data_clk => bram00_ctrl_data_clk,
      bram00_ctrl_data_din(15 downto 0) => bram00_ctrl_data_din(15 downto 0),
      bram00_ctrl_data_we(1 downto 0) => bram00_ctrl_data_we(1 downto 0),
      douta(15 downto 0) => douta(47 downto 32),
      ena(0) => ena(0)
    );
\genblk1[3].bram_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Bram_37
     port map (
      DIADI(7 downto 0) => p_1_in_0(15 downto 8),
      bram00_ctrl_data_addr(7 downto 0) => bram00_ctrl_data_addr(8 downto 1),
      bram00_ctrl_data_clk => bram00_ctrl_data_clk,
      bram00_ctrl_data_din(15 downto 0) => bram00_ctrl_data_din(31 downto 16),
      bram00_ctrl_data_we(1 downto 0) => bram00_ctrl_data_we(3 downto 2),
      douta(15 downto 0) => douta(63 downto 48),
      ena(0) => ena(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MultiBankBramReadEn is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axil_scle_rready_0 : out STD_LOGIC;
    s_axil_a_awready_next : out STD_LOGIC;
    s_axil_scle_aclk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_axil_b_rdata_reg_int_reg_reg[12]\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[12]_0\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[13]\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[14]\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[15]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[0]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[0]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[1]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[2]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[3]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[4]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[5]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[6]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[7]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[8]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[9]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[10]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[11]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[12]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[13]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[14]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[15]\ : in STD_LOGIC;
    s_axil_scle_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_rready : in STD_LOGIC;
    s_axil_a_arready_reg_reg : in STD_LOGIC;
    s_axil_scle_arvalid : in STD_LOGIC;
    s_axil_a_arready_reg_reg_0 : in STD_LOGIC;
    s_axil_scle_awvalid : in STD_LOGIC;
    s_axil_scle_wvalid : in STD_LOGIC;
    s_axil_scle_awready : in STD_LOGIC;
    last_read_a_reg : in STD_LOGIC;
    s_axil_scle_bready : in STD_LOGIC;
    s_axil_scle_bvalid : in STD_LOGIC;
    s_axil_scle_wstrb : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MultiBankBramReadEn;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MultiBankBramReadEn is
begin
\genblk1[0].bram_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BramReadEn
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      bram_douta(15 downto 0) => bram_douta(15 downto 0),
      bram_doutb(3 downto 0) => bram_doutb(3 downto 0),
      last_read_a_reg => last_read_a_reg,
      ram_reg_0(3 downto 0) => ram_reg(3 downto 0),
      ram_reg_1(15 downto 0) => ram_reg_0(15 downto 0),
      s_axil_a_arready_reg_reg => s_axil_a_arready_reg_reg,
      s_axil_a_arready_reg_reg_0 => s_axil_a_arready_reg_reg_0,
      \s_axil_a_rdata_reg_int_reg_reg[0]\ => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      \s_axil_a_rdata_reg_int_reg_reg[0]_0\ => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[10]\ => \s_axil_a_rdata_reg_int_reg_reg[10]\,
      \s_axil_a_rdata_reg_int_reg_reg[11]\ => \s_axil_a_rdata_reg_int_reg_reg[11]\,
      \s_axil_a_rdata_reg_int_reg_reg[12]\ => \s_axil_a_rdata_reg_int_reg_reg[12]\,
      \s_axil_a_rdata_reg_int_reg_reg[13]\ => \s_axil_a_rdata_reg_int_reg_reg[13]\,
      \s_axil_a_rdata_reg_int_reg_reg[14]\ => \s_axil_a_rdata_reg_int_reg_reg[14]\,
      \s_axil_a_rdata_reg_int_reg_reg[15]\ => \s_axil_a_rdata_reg_int_reg_reg[15]\,
      \s_axil_a_rdata_reg_int_reg_reg[1]\ => \s_axil_a_rdata_reg_int_reg_reg[1]\,
      \s_axil_a_rdata_reg_int_reg_reg[2]\ => \s_axil_a_rdata_reg_int_reg_reg[2]\,
      \s_axil_a_rdata_reg_int_reg_reg[3]\ => \s_axil_a_rdata_reg_int_reg_reg[3]\,
      \s_axil_a_rdata_reg_int_reg_reg[4]\ => \s_axil_a_rdata_reg_int_reg_reg[4]\,
      \s_axil_a_rdata_reg_int_reg_reg[5]\ => \s_axil_a_rdata_reg_int_reg_reg[5]\,
      \s_axil_a_rdata_reg_int_reg_reg[6]\ => \s_axil_a_rdata_reg_int_reg_reg[6]\,
      \s_axil_a_rdata_reg_int_reg_reg[7]\ => \s_axil_a_rdata_reg_int_reg_reg[7]\,
      \s_axil_a_rdata_reg_int_reg_reg[8]\ => \s_axil_a_rdata_reg_int_reg_reg[8]\,
      \s_axil_a_rdata_reg_int_reg_reg[9]\ => \s_axil_a_rdata_reg_int_reg_reg[9]\,
      \s_axil_b_rdata_reg_int_reg_reg[12]\ => \s_axil_b_rdata_reg_int_reg_reg[12]\,
      \s_axil_b_rdata_reg_int_reg_reg[12]_0\ => \s_axil_b_rdata_reg_int_reg_reg[12]_0\,
      \s_axil_b_rdata_reg_int_reg_reg[13]\ => \s_axil_b_rdata_reg_int_reg_reg[13]\,
      \s_axil_b_rdata_reg_int_reg_reg[14]\ => \s_axil_b_rdata_reg_int_reg_reg[14]\,
      \s_axil_b_rdata_reg_int_reg_reg[15]\ => \s_axil_b_rdata_reg_int_reg_reg[15]\,
      s_axil_scle_aclk => s_axil_scle_aclk,
      s_axil_scle_araddr(2 downto 0) => s_axil_scle_araddr(2 downto 0),
      s_axil_scle_arvalid => s_axil_scle_arvalid,
      s_axil_scle_awaddr(2 downto 0) => s_axil_scle_awaddr(2 downto 0),
      s_axil_scle_awready => s_axil_scle_awready,
      s_axil_scle_awvalid => s_axil_scle_awvalid,
      s_axil_scle_awvalid_0 => s_axil_a_awready_next,
      s_axil_scle_bready => s_axil_scle_bready,
      s_axil_scle_bvalid => s_axil_scle_bvalid,
      s_axil_scle_rready => s_axil_scle_rready,
      s_axil_scle_rready_0 => s_axil_scle_rready_0,
      s_axil_scle_wdata(15 downto 0) => s_axil_scle_wdata(15 downto 0),
      s_axil_scle_wstrb(1 downto 0) => s_axil_scle_wstrb(1 downto 0),
      s_axil_scle_wvalid => s_axil_scle_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MultiBankBramReadEn_45 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bram_doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axil_grid_rready_0 : out STD_LOGIC;
    s_axil_a_awready_next : out STD_LOGIC;
    s_axil_grid_aclk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_grid_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_axil_b_rdata_reg_int_reg_reg[12]\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[12]_0\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[13]\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[14]\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[15]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[0]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[0]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[1]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[2]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[3]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[4]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[5]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[6]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[7]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[8]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[9]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[10]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[11]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[12]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[13]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[14]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[15]\ : in STD_LOGIC;
    s_axil_grid_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_grid_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_grid_rready : in STD_LOGIC;
    s_axil_a_arready_reg_reg : in STD_LOGIC;
    s_axil_grid_arvalid : in STD_LOGIC;
    s_axil_a_arready_reg_reg_0 : in STD_LOGIC;
    s_axil_grid_awvalid : in STD_LOGIC;
    s_axil_grid_wvalid : in STD_LOGIC;
    s_axil_grid_awready : in STD_LOGIC;
    last_read_a_reg : in STD_LOGIC;
    s_axil_grid_bready : in STD_LOGIC;
    s_axil_grid_bvalid : in STD_LOGIC;
    s_axil_grid_wstrb : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MultiBankBramReadEn_45 : entity is "MultiBankBramReadEn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MultiBankBramReadEn_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MultiBankBramReadEn_45 is
begin
\genblk1[0].bram_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BramReadEn_46
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      DOADO(3 downto 0) => DOADO(3 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      bram_douta(15 downto 0) => bram_douta(15 downto 0),
      bram_doutb(3 downto 0) => bram_doutb(3 downto 0),
      last_read_a_reg => last_read_a_reg,
      s_axil_a_arready_reg_reg => s_axil_a_arready_reg_reg,
      s_axil_a_arready_reg_reg_0 => s_axil_a_arready_reg_reg_0,
      \s_axil_a_rdata_reg_int_reg_reg[0]\ => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      \s_axil_a_rdata_reg_int_reg_reg[0]_0\ => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[10]\ => \s_axil_a_rdata_reg_int_reg_reg[10]\,
      \s_axil_a_rdata_reg_int_reg_reg[11]\ => \s_axil_a_rdata_reg_int_reg_reg[11]\,
      \s_axil_a_rdata_reg_int_reg_reg[12]\ => \s_axil_a_rdata_reg_int_reg_reg[12]\,
      \s_axil_a_rdata_reg_int_reg_reg[13]\ => \s_axil_a_rdata_reg_int_reg_reg[13]\,
      \s_axil_a_rdata_reg_int_reg_reg[14]\ => \s_axil_a_rdata_reg_int_reg_reg[14]\,
      \s_axil_a_rdata_reg_int_reg_reg[15]\ => \s_axil_a_rdata_reg_int_reg_reg[15]\,
      \s_axil_a_rdata_reg_int_reg_reg[1]\ => \s_axil_a_rdata_reg_int_reg_reg[1]\,
      \s_axil_a_rdata_reg_int_reg_reg[2]\ => \s_axil_a_rdata_reg_int_reg_reg[2]\,
      \s_axil_a_rdata_reg_int_reg_reg[3]\ => \s_axil_a_rdata_reg_int_reg_reg[3]\,
      \s_axil_a_rdata_reg_int_reg_reg[4]\ => \s_axil_a_rdata_reg_int_reg_reg[4]\,
      \s_axil_a_rdata_reg_int_reg_reg[5]\ => \s_axil_a_rdata_reg_int_reg_reg[5]\,
      \s_axil_a_rdata_reg_int_reg_reg[6]\ => \s_axil_a_rdata_reg_int_reg_reg[6]\,
      \s_axil_a_rdata_reg_int_reg_reg[7]\ => \s_axil_a_rdata_reg_int_reg_reg[7]\,
      \s_axil_a_rdata_reg_int_reg_reg[8]\ => \s_axil_a_rdata_reg_int_reg_reg[8]\,
      \s_axil_a_rdata_reg_int_reg_reg[9]\ => \s_axil_a_rdata_reg_int_reg_reg[9]\,
      \s_axil_b_rdata_reg_int_reg_reg[12]\ => \s_axil_b_rdata_reg_int_reg_reg[12]\,
      \s_axil_b_rdata_reg_int_reg_reg[12]_0\ => \s_axil_b_rdata_reg_int_reg_reg[12]_0\,
      \s_axil_b_rdata_reg_int_reg_reg[13]\ => \s_axil_b_rdata_reg_int_reg_reg[13]\,
      \s_axil_b_rdata_reg_int_reg_reg[14]\ => \s_axil_b_rdata_reg_int_reg_reg[14]\,
      \s_axil_b_rdata_reg_int_reg_reg[15]\ => \s_axil_b_rdata_reg_int_reg_reg[15]\,
      s_axil_grid_aclk => s_axil_grid_aclk,
      s_axil_grid_araddr(2 downto 0) => s_axil_grid_araddr(2 downto 0),
      s_axil_grid_arvalid => s_axil_grid_arvalid,
      s_axil_grid_awaddr(2 downto 0) => s_axil_grid_awaddr(2 downto 0),
      s_axil_grid_awready => s_axil_grid_awready,
      s_axil_grid_awvalid => s_axil_grid_awvalid,
      s_axil_grid_awvalid_0 => s_axil_a_awready_next,
      s_axil_grid_bready => s_axil_grid_bready,
      s_axil_grid_bvalid => s_axil_grid_bvalid,
      s_axil_grid_rready => s_axil_grid_rready,
      s_axil_grid_rready_0 => s_axil_grid_rready_0,
      s_axil_grid_wdata(15 downto 0) => s_axil_grid_wdata(15 downto 0),
      s_axil_grid_wstrb(1 downto 0) => s_axil_grid_wstrb(1 downto 0),
      s_axil_grid_wvalid => s_axil_grid_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingElement is
  port (
    store_l_reg_reg : out STD_LOGIC;
    drop_t : out STD_LOGIC;
    op_start_reg : out STD_LOGIC;
    err_unalligned_data_reg : out STD_LOGIC;
    s_axis_tready_reg_reg : out STD_LOGIC;
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    m_axis_tlast_reg_reg : out STD_LOGIC;
    temp_m_axis_tvalid_reg : out STD_LOGIC;
    int_axis_l_tvalid : out STD_LOGIC;
    m_axis_tlast_reg_reg_0 : out STD_LOGIC;
    temp_m_axis_tvalid_reg_0 : out STD_LOGIC;
    int_axis_t_tvalid : out STD_LOGIC;
    \rst_pipeline_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    store_l_reg_reg_0 : out STD_LOGIC;
    \fsm_state_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    err_unalligned_data_reg_reg : out STD_LOGIC;
    samples_in_0 : out STD_LOGIC;
    s_axis_tready_early_8 : out STD_LOGIC;
    acc : out STD_LOGIC_VECTOR ( 32 downto 0 );
    int_axis_ud_tvalid_3 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    store_t_reg : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    drop_t_reg : in STD_LOGIC;
    op_start_reg_reg : in STD_LOGIC;
    err_unalligned_data_reg_reg_0 : in STD_LOGIC;
    s_axis_tready_early : in STD_LOGIC;
    s_axis_tready_early_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_aps_wght_m_axis_tlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    \half_pipeline_genblock.mlt_reg_reg\ : in STD_LOGIC;
    \half_pipeline_genblock.acc_reg_reg\ : in STD_LOGIC;
    \i_/fsm_state_next_reg[1]_i_1\ : in STD_LOGIC;
    \up_register_genblock.s_axis_u_tready_int\ : in STD_LOGIC;
    switch : in STD_LOGIC;
    \int_axis_t_tready__0\ : in STD_LOGIC;
    int_aps_wght_m_axis_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    int_axis_act_func_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    \int_axis_l_tready__0\ : in STD_LOGIC;
    int_axis_act_func_tlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_aps_wght_m_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg_17 : in STD_LOGIC;
    s_axis_tready_reg_reg_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \half_pipeline_genblock.acc_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    err_unalligned_data_int : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    reset_acc : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingElement;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingElement is
  signal axis_register_t_inst_n_10 : STD_LOGIC;
  signal axis_register_t_inst_n_11 : STD_LOGIC;
  signal axis_register_t_inst_n_12 : STD_LOGIC;
  signal axis_register_t_inst_n_13 : STD_LOGIC;
  signal axis_register_t_inst_n_14 : STD_LOGIC;
  signal axis_register_t_inst_n_15 : STD_LOGIC;
  signal axis_register_t_inst_n_16 : STD_LOGIC;
  signal axis_register_t_inst_n_17 : STD_LOGIC;
  signal axis_register_t_inst_n_18 : STD_LOGIC;
  signal axis_register_t_inst_n_19 : STD_LOGIC;
  signal axis_register_t_inst_n_4 : STD_LOGIC;
  signal axis_register_t_inst_n_5 : STD_LOGIC;
  signal axis_register_t_inst_n_6 : STD_LOGIC;
  signal axis_register_t_inst_n_7 : STD_LOGIC;
  signal axis_register_t_inst_n_8 : STD_LOGIC;
  signal axis_register_t_inst_n_9 : STD_LOGIC;
  signal control_unit_n_12 : STD_LOGIC;
  signal control_unit_n_4 : STD_LOGIC;
  signal \^err_unalligned_data_reg\ : STD_LOGIC;
  signal \^int_axis_l_tvalid\ : STD_LOGIC;
  signal \^int_axis_t_tvalid\ : STD_LOGIC;
  signal \^m_axis_tlast_reg_reg\ : STD_LOGIC;
  signal \^store_l_reg_reg\ : STD_LOGIC;
begin
  err_unalligned_data_reg <= \^err_unalligned_data_reg\;
  int_axis_l_tvalid <= \^int_axis_l_tvalid\;
  int_axis_t_tvalid <= \^int_axis_t_tvalid\;
  m_axis_tlast_reg_reg <= \^m_axis_tlast_reg_reg\;
  store_l_reg_reg <= \^store_l_reg_reg\;
axis_register_l_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_14
     port map (
      Q(0) => Q(0),
      core_clk => core_clk,
      err_unalligned_data_reg => \^err_unalligned_data_reg\,
      err_unalligned_data_reg_reg => err_unalligned_data_reg_reg,
      int_axis_act_func_tlast(0) => int_axis_act_func_tlast(0),
      int_axis_act_func_tvalid(0) => int_axis_act_func_tvalid(0),
      \int_axis_l_tready__0\ => \int_axis_l_tready__0\,
      m_axis_tlast_reg_reg_0 => m_axis_tlast_reg_reg_0,
      m_axis_tvalid_reg_reg_0 => \^int_axis_l_tvalid\,
      m_axis_tvalid_reg_reg_1 => \^store_l_reg_reg\,
      s_axis_tready_early => s_axis_tready_early,
      s_axis_tready_reg_reg_0 => s_axis_tready_reg_reg,
      samples_in_0 => samples_in_0,
      \samples_out_reg[0]\ => \^int_axis_t_tvalid\,
      \samples_out_reg[0]_0\ => \^m_axis_tlast_reg_reg\,
      switch => switch,
      temp_m_axis_tvalid_reg => temp_m_axis_tvalid_reg
    );
axis_register_t_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_15
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      core_clk => core_clk,
      int_aps_wght_m_axis_tdata(15 downto 0) => int_aps_wght_m_axis_tdata(15 downto 0),
      int_aps_wght_m_axis_tlast(0) => int_aps_wght_m_axis_tlast(0),
      int_aps_wght_m_axis_tvalid(0) => int_aps_wght_m_axis_tvalid(0),
      \int_axis_t_tready__0\ => \int_axis_t_tready__0\,
      m_axis_tlast_reg_reg_0 => \^m_axis_tlast_reg_reg\,
      m_axis_tlast_reg_reg_1 => \half_pipeline_genblock.mlt_reg_reg\,
      m_axis_tvalid_reg_reg_0 => \^int_axis_t_tvalid\,
      op1(15) => axis_register_t_inst_n_4,
      op1(14) => axis_register_t_inst_n_5,
      op1(13) => axis_register_t_inst_n_6,
      op1(12) => axis_register_t_inst_n_7,
      op1(11) => axis_register_t_inst_n_8,
      op1(10) => axis_register_t_inst_n_9,
      op1(9) => axis_register_t_inst_n_10,
      op1(8) => axis_register_t_inst_n_11,
      op1(7) => axis_register_t_inst_n_12,
      op1(6) => axis_register_t_inst_n_13,
      op1(5) => axis_register_t_inst_n_14,
      op1(4) => axis_register_t_inst_n_15,
      op1(3) => axis_register_t_inst_n_16,
      op1(2) => axis_register_t_inst_n_17,
      op1(1) => axis_register_t_inst_n_18,
      op1(0) => axis_register_t_inst_n_19,
      s_axis_tready_early_1 => s_axis_tready_early_1,
      s_axis_tready_early_8 => s_axis_tready_early_8,
      s_axis_tready_reg_reg_0 => s_axis_tready_reg_reg_0,
      s_axis_tready_reg_reg_1 => \^store_l_reg_reg\,
      s_axis_tready_reg_reg_2 => s_axis_tready_reg_reg_1,
      temp_m_axis_tvalid_reg_0 => temp_m_axis_tvalid_reg_0,
      temp_m_axis_tvalid_reg_17 => temp_m_axis_tvalid_reg_17
    );
control_unit: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLPEControlUnit
     port map (
      AR(1) => Q(0),
      AR(0) => AR(0),
      D(2 downto 0) => D(2 downto 0),
      OPMODE(0) => control_unit_n_4,
      core_clk => core_clk,
      drop_t => drop_t,
      drop_t_reg => drop_t_reg,
      err_unalligned_data_int => err_unalligned_data_int,
      err_unalligned_data_reg => \^err_unalligned_data_reg\,
      err_unalligned_data_reg_reg_0 => err_unalligned_data_reg_reg_0,
      \fsm_state_reg[2]_0\(2 downto 0) => \fsm_state_reg[2]\(2 downto 0),
      \fsm_state_reg[2]_1\ => control_unit_n_12,
      \fsm_state_reg[2]_2\(2 downto 0) => \fsm_state_reg[2]_0\(2 downto 0),
      \half_pipeline_genblock.acc_reg_reg\ => \half_pipeline_genblock.acc_reg_reg\,
      \half_pipeline_genblock.acc_reg_reg_0\(0) => \half_pipeline_genblock.acc_reg_reg_0\(0),
      \i_/fsm_state_next_reg[1]_i_1\ => \i_/fsm_state_next_reg[1]_i_1\,
      int_axis_l_tvalid => \^int_axis_l_tvalid\,
      int_axis_t_tvalid => \^int_axis_t_tvalid\,
      op_start_reg => op_start_reg,
      op_start_reg_reg_0 => op_start_reg_reg,
      \rst_pipeline_reg[3]\(2 downto 0) => \rst_pipeline_reg[3]\(2 downto 0),
      store_l_reg_reg_0 => \^store_l_reg_reg\,
      store_l_reg_reg_1 => store_l_reg_reg_0,
      store_t_reg => store_t_reg,
      \up_register_genblock.s_axis_u_tready_int\ => \up_register_genblock.s_axis_u_tready_int\
    );
data_processing_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DSPELogic_16
     port map (
      OPMODE(0) => control_unit_n_4,
      Q(0) => Q(0),
      acc(32 downto 0) => acc(32 downto 0),
      core_clk => core_clk,
      \half_pipeline_genblock.extra_sig_reg_reg[1][1]_0\ => control_unit_n_12,
      \half_pipeline_genblock.mlt_reg_reg_0\ => \half_pipeline_genblock.mlt_reg_reg\,
      int_axis_ud_tvalid_3 => int_axis_ud_tvalid_3,
      op1(15) => axis_register_t_inst_n_4,
      op1(14) => axis_register_t_inst_n_5,
      op1(13) => axis_register_t_inst_n_6,
      op1(12) => axis_register_t_inst_n_7,
      op1(11) => axis_register_t_inst_n_8,
      op1(10) => axis_register_t_inst_n_9,
      op1(9) => axis_register_t_inst_n_10,
      op1(8) => axis_register_t_inst_n_11,
      op1(7) => axis_register_t_inst_n_12,
      op1(6) => axis_register_t_inst_n_13,
      op1(5) => axis_register_t_inst_n_14,
      op1(4) => axis_register_t_inst_n_15,
      op1(3) => axis_register_t_inst_n_16,
      op1(2) => axis_register_t_inst_n_17,
      op1(1) => axis_register_t_inst_n_18,
      op1(0) => axis_register_t_inst_n_19,
      p_0_in => p_0_in,
      reset_acc => reset_acc
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingElement__parameterized0\ is
  port (
    \up_register_genblock.s_axis_u_tready_int\ : out STD_LOGIC;
    store_l_reg_reg : out STD_LOGIC;
    drop_t : out STD_LOGIC;
    acc_res_reg : out STD_LOGIC;
    op_start_reg : out STD_LOGIC;
    s_axis_tready_reg_reg : out STD_LOGIC;
    int_axis_u_tlast : out STD_LOGIC;
    temp_m_axis_tvalid_reg : out STD_LOGIC;
    int_axis_u_tvalid : out STD_LOGIC;
    export_rslt_reg_reg : out STD_LOGIC;
    local_tlast_reg_reg : out STD_LOGIC;
    temp_m_axis_tvalid_reg_0 : out STD_LOGIC;
    int_axis_t_tvalid : out STD_LOGIC;
    \rst_pipeline_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_tready_early_7 : out STD_LOGIC;
    \m_axis_tdata_reg_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \fsm_state_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    acc : out STD_LOGIC_VECTOR ( 32 downto 0 );
    export_rslt_sync : out STD_LOGIC;
    int_axis_ud_tlast_2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    int_axis_ud_tvalid_3 : in STD_LOGIC;
    store_u_reg : in STD_LOGIC;
    drop_u_reg : in STD_LOGIC;
    acc_res_reg_reg : in STD_LOGIC;
    op_start_reg_reg : in STD_LOGIC;
    s_axis_tready_early_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    local_tlast_reg_reg_0 : in STD_LOGIC;
    int_axis_u_tready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \int_axis_t_tready__0\ : in STD_LOGIC;
    int_aps_wght_m_axis_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \export_rslt_reg_next__0\ : in STD_LOGIC;
    int_axis_ud_tready_2 : in STD_LOGIC;
    export_rslt_reg_reg_0 : in STD_LOGIC;
    int_aps_wght_m_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg_16 : in STD_LOGIC;
    s_axis_tready_reg_reg_0 : in STD_LOGIC;
    export_rslt_reg_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \half_pipeline_genblock.acc_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fsm_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_m_axis_tdata_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_acc : in STD_LOGIC;
    \half_pipeline_genblock.mlt_reg_reg\ : in STD_LOGIC;
    DUMMY_MUX_Z : in STD_LOGIC;
    \half_pipeline_genblock.acc_reg_reg_0\ : in STD_LOGIC;
    export_rslt : in STD_LOGIC;
    export_rslt_last : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingElement__parameterized0\ : entity is "ParallelizedLinearProcessingElement";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingElement__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingElement__parameterized0\ is
  signal axis_register_t_inst_n_10 : STD_LOGIC;
  signal axis_register_t_inst_n_11 : STD_LOGIC;
  signal axis_register_t_inst_n_12 : STD_LOGIC;
  signal axis_register_t_inst_n_13 : STD_LOGIC;
  signal axis_register_t_inst_n_14 : STD_LOGIC;
  signal axis_register_t_inst_n_15 : STD_LOGIC;
  signal axis_register_t_inst_n_16 : STD_LOGIC;
  signal axis_register_t_inst_n_17 : STD_LOGIC;
  signal axis_register_t_inst_n_18 : STD_LOGIC;
  signal axis_register_t_inst_n_3 : STD_LOGIC;
  signal axis_register_t_inst_n_4 : STD_LOGIC;
  signal axis_register_t_inst_n_5 : STD_LOGIC;
  signal axis_register_t_inst_n_6 : STD_LOGIC;
  signal axis_register_t_inst_n_7 : STD_LOGIC;
  signal axis_register_t_inst_n_8 : STD_LOGIC;
  signal axis_register_t_inst_n_9 : STD_LOGIC;
  signal control_unit_n_10 : STD_LOGIC;
  signal control_unit_n_9 : STD_LOGIC;
  signal \^int_axis_u_tvalid\ : STD_LOGIC;
  signal \^store_l_reg_reg\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_10\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_11\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_12\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_13\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_14\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_15\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_16\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_17\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_18\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_19\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_20\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_21\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_22\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_23\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_24\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_25\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_26\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_27\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_28\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_29\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_30\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_31\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_32\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_33\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_34\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_35\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_36\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_4\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_5\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_6\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_7\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_8\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst_n_9\ : STD_LOGIC;
begin
  int_axis_u_tvalid <= \^int_axis_u_tvalid\;
  store_l_reg_reg <= \^store_l_reg_reg\;
axis_register_t_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_11
     port map (
      Q(0) => Q(0),
      core_clk => core_clk,
      int_aps_wght_m_axis_tdata(15 downto 0) => int_aps_wght_m_axis_tdata(15 downto 0),
      int_aps_wght_m_axis_tvalid(0) => int_aps_wght_m_axis_tvalid(0),
      \int_axis_t_tready__0\ => \int_axis_t_tready__0\,
      m_axis_tvalid_reg_reg_0 => int_axis_t_tvalid,
      op1(15) => axis_register_t_inst_n_3,
      op1(14) => axis_register_t_inst_n_4,
      op1(13) => axis_register_t_inst_n_5,
      op1(12) => axis_register_t_inst_n_6,
      op1(11) => axis_register_t_inst_n_7,
      op1(10) => axis_register_t_inst_n_8,
      op1(9) => axis_register_t_inst_n_9,
      op1(8) => axis_register_t_inst_n_10,
      op1(7) => axis_register_t_inst_n_11,
      op1(6) => axis_register_t_inst_n_12,
      op1(5) => axis_register_t_inst_n_13,
      op1(4) => axis_register_t_inst_n_14,
      op1(3) => axis_register_t_inst_n_15,
      op1(2) => axis_register_t_inst_n_16,
      op1(1) => axis_register_t_inst_n_17,
      op1(0) => axis_register_t_inst_n_18,
      s_axis_tready_early_1 => s_axis_tready_early_1,
      s_axis_tready_early_7 => s_axis_tready_early_7,
      s_axis_tready_reg_reg_0 => s_axis_tready_reg_reg,
      s_axis_tready_reg_reg_1 => \^store_l_reg_reg\,
      s_axis_tready_reg_reg_2 => s_axis_tready_reg_reg_0,
      \temp_m_axis_tdata_reg_reg[0]_0\(0) => \temp_m_axis_tdata_reg_reg[0]\(0),
      temp_m_axis_tvalid_reg_0 => temp_m_axis_tvalid_reg_0,
      temp_m_axis_tvalid_reg_16 => temp_m_axis_tvalid_reg_16
    );
control_unit: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLPEControlUnit__parameterized0\
     port map (
      OPMODE(0) => control_unit_n_9,
      Q(0) => Q(0),
      acc_res_reg => acc_res_reg,
      acc_res_reg_reg_0 => acc_res_reg_reg,
      core_clk => core_clk,
      drop_t => drop_t,
      drop_u_reg => drop_u_reg,
      \export_rslt_reg_next__0\ => \export_rslt_reg_next__0\,
      export_rslt_reg_reg_0 => export_rslt_reg_reg,
      export_rslt_reg_reg_1(0) => control_unit_n_10,
      export_rslt_reg_reg_2 => export_rslt_reg_reg_0,
      export_rslt_reg_reg_3(2 downto 0) => export_rslt_reg_reg_1(2 downto 0),
      \fsm_state_reg[2]_0\(2 downto 0) => \fsm_state_reg[2]\(2 downto 0),
      \fsm_state_reg[2]_1\(2 downto 0) => \fsm_state_reg[2]_0\(2 downto 0),
      \half_pipeline_genblock.acc_reg_reg\ => \half_pipeline_genblock.acc_reg_reg_0\,
      \half_pipeline_genblock.acc_reg_reg_0\ => \^int_axis_u_tvalid\,
      \half_pipeline_genblock.acc_reg_reg_1\(0) => \half_pipeline_genblock.acc_reg_reg\(0),
      int_axis_ud_tready_2 => int_axis_ud_tready_2,
      local_tlast_reg_reg_0 => local_tlast_reg_reg,
      local_tlast_reg_reg_1 => local_tlast_reg_reg_0,
      op_start_reg => op_start_reg,
      op_start_reg_reg_0 => op_start_reg_reg,
      \rst_pipeline_reg[3]\(2 downto 0) => \rst_pipeline_reg[3]\(2 downto 0),
      store_l_reg_reg_0 => \^store_l_reg_reg\,
      store_u_reg => store_u_reg
    );
data_processing_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DSPELogic_12
     port map (
      C(32) => \up_register_genblock.axis_register_u_inst_n_4\,
      C(31) => \up_register_genblock.axis_register_u_inst_n_5\,
      C(30) => \up_register_genblock.axis_register_u_inst_n_6\,
      C(29) => \up_register_genblock.axis_register_u_inst_n_7\,
      C(28) => \up_register_genblock.axis_register_u_inst_n_8\,
      C(27) => \up_register_genblock.axis_register_u_inst_n_9\,
      C(26) => \up_register_genblock.axis_register_u_inst_n_10\,
      C(25) => \up_register_genblock.axis_register_u_inst_n_11\,
      C(24) => \up_register_genblock.axis_register_u_inst_n_12\,
      C(23) => \up_register_genblock.axis_register_u_inst_n_13\,
      C(22) => \up_register_genblock.axis_register_u_inst_n_14\,
      C(21) => \up_register_genblock.axis_register_u_inst_n_15\,
      C(20) => \up_register_genblock.axis_register_u_inst_n_16\,
      C(19) => \up_register_genblock.axis_register_u_inst_n_17\,
      C(18) => \up_register_genblock.axis_register_u_inst_n_18\,
      C(17) => \up_register_genblock.axis_register_u_inst_n_19\,
      C(16) => \up_register_genblock.axis_register_u_inst_n_20\,
      C(15) => \up_register_genblock.axis_register_u_inst_n_21\,
      C(14) => \up_register_genblock.axis_register_u_inst_n_22\,
      C(13) => \up_register_genblock.axis_register_u_inst_n_23\,
      C(12) => \up_register_genblock.axis_register_u_inst_n_24\,
      C(11) => \up_register_genblock.axis_register_u_inst_n_25\,
      C(10) => \up_register_genblock.axis_register_u_inst_n_26\,
      C(9) => \up_register_genblock.axis_register_u_inst_n_27\,
      C(8) => \up_register_genblock.axis_register_u_inst_n_28\,
      C(7) => \up_register_genblock.axis_register_u_inst_n_29\,
      C(6) => \up_register_genblock.axis_register_u_inst_n_30\,
      C(5) => \up_register_genblock.axis_register_u_inst_n_31\,
      C(4) => \up_register_genblock.axis_register_u_inst_n_32\,
      C(3) => \up_register_genblock.axis_register_u_inst_n_33\,
      C(2) => \up_register_genblock.axis_register_u_inst_n_34\,
      C(1) => \up_register_genblock.axis_register_u_inst_n_35\,
      C(0) => \up_register_genblock.axis_register_u_inst_n_36\,
      E(0) => E(0),
      OPMODE(1) => DUMMY_MUX_Z,
      OPMODE(0) => control_unit_n_9,
      Q(0) => Q(0),
      acc(32 downto 0) => acc(32 downto 0),
      core_clk => core_clk,
      export_rslt => export_rslt,
      export_rslt_last => export_rslt_last,
      export_rslt_sync => export_rslt_sync,
      \half_pipeline_genblock.acc_reg_reg_0\(0) => control_unit_n_10,
      \half_pipeline_genblock.mlt_reg_reg_0\ => \half_pipeline_genblock.mlt_reg_reg\,
      int_axis_ud_tlast_2 => int_axis_ud_tlast_2,
      op1(15) => axis_register_t_inst_n_3,
      op1(14) => axis_register_t_inst_n_4,
      op1(13) => axis_register_t_inst_n_5,
      op1(12) => axis_register_t_inst_n_6,
      op1(11) => axis_register_t_inst_n_7,
      op1(10) => axis_register_t_inst_n_8,
      op1(9) => axis_register_t_inst_n_9,
      op1(8) => axis_register_t_inst_n_10,
      op1(7) => axis_register_t_inst_n_11,
      op1(6) => axis_register_t_inst_n_12,
      op1(5) => axis_register_t_inst_n_13,
      op1(4) => axis_register_t_inst_n_14,
      op1(3) => axis_register_t_inst_n_15,
      op1(2) => axis_register_t_inst_n_16,
      op1(1) => axis_register_t_inst_n_17,
      op1(0) => axis_register_t_inst_n_18,
      reset_acc => reset_acc
    );
\up_register_genblock.axis_register_u_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized4_13\
     port map (
      D(32) => \up_register_genblock.axis_register_u_inst_n_4\,
      D(31) => \up_register_genblock.axis_register_u_inst_n_5\,
      D(30) => \up_register_genblock.axis_register_u_inst_n_6\,
      D(29) => \up_register_genblock.axis_register_u_inst_n_7\,
      D(28) => \up_register_genblock.axis_register_u_inst_n_8\,
      D(27) => \up_register_genblock.axis_register_u_inst_n_9\,
      D(26) => \up_register_genblock.axis_register_u_inst_n_10\,
      D(25) => \up_register_genblock.axis_register_u_inst_n_11\,
      D(24) => \up_register_genblock.axis_register_u_inst_n_12\,
      D(23) => \up_register_genblock.axis_register_u_inst_n_13\,
      D(22) => \up_register_genblock.axis_register_u_inst_n_14\,
      D(21) => \up_register_genblock.axis_register_u_inst_n_15\,
      D(20) => \up_register_genblock.axis_register_u_inst_n_16\,
      D(19) => \up_register_genblock.axis_register_u_inst_n_17\,
      D(18) => \up_register_genblock.axis_register_u_inst_n_18\,
      D(17) => \up_register_genblock.axis_register_u_inst_n_19\,
      D(16) => \up_register_genblock.axis_register_u_inst_n_20\,
      D(15) => \up_register_genblock.axis_register_u_inst_n_21\,
      D(14) => \up_register_genblock.axis_register_u_inst_n_22\,
      D(13) => \up_register_genblock.axis_register_u_inst_n_23\,
      D(12) => \up_register_genblock.axis_register_u_inst_n_24\,
      D(11) => \up_register_genblock.axis_register_u_inst_n_25\,
      D(10) => \up_register_genblock.axis_register_u_inst_n_26\,
      D(9) => \up_register_genblock.axis_register_u_inst_n_27\,
      D(8) => \up_register_genblock.axis_register_u_inst_n_28\,
      D(7) => \up_register_genblock.axis_register_u_inst_n_29\,
      D(6) => \up_register_genblock.axis_register_u_inst_n_30\,
      D(5) => \up_register_genblock.axis_register_u_inst_n_31\,
      D(4) => \up_register_genblock.axis_register_u_inst_n_32\,
      D(3) => \up_register_genblock.axis_register_u_inst_n_33\,
      D(2) => \up_register_genblock.axis_register_u_inst_n_34\,
      D(1) => \up_register_genblock.axis_register_u_inst_n_35\,
      D(0) => \up_register_genblock.axis_register_u_inst_n_36\,
      E(0) => E(0),
      Q(0) => Q(0),
      core_clk => core_clk,
      int_axis_u_tlast => int_axis_u_tlast,
      int_axis_u_tready => int_axis_u_tready,
      int_axis_ud_tvalid_3 => int_axis_ud_tvalid_3,
      \m_axis_tdata_reg_reg[32]_0\(32 downto 0) => \m_axis_tdata_reg_reg[32]\(32 downto 0),
      m_axis_tvalid_reg_reg_0 => \^int_axis_u_tvalid\,
      m_axis_tvalid_reg_reg_1 => \^store_l_reg_reg\,
      s_axis_tready_early => s_axis_tready_early,
      s_axis_tready_reg_reg_0 => \up_register_genblock.s_axis_u_tready_int\,
      \temp_m_axis_tdata_reg_reg[32]_0\(32 downto 0) => D(32 downto 0),
      temp_m_axis_tvalid_reg => temp_m_axis_tvalid_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingElement__parameterized1\ is
  port (
    \up_register_genblock.s_axis_u_tready_int\ : out STD_LOGIC;
    temp_m_axis_tlast_reg : out STD_LOGIC;
    store_l_reg_reg : out STD_LOGIC;
    drop_t : out STD_LOGIC;
    acc_res_reg : out STD_LOGIC;
    op_start_reg : out STD_LOGIC;
    s_axis_tready_reg_reg : out STD_LOGIC;
    int_axis_u_tlast : out STD_LOGIC;
    temp_m_axis_tvalid_reg : out STD_LOGIC;
    int_axis_u_tvalid : out STD_LOGIC;
    export_rslt_reg_reg : out STD_LOGIC;
    local_tlast_reg_reg : out STD_LOGIC;
    temp_m_axis_tvalid_reg_0 : out STD_LOGIC;
    int_axis_t_tvalid : out STD_LOGIC;
    \rst_pipeline_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_tready_early_6 : out STD_LOGIC;
    \temp_m_axis_tdata_reg_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \m_axis_tdata_reg_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \fsm_state_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    acc : out STD_LOGIC_VECTOR ( 32 downto 0 );
    export_rslt_sync : out STD_LOGIC;
    int_axis_ud_tlast_1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    int_axis_ud_tlast_2 : in STD_LOGIC;
    store_u_reg : in STD_LOGIC;
    drop_u_reg : in STD_LOGIC;
    acc_res_reg_reg : in STD_LOGIC;
    op_start_reg_reg : in STD_LOGIC;
    s_axis_tready_early_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast_reg_reg : in STD_LOGIC;
    local_tlast_reg_reg_0 : in STD_LOGIC;
    int_axis_u_tready : in STD_LOGIC;
    \int_axis_t_tready__0\ : in STD_LOGIC;
    int_aps_wght_m_axis_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tvalid01_out : in STD_LOGIC;
    \export_rslt_reg_next__0\ : in STD_LOGIC;
    int_axis_ud_tready_1 : in STD_LOGIC;
    export_rslt_reg_reg_0 : in STD_LOGIC;
    int_aps_wght_m_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg_15 : in STD_LOGIC;
    s_axis_tready_reg_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \half_pipeline_genblock.acc_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_m_axis_tdata_reg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    op2 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \fsm_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_m_axis_tdata_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_acc : in STD_LOGIC;
    \half_pipeline_genblock.mlt_reg_reg\ : in STD_LOGIC;
    DUMMY_MUX_Z : in STD_LOGIC;
    \half_pipeline_genblock.acc_reg_reg_0\ : in STD_LOGIC;
    export_rslt : in STD_LOGIC;
    export_rslt_last : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingElement__parameterized1\ : entity is "ParallelizedLinearProcessingElement";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingElement__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingElement__parameterized1\ is
  signal axis_register_t_inst_n_10 : STD_LOGIC;
  signal axis_register_t_inst_n_11 : STD_LOGIC;
  signal axis_register_t_inst_n_12 : STD_LOGIC;
  signal axis_register_t_inst_n_13 : STD_LOGIC;
  signal axis_register_t_inst_n_14 : STD_LOGIC;
  signal axis_register_t_inst_n_15 : STD_LOGIC;
  signal axis_register_t_inst_n_16 : STD_LOGIC;
  signal axis_register_t_inst_n_17 : STD_LOGIC;
  signal axis_register_t_inst_n_18 : STD_LOGIC;
  signal axis_register_t_inst_n_3 : STD_LOGIC;
  signal axis_register_t_inst_n_4 : STD_LOGIC;
  signal axis_register_t_inst_n_5 : STD_LOGIC;
  signal axis_register_t_inst_n_6 : STD_LOGIC;
  signal axis_register_t_inst_n_7 : STD_LOGIC;
  signal axis_register_t_inst_n_8 : STD_LOGIC;
  signal axis_register_t_inst_n_9 : STD_LOGIC;
  signal control_unit_n_10 : STD_LOGIC;
  signal control_unit_n_9 : STD_LOGIC;
  signal \^int_axis_u_tvalid\ : STD_LOGIC;
  signal \^store_l_reg_reg\ : STD_LOGIC;
begin
  int_axis_u_tvalid <= \^int_axis_u_tvalid\;
  store_l_reg_reg <= \^store_l_reg_reg\;
axis_register_t_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_8
     port map (
      Q(0) => Q(0),
      core_clk => core_clk,
      int_aps_wght_m_axis_tdata(15 downto 0) => int_aps_wght_m_axis_tdata(15 downto 0),
      int_aps_wght_m_axis_tvalid(0) => int_aps_wght_m_axis_tvalid(0),
      \int_axis_t_tready__0\ => \int_axis_t_tready__0\,
      m_axis_tvalid_reg_reg_0 => int_axis_t_tvalid,
      op1(15) => axis_register_t_inst_n_3,
      op1(14) => axis_register_t_inst_n_4,
      op1(13) => axis_register_t_inst_n_5,
      op1(12) => axis_register_t_inst_n_6,
      op1(11) => axis_register_t_inst_n_7,
      op1(10) => axis_register_t_inst_n_8,
      op1(9) => axis_register_t_inst_n_9,
      op1(8) => axis_register_t_inst_n_10,
      op1(7) => axis_register_t_inst_n_11,
      op1(6) => axis_register_t_inst_n_12,
      op1(5) => axis_register_t_inst_n_13,
      op1(4) => axis_register_t_inst_n_14,
      op1(3) => axis_register_t_inst_n_15,
      op1(2) => axis_register_t_inst_n_16,
      op1(1) => axis_register_t_inst_n_17,
      op1(0) => axis_register_t_inst_n_18,
      s_axis_tready_early_1 => s_axis_tready_early_1,
      s_axis_tready_early_6 => s_axis_tready_early_6,
      s_axis_tready_reg_reg_0 => s_axis_tready_reg_reg,
      s_axis_tready_reg_reg_1 => \^store_l_reg_reg\,
      s_axis_tready_reg_reg_2 => s_axis_tready_reg_reg_0,
      \temp_m_axis_tdata_reg_reg[0]_0\(0) => \temp_m_axis_tdata_reg_reg[0]\(0),
      temp_m_axis_tvalid_reg_0 => temp_m_axis_tvalid_reg_0,
      temp_m_axis_tvalid_reg_15 => temp_m_axis_tvalid_reg_15
    );
control_unit: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLPEControlUnit__parameterized1\
     port map (
      D(2 downto 0) => D(2 downto 0),
      OPMODE(0) => control_unit_n_9,
      Q(0) => Q(0),
      acc_res_reg => acc_res_reg,
      acc_res_reg_reg_0 => acc_res_reg_reg,
      core_clk => core_clk,
      drop_t => drop_t,
      drop_u_reg => drop_u_reg,
      \export_rslt_reg_next__0\ => \export_rslt_reg_next__0\,
      export_rslt_reg_reg_0 => export_rslt_reg_reg,
      export_rslt_reg_reg_1(0) => control_unit_n_10,
      export_rslt_reg_reg_2 => export_rslt_reg_reg_0,
      \fsm_state_reg[2]_0\(2 downto 0) => \fsm_state_reg[2]\(2 downto 0),
      \fsm_state_reg[2]_1\(2 downto 0) => \fsm_state_reg[2]_0\(2 downto 0),
      \half_pipeline_genblock.acc_reg_reg\ => \half_pipeline_genblock.acc_reg_reg_0\,
      \half_pipeline_genblock.acc_reg_reg_0\ => \^int_axis_u_tvalid\,
      \half_pipeline_genblock.acc_reg_reg_1\(0) => \half_pipeline_genblock.acc_reg_reg\(0),
      int_axis_ud_tready_1 => int_axis_ud_tready_1,
      local_tlast_reg_reg_0 => local_tlast_reg_reg,
      local_tlast_reg_reg_1 => local_tlast_reg_reg_0,
      op_start_reg => op_start_reg,
      op_start_reg_reg_0 => op_start_reg_reg,
      \rst_pipeline_reg[3]\(2 downto 0) => \rst_pipeline_reg[3]\(2 downto 0),
      store_l_reg_reg_0 => \^store_l_reg_reg\,
      store_u_reg => store_u_reg
    );
data_processing_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DSPELogic_9
     port map (
      E(0) => E(0),
      OPMODE(1) => DUMMY_MUX_Z,
      OPMODE(0) => control_unit_n_9,
      Q(0) => Q(0),
      acc(32 downto 0) => acc(32 downto 0),
      core_clk => core_clk,
      export_rslt => export_rslt,
      export_rslt_last => export_rslt_last,
      export_rslt_sync => export_rslt_sync,
      \half_pipeline_genblock.acc_reg_reg_0\(0) => control_unit_n_10,
      \half_pipeline_genblock.mlt_reg_reg_0\ => \half_pipeline_genblock.mlt_reg_reg\,
      int_axis_ud_tlast_1 => int_axis_ud_tlast_1,
      op1(15) => axis_register_t_inst_n_3,
      op1(14) => axis_register_t_inst_n_4,
      op1(13) => axis_register_t_inst_n_5,
      op1(12) => axis_register_t_inst_n_6,
      op1(11) => axis_register_t_inst_n_7,
      op1(10) => axis_register_t_inst_n_8,
      op1(9) => axis_register_t_inst_n_9,
      op1(8) => axis_register_t_inst_n_10,
      op1(7) => axis_register_t_inst_n_11,
      op1(6) => axis_register_t_inst_n_12,
      op1(5) => axis_register_t_inst_n_13,
      op1(4) => axis_register_t_inst_n_14,
      op1(3) => axis_register_t_inst_n_15,
      op1(2) => axis_register_t_inst_n_16,
      op1(1) => axis_register_t_inst_n_17,
      op1(0) => axis_register_t_inst_n_18,
      op2(32 downto 0) => op2(32 downto 0),
      reset_acc => reset_acc
    );
\up_register_genblock.axis_register_u_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized4_10\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      core_clk => core_clk,
      int_axis_u_tlast => int_axis_u_tlast,
      int_axis_u_tready => int_axis_u_tready,
      int_axis_ud_tlast_2 => int_axis_ud_tlast_2,
      \m_axis_tdata_reg_reg[32]_0\(32 downto 0) => \m_axis_tdata_reg_reg[32]\(32 downto 0),
      m_axis_tlast_reg_reg_0 => m_axis_tlast_reg_reg,
      m_axis_tvalid_reg_reg_0 => \^int_axis_u_tvalid\,
      op2(32 downto 0) => op2(32 downto 0),
      s_axis_tready_early => s_axis_tready_early,
      s_axis_tready_reg_reg_0 => \up_register_genblock.s_axis_u_tready_int\,
      s_axis_tvalid01_out => s_axis_tvalid01_out,
      \temp_m_axis_tdata_reg_reg[32]_0\(32 downto 0) => \temp_m_axis_tdata_reg_reg[32]\(32 downto 0),
      \temp_m_axis_tdata_reg_reg[32]_1\(32 downto 0) => \temp_m_axis_tdata_reg_reg[32]_0\(32 downto 0),
      temp_m_axis_tlast_reg => temp_m_axis_tlast_reg,
      temp_m_axis_tvalid_reg => temp_m_axis_tvalid_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingElement__parameterized2\ is
  port (
    \up_register_genblock.s_axis_u_tready_int\ : out STD_LOGIC;
    temp_m_axis_tlast_reg : out STD_LOGIC;
    store_l_reg_reg : out STD_LOGIC;
    acc_res_reg : out STD_LOGIC;
    drop_t : out STD_LOGIC;
    s_axis_tready_reg_reg : out STD_LOGIC;
    int_axis_u_tlast : out STD_LOGIC;
    temp_m_axis_tvalid_reg_0 : out STD_LOGIC;
    int_axis_u_tvalid : out STD_LOGIC;
    export_rslt_reg_reg : out STD_LOGIC;
    export_rslt_last : out STD_LOGIC;
    temp_m_axis_tvalid_reg_1 : out STD_LOGIC;
    int_axis_t_tvalid : out STD_LOGIC;
    \fsm_state_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rst_pipeline_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_tready_early : out STD_LOGIC;
    \temp_m_axis_tdata_reg_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \m_axis_tdata_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    acc : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \half_pipeline_genblock.extra_sig_reg_reg[1][1]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early_2 : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_axis_ud_tlast_1 : in STD_LOGIC;
    store_u_reg : in STD_LOGIC;
    acc_res_reg_reg : in STD_LOGIC;
    drop_u_reg : in STD_LOGIC;
    op_start_reg_reg : in STD_LOGIC;
    s_axis_tready_early_3 : in STD_LOGIC;
    m_axis_tlast_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast_reg_reg_0 : in STD_LOGIC;
    local_tlast_reg_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    int_buf_rslt_s_axis_tready : in STD_LOGIC;
    \int_axis_t_tready__0\ : in STD_LOGIC;
    int_aps_wght_m_axis_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tvalid01_out : in STD_LOGIC;
    int_axis_u_tready : in STD_LOGIC;
    export_rslt_reg_reg_0 : in STD_LOGIC;
    int_aps_wght_m_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg : in STD_LOGIC;
    s_axis_tready_reg_reg_0 : in STD_LOGIC;
    \half_pipeline_genblock.mlt_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_m_axis_tdata_reg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    op2 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \fsm_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \temp_m_axis_tdata_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \half_pipeline_genblock.mlt_reg_reg_0\ : in STD_LOGIC;
    DUMMY_MUX_Z : in STD_LOGIC;
    bypass_adder : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingElement__parameterized2\ : entity is "ParallelizedLinearProcessingElement";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingElement__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingElement__parameterized2\ is
  signal axis_register_t_inst_n_10 : STD_LOGIC;
  signal axis_register_t_inst_n_11 : STD_LOGIC;
  signal axis_register_t_inst_n_12 : STD_LOGIC;
  signal axis_register_t_inst_n_13 : STD_LOGIC;
  signal axis_register_t_inst_n_14 : STD_LOGIC;
  signal axis_register_t_inst_n_15 : STD_LOGIC;
  signal axis_register_t_inst_n_16 : STD_LOGIC;
  signal axis_register_t_inst_n_17 : STD_LOGIC;
  signal axis_register_t_inst_n_18 : STD_LOGIC;
  signal axis_register_t_inst_n_3 : STD_LOGIC;
  signal axis_register_t_inst_n_4 : STD_LOGIC;
  signal axis_register_t_inst_n_5 : STD_LOGIC;
  signal axis_register_t_inst_n_6 : STD_LOGIC;
  signal axis_register_t_inst_n_7 : STD_LOGIC;
  signal axis_register_t_inst_n_8 : STD_LOGIC;
  signal axis_register_t_inst_n_9 : STD_LOGIC;
  signal control_unit_n_12 : STD_LOGIC;
  signal control_unit_n_13 : STD_LOGIC;
  signal \^export_rslt_last\ : STD_LOGIC;
  signal op_start : STD_LOGIC;
  signal \^store_l_reg_reg\ : STD_LOGIC;
begin
  export_rslt_last <= \^export_rslt_last\;
  store_l_reg_reg <= \^store_l_reg_reg\;
axis_register_t_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_7
     port map (
      Q(0) => Q(0),
      core_clk => core_clk,
      int_aps_wght_m_axis_tdata(15 downto 0) => int_aps_wght_m_axis_tdata(15 downto 0),
      int_aps_wght_m_axis_tvalid(0) => int_aps_wght_m_axis_tvalid(0),
      \int_axis_t_tready__0\ => \int_axis_t_tready__0\,
      m_axis_tvalid_reg_reg_0 => int_axis_t_tvalid,
      op1(15) => axis_register_t_inst_n_3,
      op1(14) => axis_register_t_inst_n_4,
      op1(13) => axis_register_t_inst_n_5,
      op1(12) => axis_register_t_inst_n_6,
      op1(11) => axis_register_t_inst_n_7,
      op1(10) => axis_register_t_inst_n_8,
      op1(9) => axis_register_t_inst_n_9,
      op1(8) => axis_register_t_inst_n_10,
      op1(7) => axis_register_t_inst_n_11,
      op1(6) => axis_register_t_inst_n_12,
      op1(5) => axis_register_t_inst_n_13,
      op1(4) => axis_register_t_inst_n_14,
      op1(3) => axis_register_t_inst_n_15,
      op1(2) => axis_register_t_inst_n_16,
      op1(1) => axis_register_t_inst_n_17,
      op1(0) => axis_register_t_inst_n_18,
      s_axis_tready_early => s_axis_tready_early,
      s_axis_tready_early_3 => s_axis_tready_early_3,
      s_axis_tready_reg_reg_0 => s_axis_tready_reg_reg,
      s_axis_tready_reg_reg_1 => \^store_l_reg_reg\,
      s_axis_tready_reg_reg_2 => s_axis_tready_reg_reg_0,
      \temp_m_axis_tdata_reg_reg[0]_0\(0) => \temp_m_axis_tdata_reg_reg[0]\(0),
      temp_m_axis_tvalid_reg => temp_m_axis_tvalid_reg,
      temp_m_axis_tvalid_reg_1 => temp_m_axis_tvalid_reg_1
    );
control_unit: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLPEControlUnit__parameterized2\
     port map (
      D(1 downto 0) => D(1 downto 0),
      OPMODE(0) => control_unit_n_12,
      Q(0) => Q(0),
      acc_res_reg => acc_res_reg,
      acc_res_reg_reg_0 => acc_res_reg_reg,
      bypass_adder => bypass_adder,
      core_clk => core_clk,
      drop_t => drop_t,
      drop_u_reg => drop_u_reg,
      export_rslt_reg_reg_0 => export_rslt_reg_reg,
      export_rslt_reg_reg_1 => export_rslt_reg_reg_0,
      \fsm_state_reg[2]_0\(2 downto 0) => \fsm_state_reg[2]\(2 downto 0),
      \fsm_state_reg[2]_1\(2 downto 0) => \fsm_state_reg[2]_0\(2 downto 0),
      \half_pipeline_genblock.mlt_reg_reg\(0) => \half_pipeline_genblock.mlt_reg_reg\(0),
      \i_/half_pipeline_genblock.acc_reg_reg_i_2__2\(0) => control_unit_n_13,
      int_buf_rslt_s_axis_tready => int_buf_rslt_s_axis_tready,
      local_tlast_reg_reg_0 => \^export_rslt_last\,
      local_tlast_reg_reg_1 => local_tlast_reg_reg,
      op_start => op_start,
      op_start_reg_reg_0 => op_start_reg_reg,
      \rst_pipeline_reg[3]\(2 downto 0) => \rst_pipeline_reg[3]\(2 downto 0),
      store_l_reg_reg_0 => \^store_l_reg_reg\,
      store_u_reg => store_u_reg
    );
data_processing_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_DSPELogic
     port map (
      OPMODE(1) => DUMMY_MUX_Z,
      OPMODE(0) => control_unit_n_12,
      Q(0) => Q(0),
      acc(15 downto 0) => acc(15 downto 0),
      core_clk => core_clk,
      export_rslt_last => \^export_rslt_last\,
      \half_pipeline_genblock.acc_reg_reg_0\(0) => control_unit_n_13,
      \half_pipeline_genblock.extra_sig_reg_reg[1][1]_0\ => \half_pipeline_genblock.extra_sig_reg_reg[1][1]\,
      \half_pipeline_genblock.mlt_reg_reg_0\ => \half_pipeline_genblock.mlt_reg_reg_0\,
      \half_pipeline_genblock.mlt_reg_reg_1\(0) => m_axis_tlast_reg_reg(0),
      op1(15) => axis_register_t_inst_n_3,
      op1(14) => axis_register_t_inst_n_4,
      op1(13) => axis_register_t_inst_n_5,
      op1(12) => axis_register_t_inst_n_6,
      op1(11) => axis_register_t_inst_n_7,
      op1(10) => axis_register_t_inst_n_8,
      op1(9) => axis_register_t_inst_n_9,
      op1(8) => axis_register_t_inst_n_10,
      op1(7) => axis_register_t_inst_n_11,
      op1(6) => axis_register_t_inst_n_12,
      op1(5) => axis_register_t_inst_n_13,
      op1(4) => axis_register_t_inst_n_14,
      op1(3) => axis_register_t_inst_n_15,
      op1(2) => axis_register_t_inst_n_16,
      op1(1) => axis_register_t_inst_n_17,
      op1(0) => axis_register_t_inst_n_18,
      op2(32 downto 0) => op2(32 downto 0),
      op_start => op_start
    );
\up_register_genblock.axis_register_u_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register__parameterized4\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      core_clk => core_clk,
      int_axis_u_tlast => int_axis_u_tlast,
      int_axis_u_tready => int_axis_u_tready,
      int_axis_u_tvalid => int_axis_u_tvalid,
      int_axis_ud_tlast_1 => int_axis_ud_tlast_1,
      \m_axis_tdata_reg_reg[31]_0\(15 downto 0) => \m_axis_tdata_reg_reg[31]\(15 downto 0),
      m_axis_tlast_reg_reg_0(0) => m_axis_tlast_reg_reg(0),
      m_axis_tlast_reg_reg_1 => m_axis_tlast_reg_reg_0,
      op2(15 downto 0) => op2(31 downto 16),
      s_axis_tready_early_2 => s_axis_tready_early_2,
      s_axis_tvalid01_out => s_axis_tvalid01_out,
      \temp_m_axis_tdata_reg_reg[32]_0\(32 downto 0) => \temp_m_axis_tdata_reg_reg[32]\(32 downto 0),
      \temp_m_axis_tdata_reg_reg[32]_1\(32 downto 0) => \temp_m_axis_tdata_reg_reg[32]_0\(32 downto 0),
      temp_m_axis_tlast_reg => temp_m_axis_tlast_reg,
      temp_m_axis_tvalid_reg_0 => temp_m_axis_tvalid_reg_0,
      \up_register_genblock.s_axis_u_tready_int\ => \up_register_genblock.s_axis_u_tready_int\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMult is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[3]\ : out STD_LOGIC;
    \m_axis_tvalid_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[3]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[3]_2\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[3]_3\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[3]_4\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[3]_5\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_grid_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_scle_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMult;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMult is
begin
axis_register_grid_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_21
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      core_clk => core_clk,
      \m_axis_tvalid_reg_reg[3]\ => \m_axis_tvalid_reg_reg[3]\,
      \m_axis_tvalid_reg_reg[3]_0\ => \m_axis_tvalid_reg_reg[3]_2\,
      \m_axis_tvalid_reg_reg[3]_1\ => \m_axis_tvalid_reg_reg[3]_3\,
      s_axis_grid_tlast_int(0) => s_axis_grid_tlast_int(0),
      temp_m_axis_tvalid_reg_reg_0(0) => temp_m_axis_tvalid_reg_reg(0)
    );
axis_register_scale_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_22
     port map (
      Q(0) => Q(0),
      core_clk => core_clk,
      \m_axis_tvalid_reg_reg[3]\(0) => \m_axis_tvalid_reg_reg[3]_0\(0),
      \m_axis_tvalid_reg_reg[3]_0\ => \m_axis_tvalid_reg_reg[3]_1\,
      \m_axis_tvalid_reg_reg[3]_1\ => \m_axis_tvalid_reg_reg[3]_4\,
      \m_axis_tvalid_reg_reg[3]_2\ => \m_axis_tvalid_reg_reg[3]_5\,
      s_axis_scle_tlast_int(0) => s_axis_scle_tlast_int(0),
      temp_m_axis_tvalid_reg_reg_0(0) => temp_m_axis_tvalid_reg_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMult_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[2]_0\ : out STD_LOGIC;
    \m_axis_tvalid_reg_reg[2]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[2]_2\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[2]_3\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[2]_4\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[2]_5\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_grid_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_scle_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMult_23 : entity is "SubMult";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMult_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMult_23 is
begin
axis_register_grid_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_24
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      core_clk => core_clk,
      \m_axis_tvalid_reg_reg[2]\ => \m_axis_tvalid_reg_reg[2]_0\,
      \m_axis_tvalid_reg_reg[2]_0\ => \m_axis_tvalid_reg_reg[2]_2\,
      \m_axis_tvalid_reg_reg[2]_1\ => \m_axis_tvalid_reg_reg[2]_3\,
      s_axis_grid_tlast_int(0) => s_axis_grid_tlast_int(0),
      temp_m_axis_tvalid_reg_reg_0(0) => temp_m_axis_tvalid_reg_reg(0)
    );
axis_register_scale_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_25
     port map (
      Q(0) => Q(0),
      core_clk => core_clk,
      \m_axis_tvalid_reg_reg[2]\(0) => \m_axis_tvalid_reg_reg[2]\(0),
      \m_axis_tvalid_reg_reg[2]_0\ => \m_axis_tvalid_reg_reg[2]_1\,
      \m_axis_tvalid_reg_reg[2]_1\ => \m_axis_tvalid_reg_reg[2]_4\,
      \m_axis_tvalid_reg_reg[2]_2\ => \m_axis_tvalid_reg_reg[2]_5\,
      s_axis_scle_tlast_int(0) => s_axis_scle_tlast_int(0),
      temp_m_axis_tvalid_reg_reg_0(0) => temp_m_axis_tvalid_reg_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMult_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[1]_0\ : out STD_LOGIC;
    \m_axis_tvalid_reg_reg[1]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[1]_2\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[1]_3\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[1]_4\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[1]_5\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_grid_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_scle_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMult_26 : entity is "SubMult";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMult_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMult_26 is
begin
axis_register_grid_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_27
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      core_clk => core_clk,
      \m_axis_tvalid_reg_reg[1]\ => \m_axis_tvalid_reg_reg[1]_0\,
      \m_axis_tvalid_reg_reg[1]_0\ => \m_axis_tvalid_reg_reg[1]_2\,
      \m_axis_tvalid_reg_reg[1]_1\ => \m_axis_tvalid_reg_reg[1]_3\,
      s_axis_grid_tlast_int(0) => s_axis_grid_tlast_int(0),
      temp_m_axis_tvalid_reg_reg_0(0) => temp_m_axis_tvalid_reg_reg(0)
    );
axis_register_scale_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_28
     port map (
      Q(0) => Q(0),
      core_clk => core_clk,
      \m_axis_tvalid_reg_reg[1]\(0) => \m_axis_tvalid_reg_reg[1]\(0),
      \m_axis_tvalid_reg_reg[1]_0\ => \m_axis_tvalid_reg_reg[1]_1\,
      \m_axis_tvalid_reg_reg[1]_1\ => \m_axis_tvalid_reg_reg[1]_4\,
      \m_axis_tvalid_reg_reg[1]_2\ => \m_axis_tvalid_reg_reg[1]_5\,
      s_axis_scle_tlast_int(0) => s_axis_scle_tlast_int(0),
      temp_m_axis_tvalid_reg_reg_0(0) => temp_m_axis_tvalid_reg_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMult_29 is
  port (
    int_axis_data_tvalid : out STD_LOGIC;
    int_axis_data_tlast : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[0]\ : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]\ : out STD_LOGIC;
    int_adp_data_m_axis_tready : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast_reg_reg : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[0]_0\ : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    int_adp_grid_m_axis_tvalid : in STD_LOGIC;
    temp_m_axis_tvalid_reg : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_1\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_2\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_3\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_4\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_grid_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_adp_data_m_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_scle_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_adp_scle_m_axis_tvalid : in STD_LOGIC;
    temp_m_axis_tvalid_reg_0 : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_5\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_6\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_7\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_8\ : in STD_LOGIC;
    int_axis_data_tready : in STD_LOGIC;
    stage_1_in_axis_data_tlast : in STD_LOGIC;
    m_terminate_frame_reg_13 : in STD_LOGIC;
    p_0_in_14 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMult_29 : entity is "SubMult";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMult_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMult_29 is
  signal axis_alu_sub_inst_n_3 : STD_LOGIC;
  signal axis_register_data_inst_n_12 : STD_LOGIC;
  signal axis_register_data_inst_n_5 : STD_LOGIC;
  signal axis_register_grid_inst_n_3 : STD_LOGIC;
  signal axis_register_scale_inst_n_3 : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\ : STD_LOGIC;
  signal stage_1_in_axis_grid_tready : STD_LOGIC;
  signal stage_1_in_axis_scle_tready : STD_LOGIC;
  signal stage_1_out_axis_data_tlast : STD_LOGIC;
  signal stage_1_out_axis_data_tvalid : STD_LOGIC;
  signal stage_1_out_axis_grid_tlast : STD_LOGIC;
  signal stage_1_out_axis_grid_tvalid : STD_LOGIC;
  signal stage_1_out_axis_scle_tlast : STD_LOGIC;
  signal stage_1_out_axis_scle_tvalid : STD_LOGIC;
  signal stage_2_in_axis_data_tready : STD_LOGIC;
  signal stage_2_out_axis_data_tlast : STD_LOGIC;
  signal stage_2_out_axis_data_tready : STD_LOGIC;
  signal stage_2_out_axis_data_tvalid : STD_LOGIC;
begin
axis_alu_mlt_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisALU__parameterized0\
     port map (
      Q(0) => Q(0),
      core_clk => core_clk,
      int_axis_data_tlast => int_axis_data_tlast,
      int_axis_data_tready => int_axis_data_tready,
      \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\ => int_axis_data_tvalid,
      stage_2_out_axis_data_tlast => stage_2_out_axis_data_tlast,
      stage_2_out_axis_data_tready => stage_2_out_axis_data_tready,
      stage_2_out_axis_data_tvalid => stage_2_out_axis_data_tvalid
    );
axis_alu_sub_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisALU
     port map (
      Q(0) => Q(0),
      core_clk => core_clk,
      p_6_in => p_6_in,
      \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg_0\ => axis_alu_sub_inst_n_3,
      \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\ => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\,
      stage_1_out_axis_data_tvalid => stage_1_out_axis_data_tvalid,
      stage_1_out_axis_grid_tvalid => stage_1_out_axis_grid_tvalid,
      stage_1_out_axis_scle_tvalid => stage_1_out_axis_scle_tvalid,
      stage_2_in_axis_data_tready => stage_2_in_axis_data_tready,
      stage_2_out_axis_data_tlast => stage_2_out_axis_data_tlast,
      stage_2_out_axis_data_tready => stage_2_out_axis_data_tready,
      stage_2_out_axis_data_tvalid => stage_2_out_axis_data_tvalid
    );
axis_register_data_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_30
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      core_clk => core_clk,
      int_adp_data_m_axis_tready(0) => int_adp_data_m_axis_tready(0),
      int_adp_data_m_axis_tvalid(0) => int_adp_data_m_axis_tvalid(0),
      int_adp_grid_m_axis_tvalid => int_adp_grid_m_axis_tvalid,
      int_adp_scle_m_axis_tvalid => int_adp_scle_m_axis_tvalid,
      m_axis_tlast_reg_reg_0 => axis_register_data_inst_n_5,
      m_axis_tlast_reg_reg_1 => m_axis_tlast_reg_reg,
      m_axis_tlast_reg_reg_2 => axis_register_data_inst_n_12,
      \m_axis_tvalid_pipe_reg_reg[1]\ => \m_axis_tvalid_pipe_reg_reg[1]\,
      \m_axis_tvalid_pipe_reg_reg[1]_0\(0) => \m_axis_tvalid_pipe_reg_reg[1]_0\(0),
      \m_axis_tvalid_pipe_reg_reg[1]_1\ => \m_axis_tvalid_pipe_reg_reg[1]_1\,
      \m_axis_tvalid_reg_reg[0]\ => \m_axis_tvalid_reg_reg[0]\,
      \m_axis_tvalid_reg_reg[0]_0\ => \m_axis_tvalid_reg_reg[0]_0\,
      \m_axis_tvalid_reg_reg[0]_1\ => \m_axis_tvalid_reg_reg[0]_1\,
      \m_axis_tvalid_reg_reg[0]_10\(0) => temp_m_axis_tvalid_reg_reg_0(0),
      \m_axis_tvalid_reg_reg[0]_2\ => \m_axis_tvalid_reg_reg[0]_2\,
      \m_axis_tvalid_reg_reg[0]_3\ => \m_axis_tvalid_reg_reg[0]_3\,
      \m_axis_tvalid_reg_reg[0]_4\ => \m_axis_tvalid_reg_reg[0]_4\,
      \m_axis_tvalid_reg_reg[0]_5\(0) => temp_m_axis_tvalid_reg_reg(0),
      \m_axis_tvalid_reg_reg[0]_6\ => \m_axis_tvalid_reg_reg[0]_5\,
      \m_axis_tvalid_reg_reg[0]_7\ => \m_axis_tvalid_reg_reg[0]_6\,
      \m_axis_tvalid_reg_reg[0]_8\ => \m_axis_tvalid_reg_reg[0]_7\,
      \m_axis_tvalid_reg_reg[0]_9\ => \m_axis_tvalid_reg_reg[0]_8\,
      m_terminate_frame_reg_13 => m_terminate_frame_reg_13,
      p_0_in_14 => p_0_in_14,
      \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\ => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\,
      stage_1_in_axis_data_tlast => stage_1_in_axis_data_tlast,
      stage_1_in_axis_grid_tready => stage_1_in_axis_grid_tready,
      stage_1_in_axis_scle_tready => stage_1_in_axis_scle_tready,
      stage_1_out_axis_data_tlast => stage_1_out_axis_data_tlast,
      stage_1_out_axis_data_tvalid => stage_1_out_axis_data_tvalid,
      stage_1_out_axis_grid_tlast => stage_1_out_axis_grid_tlast,
      stage_1_out_axis_grid_tvalid => stage_1_out_axis_grid_tvalid,
      stage_1_out_axis_scle_tlast => stage_1_out_axis_scle_tlast,
      stage_1_out_axis_scle_tvalid => stage_1_out_axis_scle_tvalid,
      stage_2_in_axis_data_tready => stage_2_in_axis_data_tready,
      temp_m_axis_tvalid_reg => temp_m_axis_tvalid_reg,
      temp_m_axis_tvalid_reg_0 => temp_m_axis_tvalid_reg_0,
      temp_m_axis_tvalid_reg_reg_0 => axis_alu_sub_inst_n_3
    );
axis_register_grid_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_31
     port map (
      Q(0) => Q(0),
      core_clk => core_clk,
      m_axis_tvalid_reg_reg_0 => axis_register_grid_inst_n_3,
      \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\ => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\,
      s_axis_grid_tlast_int(0) => s_axis_grid_tlast_int(0),
      stage_1_in_axis_grid_tready => stage_1_in_axis_grid_tready,
      stage_1_out_axis_data_tlast => stage_1_out_axis_data_tlast,
      stage_1_out_axis_data_tvalid => stage_1_out_axis_data_tvalid,
      stage_1_out_axis_grid_tlast => stage_1_out_axis_grid_tlast,
      stage_1_out_axis_grid_tvalid => stage_1_out_axis_grid_tvalid,
      stage_1_out_axis_scle_tlast => stage_1_out_axis_scle_tlast,
      stage_1_out_axis_scle_tvalid => stage_1_out_axis_scle_tvalid,
      stage_2_in_axis_data_tready => stage_2_in_axis_data_tready,
      temp_m_axis_tvalid_reg_reg_0(0) => temp_m_axis_tvalid_reg_reg(0),
      temp_m_axis_tvalid_reg_reg_1 => axis_register_data_inst_n_5,
      temp_m_axis_tvalid_reg_reg_2 => axis_register_scale_inst_n_3
    );
axis_register_scale_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_32
     port map (
      Q(0) => Q(0),
      core_clk => core_clk,
      m_axis_tvalid_reg_reg_0 => axis_register_scale_inst_n_3,
      p_6_in => p_6_in,
      \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\ => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out\,
      s_axis_scle_tlast_int(0) => s_axis_scle_tlast_int(0),
      stage_1_in_axis_scle_tready => stage_1_in_axis_scle_tready,
      stage_1_out_axis_data_tlast => stage_1_out_axis_data_tlast,
      stage_1_out_axis_data_tvalid => stage_1_out_axis_data_tvalid,
      stage_1_out_axis_grid_tlast => stage_1_out_axis_grid_tlast,
      stage_1_out_axis_grid_tvalid => stage_1_out_axis_grid_tvalid,
      stage_1_out_axis_scle_tlast => stage_1_out_axis_scle_tlast,
      stage_1_out_axis_scle_tvalid => stage_1_out_axis_scle_tvalid,
      stage_2_in_axis_data_tready => stage_2_in_axis_data_tready,
      temp_m_axis_tvalid_reg_reg_0(0) => temp_m_axis_tvalid_reg_reg_0(0),
      temp_m_axis_tvalid_reg_reg_1 => axis_register_data_inst_n_12,
      temp_m_axis_tvalid_reg_reg_2 => axis_register_grid_inst_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axil_fifo_rd is
  port (
    mem_read_data_valid_reg_reg : out STD_LOGIC;
    s_axi_rvalid_reg_reg : out STD_LOGIC;
    s_axil_b_arready_reg_reg : out STD_LOGIC;
    s_axil_b_rvalid_pipe_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axil_b_rvalid_reg_reg : out STD_LOGIC;
    \s_axi_r_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \loc_counter_addr_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_aclk : in STD_LOGIC;
    fsm_rst : in STD_LOGIC;
    mem_read_data_valid_reg_reg_0 : in STD_LOGIC;
    s_axi_rvalid_reg_reg_0 : in STD_LOGIC;
    int_ram_scle_b_axil_arready : in STD_LOGIC;
    int_ram_scle_b_axil_rvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \loc_counter_data_reg_reg[4]\ : in STD_LOGIC;
    \loc_counter_data_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axil_b_rvalid_reg_5 : in STD_LOGIC;
    \s_axi_r_reg_reg[15]_0\ : in STD_LOGIC;
    m_axi_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axil_fifo_rd;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axil_fifo_rd is
begin
axi_fifo_rd_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_fifo_rd
     port map (
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      fsm_rst => fsm_rst,
      int_ram_scle_b_axil_arready => int_ram_scle_b_axil_arready,
      int_ram_scle_b_axil_rvalid => int_ram_scle_b_axil_rvalid,
      \loc_counter_addr_reg_reg[2]\(2 downto 0) => \loc_counter_addr_reg_reg[2]\(2 downto 0),
      \loc_counter_data_reg_reg[4]\ => \loc_counter_data_reg_reg[4]\,
      \loc_counter_data_reg_reg[4]_0\(0) => \loc_counter_data_reg_reg[4]_0\(0),
      m_axi_r(3 downto 0) => m_axi_r(3 downto 0),
      mem_read_data_valid_reg_reg_0 => mem_read_data_valid_reg_reg,
      mem_read_data_valid_reg_reg_1 => mem_read_data_valid_reg_reg_0,
      ram_reg(2 downto 0) => ram_reg(2 downto 0),
      \rd_ptr_reg_reg[1]_0\(1 downto 0) => \rd_ptr_reg_reg[1]\(1 downto 0),
      \s_axi_r_reg_reg[15]_0\(3 downto 0) => \s_axi_r_reg_reg[15]\(3 downto 0),
      \s_axi_r_reg_reg[15]_1\ => \s_axi_r_reg_reg[15]_0\,
      s_axi_rvalid_reg_reg_0 => s_axi_rvalid_reg_reg,
      s_axi_rvalid_reg_reg_1 => s_axi_rvalid_reg_reg_0,
      s_axil_b_arready_reg_reg => s_axil_b_arready_reg_reg,
      s_axil_b_rvalid_pipe_reg_reg(0) => s_axil_b_rvalid_pipe_reg_reg(0),
      s_axil_b_rvalid_reg_5 => s_axil_b_rvalid_reg_5,
      s_axil_b_rvalid_reg_reg => s_axil_b_rvalid_reg_reg,
      s_axil_scle_aclk => s_axil_scle_aclk,
      \wr_ptr_reg_reg[1]_0\(1 downto 0) => \wr_ptr_reg_reg[1]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axil_fifo_rd_3 is
  port (
    mem_read_data_valid_reg_reg : out STD_LOGIC;
    s_axi_rvalid_reg_reg : out STD_LOGIC;
    s_axil_b_arready_reg_reg : out STD_LOGIC;
    s_axil_b_rvalid_pipe_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_ptr_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axil_b_rvalid_reg_reg : out STD_LOGIC;
    \s_axi_r_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_aclk : in STD_LOGIC;
    fsm_rst : in STD_LOGIC;
    mem_read_data_valid_reg_reg_0 : in STD_LOGIC;
    s_axi_rvalid_reg_reg_0 : in STD_LOGIC;
    int_ram_grid_b_axil_arready : in STD_LOGIC;
    int_ram_grid_b_axil_rvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \loc_counter_data_reg_reg[4]\ : in STD_LOGIC;
    \loc_counter_data_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axil_b_rvalid_reg : in STD_LOGIC;
    \s_axi_r_reg_reg[15]_0\ : in STD_LOGIC;
    \mem_read_data_reg_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axil_fifo_rd_3 : entity is "axil_fifo_rd";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axil_fifo_rd_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axil_fifo_rd_3 is
begin
axi_fifo_rd_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_fifo_rd_5
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      fsm_rst => fsm_rst,
      int_ram_grid_b_axil_arready => int_ram_grid_b_axil_arready,
      int_ram_grid_b_axil_rvalid => int_ram_grid_b_axil_rvalid,
      \loc_counter_data_reg_reg[4]\ => \loc_counter_data_reg_reg[4]\,
      \loc_counter_data_reg_reg[4]_0\(0) => \loc_counter_data_reg_reg[4]_0\(0),
      \mem_read_data_reg_reg[13]_0\(3 downto 0) => \mem_read_data_reg_reg[13]\(3 downto 0),
      mem_read_data_valid_reg_reg_0 => mem_read_data_valid_reg_reg,
      mem_read_data_valid_reg_reg_1 => mem_read_data_valid_reg_reg_0,
      ram_reg(2 downto 0) => ram_reg(2 downto 0),
      \rd_ptr_reg_reg[1]_0\(1 downto 0) => \rd_ptr_reg_reg[1]\(1 downto 0),
      \s_axi_r_reg_reg[15]_0\(3 downto 0) => \s_axi_r_reg_reg[15]\(3 downto 0),
      \s_axi_r_reg_reg[15]_1\ => \s_axi_r_reg_reg[15]_0\,
      s_axi_rvalid_reg_reg_0 => s_axi_rvalid_reg_reg,
      s_axi_rvalid_reg_reg_1 => s_axi_rvalid_reg_reg_0,
      s_axil_b_arready_reg_reg => s_axil_b_arready_reg_reg,
      s_axil_b_rvalid_pipe_reg_reg(0) => s_axil_b_rvalid_pipe_reg_reg(0),
      s_axil_b_rvalid_reg => s_axil_b_rvalid_reg,
      s_axil_b_rvalid_reg_reg => s_axil_b_rvalid_reg_reg,
      s_axil_scle_aclk => s_axil_scle_aclk,
      \wr_ptr_reg_reg[1]_0\(1 downto 0) => \wr_ptr_reg_reg[1]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo_adapter is
  port (
    s_rst_sync1_reg : out STD_LOGIC;
    m_rst_sync3_reg : out STD_LOGIC;
    s_rst_sync3_reg : out STD_LOGIC;
    \m_axis_pipe_reg_reg[1][72]\ : out STD_LOGIC_VECTOR ( 68 downto 0 );
    int_adp_wght_m_axis_tvalid : out STD_LOGIC;
    m_terminate_frame_reg : out STD_LOGIC;
    int_adp_wght_m_axis_tlast : out STD_LOGIC;
    s_axis_wght_tready : out STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_clk : in STD_LOGIC;
    dma_rst : in STD_LOGIC;
    s_axis_wght_tlast : in STD_LOGIC;
    s_axis : in STD_LOGIC_VECTOR ( 71 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready : in STD_LOGIC;
    s_axis_wght_tvalid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo_adapter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo_adapter is
begin
fifo_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized1\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      core_clk => core_clk,
      dma_clk => dma_clk,
      dma_rst => dma_rst,
      int_adp_wght_m_axis_tlast => int_adp_wght_m_axis_tlast,
      \m_axis_pipe_reg_reg[1][72]_0\(68 downto 0) => \m_axis_pipe_reg_reg[1][72]\(68 downto 0),
      \m_axis_tvalid_pipe_reg_reg[1]_0\ => int_adp_wght_m_axis_tvalid,
      m_rst_sync3_reg_reg_0 => m_rst_sync3_reg,
      m_terminate_frame_reg_reg_0 => m_terminate_frame_reg,
      s_axis(71 downto 0) => s_axis(71 downto 0),
      s_axis_tready => s_axis_tready,
      s_axis_wght_tlast => s_axis_wght_tlast,
      s_axis_wght_tready => s_axis_wght_tready,
      s_axis_wght_tvalid => s_axis_wght_tvalid,
      s_rst_sync1_reg => s_rst_sync1_reg,
      s_rst_sync3_reg_reg_0 => s_rst_sync3_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo_adapter__parameterized0\ is
  port (
    pre_fifo_axis_tlast : out STD_LOGIC;
    rd_ptr_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \upsize.s_axis_tlast_reg\ : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]\ : out STD_LOGIC;
    m_terminate_frame_reg : out STD_LOGIC;
    s_frame_reg : out STD_LOGIC;
    drop_frame_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \upsize.s_axis_tvalid_reg\ : out STD_LOGIC;
    \upsize.m_axis_tvalid_reg11_out\ : out STD_LOGIC;
    overflow_reg1 : out STD_LOGIC;
    \m_axis_pipe_reg_reg[1][71]\ : out STD_LOGIC_VECTOR ( 71 downto 0 );
    m_drop_frame_reg_reg : out STD_LOGIC;
    m_axis_rslt_tlast : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[0]\ : out STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_buf_rslt_m_axis_tlast : in STD_LOGIC;
    \rd_ptr_reg_reg[0]\ : in STD_LOGIC;
    dma_clk : in STD_LOGIC;
    \upsize.m_axis_tlast_reg_reg\ : in STD_LOGIC;
    dma_rst : in STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]_0\ : in STD_LOGIC;
    m_terminate_frame_reg_reg : in STD_LOGIC;
    s_frame_reg_reg : in STD_LOGIC;
    drop_frame_reg_reg : in STD_LOGIC;
    \rd_ptr_gray_reg_reg[0]\ : in STD_LOGIC;
    \rd_ptr_gray_reg_reg[1]\ : in STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[0]_0\ : in STD_LOGIC;
    int_buf_rslt_m_axis_tvalid : in STD_LOGIC;
    m_axis_rslt_tready : in STD_LOGIC;
    m_rst_sync3_reg : in STD_LOGIC;
    \upsize.m_axis_tdata_reg_reg[47]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_rst_sync3_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo_adapter__parameterized0\ : entity is "axis_async_fifo_adapter";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo_adapter__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo_adapter__parameterized0\ is
  signal pre_fifo_axis_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal pre_fifo_axis_tkeep : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^pre_fifo_axis_tlast\ : STD_LOGIC;
  signal pre_fifo_axis_tvalid : STD_LOGIC;
  signal \^upsize.m_axis_tvalid_reg11_out\ : STD_LOGIC;
begin
  pre_fifo_axis_tlast <= \^pre_fifo_axis_tlast\;
  \upsize.m_axis_tvalid_reg11_out\ <= \^upsize.m_axis_tvalid_reg11_out\;
fifo_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized2\
     port map (
      ADDRC(0) => rd_ptr_reg(0),
      D(1 downto 0) => D(1 downto 0),
      Q(0) => Q(0),
      core_clk => core_clk,
      dma_clk => dma_clk,
      dma_rst => dma_rst,
      drop_frame_reg_reg_0 => drop_frame_reg,
      drop_frame_reg_reg_1 => drop_frame_reg_reg,
      \m_axis_pipe_reg_reg[1][71]_0\(71 downto 0) => \m_axis_pipe_reg_reg[1][71]\(71 downto 0),
      m_axis_rslt_tlast => m_axis_rslt_tlast,
      m_axis_rslt_tready => m_axis_rslt_tready,
      \m_axis_tvalid_pipe_reg_reg[0]_0\ => \m_axis_tvalid_pipe_reg_reg[0]\,
      \m_axis_tvalid_pipe_reg_reg[0]_1\ => \m_axis_tvalid_pipe_reg_reg[0]_0\,
      \m_axis_tvalid_pipe_reg_reg[1]_0\ => \m_axis_tvalid_pipe_reg_reg[1]\,
      \m_axis_tvalid_pipe_reg_reg[1]_1\ => \m_axis_tvalid_pipe_reg_reg[1]_0\,
      m_drop_frame_reg_reg_0 => m_drop_frame_reg_reg,
      m_rst_sync3_reg => m_rst_sync3_reg,
      m_rst_sync3_reg_reg => overflow_reg1,
      m_rst_sync3_reg_reg_0 => \^upsize.m_axis_tvalid_reg11_out\,
      m_terminate_frame_reg_reg_0 => m_terminate_frame_reg,
      m_terminate_frame_reg_reg_1 => m_terminate_frame_reg_reg,
      p_1_in(0) => p_1_in(0),
      pre_fifo_axis_tlast => \^pre_fifo_axis_tlast\,
      pre_fifo_axis_tvalid => pre_fifo_axis_tvalid,
      \rd_ptr_gray_reg_reg[0]_0\ => \rd_ptr_gray_reg_reg[0]\,
      \rd_ptr_gray_reg_reg[1]_0\ => \rd_ptr_gray_reg_reg[1]\,
      \rd_ptr_reg_reg[0]_0\ => \rd_ptr_reg_reg[0]\,
      s_axis(67) => pre_fifo_axis_tkeep(7),
      s_axis(66) => pre_fifo_axis_tkeep(5),
      s_axis(65) => pre_fifo_axis_tkeep(3),
      s_axis(64) => pre_fifo_axis_tkeep(1),
      s_axis(63 downto 0) => pre_fifo_axis_tdata(63 downto 0),
      s_frame_reg => s_frame_reg,
      s_frame_reg_reg_0 => s_frame_reg_reg,
      s_rst_sync3_reg => s_rst_sync3_reg
    );
\upsize_pre.adapter_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_adapter
     port map (
      Q(0) => Q(0),
      core_clk => core_clk,
      int_buf_rslt_m_axis_tlast => int_buf_rslt_m_axis_tlast,
      int_buf_rslt_m_axis_tvalid => int_buf_rslt_m_axis_tvalid,
      pre_fifo_axis_tlast => \^pre_fifo_axis_tlast\,
      pre_fifo_axis_tvalid => pre_fifo_axis_tvalid,
      s_axis(67) => pre_fifo_axis_tkeep(7),
      s_axis(66) => pre_fifo_axis_tkeep(5),
      s_axis(65) => pre_fifo_axis_tkeep(3),
      s_axis(64) => pre_fifo_axis_tkeep(1),
      s_axis(63 downto 0) => pre_fifo_axis_tdata(63 downto 0),
      \upsize.m_axis_tdata_reg_reg[16]_0\ => \^upsize.m_axis_tvalid_reg11_out\,
      \upsize.m_axis_tdata_reg_reg[47]_0\(15 downto 0) => \upsize.m_axis_tdata_reg_reg[47]\(15 downto 0),
      \upsize.m_axis_tlast_reg_reg_0\ => \upsize.m_axis_tlast_reg_reg\,
      \upsize.s_axis_tlast_reg\ => \upsize.s_axis_tlast_reg\,
      \upsize.s_axis_tvalid_reg_reg_0\ => \upsize.s_axis_tvalid_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxilDpRamParameterizable is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axil_grid_bvalid : out STD_LOGIC;
    s_axil_a_arready_reg_reg_0 : out STD_LOGIC;
    s_axil_grid_rready_0 : out STD_LOGIC;
    s_axil_grid_awready : out STD_LOGIC;
    int_ram_grid_b_axil_arready : out STD_LOGIC;
    s_axil_a_rvalid_pipe_reg_reg_0 : out STD_LOGIC;
    int_ram_grid_b_axil_rvalid : out STD_LOGIC;
    s_axil_b_rvalid_reg : out STD_LOGIC;
    Q : out STD_LOGIC;
    s_axil_grid_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_axil_b_rdata_pipe_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axil_grid_aclk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_grid_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axil_grid_areset : in STD_LOGIC;
    s_axil_b_arready_reg_reg_0 : in STD_LOGIC;
    s_axil_a_rvalid_pipe_reg_reg_1 : in STD_LOGIC;
    s_axil_b_rvalid_pipe_reg_reg_0 : in STD_LOGIC;
    s_axil_b_rvalid_reg_reg_0 : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[12]_0\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[12]_1\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[13]_0\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[14]_0\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[15]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[0]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[0]_1\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[1]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[2]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[3]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[4]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[5]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[6]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[7]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[8]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[9]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[10]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[11]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[12]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[13]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[14]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[15]_0\ : in STD_LOGIC;
    s_axil_grid_bready : in STD_LOGIC;
    s_axil_grid_rready : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axil_grid_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_grid_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_grid_arvalid : in STD_LOGIC;
    s_axil_grid_awvalid : in STD_LOGIC;
    s_axil_grid_wvalid : in STD_LOGIC;
    s_axil_grid_wstrb : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxilDpRamParameterizable;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxilDpRamParameterizable is
  signal \^doado\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^q\ : STD_LOGIC;
  signal bram_douta : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bram_doutb : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal last_read_a_reg : STD_LOGIC;
  signal last_read_a_reg_i_1_n_0 : STD_LOGIC;
  signal mem_rd_en_a_reg : STD_LOGIC;
  signal mem_rd_en_b_reg : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^s_axil_a_arready_reg_reg_0\ : STD_LOGIC;
  signal s_axil_a_awready_next : STD_LOGIC;
  signal s_axil_a_bvalid_reg_i_1_n_0 : STD_LOGIC;
  signal s_axil_a_rdata_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s_axil_a_rdata_reg_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axil_a_rvalid_pipe_reg_reg_0\ : STD_LOGIC;
  signal s_axil_a_rvalid_reg_i_1_n_0 : STD_LOGIC;
  signal s_axil_b_rdata_reg : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal s_axil_b_rdata_reg_int_reg : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal \^s_axil_grid_awready\ : STD_LOGIC;
  signal \^s_axil_grid_bvalid\ : STD_LOGIC;
  signal \^s_axil_grid_rready_0\ : STD_LOGIC;
begin
  DOADO(3 downto 0) <= \^doado\(3 downto 0);
  DOBDO(15 downto 0) <= \^dobdo\(15 downto 0);
  Q <= \^q\;
  s_axil_a_arready_reg_reg_0 <= \^s_axil_a_arready_reg_reg_0\;
  s_axil_a_rvalid_pipe_reg_reg_0 <= \^s_axil_a_rvalid_pipe_reg_reg_0\;
  s_axil_grid_awready <= \^s_axil_grid_awready\;
  s_axil_grid_bvalid <= \^s_axil_grid_bvalid\;
  s_axil_grid_rready_0 <= \^s_axil_grid_rready_0\;
internal_bram_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MultiBankBramReadEn_45
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      DOADO(3 downto 0) => \^doado\(3 downto 0),
      DOBDO(15 downto 0) => \^dobdo\(15 downto 0),
      bram_douta(15 downto 0) => bram_douta(15 downto 0),
      bram_doutb(3 downto 0) => bram_doutb(15 downto 12),
      last_read_a_reg => last_read_a_reg,
      s_axil_a_arready_reg_reg => \^s_axil_a_rvalid_pipe_reg_reg_0\,
      s_axil_a_arready_reg_reg_0 => \^s_axil_a_arready_reg_reg_0\,
      s_axil_a_awready_next => s_axil_a_awready_next,
      \s_axil_a_rdata_reg_int_reg_reg[0]\ => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[0]_0\ => \s_axil_a_rdata_reg_int_reg_reg[0]_1\,
      \s_axil_a_rdata_reg_int_reg_reg[10]\ => \s_axil_a_rdata_reg_int_reg_reg[10]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[11]\ => \s_axil_a_rdata_reg_int_reg_reg[11]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[12]\ => \s_axil_a_rdata_reg_int_reg_reg[12]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[13]\ => \s_axil_a_rdata_reg_int_reg_reg[13]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[14]\ => \s_axil_a_rdata_reg_int_reg_reg[14]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[15]\ => \s_axil_a_rdata_reg_int_reg_reg[15]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[1]\ => \s_axil_a_rdata_reg_int_reg_reg[1]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[2]\ => \s_axil_a_rdata_reg_int_reg_reg[2]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[3]\ => \s_axil_a_rdata_reg_int_reg_reg[3]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[4]\ => \s_axil_a_rdata_reg_int_reg_reg[4]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[5]\ => \s_axil_a_rdata_reg_int_reg_reg[5]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[6]\ => \s_axil_a_rdata_reg_int_reg_reg[6]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[7]\ => \s_axil_a_rdata_reg_int_reg_reg[7]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[8]\ => \s_axil_a_rdata_reg_int_reg_reg[8]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[9]\ => \s_axil_a_rdata_reg_int_reg_reg[9]_0\,
      \s_axil_b_rdata_reg_int_reg_reg[12]\ => \s_axil_b_rdata_reg_int_reg_reg[12]_0\,
      \s_axil_b_rdata_reg_int_reg_reg[12]_0\ => \s_axil_b_rdata_reg_int_reg_reg[12]_1\,
      \s_axil_b_rdata_reg_int_reg_reg[13]\ => \s_axil_b_rdata_reg_int_reg_reg[13]_0\,
      \s_axil_b_rdata_reg_int_reg_reg[14]\ => \s_axil_b_rdata_reg_int_reg_reg[14]_0\,
      \s_axil_b_rdata_reg_int_reg_reg[15]\ => \s_axil_b_rdata_reg_int_reg_reg[15]_0\,
      s_axil_grid_aclk => s_axil_grid_aclk,
      s_axil_grid_araddr(2 downto 0) => s_axil_grid_araddr(2 downto 0),
      s_axil_grid_arvalid => s_axil_grid_arvalid,
      s_axil_grid_awaddr(2 downto 0) => s_axil_grid_awaddr(2 downto 0),
      s_axil_grid_awready => \^s_axil_grid_awready\,
      s_axil_grid_awvalid => s_axil_grid_awvalid,
      s_axil_grid_bready => s_axil_grid_bready,
      s_axil_grid_bvalid => \^s_axil_grid_bvalid\,
      s_axil_grid_rready => s_axil_grid_rready,
      s_axil_grid_rready_0 => \^s_axil_grid_rready_0\,
      s_axil_grid_wdata(15 downto 0) => s_axil_grid_wdata(15 downto 0),
      s_axil_grid_wstrb(1 downto 0) => s_axil_grid_wstrb(1 downto 0),
      s_axil_grid_wvalid => s_axil_grid_wvalid
    );
last_read_a_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055550040"
    )
        port map (
      I0 => s_axil_grid_areset,
      I1 => p_1_in,
      I2 => s_axil_grid_arvalid,
      I3 => \^s_axil_a_arready_reg_reg_0\,
      I4 => last_read_a_reg,
      I5 => s_axil_a_awready_next,
      O => last_read_a_reg_i_1_n_0
    );
last_read_a_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => '1',
      D => last_read_a_reg_i_1_n_0,
      Q => last_read_a_reg,
      R => '0'
    );
mem_rd_en_a_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => '1',
      D => \^s_axil_grid_rready_0\,
      Q => mem_rd_en_a_reg,
      R => '0'
    );
mem_rd_en_b_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => '1',
      D => s_axil_b_arready_reg_reg_0,
      Q => mem_rd_en_b_reg,
      R => '0'
    );
s_axil_a_arready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => '1',
      D => \^s_axil_grid_rready_0\,
      Q => \^s_axil_a_arready_reg_reg_0\,
      R => s_axil_grid_areset
    );
s_axil_a_awready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => '1',
      D => s_axil_a_awready_next,
      Q => \^s_axil_grid_awready\,
      R => s_axil_grid_areset
    );
s_axil_a_bvalid_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => s_axil_a_awready_next,
      I1 => \^s_axil_grid_bvalid\,
      I2 => s_axil_grid_bready,
      O => s_axil_a_bvalid_reg_i_1_n_0
    );
s_axil_a_bvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => '1',
      D => s_axil_a_bvalid_reg_i_1_n_0,
      Q => \^s_axil_grid_bvalid\,
      R => s_axil_grid_areset
    );
\s_axil_a_rdata_pipe_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[0]_1\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(0),
      O => s_axil_a_rdata_reg(0)
    );
\s_axil_a_rdata_pipe_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dobdo\(10),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[10]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(10),
      O => s_axil_a_rdata_reg(10)
    );
\s_axil_a_rdata_pipe_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dobdo\(11),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[11]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(11),
      O => s_axil_a_rdata_reg(11)
    );
\s_axil_a_rdata_pipe_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dobdo\(12),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[12]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(12),
      O => s_axil_a_rdata_reg(12)
    );
\s_axil_a_rdata_pipe_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dobdo\(13),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[13]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(13),
      O => s_axil_a_rdata_reg(13)
    );
\s_axil_a_rdata_pipe_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dobdo\(14),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[14]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(14),
      O => s_axil_a_rdata_reg(14)
    );
\s_axil_a_rdata_pipe_reg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axil_grid_rready,
      I1 => \^s_axil_a_rvalid_pipe_reg_reg_0\,
      O => p_1_in
    );
\s_axil_a_rdata_pipe_reg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dobdo\(15),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[15]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(15),
      O => s_axil_a_rdata_reg(15)
    );
\s_axil_a_rdata_pipe_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[1]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(1),
      O => s_axil_a_rdata_reg(1)
    );
\s_axil_a_rdata_pipe_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[2]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(2),
      O => s_axil_a_rdata_reg(2)
    );
\s_axil_a_rdata_pipe_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[3]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(3),
      O => s_axil_a_rdata_reg(3)
    );
\s_axil_a_rdata_pipe_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[4]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(4),
      O => s_axil_a_rdata_reg(4)
    );
\s_axil_a_rdata_pipe_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[5]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(5),
      O => s_axil_a_rdata_reg(5)
    );
\s_axil_a_rdata_pipe_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[6]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(6),
      O => s_axil_a_rdata_reg(6)
    );
\s_axil_a_rdata_pipe_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[7]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(7),
      O => s_axil_a_rdata_reg(7)
    );
\s_axil_a_rdata_pipe_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dobdo\(8),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[8]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(8),
      O => s_axil_a_rdata_reg(8)
    );
\s_axil_a_rdata_pipe_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^dobdo\(9),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[9]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(9),
      O => s_axil_a_rdata_reg(9)
    );
\s_axil_a_rdata_pipe_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(0),
      Q => s_axil_grid_rdata(0),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(10),
      Q => s_axil_grid_rdata(10),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(11),
      Q => s_axil_grid_rdata(11),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(12),
      Q => s_axil_grid_rdata(12),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(13),
      Q => s_axil_grid_rdata(13),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(14),
      Q => s_axil_grid_rdata(14),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(15),
      Q => s_axil_grid_rdata(15),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(1),
      Q => s_axil_grid_rdata(1),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(2),
      Q => s_axil_grid_rdata(2),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(3),
      Q => s_axil_grid_rdata(3),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(4),
      Q => s_axil_grid_rdata(4),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(5),
      Q => s_axil_grid_rdata(5),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(6),
      Q => s_axil_grid_rdata(6),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(7),
      Q => s_axil_grid_rdata(7),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(8),
      Q => s_axil_grid_rdata(8),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(9),
      Q => s_axil_grid_rdata(9),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(0),
      Q => s_axil_a_rdata_reg_int_reg(0),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(10),
      Q => s_axil_a_rdata_reg_int_reg(10),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(11),
      Q => s_axil_a_rdata_reg_int_reg(11),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(12),
      Q => s_axil_a_rdata_reg_int_reg(12),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(13),
      Q => s_axil_a_rdata_reg_int_reg(13),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(14),
      Q => s_axil_a_rdata_reg_int_reg(14),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(15),
      Q => s_axil_a_rdata_reg_int_reg(15),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(1),
      Q => s_axil_a_rdata_reg_int_reg(1),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(2),
      Q => s_axil_a_rdata_reg_int_reg(2),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(3),
      Q => s_axil_a_rdata_reg_int_reg(3),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(4),
      Q => s_axil_a_rdata_reg_int_reg(4),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(5),
      Q => s_axil_a_rdata_reg_int_reg(5),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(6),
      Q => s_axil_a_rdata_reg_int_reg(6),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(7),
      Q => s_axil_a_rdata_reg_int_reg(7),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(8),
      Q => s_axil_a_rdata_reg_int_reg(8),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(9),
      Q => s_axil_a_rdata_reg_int_reg(9),
      R => '0'
    );
s_axil_a_rvalid_pipe_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => '1',
      D => s_axil_a_rvalid_pipe_reg_reg_1,
      Q => \^s_axil_a_rvalid_pipe_reg_reg_0\,
      R => s_axil_grid_areset
    );
s_axil_a_rvalid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => s_axil_grid_rready,
      I1 => \^s_axil_a_rvalid_pipe_reg_reg_0\,
      I2 => \^q\,
      I3 => \^s_axil_grid_rready_0\,
      O => s_axil_a_rvalid_reg_i_1_n_0
    );
s_axil_a_rvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => '1',
      D => s_axil_a_rvalid_reg_i_1_n_0,
      Q => \^q\,
      R => s_axil_grid_areset
    );
s_axil_b_arready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => '1',
      D => s_axil_b_arready_reg_reg_0,
      Q => int_ram_grid_b_axil_arready,
      R => s_axil_grid_areset
    );
\s_axil_b_rdata_pipe_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \s_axil_b_rdata_reg_int_reg_reg[12]_0\,
      I2 => \s_axil_b_rdata_reg_int_reg_reg[12]_1\,
      I3 => mem_rd_en_b_reg,
      I4 => s_axil_b_rdata_reg_int_reg(12),
      O => s_axil_b_rdata_reg(12)
    );
\s_axil_b_rdata_pipe_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \s_axil_b_rdata_reg_int_reg_reg[12]_0\,
      I2 => \s_axil_b_rdata_reg_int_reg_reg[13]_0\,
      I3 => mem_rd_en_b_reg,
      I4 => s_axil_b_rdata_reg_int_reg(13),
      O => s_axil_b_rdata_reg(13)
    );
\s_axil_b_rdata_pipe_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \s_axil_b_rdata_reg_int_reg_reg[12]_0\,
      I2 => \s_axil_b_rdata_reg_int_reg_reg[14]_0\,
      I3 => mem_rd_en_b_reg,
      I4 => s_axil_b_rdata_reg_int_reg(14),
      O => s_axil_b_rdata_reg(14)
    );
\s_axil_b_rdata_pipe_reg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \s_axil_b_rdata_reg_int_reg_reg[12]_0\,
      I2 => \s_axil_b_rdata_reg_int_reg_reg[15]_0\,
      I3 => mem_rd_en_b_reg,
      I4 => s_axil_b_rdata_reg_int_reg(15),
      O => s_axil_b_rdata_reg(15)
    );
\s_axil_b_rdata_pipe_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => E(0),
      D => s_axil_b_rdata_reg(12),
      Q => \s_axil_b_rdata_pipe_reg_reg[15]_0\(0),
      R => '0'
    );
\s_axil_b_rdata_pipe_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => E(0),
      D => s_axil_b_rdata_reg(13),
      Q => \s_axil_b_rdata_pipe_reg_reg[15]_0\(1),
      R => '0'
    );
\s_axil_b_rdata_pipe_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => E(0),
      D => s_axil_b_rdata_reg(14),
      Q => \s_axil_b_rdata_pipe_reg_reg[15]_0\(2),
      R => '0'
    );
\s_axil_b_rdata_pipe_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => E(0),
      D => s_axil_b_rdata_reg(15),
      Q => \s_axil_b_rdata_pipe_reg_reg[15]_0\(3),
      R => '0'
    );
\s_axil_b_rdata_reg_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => mem_rd_en_b_reg,
      D => bram_doutb(12),
      Q => s_axil_b_rdata_reg_int_reg(12),
      R => '0'
    );
\s_axil_b_rdata_reg_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => mem_rd_en_b_reg,
      D => bram_doutb(13),
      Q => s_axil_b_rdata_reg_int_reg(13),
      R => '0'
    );
\s_axil_b_rdata_reg_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => mem_rd_en_b_reg,
      D => bram_doutb(14),
      Q => s_axil_b_rdata_reg_int_reg(14),
      R => '0'
    );
\s_axil_b_rdata_reg_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => mem_rd_en_b_reg,
      D => bram_doutb(15),
      Q => s_axil_b_rdata_reg_int_reg(15),
      R => '0'
    );
s_axil_b_rvalid_pipe_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => '1',
      D => s_axil_b_rvalid_pipe_reg_reg_0,
      Q => int_ram_grid_b_axil_rvalid,
      R => s_axil_grid_areset
    );
s_axil_b_rvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => '1',
      D => s_axil_b_rvalid_reg_reg_0,
      Q => s_axil_b_rvalid_reg,
      R => s_axil_grid_areset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxilDpRamParameterizable_0 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axil_scle_bvalid : out STD_LOGIC;
    s_axil_a_arready_reg_reg_0 : out STD_LOGIC;
    s_axil_scle_rready_0 : out STD_LOGIC;
    s_axil_scle_awready : out STD_LOGIC;
    int_ram_scle_b_axil_arready : out STD_LOGIC;
    s_axil_a_rvalid_pipe_reg_reg_0 : out STD_LOGIC;
    int_ram_scle_b_axil_rvalid : out STD_LOGIC;
    s_axil_b_rvalid_reg : out STD_LOGIC;
    Q : out STD_LOGIC;
    s_axil_scle_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_axil_b_rdata_pipe_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axil_scle_aclk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axil_scle_areset : in STD_LOGIC;
    s_axil_b_arready_reg_reg_0 : in STD_LOGIC;
    s_axil_a_rvalid_pipe_reg_reg_1 : in STD_LOGIC;
    s_axil_b_rvalid_pipe_reg_reg_0 : in STD_LOGIC;
    s_axil_b_rvalid_reg_reg_0 : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[12]_0\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[12]_1\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[13]_0\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[14]_0\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[15]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[0]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[0]_1\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[1]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[2]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[3]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[4]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[5]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[6]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[7]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[8]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[9]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[10]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[11]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[12]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[13]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[14]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[15]_0\ : in STD_LOGIC;
    s_axil_scle_bready : in STD_LOGIC;
    s_axil_scle_rready : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axil_scle_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_arvalid : in STD_LOGIC;
    s_axil_scle_awvalid : in STD_LOGIC;
    s_axil_scle_wvalid : in STD_LOGIC;
    s_axil_scle_wstrb : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxilDpRamParameterizable_0 : entity is "AxilDpRamParameterizable";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxilDpRamParameterizable_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxilDpRamParameterizable_0 is
  signal \^q\ : STD_LOGIC;
  signal bram_douta : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bram_doutb : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal last_read_a_reg : STD_LOGIC;
  signal \last_read_a_reg_i_1__0_n_0\ : STD_LOGIC;
  signal mem_rd_en_a_reg : STD_LOGIC;
  signal mem_rd_en_b_reg : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^ram_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axil_a_arready_reg_reg_0\ : STD_LOGIC;
  signal s_axil_a_awready_next : STD_LOGIC;
  signal \s_axil_a_bvalid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal s_axil_a_rdata_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s_axil_a_rdata_reg_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axil_a_rvalid_pipe_reg_reg_0\ : STD_LOGIC;
  signal \s_axil_a_rvalid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal s_axil_b_rdata_reg : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal s_axil_b_rdata_reg_int_reg : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal \^s_axil_scle_awready\ : STD_LOGIC;
  signal \^s_axil_scle_bvalid\ : STD_LOGIC;
  signal \^s_axil_scle_rready_0\ : STD_LOGIC;
begin
  Q <= \^q\;
  ram_reg(3 downto 0) <= \^ram_reg\(3 downto 0);
  ram_reg_0(15 downto 0) <= \^ram_reg_0\(15 downto 0);
  s_axil_a_arready_reg_reg_0 <= \^s_axil_a_arready_reg_reg_0\;
  s_axil_a_rvalid_pipe_reg_reg_0 <= \^s_axil_a_rvalid_pipe_reg_reg_0\;
  s_axil_scle_awready <= \^s_axil_scle_awready\;
  s_axil_scle_bvalid <= \^s_axil_scle_bvalid\;
  s_axil_scle_rready_0 <= \^s_axil_scle_rready_0\;
internal_bram_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MultiBankBramReadEn
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      bram_douta(15 downto 0) => bram_douta(15 downto 0),
      bram_doutb(3 downto 0) => bram_doutb(15 downto 12),
      last_read_a_reg => last_read_a_reg,
      ram_reg(3 downto 0) => \^ram_reg\(3 downto 0),
      ram_reg_0(15 downto 0) => \^ram_reg_0\(15 downto 0),
      s_axil_a_arready_reg_reg => \^s_axil_a_rvalid_pipe_reg_reg_0\,
      s_axil_a_arready_reg_reg_0 => \^s_axil_a_arready_reg_reg_0\,
      s_axil_a_awready_next => s_axil_a_awready_next,
      \s_axil_a_rdata_reg_int_reg_reg[0]\ => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[0]_0\ => \s_axil_a_rdata_reg_int_reg_reg[0]_1\,
      \s_axil_a_rdata_reg_int_reg_reg[10]\ => \s_axil_a_rdata_reg_int_reg_reg[10]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[11]\ => \s_axil_a_rdata_reg_int_reg_reg[11]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[12]\ => \s_axil_a_rdata_reg_int_reg_reg[12]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[13]\ => \s_axil_a_rdata_reg_int_reg_reg[13]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[14]\ => \s_axil_a_rdata_reg_int_reg_reg[14]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[15]\ => \s_axil_a_rdata_reg_int_reg_reg[15]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[1]\ => \s_axil_a_rdata_reg_int_reg_reg[1]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[2]\ => \s_axil_a_rdata_reg_int_reg_reg[2]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[3]\ => \s_axil_a_rdata_reg_int_reg_reg[3]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[4]\ => \s_axil_a_rdata_reg_int_reg_reg[4]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[5]\ => \s_axil_a_rdata_reg_int_reg_reg[5]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[6]\ => \s_axil_a_rdata_reg_int_reg_reg[6]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[7]\ => \s_axil_a_rdata_reg_int_reg_reg[7]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[8]\ => \s_axil_a_rdata_reg_int_reg_reg[8]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[9]\ => \s_axil_a_rdata_reg_int_reg_reg[9]_0\,
      \s_axil_b_rdata_reg_int_reg_reg[12]\ => \s_axil_b_rdata_reg_int_reg_reg[12]_0\,
      \s_axil_b_rdata_reg_int_reg_reg[12]_0\ => \s_axil_b_rdata_reg_int_reg_reg[12]_1\,
      \s_axil_b_rdata_reg_int_reg_reg[13]\ => \s_axil_b_rdata_reg_int_reg_reg[13]_0\,
      \s_axil_b_rdata_reg_int_reg_reg[14]\ => \s_axil_b_rdata_reg_int_reg_reg[14]_0\,
      \s_axil_b_rdata_reg_int_reg_reg[15]\ => \s_axil_b_rdata_reg_int_reg_reg[15]_0\,
      s_axil_scle_aclk => s_axil_scle_aclk,
      s_axil_scle_araddr(2 downto 0) => s_axil_scle_araddr(2 downto 0),
      s_axil_scle_arvalid => s_axil_scle_arvalid,
      s_axil_scle_awaddr(2 downto 0) => s_axil_scle_awaddr(2 downto 0),
      s_axil_scle_awready => \^s_axil_scle_awready\,
      s_axil_scle_awvalid => s_axil_scle_awvalid,
      s_axil_scle_bready => s_axil_scle_bready,
      s_axil_scle_bvalid => \^s_axil_scle_bvalid\,
      s_axil_scle_rready => s_axil_scle_rready,
      s_axil_scle_rready_0 => \^s_axil_scle_rready_0\,
      s_axil_scle_wdata(15 downto 0) => s_axil_scle_wdata(15 downto 0),
      s_axil_scle_wstrb(1 downto 0) => s_axil_scle_wstrb(1 downto 0),
      s_axil_scle_wvalid => s_axil_scle_wvalid
    );
\last_read_a_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055550040"
    )
        port map (
      I0 => s_axil_scle_areset,
      I1 => p_1_in,
      I2 => s_axil_scle_arvalid,
      I3 => \^s_axil_a_arready_reg_reg_0\,
      I4 => last_read_a_reg,
      I5 => s_axil_a_awready_next,
      O => \last_read_a_reg_i_1__0_n_0\
    );
last_read_a_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \last_read_a_reg_i_1__0_n_0\,
      Q => last_read_a_reg,
      R => '0'
    );
mem_rd_en_a_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \^s_axil_scle_rready_0\,
      Q => mem_rd_en_a_reg,
      R => '0'
    );
mem_rd_en_b_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => s_axil_b_arready_reg_reg_0,
      Q => mem_rd_en_b_reg,
      R => '0'
    );
s_axil_a_arready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \^s_axil_scle_rready_0\,
      Q => \^s_axil_a_arready_reg_reg_0\,
      R => s_axil_scle_areset
    );
s_axil_a_awready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => s_axil_a_awready_next,
      Q => \^s_axil_scle_awready\,
      R => s_axil_scle_areset
    );
\s_axil_a_bvalid_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => s_axil_a_awready_next,
      I1 => \^s_axil_scle_bvalid\,
      I2 => s_axil_scle_bready,
      O => \s_axil_a_bvalid_reg_i_1__0_n_0\
    );
s_axil_a_bvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \s_axil_a_bvalid_reg_i_1__0_n_0\,
      Q => \^s_axil_scle_bvalid\,
      R => s_axil_scle_areset
    );
\s_axil_a_rdata_pipe_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[0]_1\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(0),
      O => s_axil_a_rdata_reg(0)
    );
\s_axil_a_rdata_pipe_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\(10),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[10]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(10),
      O => s_axil_a_rdata_reg(10)
    );
\s_axil_a_rdata_pipe_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\(11),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[11]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(11),
      O => s_axil_a_rdata_reg(11)
    );
\s_axil_a_rdata_pipe_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\(12),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[12]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(12),
      O => s_axil_a_rdata_reg(12)
    );
\s_axil_a_rdata_pipe_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\(13),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[13]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(13),
      O => s_axil_a_rdata_reg(13)
    );
\s_axil_a_rdata_pipe_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\(14),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[14]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(14),
      O => s_axil_a_rdata_reg(14)
    );
\s_axil_a_rdata_pipe_reg[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axil_scle_rready,
      I1 => \^s_axil_a_rvalid_pipe_reg_reg_0\,
      O => p_1_in
    );
\s_axil_a_rdata_pipe_reg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\(15),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[15]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(15),
      O => s_axil_a_rdata_reg(15)
    );
\s_axil_a_rdata_pipe_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[1]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(1),
      O => s_axil_a_rdata_reg(1)
    );
\s_axil_a_rdata_pipe_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[2]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(2),
      O => s_axil_a_rdata_reg(2)
    );
\s_axil_a_rdata_pipe_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[3]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(3),
      O => s_axil_a_rdata_reg(3)
    );
\s_axil_a_rdata_pipe_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[4]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(4),
      O => s_axil_a_rdata_reg(4)
    );
\s_axil_a_rdata_pipe_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[5]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(5),
      O => s_axil_a_rdata_reg(5)
    );
\s_axil_a_rdata_pipe_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[6]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(6),
      O => s_axil_a_rdata_reg(6)
    );
\s_axil_a_rdata_pipe_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[7]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(7),
      O => s_axil_a_rdata_reg(7)
    );
\s_axil_a_rdata_pipe_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\(8),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[8]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(8),
      O => s_axil_a_rdata_reg(8)
    );
\s_axil_a_rdata_pipe_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg_0\(9),
      I1 => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      I2 => \s_axil_a_rdata_reg_int_reg_reg[9]_0\,
      I3 => mem_rd_en_a_reg,
      I4 => s_axil_a_rdata_reg_int_reg(9),
      O => s_axil_a_rdata_reg(9)
    );
\s_axil_a_rdata_pipe_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(0),
      Q => s_axil_scle_rdata(0),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(10),
      Q => s_axil_scle_rdata(10),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(11),
      Q => s_axil_scle_rdata(11),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(12),
      Q => s_axil_scle_rdata(12),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(13),
      Q => s_axil_scle_rdata(13),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(14),
      Q => s_axil_scle_rdata(14),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(15),
      Q => s_axil_scle_rdata(15),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(1),
      Q => s_axil_scle_rdata(1),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(2),
      Q => s_axil_scle_rdata(2),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(3),
      Q => s_axil_scle_rdata(3),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(4),
      Q => s_axil_scle_rdata(4),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(5),
      Q => s_axil_scle_rdata(5),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(6),
      Q => s_axil_scle_rdata(6),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(7),
      Q => s_axil_scle_rdata(7),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(8),
      Q => s_axil_scle_rdata(8),
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => p_1_in,
      D => s_axil_a_rdata_reg(9),
      Q => s_axil_scle_rdata(9),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(0),
      Q => s_axil_a_rdata_reg_int_reg(0),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(10),
      Q => s_axil_a_rdata_reg_int_reg(10),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(11),
      Q => s_axil_a_rdata_reg_int_reg(11),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(12),
      Q => s_axil_a_rdata_reg_int_reg(12),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(13),
      Q => s_axil_a_rdata_reg_int_reg(13),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(14),
      Q => s_axil_a_rdata_reg_int_reg(14),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(15),
      Q => s_axil_a_rdata_reg_int_reg(15),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(1),
      Q => s_axil_a_rdata_reg_int_reg(1),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(2),
      Q => s_axil_a_rdata_reg_int_reg(2),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(3),
      Q => s_axil_a_rdata_reg_int_reg(3),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(4),
      Q => s_axil_a_rdata_reg_int_reg(4),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(5),
      Q => s_axil_a_rdata_reg_int_reg(5),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(6),
      Q => s_axil_a_rdata_reg_int_reg(6),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(7),
      Q => s_axil_a_rdata_reg_int_reg(7),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(8),
      Q => s_axil_a_rdata_reg_int_reg(8),
      R => '0'
    );
\s_axil_a_rdata_reg_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => mem_rd_en_a_reg,
      D => bram_douta(9),
      Q => s_axil_a_rdata_reg_int_reg(9),
      R => '0'
    );
s_axil_a_rvalid_pipe_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => s_axil_a_rvalid_pipe_reg_reg_1,
      Q => \^s_axil_a_rvalid_pipe_reg_reg_0\,
      R => s_axil_scle_areset
    );
\s_axil_a_rvalid_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => s_axil_scle_rready,
      I1 => \^s_axil_a_rvalid_pipe_reg_reg_0\,
      I2 => \^q\,
      I3 => \^s_axil_scle_rready_0\,
      O => \s_axil_a_rvalid_reg_i_1__0_n_0\
    );
s_axil_a_rvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \s_axil_a_rvalid_reg_i_1__0_n_0\,
      Q => \^q\,
      R => s_axil_scle_areset
    );
s_axil_b_arready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => s_axil_b_arready_reg_reg_0,
      Q => int_ram_scle_b_axil_arready,
      R => s_axil_scle_areset
    );
\s_axil_b_rdata_pipe_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg\(0),
      I1 => \s_axil_b_rdata_reg_int_reg_reg[12]_0\,
      I2 => \s_axil_b_rdata_reg_int_reg_reg[12]_1\,
      I3 => mem_rd_en_b_reg,
      I4 => s_axil_b_rdata_reg_int_reg(12),
      O => s_axil_b_rdata_reg(12)
    );
\s_axil_b_rdata_pipe_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg\(1),
      I1 => \s_axil_b_rdata_reg_int_reg_reg[12]_0\,
      I2 => \s_axil_b_rdata_reg_int_reg_reg[13]_0\,
      I3 => mem_rd_en_b_reg,
      I4 => s_axil_b_rdata_reg_int_reg(13),
      O => s_axil_b_rdata_reg(13)
    );
\s_axil_b_rdata_pipe_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg\(2),
      I1 => \s_axil_b_rdata_reg_int_reg_reg[12]_0\,
      I2 => \s_axil_b_rdata_reg_int_reg_reg[14]_0\,
      I3 => mem_rd_en_b_reg,
      I4 => s_axil_b_rdata_reg_int_reg(14),
      O => s_axil_b_rdata_reg(14)
    );
\s_axil_b_rdata_pipe_reg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^ram_reg\(3),
      I1 => \s_axil_b_rdata_reg_int_reg_reg[12]_0\,
      I2 => \s_axil_b_rdata_reg_int_reg_reg[15]_0\,
      I3 => mem_rd_en_b_reg,
      I4 => s_axil_b_rdata_reg_int_reg(15),
      O => s_axil_b_rdata_reg(15)
    );
\s_axil_b_rdata_pipe_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => s_axil_b_rdata_reg(12),
      Q => \s_axil_b_rdata_pipe_reg_reg[15]_0\(0),
      R => '0'
    );
\s_axil_b_rdata_pipe_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => s_axil_b_rdata_reg(13),
      Q => \s_axil_b_rdata_pipe_reg_reg[15]_0\(1),
      R => '0'
    );
\s_axil_b_rdata_pipe_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => s_axil_b_rdata_reg(14),
      Q => \s_axil_b_rdata_pipe_reg_reg[15]_0\(2),
      R => '0'
    );
\s_axil_b_rdata_pipe_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => E(0),
      D => s_axil_b_rdata_reg(15),
      Q => \s_axil_b_rdata_pipe_reg_reg[15]_0\(3),
      R => '0'
    );
\s_axil_b_rdata_reg_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => mem_rd_en_b_reg,
      D => bram_doutb(12),
      Q => s_axil_b_rdata_reg_int_reg(12),
      R => '0'
    );
\s_axil_b_rdata_reg_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => mem_rd_en_b_reg,
      D => bram_doutb(13),
      Q => s_axil_b_rdata_reg_int_reg(13),
      R => '0'
    );
\s_axil_b_rdata_reg_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => mem_rd_en_b_reg,
      D => bram_doutb(14),
      Q => s_axil_b_rdata_reg_int_reg(14),
      R => '0'
    );
\s_axil_b_rdata_reg_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => mem_rd_en_b_reg,
      D => bram_doutb(15),
      Q => s_axil_b_rdata_reg_int_reg(15),
      R => '0'
    );
s_axil_b_rvalid_pipe_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => s_axil_b_rvalid_pipe_reg_reg_0,
      Q => int_ram_scle_b_axil_rvalid,
      R => s_axil_scle_areset
    );
s_axil_b_rvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => s_axil_b_rvalid_reg_reg_0,
      Q => s_axil_b_rvalid_reg,
      R => s_axil_scle_areset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ExtendedAxisPacketSplitter is
  port (
    s_axis_tready_int : out STD_LOGIC;
    operation_busy_bus : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tready_int_0 : out STD_LOGIC;
    s_axis_tready_int_1 : out STD_LOGIC;
    s_axis_tready_int_2 : out STD_LOGIC;
    \multi_channel_genblock.operation_error_reg_reduced\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_aps_wght_m_axis_tlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg : out STD_LOGIC;
    int_aps_wght_m_axis_tvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    temp_m_axis_tvalid_reg_3 : out STD_LOGIC;
    temp_m_axis_tvalid_reg_4 : out STD_LOGIC;
    temp_m_axis_tvalid_reg_5 : out STD_LOGIC;
    int_aps_wght_m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    s_axis_tlast_int : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axis_tready_early_6 : in STD_LOGIC;
    s_axis_tready_early_7 : in STD_LOGIC;
    s_axis_tready_early_8 : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg : in STD_LOGIC;
    m_axis_tvalid_reg_reg : in STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    m_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    m_axis_tvalid_reg_reg_2 : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_2 : in STD_LOGIC;
    temp_m_axis_tvalid_next1_out : in STD_LOGIC;
    temp_m_axis_tvalid_next1_out_9 : in STD_LOGIC;
    temp_m_axis_tvalid_next1_out_10 : in STD_LOGIC;
    temp_m_axis_tvalid_next1_out_11 : in STD_LOGIC;
    s_axis_t_tready_int : in STD_LOGIC;
    store_u : in STD_LOGIC;
    \temp_m_axis_tdata_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_t_tready_int_12 : in STD_LOGIC;
    store_u_13 : in STD_LOGIC;
    s_axis_t_tready_int_14 : in STD_LOGIC;
    store_u_15 : in STD_LOGIC;
    s_axis_t_tready_int_16 : in STD_LOGIC;
    store_t : in STD_LOGIC;
    int_spl_wght_m_axis_tlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    operation_start : in STD_LOGIC;
    \fsm_state_reg[0]\ : in STD_LOGIC;
    \fsm_state_reg[0]_0\ : in STD_LOGIC;
    \fsm_state_reg[0]_1\ : in STD_LOGIC;
    \fsm_state_reg[0]_2\ : in STD_LOGIC;
    pckt_size : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ExtendedAxisPacketSplitter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ExtendedAxisPacketSplitter is
  signal \axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_7\ : STD_LOGIC;
  signal \axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_8\ : STD_LOGIC;
  signal \axis_packet_splitter_genblock[3].axis_packet_splitter_inst_n_5\ : STD_LOGIC;
  signal \^multi_channel_genblock.operation_error_reg_reduced\ : STD_LOGIC;
  signal operation_error_bus : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pckt_size_reg_early0 : STD_LOGIC_VECTOR ( 12 downto 0 );
begin
  \multi_channel_genblock.operation_error_reg_reduced\ <= \^multi_channel_genblock.operation_error_reg_reduced\;
\axis_packet_splitter_genblock[0].axis_packet_splitter_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisPacketSplitter
     port map (
      CO(0) => CO(0),
      D(12 downto 0) => pckt_size_reg_early0(12 downto 0),
      Q(0) => Q(0),
      core_clk => core_clk,
      \fsm_state_reg[0]_0\ => \fsm_state_reg[0]\,
      \fsm_state_reg[1]_0\(2 downto 0) => operation_error_bus(3 downto 1),
      int_aps_wght_m_axis_tdata(15 downto 0) => int_aps_wght_m_axis_tdata(15 downto 0),
      int_aps_wght_m_axis_tlast(0) => int_aps_wght_m_axis_tlast(0),
      int_spl_wght_m_axis_tlast(0) => int_spl_wght_m_axis_tlast(0),
      m_axis_tvalid_reg_reg => int_aps_wght_m_axis_tvalid(0),
      m_axis_tvalid_reg_reg_0 => m_axis_tvalid_reg_reg,
      \multi_channel_genblock.operation_error_reg_reduced\ => \^multi_channel_genblock.operation_error_reg_reduced\,
      operation_busy_bus(0) => operation_busy_bus(0),
      operation_error_bus(0) => operation_error_bus(0),
      operation_error_reg_0 => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_7\,
      operation_error_reg_1 => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_8\,
      operation_start => operation_start,
      p_0_in => p_0_in,
      pckt_size(12 downto 0) => pckt_size(12 downto 0),
      s_axis_t_tready_int_16 => s_axis_t_tready_int_16,
      s_axis_tlast_int => s_axis_tlast_int,
      s_axis_tready_early => s_axis_tready_early,
      s_axis_tready_reg_reg => s_axis_tready_int,
      store_t => store_t,
      \temp_m_axis_tdata_reg_reg[15]\(15 downto 0) => \temp_m_axis_tdata_reg_reg[15]\(15 downto 0),
      temp_m_axis_tvalid_next1_out => temp_m_axis_tvalid_next1_out,
      temp_m_axis_tvalid_reg => temp_m_axis_tvalid_reg,
      temp_m_axis_tvalid_reg_reg => temp_m_axis_tvalid_reg_reg
    );
\axis_packet_splitter_genblock[1].axis_packet_splitter_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisPacketSplitter_38
     port map (
      D(12 downto 0) => pckt_size_reg_early0(12 downto 0),
      Q(0) => Q(0),
      core_clk => core_clk,
      \fsm_state_reg[0]_0\ => \fsm_state_reg[0]_0\,
      \fsm_state_reg[0]_1\ => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_8\,
      \fsm_state_reg[1]_0\ => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_7\,
      int_aps_wght_m_axis_tdata(15 downto 0) => int_aps_wght_m_axis_tdata(31 downto 16),
      int_spl_wght_m_axis_tlast(0) => int_spl_wght_m_axis_tlast(0),
      m_axis_tvalid_reg_reg => int_aps_wght_m_axis_tvalid(1),
      m_axis_tvalid_reg_reg_0 => m_axis_tvalid_reg_reg_0,
      operation_busy_bus(0) => operation_busy_bus(1),
      operation_error_reg_0(0) => operation_error_bus(1),
      operation_start => operation_start,
      p_0_in => p_0_in,
      s_axis_t_tready_int_14 => s_axis_t_tready_int_14,
      s_axis_tready_early_6 => s_axis_tready_early_6,
      s_axis_tready_reg_reg => s_axis_tready_int_0,
      store_u_15 => store_u_15,
      \temp_m_axis_tdata_reg_reg[15]\(15 downto 0) => \temp_m_axis_tdata_reg_reg[15]\(31 downto 16),
      temp_m_axis_tvalid_next1_out_9 => temp_m_axis_tvalid_next1_out_9,
      temp_m_axis_tvalid_reg_3 => temp_m_axis_tvalid_reg_3,
      temp_m_axis_tvalid_reg_reg => temp_m_axis_tvalid_reg_reg_0
    );
\axis_packet_splitter_genblock[2].axis_packet_splitter_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisPacketSplitter_39
     port map (
      D(12 downto 0) => pckt_size_reg_early0(12 downto 0),
      Q(0) => Q(0),
      core_clk => core_clk,
      \fsm_state_reg[0]_0\ => \fsm_state_reg[0]_1\,
      \fsm_state_reg[0]_1\ => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_8\,
      \fsm_state_reg[1]_0\ => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_7\,
      int_aps_wght_m_axis_tdata(15 downto 0) => int_aps_wght_m_axis_tdata(47 downto 32),
      int_spl_wght_m_axis_tlast(0) => int_spl_wght_m_axis_tlast(0),
      m_axis_tvalid_reg_reg => int_aps_wght_m_axis_tvalid(2),
      m_axis_tvalid_reg_reg_0 => m_axis_tvalid_reg_reg_1,
      operation_busy_bus(0) => operation_busy_bus(2),
      operation_error_reg_0(0) => operation_error_bus(2),
      operation_start => operation_start,
      p_0_in => p_0_in,
      s_axis_t_tready_int_12 => s_axis_t_tready_int_12,
      s_axis_tready_early_7 => s_axis_tready_early_7,
      s_axis_tready_reg_reg => s_axis_tready_int_1,
      store_u_13 => store_u_13,
      \temp_m_axis_tdata_reg_reg[15]\(15 downto 0) => \temp_m_axis_tdata_reg_reg[15]\(47 downto 32),
      temp_m_axis_tvalid_next1_out_10 => temp_m_axis_tvalid_next1_out_10,
      temp_m_axis_tvalid_reg_4 => temp_m_axis_tvalid_reg_4,
      temp_m_axis_tvalid_reg_reg => temp_m_axis_tvalid_reg_reg_1
    );
\axis_packet_splitter_genblock[3].axis_packet_splitter_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisPacketSplitter_40
     port map (
      D(12 downto 0) => pckt_size_reg_early0(12 downto 0),
      Q(0) => Q(0),
      core_clk => core_clk,
      \fsm_state_reg[0]_0\ => \fsm_state_reg[0]_2\,
      \fsm_state_reg[0]_1\ => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_8\,
      \fsm_state_reg[1]_0\ => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_7\,
      int_aps_wght_m_axis_tdata(15 downto 0) => int_aps_wght_m_axis_tdata(63 downto 48),
      int_spl_wght_m_axis_tlast(0) => int_spl_wght_m_axis_tlast(0),
      m_axis_tvalid_reg_reg => int_aps_wght_m_axis_tvalid(3),
      m_axis_tvalid_reg_reg_0 => m_axis_tvalid_reg_reg_2,
      operation_busy_bus(0) => operation_busy_bus(3),
      operation_error_bus(2 downto 0) => operation_error_bus(2 downto 0),
      operation_error_reg_0(0) => operation_error_bus(3),
      operation_error_reg_1 => \axis_packet_splitter_genblock[3].axis_packet_splitter_inst_n_5\,
      operation_start => operation_start,
      p_0_in => p_0_in,
      s_axis_t_tready_int => s_axis_t_tready_int,
      s_axis_tready_early_8 => s_axis_tready_early_8,
      s_axis_tready_reg_reg => s_axis_tready_int_2,
      store_u => store_u,
      \temp_m_axis_tdata_reg_reg[15]\(15 downto 0) => \temp_m_axis_tdata_reg_reg[15]\(63 downto 48),
      temp_m_axis_tvalid_next1_out_11 => temp_m_axis_tvalid_next1_out_11,
      temp_m_axis_tvalid_reg_5 => temp_m_axis_tvalid_reg_5,
      temp_m_axis_tvalid_reg_reg => temp_m_axis_tvalid_reg_reg_2
    );
\multi_channel_genblock.operation_error_reg_reduced_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \axis_packet_splitter_genblock[3].axis_packet_splitter_inst_n_5\,
      Q => \^multi_channel_genblock.operation_error_reg_reduced\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MCULocalAxilFSM is
  port (
    s_axis_tready_reg_reg : out STD_LOGIC;
    temp_m_axis_tvalid_reg : out STD_LOGIC;
    mem_read_data_valid_reg_reg : out STD_LOGIC;
    s_axi_rvalid_reg_reg : out STD_LOGIC;
    \intra_counter_reg_reg[0]_0\ : out STD_LOGIC;
    data_inter_counter_reg : out STD_LOGIC;
    error_reg : out STD_LOGIC;
    m_axis_tvalid_reg_reg : out STD_LOGIC;
    s_axil_b_arready_reg_reg : out STD_LOGIC;
    s_axil_b_rvalid_pipe_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \scle_size_reg_reg[4]\ : out STD_LOGIC;
    \wr_ptr_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axil_b_rvalid_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \loc_counter_addr_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_aclk : in STD_LOGIC;
    fsm_rst : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg : in STD_LOGIC;
    mem_read_data_valid_reg_reg_0 : in STD_LOGIC;
    s_axi_rvalid_reg_reg_0 : in STD_LOGIC;
    \data_inter_counter_reg_reg[0]_0\ : in STD_LOGIC;
    error_reg_reg_0 : in STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    int_ram_scle_b_axil_arready : in STD_LOGIC;
    int_ram_scle_b_axil_rvalid : in STD_LOGIC;
    s_axil_b_rvalid_reg_5 : in STD_LOGIC;
    \intra_counter_reg_reg[0]_1\ : in STD_LOGIC;
    temp_m_axis_tlast_reg_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \loc_fsm_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \loc_fsm_state_next_reg[1]_i_1_0\ : in STD_LOGIC;
    \glo_fsm_state_reg[1]\ : in STD_LOGIC;
    \glo_fsm_state_reg[1]_0\ : in STD_LOGIC;
    m_axi_r : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MCULocalAxilFSM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MCULocalAxilFSM is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_inter_counter_reg : STD_LOGIC;
  signal \addr_inter_counter_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal axil_fifo_rd_inst_n_10 : STD_LOGIC;
  signal axil_fifo_rd_inst_n_11 : STD_LOGIC;
  signal axil_fifo_rd_inst_n_12 : STD_LOGIC;
  signal axil_fifo_rd_inst_n_13 : STD_LOGIC;
  signal axil_fifo_rd_inst_n_4 : STD_LOGIC;
  signal \^data_inter_counter_reg\ : STD_LOGIC;
  signal \^error_reg\ : STD_LOGIC;
  signal int_ram_scle_b_axil_araddr : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^intra_counter_reg_reg[0]_0\ : STD_LOGIC;
  signal loc_axis_register_inst_n_3 : STD_LOGIC;
  signal loc_axis_register_inst_n_5 : STD_LOGIC;
  signal \loc_counter_addr_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \loc_counter_addr_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \loc_counter_data_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \loc_counter_data_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \loc_counter_data_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \loc_counter_data_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \loc_counter_data_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \loc_counter_data_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \loc_counter_data_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \loc_counter_data_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \loc_counter_data_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \loc_counter_data_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal loc_fsm_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \loc_fsm_state_next_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \loc_fsm_state_next_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \loc_fsm_state_next_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \loc_fsm_state_next_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \loc_fsm_state_next_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \^s_axi_rvalid_reg_reg\ : STD_LOGIC;
  signal \^s_axis_tready_reg_reg\ : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^scle_size_reg_reg[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_inter_counter_reg[0]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \loc_counter_addr_reg[0]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \loc_counter_addr_reg[1]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \loc_counter_addr_reg[1]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \loc_counter_addr_reg[4]_i_10\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \loc_counter_addr_reg[4]_i_4__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \loc_counter_addr_reg[4]_i_7\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \loc_counter_addr_reg[4]_i_8\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \loc_counter_data_reg[0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \loc_counter_data_reg[1]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \loc_counter_data_reg[2]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \loc_counter_data_reg[3]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \loc_counter_data_reg[4]_i_3\ : label is "soft_lutpair227";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \loc_fsm_state_next_reg[0]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \loc_fsm_state_next_reg[0]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \loc_fsm_state_next_reg[1]_i_2\ : label is "soft_lutpair226";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  data_inter_counter_reg <= \^data_inter_counter_reg\;
  error_reg <= \^error_reg\;
  \intra_counter_reg_reg[0]_0\ <= \^intra_counter_reg_reg[0]_0\;
  s_axi_rvalid_reg_reg <= \^s_axi_rvalid_reg_reg\;
  s_axis_tready_reg_reg <= \^s_axis_tready_reg_reg\;
  s_axis_tready_reg_reg_0(0) <= \^s_axis_tready_reg_reg_0\(0);
  \scle_size_reg_reg[4]\ <= \^scle_size_reg_reg[4]\;
\addr_inter_counter_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \loc_counter_addr_reg[4]_i_2_n_0\,
      I1 => addr_inter_counter_reg,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \addr_inter_counter_reg[0]_i_1_n_0\
    );
\addr_inter_counter_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \addr_inter_counter_reg[0]_i_1_n_0\,
      Q => addr_inter_counter_reg,
      R => fsm_rst
    );
axil_fifo_rd_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axil_fifo_rd
     port map (
      E(0) => axil_fifo_rd_inst_n_4,
      Q(1 downto 0) => loc_fsm_state(1 downto 0),
      fsm_rst => fsm_rst,
      int_ram_scle_b_axil_arready => int_ram_scle_b_axil_arready,
      int_ram_scle_b_axil_rvalid => int_ram_scle_b_axil_rvalid,
      \loc_counter_addr_reg_reg[2]\(2 downto 0) => \loc_counter_addr_reg_reg[2]_0\(2 downto 0),
      \loc_counter_data_reg_reg[4]\ => \^s_axis_tready_reg_reg\,
      \loc_counter_data_reg_reg[4]_0\(0) => \^q\(0),
      m_axi_r(3 downto 0) => m_axi_r(3 downto 0),
      mem_read_data_valid_reg_reg => mem_read_data_valid_reg_reg,
      mem_read_data_valid_reg_reg_0 => mem_read_data_valid_reg_reg_0,
      ram_reg(2 downto 0) => int_ram_scle_b_axil_araddr(3 downto 1),
      \rd_ptr_reg_reg[1]\(1 downto 0) => \rd_ptr_reg_reg[1]\(1 downto 0),
      \s_axi_r_reg_reg[15]\(3) => axil_fifo_rd_inst_n_10,
      \s_axi_r_reg_reg[15]\(2) => axil_fifo_rd_inst_n_11,
      \s_axi_r_reg_reg[15]\(1) => axil_fifo_rd_inst_n_12,
      \s_axi_r_reg_reg[15]\(0) => axil_fifo_rd_inst_n_13,
      \s_axi_r_reg_reg[15]_0\ => \^s_axis_tready_reg_reg_0\(0),
      s_axi_rvalid_reg_reg => \^s_axi_rvalid_reg_reg\,
      s_axi_rvalid_reg_reg_0 => s_axi_rvalid_reg_reg_0,
      s_axil_b_arready_reg_reg => s_axil_b_arready_reg_reg,
      s_axil_b_rvalid_pipe_reg_reg(0) => s_axil_b_rvalid_pipe_reg_reg(0),
      s_axil_b_rvalid_reg_5 => s_axil_b_rvalid_reg_5,
      s_axil_b_rvalid_reg_reg => s_axil_b_rvalid_reg_reg,
      s_axil_scle_aclk => s_axil_scle_aclk,
      \wr_ptr_reg_reg[1]\(1 downto 0) => \wr_ptr_reg_reg[1]\(1 downto 0)
    );
\data_inter_counter_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \data_inter_counter_reg_reg[0]_0\,
      Q => \^data_inter_counter_reg\,
      R => fsm_rst
    );
error_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => error_reg_reg_0,
      Q => \^error_reg\,
      R => '0'
    );
\glo_fsm_state_next_reg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => fsm_rst,
      I1 => \^error_reg\,
      I2 => \glo_fsm_state_reg[1]\,
      I3 => \glo_fsm_state_reg[1]_0\,
      O => AR(0)
    );
\intra_counter_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => loc_axis_register_inst_n_3,
      Q => \^intra_counter_reg_reg[0]_0\,
      R => '0'
    );
loc_axis_register_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register
     port map (
      D(3) => axil_fifo_rd_inst_n_10,
      D(2) => axil_fifo_rd_inst_n_11,
      D(1) => axil_fifo_rd_inst_n_12,
      D(0) => axil_fifo_rd_inst_n_13,
      E(0) => E(0),
      Q(4) => \loc_counter_data_reg_reg_n_0_[4]\,
      Q(3) => \loc_counter_data_reg_reg_n_0_[3]\,
      Q(2) => \loc_counter_data_reg_reg_n_0_[2]\,
      Q(1) => \loc_counter_data_reg_reg_n_0_[1]\,
      Q(0) => \loc_counter_data_reg_reg_n_0_[0]\,
      data_inter_counter_reg => \^data_inter_counter_reg\,
      fsm_rst => fsm_rst,
      full_reg_reg => loc_axis_register_inst_n_3,
      \intra_counter_reg_reg[0]\ => \intra_counter_reg_reg[0]_1\,
      \intra_counter_reg_reg[0]_0\ => \^intra_counter_reg_reg[0]_0\,
      m_axis_tlast_reg_reg_0(4 downto 0) => D(4 downto 0),
      m_axis_tvalid_reg_reg_0 => m_axis_tvalid_reg_reg,
      m_axis_tvalid_reg_reg_1 => m_axis_tvalid_reg_reg_0,
      s_axil_scle_aclk => s_axil_scle_aclk,
      s_axis_tready_reg_reg_0 => \^s_axis_tready_reg_reg\,
      s_axis_tready_reg_reg_1(0) => \^s_axis_tready_reg_reg_0\(0),
      s_axis_tready_reg_reg_2 => \^s_axi_rvalid_reg_reg\,
      \scle_size_reg_reg[4]\ => loc_axis_register_inst_n_5,
      temp_m_axis_tlast_reg_reg_0(5 downto 0) => temp_m_axis_tlast_reg_reg(5 downto 0),
      temp_m_axis_tvalid_reg => temp_m_axis_tvalid_reg,
      temp_m_axis_tvalid_reg_reg_0 => temp_m_axis_tvalid_reg_reg
    );
\loc_counter_addr_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008288"
    )
        port map (
      I0 => \loc_counter_addr_reg[4]_i_2_n_0\,
      I1 => int_ram_scle_b_axil_araddr(1),
      I2 => \loc_counter_addr_reg[0]_i_2_n_0\,
      I3 => int_ram_scle_b_axil_arready,
      I4 => \loc_counter_addr_reg[4]_i_4__0_n_0\,
      O => \loc_counter_addr_reg[0]_i_1__0_n_0\
    );
\loc_counter_addr_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => loc_fsm_state(1),
      I1 => loc_fsm_state(0),
      O => \loc_counter_addr_reg[0]_i_2_n_0\
    );
\loc_counter_addr_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00820000"
    )
        port map (
      I0 => \loc_counter_addr_reg[4]_i_2_n_0\,
      I1 => int_ram_scle_b_axil_araddr(2),
      I2 => \loc_counter_addr_reg[1]_i_2_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \loc_counter_addr_reg[1]_i_1_n_0\
    );
\loc_counter_addr_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => int_ram_scle_b_axil_arready,
      I1 => fsm_rst,
      I2 => loc_fsm_state(0),
      I3 => loc_fsm_state(1),
      I4 => int_ram_scle_b_axil_araddr(1),
      O => \loc_counter_addr_reg[1]_i_2_n_0\
    );
\loc_counter_addr_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00820000"
    )
        port map (
      I0 => \loc_counter_addr_reg[4]_i_2_n_0\,
      I1 => int_ram_scle_b_axil_araddr(3),
      I2 => \loc_counter_addr_reg[4]_i_3_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \loc_counter_addr_reg[2]_i_1_n_0\
    );
\loc_counter_addr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000828800000000"
    )
        port map (
      I0 => \loc_counter_addr_reg[4]_i_2_n_0\,
      I1 => \loc_counter_addr_reg_reg_n_0_[3]\,
      I2 => \loc_counter_addr_reg[4]_i_3_n_0\,
      I3 => int_ram_scle_b_axil_araddr(3),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \loc_counter_addr_reg[3]_i_1_n_0\
    );
\loc_counter_addr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088288888"
    )
        port map (
      I0 => \loc_counter_addr_reg[4]_i_2_n_0\,
      I1 => \loc_counter_addr_reg_reg_n_0_[4]\,
      I2 => int_ram_scle_b_axil_araddr(3),
      I3 => \loc_counter_addr_reg[4]_i_3_n_0\,
      I4 => \loc_counter_addr_reg_reg_n_0_[3]\,
      I5 => \loc_counter_addr_reg[4]_i_4__0_n_0\,
      O => \loc_counter_addr_reg[4]_i_1_n_0\
    );
\loc_counter_addr_reg[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => loc_fsm_state(1),
      I1 => loc_fsm_state(0),
      I2 => fsm_rst,
      I3 => int_ram_scle_b_axil_arready,
      O => \loc_counter_addr_reg[4]_i_10_n_0\
    );
\loc_counter_addr_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5955A6AA"
    )
        port map (
      I0 => \loc_counter_addr_reg_reg_n_0_[4]\,
      I1 => int_ram_scle_b_axil_araddr(3),
      I2 => \loc_counter_addr_reg[4]_i_3_n_0\,
      I3 => \loc_counter_addr_reg_reg_n_0_[3]\,
      I4 => temp_m_axis_tlast_reg_reg(4),
      I5 => \loc_counter_addr_reg[4]_i_5_n_0\,
      O => \loc_counter_addr_reg[4]_i_2_n_0\
    );
\loc_counter_addr_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => int_ram_scle_b_axil_araddr(1),
      I1 => loc_fsm_state(1),
      I2 => loc_fsm_state(0),
      I3 => fsm_rst,
      I4 => int_ram_scle_b_axil_arready,
      I5 => int_ram_scle_b_axil_araddr(2),
      O => \loc_counter_addr_reg[4]_i_3_n_0\
    );
\loc_counter_addr_reg[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \loc_counter_addr_reg[4]_i_4__0_n_0\
    );
\loc_counter_addr_reg[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFFFBA"
    )
        port map (
      I0 => \loc_counter_addr_reg[4]_i_6_n_0\,
      I1 => \loc_counter_addr_reg[4]_i_7_n_0\,
      I2 => temp_m_axis_tlast_reg_reg(5),
      I3 => \loc_counter_addr_reg[4]_i_8_n_0\,
      I4 => temp_m_axis_tlast_reg_reg(3),
      I5 => \loc_counter_addr_reg[4]_i_9_n_0\,
      O => \loc_counter_addr_reg[4]_i_5_n_0\
    );
\loc_counter_addr_reg[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6FF9F66F"
    )
        port map (
      I0 => int_ram_scle_b_axil_araddr(2),
      I1 => temp_m_axis_tlast_reg_reg(1),
      I2 => temp_m_axis_tlast_reg_reg(0),
      I3 => \loc_counter_addr_reg[4]_i_10_n_0\,
      I4 => int_ram_scle_b_axil_araddr(1),
      I5 => \loc_counter_addr_reg[0]_i_2_n_0\,
      O => \loc_counter_addr_reg[4]_i_6_n_0\
    );
\loc_counter_addr_reg[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \loc_counter_addr_reg_reg_n_0_[4]\,
      I1 => int_ram_scle_b_axil_araddr(3),
      I2 => \loc_counter_addr_reg[4]_i_3_n_0\,
      I3 => \loc_counter_addr_reg_reg_n_0_[3]\,
      O => \loc_counter_addr_reg[4]_i_7_n_0\
    );
\loc_counter_addr_reg[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \loc_counter_addr_reg_reg_n_0_[3]\,
      I1 => \loc_counter_addr_reg[4]_i_3_n_0\,
      I2 => int_ram_scle_b_axil_araddr(3),
      O => \loc_counter_addr_reg[4]_i_8_n_0\
    );
\loc_counter_addr_reg[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF00FF0040FF"
    )
        port map (
      I0 => temp_m_axis_tlast_reg_reg(5),
      I1 => \loc_counter_addr_reg_reg_n_0_[4]\,
      I2 => \loc_counter_addr_reg_reg_n_0_[3]\,
      I3 => int_ram_scle_b_axil_araddr(3),
      I4 => \loc_counter_addr_reg[4]_i_3_n_0\,
      I5 => temp_m_axis_tlast_reg_reg(2),
      O => \loc_counter_addr_reg[4]_i_9_n_0\
    );
\loc_counter_addr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \loc_counter_addr_reg[0]_i_1__0_n_0\,
      Q => int_ram_scle_b_axil_araddr(1),
      R => fsm_rst
    );
\loc_counter_addr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \loc_counter_addr_reg[1]_i_1_n_0\,
      Q => int_ram_scle_b_axil_araddr(2),
      R => fsm_rst
    );
\loc_counter_addr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \loc_counter_addr_reg[2]_i_1_n_0\,
      Q => int_ram_scle_b_axil_araddr(3),
      R => fsm_rst
    );
\loc_counter_addr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \loc_counter_addr_reg[3]_i_1_n_0\,
      Q => \loc_counter_addr_reg_reg_n_0_[3]\,
      R => fsm_rst
    );
\loc_counter_addr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \loc_counter_addr_reg[4]_i_1_n_0\,
      Q => \loc_counter_addr_reg_reg_n_0_[4]\,
      R => fsm_rst
    );
\loc_counter_data_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loc_counter_data_reg_reg_n_0_[0]\,
      I1 => \^scle_size_reg_reg[4]\,
      O => \loc_counter_data_reg[0]_i_1_n_0\
    );
\loc_counter_data_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \loc_counter_data_reg_reg_n_0_[1]\,
      I1 => \loc_counter_data_reg_reg_n_0_[0]\,
      I2 => \^scle_size_reg_reg[4]\,
      O => \loc_counter_data_reg[1]_i_1_n_0\
    );
\loc_counter_data_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \loc_counter_data_reg_reg_n_0_[0]\,
      I1 => \loc_counter_data_reg_reg_n_0_[1]\,
      I2 => \loc_counter_data_reg_reg_n_0_[2]\,
      I3 => \^scle_size_reg_reg[4]\,
      O => \loc_counter_data_reg[2]_i_1_n_0\
    );
\loc_counter_data_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \loc_counter_data_reg_reg_n_0_[2]\,
      I1 => \loc_counter_data_reg_reg_n_0_[1]\,
      I2 => \loc_counter_data_reg_reg_n_0_[0]\,
      I3 => \loc_counter_data_reg_reg_n_0_[3]\,
      I4 => \^scle_size_reg_reg[4]\,
      O => \loc_counter_data_reg[3]_i_1_n_0\
    );
\loc_counter_data_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \loc_counter_data_reg_reg_n_0_[3]\,
      I1 => \loc_counter_data_reg_reg_n_0_[0]\,
      I2 => \loc_counter_data_reg_reg_n_0_[1]\,
      I3 => \loc_counter_data_reg_reg_n_0_[2]\,
      I4 => \loc_counter_data_reg_reg_n_0_[4]\,
      I5 => \^scle_size_reg_reg[4]\,
      O => \loc_counter_data_reg[4]_i_2_n_0\
    );
\loc_counter_data_reg[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => loc_axis_register_inst_n_5,
      I1 => \^q\(0),
      O => \^scle_size_reg_reg[4]\
    );
\loc_counter_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => axil_fifo_rd_inst_n_4,
      D => \loc_counter_data_reg[0]_i_1_n_0\,
      Q => \loc_counter_data_reg_reg_n_0_[0]\,
      R => fsm_rst
    );
\loc_counter_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => axil_fifo_rd_inst_n_4,
      D => \loc_counter_data_reg[1]_i_1_n_0\,
      Q => \loc_counter_data_reg_reg_n_0_[1]\,
      R => fsm_rst
    );
\loc_counter_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => axil_fifo_rd_inst_n_4,
      D => \loc_counter_data_reg[2]_i_1_n_0\,
      Q => \loc_counter_data_reg_reg_n_0_[2]\,
      R => fsm_rst
    );
\loc_counter_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => axil_fifo_rd_inst_n_4,
      D => \loc_counter_data_reg[3]_i_1_n_0\,
      Q => \loc_counter_data_reg_reg_n_0_[3]\,
      R => fsm_rst
    );
\loc_counter_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => axil_fifo_rd_inst_n_4,
      D => \loc_counter_data_reg[4]_i_2_n_0\,
      Q => \loc_counter_data_reg_reg_n_0_[4]\,
      R => fsm_rst
    );
\loc_fsm_state_next_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => fsm_rst,
      D => \loc_fsm_state_next_reg[0]_i_1_n_0\,
      G => \loc_fsm_state_next_reg[1]_i_2_n_0\,
      GE => '1',
      Q => \^q\(0)
    );
\loc_fsm_state_next_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222222232"
    )
        port map (
      I0 => loc_fsm_state(0),
      I1 => loc_fsm_state(1),
      I2 => \loc_fsm_state_reg[0]_0\(0),
      I3 => \loc_fsm_state_reg[0]_0\(1),
      I4 => \loc_fsm_state_reg[0]_0\(2),
      I5 => \loc_fsm_state_next_reg[0]_i_2__0_n_0\,
      O => \loc_fsm_state_next_reg[0]_i_1_n_0\
    );
\loc_fsm_state_next_reg[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => temp_m_axis_tlast_reg_reg(5),
      I1 => temp_m_axis_tlast_reg_reg(3),
      I2 => temp_m_axis_tlast_reg_reg(0),
      I3 => temp_m_axis_tlast_reg_reg(4),
      I4 => temp_m_axis_tlast_reg_reg(1),
      I5 => temp_m_axis_tlast_reg_reg(2),
      O => \loc_fsm_state_next_reg[0]_i_2__0_n_0\
    );
\loc_fsm_state_next_reg[1]\: unisim.vcomponents.LDCP
     port map (
      CLR => fsm_rst,
      D => \loc_fsm_state_next_reg[1]_i_1_n_0\,
      G => \loc_fsm_state_next_reg[1]_i_2_n_0\,
      PRE => '0',
      Q => \^q\(1)
    );
\loc_fsm_state_next_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA2AA"
    )
        port map (
      I0 => \loc_fsm_state_next_reg[1]_i_3_n_0\,
      I1 => loc_fsm_state(1),
      I2 => loc_fsm_state(0),
      I3 => \loc_fsm_state_reg[0]_0\(2),
      I4 => \loc_fsm_state_reg[0]_0\(1),
      I5 => \loc_fsm_state_reg[0]_0\(0),
      O => \loc_fsm_state_next_reg[1]_i_1_n_0\
    );
\loc_fsm_state_next_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FFFFFF"
    )
        port map (
      I0 => \loc_fsm_state_reg[0]_0\(2),
      I1 => \loc_fsm_state_reg[0]_0\(0),
      I2 => \loc_fsm_state_reg[0]_0\(1),
      I3 => loc_fsm_state(0),
      I4 => loc_fsm_state(1),
      O => \loc_fsm_state_next_reg[1]_i_2_n_0\
    );
\loc_fsm_state_next_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111FFFF111111F1"
    )
        port map (
      I0 => \loc_counter_addr_reg[4]_i_2_n_0\,
      I1 => addr_inter_counter_reg,
      I2 => \loc_fsm_state_next_reg[0]_i_2__0_n_0\,
      I3 => \loc_fsm_state_next_reg[1]_i_1_0\,
      I4 => loc_fsm_state(0),
      I5 => loc_fsm_state(1),
      O => \loc_fsm_state_next_reg[1]_i_3_n_0\
    );
\loc_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \^q\(0),
      Q => loc_fsm_state(0),
      R => fsm_rst
    );
\loc_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \^q\(1),
      Q => loc_fsm_state(1),
      R => fsm_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MCULocalAxilFSM__parameterized0\ is
  port (
    s_axis_tready_reg_reg : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg_1 : out STD_LOGIC;
    mem_read_data_valid_reg_reg : out STD_LOGIC;
    s_axi_rvalid_reg_reg : out STD_LOGIC;
    \data_inter_counter_reg_reg[0]_0\ : out STD_LOGIC;
    error_reg_reg_0 : out STD_LOGIC;
    m_axis_tvalid_reg_reg : out STD_LOGIC;
    s_axil_b_arready_reg_reg : out STD_LOGIC;
    s_axil_b_rvalid_pipe_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \grid_size_reg_reg[5]\ : out STD_LOGIC;
    \wr_ptr_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axil_b_rvalid_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \grid_size_reg_reg[4]\ : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_aclk : in STD_LOGIC;
    fsm_rst : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg : in STD_LOGIC;
    mem_read_data_valid_reg_reg_0 : in STD_LOGIC;
    s_axi_rvalid_reg_reg_0 : in STD_LOGIC;
    \data_inter_counter_reg_reg[0]_1\ : in STD_LOGIC;
    error_reg_reg_1 : in STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    int_ram_grid_b_axil_arready : in STD_LOGIC;
    int_ram_grid_b_axil_rvalid : in STD_LOGIC;
    s_axil_b_rvalid_reg : in STD_LOGIC;
    \intra_counter_reg_reg[8]_0\ : in STD_LOGIC;
    temp_m_axis_tlast_reg_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \loc_fsm_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \loc_fsm_state_next_reg[1]_i_1__0_0\ : in STD_LOGIC;
    \glo_fsm_state_reg[2]\ : in STD_LOGIC;
    error_reg : in STD_LOGIC;
    forward_reg_next_carry_i_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \mem_read_data_reg_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MCULocalAxilFSM__parameterized0\ : entity is "MCULocalAxilFSM";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MCULocalAxilFSM__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MCULocalAxilFSM__parameterized0\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr_inter_counter_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \addr_inter_counter_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal axil_fifo_rd_inst_n_10 : STD_LOGIC;
  signal axil_fifo_rd_inst_n_11 : STD_LOGIC;
  signal axil_fifo_rd_inst_n_12 : STD_LOGIC;
  signal axil_fifo_rd_inst_n_13 : STD_LOGIC;
  signal axil_fifo_rd_inst_n_4 : STD_LOGIC;
  signal \^data_inter_counter_reg_reg[0]_0\ : STD_LOGIC;
  signal \^error_reg_reg_0\ : STD_LOGIC;
  signal forward_reg_next_carry_n_2 : STD_LOGIC;
  signal forward_reg_next_carry_n_3 : STD_LOGIC;
  signal \^grid_size_reg_reg[4]\ : STD_LOGIC;
  signal \^grid_size_reg_reg[5]\ : STD_LOGIC;
  signal int_ram_grid_b_axil_araddr : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \intra_counter_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \intra_counter_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \intra_counter_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \intra_counter_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \intra_counter_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \intra_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal intra_counter_reg_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal loc_axis_register_inst_n_12 : STD_LOGIC;
  signal loc_axis_register_inst_n_13 : STD_LOGIC;
  signal loc_axis_register_inst_n_14 : STD_LOGIC;
  signal loc_axis_register_inst_n_15 : STD_LOGIC;
  signal loc_axis_register_inst_n_16 : STD_LOGIC;
  signal loc_axis_register_inst_n_17 : STD_LOGIC;
  signal loc_axis_register_inst_n_18 : STD_LOGIC;
  signal loc_axis_register_inst_n_4 : STD_LOGIC;
  signal loc_axis_register_inst_n_5 : STD_LOGIC;
  signal \loc_counter_addr_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \loc_counter_addr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \loc_counter_addr_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \loc_counter_data_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \loc_counter_data_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \loc_counter_data_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \loc_counter_data_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \loc_counter_data_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \loc_counter_data_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \loc_counter_data_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \loc_counter_data_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \loc_counter_data_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \loc_counter_data_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal loc_fsm_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \loc_fsm_state_next_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \loc_fsm_state_next_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \loc_fsm_state_next_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \loc_fsm_state_next_reg[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \^s_axi_rvalid_reg_reg\ : STD_LOGIC;
  signal \^s_axis_tready_reg_reg\ : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_forward_reg_next_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_forward_reg_next_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_inter_counter_reg[0]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \intra_counter_reg[1]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \intra_counter_reg[2]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \intra_counter_reg[7]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \intra_counter_reg[8]_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \loc_counter_addr_reg[0]_i_2__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \loc_counter_addr_reg[1]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \loc_counter_addr_reg[2]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \loc_counter_addr_reg[4]_i_2__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \loc_counter_data_reg[0]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \loc_counter_data_reg[1]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \loc_counter_data_reg[2]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \loc_counter_data_reg[3]_i_1__0\ : label is "soft_lutpair212";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \loc_fsm_state_next_reg[0]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \loc_fsm_state_next_reg[0]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \loc_fsm_state_next_reg[1]_i_2__0\ : label is "soft_lutpair214";
begin
  CO(0) <= \^co\(0);
  E(0) <= \^e\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \data_inter_counter_reg_reg[0]_0\ <= \^data_inter_counter_reg_reg[0]_0\;
  error_reg_reg_0 <= \^error_reg_reg_0\;
  \grid_size_reg_reg[4]\ <= \^grid_size_reg_reg[4]\;
  \grid_size_reg_reg[5]\ <= \^grid_size_reg_reg[5]\;
  s_axi_rvalid_reg_reg <= \^s_axi_rvalid_reg_reg\;
  s_axis_tready_reg_reg <= \^s_axis_tready_reg_reg\;
  s_axis_tready_reg_reg_0(0) <= \^s_axis_tready_reg_reg_0\(0);
\addr_inter_counter_reg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \loc_counter_addr_reg[4]_i_4_n_0\,
      I1 => \addr_inter_counter_reg_reg_n_0_[0]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \addr_inter_counter_reg[0]_i_1__0_n_0\
    );
\addr_inter_counter_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \addr_inter_counter_reg[0]_i_1__0_n_0\,
      Q => \addr_inter_counter_reg_reg_n_0_[0]\,
      R => fsm_rst
    );
axil_fifo_rd_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axil_fifo_rd_3
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      E(0) => axil_fifo_rd_inst_n_4,
      Q(1 downto 0) => loc_fsm_state(1 downto 0),
      fsm_rst => fsm_rst,
      int_ram_grid_b_axil_arready => int_ram_grid_b_axil_arready,
      int_ram_grid_b_axil_rvalid => int_ram_grid_b_axil_rvalid,
      \loc_counter_data_reg_reg[4]\ => \^s_axis_tready_reg_reg\,
      \loc_counter_data_reg_reg[4]_0\(0) => \^q\(0),
      \mem_read_data_reg_reg[13]\(3 downto 0) => \mem_read_data_reg_reg[13]\(3 downto 0),
      mem_read_data_valid_reg_reg => mem_read_data_valid_reg_reg,
      mem_read_data_valid_reg_reg_0 => mem_read_data_valid_reg_reg_0,
      ram_reg(2 downto 0) => int_ram_grid_b_axil_araddr(3 downto 1),
      \rd_ptr_reg_reg[1]\(1 downto 0) => \rd_ptr_reg_reg[1]\(1 downto 0),
      \s_axi_r_reg_reg[15]\(3) => axil_fifo_rd_inst_n_10,
      \s_axi_r_reg_reg[15]\(2) => axil_fifo_rd_inst_n_11,
      \s_axi_r_reg_reg[15]\(1) => axil_fifo_rd_inst_n_12,
      \s_axi_r_reg_reg[15]\(0) => axil_fifo_rd_inst_n_13,
      \s_axi_r_reg_reg[15]_0\ => \^s_axis_tready_reg_reg_0\(0),
      s_axi_rvalid_reg_reg => \^s_axi_rvalid_reg_reg\,
      s_axi_rvalid_reg_reg_0 => s_axi_rvalid_reg_reg_0,
      s_axil_b_arready_reg_reg => s_axil_b_arready_reg_reg,
      s_axil_b_rvalid_pipe_reg_reg(0) => s_axil_b_rvalid_pipe_reg_reg(0),
      s_axil_b_rvalid_reg => s_axil_b_rvalid_reg,
      s_axil_b_rvalid_reg_reg => s_axil_b_rvalid_reg_reg,
      s_axil_scle_aclk => s_axil_scle_aclk,
      \wr_ptr_reg_reg[1]\(1 downto 0) => \wr_ptr_reg_reg[1]\(1 downto 0)
    );
\data_inter_counter_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \data_inter_counter_reg_reg[0]_1\,
      Q => \^data_inter_counter_reg_reg[0]_0\,
      R => fsm_rst
    );
error_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => error_reg_reg_1,
      Q => \^error_reg_reg_0\,
      R => '0'
    );
forward_reg_next_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_forward_reg_next_carry_CO_UNCONNECTED(3),
      CO(2) => \^co\(0),
      CO(1) => forward_reg_next_carry_n_2,
      CO(0) => forward_reg_next_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_forward_reg_next_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => loc_axis_register_inst_n_12,
      S(1) => loc_axis_register_inst_n_13,
      S(0) => loc_axis_register_inst_n_14
    );
\glo_fsm_state_next_reg[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^error_reg_reg_0\,
      I1 => \glo_fsm_state_reg[2]\,
      I2 => error_reg,
      O => AS(0)
    );
\intra_counter_reg[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => intra_counter_reg_reg(0),
      O => \intra_counter_reg[0]_i_1__1_n_0\
    );
\intra_counter_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => intra_counter_reg_reg(0),
      I1 => intra_counter_reg_reg(1),
      O => \intra_counter_reg[1]_i_1_n_0\
    );
\intra_counter_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => intra_counter_reg_reg(2),
      I1 => intra_counter_reg_reg(1),
      I2 => intra_counter_reg_reg(0),
      O => \intra_counter_reg[2]_i_1_n_0\
    );
\intra_counter_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => intra_counter_reg_reg(6),
      I1 => loc_axis_register_inst_n_18,
      O => \intra_counter_reg[6]_i_1_n_0\
    );
\intra_counter_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => intra_counter_reg_reg(7),
      I1 => loc_axis_register_inst_n_18,
      I2 => intra_counter_reg_reg(6),
      O => \intra_counter_reg[7]_i_1_n_0\
    );
\intra_counter_reg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => intra_counter_reg_reg(8),
      I1 => intra_counter_reg_reg(6),
      I2 => loc_axis_register_inst_n_18,
      I3 => intra_counter_reg_reg(7),
      O => \intra_counter_reg[8]_i_2_n_0\
    );
\intra_counter_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \^e\(0),
      D => \intra_counter_reg[0]_i_1__1_n_0\,
      Q => intra_counter_reg_reg(0),
      R => loc_axis_register_inst_n_4
    );
\intra_counter_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \^e\(0),
      D => \intra_counter_reg[1]_i_1_n_0\,
      Q => intra_counter_reg_reg(1),
      R => loc_axis_register_inst_n_4
    );
\intra_counter_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \^e\(0),
      D => \intra_counter_reg[2]_i_1_n_0\,
      Q => intra_counter_reg_reg(2),
      R => loc_axis_register_inst_n_4
    );
\intra_counter_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \^e\(0),
      D => loc_axis_register_inst_n_17,
      Q => intra_counter_reg_reg(3),
      R => loc_axis_register_inst_n_4
    );
\intra_counter_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \^e\(0),
      D => loc_axis_register_inst_n_16,
      Q => intra_counter_reg_reg(4),
      R => loc_axis_register_inst_n_4
    );
\intra_counter_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \^e\(0),
      D => loc_axis_register_inst_n_15,
      Q => intra_counter_reg_reg(5),
      R => loc_axis_register_inst_n_4
    );
\intra_counter_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \^e\(0),
      D => \intra_counter_reg[6]_i_1_n_0\,
      Q => intra_counter_reg_reg(6),
      R => loc_axis_register_inst_n_4
    );
\intra_counter_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \^e\(0),
      D => \intra_counter_reg[7]_i_1_n_0\,
      Q => intra_counter_reg_reg(7),
      R => loc_axis_register_inst_n_4
    );
\intra_counter_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \^e\(0),
      D => \intra_counter_reg[8]_i_2_n_0\,
      Q => intra_counter_reg_reg(8),
      R => loc_axis_register_inst_n_4
    );
loc_axis_register_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_register_4
     port map (
      CO(0) => \^co\(0),
      D(3) => axil_fifo_rd_inst_n_10,
      D(2) => axil_fifo_rd_inst_n_11,
      D(1) => axil_fifo_rd_inst_n_12,
      D(0) => axil_fifo_rd_inst_n_13,
      E(0) => \^e\(0),
      Q(4) => \loc_counter_data_reg_reg_n_0_[4]\,
      Q(3) => \loc_counter_data_reg_reg_n_0_[3]\,
      Q(2) => \loc_counter_data_reg_reg_n_0_[2]\,
      Q(1) => \loc_counter_data_reg_reg_n_0_[1]\,
      Q(0) => \loc_counter_data_reg_reg_n_0_[0]\,
      S(2) => loc_axis_register_inst_n_12,
      S(1) => loc_axis_register_inst_n_13,
      S(0) => loc_axis_register_inst_n_14,
      SR(0) => loc_axis_register_inst_n_4,
      forward_reg_next_carry_i_1_0(8 downto 0) => forward_reg_next_carry_i_1(8 downto 0),
      forward_reg_next_carry_i_1_1(8 downto 0) => intra_counter_reg_reg(8 downto 0),
      fsm_rst => fsm_rst,
      \grid_size_reg_reg[5]\ => loc_axis_register_inst_n_5,
      \intra_counter_reg_reg[5]\(2) => loc_axis_register_inst_n_15,
      \intra_counter_reg_reg[5]\(1) => loc_axis_register_inst_n_16,
      \intra_counter_reg_reg[5]\(0) => loc_axis_register_inst_n_17,
      \intra_counter_reg_reg[5]_0\ => loc_axis_register_inst_n_18,
      \intra_counter_reg_reg[8]\ => \intra_counter_reg_reg[8]_0\,
      m_axis_tlast_reg_reg_0(4 downto 0) => D(4 downto 0),
      m_axis_tvalid_reg_reg_0 => m_axis_tvalid_reg_reg,
      m_axis_tvalid_reg_reg_1 => m_axis_tvalid_reg_reg_0,
      s_axil_scle_aclk => s_axil_scle_aclk,
      s_axis_tready_reg_reg_0 => \^s_axis_tready_reg_reg\,
      s_axis_tready_reg_reg_1(0) => \^s_axis_tready_reg_reg_0\(0),
      s_axis_tready_reg_reg_2 => \^s_axi_rvalid_reg_reg\,
      temp_m_axis_tlast_reg_reg_0 => \^data_inter_counter_reg_reg[0]_0\,
      temp_m_axis_tlast_reg_reg_1(5 downto 0) => temp_m_axis_tlast_reg_reg(5 downto 0),
      temp_m_axis_tvalid_reg_1 => temp_m_axis_tvalid_reg_1,
      temp_m_axis_tvalid_reg_reg_0 => temp_m_axis_tvalid_reg_reg
    );
\loc_counter_addr_reg[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004144"
    )
        port map (
      I0 => \loc_counter_addr_reg[4]_i_2__0_n_0\,
      I1 => int_ram_grid_b_axil_araddr(1),
      I2 => \loc_counter_addr_reg[0]_i_2__0_n_0\,
      I3 => int_ram_grid_b_axil_arready,
      I4 => \loc_counter_addr_reg[4]_i_4_n_0\,
      O => \loc_counter_addr_reg[0]_i_1__1_n_0\
    );
\loc_counter_addr_reg[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => loc_fsm_state(1),
      I1 => loc_fsm_state(0),
      O => \loc_counter_addr_reg[0]_i_2__0_n_0\
    );
\loc_counter_addr_reg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \loc_counter_addr_reg[1]_i_2__0_n_0\,
      I3 => \loc_counter_addr_reg[4]_i_4_n_0\,
      O => \loc_counter_addr_reg[1]_i_1__0_n_0\
    );
\loc_counter_addr_reg[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AAAAAAAAAA"
    )
        port map (
      I0 => int_ram_grid_b_axil_araddr(2),
      I1 => int_ram_grid_b_axil_arready,
      I2 => loc_fsm_state(1),
      I3 => loc_fsm_state(0),
      I4 => fsm_rst,
      I5 => int_ram_grid_b_axil_araddr(1),
      O => \loc_counter_addr_reg[1]_i_2__0_n_0\
    );
\loc_counter_addr_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000440"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => int_ram_grid_b_axil_araddr(3),
      I3 => \loc_counter_addr_reg[4]_i_3__0_n_0\,
      I4 => \loc_counter_addr_reg[4]_i_4_n_0\,
      O => \loc_counter_addr_reg[2]_i_1__0_n_0\
    );
\loc_counter_addr_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004404040"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \loc_counter_addr_reg_reg_n_0_[3]\,
      I3 => \loc_counter_addr_reg[4]_i_3__0_n_0\,
      I4 => int_ram_grid_b_axil_araddr(3),
      I5 => \loc_counter_addr_reg[4]_i_4_n_0\,
      O => \loc_counter_addr_reg[3]_i_1__0_n_0\
    );
\loc_counter_addr_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000014444444"
    )
        port map (
      I0 => \loc_counter_addr_reg[4]_i_2__0_n_0\,
      I1 => \loc_counter_addr_reg_reg_n_0_[4]\,
      I2 => int_ram_grid_b_axil_araddr(3),
      I3 => \loc_counter_addr_reg[4]_i_3__0_n_0\,
      I4 => \loc_counter_addr_reg_reg_n_0_[3]\,
      I5 => \loc_counter_addr_reg[4]_i_4_n_0\,
      O => \loc_counter_addr_reg[4]_i_1__0_n_0\
    );
\loc_counter_addr_reg[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \loc_counter_addr_reg[4]_i_2__0_n_0\
    );
\loc_counter_addr_reg[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => int_ram_grid_b_axil_araddr(2),
      I1 => int_ram_grid_b_axil_arready,
      I2 => loc_fsm_state(1),
      I3 => loc_fsm_state(0),
      I4 => fsm_rst,
      I5 => int_ram_grid_b_axil_araddr(1),
      O => \loc_counter_addr_reg[4]_i_3__0_n_0\
    );
\loc_counter_addr_reg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000008888222"
    )
        port map (
      I0 => \loc_counter_addr_reg[4]_i_5__0_n_0\,
      I1 => temp_m_axis_tlast_reg_reg(4),
      I2 => \loc_counter_addr_reg_reg_n_0_[3]\,
      I3 => \loc_counter_addr_reg[4]_i_6__0_n_0\,
      I4 => \loc_counter_addr_reg_reg_n_0_[4]\,
      I5 => temp_m_axis_tlast_reg_reg(5),
      O => \loc_counter_addr_reg[4]_i_4_n_0\
    );
\loc_counter_addr_reg[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0140401010040401"
    )
        port map (
      I0 => \loc_counter_addr_reg[4]_i_7__0_n_0\,
      I1 => temp_m_axis_tlast_reg_reg(2),
      I2 => \loc_counter_addr_reg_reg_n_0_[3]\,
      I3 => \loc_counter_addr_reg[4]_i_3__0_n_0\,
      I4 => int_ram_grid_b_axil_araddr(3),
      I5 => temp_m_axis_tlast_reg_reg(3),
      O => \loc_counter_addr_reg[4]_i_5__0_n_0\
    );
\loc_counter_addr_reg[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => int_ram_grid_b_axil_araddr(3),
      I1 => int_ram_grid_b_axil_araddr(1),
      I2 => fsm_rst,
      I3 => \loc_counter_addr_reg[0]_i_2__0_n_0\,
      I4 => int_ram_grid_b_axil_arready,
      I5 => int_ram_grid_b_axil_araddr(2),
      O => \loc_counter_addr_reg[4]_i_6__0_n_0\
    );
\loc_counter_addr_reg[4]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDFDFEFEFFDFDFE"
    )
        port map (
      I0 => temp_m_axis_tlast_reg_reg(0),
      I1 => \loc_counter_addr_reg[0]_i_2__0_n_0\,
      I2 => int_ram_grid_b_axil_araddr(2),
      I3 => \loc_counter_addr_reg[4]_i_8__0_n_0\,
      I4 => int_ram_grid_b_axil_araddr(1),
      I5 => temp_m_axis_tlast_reg_reg(1),
      O => \loc_counter_addr_reg[4]_i_7__0_n_0\
    );
\loc_counter_addr_reg[4]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => int_ram_grid_b_axil_arready,
      I1 => loc_fsm_state(1),
      I2 => loc_fsm_state(0),
      I3 => fsm_rst,
      O => \loc_counter_addr_reg[4]_i_8__0_n_0\
    );
\loc_counter_addr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \loc_counter_addr_reg[0]_i_1__1_n_0\,
      Q => int_ram_grid_b_axil_araddr(1),
      R => fsm_rst
    );
\loc_counter_addr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \loc_counter_addr_reg[1]_i_1__0_n_0\,
      Q => int_ram_grid_b_axil_araddr(2),
      R => fsm_rst
    );
\loc_counter_addr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \loc_counter_addr_reg[2]_i_1__0_n_0\,
      Q => int_ram_grid_b_axil_araddr(3),
      R => fsm_rst
    );
\loc_counter_addr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \loc_counter_addr_reg[3]_i_1__0_n_0\,
      Q => \loc_counter_addr_reg_reg_n_0_[3]\,
      R => fsm_rst
    );
\loc_counter_addr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \loc_counter_addr_reg[4]_i_1__0_n_0\,
      Q => \loc_counter_addr_reg_reg_n_0_[4]\,
      R => fsm_rst
    );
\loc_counter_data_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \loc_counter_data_reg_reg_n_0_[0]\,
      I1 => \^grid_size_reg_reg[5]\,
      O => \loc_counter_data_reg[0]_i_1__0_n_0\
    );
\loc_counter_data_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \loc_counter_data_reg_reg_n_0_[1]\,
      I1 => \loc_counter_data_reg_reg_n_0_[0]\,
      I2 => \^grid_size_reg_reg[5]\,
      O => \loc_counter_data_reg[1]_i_1__0_n_0\
    );
\loc_counter_data_reg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \loc_counter_data_reg_reg_n_0_[0]\,
      I1 => \loc_counter_data_reg_reg_n_0_[1]\,
      I2 => \loc_counter_data_reg_reg_n_0_[2]\,
      I3 => \^grid_size_reg_reg[5]\,
      O => \loc_counter_data_reg[2]_i_1__0_n_0\
    );
\loc_counter_data_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \loc_counter_data_reg_reg_n_0_[2]\,
      I1 => \loc_counter_data_reg_reg_n_0_[1]\,
      I2 => \loc_counter_data_reg_reg_n_0_[0]\,
      I3 => \loc_counter_data_reg_reg_n_0_[3]\,
      I4 => \^grid_size_reg_reg[5]\,
      O => \loc_counter_data_reg[3]_i_1__0_n_0\
    );
\loc_counter_data_reg[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \loc_counter_data_reg_reg_n_0_[3]\,
      I1 => \loc_counter_data_reg_reg_n_0_[0]\,
      I2 => \loc_counter_data_reg_reg_n_0_[1]\,
      I3 => \loc_counter_data_reg_reg_n_0_[2]\,
      I4 => \loc_counter_data_reg_reg_n_0_[4]\,
      I5 => \^grid_size_reg_reg[5]\,
      O => \loc_counter_data_reg[4]_i_2__0_n_0\
    );
\loc_counter_data_reg[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => loc_axis_register_inst_n_5,
      I1 => \^q\(0),
      O => \^grid_size_reg_reg[5]\
    );
\loc_counter_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => axil_fifo_rd_inst_n_4,
      D => \loc_counter_data_reg[0]_i_1__0_n_0\,
      Q => \loc_counter_data_reg_reg_n_0_[0]\,
      R => fsm_rst
    );
\loc_counter_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => axil_fifo_rd_inst_n_4,
      D => \loc_counter_data_reg[1]_i_1__0_n_0\,
      Q => \loc_counter_data_reg_reg_n_0_[1]\,
      R => fsm_rst
    );
\loc_counter_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => axil_fifo_rd_inst_n_4,
      D => \loc_counter_data_reg[2]_i_1__0_n_0\,
      Q => \loc_counter_data_reg_reg_n_0_[2]\,
      R => fsm_rst
    );
\loc_counter_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => axil_fifo_rd_inst_n_4,
      D => \loc_counter_data_reg[3]_i_1__0_n_0\,
      Q => \loc_counter_data_reg_reg_n_0_[3]\,
      R => fsm_rst
    );
\loc_counter_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => axil_fifo_rd_inst_n_4,
      D => \loc_counter_data_reg[4]_i_2__0_n_0\,
      Q => \loc_counter_data_reg_reg_n_0_[4]\,
      R => fsm_rst
    );
\loc_fsm_state_next_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => fsm_rst,
      D => \loc_fsm_state_next_reg[0]_i_1__0_n_0\,
      G => \loc_fsm_state_next_reg[1]_i_2__0_n_0\,
      GE => '1',
      Q => \^q\(0)
    );
\loc_fsm_state_next_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222222232"
    )
        port map (
      I0 => loc_fsm_state(0),
      I1 => loc_fsm_state(1),
      I2 => \loc_fsm_state_reg[0]_0\(0),
      I3 => \loc_fsm_state_reg[0]_0\(1),
      I4 => \loc_fsm_state_reg[0]_0\(2),
      I5 => \^grid_size_reg_reg[4]\,
      O => \loc_fsm_state_next_reg[0]_i_1__0_n_0\
    );
\loc_fsm_state_next_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => temp_m_axis_tlast_reg_reg(4),
      I1 => temp_m_axis_tlast_reg_reg(5),
      I2 => temp_m_axis_tlast_reg_reg(0),
      I3 => temp_m_axis_tlast_reg_reg(1),
      I4 => temp_m_axis_tlast_reg_reg(2),
      I5 => temp_m_axis_tlast_reg_reg(3),
      O => \^grid_size_reg_reg[4]\
    );
\loc_fsm_state_next_reg[1]\: unisim.vcomponents.LDCP
     port map (
      CLR => fsm_rst,
      D => \loc_fsm_state_next_reg[1]_i_1__0_n_0\,
      G => \loc_fsm_state_next_reg[1]_i_2__0_n_0\,
      PRE => '0',
      Q => \^q\(1)
    );
\loc_fsm_state_next_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA2AA"
    )
        port map (
      I0 => \loc_fsm_state_next_reg[1]_i_3__0_n_0\,
      I1 => loc_fsm_state(1),
      I2 => loc_fsm_state(0),
      I3 => \loc_fsm_state_reg[0]_0\(2),
      I4 => \loc_fsm_state_reg[0]_0\(1),
      I5 => \loc_fsm_state_reg[0]_0\(0),
      O => \loc_fsm_state_next_reg[1]_i_1__0_n_0\
    );
\loc_fsm_state_next_reg[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FFFFFF"
    )
        port map (
      I0 => \loc_fsm_state_reg[0]_0\(2),
      I1 => \loc_fsm_state_reg[0]_0\(0),
      I2 => \loc_fsm_state_reg[0]_0\(1),
      I3 => loc_fsm_state(0),
      I4 => loc_fsm_state(1),
      O => \loc_fsm_state_next_reg[1]_i_2__0_n_0\
    );
\loc_fsm_state_next_reg[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFFF444444F4"
    )
        port map (
      I0 => \addr_inter_counter_reg_reg_n_0_[0]\,
      I1 => \loc_counter_addr_reg[4]_i_4_n_0\,
      I2 => \^grid_size_reg_reg[4]\,
      I3 => \loc_fsm_state_next_reg[1]_i_1__0_0\,
      I4 => loc_fsm_state(0),
      I5 => loc_fsm_state(1),
      O => \loc_fsm_state_next_reg[1]_i_3__0_n_0\
    );
\loc_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \^q\(0),
      Q => loc_fsm_state(0),
      R => fsm_rst
    );
\loc_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \^q\(1),
      Q => loc_fsm_state(1),
      R => fsm_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingArray is
  port (
    store_l_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_l_tready_int : out STD_LOGIC;
    s_axis_tready_reg_reg : out STD_LOGIC;
    store_l_reg_reg_0 : out STD_LOGIC;
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    store_l_reg_reg_1 : out STD_LOGIC;
    s_axis_tready_reg_reg_1 : out STD_LOGIC;
    store_l_reg_reg_2 : out STD_LOGIC;
    s_axis_tready_reg_reg_2 : out STD_LOGIC;
    err_unalligned_data_reg_reg : out STD_LOGIC;
    \rst_pipeline_reg[3]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    samples_in_0 : out STD_LOGIC;
    samples_in_0_5 : out STD_LOGIC;
    \rst_pipeline_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early : out STD_LOGIC;
    s_axis_tready_early_6 : out STD_LOGIC;
    s_axis_tready_early_7 : out STD_LOGIC;
    s_axis_tready_early_8 : out STD_LOGIC;
    int_axis_act_func_tready : out STD_LOGIC_VECTOR ( 0 to 0 );
    \half_pipeline_genblock.extra_sig_reg_reg[1][1]\ : out STD_LOGIC;
    \half_pipeline_genblock.acc_reg_reg\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : out STD_LOGIC;
    core_clk : in STD_LOGIC;
    int_aps_wght_m_axis_tlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    switch : in STD_LOGIC;
    \multi_channel_genblock.operation_error_reg_reduced\ : in STD_LOGIC;
    switch_9 : in STD_LOGIC;
    int_aps_wght_m_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    int_buf_rslt_s_axis_tready : in STD_LOGIC;
    int_axis_act_func_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_axis_act_func_tlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_aps_wght_m_axis_tvalid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    new_transfer : in STD_LOGIC;
    \mem_reg[6][29]\ : in STD_LOGIC;
    s_axil_ctrl_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_rst_sync3_reg : in STD_LOGIC;
    temp_m_axis_tvalid_reg : in STD_LOGIC;
    s_axis_tready_reg_reg_3 : in STD_LOGIC;
    temp_m_axis_tvalid_reg_15 : in STD_LOGIC;
    s_axis_tready_reg_reg_4 : in STD_LOGIC;
    temp_m_axis_tvalid_reg_16 : in STD_LOGIC;
    s_axis_tready_reg_reg_5 : in STD_LOGIC;
    temp_m_axis_tvalid_reg_17 : in STD_LOGIC;
    s_axis_tready_reg_reg_6 : in STD_LOGIC;
    fsm_rst : in STD_LOGIC;
    internal_operation_error : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingArray;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingArray is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal acc_res : STD_LOGIC;
  signal acc_res_19 : STD_LOGIC;
  signal acc_res_33 : STD_LOGIC;
  signal \axis_register_l_inst/s_axis_tready_early\ : STD_LOGIC;
  signal \axis_register_l_inst/temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal \axis_register_t_inst/s_axis_tready_early\ : STD_LOGIC;
  signal \axis_register_t_inst/s_axis_tready_early_13\ : STD_LOGIC;
  signal \axis_register_t_inst/s_axis_tready_early_2\ : STD_LOGIC;
  signal \axis_register_t_inst/s_axis_tready_early_29\ : STD_LOGIC;
  signal \axis_register_t_inst/store_axis_input_to_temp\ : STD_LOGIC;
  signal \axis_register_t_inst/store_axis_input_to_temp_14\ : STD_LOGIC;
  signal \axis_register_t_inst/store_axis_input_to_temp_3\ : STD_LOGIC;
  signal \axis_register_t_inst/store_axis_input_to_temp_30\ : STD_LOGIC;
  signal \axis_register_t_inst/temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal \axis_register_t_inst/temp_m_axis_tvalid_reg_37\ : STD_LOGIC;
  signal \axis_register_t_inst/temp_m_axis_tvalid_reg_46\ : STD_LOGIC;
  signal \axis_register_t_inst/temp_m_axis_tvalid_reg_59\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_15\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_6\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_9\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_10\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_9\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_10\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_11\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_18\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_19\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_20\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_21\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_22\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_23\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_24\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_25\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_26\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_27\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_28\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_29\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_30\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_31\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_32\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_33\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_34\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_35\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_36\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_37\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_38\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_39\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_40\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_41\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_42\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_43\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_44\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_45\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_46\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_47\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_48\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_49\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_50\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_20\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_21\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_22\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_23\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_24\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_25\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_26\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_27\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_28\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_29\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_30\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_31\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_32\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_33\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_34\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_35\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_36\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_37\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_38\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_39\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_40\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_41\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_42\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_43\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_44\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_45\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_46\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_47\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_48\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_49\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_50\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_51\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_52\ : STD_LOGIC;
  signal \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_9\ : STD_LOGIC;
  signal bypass_adder : STD_LOGIC;
  signal bypass_adder_11 : STD_LOGIC;
  signal bypass_adder_27 : STD_LOGIC;
  signal \control_unit/acc_res_reg\ : STD_LOGIC;
  signal \control_unit/acc_res_reg_51\ : STD_LOGIC;
  signal \control_unit/acc_res_reg_65\ : STD_LOGIC;
  signal \control_unit/drop_t_reg\ : STD_LOGIC;
  signal \control_unit/drop_u_reg\ : STD_LOGIC;
  signal \control_unit/drop_u_reg_26\ : STD_LOGIC;
  signal \control_unit/drop_u_reg_6\ : STD_LOGIC;
  signal \control_unit/err_unalligned_data_int\ : STD_LOGIC;
  signal \control_unit/err_unalligned_data_reg\ : STD_LOGIC;
  signal \control_unit/export_rslt_reg_next__0\ : STD_LOGIC;
  signal \control_unit/export_rslt_reg_next__0_17\ : STD_LOGIC;
  signal \control_unit/fsm_state\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \control_unit/fsm_state_34\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \control_unit/fsm_state_42\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \control_unit/fsm_state_57\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \control_unit/fsm_state_next\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \control_unit/fsm_state_next1__0\ : STD_LOGIC;
  signal \control_unit/fsm_state_next1__0_22\ : STD_LOGIC;
  signal \control_unit/fsm_state_next_35\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \control_unit/fsm_state_next_44\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \control_unit/fsm_state_next_56\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \control_unit/fsm_state_next__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \control_unit/fsm_state_next__0_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \control_unit/fsm_state_next__0_12\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \control_unit/fsm_state_next__0_28\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \control_unit/local_tlast_reg\ : STD_LOGIC;
  signal \control_unit/local_tlast_reg_20\ : STD_LOGIC;
  signal \control_unit/op_start_reg\ : STD_LOGIC;
  signal \control_unit/op_start_reg_38\ : STD_LOGIC;
  signal \control_unit/op_start_reg_50\ : STD_LOGIC;
  signal \control_unit/p_9_in\ : STD_LOGIC;
  signal \control_unit/store_t_reg\ : STD_LOGIC;
  signal \control_unit/store_u_reg\ : STD_LOGIC;
  signal \control_unit/store_u_reg_21\ : STD_LOGIC;
  signal \control_unit/store_u_reg_32\ : STD_LOGIC;
  signal drop_t : STD_LOGIC;
  signal drop_t_39 : STD_LOGIC;
  signal drop_t_52 : STD_LOGIC;
  signal drop_t_64 : STD_LOGIC;
  signal drop_u : STD_LOGIC;
  signal drop_u_10 : STD_LOGIC;
  signal export_rslt : STD_LOGIC;
  signal export_rslt_18 : STD_LOGIC;
  signal export_rslt_last : STD_LOGIC;
  signal export_rslt_last_23 : STD_LOGIC;
  signal export_rslt_last_60 : STD_LOGIC;
  signal export_rslt_sync : STD_LOGIC;
  signal export_rslt_sync_40 : STD_LOGIC;
  signal \^half_pipeline_genblock.extra_sig_reg_reg[1][1]\ : STD_LOGIC;
  signal \i_/acc_res_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/acc_res_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \i_/acc_res_reg_i_1_n_0\ : STD_LOGIC;
  signal \i_/err_unalligned_data_reg_i_1_n_0\ : STD_LOGIC;
  signal \i_/export_rslt_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \i_/fsm_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/fsm_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \i_/fsm_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \i_/fsm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \i_/fsm_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/fsm_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \i_/fsm_state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \i_/fsm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \i_/fsm_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/fsm_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \i_/fsm_state[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \i_/fsm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \i_/fsm_state_next_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \i_/fsm_state_next_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \i_/fsm_state_next_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \i_/fsm_state_next_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \i_/fsm_state_next_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \i_/fsm_state_next_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \i_/fsm_state_next_reg[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \i_/fsm_state_next_reg[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \i_/fsm_state_next_reg[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \i_/fsm_state_next_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \i_/fsm_state_next_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.acc_reg_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.acc_reg_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.acc_reg_reg_i_2_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.acc_reg_reg_i_3_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_19__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_19_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_1_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_20__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_20_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_21__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_21_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_22__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_22_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_23__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_23_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_24__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_24_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_25__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_25_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_26__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_26_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_27__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_27_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_28__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_28_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_29__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_29_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_2_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_30__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_30_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_31__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_31_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_32__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_32_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_33__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_33_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_34__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_34_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_35__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_35_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_36__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_36_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_37__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_37_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_38__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_38_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_39__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_39_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_40__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_40_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_41__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_41_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_42__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_42_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_43__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_43_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_44__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_44_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_45__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_45_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_46__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_46_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_47__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_47_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_48__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_48_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_49__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_49_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_50__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_50_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_51__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_51__1_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.mlt_reg_reg_i_53_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.reset_acc_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \i_/half_pipeline_genblock.reset_acc_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \i_/local_tlast_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/local_tlast_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \i_/local_tlast_reg_i_1_n_0\ : STD_LOGIC;
  signal \i_/local_tlast_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \i_/local_tlast_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \i_/local_tlast_reg_i_2_n_0\ : STD_LOGIC;
  signal \i_/local_tlast_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \i_/local_tlast_reg_i_3_n_0\ : STD_LOGIC;
  signal \i_/m_axis_tlast_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/m_axis_tlast_reg_i_1_n_0\ : STD_LOGIC;
  signal \i_/op_start_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/op_start_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \i_/op_start_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \i_/op_start_reg_i_1_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_/temp_m_axis_tdata_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \int_axis_l_tready__0\ : STD_LOGIC;
  signal int_axis_l_tvalid : STD_LOGIC;
  signal \int_axis_t_tready__0\ : STD_LOGIC;
  signal \int_axis_t_tready__0_15\ : STD_LOGIC;
  signal \int_axis_t_tready__0_31\ : STD_LOGIC;
  signal \int_axis_t_tready__0_4\ : STD_LOGIC;
  signal int_axis_t_tvalid : STD_LOGIC;
  signal int_axis_t_tvalid_36 : STD_LOGIC;
  signal int_axis_t_tvalid_45 : STD_LOGIC;
  signal int_axis_t_tvalid_58 : STD_LOGIC;
  signal int_axis_u_tdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal int_axis_u_tdata_43 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal int_axis_u_tdata_55 : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal int_axis_u_tlast : STD_LOGIC;
  signal int_axis_u_tlast_49 : STD_LOGIC;
  signal int_axis_u_tlast_63 : STD_LOGIC;
  signal int_axis_u_tready : STD_LOGIC;
  signal int_axis_u_tready_25 : STD_LOGIC;
  signal int_axis_u_tready_9 : STD_LOGIC;
  signal int_axis_u_tvalid : STD_LOGIC;
  signal int_axis_u_tvalid_47 : STD_LOGIC;
  signal int_axis_u_tvalid_61 : STD_LOGIC;
  signal \int_axis_ud_tdata[1]_2\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal int_axis_ud_tlast_1 : STD_LOGIC;
  signal int_axis_ud_tlast_2 : STD_LOGIC;
  signal int_axis_ud_tready_1 : STD_LOGIC;
  signal int_axis_ud_tready_2 : STD_LOGIC;
  signal int_axis_ud_tvalid_3 : STD_LOGIC;
  signal op_start : STD_LOGIC;
  signal op_start_16 : STD_LOGIC;
  signal op_start_5 : STD_LOGIC;
  signal partial_sum_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal partial_sum_reg_41 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal partial_sum_reg_54 : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal rst_pipeline_reg : STD_LOGIC;
  signal rst_pipeline_reg0 : STD_LOGIC;
  signal \rst_pipeline_reg_n_0_[1]\ : STD_LOGIC;
  signal \rst_pipeline_reg_n_0_[2]\ : STD_LOGIC;
  signal \^s_axis_l_tready_int\ : STD_LOGIC;
  signal s_axis_tdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^s_axis_tready_reg_reg\ : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_1\ : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_2\ : STD_LOGIC;
  signal s_axis_tvalid01_out : STD_LOGIC;
  signal s_axis_tvalid01_out_8 : STD_LOGIC;
  signal \^store_l_reg_reg\ : STD_LOGIC;
  signal \^store_l_reg_reg_0\ : STD_LOGIC;
  signal \^store_l_reg_reg_1\ : STD_LOGIC;
  signal \^store_l_reg_reg_2\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst/s_axis_tready_early\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst/s_axis_tready_early_0\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst/s_axis_tready_early_7\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst/store_axis_input_to_temp\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst/temp_m_axis_tlast_reg\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst/temp_m_axis_tlast_reg_66\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst/temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst/temp_m_axis_tvalid_reg_48\ : STD_LOGIC;
  signal \up_register_genblock.axis_register_u_inst/temp_m_axis_tvalid_reg_62\ : STD_LOGIC;
  signal \up_register_genblock.s_axis_u_tready_int\ : STD_LOGIC;
  signal \up_register_genblock.s_axis_u_tready_int_53\ : STD_LOGIC;
  signal \up_register_genblock.s_axis_u_tready_int_67\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_/acc_res_reg_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \i_/acc_res_reg_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \i_/acc_res_reg_i_1__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \i_/drop_l_reg_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \i_/drop_l_reg_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \i_/drop_l_reg_i_1__1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \i_/drop_l_reg_i_1__2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \i_/err_unalligned_data_reg_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \i_/export_rslt_reg_i_2__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \i_/fsm_state[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \i_/fsm_state[0]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \i_/fsm_state[0]_i_1__1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \i_/fsm_state[0]_i_1__2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \i_/fsm_state[1]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \i_/fsm_state[1]_i_1__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \i_/fsm_state[1]_i_1__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \i_/fsm_state[2]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \i_/fsm_state[2]_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \i_/fsm_state[2]_i_1__1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \i_/fsm_state[2]_i_1__2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \i_/fsm_state_next_reg[0]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \i_/fsm_state_next_reg[0]_i_1__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \i_/fsm_state_next_reg[0]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \i_/fsm_state_next_reg[1]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \i_/fsm_state_next_reg[1]_i_1__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \i_/fsm_state_next_reg[1]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \i_/fsm_state_next_reg[1]_i_4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \i_/fsm_state_next_reg[1]_i_6\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \i_/fsm_state_next_reg[2]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \i_/fsm_state_next_reg[2]_i_1__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \i_/fsm_state_next_reg[2]_i_1__2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \i_/fsm_state_next_reg[2]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \i_/fsm_state_next_reg[2]_i_2__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \i_/fsm_state_next_reg[2]_i_2__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \i_/fsm_state_next_reg[2]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \i_/fsm_state_next_reg[2]_i_4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \i_/half_pipeline_genblock.acc_reg_reg_i_2__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \i_/half_pipeline_genblock.extra_sig_reg[1][1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \i_/half_pipeline_genblock.extra_sig_reg[1][1]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \i_/half_pipeline_genblock.mlt_reg_reg_i_52\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \i_/half_pipeline_genblock.mlt_reg_reg_i_54\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \i_/half_pipeline_genblock.mlt_reg_reg_i_54__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \i_/half_pipeline_genblock.mlt_reg_reg_i_54__1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \i_/half_pipeline_genblock.mlt_reg_reg_i_56\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \i_/half_pipeline_genblock.mlt_reg_reg_i_57\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \i_/half_pipeline_genblock.reset_acc_reg[0]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \i_/half_pipeline_genblock.reset_acc_reg[0]_i_2__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \i_/local_tlast_reg_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \i_/local_tlast_reg_i_2__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \i_/local_tlast_reg_i_2__1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \i_/local_tlast_reg_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \i_/local_tlast_reg_i_3__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \i_/local_tlast_reg_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \i_/local_tlast_reg_i_4__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \i_/m_axis_tdata_reg[0]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \i_/m_axis_tdata_reg[10]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \i_/m_axis_tdata_reg[11]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \i_/m_axis_tdata_reg[12]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \i_/m_axis_tdata_reg[13]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \i_/m_axis_tdata_reg[14]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \i_/m_axis_tdata_reg[15]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \i_/m_axis_tdata_reg[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \i_/m_axis_tdata_reg[2]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \i_/m_axis_tdata_reg[3]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \i_/m_axis_tdata_reg[4]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \i_/m_axis_tdata_reg[5]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \i_/m_axis_tdata_reg[6]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \i_/m_axis_tdata_reg[7]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \i_/m_axis_tdata_reg[8]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \i_/m_axis_tdata_reg[9]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \i_/op_start_reg_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \i_/op_start_reg_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \i_/op_start_reg_i_1__1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \i_/op_start_reg_i_1__2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \i_/s_axis_tready_reg_i_1__4\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \i_/store_l_reg_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \i_/store_l_reg_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \i_/store_l_reg_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \i_/store_l_reg_i_1__2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[10]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[10]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[11]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[11]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[12]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[12]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[13]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[13]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[14]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[14]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[15]_i_1__3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[15]_i_1__4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[16]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[16]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[17]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[17]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[18]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[18]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[19]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[19]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[1]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[20]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[20]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[21]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[21]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[22]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[22]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[23]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[23]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[24]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[24]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[25]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[25]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[26]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[26]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[27]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[27]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[28]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[28]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[29]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[29]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[2]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[30]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[30]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[31]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[31]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[32]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[32]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[32]_i_2__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[3]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[3]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[4]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[4]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[5]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[5]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[6]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[6]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[7]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[7]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[8]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[8]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[9]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \i_/temp_m_axis_tdata_reg[9]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \locked_channels_reg[3]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \mem[6][29]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \samples_out[0]_i_1__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \samples_out[1]_i_1__0\ : label is "soft_lutpair146";
begin
  Q(0) <= \^q\(0);
  \half_pipeline_genblock.extra_sig_reg_reg[1][1]\ <= \^half_pipeline_genblock.extra_sig_reg_reg[1][1]\;
  s_axis_l_tready_int <= \^s_axis_l_tready_int\;
  s_axis_tready_reg_reg <= \^s_axis_tready_reg_reg\;
  s_axis_tready_reg_reg_0 <= \^s_axis_tready_reg_reg_0\;
  s_axis_tready_reg_reg_1 <= \^s_axis_tready_reg_reg_1\;
  s_axis_tready_reg_reg_2 <= \^s_axis_tready_reg_reg_2\;
  store_l_reg_reg <= \^store_l_reg_reg\;
  store_l_reg_reg_0 <= \^store_l_reg_reg_0\;
  store_l_reg_reg_1 <= \^store_l_reg_reg_1\;
  store_l_reg_reg_2 <= \^store_l_reg_reg_2\;
\batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingElement
     port map (
      AR(0) => \i_/fsm_state_next_reg[1]_i_2_n_0\,
      D(2 downto 0) => \control_unit/fsm_state_next__0\(2 downto 0),
      E(0) => \axis_register_t_inst/store_axis_input_to_temp\,
      Q(0) => \^q\(0),
      acc(32 downto 0) => \int_axis_ud_tdata[1]_2\(32 downto 0),
      core_clk => core_clk,
      drop_t => drop_t,
      drop_t_reg => \control_unit/drop_t_reg\,
      err_unalligned_data_int => \control_unit/err_unalligned_data_int\,
      err_unalligned_data_reg => \control_unit/err_unalligned_data_reg\,
      err_unalligned_data_reg_reg => err_unalligned_data_reg_reg,
      err_unalligned_data_reg_reg_0 => \i_/err_unalligned_data_reg_i_1_n_0\,
      \fsm_state_reg[2]\(2 downto 0) => \control_unit/fsm_state\(2 downto 0),
      \fsm_state_reg[2]_0\(2) => \i_/fsm_state[2]_i_1__2_n_0\,
      \fsm_state_reg[2]_0\(1) => \i_/fsm_state[1]_i_1_n_0\,
      \fsm_state_reg[2]_0\(0) => \i_/fsm_state[0]_i_1_n_0\,
      \half_pipeline_genblock.acc_reg_reg\ => \i_/half_pipeline_genblock.acc_reg_reg_i_2_n_0\,
      \half_pipeline_genblock.acc_reg_reg_0\(0) => \i_/fsm_state_next_reg[2]_i_2_n_0\,
      \half_pipeline_genblock.mlt_reg_reg\ => \i_/half_pipeline_genblock.mlt_reg_reg_i_1_n_0\,
      \i_/fsm_state_next_reg[1]_i_1\ => \^store_l_reg_reg_0\,
      int_aps_wght_m_axis_tdata(15 downto 0) => int_aps_wght_m_axis_tdata(15 downto 0),
      int_aps_wght_m_axis_tlast(0) => int_aps_wght_m_axis_tlast(0),
      int_aps_wght_m_axis_tvalid(0) => int_aps_wght_m_axis_tvalid(0),
      int_axis_act_func_tlast(0) => int_axis_act_func_tlast(0),
      int_axis_act_func_tvalid(0) => int_axis_act_func_tvalid(0),
      \int_axis_l_tready__0\ => \int_axis_l_tready__0\,
      int_axis_l_tvalid => int_axis_l_tvalid,
      \int_axis_t_tready__0\ => \int_axis_t_tready__0\,
      int_axis_t_tvalid => int_axis_t_tvalid,
      int_axis_ud_tvalid_3 => int_axis_ud_tvalid_3,
      m_axis_tlast_reg_reg => \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_6\,
      m_axis_tlast_reg_reg_0 => \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_9\,
      op_start_reg => \control_unit/op_start_reg\,
      op_start_reg_reg => \i_/op_start_reg_i_1_n_0\,
      p_0_in => p_0_in,
      reset_acc => op_start,
      \rst_pipeline_reg[3]\(2 downto 0) => \control_unit/fsm_state_next\(2 downto 0),
      s_axis_tready_early => \axis_register_l_inst/s_axis_tready_early\,
      s_axis_tready_early_1 => \axis_register_t_inst/s_axis_tready_early\,
      s_axis_tready_early_8 => s_axis_tready_early_8,
      s_axis_tready_reg_reg => \^s_axis_l_tready_int\,
      s_axis_tready_reg_reg_0 => \^s_axis_tready_reg_reg\,
      s_axis_tready_reg_reg_1 => s_axis_tready_reg_reg_6,
      samples_in_0 => samples_in_0,
      store_l_reg_reg => \^store_l_reg_reg\,
      store_l_reg_reg_0 => \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_15\,
      store_t_reg => \control_unit/store_t_reg\,
      switch => switch,
      temp_m_axis_tvalid_reg => \axis_register_l_inst/temp_m_axis_tvalid_reg\,
      temp_m_axis_tvalid_reg_0 => \axis_register_t_inst/temp_m_axis_tvalid_reg\,
      temp_m_axis_tvalid_reg_17 => temp_m_axis_tvalid_reg_17,
      \up_register_genblock.s_axis_u_tready_int\ => \up_register_genblock.s_axis_u_tready_int\
    );
\batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingElement__parameterized0\
     port map (
      D(32 downto 0) => \int_axis_ud_tdata[1]_2\(32 downto 0),
      DUMMY_MUX_Z => acc_res,
      E(0) => \i_/half_pipeline_genblock.mlt_reg_reg_i_2_n_0\,
      Q(0) => \^q\(0),
      acc(32 downto 0) => partial_sum_reg(32 downto 0),
      acc_res_reg => \control_unit/acc_res_reg\,
      acc_res_reg_reg => \i_/acc_res_reg_i_1_n_0\,
      core_clk => core_clk,
      drop_t => drop_t_39,
      drop_u_reg => \control_unit/drop_u_reg\,
      export_rslt => export_rslt,
      export_rslt_last => export_rslt_last,
      \export_rslt_reg_next__0\ => \control_unit/export_rslt_reg_next__0\,
      export_rslt_reg_reg => \batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_9\,
      export_rslt_reg_reg_0 => \i_/half_pipeline_genblock.reset_acc_reg[0]_i_3_n_0\,
      export_rslt_reg_reg_1(2 downto 0) => \control_unit/fsm_state_next__0_1\(2 downto 0),
      export_rslt_sync => export_rslt_sync,
      \fsm_state_reg[2]\(2 downto 0) => \control_unit/fsm_state_34\(2 downto 0),
      \fsm_state_reg[2]_0\(2) => \i_/fsm_state[2]_i_1_n_0\,
      \fsm_state_reg[2]_0\(1) => \i_/fsm_state[1]_i_1__0_n_0\,
      \fsm_state_reg[2]_0\(0) => \i_/fsm_state[0]_i_1__0_n_0\,
      \half_pipeline_genblock.acc_reg_reg\(0) => \i_/fsm_state_next_reg[2]_i_2__0_n_0\,
      \half_pipeline_genblock.acc_reg_reg_0\ => \i_/half_pipeline_genblock.acc_reg_reg_i_2__0_n_0\,
      \half_pipeline_genblock.mlt_reg_reg\ => \i_/half_pipeline_genblock.mlt_reg_reg_i_1__0_n_0\,
      int_aps_wght_m_axis_tdata(15 downto 0) => int_aps_wght_m_axis_tdata(31 downto 16),
      int_aps_wght_m_axis_tvalid(0) => int_aps_wght_m_axis_tvalid(1),
      \int_axis_t_tready__0\ => \int_axis_t_tready__0_4\,
      int_axis_t_tvalid => int_axis_t_tvalid_36,
      int_axis_u_tlast => int_axis_u_tlast,
      int_axis_u_tready => int_axis_u_tready,
      int_axis_u_tvalid => int_axis_u_tvalid,
      int_axis_ud_tlast_2 => int_axis_ud_tlast_2,
      int_axis_ud_tready_2 => int_axis_ud_tready_2,
      int_axis_ud_tvalid_3 => int_axis_ud_tvalid_3,
      local_tlast_reg_reg => \batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_10\,
      local_tlast_reg_reg_0 => \i_/local_tlast_reg_i_1_n_0\,
      \m_axis_tdata_reg_reg[32]\(32 downto 0) => int_axis_u_tdata(32 downto 0),
      op_start_reg => \control_unit/op_start_reg_38\,
      op_start_reg_reg => \i_/op_start_reg_i_1__0_n_0\,
      reset_acc => op_start_5,
      \rst_pipeline_reg[3]\(2 downto 0) => \control_unit/fsm_state_next_35\(2 downto 0),
      s_axis_tready_early => \up_register_genblock.axis_register_u_inst/s_axis_tready_early_0\,
      s_axis_tready_early_1 => \axis_register_t_inst/s_axis_tready_early_2\,
      s_axis_tready_early_7 => s_axis_tready_early_7,
      s_axis_tready_reg_reg => \^s_axis_tready_reg_reg_0\,
      s_axis_tready_reg_reg_0 => s_axis_tready_reg_reg_5,
      store_l_reg_reg => \^store_l_reg_reg_0\,
      store_u_reg => \control_unit/store_u_reg\,
      \temp_m_axis_tdata_reg_reg[0]\(0) => \axis_register_t_inst/store_axis_input_to_temp_3\,
      temp_m_axis_tvalid_reg => \up_register_genblock.axis_register_u_inst/temp_m_axis_tvalid_reg\,
      temp_m_axis_tvalid_reg_0 => \axis_register_t_inst/temp_m_axis_tvalid_reg_37\,
      temp_m_axis_tvalid_reg_16 => temp_m_axis_tvalid_reg_16,
      \up_register_genblock.s_axis_u_tready_int\ => \up_register_genblock.s_axis_u_tready_int\
    );
\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingElement__parameterized1\
     port map (
      D(2 downto 0) => \control_unit/fsm_state_next__0_12\(2 downto 0),
      DUMMY_MUX_Z => acc_res_19,
      E(0) => \i_/half_pipeline_genblock.mlt_reg_reg_i_2__0_n_0\,
      Q(0) => \^q\(0),
      acc(32 downto 0) => partial_sum_reg_41(32 downto 0),
      acc_res_reg => \control_unit/acc_res_reg_51\,
      acc_res_reg_reg => \i_/acc_res_reg_i_1__0_n_0\,
      core_clk => core_clk,
      drop_t => drop_t_52,
      drop_u_reg => \control_unit/drop_u_reg_6\,
      export_rslt => export_rslt_18,
      export_rslt_last => export_rslt_last_23,
      \export_rslt_reg_next__0\ => \control_unit/export_rslt_reg_next__0_17\,
      export_rslt_reg_reg => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_10\,
      export_rslt_reg_reg_0 => \i_/half_pipeline_genblock.reset_acc_reg[0]_i_3__0_n_0\,
      export_rslt_sync => export_rslt_sync_40,
      \fsm_state_reg[2]\(2 downto 0) => \control_unit/fsm_state_42\(2 downto 0),
      \fsm_state_reg[2]_0\(2) => \i_/fsm_state[2]_i_1__0_n_0\,
      \fsm_state_reg[2]_0\(1) => \i_/fsm_state[1]_i_1__1_n_0\,
      \fsm_state_reg[2]_0\(0) => \i_/fsm_state[0]_i_1__1_n_0\,
      \half_pipeline_genblock.acc_reg_reg\(0) => \i_/fsm_state_next_reg[2]_i_2__1_n_0\,
      \half_pipeline_genblock.acc_reg_reg_0\ => \i_/half_pipeline_genblock.acc_reg_reg_i_2__1_n_0\,
      \half_pipeline_genblock.mlt_reg_reg\ => \i_/half_pipeline_genblock.mlt_reg_reg_i_1__1_n_0\,
      int_aps_wght_m_axis_tdata(15 downto 0) => int_aps_wght_m_axis_tdata(47 downto 32),
      int_aps_wght_m_axis_tvalid(0) => int_aps_wght_m_axis_tvalid(2),
      \int_axis_t_tready__0\ => \int_axis_t_tready__0_15\,
      int_axis_t_tvalid => int_axis_t_tvalid_45,
      int_axis_u_tlast => int_axis_u_tlast_49,
      int_axis_u_tready => int_axis_u_tready_9,
      int_axis_u_tvalid => int_axis_u_tvalid_47,
      int_axis_ud_tlast_1 => int_axis_ud_tlast_1,
      int_axis_ud_tlast_2 => int_axis_ud_tlast_2,
      int_axis_ud_tready_1 => int_axis_ud_tready_1,
      local_tlast_reg_reg => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_11\,
      local_tlast_reg_reg_0 => \i_/local_tlast_reg_i_1__0_n_0\,
      \m_axis_tdata_reg_reg[32]\(32 downto 0) => int_axis_u_tdata_43(32 downto 0),
      m_axis_tlast_reg_reg => \i_/m_axis_tlast_reg_i_1_n_0\,
      op2(32) => \i_/half_pipeline_genblock.mlt_reg_reg_i_19_n_0\,
      op2(31) => \i_/half_pipeline_genblock.mlt_reg_reg_i_20_n_0\,
      op2(30) => \i_/half_pipeline_genblock.mlt_reg_reg_i_21_n_0\,
      op2(29) => \i_/half_pipeline_genblock.mlt_reg_reg_i_22_n_0\,
      op2(28) => \i_/half_pipeline_genblock.mlt_reg_reg_i_23_n_0\,
      op2(27) => \i_/half_pipeline_genblock.mlt_reg_reg_i_24_n_0\,
      op2(26) => \i_/half_pipeline_genblock.mlt_reg_reg_i_25_n_0\,
      op2(25) => \i_/half_pipeline_genblock.mlt_reg_reg_i_26_n_0\,
      op2(24) => \i_/half_pipeline_genblock.mlt_reg_reg_i_27_n_0\,
      op2(23) => \i_/half_pipeline_genblock.mlt_reg_reg_i_28_n_0\,
      op2(22) => \i_/half_pipeline_genblock.mlt_reg_reg_i_29_n_0\,
      op2(21) => \i_/half_pipeline_genblock.mlt_reg_reg_i_30_n_0\,
      op2(20) => \i_/half_pipeline_genblock.mlt_reg_reg_i_31_n_0\,
      op2(19) => \i_/half_pipeline_genblock.mlt_reg_reg_i_32_n_0\,
      op2(18) => \i_/half_pipeline_genblock.mlt_reg_reg_i_33_n_0\,
      op2(17) => \i_/half_pipeline_genblock.mlt_reg_reg_i_34_n_0\,
      op2(16) => \i_/half_pipeline_genblock.mlt_reg_reg_i_35_n_0\,
      op2(15) => \i_/half_pipeline_genblock.mlt_reg_reg_i_36_n_0\,
      op2(14) => \i_/half_pipeline_genblock.mlt_reg_reg_i_37_n_0\,
      op2(13) => \i_/half_pipeline_genblock.mlt_reg_reg_i_38_n_0\,
      op2(12) => \i_/half_pipeline_genblock.mlt_reg_reg_i_39_n_0\,
      op2(11) => \i_/half_pipeline_genblock.mlt_reg_reg_i_40_n_0\,
      op2(10) => \i_/half_pipeline_genblock.mlt_reg_reg_i_41_n_0\,
      op2(9) => \i_/half_pipeline_genblock.mlt_reg_reg_i_42_n_0\,
      op2(8) => \i_/half_pipeline_genblock.mlt_reg_reg_i_43_n_0\,
      op2(7) => \i_/half_pipeline_genblock.mlt_reg_reg_i_44_n_0\,
      op2(6) => \i_/half_pipeline_genblock.mlt_reg_reg_i_45_n_0\,
      op2(5) => \i_/half_pipeline_genblock.mlt_reg_reg_i_46_n_0\,
      op2(4) => \i_/half_pipeline_genblock.mlt_reg_reg_i_47_n_0\,
      op2(3) => \i_/half_pipeline_genblock.mlt_reg_reg_i_48_n_0\,
      op2(2) => \i_/half_pipeline_genblock.mlt_reg_reg_i_49_n_0\,
      op2(1) => \i_/half_pipeline_genblock.mlt_reg_reg_i_50_n_0\,
      op2(0) => \i_/half_pipeline_genblock.mlt_reg_reg_i_51__0_n_0\,
      op_start_reg => \control_unit/op_start_reg_50\,
      op_start_reg_reg => \i_/op_start_reg_i_1__1_n_0\,
      reset_acc => op_start_16,
      \rst_pipeline_reg[3]\(2 downto 0) => \control_unit/fsm_state_next_44\(2 downto 0),
      s_axis_tready_early => \up_register_genblock.axis_register_u_inst/s_axis_tready_early\,
      s_axis_tready_early_1 => \axis_register_t_inst/s_axis_tready_early_13\,
      s_axis_tready_early_6 => s_axis_tready_early_6,
      s_axis_tready_reg_reg => \^s_axis_tready_reg_reg_1\,
      s_axis_tready_reg_reg_0 => s_axis_tready_reg_reg_4,
      s_axis_tvalid01_out => s_axis_tvalid01_out,
      store_l_reg_reg => \^store_l_reg_reg_1\,
      store_u_reg => \control_unit/store_u_reg_21\,
      \temp_m_axis_tdata_reg_reg[0]\(0) => \axis_register_t_inst/store_axis_input_to_temp_14\,
      \temp_m_axis_tdata_reg_reg[32]\(32) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_18\,
      \temp_m_axis_tdata_reg_reg[32]\(31) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_19\,
      \temp_m_axis_tdata_reg_reg[32]\(30) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_20\,
      \temp_m_axis_tdata_reg_reg[32]\(29) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_21\,
      \temp_m_axis_tdata_reg_reg[32]\(28) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_22\,
      \temp_m_axis_tdata_reg_reg[32]\(27) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_23\,
      \temp_m_axis_tdata_reg_reg[32]\(26) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_24\,
      \temp_m_axis_tdata_reg_reg[32]\(25) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_25\,
      \temp_m_axis_tdata_reg_reg[32]\(24) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_26\,
      \temp_m_axis_tdata_reg_reg[32]\(23) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_27\,
      \temp_m_axis_tdata_reg_reg[32]\(22) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_28\,
      \temp_m_axis_tdata_reg_reg[32]\(21) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_29\,
      \temp_m_axis_tdata_reg_reg[32]\(20) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_30\,
      \temp_m_axis_tdata_reg_reg[32]\(19) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_31\,
      \temp_m_axis_tdata_reg_reg[32]\(18) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_32\,
      \temp_m_axis_tdata_reg_reg[32]\(17) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_33\,
      \temp_m_axis_tdata_reg_reg[32]\(16) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_34\,
      \temp_m_axis_tdata_reg_reg[32]\(15) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_35\,
      \temp_m_axis_tdata_reg_reg[32]\(14) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_36\,
      \temp_m_axis_tdata_reg_reg[32]\(13) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_37\,
      \temp_m_axis_tdata_reg_reg[32]\(12) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_38\,
      \temp_m_axis_tdata_reg_reg[32]\(11) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_39\,
      \temp_m_axis_tdata_reg_reg[32]\(10) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_40\,
      \temp_m_axis_tdata_reg_reg[32]\(9) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_41\,
      \temp_m_axis_tdata_reg_reg[32]\(8) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_42\,
      \temp_m_axis_tdata_reg_reg[32]\(7) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_43\,
      \temp_m_axis_tdata_reg_reg[32]\(6) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_44\,
      \temp_m_axis_tdata_reg_reg[32]\(5) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_45\,
      \temp_m_axis_tdata_reg_reg[32]\(4) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_46\,
      \temp_m_axis_tdata_reg_reg[32]\(3) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_47\,
      \temp_m_axis_tdata_reg_reg[32]\(2) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_48\,
      \temp_m_axis_tdata_reg_reg[32]\(1) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_49\,
      \temp_m_axis_tdata_reg_reg[32]\(0) => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_50\,
      \temp_m_axis_tdata_reg_reg[32]_0\(32 downto 0) => s_axis_tdata(32 downto 0),
      temp_m_axis_tlast_reg => \up_register_genblock.axis_register_u_inst/temp_m_axis_tlast_reg\,
      temp_m_axis_tvalid_reg => \up_register_genblock.axis_register_u_inst/temp_m_axis_tvalid_reg_48\,
      temp_m_axis_tvalid_reg_0 => \axis_register_t_inst/temp_m_axis_tvalid_reg_46\,
      temp_m_axis_tvalid_reg_15 => temp_m_axis_tvalid_reg_15,
      \up_register_genblock.s_axis_u_tready_int\ => \up_register_genblock.s_axis_u_tready_int_53\
    );
\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingElement__parameterized2\
     port map (
      D(1 downto 0) => \control_unit/fsm_state_next__0_28\(2 downto 1),
      DUMMY_MUX_Z => acc_res_33,
      E(0) => \up_register_genblock.axis_register_u_inst/store_axis_input_to_temp\,
      Q(0) => \^q\(0),
      acc(15 downto 0) => partial_sum_reg_54(31 downto 16),
      acc_res_reg => \control_unit/acc_res_reg_65\,
      acc_res_reg_reg => \i_/acc_res_reg_i_1__1_n_0\,
      bypass_adder => bypass_adder_27,
      core_clk => core_clk,
      drop_t => drop_t_64,
      drop_u_reg => \control_unit/drop_u_reg_26\,
      export_rslt_last => export_rslt_last_60,
      export_rslt_reg_reg => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_9\,
      export_rslt_reg_reg_0 => \i_/export_rslt_reg_i_2__1_n_0\,
      \fsm_state_reg[2]\(2 downto 0) => \control_unit/fsm_state_57\(2 downto 0),
      \fsm_state_reg[2]_0\(2) => \i_/fsm_state[2]_i_1__1_n_0\,
      \fsm_state_reg[2]_0\(1) => \i_/fsm_state[1]_i_1__2_n_0\,
      \fsm_state_reg[2]_0\(0) => \i_/fsm_state[0]_i_1__2_n_0\,
      \half_pipeline_genblock.extra_sig_reg_reg[1][1]\ => \^half_pipeline_genblock.extra_sig_reg_reg[1][1]\,
      \half_pipeline_genblock.mlt_reg_reg\(0) => \i_/fsm_state_next_reg[2]_i_2__2_n_0\,
      \half_pipeline_genblock.mlt_reg_reg_0\ => \i_/half_pipeline_genblock.mlt_reg_reg_i_1__2_n_0\,
      int_aps_wght_m_axis_tdata(15 downto 0) => int_aps_wght_m_axis_tdata(63 downto 48),
      int_aps_wght_m_axis_tvalid(0) => int_aps_wght_m_axis_tvalid(3),
      \int_axis_t_tready__0\ => \int_axis_t_tready__0_31\,
      int_axis_t_tvalid => int_axis_t_tvalid_58,
      int_axis_u_tlast => int_axis_u_tlast_63,
      int_axis_u_tready => int_axis_u_tready_25,
      int_axis_u_tvalid => int_axis_u_tvalid_61,
      int_axis_ud_tlast_1 => int_axis_ud_tlast_1,
      int_buf_rslt_s_axis_tready => int_buf_rslt_s_axis_tready,
      local_tlast_reg_reg => \i_/local_tlast_reg_i_1__1_n_0\,
      \m_axis_tdata_reg_reg[31]\(15 downto 0) => int_axis_u_tdata_55(31 downto 16),
      m_axis_tlast_reg_reg(0) => \i_/half_pipeline_genblock.mlt_reg_reg_i_2__1_n_0\,
      m_axis_tlast_reg_reg_0 => \i_/m_axis_tlast_reg_i_1__0_n_0\,
      op2(32) => \i_/half_pipeline_genblock.mlt_reg_reg_i_19__0_n_0\,
      op2(31) => \i_/half_pipeline_genblock.mlt_reg_reg_i_20__0_n_0\,
      op2(30) => \i_/half_pipeline_genblock.mlt_reg_reg_i_21__0_n_0\,
      op2(29) => \i_/half_pipeline_genblock.mlt_reg_reg_i_22__0_n_0\,
      op2(28) => \i_/half_pipeline_genblock.mlt_reg_reg_i_23__0_n_0\,
      op2(27) => \i_/half_pipeline_genblock.mlt_reg_reg_i_24__0_n_0\,
      op2(26) => \i_/half_pipeline_genblock.mlt_reg_reg_i_25__0_n_0\,
      op2(25) => \i_/half_pipeline_genblock.mlt_reg_reg_i_26__0_n_0\,
      op2(24) => \i_/half_pipeline_genblock.mlt_reg_reg_i_27__0_n_0\,
      op2(23) => \i_/half_pipeline_genblock.mlt_reg_reg_i_28__0_n_0\,
      op2(22) => \i_/half_pipeline_genblock.mlt_reg_reg_i_29__0_n_0\,
      op2(21) => \i_/half_pipeline_genblock.mlt_reg_reg_i_30__0_n_0\,
      op2(20) => \i_/half_pipeline_genblock.mlt_reg_reg_i_31__0_n_0\,
      op2(19) => \i_/half_pipeline_genblock.mlt_reg_reg_i_32__0_n_0\,
      op2(18) => \i_/half_pipeline_genblock.mlt_reg_reg_i_33__0_n_0\,
      op2(17) => \i_/half_pipeline_genblock.mlt_reg_reg_i_34__0_n_0\,
      op2(16) => \i_/half_pipeline_genblock.mlt_reg_reg_i_35__0_n_0\,
      op2(15) => \i_/half_pipeline_genblock.mlt_reg_reg_i_36__0_n_0\,
      op2(14) => \i_/half_pipeline_genblock.mlt_reg_reg_i_37__0_n_0\,
      op2(13) => \i_/half_pipeline_genblock.mlt_reg_reg_i_38__0_n_0\,
      op2(12) => \i_/half_pipeline_genblock.mlt_reg_reg_i_39__0_n_0\,
      op2(11) => \i_/half_pipeline_genblock.mlt_reg_reg_i_40__0_n_0\,
      op2(10) => \i_/half_pipeline_genblock.mlt_reg_reg_i_41__0_n_0\,
      op2(9) => \i_/half_pipeline_genblock.mlt_reg_reg_i_42__0_n_0\,
      op2(8) => \i_/half_pipeline_genblock.mlt_reg_reg_i_43__0_n_0\,
      op2(7) => \i_/half_pipeline_genblock.mlt_reg_reg_i_44__0_n_0\,
      op2(6) => \i_/half_pipeline_genblock.mlt_reg_reg_i_45__0_n_0\,
      op2(5) => \i_/half_pipeline_genblock.mlt_reg_reg_i_46__0_n_0\,
      op2(4) => \i_/half_pipeline_genblock.mlt_reg_reg_i_47__0_n_0\,
      op2(3) => \i_/half_pipeline_genblock.mlt_reg_reg_i_48__0_n_0\,
      op2(2) => \i_/half_pipeline_genblock.mlt_reg_reg_i_49__0_n_0\,
      op2(1) => \i_/half_pipeline_genblock.mlt_reg_reg_i_50__0_n_0\,
      op2(0) => \i_/half_pipeline_genblock.mlt_reg_reg_i_51__1_n_0\,
      op_start_reg_reg => \i_/op_start_reg_i_1__2_n_0\,
      \rst_pipeline_reg[3]\(2 downto 0) => \control_unit/fsm_state_next_56\(2 downto 0),
      s_axis_tready_early => s_axis_tready_early,
      s_axis_tready_early_2 => \up_register_genblock.axis_register_u_inst/s_axis_tready_early_7\,
      s_axis_tready_early_3 => \axis_register_t_inst/s_axis_tready_early_29\,
      s_axis_tready_reg_reg => \^s_axis_tready_reg_reg_2\,
      s_axis_tready_reg_reg_0 => s_axis_tready_reg_reg_3,
      s_axis_tvalid01_out => s_axis_tvalid01_out_8,
      store_l_reg_reg => \^store_l_reg_reg_2\,
      store_u_reg => \control_unit/store_u_reg_32\,
      \temp_m_axis_tdata_reg_reg[0]\(0) => \axis_register_t_inst/store_axis_input_to_temp_30\,
      \temp_m_axis_tdata_reg_reg[32]\(32) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_20\,
      \temp_m_axis_tdata_reg_reg[32]\(31) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_21\,
      \temp_m_axis_tdata_reg_reg[32]\(30) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_22\,
      \temp_m_axis_tdata_reg_reg[32]\(29) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_23\,
      \temp_m_axis_tdata_reg_reg[32]\(28) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_24\,
      \temp_m_axis_tdata_reg_reg[32]\(27) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_25\,
      \temp_m_axis_tdata_reg_reg[32]\(26) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_26\,
      \temp_m_axis_tdata_reg_reg[32]\(25) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_27\,
      \temp_m_axis_tdata_reg_reg[32]\(24) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_28\,
      \temp_m_axis_tdata_reg_reg[32]\(23) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_29\,
      \temp_m_axis_tdata_reg_reg[32]\(22) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_30\,
      \temp_m_axis_tdata_reg_reg[32]\(21) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_31\,
      \temp_m_axis_tdata_reg_reg[32]\(20) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_32\,
      \temp_m_axis_tdata_reg_reg[32]\(19) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_33\,
      \temp_m_axis_tdata_reg_reg[32]\(18) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_34\,
      \temp_m_axis_tdata_reg_reg[32]\(17) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_35\,
      \temp_m_axis_tdata_reg_reg[32]\(16) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_36\,
      \temp_m_axis_tdata_reg_reg[32]\(15) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_37\,
      \temp_m_axis_tdata_reg_reg[32]\(14) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_38\,
      \temp_m_axis_tdata_reg_reg[32]\(13) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_39\,
      \temp_m_axis_tdata_reg_reg[32]\(12) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_40\,
      \temp_m_axis_tdata_reg_reg[32]\(11) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_41\,
      \temp_m_axis_tdata_reg_reg[32]\(10) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_42\,
      \temp_m_axis_tdata_reg_reg[32]\(9) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_43\,
      \temp_m_axis_tdata_reg_reg[32]\(8) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_44\,
      \temp_m_axis_tdata_reg_reg[32]\(7) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_45\,
      \temp_m_axis_tdata_reg_reg[32]\(6) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_46\,
      \temp_m_axis_tdata_reg_reg[32]\(5) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_47\,
      \temp_m_axis_tdata_reg_reg[32]\(4) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_48\,
      \temp_m_axis_tdata_reg_reg[32]\(3) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_49\,
      \temp_m_axis_tdata_reg_reg[32]\(2) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_50\,
      \temp_m_axis_tdata_reg_reg[32]\(1) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_51\,
      \temp_m_axis_tdata_reg_reg[32]\(0) => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_52\,
      \temp_m_axis_tdata_reg_reg[32]_0\(32) => \i_/temp_m_axis_tdata_reg[32]_i_2__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(31) => \i_/temp_m_axis_tdata_reg[31]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(30) => \i_/temp_m_axis_tdata_reg[30]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(29) => \i_/temp_m_axis_tdata_reg[29]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(28) => \i_/temp_m_axis_tdata_reg[28]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(27) => \i_/temp_m_axis_tdata_reg[27]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(26) => \i_/temp_m_axis_tdata_reg[26]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(25) => \i_/temp_m_axis_tdata_reg[25]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(24) => \i_/temp_m_axis_tdata_reg[24]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(23) => \i_/temp_m_axis_tdata_reg[23]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(22) => \i_/temp_m_axis_tdata_reg[22]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(21) => \i_/temp_m_axis_tdata_reg[21]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(20) => \i_/temp_m_axis_tdata_reg[20]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(19) => \i_/temp_m_axis_tdata_reg[19]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(18) => \i_/temp_m_axis_tdata_reg[18]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(17) => \i_/temp_m_axis_tdata_reg[17]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(16) => \i_/temp_m_axis_tdata_reg[16]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(15) => \i_/temp_m_axis_tdata_reg[15]_i_1__4_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(14) => \i_/temp_m_axis_tdata_reg[14]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(13) => \i_/temp_m_axis_tdata_reg[13]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(12) => \i_/temp_m_axis_tdata_reg[12]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(11) => \i_/temp_m_axis_tdata_reg[11]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(10) => \i_/temp_m_axis_tdata_reg[10]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(9) => \i_/temp_m_axis_tdata_reg[9]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(8) => \i_/temp_m_axis_tdata_reg[8]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(7) => \i_/temp_m_axis_tdata_reg[7]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(6) => \i_/temp_m_axis_tdata_reg[6]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(5) => \i_/temp_m_axis_tdata_reg[5]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(4) => \i_/temp_m_axis_tdata_reg[4]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(3) => \i_/temp_m_axis_tdata_reg[3]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(2) => \i_/temp_m_axis_tdata_reg[2]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(1) => \i_/temp_m_axis_tdata_reg[1]_i_1__0_n_0\,
      \temp_m_axis_tdata_reg_reg[32]_0\(0) => \i_/temp_m_axis_tdata_reg[0]_i_1__0_n_0\,
      temp_m_axis_tlast_reg => \up_register_genblock.axis_register_u_inst/temp_m_axis_tlast_reg_66\,
      temp_m_axis_tvalid_reg => temp_m_axis_tvalid_reg,
      temp_m_axis_tvalid_reg_0 => \up_register_genblock.axis_register_u_inst/temp_m_axis_tvalid_reg_62\,
      temp_m_axis_tvalid_reg_1 => \axis_register_t_inst/temp_m_axis_tvalid_reg_59\,
      \up_register_genblock.s_axis_u_tready_int\ => \up_register_genblock.s_axis_u_tready_int_67\
    );
\i_/acc_res_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \control_unit/fsm_state_next_35\(2),
      I1 => \control_unit/fsm_state_next_35\(1),
      I2 => \control_unit/fsm_state_next_35\(0),
      O => \i_/acc_res_reg_i_1_n_0\
    );
\i_/acc_res_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \control_unit/fsm_state_next_44\(2),
      I1 => \control_unit/fsm_state_next_44\(1),
      I2 => \control_unit/fsm_state_next_44\(0),
      O => \i_/acc_res_reg_i_1__0_n_0\
    );
\i_/acc_res_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \control_unit/fsm_state_next_56\(1),
      I1 => \control_unit/fsm_state_next_56\(0),
      I2 => \control_unit/fsm_state_next_56\(2),
      O => \i_/acc_res_reg_i_1__1_n_0\
    );
\i_/drop_l_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \control_unit/fsm_state_next_35\(2),
      I1 => \control_unit/fsm_state_next_35\(1),
      I2 => \control_unit/fsm_state_next_35\(0),
      O => \control_unit/drop_u_reg\
    );
\i_/drop_l_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \control_unit/fsm_state_next_44\(2),
      I1 => \control_unit/fsm_state_next_44\(1),
      I2 => \control_unit/fsm_state_next_44\(0),
      O => \control_unit/drop_u_reg_6\
    );
\i_/drop_l_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \control_unit/fsm_state_next_56\(2),
      I1 => \control_unit/fsm_state_next_56\(1),
      I2 => \control_unit/fsm_state_next_56\(0),
      O => \control_unit/drop_u_reg_26\
    );
\i_/drop_l_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \control_unit/fsm_state_next\(2),
      I1 => \control_unit/fsm_state_next\(1),
      I2 => \control_unit/fsm_state_next\(0),
      O => \control_unit/drop_t_reg\
    );
\i_/err_unalligned_data_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \control_unit/fsm_state_next\(0),
      I1 => \control_unit/fsm_state_next\(1),
      I2 => \control_unit/fsm_state_next\(2),
      I3 => \control_unit/err_unalligned_data_int\,
      O => \i_/err_unalligned_data_reg_i_1_n_0\
    );
\i_/export_rslt_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_register_genblock.s_axis_u_tready_int_53\,
      I1 => \^store_l_reg_reg_1\,
      O => int_axis_ud_tready_2
    );
\i_/export_rslt_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_register_genblock.s_axis_u_tready_int_67\,
      I1 => \^store_l_reg_reg_2\,
      O => int_axis_ud_tready_1
    );
\i_/export_rslt_reg_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \control_unit/fsm_state_next_56\(0),
      I1 => \control_unit/fsm_state_next_56\(1),
      O => \i_/export_rslt_reg_i_2__1_n_0\
    );
\i_/fsm_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \control_unit/fsm_state_next\(2),
      I1 => \control_unit/fsm_state_next\(1),
      I2 => \control_unit/fsm_state_next\(0),
      O => \i_/fsm_state[0]_i_1_n_0\
    );
\i_/fsm_state[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4C"
    )
        port map (
      I0 => \control_unit/fsm_state_next_35\(2),
      I1 => \control_unit/fsm_state_next_35\(0),
      I2 => \control_unit/fsm_state_next_35\(1),
      O => \i_/fsm_state[0]_i_1__0_n_0\
    );
\i_/fsm_state[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4C"
    )
        port map (
      I0 => \control_unit/fsm_state_next_44\(2),
      I1 => \control_unit/fsm_state_next_44\(0),
      I2 => \control_unit/fsm_state_next_44\(1),
      O => \i_/fsm_state[0]_i_1__1_n_0\
    );
\i_/fsm_state[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \control_unit/fsm_state_next_56\(2),
      I1 => \control_unit/fsm_state_next_56\(1),
      I2 => \control_unit/fsm_state_next_56\(0),
      O => \i_/fsm_state[0]_i_1__2_n_0\
    );
\i_/fsm_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \control_unit/fsm_state_next\(1),
      I1 => \control_unit/fsm_state_next\(2),
      O => \i_/fsm_state[1]_i_1_n_0\
    );
\i_/fsm_state[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \control_unit/fsm_state_next_35\(1),
      I1 => \control_unit/fsm_state_next_35\(2),
      O => \i_/fsm_state[1]_i_1__0_n_0\
    );
\i_/fsm_state[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \control_unit/fsm_state_next_44\(1),
      I1 => \control_unit/fsm_state_next_44\(2),
      O => \i_/fsm_state[1]_i_1__1_n_0\
    );
\i_/fsm_state[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \control_unit/fsm_state_next_56\(1),
      I1 => \control_unit/fsm_state_next_56\(2),
      O => \i_/fsm_state[1]_i_1__2_n_0\
    );
\i_/fsm_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \control_unit/fsm_state_next_35\(2),
      I1 => \control_unit/fsm_state_next_35\(1),
      O => \i_/fsm_state[2]_i_1_n_0\
    );
\i_/fsm_state[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \control_unit/fsm_state_next_44\(2),
      I1 => \control_unit/fsm_state_next_44\(1),
      O => \i_/fsm_state[2]_i_1__0_n_0\
    );
\i_/fsm_state[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \control_unit/fsm_state_next_56\(2),
      I1 => \control_unit/fsm_state_next_56\(1),
      O => \i_/fsm_state[2]_i_1__1_n_0\
    );
\i_/fsm_state[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \control_unit/fsm_state_next\(2),
      I1 => \control_unit/fsm_state_next\(1),
      O => \i_/fsm_state[2]_i_1__2_n_0\
    );
\i_/fsm_state_next_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0F0BB00F0F0"
    )
        port map (
      I0 => \i_/fsm_state_next_reg[0]_i_2_n_0\,
      I1 => \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_15\,
      I2 => \i_/fsm_state_next_reg[0]_i_3_n_0\,
      I3 => \control_unit/fsm_state\(0),
      I4 => \control_unit/fsm_state\(2),
      I5 => \control_unit/fsm_state\(1),
      O => \control_unit/fsm_state_next__0\(0)
    );
\i_/fsm_state_next_reg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"040C"
    )
        port map (
      I0 => \control_unit/fsm_state_next1__0\,
      I1 => \control_unit/fsm_state_34\(0),
      I2 => \control_unit/fsm_state_34\(1),
      I3 => \control_unit/fsm_state_34\(2),
      O => \control_unit/fsm_state_next__0_1\(0)
    );
\i_/fsm_state_next_reg[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"040C"
    )
        port map (
      I0 => \control_unit/fsm_state_next1__0_22\,
      I1 => \control_unit/fsm_state_42\(0),
      I2 => \control_unit/fsm_state_42\(1),
      I3 => \control_unit/fsm_state_42\(2),
      O => \control_unit/fsm_state_next__0_12\(0)
    );
\i_/fsm_state_next_reg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90F0"
    )
        port map (
      I0 => \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_6\,
      I1 => \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_9\,
      I2 => int_axis_l_tvalid,
      I3 => int_axis_t_tvalid,
      O => \i_/fsm_state_next_reg[0]_i_2_n_0\
    );
\i_/fsm_state_next_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"90F09FFF900090F0"
    )
        port map (
      I0 => \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_6\,
      I1 => \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_9\,
      I2 => int_axis_l_tvalid,
      I3 => int_axis_t_tvalid,
      I4 => \control_unit/fsm_state\(1),
      I5 => \control_unit/fsm_state\(0),
      O => \i_/fsm_state_next_reg[0]_i_3_n_0\
    );
\i_/fsm_state_next_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i_/fsm_state_next_reg[1]_i_3_n_0\,
      I1 => \i_/fsm_state_next_reg[1]_i_4_n_0\,
      I2 => int_axis_t_tvalid,
      I3 => int_axis_l_tvalid,
      I4 => \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_15\,
      I5 => \i_/fsm_state_next_reg[1]_i_6_n_0\,
      O => \control_unit/fsm_state_next__0\(1)
    );
\i_/fsm_state_next_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2C0F0C0F"
    )
        port map (
      I0 => int_axis_t_tvalid_36,
      I1 => \control_unit/fsm_state_34\(1),
      I2 => \control_unit/fsm_state_34\(2),
      I3 => \control_unit/fsm_state_34\(0),
      I4 => \control_unit/fsm_state_next1__0\,
      O => \control_unit/fsm_state_next__0_1\(1)
    );
\i_/fsm_state_next_reg[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2C0F0C0F"
    )
        port map (
      I0 => int_axis_t_tvalid_45,
      I1 => \control_unit/fsm_state_42\(1),
      I2 => \control_unit/fsm_state_42\(2),
      I3 => \control_unit/fsm_state_42\(0),
      I4 => \control_unit/fsm_state_next1__0_22\,
      O => \control_unit/fsm_state_next__0_12\(1)
    );
\i_/fsm_state_next_reg[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2C0F0C0F0C0F0C0F"
    )
        port map (
      I0 => int_axis_t_tvalid_58,
      I1 => \control_unit/fsm_state_57\(1),
      I2 => \control_unit/fsm_state_57\(2),
      I3 => \control_unit/fsm_state_57\(0),
      I4 => int_buf_rslt_s_axis_tready,
      I5 => export_rslt_last_60,
      O => \control_unit/fsm_state_next__0_28\(1)
    );
\i_/fsm_state_next_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_9\,
      I2 => \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_6\,
      I3 => int_axis_t_tvalid,
      I4 => int_axis_l_tvalid,
      O => \i_/fsm_state_next_reg[1]_i_2_n_0\
    );
\i_/fsm_state_next_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5111551540005111"
    )
        port map (
      I0 => \control_unit/fsm_state\(2),
      I1 => int_axis_l_tvalid,
      I2 => int_axis_t_tvalid,
      I3 => \i_/fsm_state_next_reg[1]_i_4_n_0\,
      I4 => \control_unit/fsm_state\(0),
      I5 => \control_unit/fsm_state\(1),
      O => \i_/fsm_state_next_reg[1]_i_3_n_0\
    );
\i_/fsm_state_next_reg[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => int_axis_t_tvalid,
      I1 => \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_6\,
      I2 => int_axis_l_tvalid,
      I3 => \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_9\,
      O => \i_/fsm_state_next_reg[1]_i_4_n_0\
    );
\i_/fsm_state_next_reg[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \control_unit/fsm_state\(0),
      I1 => \control_unit/fsm_state\(2),
      I2 => \control_unit/fsm_state\(1),
      O => \i_/fsm_state_next_reg[1]_i_6_n_0\
    );
\i_/fsm_state_next_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00557F5500550055"
    )
        port map (
      I0 => \i_/fsm_state_next_reg[2]_i_4_n_0\,
      I1 => \^store_l_reg_reg_0\,
      I2 => \up_register_genblock.s_axis_u_tready_int\,
      I3 => \control_unit/fsm_state\(2),
      I4 => \control_unit/fsm_state\(1),
      I5 => \control_unit/fsm_state\(0),
      O => \control_unit/fsm_state_next__0\(2)
    );
\i_/fsm_state_next_reg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \control_unit/fsm_state_34\(1),
      I1 => \control_unit/fsm_state_34\(2),
      I2 => \control_unit/fsm_state_34\(0),
      I3 => \control_unit/fsm_state_next1__0\,
      O => \control_unit/fsm_state_next__0_1\(2)
    );
\i_/fsm_state_next_reg[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \control_unit/fsm_state_42\(1),
      I1 => \control_unit/fsm_state_42\(2),
      I2 => \control_unit/fsm_state_42\(0),
      I3 => \control_unit/fsm_state_next1__0_22\,
      O => \control_unit/fsm_state_next__0_12\(2)
    );
\i_/fsm_state_next_reg[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404040"
    )
        port map (
      I0 => \control_unit/fsm_state_57\(1),
      I1 => \control_unit/fsm_state_57\(2),
      I2 => \control_unit/fsm_state_57\(0),
      I3 => int_buf_rslt_s_axis_tready,
      I4 => export_rslt_last_60,
      O => \control_unit/fsm_state_next__0_28\(2)
    );
\i_/fsm_state_next_reg[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBE"
    )
        port map (
      I0 => \control_unit/fsm_state\(2),
      I1 => \control_unit/fsm_state\(1),
      I2 => \control_unit/fsm_state\(0),
      I3 => int_axis_t_tvalid,
      I4 => int_axis_l_tvalid,
      O => \i_/fsm_state_next_reg[2]_i_2_n_0\
    );
\i_/fsm_state_next_reg[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFE"
    )
        port map (
      I0 => \control_unit/fsm_state_34\(2),
      I1 => int_axis_t_tvalid_36,
      I2 => \control_unit/fsm_state_34\(1),
      I3 => \control_unit/fsm_state_34\(0),
      O => \i_/fsm_state_next_reg[2]_i_2__0_n_0\
    );
\i_/fsm_state_next_reg[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFE"
    )
        port map (
      I0 => \control_unit/fsm_state_42\(2),
      I1 => int_axis_t_tvalid_45,
      I2 => \control_unit/fsm_state_42\(1),
      I3 => \control_unit/fsm_state_42\(0),
      O => \i_/fsm_state_next_reg[2]_i_2__1_n_0\
    );
\i_/fsm_state_next_reg[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFE"
    )
        port map (
      I0 => \control_unit/fsm_state_57\(2),
      I1 => int_axis_t_tvalid_58,
      I2 => \control_unit/fsm_state_57\(1),
      I3 => \control_unit/fsm_state_57\(0),
      O => \i_/fsm_state_next_reg[2]_i_2__2_n_0\
    );
\i_/fsm_state_next_reg[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => int_axis_l_tvalid,
      I1 => int_axis_t_tvalid,
      I2 => \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_6\,
      I3 => \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_9\,
      O => \control_unit/err_unalligned_data_int\
    );
\i_/fsm_state_next_reg[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222000000000000"
    )
        port map (
      I0 => \batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_10\,
      I1 => \batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_9\,
      I2 => int_axis_u_tlast,
      I3 => int_axis_u_tvalid,
      I4 => \^store_l_reg_reg_1\,
      I5 => \up_register_genblock.s_axis_u_tready_int_53\,
      O => \control_unit/fsm_state_next1__0\
    );
\i_/fsm_state_next_reg[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222000000000000"
    )
        port map (
      I0 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_11\,
      I1 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_10\,
      I2 => int_axis_u_tlast_49,
      I3 => int_axis_u_tvalid_47,
      I4 => \^store_l_reg_reg_2\,
      I5 => \up_register_genblock.s_axis_u_tready_int_67\,
      O => \control_unit/fsm_state_next1__0_22\
    );
\i_/fsm_state_next_reg[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_9\,
      I1 => \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_6\,
      I2 => int_axis_t_tvalid,
      I3 => int_axis_l_tvalid,
      O => \i_/fsm_state_next_reg[2]_i_4_n_0\
    );
\i_/half_pipeline_genblock.acc_reg_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFFFBFFFBFFF"
    )
        port map (
      I0 => \control_unit/fsm_state_next\(1),
      I1 => \control_unit/fsm_state_next\(2),
      I2 => \control_unit/p_9_in\,
      I3 => \i_/half_pipeline_genblock.mlt_reg_reg_i_53_n_0\,
      I4 => \up_register_genblock.s_axis_u_tready_int\,
      I5 => \^store_l_reg_reg_0\,
      O => \i_/half_pipeline_genblock.acc_reg_reg_i_2_n_0\
    );
\i_/half_pipeline_genblock.acc_reg_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \control_unit/fsm_state_34\(0),
      I1 => \control_unit/fsm_state_34\(1),
      I2 => \control_unit/fsm_state_34\(2),
      O => \i_/half_pipeline_genblock.acc_reg_reg_i_2__0_n_0\
    );
\i_/half_pipeline_genblock.acc_reg_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \control_unit/fsm_state_42\(0),
      I1 => \control_unit/fsm_state_42\(1),
      I2 => \control_unit/fsm_state_42\(2),
      O => \i_/half_pipeline_genblock.acc_reg_reg_i_2__1_n_0\
    );
\i_/half_pipeline_genblock.acc_reg_reg_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF56"
    )
        port map (
      I0 => \control_unit/fsm_state_next_56\(0),
      I1 => \control_unit/fsm_state_next_56\(1),
      I2 => \control_unit/fsm_state_next_56\(2),
      I3 => \i_/half_pipeline_genblock.acc_reg_reg_i_3_n_0\,
      O => bypass_adder_27
    );
\i_/half_pipeline_genblock.acc_reg_reg_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => int_axis_u_tvalid_61,
      I1 => export_rslt_last_60,
      I2 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_9\,
      I3 => \control_unit/fsm_state_next_56\(1),
      I4 => \control_unit/fsm_state_next_56\(2),
      I5 => \i_/local_tlast_reg_i_2__1_n_0\,
      O => \i_/half_pipeline_genblock.acc_reg_reg_i_3_n_0\
    );
\i_/half_pipeline_genblock.extra_sig_reg[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => int_axis_u_tvalid,
      I1 => int_axis_u_tlast,
      I2 => \batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_9\,
      I3 => \batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_10\,
      O => export_rslt_last
    );
\i_/half_pipeline_genblock.extra_sig_reg[1][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => int_axis_u_tvalid_47,
      I1 => int_axis_u_tlast_49,
      I2 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_10\,
      I3 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_11\,
      O => export_rslt_last_23
    );
\i_/half_pipeline_genblock.extra_sig_reg[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => int_axis_u_tvalid,
      I1 => \control_unit/fsm_state_34\(0),
      I2 => \control_unit/fsm_state_34\(1),
      I3 => \control_unit/fsm_state_34\(2),
      I4 => \batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_9\,
      O => export_rslt
    );
\i_/half_pipeline_genblock.extra_sig_reg[1][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => int_axis_u_tvalid_47,
      I1 => \control_unit/fsm_state_42\(0),
      I2 => \control_unit/fsm_state_42\(1),
      I3 => \control_unit/fsm_state_42\(2),
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_10\,
      O => export_rslt_18
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \int_axis_t_tready__0\,
      I1 => int_axis_t_tvalid,
      I2 => \^s_axis_tready_reg_reg\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_1_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(32),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(32),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_18\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_19_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(32),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(32),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_20\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_19__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \int_axis_t_tready__0_4\,
      I1 => int_axis_t_tvalid_36,
      I2 => \^s_axis_tready_reg_reg_0\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_1__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \int_axis_t_tready__0_15\,
      I1 => int_axis_t_tvalid_45,
      I2 => \^s_axis_tready_reg_reg_1\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_1__1_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \int_axis_t_tready__0_31\,
      I1 => int_axis_t_tvalid_58,
      I2 => \^s_axis_tready_reg_reg_2\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_1__2_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => int_axis_u_tready,
      I1 => int_axis_u_tvalid,
      I2 => \up_register_genblock.s_axis_u_tready_int\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_2_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(31),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(31),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_19\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_20_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(31),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(31),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_21\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_20__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(30),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(30),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_20\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_21_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(30),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(30),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_22\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_21__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(29),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(29),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_21\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_22_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(29),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(29),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_23\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_22__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(28),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(28),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_22\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_23_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(28),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(28),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_24\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_23__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(27),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(27),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_23\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_24_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(27),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(27),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_25\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_24__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(26),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(26),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_24\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_25_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(26),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(26),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_26\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_25__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(25),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(25),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_25\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_26_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(25),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(25),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_27\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_26__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(24),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(24),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_26\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_27_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(24),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(24),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_28\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_27__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(23),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(23),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_27\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_28_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(23),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(23),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_29\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_28__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(22),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(22),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_28\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_29_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(22),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(22),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_30\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_29__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => int_axis_u_tready_9,
      I1 => int_axis_u_tvalid_47,
      I2 => \up_register_genblock.s_axis_u_tready_int_53\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_2__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => int_axis_u_tready_25,
      I1 => int_axis_u_tvalid_61,
      I2 => \up_register_genblock.s_axis_u_tready_int_67\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_2__1_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(21),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(21),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_29\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_30_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(21),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(21),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_31\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_30__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(20),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(20),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_30\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_31_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(20),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(20),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_32\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_31__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(19),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(19),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_31\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_32_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_32__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(19),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(19),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_33\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_32__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(18),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(18),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_32\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_33_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(18),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(18),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_34\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_33__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(17),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(17),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_33\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_34_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_34__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(17),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(17),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_35\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_34__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(16),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(16),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_34\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_35_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_35__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(16),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(16),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_36\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_35__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(15),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(15),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_35\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_36_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(15),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(15),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_37\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_36__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(14),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(14),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_36\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_37_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(14),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(14),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_38\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_37__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(13),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(13),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_37\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_38_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_38__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(13),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(13),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_39\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_38__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(12),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(12),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_38\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_39_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_39__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(12),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(12),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_40\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_39__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(11),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(11),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_39\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_40_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_40__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(11),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(11),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_41\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_40__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(10),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(10),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_40\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_41_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_41__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(10),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(10),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_42\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_41__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(9),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(9),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_41\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_42_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_42__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(9),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(9),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_43\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_42__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(8),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(8),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_42\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_43_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_43__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(8),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(8),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_44\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_43__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(7),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(7),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_43\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_44_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_44__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(7),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(7),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_45\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_44__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(6),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(6),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_44\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_45_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_45__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(6),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(6),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_46\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_45__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(5),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(5),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_45\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_46_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_46__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(5),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(5),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_47\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_46__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(4),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(4),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_46\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_47_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_47__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(4),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(4),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_48\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_47__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(3),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(3),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_47\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_48_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_48__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(3),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(3),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_49\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_48__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(2),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(2),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_48\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_49_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_49__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(2),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(2),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_50\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_49__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(1),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(1),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_49\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_50_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_50__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(1),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(1),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_51\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_50__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDCCCCFFFDDDDD"
    )
        port map (
      I0 => \control_unit/fsm_state_next\(2),
      I1 => drop_t,
      I2 => \control_unit/p_9_in\,
      I3 => \i_/half_pipeline_genblock.mlt_reg_reg_i_53_n_0\,
      I4 => \control_unit/fsm_state_next\(0),
      I5 => \control_unit/fsm_state_next\(1),
      O => \int_axis_t_tready__0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_51__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg(0),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(0),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I4 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_50\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_51__0_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_51__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => partial_sum_reg_41(0),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(0),
      I3 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I4 => \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_52\,
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_51__1_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_axis_l_tvalid,
      I1 => int_axis_t_tvalid,
      O => \control_unit/p_9_in\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_52__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \control_unit/acc_res_reg\,
      I1 => \control_unit/fsm_state_next_35\(2),
      I2 => \control_unit/fsm_state_next_35\(1),
      I3 => \control_unit/fsm_state_next_35\(0),
      O => acc_res
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_52__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \control_unit/acc_res_reg_51\,
      I1 => \control_unit/fsm_state_next_44\(2),
      I2 => \control_unit/fsm_state_next_44\(1),
      I3 => \control_unit/fsm_state_next_44\(0),
      O => acc_res_19
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_52__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \control_unit/fsm_state_next_56\(2),
      I1 => \control_unit/acc_res_reg_65\,
      I2 => \control_unit/fsm_state_next_56\(1),
      I3 => \control_unit/fsm_state_next_56\(0),
      O => acc_res_33
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \control_unit/fsm_state\(0),
      I1 => \control_unit/fsm_state\(1),
      I2 => \control_unit/fsm_state\(2),
      O => \i_/half_pipeline_genblock.mlt_reg_reg_i_53_n_0\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFCDDDCD"
    )
        port map (
      I0 => \control_unit/fsm_state_next_35\(2),
      I1 => drop_t_39,
      I2 => \control_unit/fsm_state_next_35\(1),
      I3 => \control_unit/fsm_state_next_35\(0),
      I4 => \i_/half_pipeline_genblock.acc_reg_reg_i_2__0_n_0\,
      O => \int_axis_t_tready__0_4\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_54__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFCDDDCD"
    )
        port map (
      I0 => \control_unit/fsm_state_next_44\(2),
      I1 => drop_t_52,
      I2 => \control_unit/fsm_state_next_44\(1),
      I3 => \control_unit/fsm_state_next_44\(0),
      I4 => \i_/half_pipeline_genblock.acc_reg_reg_i_2__1_n_0\,
      O => \int_axis_t_tready__0_15\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_54__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDCCFDDD"
    )
        port map (
      I0 => \control_unit/fsm_state_next_56\(2),
      I1 => drop_t_64,
      I2 => \i_/local_tlast_reg_i_2__1_n_0\,
      I3 => \control_unit/fsm_state_next_56\(0),
      I4 => \control_unit/fsm_state_next_56\(1),
      O => \int_axis_t_tready__0_31\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00007000"
    )
        port map (
      I0 => \i_/half_pipeline_genblock.reset_acc_reg[0]_i_3_n_0\,
      I1 => \control_unit/fsm_state_next_35\(2),
      I2 => \^store_l_reg_reg_1\,
      I3 => \up_register_genblock.s_axis_u_tready_int_53\,
      I4 => export_rslt_sync,
      I5 => drop_u,
      O => int_axis_u_tready
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00007000"
    )
        port map (
      I0 => \i_/half_pipeline_genblock.reset_acc_reg[0]_i_3__0_n_0\,
      I1 => \control_unit/fsm_state_next_44\(2),
      I2 => \^store_l_reg_reg_2\,
      I3 => \up_register_genblock.s_axis_u_tready_int_67\,
      I4 => export_rslt_sync_40,
      I5 => drop_u_10,
      O => int_axis_u_tready_9
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_55__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F04"
    )
        port map (
      I0 => bypass_adder_27,
      I1 => \control_unit/acc_res_reg_65\,
      I2 => \^half_pipeline_genblock.extra_sig_reg_reg[1][1]\,
      I3 => drop_t_64,
      O => int_axis_u_tready_25
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => bypass_adder,
      I1 => \control_unit/acc_res_reg\,
      I2 => drop_t_39,
      O => drop_u
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_56__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \up_register_genblock.s_axis_u_tready_int_53\,
      I1 => int_axis_u_tvalid_47,
      I2 => int_axis_u_tready_9,
      O => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_56__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \up_register_genblock.s_axis_u_tready_int_67\,
      I1 => int_axis_u_tvalid_61,
      I2 => int_axis_u_tready_25,
      O => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\
    );
\i_/half_pipeline_genblock.mlt_reg_reg_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => bypass_adder_11,
      I1 => \control_unit/acc_res_reg_51\,
      I2 => drop_t_52,
      O => drop_u_10
    );
\i_/half_pipeline_genblock.reset_acc_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \control_unit/op_start_reg\,
      I1 => \control_unit/fsm_state\(0),
      I2 => \control_unit/fsm_state\(1),
      I3 => \control_unit/fsm_state\(2),
      I4 => \up_register_genblock.s_axis_u_tready_int\,
      I5 => \^store_l_reg_reg_0\,
      O => op_start
    );
\i_/half_pipeline_genblock.reset_acc_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2A000000"
    )
        port map (
      I0 => \control_unit/export_rslt_reg_next__0\,
      I1 => \control_unit/fsm_state_next_35\(2),
      I2 => \i_/half_pipeline_genblock.reset_acc_reg[0]_i_3_n_0\,
      I3 => \^store_l_reg_reg_1\,
      I4 => \up_register_genblock.s_axis_u_tready_int_53\,
      I5 => \control_unit/op_start_reg_38\,
      O => op_start_5
    );
\i_/half_pipeline_genblock.reset_acc_reg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2A000000"
    )
        port map (
      I0 => \control_unit/export_rslt_reg_next__0_17\,
      I1 => \control_unit/fsm_state_next_44\(2),
      I2 => \i_/half_pipeline_genblock.reset_acc_reg[0]_i_3__0_n_0\,
      I3 => \^store_l_reg_reg_2\,
      I4 => \up_register_genblock.s_axis_u_tready_int_67\,
      I5 => \control_unit/op_start_reg_50\,
      O => op_start_16
    );
\i_/half_pipeline_genblock.reset_acc_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => \batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_9\,
      I1 => int_axis_u_tvalid,
      I2 => \control_unit/fsm_state_34\(0),
      I3 => \control_unit/fsm_state_34\(1),
      I4 => \control_unit/fsm_state_34\(2),
      O => \control_unit/export_rslt_reg_next__0\
    );
\i_/half_pipeline_genblock.reset_acc_reg[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_10\,
      I1 => int_axis_u_tvalid_47,
      I2 => \control_unit/fsm_state_42\(0),
      I3 => \control_unit/fsm_state_42\(1),
      I4 => \control_unit/fsm_state_42\(2),
      O => \control_unit/export_rslt_reg_next__0_17\
    );
\i_/half_pipeline_genblock.reset_acc_reg[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \control_unit/fsm_state_next_35\(1),
      I1 => \control_unit/fsm_state_next_35\(0),
      O => \i_/half_pipeline_genblock.reset_acc_reg[0]_i_3_n_0\
    );
\i_/half_pipeline_genblock.reset_acc_reg[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \control_unit/fsm_state_next_44\(1),
      I1 => \control_unit/fsm_state_next_44\(0),
      O => \i_/half_pipeline_genblock.reset_acc_reg[0]_i_3__0_n_0\
    );
\i_/local_tlast_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000E000"
    )
        port map (
      I0 => \i_/local_tlast_reg_i_2_n_0\,
      I1 => \i_/local_tlast_reg_i_3_n_0\,
      I2 => int_axis_u_tlast,
      I3 => int_axis_u_tvalid,
      I4 => \control_unit/local_tlast_reg\,
      I5 => \batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_10\,
      O => \i_/local_tlast_reg_i_1_n_0\
    );
\i_/local_tlast_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000E000"
    )
        port map (
      I0 => \i_/local_tlast_reg_i_2__0_n_0\,
      I1 => \i_/local_tlast_reg_i_3__0_n_0\,
      I2 => int_axis_u_tlast_49,
      I3 => int_axis_u_tvalid_47,
      I4 => \control_unit/local_tlast_reg_20\,
      I5 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_11\,
      O => \i_/local_tlast_reg_i_1__0_n_0\
    );
\i_/local_tlast_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \i_/local_tlast_reg_i_2__1_n_0\,
      I1 => \^q\(0),
      I2 => \control_unit/acc_res_reg_65\,
      I3 => int_axis_u_tlast_63,
      I4 => bypass_adder_27,
      O => \i_/local_tlast_reg_i_1__1_n_0\
    );
\i_/local_tlast_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \control_unit/acc_res_reg\,
      I1 => bypass_adder,
      O => \i_/local_tlast_reg_i_2_n_0\
    );
\i_/local_tlast_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \control_unit/acc_res_reg_51\,
      I1 => bypass_adder_11,
      O => \i_/local_tlast_reg_i_2__0_n_0\
    );
\i_/local_tlast_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \control_unit/fsm_state_57\(0),
      I1 => \control_unit/fsm_state_57\(1),
      I2 => \control_unit/fsm_state_57\(2),
      O => \i_/local_tlast_reg_i_2__1_n_0\
    );
\i_/local_tlast_reg_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75000000"
    )
        port map (
      I0 => \control_unit/fsm_state_next_35\(2),
      I1 => \control_unit/fsm_state_next_35\(1),
      I2 => \control_unit/fsm_state_next_35\(0),
      I3 => \^store_l_reg_reg_1\,
      I4 => \up_register_genblock.s_axis_u_tready_int_53\,
      O => \i_/local_tlast_reg_i_3_n_0\
    );
\i_/local_tlast_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75000000"
    )
        port map (
      I0 => \control_unit/fsm_state_next_44\(2),
      I1 => \control_unit/fsm_state_next_44\(1),
      I2 => \control_unit/fsm_state_next_44\(0),
      I3 => \^store_l_reg_reg_2\,
      I4 => \up_register_genblock.s_axis_u_tready_int_67\,
      O => \i_/local_tlast_reg_i_3__0_n_0\
    );
\i_/local_tlast_reg_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \control_unit/fsm_state_next_35\(2),
      I1 => \control_unit/fsm_state_next_35\(1),
      I2 => \control_unit/fsm_state_next_35\(0),
      I3 => \^q\(0),
      O => \control_unit/local_tlast_reg\
    );
\i_/local_tlast_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \control_unit/fsm_state_next_44\(2),
      I1 => \control_unit/fsm_state_next_44\(1),
      I2 => \control_unit/fsm_state_next_44\(0),
      I3 => \^q\(0),
      O => \control_unit/local_tlast_reg_20\
    );
\i_/local_tlast_reg_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => \control_unit/fsm_state_next_35\(0),
      I1 => \control_unit/fsm_state_next_35\(2),
      I2 => int_axis_u_tvalid,
      I3 => \batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_9\,
      I4 => \control_unit/fsm_state_next_35\(1),
      I5 => \i_/half_pipeline_genblock.acc_reg_reg_i_2__0_n_0\,
      O => bypass_adder
    );
\i_/local_tlast_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => \control_unit/fsm_state_next_44\(0),
      I1 => \control_unit/fsm_state_next_44\(2),
      I2 => int_axis_u_tvalid_47,
      I3 => \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_10\,
      I4 => \control_unit/fsm_state_next_44\(1),
      I5 => \i_/half_pipeline_genblock.acc_reg_reg_i_2__1_n_0\,
      O => bypass_adder_11
    );
\i_/m_axis_tdata_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_54(16),
      I1 => \^half_pipeline_genblock.extra_sig_reg_reg[1][1]\,
      I2 => int_axis_u_tdata_55(16),
      O => \half_pipeline_genblock.acc_reg_reg\(0)
    );
\i_/m_axis_tdata_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_54(26),
      I1 => \^half_pipeline_genblock.extra_sig_reg_reg[1][1]\,
      I2 => int_axis_u_tdata_55(26),
      O => \half_pipeline_genblock.acc_reg_reg\(10)
    );
\i_/m_axis_tdata_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_54(27),
      I1 => \^half_pipeline_genblock.extra_sig_reg_reg[1][1]\,
      I2 => int_axis_u_tdata_55(27),
      O => \half_pipeline_genblock.acc_reg_reg\(11)
    );
\i_/m_axis_tdata_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_54(28),
      I1 => \^half_pipeline_genblock.extra_sig_reg_reg[1][1]\,
      I2 => int_axis_u_tdata_55(28),
      O => \half_pipeline_genblock.acc_reg_reg\(12)
    );
\i_/m_axis_tdata_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_54(29),
      I1 => \^half_pipeline_genblock.extra_sig_reg_reg[1][1]\,
      I2 => int_axis_u_tdata_55(29),
      O => \half_pipeline_genblock.acc_reg_reg\(13)
    );
\i_/m_axis_tdata_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_54(30),
      I1 => \^half_pipeline_genblock.extra_sig_reg_reg[1][1]\,
      I2 => int_axis_u_tdata_55(30),
      O => \half_pipeline_genblock.acc_reg_reg\(14)
    );
\i_/m_axis_tdata_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_54(31),
      I1 => \^half_pipeline_genblock.extra_sig_reg_reg[1][1]\,
      I2 => int_axis_u_tdata_55(31),
      O => \half_pipeline_genblock.acc_reg_reg\(15)
    );
\i_/m_axis_tdata_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_54(17),
      I1 => \^half_pipeline_genblock.extra_sig_reg_reg[1][1]\,
      I2 => int_axis_u_tdata_55(17),
      O => \half_pipeline_genblock.acc_reg_reg\(1)
    );
\i_/m_axis_tdata_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_54(18),
      I1 => \^half_pipeline_genblock.extra_sig_reg_reg[1][1]\,
      I2 => int_axis_u_tdata_55(18),
      O => \half_pipeline_genblock.acc_reg_reg\(2)
    );
\i_/m_axis_tdata_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_54(19),
      I1 => \^half_pipeline_genblock.extra_sig_reg_reg[1][1]\,
      I2 => int_axis_u_tdata_55(19),
      O => \half_pipeline_genblock.acc_reg_reg\(3)
    );
\i_/m_axis_tdata_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_54(20),
      I1 => \^half_pipeline_genblock.extra_sig_reg_reg[1][1]\,
      I2 => int_axis_u_tdata_55(20),
      O => \half_pipeline_genblock.acc_reg_reg\(4)
    );
\i_/m_axis_tdata_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_54(21),
      I1 => \^half_pipeline_genblock.extra_sig_reg_reg[1][1]\,
      I2 => int_axis_u_tdata_55(21),
      O => \half_pipeline_genblock.acc_reg_reg\(5)
    );
\i_/m_axis_tdata_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_54(22),
      I1 => \^half_pipeline_genblock.extra_sig_reg_reg[1][1]\,
      I2 => int_axis_u_tdata_55(22),
      O => \half_pipeline_genblock.acc_reg_reg\(6)
    );
\i_/m_axis_tdata_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_54(23),
      I1 => \^half_pipeline_genblock.extra_sig_reg_reg[1][1]\,
      I2 => int_axis_u_tdata_55(23),
      O => \half_pipeline_genblock.acc_reg_reg\(7)
    );
\i_/m_axis_tdata_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_54(24),
      I1 => \^half_pipeline_genblock.extra_sig_reg_reg[1][1]\,
      I2 => int_axis_u_tdata_55(24),
      O => \half_pipeline_genblock.acc_reg_reg\(8)
    );
\i_/m_axis_tdata_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_54(25),
      I1 => \^half_pipeline_genblock.extra_sig_reg_reg[1][1]\,
      I2 => int_axis_u_tdata_55(25),
      O => \half_pipeline_genblock.acc_reg_reg\(9)
    );
\i_/m_axis_tlast_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_axis_ud_tlast_2,
      I1 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output\,
      I2 => \up_register_genblock.axis_register_u_inst/temp_m_axis_tlast_reg\,
      O => \i_/m_axis_tlast_reg_i_1_n_0\
    );
\i_/m_axis_tlast_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => int_axis_ud_tlast_1,
      I1 => \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24\,
      I2 => \up_register_genblock.axis_register_u_inst/temp_m_axis_tlast_reg_66\,
      O => \i_/m_axis_tlast_reg_i_1__0_n_0\
    );
\i_/op_start_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \control_unit/fsm_state_next\(1),
      I1 => \control_unit/fsm_state_next\(2),
      I2 => \control_unit/fsm_state_next\(0),
      O => \i_/op_start_reg_i_1_n_0\
    );
\i_/op_start_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \control_unit/fsm_state_next_35\(1),
      I1 => \control_unit/fsm_state_next_35\(2),
      I2 => \control_unit/fsm_state_next_35\(0),
      O => \i_/op_start_reg_i_1__0_n_0\
    );
\i_/op_start_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \control_unit/fsm_state_next_44\(1),
      I1 => \control_unit/fsm_state_next_44\(2),
      I2 => \control_unit/fsm_state_next_44\(0),
      O => \i_/op_start_reg_i_1__1_n_0\
    );
\i_/op_start_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \control_unit/fsm_state_next_56\(2),
      I1 => \control_unit/fsm_state_next_56\(1),
      I2 => \control_unit/fsm_state_next_56\(0),
      O => \i_/op_start_reg_i_1__2_n_0\
    );
\i_/register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_l_tready_int\,
      I1 => \^store_l_reg_reg\,
      O => int_axis_act_func_tready(0)
    );
\i_/rst_pipeline[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => internal_operation_error,
      I1 => fsm_rst,
      I2 => \control_unit/err_unalligned_data_reg\,
      I3 => \control_unit/err_unalligned_data_int\,
      O => rst_pipeline_reg
    );
\i_/rst_pipeline[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rst_pipeline_reg_n_0_[2]\,
      I1 => \rst_pipeline_reg_n_0_[1]\,
      I2 => \control_unit/err_unalligned_data_int\,
      I3 => \control_unit/err_unalligned_data_reg\,
      I4 => fsm_rst,
      I5 => internal_operation_error,
      O => rst_pipeline_reg0
    );
\i_/s_axis_tready_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFFF"
    )
        port map (
      I0 => \int_axis_t_tready__0\,
      I1 => int_axis_t_tvalid,
      I2 => int_aps_wght_m_axis_tvalid(0),
      I3 => \^store_l_reg_reg\,
      I4 => \axis_register_t_inst/temp_m_axis_tvalid_reg\,
      O => \axis_register_t_inst/s_axis_tready_early\
    );
\i_/s_axis_tready_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFFF"
    )
        port map (
      I0 => \int_axis_l_tready__0\,
      I1 => int_axis_l_tvalid,
      I2 => int_axis_act_func_tvalid(0),
      I3 => \^store_l_reg_reg\,
      I4 => \axis_register_l_inst/temp_m_axis_tvalid_reg\,
      O => \axis_register_l_inst/s_axis_tready_early\
    );
\i_/s_axis_tready_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => int_axis_u_tready_9,
      I1 => int_axis_u_tvalid_47,
      I2 => s_axis_tvalid01_out,
      I3 => \up_register_genblock.axis_register_u_inst/temp_m_axis_tvalid_reg_48\,
      O => \up_register_genblock.axis_register_u_inst/s_axis_tready_early\
    );
\i_/s_axis_tready_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFFF"
    )
        port map (
      I0 => int_axis_u_tready,
      I1 => int_axis_u_tvalid,
      I2 => int_axis_ud_tvalid_3,
      I3 => \^store_l_reg_reg_0\,
      I4 => \up_register_genblock.axis_register_u_inst/temp_m_axis_tvalid_reg\,
      O => \up_register_genblock.axis_register_u_inst/s_axis_tready_early_0\
    );
\i_/s_axis_tready_reg_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFFF"
    )
        port map (
      I0 => \int_axis_t_tready__0_4\,
      I1 => int_axis_t_tvalid_36,
      I2 => int_aps_wght_m_axis_tvalid(1),
      I3 => \^store_l_reg_reg_0\,
      I4 => \axis_register_t_inst/temp_m_axis_tvalid_reg_37\,
      O => \axis_register_t_inst/s_axis_tready_early_2\
    );
\i_/s_axis_tready_reg_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => int_axis_u_tready_25,
      I1 => int_axis_u_tvalid_61,
      I2 => s_axis_tvalid01_out_8,
      I3 => \up_register_genblock.axis_register_u_inst/temp_m_axis_tvalid_reg_62\,
      O => \up_register_genblock.axis_register_u_inst/s_axis_tready_early_7\
    );
\i_/s_axis_tready_reg_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFFF"
    )
        port map (
      I0 => \int_axis_t_tready__0_15\,
      I1 => int_axis_t_tvalid_45,
      I2 => int_aps_wght_m_axis_tvalid(2),
      I3 => \^store_l_reg_reg_1\,
      I4 => \axis_register_t_inst/temp_m_axis_tvalid_reg_46\,
      O => \axis_register_t_inst/s_axis_tready_early_13\
    );
\i_/s_axis_tready_reg_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFFF"
    )
        port map (
      I0 => \int_axis_t_tready__0_31\,
      I1 => int_axis_t_tvalid_58,
      I2 => int_aps_wght_m_axis_tvalid(3),
      I3 => \^store_l_reg_reg_2\,
      I4 => \axis_register_t_inst/temp_m_axis_tvalid_reg_59\,
      O => \axis_register_t_inst/s_axis_tready_early_29\
    );
\i_/s_axis_tready_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAAAFFAAFFFF"
    )
        port map (
      I0 => drop_t,
      I1 => \control_unit/p_9_in\,
      I2 => \i_/half_pipeline_genblock.mlt_reg_reg_i_53_n_0\,
      I3 => \control_unit/fsm_state_next\(1),
      I4 => \control_unit/fsm_state_next\(0),
      I5 => \control_unit/fsm_state_next\(2),
      O => \int_axis_l_tready__0\
    );
\i_/s_axis_tready_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF044400000000"
    )
        port map (
      I0 => drop_u,
      I1 => int_axis_u_tvalid,
      I2 => \control_unit/fsm_state_next_35\(2),
      I3 => \i_/half_pipeline_genblock.reset_acc_reg[0]_i_3_n_0\,
      I4 => export_rslt_sync,
      I5 => \^store_l_reg_reg_1\,
      O => s_axis_tvalid01_out
    );
\i_/s_axis_tready_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF044400000000"
    )
        port map (
      I0 => drop_u_10,
      I1 => int_axis_u_tvalid_47,
      I2 => \control_unit/fsm_state_next_44\(2),
      I3 => \i_/half_pipeline_genblock.reset_acc_reg[0]_i_3__0_n_0\,
      I4 => export_rslt_sync_40,
      I5 => \^store_l_reg_reg_2\,
      O => s_axis_tvalid01_out_8
    );
\i_/store_l_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \control_unit/fsm_state_next\(1),
      I1 => \control_unit/fsm_state_next\(0),
      I2 => \control_unit/fsm_state_next\(2),
      O => \control_unit/store_t_reg\
    );
\i_/store_l_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \control_unit/fsm_state_next_35\(0),
      I1 => \control_unit/fsm_state_next_35\(1),
      I2 => \control_unit/fsm_state_next_35\(2),
      O => \control_unit/store_u_reg\
    );
\i_/store_l_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \control_unit/fsm_state_next_44\(0),
      I1 => \control_unit/fsm_state_next_44\(1),
      I2 => \control_unit/fsm_state_next_44\(2),
      O => \control_unit/store_u_reg_21\
    );
\i_/store_l_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \control_unit/fsm_state_next_56\(1),
      I1 => \control_unit/fsm_state_next_56\(0),
      I2 => \control_unit/fsm_state_next_56\(2),
      O => \control_unit/store_u_reg_32\
    );
\i_/temp_m_axis_tdata_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(0),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(0),
      O => s_axis_tdata(0)
    );
\i_/temp_m_axis_tdata_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(0),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(0),
      O => \i_/temp_m_axis_tdata_reg[0]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(10),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(10),
      O => s_axis_tdata(10)
    );
\i_/temp_m_axis_tdata_reg[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(10),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(10),
      O => \i_/temp_m_axis_tdata_reg[10]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(11),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(11),
      O => s_axis_tdata(11)
    );
\i_/temp_m_axis_tdata_reg[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(11),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(11),
      O => \i_/temp_m_axis_tdata_reg[11]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(12),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(12),
      O => s_axis_tdata(12)
    );
\i_/temp_m_axis_tdata_reg[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(12),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(12),
      O => \i_/temp_m_axis_tdata_reg[12]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(13),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(13),
      O => s_axis_tdata(13)
    );
\i_/temp_m_axis_tdata_reg[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(13),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(13),
      O => \i_/temp_m_axis_tdata_reg[13]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(14),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(14),
      O => s_axis_tdata(14)
    );
\i_/temp_m_axis_tdata_reg[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(14),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(14),
      O => \i_/temp_m_axis_tdata_reg[14]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg\,
      I1 => int_axis_t_tvalid,
      I2 => \int_axis_t_tready__0\,
      O => \axis_register_t_inst/store_axis_input_to_temp\
    );
\i_/temp_m_axis_tdata_reg[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => int_axis_t_tvalid_36,
      I2 => \int_axis_t_tready__0_4\,
      O => \axis_register_t_inst/store_axis_input_to_temp_3\
    );
\i_/temp_m_axis_tdata_reg[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_1\,
      I1 => int_axis_t_tvalid_45,
      I2 => \int_axis_t_tready__0_15\,
      O => \axis_register_t_inst/store_axis_input_to_temp_14\
    );
\i_/temp_m_axis_tdata_reg[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_2\,
      I1 => int_axis_t_tvalid_58,
      I2 => \int_axis_t_tready__0_31\,
      O => \axis_register_t_inst/store_axis_input_to_temp_30\
    );
\i_/temp_m_axis_tdata_reg[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(15),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(15),
      O => s_axis_tdata(15)
    );
\i_/temp_m_axis_tdata_reg[15]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(15),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(15),
      O => \i_/temp_m_axis_tdata_reg[15]_i_1__4_n_0\
    );
\i_/temp_m_axis_tdata_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(16),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(16),
      O => s_axis_tdata(16)
    );
\i_/temp_m_axis_tdata_reg[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(16),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(16),
      O => \i_/temp_m_axis_tdata_reg[16]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(17),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(17),
      O => s_axis_tdata(17)
    );
\i_/temp_m_axis_tdata_reg[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(17),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(17),
      O => \i_/temp_m_axis_tdata_reg[17]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(18),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(18),
      O => s_axis_tdata(18)
    );
\i_/temp_m_axis_tdata_reg[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(18),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(18),
      O => \i_/temp_m_axis_tdata_reg[18]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(19),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(19),
      O => s_axis_tdata(19)
    );
\i_/temp_m_axis_tdata_reg[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(19),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(19),
      O => \i_/temp_m_axis_tdata_reg[19]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(1),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(1),
      O => s_axis_tdata(1)
    );
\i_/temp_m_axis_tdata_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(1),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(1),
      O => \i_/temp_m_axis_tdata_reg[1]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(20),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(20),
      O => s_axis_tdata(20)
    );
\i_/temp_m_axis_tdata_reg[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(20),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(20),
      O => \i_/temp_m_axis_tdata_reg[20]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(21),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(21),
      O => s_axis_tdata(21)
    );
\i_/temp_m_axis_tdata_reg[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(21),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(21),
      O => \i_/temp_m_axis_tdata_reg[21]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(22),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(22),
      O => s_axis_tdata(22)
    );
\i_/temp_m_axis_tdata_reg[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(22),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(22),
      O => \i_/temp_m_axis_tdata_reg[22]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(23),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(23),
      O => s_axis_tdata(23)
    );
\i_/temp_m_axis_tdata_reg[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(23),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(23),
      O => \i_/temp_m_axis_tdata_reg[23]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(24),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(24),
      O => s_axis_tdata(24)
    );
\i_/temp_m_axis_tdata_reg[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(24),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(24),
      O => \i_/temp_m_axis_tdata_reg[24]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(25),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(25),
      O => s_axis_tdata(25)
    );
\i_/temp_m_axis_tdata_reg[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(25),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(25),
      O => \i_/temp_m_axis_tdata_reg[25]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(26),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(26),
      O => s_axis_tdata(26)
    );
\i_/temp_m_axis_tdata_reg[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(26),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(26),
      O => \i_/temp_m_axis_tdata_reg[26]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(27),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(27),
      O => s_axis_tdata(27)
    );
\i_/temp_m_axis_tdata_reg[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(27),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(27),
      O => \i_/temp_m_axis_tdata_reg[27]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(28),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(28),
      O => s_axis_tdata(28)
    );
\i_/temp_m_axis_tdata_reg[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(28),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(28),
      O => \i_/temp_m_axis_tdata_reg[28]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(29),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(29),
      O => s_axis_tdata(29)
    );
\i_/temp_m_axis_tdata_reg[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(29),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(29),
      O => \i_/temp_m_axis_tdata_reg[29]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(2),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(2),
      O => s_axis_tdata(2)
    );
\i_/temp_m_axis_tdata_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(2),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(2),
      O => \i_/temp_m_axis_tdata_reg[2]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(30),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(30),
      O => s_axis_tdata(30)
    );
\i_/temp_m_axis_tdata_reg[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(30),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(30),
      O => \i_/temp_m_axis_tdata_reg[30]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(31),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(31),
      O => s_axis_tdata(31)
    );
\i_/temp_m_axis_tdata_reg[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(31),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(31),
      O => \i_/temp_m_axis_tdata_reg[31]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \up_register_genblock.s_axis_u_tready_int_67\,
      I1 => int_axis_u_tvalid_61,
      I2 => int_axis_u_tready_25,
      O => \up_register_genblock.axis_register_u_inst/store_axis_input_to_temp\
    );
\i_/temp_m_axis_tdata_reg[32]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(32),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(32),
      O => s_axis_tdata(32)
    );
\i_/temp_m_axis_tdata_reg[32]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(32),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(32),
      O => \i_/temp_m_axis_tdata_reg[32]_i_2__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(3),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(3),
      O => s_axis_tdata(3)
    );
\i_/temp_m_axis_tdata_reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(3),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(3),
      O => \i_/temp_m_axis_tdata_reg[3]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(4),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(4),
      O => s_axis_tdata(4)
    );
\i_/temp_m_axis_tdata_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(4),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(4),
      O => \i_/temp_m_axis_tdata_reg[4]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(5),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(5),
      O => s_axis_tdata(5)
    );
\i_/temp_m_axis_tdata_reg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(5),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(5),
      O => \i_/temp_m_axis_tdata_reg[5]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(6),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(6),
      O => s_axis_tdata(6)
    );
\i_/temp_m_axis_tdata_reg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(6),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(6),
      O => \i_/temp_m_axis_tdata_reg[6]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(7),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(7),
      O => s_axis_tdata(7)
    );
\i_/temp_m_axis_tdata_reg[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(7),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(7),
      O => \i_/temp_m_axis_tdata_reg[7]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(8),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(8),
      O => s_axis_tdata(8)
    );
\i_/temp_m_axis_tdata_reg[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(8),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(8),
      O => \i_/temp_m_axis_tdata_reg[8]_i_1__0_n_0\
    );
\i_/temp_m_axis_tdata_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg(9),
      I1 => export_rslt_sync,
      I2 => int_axis_u_tdata(9),
      O => s_axis_tdata(9)
    );
\i_/temp_m_axis_tdata_reg[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => partial_sum_reg_41(9),
      I1 => export_rslt_sync_40,
      I2 => int_axis_u_tdata_43(9),
      O => \i_/temp_m_axis_tdata_reg[9]_i_1__0_n_0\
    );
\locked_channels_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => new_transfer,
      O => SR(0)
    );
\mem[6][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \mem_reg[6][29]\,
      I2 => s_axil_ctrl_wdata(0),
      O => D(0)
    );
\rd_ptr_gray_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => m_rst_sync3_reg,
      O => \rst_pipeline_reg[3]_1\(0)
    );
\rst_pipeline_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => rst_pipeline_reg,
      Q => \rst_pipeline_reg_n_0_[1]\,
      R => '0'
    );
\rst_pipeline_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \rst_pipeline_reg_n_0_[1]\,
      Q => \rst_pipeline_reg_n_0_[2]\,
      R => '0'
    );
\rst_pipeline_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => rst_pipeline_reg0,
      Q => \^q\(0),
      R => '0'
    );
\samples_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(0),
      I1 => \multi_channel_genblock.operation_error_reg_reduced\,
      I2 => switch_9,
      O => samples_in_0_5
    );
\samples_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \multi_channel_genblock.operation_error_reg_reduced\,
      I2 => switch_9,
      O => \rst_pipeline_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMultAbs is
  port (
    scaled_diff_axis_data_tvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    scaled_diff_axis_data_tlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[0]\ : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]\ : out STD_LOGIC;
    int_adp_data_m_axis_tready : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast_reg_reg : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[0]_0\ : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    int_adp_grid_m_axis_tvalid : in STD_LOGIC;
    temp_m_axis_tvalid_reg : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_1\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_2\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_3\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_4\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_grid_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_adp_data_m_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_scle_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_adp_scle_m_axis_tvalid : in STD_LOGIC;
    temp_m_axis_tvalid_reg_0 : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_5\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_6\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_7\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[0]_8\ : in STD_LOGIC;
    scaled_diff_axis_data_tready : in STD_LOGIC_VECTOR ( 0 to 0 );
    stage_1_in_axis_data_tlast : in STD_LOGIC;
    m_terminate_frame_reg_13 : in STD_LOGIC;
    p_0_in_14 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMultAbs;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMultAbs is
  signal int_axis_data_tlast : STD_LOGIC;
  signal int_axis_data_tready : STD_LOGIC;
  signal int_axis_data_tvalid : STD_LOGIC;
begin
SubMult_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMult_29
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      core_clk => core_clk,
      int_adp_data_m_axis_tready(0) => int_adp_data_m_axis_tready(0),
      int_adp_data_m_axis_tvalid(0) => int_adp_data_m_axis_tvalid(0),
      int_adp_grid_m_axis_tvalid => int_adp_grid_m_axis_tvalid,
      int_adp_scle_m_axis_tvalid => int_adp_scle_m_axis_tvalid,
      int_axis_data_tlast => int_axis_data_tlast,
      int_axis_data_tready => int_axis_data_tready,
      int_axis_data_tvalid => int_axis_data_tvalid,
      m_axis_tlast_reg_reg => m_axis_tlast_reg_reg,
      \m_axis_tvalid_pipe_reg_reg[1]\ => \m_axis_tvalid_pipe_reg_reg[1]\,
      \m_axis_tvalid_pipe_reg_reg[1]_0\(0) => \m_axis_tvalid_pipe_reg_reg[1]_0\(0),
      \m_axis_tvalid_pipe_reg_reg[1]_1\ => \m_axis_tvalid_pipe_reg_reg[1]_1\,
      \m_axis_tvalid_reg_reg[0]\ => \m_axis_tvalid_reg_reg[0]\,
      \m_axis_tvalid_reg_reg[0]_0\ => \m_axis_tvalid_reg_reg[0]_0\,
      \m_axis_tvalid_reg_reg[0]_1\ => \m_axis_tvalid_reg_reg[0]_1\,
      \m_axis_tvalid_reg_reg[0]_2\ => \m_axis_tvalid_reg_reg[0]_2\,
      \m_axis_tvalid_reg_reg[0]_3\ => \m_axis_tvalid_reg_reg[0]_3\,
      \m_axis_tvalid_reg_reg[0]_4\ => \m_axis_tvalid_reg_reg[0]_4\,
      \m_axis_tvalid_reg_reg[0]_5\ => \m_axis_tvalid_reg_reg[0]_5\,
      \m_axis_tvalid_reg_reg[0]_6\ => \m_axis_tvalid_reg_reg[0]_6\,
      \m_axis_tvalid_reg_reg[0]_7\ => \m_axis_tvalid_reg_reg[0]_7\,
      \m_axis_tvalid_reg_reg[0]_8\ => \m_axis_tvalid_reg_reg[0]_8\,
      m_terminate_frame_reg_13 => m_terminate_frame_reg_13,
      p_0_in_14 => p_0_in_14,
      s_axis_grid_tlast_int(0) => s_axis_grid_tlast_int(0),
      s_axis_scle_tlast_int(0) => s_axis_scle_tlast_int(0),
      stage_1_in_axis_data_tlast => stage_1_in_axis_data_tlast,
      temp_m_axis_tvalid_reg => temp_m_axis_tvalid_reg,
      temp_m_axis_tvalid_reg_0 => temp_m_axis_tvalid_reg_0,
      temp_m_axis_tvalid_reg_reg(0) => temp_m_axis_tvalid_reg_reg(0),
      temp_m_axis_tvalid_reg_reg_0(0) => temp_m_axis_tvalid_reg_reg_0(0)
    );
axis_alu_abs_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisALU__parameterized1\
     port map (
      Q(0) => Q(0),
      core_clk => core_clk,
      int_axis_data_tlast => int_axis_data_tlast,
      int_axis_data_tready => int_axis_data_tready,
      int_axis_data_tvalid => int_axis_data_tvalid,
      \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\ => scaled_diff_axis_data_tvalid(0),
      scaled_diff_axis_data_tlast(0) => scaled_diff_axis_data_tlast(0),
      scaled_diff_axis_data_tready(0) => scaled_diff_axis_data_tready(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMultAbs_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[1]_0\ : out STD_LOGIC;
    \m_axis_tvalid_reg_reg[1]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[1]_2\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[1]_3\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[1]_4\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[1]_5\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_grid_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_scle_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMultAbs_18 : entity is "SubMultAbs";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMultAbs_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMultAbs_18 is
begin
SubMult_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMult_26
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      core_clk => core_clk,
      \m_axis_tvalid_reg_reg[1]\(0) => \m_axis_tvalid_reg_reg[1]\(0),
      \m_axis_tvalid_reg_reg[1]_0\ => \m_axis_tvalid_reg_reg[1]_0\,
      \m_axis_tvalid_reg_reg[1]_1\ => \m_axis_tvalid_reg_reg[1]_1\,
      \m_axis_tvalid_reg_reg[1]_2\ => \m_axis_tvalid_reg_reg[1]_2\,
      \m_axis_tvalid_reg_reg[1]_3\ => \m_axis_tvalid_reg_reg[1]_3\,
      \m_axis_tvalid_reg_reg[1]_4\ => \m_axis_tvalid_reg_reg[1]_4\,
      \m_axis_tvalid_reg_reg[1]_5\ => \m_axis_tvalid_reg_reg[1]_5\,
      s_axis_grid_tlast_int(0) => s_axis_grid_tlast_int(0),
      s_axis_scle_tlast_int(0) => s_axis_scle_tlast_int(0),
      temp_m_axis_tvalid_reg_reg(0) => temp_m_axis_tvalid_reg_reg(0),
      temp_m_axis_tvalid_reg_reg_0(0) => temp_m_axis_tvalid_reg_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMultAbs_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[2]_0\ : out STD_LOGIC;
    \m_axis_tvalid_reg_reg[2]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[2]_2\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[2]_3\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[2]_4\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[2]_5\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_grid_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_scle_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMultAbs_19 : entity is "SubMultAbs";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMultAbs_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMultAbs_19 is
begin
SubMult_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMult_23
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      core_clk => core_clk,
      \m_axis_tvalid_reg_reg[2]\(0) => \m_axis_tvalid_reg_reg[2]\(0),
      \m_axis_tvalid_reg_reg[2]_0\ => \m_axis_tvalid_reg_reg[2]_0\,
      \m_axis_tvalid_reg_reg[2]_1\ => \m_axis_tvalid_reg_reg[2]_1\,
      \m_axis_tvalid_reg_reg[2]_2\ => \m_axis_tvalid_reg_reg[2]_2\,
      \m_axis_tvalid_reg_reg[2]_3\ => \m_axis_tvalid_reg_reg[2]_3\,
      \m_axis_tvalid_reg_reg[2]_4\ => \m_axis_tvalid_reg_reg[2]_4\,
      \m_axis_tvalid_reg_reg[2]_5\ => \m_axis_tvalid_reg_reg[2]_5\,
      s_axis_grid_tlast_int(0) => s_axis_grid_tlast_int(0),
      s_axis_scle_tlast_int(0) => s_axis_scle_tlast_int(0),
      temp_m_axis_tvalid_reg_reg(0) => temp_m_axis_tvalid_reg_reg(0),
      temp_m_axis_tvalid_reg_reg_0(0) => temp_m_axis_tvalid_reg_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMultAbs_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[3]\ : out STD_LOGIC;
    \m_axis_tvalid_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[3]_1\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[3]_2\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[3]_3\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_reg_reg[3]_4\ : in STD_LOGIC;
    \m_axis_tvalid_reg_reg[3]_5\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_grid_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_scle_tlast_int : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMultAbs_20 : entity is "SubMultAbs";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMultAbs_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMultAbs_20 is
begin
SubMult_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMult
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      core_clk => core_clk,
      \m_axis_tvalid_reg_reg[3]\ => \m_axis_tvalid_reg_reg[3]\,
      \m_axis_tvalid_reg_reg[3]_0\(0) => \m_axis_tvalid_reg_reg[3]_0\(0),
      \m_axis_tvalid_reg_reg[3]_1\ => \m_axis_tvalid_reg_reg[3]_1\,
      \m_axis_tvalid_reg_reg[3]_2\ => \m_axis_tvalid_reg_reg[3]_2\,
      \m_axis_tvalid_reg_reg[3]_3\ => \m_axis_tvalid_reg_reg[3]_3\,
      \m_axis_tvalid_reg_reg[3]_4\ => \m_axis_tvalid_reg_reg[3]_4\,
      \m_axis_tvalid_reg_reg[3]_5\ => \m_axis_tvalid_reg_reg[3]_5\,
      s_axis_grid_tlast_int(0) => s_axis_grid_tlast_int(0),
      s_axis_scle_tlast_int(0) => s_axis_scle_tlast_int(0),
      temp_m_axis_tvalid_reg_reg(0) => temp_m_axis_tvalid_reg_reg(0),
      temp_m_axis_tvalid_reg_reg_0(0) => temp_m_axis_tvalid_reg_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MemoryControlUnit is
  port (
    int_axil_rready : out STD_LOGIC;
    int_axil_rready_0 : out STD_LOGIC;
    empty_reg_reg : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_reg : out STD_LOGIC;
    temp_m_axis_tvalid_reg : out STD_LOGIC;
    mem_read_data_valid_reg : out STD_LOGIC;
    int_axil_rvalid : out STD_LOGIC;
    intra_counter_reg : out STD_LOGIC;
    data_inter_counter_reg : out STD_LOGIC;
    full_reg_reg : out STD_LOGIC;
    temp_m_axis_tvalid_reg_1 : out STD_LOGIC;
    mem_read_data_valid_reg_2 : out STD_LOGIC;
    int_axil_rvalid_3 : out STD_LOGIC;
    \data_inter_counter_reg_reg[0]\ : out STD_LOGIC;
    full_reg_reg_0 : out STD_LOGIC;
    temp_m_axis_tvalid_reg_4 : out STD_LOGIC;
    s_axis_tready_reg_reg : out STD_LOGIC;
    \intra_counter_reg_reg[0]\ : out STD_LOGIC;
    error_reg : out STD_LOGIC;
    error_reg_reg : out STD_LOGIC;
    \data_chn_genblock[0].data_fifo_in_axis_tvalid\ : out STD_LOGIC;
    \scle_share_genblock.scle_fifo_in_axis_tvalid\ : out STD_LOGIC;
    \grid_share_genblock.grid_fifo_in_axis_tvalid\ : out STD_LOGIC;
    s_axil_b_arready_reg_reg : out STD_LOGIC;
    s_axil_b_rvalid_pipe_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axil_b_arready_reg_reg_0 : out STD_LOGIC;
    s_axil_b_rvalid_pipe_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \scle_size_reg_reg[4]_0\ : out STD_LOGIC;
    \wr_ptr_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    fsm_rst_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \grid_size_reg_reg[5]_0\ : out STD_LOGIC;
    \wr_ptr_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_ptr_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    operation_error_reg_0 : out STD_LOGIC;
    s_axil_b_rvalid_reg_reg : out STD_LOGIC;
    s_axil_b_rvalid_reg_reg_0 : out STD_LOGIC;
    samples_in_0 : out STD_LOGIC;
    empty_reg_reg_0 : out STD_LOGIC;
    empty_reg : out STD_LOGIC;
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    s_axis_tready_reg_reg_1 : out STD_LOGIC;
    full_reg_reg_1 : out STD_LOGIC;
    \loc_counter_addr_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    enb : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst0 : out STD_LOGIC;
    \ptr_reg_reg[0]\ : out STD_LOGIC;
    \ptr_reg_reg[0]_0\ : out STD_LOGIC;
    s_axis : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \data_reg_reg[0][16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_reg[1][16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_reg[0][16]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \data_reg_reg[0][16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_reg[1][16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_reg[4][16]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \loc_counter_addr_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_aclk : in STD_LOGIC;
    fsm_rst : in STD_LOGIC;
    bram00_ctrl_data_clk : in STD_LOGIC;
    fsm_clk : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg : in STD_LOGIC;
    mem_read_data_valid_reg_reg : in STD_LOGIC;
    s_axi_rvalid_reg_reg : in STD_LOGIC;
    \data_inter_counter_reg_reg[0]_0\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    mem_read_data_valid_reg_reg_0 : in STD_LOGIC;
    s_axi_rvalid_reg_reg_0 : in STD_LOGIC;
    \data_inter_counter_reg_reg[0]_1\ : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    s_axis_tready_reg_reg_2 : in STD_LOGIC;
    error_reg_reg_0 : in STD_LOGIC;
    error_reg_reg_1 : in STD_LOGIC;
    m_axis_tvalid_reg_reg : in STD_LOGIC;
    m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    m_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    empty_reg_reg_1 : in STD_LOGIC;
    int_ram_grid_b_axil_arready : in STD_LOGIC;
    int_ram_grid_b_axil_rvalid : in STD_LOGIC;
    int_ram_scle_b_axil_arready : in STD_LOGIC;
    int_ram_scle_b_axil_rvalid : in STD_LOGIC;
    switch : in STD_LOGIC;
    s_axil_b_rvalid_reg : in STD_LOGIC;
    s_axil_b_rvalid_reg_5 : in STD_LOGIC;
    int_mcu_grid_m_axis_tready : in STD_LOGIC;
    int_mcu_scle_m_axis_tready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    operation_start : in STD_LOGIC;
    \glo_fsm_state_reg[0]_0\ : in STD_LOGIC;
    shift1 : in STD_LOGIC;
    m_axi_r : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \scle_size_reg_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    shift1_6 : in STD_LOGIC;
    \mem_read_data_reg_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_size_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \grid_size_reg_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MemoryControlUnit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MemoryControlUnit is
  signal \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_0\ : STD_LOGIC;
  signal \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_16\ : STD_LOGIC;
  signal \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_18\ : STD_LOGIC;
  signal \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_19\ : STD_LOGIC;
  signal \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_20\ : STD_LOGIC;
  signal \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_21\ : STD_LOGIC;
  signal \data_chn_genblock[0].data_fifo_in_axis_tlast\ : STD_LOGIC;
  signal \^data_chn_genblock[0].data_fifo_in_axis_tvalid\ : STD_LOGIC;
  signal data_size_reg : STD_LOGIC;
  signal \data_size_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_size_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_size_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_size_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_size_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_size_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_size_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_size_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_size_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal empty_next : STD_LOGIC;
  signal \^error_reg\ : STD_LOGIC;
  signal \^error_reg_reg\ : STD_LOGIC;
  signal \^full_reg\ : STD_LOGIC;
  signal \^full_reg_reg\ : STD_LOGIC;
  signal \^full_reg_reg_0\ : STD_LOGIC;
  signal \^full_reg_reg_1\ : STD_LOGIC;
  signal glo_fsm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal glo_fsm_state_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \glo_fsm_state_next_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \glo_fsm_state_next_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \glo_fsm_state_next_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \glo_fsm_state_next_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_21\ : STD_LOGIC;
  signal \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_22\ : STD_LOGIC;
  signal \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_23\ : STD_LOGIC;
  signal \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_24\ : STD_LOGIC;
  signal \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_25\ : STD_LOGIC;
  signal \grid_share_genblock.grid_fifo_in_axis_tlast\ : STD_LOGIC;
  signal \^grid_share_genblock.grid_fifo_in_axis_tvalid\ : STD_LOGIC;
  signal grid_size_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal internal_error : STD_LOGIC;
  signal intra_counter_reg0 : STD_LOGIC;
  signal intra_counter_reg0_0 : STD_LOGIC;
  signal \^intra_counter_reg_reg[0]\ : STD_LOGIC;
  signal m_axis_tdata_reg : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal \operation_error_i_1__4_n_0\ : STD_LOGIC;
  signal peripheral_operation_error : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_25\ : STD_LOGIC;
  signal \scle_share_genblock.scle_fifo_in_axis_tlast\ : STD_LOGIC;
  signal \^scle_share_genblock.scle_fifo_in_axis_tvalid\ : STD_LOGIC;
  signal \scle_size_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \scle_size_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \scle_size_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \scle_size_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \scle_size_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \scle_size_reg_reg_n_0_[5]\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \glo_fsm_state_next_reg[0]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \glo_fsm_state_next_reg[0]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \glo_fsm_state_next_reg[0]_i_1\ : label is "soft_lutpair230";
  attribute XILINX_LEGACY_PRIM of \glo_fsm_state_next_reg[1]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \glo_fsm_state_next_reg[1]\ : label is "VCC:GE";
  attribute SOFT_HLUTNM of \glo_fsm_state_next_reg[1]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \glo_fsm_state_next_reg[2]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \glo_fsm_state_next_reg[2]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \samples_out[0]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \samples_out[1]_i_1__1\ : label is "soft_lutpair232";
begin
  \data_chn_genblock[0].data_fifo_in_axis_tvalid\ <= \^data_chn_genblock[0].data_fifo_in_axis_tvalid\;
  error_reg <= \^error_reg\;
  error_reg_reg <= \^error_reg_reg\;
  full_reg <= \^full_reg\;
  full_reg_reg <= \^full_reg_reg\;
  full_reg_reg_0 <= \^full_reg_reg_0\;
  full_reg_reg_1 <= \^full_reg_reg_1\;
  \grid_share_genblock.grid_fifo_in_axis_tvalid\ <= \^grid_share_genblock.grid_fifo_in_axis_tvalid\;
  \intra_counter_reg_reg[0]\ <= \^intra_counter_reg_reg[0]\;
  \scle_share_genblock.scle_fifo_in_axis_tvalid\ <= \^scle_share_genblock.scle_fifo_in_axis_tvalid\;
\data_chn_genblock[0].MCULocalFSM_data_pos_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MCULocalBramFSM
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      \FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0\(5 downto 0) => grid_size_reg(5 downto 0),
      \FSM_sequential_loc_fsm_state_next_reg[0]_i_1_1\ => \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_25\,
      \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(8) => \data_size_reg_reg_n_0_[8]\,
      \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(7) => \data_size_reg_reg_n_0_[7]\,
      \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(6) => \data_size_reg_reg_n_0_[6]\,
      \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(5) => \data_size_reg_reg_n_0_[5]\,
      \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(4) => \data_size_reg_reg_n_0_[4]\,
      \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(3) => \data_size_reg_reg_n_0_[3]\,
      \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(2) => \data_size_reg_reg_n_0_[2]\,
      \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(1) => \data_size_reg_reg_n_0_[1]\,
      \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0\(0) => \data_size_reg_reg_n_0_[0]\,
      Q(2 downto 0) => glo_fsm_state(2 downto 0),
      bram00_ctrl_data_clk => bram00_ctrl_data_clk,
      enb(0) => enb(0),
      error_reg_reg_0 => \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_0\,
      fsm_rst => fsm_rst,
      \glo_fsm_state_reg[2]\ => \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_16\,
      intra_counter_reg0 => intra_counter_reg0,
      \intra_counter_reg_reg[0]_0\ => \^intra_counter_reg_reg[0]\,
      \intra_counter_reg_reg[0]_1\ => \^full_reg_reg_0\,
      \loc_counter_addr_reg_reg[0]_0\ => \^full_reg_reg_1\,
      \loc_counter_addr_reg_reg[7]_0\(7 downto 0) => \loc_counter_addr_reg_reg[7]\(7 downto 0),
      m_axis_tlast_reg_reg(4) => \data_chn_genblock[0].data_fifo_in_axis_tlast\,
      m_axis_tlast_reg_reg(3) => \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_18\,
      m_axis_tlast_reg_reg(2) => \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_19\,
      m_axis_tlast_reg_reg(1) => \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_20\,
      m_axis_tlast_reg_reg(0) => \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_21\,
      m_axis_tvalid_reg_reg => \^data_chn_genblock[0].data_fifo_in_axis_tvalid\,
      m_axis_tvalid_reg_reg_0 => m_axis_tvalid_reg_reg,
      rst0 => rst0,
      s_axis_tready_reg_reg => s_axis_tready_reg_reg,
      s_axis_tready_reg_reg_0 => s_axis_tready_reg_reg_2,
      temp_m_axis_tvalid_reg_4 => temp_m_axis_tvalid_reg_4,
      temp_m_axis_tvalid_reg_reg => temp_m_axis_tvalid_reg_reg_1
    );
\data_chn_genblock[0].axis_fifo_data_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_srl_fifo__parameterized0\
     port map (
      D(4) => \data_chn_genblock[0].data_fifo_in_axis_tlast\,
      D(3) => \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_18\,
      D(2) => \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_19\,
      D(1) => \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_20\,
      D(0) => \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_21\,
      bram00_ctrl_data_clk => bram00_ctrl_data_clk,
      \data_chn_genblock[0].data_fifo_in_axis_tvalid\ => \^data_chn_genblock[0].data_fifo_in_axis_tvalid\,
      \data_reg_reg[4][16]_0\(4 downto 0) => \data_reg_reg[4][16]\(4 downto 0),
      empty_reg_reg_0 => empty_reg_reg,
      empty_reg_reg_1 => empty_reg_reg_1,
      fsm_rst => fsm_rst,
      full_reg_reg_0 => \^full_reg_reg_0\,
      full_reg_reg_1 => \^full_reg_reg_1\,
      intra_counter_reg0 => intra_counter_reg0,
      \loc_counter_addr_reg_reg[0]\ => \^intra_counter_reg_reg[0]\
    );
\data_size_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \data_size_reg_reg[8]_0\(0),
      Q => \data_size_reg_reg_n_0_[0]\,
      R => '0'
    );
\data_size_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \data_size_reg_reg[8]_0\(1),
      Q => \data_size_reg_reg_n_0_[1]\,
      R => '0'
    );
\data_size_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \data_size_reg_reg[8]_0\(2),
      Q => \data_size_reg_reg_n_0_[2]\,
      R => '0'
    );
\data_size_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \data_size_reg_reg[8]_0\(3),
      Q => \data_size_reg_reg_n_0_[3]\,
      R => '0'
    );
\data_size_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \data_size_reg_reg[8]_0\(4),
      Q => \data_size_reg_reg_n_0_[4]\,
      R => '0'
    );
\data_size_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \data_size_reg_reg[8]_0\(5),
      Q => \data_size_reg_reg_n_0_[5]\,
      R => '0'
    );
\data_size_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \data_size_reg_reg[8]_0\(6),
      Q => \data_size_reg_reg_n_0_[6]\,
      R => '0'
    );
\data_size_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \data_size_reg_reg[8]_0\(7),
      Q => \data_size_reg_reg_n_0_[7]\,
      R => '0'
    );
\data_size_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \data_size_reg_reg[8]_0\(8),
      Q => \data_size_reg_reg_n_0_[8]\,
      R => '0'
    );
\glo_fsm_state_next_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_25\,
      D => \glo_fsm_state_next_reg[0]_i_1_n_0\,
      G => \glo_fsm_state_next_reg[2]_i_2_n_0\,
      GE => '1',
      Q => glo_fsm_state_next(0)
    );
\glo_fsm_state_next_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B20022"
    )
        port map (
      I0 => glo_fsm_state(1),
      I1 => glo_fsm_state(0),
      I2 => operation_start,
      I3 => glo_fsm_state(2),
      I4 => \glo_fsm_state_reg[0]_0\,
      O => \glo_fsm_state_next_reg[0]_i_1_n_0\
    );
\glo_fsm_state_next_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_25\,
      D => \glo_fsm_state_next_reg[1]_i_1_n_0\,
      G => \glo_fsm_state_next_reg[2]_i_2_n_0\,
      GE => '1',
      Q => glo_fsm_state_next(1)
    );
\glo_fsm_state_next_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => glo_fsm_state(0),
      I1 => glo_fsm_state(1),
      I2 => glo_fsm_state(2),
      O => \glo_fsm_state_next_reg[1]_i_1_n_0\
    );
\glo_fsm_state_next_reg[2]\: unisim.vcomponents.LDCP
     port map (
      CLR => fsm_rst,
      D => \glo_fsm_state_next_reg[2]_i_1_n_0\,
      G => \glo_fsm_state_next_reg[2]_i_2_n_0\,
      PRE => internal_error,
      Q => glo_fsm_state_next(2)
    );
\glo_fsm_state_next_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000090"
    )
        port map (
      I0 => glo_fsm_state(1),
      I1 => glo_fsm_state(0),
      I2 => operation_start,
      I3 => glo_fsm_state(2),
      I4 => \glo_fsm_state_reg[0]_0\,
      O => \glo_fsm_state_next_reg[2]_i_1_n_0\
    );
\glo_fsm_state_next_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => glo_fsm_state(2),
      I1 => glo_fsm_state(1),
      I2 => glo_fsm_state(0),
      O => \glo_fsm_state_next_reg[2]_i_2_n_0\
    );
\glo_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => glo_fsm_state_next(0),
      Q => glo_fsm_state(0),
      R => fsm_rst
    );
\glo_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => glo_fsm_state_next(1),
      Q => glo_fsm_state(1),
      R => fsm_rst
    );
\glo_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => glo_fsm_state_next(2),
      Q => glo_fsm_state(2),
      R => fsm_rst
    );
\grid_share_genblock.MCULocalFSM_grid_pos_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MCULocalAxilFSM__parameterized0\
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      AS(0) => internal_error,
      CO(0) => CO(0),
      D(4) => \grid_share_genblock.grid_fifo_in_axis_tlast\,
      D(3) => \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_21\,
      D(2) => \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_22\,
      D(1) => \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_23\,
      D(0) => \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_24\,
      E(0) => empty_next,
      Q(1 downto 0) => fsm_rst_0(1 downto 0),
      \data_inter_counter_reg_reg[0]_0\ => \data_inter_counter_reg_reg[0]\,
      \data_inter_counter_reg_reg[0]_1\ => \data_inter_counter_reg_reg[0]_1\,
      error_reg => \^error_reg\,
      error_reg_reg_0 => \^error_reg_reg\,
      error_reg_reg_1 => error_reg_reg_1,
      forward_reg_next_carry_i_1(8) => \data_size_reg_reg_n_0_[8]\,
      forward_reg_next_carry_i_1(7) => \data_size_reg_reg_n_0_[7]\,
      forward_reg_next_carry_i_1(6) => \data_size_reg_reg_n_0_[6]\,
      forward_reg_next_carry_i_1(5) => \data_size_reg_reg_n_0_[5]\,
      forward_reg_next_carry_i_1(4) => \data_size_reg_reg_n_0_[4]\,
      forward_reg_next_carry_i_1(3) => \data_size_reg_reg_n_0_[3]\,
      forward_reg_next_carry_i_1(2) => \data_size_reg_reg_n_0_[2]\,
      forward_reg_next_carry_i_1(1) => \data_size_reg_reg_n_0_[1]\,
      forward_reg_next_carry_i_1(0) => \data_size_reg_reg_n_0_[0]\,
      fsm_rst => fsm_rst,
      \glo_fsm_state_reg[2]\ => \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_0\,
      \grid_size_reg_reg[4]\ => \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_25\,
      \grid_size_reg_reg[5]\ => \grid_size_reg_reg[5]_0\,
      int_ram_grid_b_axil_arready => int_ram_grid_b_axil_arready,
      int_ram_grid_b_axil_rvalid => int_ram_grid_b_axil_rvalid,
      \intra_counter_reg_reg[8]_0\ => \^full_reg_reg\,
      \loc_fsm_state_next_reg[1]_i_1__0_0\ => \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_16\,
      \loc_fsm_state_reg[0]_0\(2 downto 0) => glo_fsm_state(2 downto 0),
      m_axis_tvalid_reg_reg => \^grid_share_genblock.grid_fifo_in_axis_tvalid\,
      m_axis_tvalid_reg_reg_0 => m_axis_tvalid_reg_reg_1,
      \mem_read_data_reg_reg[13]\(3 downto 0) => \mem_read_data_reg_reg[13]\(3 downto 0),
      mem_read_data_valid_reg_reg => mem_read_data_valid_reg_2,
      mem_read_data_valid_reg_reg_0 => mem_read_data_valid_reg_reg_0,
      \rd_ptr_reg_reg[1]\(1 downto 0) => \rd_ptr_reg_reg[1]_0\(1 downto 0),
      s_axi_rvalid_reg_reg => int_axil_rvalid_3,
      s_axi_rvalid_reg_reg_0 => s_axi_rvalid_reg_reg_0,
      s_axil_b_arready_reg_reg => s_axil_b_arready_reg_reg,
      s_axil_b_rvalid_pipe_reg_reg(0) => s_axil_b_rvalid_pipe_reg_reg(0),
      s_axil_b_rvalid_reg => s_axil_b_rvalid_reg,
      s_axil_b_rvalid_reg_reg => s_axil_b_rvalid_reg_reg,
      s_axil_scle_aclk => s_axil_scle_aclk,
      s_axis_tready_reg_reg => int_axil_rready_0,
      s_axis_tready_reg_reg_0(0) => s_axis_tready_reg_reg_1,
      temp_m_axis_tlast_reg_reg(5 downto 0) => grid_size_reg(5 downto 0),
      temp_m_axis_tvalid_reg_1 => temp_m_axis_tvalid_reg_1,
      temp_m_axis_tvalid_reg_reg => temp_m_axis_tvalid_reg_reg_0,
      \wr_ptr_reg_reg[1]\(1 downto 0) => \wr_ptr_reg_reg[1]_0\(1 downto 0)
    );
\grid_share_genblock.axis_fifo_grid_pos_batch_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_srl_fifo
     port map (
      D(4) => \grid_share_genblock.grid_fifo_in_axis_tlast\,
      D(3) => \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_21\,
      D(2) => \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_22\,
      D(1) => \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_23\,
      D(0) => \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_24\,
      E(0) => empty_next,
      \data_reg_reg[0][16]_0\(4 downto 0) => \data_reg_reg[0][16]_0\(4 downto 0),
      \data_reg_reg[0][16]_1\(0) => \data_reg_reg[0][16]_1\(0),
      \data_reg_reg[1][16]_0\(0) => \data_reg_reg[1][16]_0\(0),
      empty_reg_reg_0 => empty_reg_reg_0,
      empty_reg_reg_1 => \^grid_share_genblock.grid_fifo_in_axis_tvalid\,
      fsm_rst => fsm_rst,
      full_reg_reg_0 => \^full_reg_reg\,
      int_mcu_grid_m_axis_tready => int_mcu_grid_m_axis_tready,
      \ptr_reg_reg[0]_0\ => \ptr_reg_reg[0]_0\,
      s_axil_scle_aclk => s_axil_scle_aclk,
      shift1_6 => shift1_6
    );
\grid_size_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \grid_size_reg_reg[5]_1\(0),
      Q => grid_size_reg(0),
      R => '0'
    );
\grid_size_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \grid_size_reg_reg[5]_1\(1),
      Q => grid_size_reg(1),
      R => '0'
    );
\grid_size_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \grid_size_reg_reg[5]_1\(2),
      Q => grid_size_reg(2),
      R => '0'
    );
\grid_size_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \grid_size_reg_reg[5]_1\(3),
      Q => grid_size_reg(3),
      R => '0'
    );
\grid_size_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \grid_size_reg_reg[5]_1\(4),
      Q => grid_size_reg(4),
      R => '0'
    );
\grid_size_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \grid_size_reg_reg[5]_1\(5),
      Q => grid_size_reg(5),
      R => '0'
    );
\operation_error_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => glo_fsm_state_next(0),
      I1 => glo_fsm_state_next(2),
      I2 => glo_fsm_state_next(1),
      O => \operation_error_i_1__4_n_0\
    );
operation_error_reg: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => '1',
      D => \operation_error_i_1__4_n_0\,
      Q => peripheral_operation_error(0),
      R => fsm_rst
    );
\samples_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => peripheral_operation_error(0),
      I1 => switch,
      O => samples_in_0
    );
\samples_out[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => peripheral_operation_error(0),
      I1 => switch,
      O => operation_error_reg_0
    );
\scle_share_genblock.MCULocalFSM_scle_pos_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MCULocalAxilFSM
     port map (
      AR(0) => \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_25\,
      D(4) => \scle_share_genblock.scle_fifo_in_axis_tlast\,
      D(3 downto 0) => m_axis_tdata_reg(15 downto 12),
      E(0) => intra_counter_reg0_0,
      Q(1 downto 0) => Q(1 downto 0),
      data_inter_counter_reg => data_inter_counter_reg,
      \data_inter_counter_reg_reg[0]_0\ => \data_inter_counter_reg_reg[0]_0\,
      error_reg => \^error_reg\,
      error_reg_reg_0 => error_reg_reg_0,
      fsm_rst => fsm_rst,
      \glo_fsm_state_reg[1]\ => \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_0\,
      \glo_fsm_state_reg[1]_0\ => \^error_reg_reg\,
      int_ram_scle_b_axil_arready => int_ram_scle_b_axil_arready,
      int_ram_scle_b_axil_rvalid => int_ram_scle_b_axil_rvalid,
      \intra_counter_reg_reg[0]_0\ => intra_counter_reg,
      \intra_counter_reg_reg[0]_1\ => \^full_reg\,
      \loc_counter_addr_reg_reg[2]_0\(2 downto 0) => \loc_counter_addr_reg_reg[2]\(2 downto 0),
      \loc_fsm_state_next_reg[1]_i_1_0\ => \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_16\,
      \loc_fsm_state_reg[0]_0\(2 downto 0) => glo_fsm_state(2 downto 0),
      m_axi_r(3 downto 0) => m_axi_r(3 downto 0),
      m_axis_tvalid_reg_reg => \^scle_share_genblock.scle_fifo_in_axis_tvalid\,
      m_axis_tvalid_reg_reg_0 => m_axis_tvalid_reg_reg_0,
      mem_read_data_valid_reg_reg => mem_read_data_valid_reg,
      mem_read_data_valid_reg_reg_0 => mem_read_data_valid_reg_reg,
      \rd_ptr_reg_reg[1]\(1 downto 0) => \rd_ptr_reg_reg[1]\(1 downto 0),
      s_axi_rvalid_reg_reg => int_axil_rvalid,
      s_axi_rvalid_reg_reg_0 => s_axi_rvalid_reg_reg,
      s_axil_b_arready_reg_reg => s_axil_b_arready_reg_reg_0,
      s_axil_b_rvalid_pipe_reg_reg(0) => s_axil_b_rvalid_pipe_reg_reg_0(0),
      s_axil_b_rvalid_reg_5 => s_axil_b_rvalid_reg_5,
      s_axil_b_rvalid_reg_reg => s_axil_b_rvalid_reg_reg_0,
      s_axil_scle_aclk => s_axil_scle_aclk,
      s_axis_tready_reg_reg => int_axil_rready,
      s_axis_tready_reg_reg_0(0) => s_axis_tready_reg_reg_0,
      \scle_size_reg_reg[4]\ => \scle_size_reg_reg[4]_0\,
      temp_m_axis_tlast_reg_reg(5) => \scle_size_reg_reg_n_0_[5]\,
      temp_m_axis_tlast_reg_reg(4) => \scle_size_reg_reg_n_0_[4]\,
      temp_m_axis_tlast_reg_reg(3) => \scle_size_reg_reg_n_0_[3]\,
      temp_m_axis_tlast_reg_reg(2) => \scle_size_reg_reg_n_0_[2]\,
      temp_m_axis_tlast_reg_reg(1) => \scle_size_reg_reg_n_0_[1]\,
      temp_m_axis_tlast_reg_reg(0) => \scle_size_reg_reg_n_0_[0]\,
      temp_m_axis_tvalid_reg => temp_m_axis_tvalid_reg,
      temp_m_axis_tvalid_reg_reg => temp_m_axis_tvalid_reg_reg,
      \wr_ptr_reg_reg[1]\(1 downto 0) => \wr_ptr_reg_reg[1]\(1 downto 0)
    );
\scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_srl_fifo_2
     port map (
      D(4) => \scle_share_genblock.scle_fifo_in_axis_tlast\,
      D(3 downto 0) => m_axis_tdata_reg(15 downto 12),
      E(0) => intra_counter_reg0_0,
      \data_reg_reg[0][16]_0\(0) => \data_reg_reg[0][16]\(0),
      \data_reg_reg[1][16]_0\(0) => \data_reg_reg[1][16]\(0),
      empty_reg_reg_0 => empty_reg,
      empty_reg_reg_1 => \^scle_share_genblock.scle_fifo_in_axis_tvalid\,
      fsm_rst => fsm_rst,
      full_reg_reg_0 => \^full_reg\,
      int_mcu_scle_m_axis_tready => int_mcu_scle_m_axis_tready,
      \ptr_reg_reg[0]_0\ => \ptr_reg_reg[0]\,
      s_axil_scle_aclk => s_axil_scle_aclk,
      s_axis(4 downto 0) => s_axis(4 downto 0),
      shift1 => shift1
    );
\scle_size_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => glo_fsm_state_next(1),
      I1 => glo_fsm_state_next(0),
      I2 => glo_fsm_state_next(2),
      I3 => fsm_rst,
      O => data_size_reg
    );
\scle_size_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \scle_size_reg_reg[5]_0\(0),
      Q => \scle_size_reg_reg_n_0_[0]\,
      R => '0'
    );
\scle_size_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \scle_size_reg_reg[5]_0\(1),
      Q => \scle_size_reg_reg_n_0_[1]\,
      R => '0'
    );
\scle_size_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \scle_size_reg_reg[5]_0\(2),
      Q => \scle_size_reg_reg_n_0_[2]\,
      R => '0'
    );
\scle_size_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \scle_size_reg_reg[5]_0\(3),
      Q => \scle_size_reg_reg_n_0_[3]\,
      R => '0'
    );
\scle_size_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \scle_size_reg_reg[5]_0\(4),
      Q => \scle_size_reg_reg_n_0_[4]\,
      R => '0'
    );
\scle_size_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => fsm_clk,
      CE => data_size_reg,
      D => \scle_size_reg_reg[5]_0\(5),
      Q => \scle_size_reg_reg_n_0_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RSWAFFunction is
  port (
    s_axis_tready_reg_reg : out STD_LOGIC;
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    int_axis_act_func_tvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_axis_act_func_tlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_adp_data_m_axis_tready : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast_reg_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_clk : in STD_LOGIC;
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg\ : in STD_LOGIC;
    s_axis_l_tready_int : in STD_LOGIC;
    int_adp_grid_m_axis_tvalid : in STD_LOGIC;
    int_adp_data_m_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_adp_scle_m_axis_tvalid : in STD_LOGIC;
    int_axis_act_func_tready : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in_10 : in STD_LOGIC;
    m_terminate_frame_reg : in STD_LOGIC;
    p_0_in_11 : in STD_LOGIC;
    m_terminate_frame_reg_12 : in STD_LOGIC;
    stage_1_in_axis_data_tlast : in STD_LOGIC;
    m_terminate_frame_reg_13 : in STD_LOGIC;
    p_0_in_14 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RSWAFFunction;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RSWAFFunction is
  signal \grid_share_genblock.axis_broadcast_inst_n_3\ : STD_LOGIC;
  signal m_axis_tvalid_next : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m_axis_tvalid_next_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_axis_grid_tlast_int : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axis_grid_tvalid_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_axis_scle_tlast_int : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axis_scle_tvalid_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_axis_tready_reg_reg\ : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal scaled_diff_axis_data_tlast : STD_LOGIC_VECTOR ( 0 to 0 );
  signal scaled_diff_axis_data_tready : STD_LOGIC_VECTOR ( 0 to 0 );
  signal scaled_diff_axis_data_tvalid : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \scle_share_genblock.axis_broadcast_inst_n_3\ : STD_LOGIC;
  signal \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_3\ : STD_LOGIC;
  signal \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_4\ : STD_LOGIC;
  signal \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_8\ : STD_LOGIC;
  signal \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_9\ : STD_LOGIC;
  signal \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_2\ : STD_LOGIC;
  signal \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_3\ : STD_LOGIC;
  signal \sub_mult_abs_chn_genblock[2].SubMultAbs_inst_n_2\ : STD_LOGIC;
  signal \sub_mult_abs_chn_genblock[2].SubMultAbs_inst_n_3\ : STD_LOGIC;
  signal \sub_mult_abs_chn_genblock[3].SubMultAbs_inst_n_1\ : STD_LOGIC;
  signal \sub_mult_abs_chn_genblock[3].SubMultAbs_inst_n_3\ : STD_LOGIC;
  signal temp_m_axis_tvalid_reg : STD_LOGIC;
  signal temp_m_axis_tvalid_reg_0 : STD_LOGIC;
begin
  s_axis_tready_reg_reg <= \^s_axis_tready_reg_reg\;
  s_axis_tready_reg_reg_0 <= \^s_axis_tready_reg_reg_0\;
Sech2Lutram_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisRom
     port map (
      Q(0) => Q(0),
      core_clk => core_clk,
      int_axis_act_func_tlast(0) => int_axis_act_func_tlast(0),
      int_axis_act_func_tready(0) => int_axis_act_func_tready(0),
      \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0\ => int_axis_act_func_tvalid(0),
      \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg_0\ => \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg\,
      s_axis_l_tready_int => s_axis_l_tready_int,
      scaled_diff_axis_data_tlast(0) => scaled_diff_axis_data_tlast(0),
      scaled_diff_axis_data_tready(0) => scaled_diff_axis_data_tready(0),
      scaled_diff_axis_data_tvalid(0) => scaled_diff_axis_data_tvalid(0)
    );
\grid_share_genblock.axis_broadcast_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_broadcast
     port map (
      D(3 downto 0) => m_axis_tvalid_next_1(3 downto 0),
      Q(0) => Q(0),
      core_clk => core_clk,
      int_adp_grid_m_axis_tvalid => int_adp_grid_m_axis_tvalid,
      \m_axis_tvalid_reg_reg[3]_0\(3 downto 0) => s_axis_grid_tvalid_int(3 downto 0),
      m_terminate_frame_reg => m_terminate_frame_reg,
      p_0_in_10 => p_0_in_10,
      s_axis_grid_tlast_int(0) => s_axis_grid_tlast_int(0),
      s_axis_tready_reg_reg_0 => \^s_axis_tready_reg_reg\,
      temp_m_axis_tvalid_reg => temp_m_axis_tvalid_reg,
      temp_m_axis_tvalid_reg_reg_0 => \grid_share_genblock.axis_broadcast_inst_n_3\,
      temp_m_axis_tvalid_reg_reg_1 => \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_3\
    );
\scle_share_genblock.axis_broadcast_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_broadcast_17
     port map (
      D(3 downto 0) => m_axis_tvalid_next(3 downto 0),
      Q(0) => Q(0),
      core_clk => core_clk,
      int_adp_scle_m_axis_tvalid => int_adp_scle_m_axis_tvalid,
      \m_axis_tvalid_reg_reg[3]_0\(3 downto 0) => s_axis_scle_tvalid_int(3 downto 0),
      m_terminate_frame_reg_12 => m_terminate_frame_reg_12,
      p_0_in_11 => p_0_in_11,
      s_axis_scle_tlast_int(0) => s_axis_scle_tlast_int(0),
      s_axis_tready_reg_reg_0 => \^s_axis_tready_reg_reg_0\,
      temp_m_axis_tvalid_reg => temp_m_axis_tvalid_reg_0,
      temp_m_axis_tvalid_reg_reg_0 => \scle_share_genblock.axis_broadcast_inst_n_3\,
      temp_m_axis_tvalid_reg_reg_1 => \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_8\
    );
\sub_mult_abs_chn_genblock[0].SubMultAbs_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMultAbs
     port map (
      D(0) => m_axis_tvalid_next_1(0),
      Q(0) => Q(0),
      core_clk => core_clk,
      int_adp_data_m_axis_tready(0) => int_adp_data_m_axis_tready(0),
      int_adp_data_m_axis_tvalid(0) => int_adp_data_m_axis_tvalid(0),
      int_adp_grid_m_axis_tvalid => int_adp_grid_m_axis_tvalid,
      int_adp_scle_m_axis_tvalid => int_adp_scle_m_axis_tvalid,
      m_axis_tlast_reg_reg => m_axis_tlast_reg_reg,
      \m_axis_tvalid_pipe_reg_reg[1]\ => \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_4\,
      \m_axis_tvalid_pipe_reg_reg[1]_0\(0) => m_axis_tvalid_next(0),
      \m_axis_tvalid_pipe_reg_reg[1]_1\ => \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_9\,
      \m_axis_tvalid_reg_reg[0]\ => \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_3\,
      \m_axis_tvalid_reg_reg[0]_0\ => \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_8\,
      \m_axis_tvalid_reg_reg[0]_1\ => \^s_axis_tready_reg_reg\,
      \m_axis_tvalid_reg_reg[0]_2\ => \sub_mult_abs_chn_genblock[2].SubMultAbs_inst_n_2\,
      \m_axis_tvalid_reg_reg[0]_3\ => \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_2\,
      \m_axis_tvalid_reg_reg[0]_4\ => \sub_mult_abs_chn_genblock[3].SubMultAbs_inst_n_1\,
      \m_axis_tvalid_reg_reg[0]_5\ => \^s_axis_tready_reg_reg_0\,
      \m_axis_tvalid_reg_reg[0]_6\ => \sub_mult_abs_chn_genblock[2].SubMultAbs_inst_n_3\,
      \m_axis_tvalid_reg_reg[0]_7\ => \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_3\,
      \m_axis_tvalid_reg_reg[0]_8\ => \sub_mult_abs_chn_genblock[3].SubMultAbs_inst_n_3\,
      m_terminate_frame_reg_13 => m_terminate_frame_reg_13,
      p_0_in_14 => p_0_in_14,
      s_axis_grid_tlast_int(0) => s_axis_grid_tlast_int(0),
      s_axis_scle_tlast_int(0) => s_axis_scle_tlast_int(0),
      scaled_diff_axis_data_tlast(0) => scaled_diff_axis_data_tlast(0),
      scaled_diff_axis_data_tready(0) => scaled_diff_axis_data_tready(0),
      scaled_diff_axis_data_tvalid(0) => scaled_diff_axis_data_tvalid(0),
      stage_1_in_axis_data_tlast => stage_1_in_axis_data_tlast,
      temp_m_axis_tvalid_reg => temp_m_axis_tvalid_reg,
      temp_m_axis_tvalid_reg_0 => temp_m_axis_tvalid_reg_0,
      temp_m_axis_tvalid_reg_reg(0) => s_axis_grid_tvalid_int(0),
      temp_m_axis_tvalid_reg_reg_0(0) => s_axis_scle_tvalid_int(0)
    );
\sub_mult_abs_chn_genblock[1].SubMultAbs_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMultAbs_18
     port map (
      D(0) => m_axis_tvalid_next_1(1),
      Q(0) => Q(0),
      core_clk => core_clk,
      \m_axis_tvalid_reg_reg[1]\(0) => m_axis_tvalid_next(1),
      \m_axis_tvalid_reg_reg[1]_0\ => \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_2\,
      \m_axis_tvalid_reg_reg[1]_1\ => \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_3\,
      \m_axis_tvalid_reg_reg[1]_2\ => \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_4\,
      \m_axis_tvalid_reg_reg[1]_3\ => \grid_share_genblock.axis_broadcast_inst_n_3\,
      \m_axis_tvalid_reg_reg[1]_4\ => \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_9\,
      \m_axis_tvalid_reg_reg[1]_5\ => \scle_share_genblock.axis_broadcast_inst_n_3\,
      s_axis_grid_tlast_int(0) => s_axis_grid_tlast_int(0),
      s_axis_scle_tlast_int(0) => s_axis_scle_tlast_int(0),
      temp_m_axis_tvalid_reg_reg(0) => s_axis_grid_tvalid_int(1),
      temp_m_axis_tvalid_reg_reg_0(0) => s_axis_scle_tvalid_int(1)
    );
\sub_mult_abs_chn_genblock[2].SubMultAbs_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMultAbs_19
     port map (
      D(0) => m_axis_tvalid_next_1(2),
      Q(0) => Q(0),
      core_clk => core_clk,
      \m_axis_tvalid_reg_reg[2]\(0) => m_axis_tvalid_next(2),
      \m_axis_tvalid_reg_reg[2]_0\ => \sub_mult_abs_chn_genblock[2].SubMultAbs_inst_n_2\,
      \m_axis_tvalid_reg_reg[2]_1\ => \sub_mult_abs_chn_genblock[2].SubMultAbs_inst_n_3\,
      \m_axis_tvalid_reg_reg[2]_2\ => \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_4\,
      \m_axis_tvalid_reg_reg[2]_3\ => \grid_share_genblock.axis_broadcast_inst_n_3\,
      \m_axis_tvalid_reg_reg[2]_4\ => \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_9\,
      \m_axis_tvalid_reg_reg[2]_5\ => \scle_share_genblock.axis_broadcast_inst_n_3\,
      s_axis_grid_tlast_int(0) => s_axis_grid_tlast_int(0),
      s_axis_scle_tlast_int(0) => s_axis_scle_tlast_int(0),
      temp_m_axis_tvalid_reg_reg(0) => s_axis_grid_tvalid_int(2),
      temp_m_axis_tvalid_reg_reg_0(0) => s_axis_scle_tvalid_int(2)
    );
\sub_mult_abs_chn_genblock[3].SubMultAbs_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SubMultAbs_20
     port map (
      D(0) => m_axis_tvalid_next_1(3),
      Q(0) => Q(0),
      core_clk => core_clk,
      \m_axis_tvalid_reg_reg[3]\ => \sub_mult_abs_chn_genblock[3].SubMultAbs_inst_n_1\,
      \m_axis_tvalid_reg_reg[3]_0\(0) => m_axis_tvalid_next(3),
      \m_axis_tvalid_reg_reg[3]_1\ => \sub_mult_abs_chn_genblock[3].SubMultAbs_inst_n_3\,
      \m_axis_tvalid_reg_reg[3]_2\ => \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_4\,
      \m_axis_tvalid_reg_reg[3]_3\ => \grid_share_genblock.axis_broadcast_inst_n_3\,
      \m_axis_tvalid_reg_reg[3]_4\ => \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_9\,
      \m_axis_tvalid_reg_reg[3]_5\ => \scle_share_genblock.axis_broadcast_inst_n_3\,
      s_axis_grid_tlast_int(0) => s_axis_grid_tlast_int(0),
      s_axis_scle_tlast_int(0) => s_axis_scle_tlast_int(0),
      temp_m_axis_tvalid_reg_reg(0) => s_axis_grid_tvalid_int(3),
      temp_m_axis_tvalid_reg_reg_0(0) => s_axis_scle_tvalid_int(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedDataProcessor is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_adp_grid_m_axis_tready : out STD_LOGIC;
    int_adp_scle_m_axis_tready : out STD_LOGIC;
    store_t : out STD_LOGIC;
    s_axis_t_tready_int : out STD_LOGIC;
    store_u : out STD_LOGIC;
    s_axis_t_tready_int_0 : out STD_LOGIC;
    store_u_1 : out STD_LOGIC;
    s_axis_t_tready_int_2 : out STD_LOGIC;
    store_u_3 : out STD_LOGIC;
    s_axis_t_tready_int_4 : out STD_LOGIC;
    err_unalligned_data_reg_reg : out STD_LOGIC;
    \rst_pipeline_reg[3]\ : out STD_LOGIC;
    int_adp_data_m_axis_tready : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast_reg_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    samples_in_0 : out STD_LOGIC;
    samples_in_0_5 : out STD_LOGIC;
    \rst_pipeline_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_early : out STD_LOGIC;
    s_axis_tready_early_6 : out STD_LOGIC;
    s_axis_tready_early_7 : out STD_LOGIC;
    s_axis_tready_early_8 : out STD_LOGIC;
    int_buf_rslt_s_axis_tvalid : out STD_LOGIC;
    \half_pipeline_genblock.acc_reg_reg\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in : out STD_LOGIC;
    core_clk : in STD_LOGIC;
    int_aps_wght_m_axis_tlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    switch : in STD_LOGIC;
    \multi_channel_genblock.operation_error_reg_reduced\ : in STD_LOGIC;
    switch_9 : in STD_LOGIC;
    int_aps_wght_m_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    int_buf_rslt_s_axis_tready : in STD_LOGIC;
    int_adp_grid_m_axis_tvalid : in STD_LOGIC;
    int_adp_data_m_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_adp_scle_m_axis_tvalid : in STD_LOGIC;
    p_0_in_10 : in STD_LOGIC;
    m_terminate_frame_reg : in STD_LOGIC;
    p_0_in_11 : in STD_LOGIC;
    m_terminate_frame_reg_12 : in STD_LOGIC;
    stage_1_in_axis_data_tlast : in STD_LOGIC;
    m_terminate_frame_reg_13 : in STD_LOGIC;
    p_0_in_14 : in STD_LOGIC;
    int_aps_wght_m_axis_tvalid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    new_transfer : in STD_LOGIC;
    \mem_reg[6][29]\ : in STD_LOGIC;
    s_axil_ctrl_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_rst_sync3_reg : in STD_LOGIC;
    temp_m_axis_tvalid_reg : in STD_LOGIC;
    s_axis_tready_reg_reg : in STD_LOGIC;
    temp_m_axis_tvalid_reg_15 : in STD_LOGIC;
    s_axis_tready_reg_reg_0 : in STD_LOGIC;
    temp_m_axis_tvalid_reg_16 : in STD_LOGIC;
    s_axis_tready_reg_reg_1 : in STD_LOGIC;
    temp_m_axis_tvalid_reg_17 : in STD_LOGIC;
    s_axis_tready_reg_reg_2 : in STD_LOGIC;
    fsm_rst : in STD_LOGIC;
    internal_operation_error : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedDataProcessor;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedDataProcessor is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/s_axis_l_tready_int\ : STD_LOGIC;
  signal int_axis_act_func_tlast : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_axis_act_func_tready : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_axis_act_func_tvalid : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^store_t\ : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
  store_t <= \^store_t\;
act_func_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_RSWAFFunction
     port map (
      Q(0) => \^q\(0),
      core_clk => core_clk,
      int_adp_data_m_axis_tready(0) => int_adp_data_m_axis_tready(0),
      int_adp_data_m_axis_tvalid(0) => int_adp_data_m_axis_tvalid(0),
      int_adp_grid_m_axis_tvalid => int_adp_grid_m_axis_tvalid,
      int_adp_scle_m_axis_tvalid => int_adp_scle_m_axis_tvalid,
      int_axis_act_func_tlast(0) => int_axis_act_func_tlast(0),
      int_axis_act_func_tready(0) => int_axis_act_func_tready(0),
      int_axis_act_func_tvalid(0) => int_axis_act_func_tvalid(0),
      m_axis_tlast_reg_reg => m_axis_tlast_reg_reg,
      m_terminate_frame_reg => m_terminate_frame_reg,
      m_terminate_frame_reg_12 => m_terminate_frame_reg_12,
      m_terminate_frame_reg_13 => m_terminate_frame_reg_13,
      p_0_in_10 => p_0_in_10,
      p_0_in_11 => p_0_in_11,
      p_0_in_14 => p_0_in_14,
      \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg\ => \^store_t\,
      s_axis_l_tready_int => \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/s_axis_l_tready_int\,
      s_axis_tready_reg_reg => int_adp_grid_m_axis_tready,
      s_axis_tready_reg_reg_0 => int_adp_scle_m_axis_tready,
      stage_1_in_axis_data_tlast => stage_1_in_axis_data_tlast
    );
parallelized_lpa_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedLinearProcessingArray
     port map (
      D(0) => D(0),
      Q(0) => \^q\(0),
      SR(0) => SR(0),
      core_clk => core_clk,
      err_unalligned_data_reg_reg => err_unalligned_data_reg_reg,
      fsm_rst => fsm_rst,
      \half_pipeline_genblock.acc_reg_reg\(15 downto 0) => \half_pipeline_genblock.acc_reg_reg\(15 downto 0),
      \half_pipeline_genblock.extra_sig_reg_reg[1][1]\ => int_buf_rslt_s_axis_tvalid,
      int_aps_wght_m_axis_tdata(63 downto 0) => int_aps_wght_m_axis_tdata(63 downto 0),
      int_aps_wght_m_axis_tlast(0) => int_aps_wght_m_axis_tlast(0),
      int_aps_wght_m_axis_tvalid(3 downto 0) => int_aps_wght_m_axis_tvalid(3 downto 0),
      int_axis_act_func_tlast(0) => int_axis_act_func_tlast(0),
      int_axis_act_func_tready(0) => int_axis_act_func_tready(0),
      int_axis_act_func_tvalid(0) => int_axis_act_func_tvalid(0),
      int_buf_rslt_s_axis_tready => int_buf_rslt_s_axis_tready,
      internal_operation_error => internal_operation_error,
      m_rst_sync3_reg => m_rst_sync3_reg,
      \mem_reg[6][29]\ => \mem_reg[6][29]\,
      \multi_channel_genblock.operation_error_reg_reduced\ => \multi_channel_genblock.operation_error_reg_reduced\,
      new_transfer => new_transfer,
      p_0_in => p_0_in,
      \rst_pipeline_reg[3]_0\ => \rst_pipeline_reg[3]\,
      \rst_pipeline_reg[3]_1\(0) => \rst_pipeline_reg[3]_0\(0),
      s_axil_ctrl_wdata(0) => s_axil_ctrl_wdata(0),
      s_axis_l_tready_int => \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/s_axis_l_tready_int\,
      s_axis_tready_early => s_axis_tready_early,
      s_axis_tready_early_6 => s_axis_tready_early_6,
      s_axis_tready_early_7 => s_axis_tready_early_7,
      s_axis_tready_early_8 => s_axis_tready_early_8,
      s_axis_tready_reg_reg => s_axis_t_tready_int,
      s_axis_tready_reg_reg_0 => s_axis_t_tready_int_0,
      s_axis_tready_reg_reg_1 => s_axis_t_tready_int_2,
      s_axis_tready_reg_reg_2 => s_axis_t_tready_int_4,
      s_axis_tready_reg_reg_3 => s_axis_tready_reg_reg,
      s_axis_tready_reg_reg_4 => s_axis_tready_reg_reg_0,
      s_axis_tready_reg_reg_5 => s_axis_tready_reg_reg_1,
      s_axis_tready_reg_reg_6 => s_axis_tready_reg_reg_2,
      samples_in_0 => samples_in_0,
      samples_in_0_5 => samples_in_0_5,
      store_l_reg_reg => \^store_t\,
      store_l_reg_reg_0 => store_u,
      store_l_reg_reg_1 => store_u_1,
      store_l_reg_reg_2 => store_u_3,
      switch => switch,
      switch_9 => switch_9,
      temp_m_axis_tvalid_reg => temp_m_axis_tvalid_reg,
      temp_m_axis_tvalid_reg_15 => temp_m_axis_tvalid_reg_15,
      temp_m_axis_tvalid_reg_16 => temp_m_axis_tvalid_reg_16,
      temp_m_axis_tvalid_reg_17 => temp_m_axis_tvalid_reg_17
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_KanLayer is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axil_grid_bvalid : out STD_LOGIC;
    s_axil_a_arready_reg_reg : out STD_LOGIC;
    s_axil_grid_rready_0 : out STD_LOGIC;
    s_axil_grid_awready : out STD_LOGIC;
    s_axil_b_arready_reg_reg : out STD_LOGIC;
    s_axil_a_rvalid_pipe_reg_reg : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axil_scle_bvalid : out STD_LOGIC;
    s_axil_a_arready_reg_reg_0 : out STD_LOGIC;
    s_axil_scle_rready_0 : out STD_LOGIC;
    s_axil_scle_awready : out STD_LOGIC;
    s_axil_b_arready_reg_reg_0 : out STD_LOGIC;
    s_axil_a_rvalid_pipe_reg_reg_0 : out STD_LOGIC;
    core_rst : out STD_LOGIC;
    s_axil_ctrl_arready : out STD_LOGIC;
    s_axil_ctrl_rvalid : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]\ : out STD_LOGIC;
    bram00_ctrl_data_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axil_grid_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axil_scle_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 71 downto 0 );
    m_axis_rslt_tlast : out STD_LOGIC;
    s_axil_ctrl_bvalid : out STD_LOGIC;
    s_axil_ctrl_awready : out STD_LOGIC;
    s_axil_ctrl_wready : out STD_LOGIC;
    s_axil_ctrl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    operation_busy : out STD_LOGIC;
    operation_error : out STD_LOGIC;
    operation_complete : out STD_LOGIC;
    locked : out STD_LOGIC;
    pl2ps_intr : out STD_LOGIC;
    s_axis_wght_tready : out STD_LOGIC;
    s_axil_grid_aclk : in STD_LOGIC;
    s_axil_grid_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axil_grid_areset : in STD_LOGIC;
    s_axil_grid_rready : in STD_LOGIC;
    s_axil_scle_aclk : in STD_LOGIC;
    s_axil_scle_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axil_scle_areset : in STD_LOGIC;
    s_axil_scle_rready : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    dma_clk : in STD_LOGIC;
    dma_rst : in STD_LOGIC;
    s_axis_wght_tlast : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[12]\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[12]_0\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[13]\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[14]\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[15]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[0]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[0]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[1]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[2]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[3]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[4]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[5]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[6]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[7]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[8]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[9]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[10]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[11]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[12]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[13]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[14]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[15]\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[12]_1\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[12]_2\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[13]_0\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[14]_0\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[15]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[0]_1\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[0]_2\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[1]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[2]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[3]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[4]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[5]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[6]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[7]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[8]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[9]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[10]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[11]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[12]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[13]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[14]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[15]_0\ : in STD_LOGIC;
    s_axil_grid_bready : in STD_LOGIC;
    fsm_rst : in STD_LOGIC;
    s_axil_scle_bready : in STD_LOGIC;
    s_axil_ctrl_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axil_ctrl_arvalid : in STD_LOGIC;
    s_axil_ctrl_rready : in STD_LOGIC;
    bram00_ctrl_data_en : in STD_LOGIC;
    bram00_ctrl_data_addr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axis_rslt_tready : in STD_LOGIC;
    s_axil_ctrl_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bram00_ctrl_data_clk : in STD_LOGIC;
    s_axil_grid_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_grid_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_grid_arvalid : in STD_LOGIC;
    s_axil_grid_awvalid : in STD_LOGIC;
    s_axil_grid_wvalid : in STD_LOGIC;
    s_axil_grid_wstrb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axil_scle_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_arvalid : in STD_LOGIC;
    s_axil_scle_awvalid : in STD_LOGIC;
    s_axil_scle_wvalid : in STD_LOGIC;
    s_axil_scle_wstrb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fsm_clk : in STD_LOGIC;
    s_axil_ctrl_wvalid : in STD_LOGIC;
    s_axil_ctrl_awvalid : in STD_LOGIC;
    s_axil_ctrl_bready : in STD_LOGIC;
    s_axil_ctrl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axil_ctrl_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis : in STD_LOGIC_VECTOR ( 71 downto 0 );
    s_axis_wght_tvalid : in STD_LOGIC;
    bram00_ctrl_data_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bram00_ctrl_data_we : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_KanLayer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_KanLayer is
  signal \act_func_inst/sub_mult_abs_chn_genblock[0].SubMultAbs_inst/SubMult_inst/stage_1_in_axis_data_tlast\ : STD_LOGIC;
  signal addrb : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addrb_17 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \axis_adp_data_genblock[0].axis_adp_data_inst_n_1\ : STD_LOGIC;
  signal \axis_adp_data_genblock[0].axis_adp_data_inst_n_2\ : STD_LOGIC;
  signal \axis_adp_data_genblock[0].axis_adp_data_inst_n_7\ : STD_LOGIC;
  signal \axis_adp_grid_genblock[0].axis_adp_grid_inst_n_15\ : STD_LOGIC;
  signal \axis_adp_grid_genblock[0].axis_adp_grid_inst_n_16\ : STD_LOGIC;
  signal \axis_adp_grid_genblock[0].axis_adp_grid_inst_n_18\ : STD_LOGIC;
  signal \axis_adp_grid_genblock[0].axis_adp_grid_inst_n_19\ : STD_LOGIC;
  signal axis_adp_rslt_inst_n_85 : STD_LOGIC;
  signal axis_adp_rslt_inst_n_87 : STD_LOGIC;
  signal \axis_adp_scle_genblock[0].axis_adp_scle_inst_n_13\ : STD_LOGIC;
  signal \axis_adp_scle_genblock[0].axis_adp_scle_inst_n_14\ : STD_LOGIC;
  signal \axis_adp_scle_genblock[0].axis_adp_scle_inst_n_16\ : STD_LOGIC;
  signal \axis_adp_scle_genblock[0].axis_adp_scle_inst_n_17\ : STD_LOGIC;
  signal \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/generate_tlast0__5\ : STD_LOGIC;
  signal \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early\ : STD_LOGIC;
  signal \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out\ : STD_LOGIC;
  signal \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tlast_int\ : STD_LOGIC;
  signal \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tready_int\ : STD_LOGIC;
  signal \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early\ : STD_LOGIC;
  signal \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out\ : STD_LOGIC;
  signal \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tready_int\ : STD_LOGIC;
  signal \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early\ : STD_LOGIC;
  signal \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out\ : STD_LOGIC;
  signal \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tready_int\ : STD_LOGIC;
  signal \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early\ : STD_LOGIC;
  signal \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out\ : STD_LOGIC;
  signal \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tready_int\ : STD_LOGIC;
  signal axis_spl_wght_inst_n_10 : STD_LOGIC;
  signal axis_spl_wght_inst_n_12 : STD_LOGIC;
  signal axis_spl_wght_inst_n_13 : STD_LOGIC;
  signal axis_spl_wght_inst_n_15 : STD_LOGIC;
  signal axis_spl_wght_inst_n_16 : STD_LOGIC;
  signal axis_spl_wght_inst_n_18 : STD_LOGIC;
  signal axis_spl_wght_inst_n_4 : STD_LOGIC;
  signal axis_spl_wght_inst_n_8 : STD_LOGIC;
  signal axis_spl_wght_inst_n_9 : STD_LOGIC;
  signal ccu_n_10 : STD_LOGIC;
  signal ccu_n_11 : STD_LOGIC;
  signal ccu_n_12 : STD_LOGIC;
  signal ccu_n_16 : STD_LOGIC;
  signal ccu_n_21 : STD_LOGIC;
  signal ccu_n_22 : STD_LOGIC;
  signal ccu_n_23 : STD_LOGIC;
  signal ccu_n_24 : STD_LOGIC;
  signal ccu_n_25 : STD_LOGIC;
  signal ccu_n_26 : STD_LOGIC;
  signal ccu_n_28 : STD_LOGIC;
  signal ccu_n_9 : STD_LOGIC;
  signal ccu_n_95 : STD_LOGIC;
  signal ccu_n_96 : STD_LOGIC;
  signal \^core_rst\ : STD_LOGIC;
  signal \data_chn_genblock[0].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal \data_chn_genblock[0].MCULocalFSM_data_pos_inst/rst0\ : STD_LOGIC;
  signal \data_chn_genblock[0].data_fifo_in_axis_tvalid\ : STD_LOGIC;
  signal data_inter_counter_reg : STD_LOGIC;
  signal \data_inter_counter_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_inter_counter_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal data_processor_inst_n_11 : STD_LOGIC;
  signal data_processor_inst_n_12 : STD_LOGIC;
  signal data_processor_inst_n_14 : STD_LOGIC;
  signal data_processor_inst_n_15 : STD_LOGIC;
  signal data_processor_inst_n_16 : STD_LOGIC;
  signal \data_reg_reg[0]_20\ : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \data_reg_reg[1]_21\ : STD_LOGIC_VECTOR ( 16 to 16 );
  signal data_size : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal drop_frame_reg : STD_LOGIC;
  signal drop_frame_reg_10 : STD_LOGIC;
  signal \drop_frame_reg_i_1__0__0_n_0\ : STD_LOGIC;
  signal \drop_frame_reg_i_1__1_n_0\ : STD_LOGIC;
  signal drop_frame_reg_i_1_n_0 : STD_LOGIC;
  signal empty_reg : STD_LOGIC;
  signal error_reg : STD_LOGIC;
  signal \error_reg_i_1__0__0_n_0\ : STD_LOGIC;
  signal \error_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_inst/drop_frame_reg\ : STD_LOGIC;
  signal \fifo_inst/m_rst_sync3_reg\ : STD_LOGIC;
  signal \fifo_inst/m_terminate_frame_reg\ : STD_LOGIC;
  signal \fifo_inst/m_terminate_frame_reg_15\ : STD_LOGIC;
  signal \fifo_inst/overflow_reg1\ : STD_LOGIC;
  signal \fifo_inst/p_0_in\ : STD_LOGIC;
  signal \fifo_inst/p_1_in\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \fifo_inst/rd_ptr_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fifo_inst/s_frame_reg\ : STD_LOGIC;
  signal \fifo_inst/s_rst_sync3_reg\ : STD_LOGIC;
  signal full_reg : STD_LOGIC;
  signal \genblk1[0].sampler_peripheral_op_error_inst/samples_in_0\ : STD_LOGIC;
  signal \genblk1[0].sampler_peripheral_op_error_inst/switch\ : STD_LOGIC;
  signal \genblk1[1].sampler_peripheral_op_error_inst/samples_in_0\ : STD_LOGIC;
  signal \genblk1[1].sampler_peripheral_op_error_inst/switch\ : STD_LOGIC;
  signal \genblk1[2].sampler_peripheral_op_error_inst/samples_in_0\ : STD_LOGIC;
  signal \genblk1[2].sampler_peripheral_op_error_inst/switch\ : STD_LOGIC;
  signal \grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_valid_reg\ : STD_LOGIC;
  signal \grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/p_0_in\ : STD_LOGIC;
  signal \grid_share_genblock.MCULocalFSM_grid_pos_inst/forward_reg_next__2\ : STD_LOGIC;
  signal \grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rready\ : STD_LOGIC;
  signal \grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rvalid\ : STD_LOGIC;
  signal \grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_axis_register_inst/temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal \grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_fsm_state_next\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \grid_share_genblock.axis_fifo_grid_pos_batch_inst/shift1\ : STD_LOGIC;
  signal \grid_share_genblock.grid_fifo_in_axis_tvalid\ : STD_LOGIC;
  signal grid_size : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \in_axis_register_inst/temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal int_adp_data_m_axis_tready : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_adp_data_m_axis_tvalid : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_adp_grid_m_axis_tready : STD_LOGIC;
  signal int_adp_grid_m_axis_tvalid : STD_LOGIC;
  signal int_adp_scle_m_axis_tready : STD_LOGIC;
  signal int_adp_scle_m_axis_tvalid : STD_LOGIC;
  signal int_adp_wght_m_axis_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal int_adp_wght_m_axis_tkeep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal int_adp_wght_m_axis_tlast : STD_LOGIC;
  signal int_adp_wght_m_axis_tready : STD_LOGIC;
  signal int_adp_wght_m_axis_tvalid : STD_LOGIC;
  signal int_aps_wght_m_axis_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal int_aps_wght_m_axis_tlast : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_aps_wght_m_axis_tvalid : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal int_axis_tvalid : STD_LOGIC;
  signal int_buf_rslt_m_axis_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal int_buf_rslt_m_axis_tlast : STD_LOGIC;
  signal int_buf_rslt_m_axis_tvalid : STD_LOGIC;
  signal int_buf_rslt_s_axis_tdata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal int_buf_rslt_s_axis_tready : STD_LOGIC;
  signal int_buf_rslt_s_axis_tvalid : STD_LOGIC;
  signal int_mcu_data_bram_addr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal int_mcu_data_bram_en : STD_LOGIC;
  signal int_mcu_data_m_axis_tdata : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal int_mcu_data_m_axis_tlast : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_mcu_grid_m_axis_tdata : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal int_mcu_grid_m_axis_tlast : STD_LOGIC;
  signal int_mcu_grid_m_axis_tready : STD_LOGIC;
  signal int_mcu_scle_m_axis_tdata : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal int_mcu_scle_m_axis_tlast : STD_LOGIC;
  signal int_mcu_scle_m_axis_tready : STD_LOGIC;
  signal \int_ram_data_bram_rdack_b[0]_19\ : STD_LOGIC;
  signal \int_ram_data_bram_rddata_b[0]_17\ : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal int_ram_grid_b_axil_arready : STD_LOGIC;
  signal int_ram_grid_b_axil_rdata : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal int_ram_grid_b_axil_rvalid : STD_LOGIC;
  signal int_ram_scle_b_axil_arready : STD_LOGIC;
  signal int_ram_scle_b_axil_rdata : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal int_ram_scle_b_axil_rvalid : STD_LOGIC;
  signal int_spl_wght_m_axis_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal int_spl_wght_m_axis_tlast : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \int_trl_data_bram_en_o[0]_1\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \int_trl_data_bram_rddata_o[0]_18\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal internal_error_asserted_i_1_n_0 : STD_LOGIC;
  signal internal_operation_error : STD_LOGIC;
  signal interrupt_soft_reg_i_1_n_0 : STD_LOGIC;
  signal intra_counter_reg : STD_LOGIC;
  signal \m_axis_pipe_reg[1][16]_i_1__0__0_n_0\ : STD_LOGIC;
  signal \m_axis_pipe_reg[1][16]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_pipe_reg_reg[0]_13\ : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \m_axis_pipe_reg_reg[0]_14\ : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \m_axis_tvalid_pipe_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_pipe_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_pipe_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_pipe_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_pipe_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_pipe_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_pipe_reg[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_pipe_reg[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_pipe_reg_reg[1]\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__0__0_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__17_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__2__0_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__3__0_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__4__0_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__5__0_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__6__0_n_0\ : STD_LOGIC;
  signal m_rst_sync3_reg : STD_LOGIC;
  signal m_rst_sync3_reg_5 : STD_LOGIC;
  signal m_terminate_frame_reg : STD_LOGIC;
  signal m_terminate_frame_reg_12 : STD_LOGIC;
  signal m_terminate_frame_reg_4 : STD_LOGIC;
  signal \m_terminate_frame_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \m_terminate_frame_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \m_terminate_frame_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \m_terminate_frame_reg_i_1__3_n_0\ : STD_LOGIC;
  signal mcu_inst_n_11 : STD_LOGIC;
  signal mcu_inst_n_15 : STD_LOGIC;
  signal mcu_inst_n_16 : STD_LOGIC;
  signal mcu_inst_n_18 : STD_LOGIC;
  signal mcu_inst_n_19 : STD_LOGIC;
  signal mcu_inst_n_2 : STD_LOGIC;
  signal mcu_inst_n_21 : STD_LOGIC;
  signal mcu_inst_n_26 : STD_LOGIC;
  signal mcu_inst_n_28 : STD_LOGIC;
  signal mcu_inst_n_31 : STD_LOGIC;
  signal mcu_inst_n_33 : STD_LOGIC;
  signal mcu_inst_n_35 : STD_LOGIC;
  signal mcu_inst_n_38 : STD_LOGIC;
  signal mcu_inst_n_39 : STD_LOGIC;
  signal mcu_inst_n_4 : STD_LOGIC;
  signal mcu_inst_n_40 : STD_LOGIC;
  signal mcu_inst_n_42 : STD_LOGIC;
  signal mcu_inst_n_43 : STD_LOGIC;
  signal mcu_inst_n_44 : STD_LOGIC;
  signal mcu_inst_n_45 : STD_LOGIC;
  signal mcu_inst_n_47 : STD_LOGIC;
  signal mcu_inst_n_49 : STD_LOGIC;
  signal mcu_inst_n_50 : STD_LOGIC;
  signal mcu_inst_n_51 : STD_LOGIC;
  signal mcu_inst_n_62 : STD_LOGIC;
  signal mcu_inst_n_63 : STD_LOGIC;
  signal mcu_inst_n_76 : STD_LOGIC;
  signal mcu_inst_n_77 : STD_LOGIC;
  signal \mem_read_data_valid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal mem_read_data_valid_reg_i_1_n_0 : STD_LOGIC;
  signal \multi_channel_genblock.operation_error_reg_reduced\ : STD_LOGIC;
  signal new_transfer : STD_LOGIC;
  signal operation_busy_bus : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal operation_start : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in_3 : STD_LOGIC;
  signal p_0_in_9 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_1_in_18 : STD_LOGIC;
  signal p_1_in_2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_1_in_6 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int\ : STD_LOGIC;
  signal \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/store_t\ : STD_LOGIC;
  signal \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int\ : STD_LOGIC;
  signal \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/store_u\ : STD_LOGIC;
  signal \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/data_processing_inst/p_0_in\ : STD_LOGIC;
  signal \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int\ : STD_LOGIC;
  signal \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/store_u\ : STD_LOGIC;
  signal \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int\ : STD_LOGIC;
  signal \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/store_u\ : STD_LOGIC;
  signal pckt_size : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal pre_fifo_axis_tlast : STD_LOGIC;
  signal rd_ptr_gray_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rd_ptr_gray_reg[0]_i_1__0__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_gray_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_gray_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr_gray_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_gray_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_gray_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_ptr_gray_reg_16 : STD_LOGIC;
  signal \rd_ptr_gray_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rd_ptr_gray_reg__0_7\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rd_ptr_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rd_ptr_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal rd_ptr_reg_13 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_axi_rvalid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal s_axi_rvalid_reg_i_1_n_0 : STD_LOGIC;
  signal \s_axil_a_rvalid_pipe_reg_i_1__0_n_0\ : STD_LOGIC;
  signal s_axil_a_rvalid_pipe_reg_i_1_n_0 : STD_LOGIC;
  signal \^s_axil_a_rvalid_pipe_reg_reg\ : STD_LOGIC;
  signal \^s_axil_a_rvalid_pipe_reg_reg_0\ : STD_LOGIC;
  signal s_axil_a_rvalid_reg : STD_LOGIC;
  signal s_axil_a_rvalid_reg_0 : STD_LOGIC;
  signal \^s_axil_b_arready_reg_reg\ : STD_LOGIC;
  signal \^s_axil_b_arready_reg_reg_0\ : STD_LOGIC;
  signal \s_axil_b_rvalid_pipe_reg_i_1__0_n_0\ : STD_LOGIC;
  signal s_axil_b_rvalid_pipe_reg_i_1_n_0 : STD_LOGIC;
  signal s_axil_b_rvalid_reg : STD_LOGIC;
  signal s_axil_b_rvalid_reg_1 : STD_LOGIC;
  signal \s_axis_tready_reg_i_1__13_n_0\ : STD_LOGIC;
  signal s_frame_reg : STD_LOGIC;
  signal s_frame_reg_11 : STD_LOGIC;
  signal \s_frame_reg_i_1__0__0_n_0\ : STD_LOGIC;
  signal \s_frame_reg_i_1__1_n_0\ : STD_LOGIC;
  signal s_frame_reg_i_1_n_0 : STD_LOGIC;
  signal s_rst_sync1_reg : STD_LOGIC;
  signal s_rst_sync3_reg : STD_LOGIC;
  signal \sampled_signal_i_1__0_n_0\ : STD_LOGIC;
  signal \sampled_signal_i_1__1_n_0\ : STD_LOGIC;
  signal sampled_signal_i_1_n_0 : STD_LOGIC;
  signal samples_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_valid_reg\ : STD_LOGIC;
  signal \scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/p_0_in\ : STD_LOGIC;
  signal \scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rready\ : STD_LOGIC;
  signal \scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rvalid\ : STD_LOGIC;
  signal \scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_axis_register_inst/temp_m_axis_tvalid_reg\ : STD_LOGIC;
  signal \scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_fsm_state_next\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst/shift1\ : STD_LOGIC;
  signal \scle_share_genblock.scle_fifo_in_axis_tvalid\ : STD_LOGIC;
  signal scle_size : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \temp_m_axis_tvalid_reg_i_1__0__0_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__18_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__1__0_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__2__0_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__3__0_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__4__0_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__5__0_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tvalid_reg_i_1__6__0_n_0\ : STD_LOGIC;
  signal \upsize.m_axis_tlast_reg_i_1_n_0\ : STD_LOGIC;
  signal \upsize_pre.adapter_inst/upsize.m_axis_tvalid_reg11_out\ : STD_LOGIC;
  signal \upsize_pre.adapter_inst/upsize.s_axis_tlast_reg\ : STD_LOGIC;
  signal \upsize_pre.adapter_inst/upsize.s_axis_tvalid_reg\ : STD_LOGIC;
  signal wr_ptr_commit_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wr_ptr_commit_reg_14 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wr_ptr_gray_reg[0]_i_1__0__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_gray_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_gray_reg[1]_i_1__0__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_gray_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_gray_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wr_ptr_gray_reg__0_8\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wr_ptr_reg[0]_i_1__0__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[0]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \drop_frame_reg_i_1__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \m_axis_tvalid_pipe_reg[1]_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \m_axis_tvalid_pipe_reg[1]_i_1__1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \m_axis_tvalid_pipe_reg[1]_i_1__2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \m_axis_tvalid_pipe_reg[1]_i_1__3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \m_axis_tvalid_reg_i_1__2__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \m_terminate_frame_reg_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \m_terminate_frame_reg_i_1__1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \m_terminate_frame_reg_i_1__2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \m_terminate_frame_reg_i_1__3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[1]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[1]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[1]_i_1__1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \rd_ptr_reg[0]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \rd_ptr_reg[0]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rd_ptr_reg[0]_i_1__1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \s_frame_reg_i_1__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \temp_m_axis_tvalid_reg_i_1__2__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[1]_i_1__0__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \wr_ptr_reg[0]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \wr_ptr_reg[0]_i_1__0__0\ : label is "soft_lutpair239";
begin
  core_rst <= \^core_rst\;
  \m_axis_tvalid_pipe_reg_reg[1]\ <= \^m_axis_tvalid_pipe_reg_reg[1]\;
  s_axil_a_rvalid_pipe_reg_reg <= \^s_axil_a_rvalid_pipe_reg_reg\;
  s_axil_a_rvalid_pipe_reg_reg_0 <= \^s_axil_a_rvalid_pipe_reg_reg_0\;
  s_axil_b_arready_reg_reg <= \^s_axil_b_arready_reg_reg\;
  s_axil_b_arready_reg_reg_0 <= \^s_axil_b_arready_reg_reg_0\;
axil_ram_grid_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxilDpRamParameterizable
     port map (
      ADDRARDADDR(2 downto 0) => addrb_17(2 downto 0),
      DOADO(3 downto 0) => DOADO(3 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      E(0) => mcu_inst_n_26,
      Q => s_axil_a_rvalid_reg,
      int_ram_grid_b_axil_arready => int_ram_grid_b_axil_arready,
      int_ram_grid_b_axil_rvalid => int_ram_grid_b_axil_rvalid,
      s_axil_a_arready_reg_reg_0 => s_axil_a_arready_reg_reg,
      \s_axil_a_rdata_reg_int_reg_reg[0]_0\ => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      \s_axil_a_rdata_reg_int_reg_reg[0]_1\ => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[10]_0\ => \s_axil_a_rdata_reg_int_reg_reg[10]\,
      \s_axil_a_rdata_reg_int_reg_reg[11]_0\ => \s_axil_a_rdata_reg_int_reg_reg[11]\,
      \s_axil_a_rdata_reg_int_reg_reg[12]_0\ => \s_axil_a_rdata_reg_int_reg_reg[12]\,
      \s_axil_a_rdata_reg_int_reg_reg[13]_0\ => \s_axil_a_rdata_reg_int_reg_reg[13]\,
      \s_axil_a_rdata_reg_int_reg_reg[14]_0\ => \s_axil_a_rdata_reg_int_reg_reg[14]\,
      \s_axil_a_rdata_reg_int_reg_reg[15]_0\ => \s_axil_a_rdata_reg_int_reg_reg[15]\,
      \s_axil_a_rdata_reg_int_reg_reg[1]_0\ => \s_axil_a_rdata_reg_int_reg_reg[1]\,
      \s_axil_a_rdata_reg_int_reg_reg[2]_0\ => \s_axil_a_rdata_reg_int_reg_reg[2]\,
      \s_axil_a_rdata_reg_int_reg_reg[3]_0\ => \s_axil_a_rdata_reg_int_reg_reg[3]\,
      \s_axil_a_rdata_reg_int_reg_reg[4]_0\ => \s_axil_a_rdata_reg_int_reg_reg[4]\,
      \s_axil_a_rdata_reg_int_reg_reg[5]_0\ => \s_axil_a_rdata_reg_int_reg_reg[5]\,
      \s_axil_a_rdata_reg_int_reg_reg[6]_0\ => \s_axil_a_rdata_reg_int_reg_reg[6]\,
      \s_axil_a_rdata_reg_int_reg_reg[7]_0\ => \s_axil_a_rdata_reg_int_reg_reg[7]\,
      \s_axil_a_rdata_reg_int_reg_reg[8]_0\ => \s_axil_a_rdata_reg_int_reg_reg[8]\,
      \s_axil_a_rdata_reg_int_reg_reg[9]_0\ => \s_axil_a_rdata_reg_int_reg_reg[9]\,
      s_axil_a_rvalid_pipe_reg_reg_0 => \^s_axil_a_rvalid_pipe_reg_reg\,
      s_axil_a_rvalid_pipe_reg_reg_1 => s_axil_a_rvalid_pipe_reg_i_1_n_0,
      s_axil_b_arready_reg_reg_0 => \^s_axil_b_arready_reg_reg\,
      \s_axil_b_rdata_pipe_reg_reg[15]_0\(3 downto 0) => int_ram_grid_b_axil_rdata(15 downto 12),
      \s_axil_b_rdata_reg_int_reg_reg[12]_0\ => \s_axil_b_rdata_reg_int_reg_reg[12]\,
      \s_axil_b_rdata_reg_int_reg_reg[12]_1\ => \s_axil_b_rdata_reg_int_reg_reg[12]_0\,
      \s_axil_b_rdata_reg_int_reg_reg[13]_0\ => \s_axil_b_rdata_reg_int_reg_reg[13]\,
      \s_axil_b_rdata_reg_int_reg_reg[14]_0\ => \s_axil_b_rdata_reg_int_reg_reg[14]\,
      \s_axil_b_rdata_reg_int_reg_reg[15]_0\ => \s_axil_b_rdata_reg_int_reg_reg[15]\,
      s_axil_b_rvalid_pipe_reg_reg_0 => s_axil_b_rvalid_pipe_reg_i_1_n_0,
      s_axil_b_rvalid_reg => s_axil_b_rvalid_reg,
      s_axil_b_rvalid_reg_reg_0 => mcu_inst_n_44,
      s_axil_grid_aclk => s_axil_grid_aclk,
      s_axil_grid_araddr(2 downto 0) => s_axil_grid_araddr(2 downto 0),
      s_axil_grid_areset => s_axil_grid_areset,
      s_axil_grid_arvalid => s_axil_grid_arvalid,
      s_axil_grid_awaddr(2 downto 0) => s_axil_grid_awaddr(2 downto 0),
      s_axil_grid_awready => s_axil_grid_awready,
      s_axil_grid_awvalid => s_axil_grid_awvalid,
      s_axil_grid_bready => s_axil_grid_bready,
      s_axil_grid_bvalid => s_axil_grid_bvalid,
      s_axil_grid_rdata(15 downto 0) => s_axil_grid_rdata(15 downto 0),
      s_axil_grid_rready => s_axil_grid_rready,
      s_axil_grid_rready_0 => s_axil_grid_rready_0,
      s_axil_grid_wdata(15 downto 0) => s_axil_grid_wdata(15 downto 0),
      s_axil_grid_wstrb(1 downto 0) => s_axil_grid_wstrb(1 downto 0),
      s_axil_grid_wvalid => s_axil_grid_wvalid
    );
axil_ram_scle_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxilDpRamParameterizable_0
     port map (
      ADDRARDADDR(2 downto 0) => addrb(2 downto 0),
      E(0) => mcu_inst_n_28,
      Q => s_axil_a_rvalid_reg_0,
      int_ram_scle_b_axil_arready => int_ram_scle_b_axil_arready,
      int_ram_scle_b_axil_rvalid => int_ram_scle_b_axil_rvalid,
      ram_reg(3 downto 0) => ram_reg(3 downto 0),
      ram_reg_0(15 downto 0) => ram_reg_0(15 downto 0),
      s_axil_a_arready_reg_reg_0 => s_axil_a_arready_reg_reg_0,
      \s_axil_a_rdata_reg_int_reg_reg[0]_0\ => \s_axil_a_rdata_reg_int_reg_reg[0]_1\,
      \s_axil_a_rdata_reg_int_reg_reg[0]_1\ => \s_axil_a_rdata_reg_int_reg_reg[0]_2\,
      \s_axil_a_rdata_reg_int_reg_reg[10]_0\ => \s_axil_a_rdata_reg_int_reg_reg[10]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[11]_0\ => \s_axil_a_rdata_reg_int_reg_reg[11]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[12]_0\ => \s_axil_a_rdata_reg_int_reg_reg[12]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[13]_0\ => \s_axil_a_rdata_reg_int_reg_reg[13]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[14]_0\ => \s_axil_a_rdata_reg_int_reg_reg[14]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[15]_0\ => \s_axil_a_rdata_reg_int_reg_reg[15]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[1]_0\ => \s_axil_a_rdata_reg_int_reg_reg[1]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[2]_0\ => \s_axil_a_rdata_reg_int_reg_reg[2]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[3]_0\ => \s_axil_a_rdata_reg_int_reg_reg[3]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[4]_0\ => \s_axil_a_rdata_reg_int_reg_reg[4]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[5]_0\ => \s_axil_a_rdata_reg_int_reg_reg[5]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[6]_0\ => \s_axil_a_rdata_reg_int_reg_reg[6]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[7]_0\ => \s_axil_a_rdata_reg_int_reg_reg[7]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[8]_0\ => \s_axil_a_rdata_reg_int_reg_reg[8]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[9]_0\ => \s_axil_a_rdata_reg_int_reg_reg[9]_0\,
      s_axil_a_rvalid_pipe_reg_reg_0 => \^s_axil_a_rvalid_pipe_reg_reg_0\,
      s_axil_a_rvalid_pipe_reg_reg_1 => \s_axil_a_rvalid_pipe_reg_i_1__0_n_0\,
      s_axil_b_arready_reg_reg_0 => \^s_axil_b_arready_reg_reg_0\,
      \s_axil_b_rdata_pipe_reg_reg[15]_0\(3 downto 0) => int_ram_scle_b_axil_rdata(15 downto 12),
      \s_axil_b_rdata_reg_int_reg_reg[12]_0\ => \s_axil_b_rdata_reg_int_reg_reg[12]_1\,
      \s_axil_b_rdata_reg_int_reg_reg[12]_1\ => \s_axil_b_rdata_reg_int_reg_reg[12]_2\,
      \s_axil_b_rdata_reg_int_reg_reg[13]_0\ => \s_axil_b_rdata_reg_int_reg_reg[13]_0\,
      \s_axil_b_rdata_reg_int_reg_reg[14]_0\ => \s_axil_b_rdata_reg_int_reg_reg[14]_0\,
      \s_axil_b_rdata_reg_int_reg_reg[15]_0\ => \s_axil_b_rdata_reg_int_reg_reg[15]_0\,
      s_axil_b_rvalid_pipe_reg_reg_0 => \s_axil_b_rvalid_pipe_reg_i_1__0_n_0\,
      s_axil_b_rvalid_reg => s_axil_b_rvalid_reg_1,
      s_axil_b_rvalid_reg_reg_0 => mcu_inst_n_45,
      s_axil_scle_aclk => s_axil_scle_aclk,
      s_axil_scle_araddr(2 downto 0) => s_axil_scle_araddr(2 downto 0),
      s_axil_scle_areset => s_axil_scle_areset,
      s_axil_scle_arvalid => s_axil_scle_arvalid,
      s_axil_scle_awaddr(2 downto 0) => s_axil_scle_awaddr(2 downto 0),
      s_axil_scle_awready => s_axil_scle_awready,
      s_axil_scle_awvalid => s_axil_scle_awvalid,
      s_axil_scle_bready => s_axil_scle_bready,
      s_axil_scle_bvalid => s_axil_scle_bvalid,
      s_axil_scle_rdata(15 downto 0) => s_axil_scle_rdata(15 downto 0),
      s_axil_scle_rready => s_axil_scle_rready,
      s_axil_scle_rready_0 => s_axil_scle_rready_0,
      s_axil_scle_wdata(15 downto 0) => s_axil_scle_wdata(15 downto 0),
      s_axil_scle_wstrb(1 downto 0) => s_axil_scle_wstrb(1 downto 0),
      s_axil_scle_wvalid => s_axil_scle_wvalid
    );
\axis_adp_data_genblock[0].axis_adp_data_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo
     port map (
      E(0) => \axis_adp_data_genblock[0].axis_adp_data_inst_n_2\,
      Q(0) => \^core_rst\,
      SR(0) => rd_ptr_gray_reg_16,
      bram00_ctrl_data_clk => bram00_ctrl_data_clk,
      core_clk => core_clk,
      int_adp_data_m_axis_tready(0) => int_adp_data_m_axis_tready(0),
      int_adp_data_m_axis_tvalid(0) => int_adp_data_m_axis_tvalid(0),
      m_axis_tlast_reg_reg => data_processor_inst_n_14,
      \m_axis_tvalid_pipe_reg_reg[0]_0\ => \m_axis_tvalid_pipe_reg[0]_i_1__3_n_0\,
      \m_axis_tvalid_pipe_reg_reg[1]_0\ => \m_axis_tvalid_pipe_reg[1]_i_1__3_n_0\,
      m_drop_frame_reg_reg_0 => \axis_adp_data_genblock[0].axis_adp_data_inst_n_1\,
      m_rst_sync3_reg => m_rst_sync3_reg,
      m_terminate_frame_reg => m_terminate_frame_reg,
      m_terminate_frame_reg_reg_0 => \m_terminate_frame_reg_i_1__3_n_0\,
      p_0_in => p_0_in,
      p_1_in(0) => p_1_in(1),
      s_axis(4) => int_mcu_data_m_axis_tlast(0),
      s_axis(3 downto 0) => int_mcu_data_m_axis_tdata(15 downto 12),
      s_rst_sync1_reg => s_rst_sync1_reg,
      s_rst_sync3_reg_reg_0 => \axis_adp_data_genblock[0].axis_adp_data_inst_n_7\,
      stage_1_in_axis_data_tlast => \act_func_inst/sub_mult_abs_chn_genblock[0].SubMultAbs_inst/SubMult_inst/stage_1_in_axis_data_tlast\,
      \wr_ptr_reg_reg[2]_0\ => mcu_inst_n_2
    );
\axis_adp_grid_genblock[0].axis_adp_grid_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized0\
     port map (
      ADDRA(0) => rd_ptr_reg(0),
      Q(0) => wr_ptr_commit_reg(0),
      core_clk => core_clk,
      drop_frame_reg => drop_frame_reg,
      drop_frame_reg_reg_0 => drop_frame_reg_i_1_n_0,
      empty_reg_reg => mcu_inst_n_47,
      int_adp_grid_m_axis_tready => int_adp_grid_m_axis_tready,
      int_adp_grid_m_axis_tvalid => int_adp_grid_m_axis_tvalid,
      \m_axis_pipe_reg_reg[0]\(0) => \m_axis_pipe_reg_reg[0]_13\(16),
      \m_axis_pipe_reg_reg[1][16]_0\ => \m_axis_pipe_reg[1][16]_i_1__0_n_0\,
      \m_axis_tvalid_pipe_reg_reg[0]_0\ => \axis_adp_grid_genblock[0].axis_adp_grid_inst_n_19\,
      \m_axis_tvalid_pipe_reg_reg[0]_1\ => \m_axis_tvalid_pipe_reg[0]_i_1__0_n_0\,
      \m_axis_tvalid_pipe_reg_reg[1]_0\ => \m_axis_tvalid_pipe_reg[1]_i_1__0_n_0\,
      m_drop_frame_reg_reg_0 => \axis_adp_grid_genblock[0].axis_adp_grid_inst_n_18\,
      m_rst_sync3_reg => m_rst_sync3_reg_5,
      m_terminate_frame_reg => m_terminate_frame_reg_4,
      m_terminate_frame_reg_reg_0 => \m_terminate_frame_reg_i_1__0_n_0\,
      p_0_in => p_0_in_3,
      p_1_in(0) => p_1_in_2(1),
      \rd_ptr_gray_reg__0\(1 downto 0) => \rd_ptr_gray_reg__0\(1 downto 0),
      \rd_ptr_gray_reg_reg[0]_0\ => \rd_ptr_gray_reg[0]_i_1_n_0\,
      \rd_ptr_gray_reg_reg[1]_0\ => \rd_ptr_gray_reg[1]_i_1_n_0\,
      \rd_ptr_gray_sync2_reg_reg[0]_0\ => \axis_adp_grid_genblock[0].axis_adp_grid_inst_n_15\,
      \rd_ptr_gray_sync2_reg_reg[1]_0\ => \axis_adp_grid_genblock[0].axis_adp_grid_inst_n_16\,
      \rd_ptr_reg_reg[0]_0\ => \rd_ptr_reg[0]_i_1_n_0\,
      s_axil_scle_aclk => s_axil_scle_aclk,
      s_axis(4) => int_mcu_grid_m_axis_tlast,
      s_axis(3 downto 0) => int_mcu_grid_m_axis_tdata(15 downto 12),
      s_frame_reg => s_frame_reg,
      s_frame_reg_reg_0 => s_frame_reg_i_1_n_0,
      s_rst_sync1_reg => s_rst_sync1_reg,
      s_rst_sync3_reg => s_rst_sync3_reg,
      shift1 => \grid_share_genblock.axis_fifo_grid_pos_batch_inst/shift1\,
      \wr_ptr_gray_reg__0\(1 downto 0) => \wr_ptr_gray_reg__0\(1 downto 0),
      \wr_ptr_gray_reg_reg[0]_0\ => \wr_ptr_gray_reg[0]_i_1_n_0\,
      \wr_ptr_gray_reg_reg[1]_0\ => \wr_ptr_gray_reg[1]_i_1_n_0\,
      \wr_ptr_gray_sync1_reg_reg[0]_0\(0) => \^core_rst\,
      \wr_ptr_reg_reg[0]_0\ => \wr_ptr_reg[0]_i_1_n_0\
    );
axis_adp_rslt_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo_adapter__parameterized0\
     port map (
      D(1 downto 0) => rd_ptr_gray_reg(1 downto 0),
      Q(0) => \^core_rst\,
      core_clk => core_clk,
      dma_clk => dma_clk,
      dma_rst => dma_rst,
      drop_frame_reg => \fifo_inst/drop_frame_reg\,
      drop_frame_reg_reg => \drop_frame_reg_i_1__1_n_0\,
      int_buf_rslt_m_axis_tlast => int_buf_rslt_m_axis_tlast,
      int_buf_rslt_m_axis_tvalid => int_buf_rslt_m_axis_tvalid,
      \m_axis_pipe_reg_reg[1][71]\(71 downto 0) => Q(71 downto 0),
      m_axis_rslt_tlast => m_axis_rslt_tlast,
      m_axis_rslt_tready => m_axis_rslt_tready,
      \m_axis_tvalid_pipe_reg_reg[0]\ => axis_adp_rslt_inst_n_87,
      \m_axis_tvalid_pipe_reg_reg[0]_0\ => \m_axis_tvalid_pipe_reg[0]_i_1__2_n_0\,
      \m_axis_tvalid_pipe_reg_reg[1]\ => \^m_axis_tvalid_pipe_reg_reg[1]\,
      \m_axis_tvalid_pipe_reg_reg[1]_0\ => \m_axis_tvalid_pipe_reg[1]_i_1__2_n_0\,
      m_drop_frame_reg_reg => axis_adp_rslt_inst_n_85,
      m_rst_sync3_reg => \fifo_inst/m_rst_sync3_reg\,
      m_terminate_frame_reg => \fifo_inst/m_terminate_frame_reg\,
      m_terminate_frame_reg_reg => \m_terminate_frame_reg_i_1__2_n_0\,
      overflow_reg1 => \fifo_inst/overflow_reg1\,
      p_1_in(0) => \fifo_inst/p_1_in\(1),
      pre_fifo_axis_tlast => pre_fifo_axis_tlast,
      \rd_ptr_gray_reg_reg[0]\ => \rd_ptr_gray_reg[0]_i_1__1_n_0\,
      \rd_ptr_gray_reg_reg[1]\ => \rd_ptr_gray_reg[1]_i_1__1_n_0\,
      rd_ptr_reg(0) => \fifo_inst/rd_ptr_reg\(0),
      \rd_ptr_reg_reg[0]\ => \rd_ptr_reg[0]_i_1__1_n_0\,
      s_frame_reg => \fifo_inst/s_frame_reg\,
      s_frame_reg_reg => \s_frame_reg_i_1__1_n_0\,
      s_rst_sync3_reg => \fifo_inst/s_rst_sync3_reg\,
      \upsize.m_axis_tdata_reg_reg[47]\(15 downto 0) => int_buf_rslt_m_axis_tdata(15 downto 0),
      \upsize.m_axis_tlast_reg_reg\ => \upsize.m_axis_tlast_reg_i_1_n_0\,
      \upsize.m_axis_tvalid_reg11_out\ => \upsize_pre.adapter_inst/upsize.m_axis_tvalid_reg11_out\,
      \upsize.s_axis_tlast_reg\ => \upsize_pre.adapter_inst/upsize.s_axis_tlast_reg\,
      \upsize.s_axis_tvalid_reg\ => \upsize_pre.adapter_inst/upsize.s_axis_tvalid_reg\
    );
\axis_adp_scle_genblock[0].axis_adp_scle_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo__parameterized0_1\
     port map (
      ADDRA(0) => rd_ptr_reg_13(0),
      Q(0) => wr_ptr_commit_reg_14(0),
      core_clk => core_clk,
      drop_frame_reg => drop_frame_reg_10,
      drop_frame_reg_reg_0 => \drop_frame_reg_i_1__0__0_n_0\,
      empty_reg => empty_reg,
      int_adp_scle_m_axis_tready => int_adp_scle_m_axis_tready,
      int_adp_scle_m_axis_tvalid => int_adp_scle_m_axis_tvalid,
      \m_axis_pipe_reg_reg[0]\(0) => \m_axis_pipe_reg_reg[0]_14\(16),
      \m_axis_pipe_reg_reg[1][16]_0\ => \m_axis_pipe_reg[1][16]_i_1__0__0_n_0\,
      \m_axis_tvalid_pipe_reg_reg[0]_0\ => \axis_adp_scle_genblock[0].axis_adp_scle_inst_n_17\,
      \m_axis_tvalid_pipe_reg_reg[0]_1\ => \m_axis_tvalid_pipe_reg[0]_i_1__1_n_0\,
      \m_axis_tvalid_pipe_reg_reg[1]_0\(0) => \^core_rst\,
      \m_axis_tvalid_pipe_reg_reg[1]_1\ => \m_axis_tvalid_pipe_reg[1]_i_1__1_n_0\,
      m_drop_frame_reg_reg_0 => \axis_adp_scle_genblock[0].axis_adp_scle_inst_n_16\,
      m_rst_sync3_reg => m_rst_sync3_reg_5,
      m_terminate_frame_reg => m_terminate_frame_reg_12,
      m_terminate_frame_reg_reg_0 => \m_terminate_frame_reg_i_1__1_n_0\,
      p_0_in => p_0_in_9,
      p_1_in(0) => p_1_in_6(1),
      \rd_ptr_gray_reg__0\(1 downto 0) => \rd_ptr_gray_reg__0_7\(1 downto 0),
      \rd_ptr_gray_reg_reg[0]_0\ => \rd_ptr_gray_reg[0]_i_1__0__0_n_0\,
      \rd_ptr_gray_reg_reg[1]_0\ => \rd_ptr_gray_reg[1]_i_1__0_n_0\,
      \rd_ptr_gray_sync2_reg_reg[0]_0\ => \axis_adp_scle_genblock[0].axis_adp_scle_inst_n_13\,
      \rd_ptr_gray_sync2_reg_reg[1]_0\ => \axis_adp_scle_genblock[0].axis_adp_scle_inst_n_14\,
      \rd_ptr_reg_reg[0]_0\ => \rd_ptr_reg[0]_i_1__0_n_0\,
      s_axil_scle_aclk => s_axil_scle_aclk,
      s_axis(4) => int_mcu_scle_m_axis_tlast,
      s_axis(3 downto 0) => int_mcu_scle_m_axis_tdata(15 downto 12),
      s_frame_reg => s_frame_reg_11,
      s_frame_reg_reg_0 => \s_frame_reg_i_1__0__0_n_0\,
      s_rst_sync3_reg => s_rst_sync3_reg,
      shift1 => \scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst/shift1\,
      \wr_ptr_gray_reg__0\(1 downto 0) => \wr_ptr_gray_reg__0_8\(1 downto 0),
      \wr_ptr_gray_reg_reg[0]_0\ => \wr_ptr_gray_reg[0]_i_1__0__0_n_0\,
      \wr_ptr_gray_reg_reg[1]_0\ => \wr_ptr_gray_reg[1]_i_1__0__0_n_0\,
      \wr_ptr_reg_reg[0]_0\ => \wr_ptr_reg[0]_i_1__0__0_n_0\
    );
axis_adp_wght_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_async_fifo_adapter
     port map (
      E(0) => axis_spl_wght_inst_n_4,
      Q(0) => \^core_rst\,
      core_clk => core_clk,
      dma_clk => dma_clk,
      dma_rst => dma_rst,
      int_adp_wght_m_axis_tlast => int_adp_wght_m_axis_tlast,
      int_adp_wght_m_axis_tvalid => int_adp_wght_m_axis_tvalid,
      \m_axis_pipe_reg_reg[1][72]\(68) => \fifo_inst/p_0_in\,
      \m_axis_pipe_reg_reg[1][72]\(67 downto 64) => int_adp_wght_m_axis_tkeep(3 downto 0),
      \m_axis_pipe_reg_reg[1][72]\(63 downto 0) => int_adp_wght_m_axis_tdata(63 downto 0),
      m_rst_sync3_reg => \fifo_inst/m_rst_sync3_reg\,
      m_terminate_frame_reg => \fifo_inst/m_terminate_frame_reg_15\,
      s_axis(71 downto 0) => s_axis(71 downto 0),
      s_axis_tready => int_adp_wght_m_axis_tready,
      s_axis_wght_tlast => s_axis_wght_tlast,
      s_axis_wght_tready => s_axis_wght_tready,
      s_axis_wght_tvalid => s_axis_wght_tvalid,
      s_rst_sync1_reg => s_rst_sync1_reg,
      s_rst_sync3_reg => \fifo_inst/s_rst_sync3_reg\
    );
axis_aps_wghts_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ExtendedAxisPacketSplitter
     port map (
      CO(0) => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/generate_tlast0__5\,
      Q(0) => \^core_rst\,
      core_clk => core_clk,
      \fsm_state_reg[0]\ => axis_spl_wght_inst_n_8,
      \fsm_state_reg[0]_0\ => axis_spl_wght_inst_n_10,
      \fsm_state_reg[0]_1\ => axis_spl_wght_inst_n_13,
      \fsm_state_reg[0]_2\ => axis_spl_wght_inst_n_16,
      int_aps_wght_m_axis_tdata(63 downto 0) => int_aps_wght_m_axis_tdata(63 downto 0),
      int_aps_wght_m_axis_tlast(0) => int_aps_wght_m_axis_tlast(0),
      int_aps_wght_m_axis_tvalid(3 downto 0) => int_aps_wght_m_axis_tvalid(3 downto 0),
      int_spl_wght_m_axis_tlast(0) => int_spl_wght_m_axis_tlast(3),
      m_axis_tvalid_reg_reg => \m_axis_tvalid_reg_i_1__6__0_n_0\,
      m_axis_tvalid_reg_reg_0 => \m_axis_tvalid_reg_i_1__5__0_n_0\,
      m_axis_tvalid_reg_reg_1 => \m_axis_tvalid_reg_i_1__4__0_n_0\,
      m_axis_tvalid_reg_reg_2 => \m_axis_tvalid_reg_i_1__3__0_n_0\,
      \multi_channel_genblock.operation_error_reg_reduced\ => \multi_channel_genblock.operation_error_reg_reduced\,
      operation_busy_bus(3 downto 0) => operation_busy_bus(3 downto 0),
      operation_start => operation_start,
      p_0_in => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/data_processing_inst/p_0_in\,
      pckt_size(12 downto 0) => pckt_size(12 downto 0),
      s_axis_t_tready_int => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int\,
      s_axis_t_tready_int_12 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int\,
      s_axis_t_tready_int_14 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int\,
      s_axis_t_tready_int_16 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int\,
      s_axis_tlast_int => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tlast_int\,
      s_axis_tready_early => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early\,
      s_axis_tready_early_6 => \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early\,
      s_axis_tready_early_7 => \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early\,
      s_axis_tready_early_8 => \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early\,
      s_axis_tready_int => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tready_int\,
      s_axis_tready_int_0 => \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tready_int\,
      s_axis_tready_int_1 => \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tready_int\,
      s_axis_tready_int_2 => \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tready_int\,
      store_t => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/store_t\,
      store_u => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/store_u\,
      store_u_13 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/store_u\,
      store_u_15 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/store_u\,
      \temp_m_axis_tdata_reg_reg[15]\(63 downto 0) => int_spl_wght_m_axis_tdata(63 downto 0),
      temp_m_axis_tvalid_next1_out => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out\,
      temp_m_axis_tvalid_next1_out_10 => \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out\,
      temp_m_axis_tvalid_next1_out_11 => \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out\,
      temp_m_axis_tvalid_next1_out_9 => \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out\,
      temp_m_axis_tvalid_reg => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg\,
      temp_m_axis_tvalid_reg_3 => \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg\,
      temp_m_axis_tvalid_reg_4 => \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg\,
      temp_m_axis_tvalid_reg_5 => \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg\,
      temp_m_axis_tvalid_reg_reg => \temp_m_axis_tvalid_reg_i_1__6__0_n_0\,
      temp_m_axis_tvalid_reg_reg_0 => \temp_m_axis_tvalid_reg_i_1__5__0_n_0\,
      temp_m_axis_tvalid_reg_reg_1 => \temp_m_axis_tvalid_reg_i_1__4__0_n_0\,
      temp_m_axis_tvalid_reg_reg_2 => \temp_m_axis_tvalid_reg_i_1__3__0_n_0\
    );
axis_spl_wght_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AxisSplitter
     port map (
      CO(0) => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/generate_tlast0__5\,
      E(0) => axis_spl_wght_inst_n_4,
      Q(0) => \^core_rst\,
      SR(0) => data_processor_inst_n_15,
      core_clk => core_clk,
      int_adp_wght_m_axis_tlast => int_adp_wght_m_axis_tlast,
      int_adp_wght_m_axis_tvalid => int_adp_wght_m_axis_tvalid,
      int_axis_tvalid => int_axis_tvalid,
      int_spl_wght_m_axis_tlast(0) => int_spl_wght_m_axis_tlast(3),
      \m_axis_tdata_reg_reg[63]\(63 downto 0) => int_spl_wght_m_axis_tdata(63 downto 0),
      \m_axis_tkeep_reg_reg[1]\ => axis_spl_wght_inst_n_10,
      \m_axis_tkeep_reg_reg[1]_0\ => axis_spl_wght_inst_n_12,
      \m_axis_tkeep_reg_reg[2]\ => axis_spl_wght_inst_n_13,
      \m_axis_tkeep_reg_reg[2]_0\ => axis_spl_wght_inst_n_15,
      \m_axis_tkeep_reg_reg[3]\ => axis_spl_wght_inst_n_16,
      \m_axis_tkeep_reg_reg[3]_0\ => axis_spl_wght_inst_n_18,
      m_axis_tlast_reg_reg => axis_spl_wght_inst_n_8,
      m_axis_tlast_reg_reg_0(68) => \fifo_inst/p_0_in\,
      m_axis_tlast_reg_reg_0(67 downto 64) => int_adp_wght_m_axis_tkeep(3 downto 0),
      m_axis_tlast_reg_reg_0(63 downto 0) => int_adp_wght_m_axis_tdata(63 downto 0),
      m_axis_tvalid_reg_reg => \m_axis_tvalid_reg_i_1__2__0_n_0\,
      m_terminate_frame_reg => \fifo_inst/m_terminate_frame_reg_15\,
      new_transfer => new_transfer,
      operation_busy_bus(3 downto 0) => operation_busy_bus(3 downto 0),
      operation_busy_reg => axis_spl_wght_inst_n_9,
      s_axis_tlast_int => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tlast_int\,
      s_axis_tready => int_adp_wght_m_axis_tready,
      s_axis_tready_int => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tready_int\,
      s_axis_tready_int_3 => \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tready_int\,
      s_axis_tready_int_4 => \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tready_int\,
      s_axis_tready_int_5 => \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tready_int\,
      temp_m_axis_tvalid_next1_out => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out\,
      temp_m_axis_tvalid_next1_out_0 => \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out\,
      temp_m_axis_tvalid_next1_out_1 => \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out\,
      temp_m_axis_tvalid_next1_out_2 => \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out\,
      temp_m_axis_tvalid_reg => \in_axis_register_inst/temp_m_axis_tvalid_reg\,
      temp_m_axis_tvalid_reg_reg => \temp_m_axis_tvalid_reg_i_1__2__0_n_0\
    );
\bram_ram_data_genblock[0].bram_ram_data_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MultiBankBram
     port map (
      Q(7 downto 0) => int_mcu_data_bram_addr(7 downto 0),
      bram00_ctrl_data_addr(8 downto 0) => bram00_ctrl_data_addr(8 downto 0),
      bram00_ctrl_data_clk => bram00_ctrl_data_clk,
      bram00_ctrl_data_din(31 downto 0) => bram00_ctrl_data_din(31 downto 0),
      bram00_ctrl_data_en => bram00_ctrl_data_en,
      bram00_ctrl_data_we(3 downto 0) => bram00_ctrl_data_we(3 downto 0),
      douta(63 downto 0) => \int_trl_data_bram_rddata_o[0]_18\(63 downto 0),
      doutb(3 downto 0) => \int_ram_data_bram_rddata_b[0]_17\(15 downto 12),
      ena(0) => \int_trl_data_bram_en_o[0]_1\(3),
      enb(0) => int_mcu_data_bram_en,
      validb(0) => \int_ram_data_bram_rdack_b[0]_19\
    );
\bram_trl_data_genblock[0].bram_trl_data_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_BramIntrfTranslator
     port map (
      bram00_ctrl_data_addr(0) => bram00_ctrl_data_addr(0),
      bram00_ctrl_data_clk => bram00_ctrl_data_clk,
      bram00_ctrl_data_dout(31 downto 0) => bram00_ctrl_data_dout(31 downto 0),
      douta(63 downto 0) => \int_trl_data_bram_rddata_o[0]_18\(63 downto 0)
    );
buffer_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Buffer
     port map (
      D(15 downto 0) => int_buf_rslt_s_axis_tdata(15 downto 0),
      Q(0) => \^core_rst\,
      core_clk => core_clk,
      int_buf_rslt_m_axis_tlast => int_buf_rslt_m_axis_tlast,
      int_buf_rslt_m_axis_tvalid => int_buf_rslt_m_axis_tvalid,
      int_buf_rslt_s_axis_tready => int_buf_rslt_s_axis_tready,
      int_buf_rslt_s_axis_tvalid => int_buf_rslt_s_axis_tvalid,
      \m_axis_tdata_reg_reg[15]\(15 downto 0) => int_buf_rslt_m_axis_tdata(15 downto 0),
      \upsize.s_axis_tvalid_reg\ => \upsize_pre.adapter_inst/upsize.s_axis_tvalid_reg\
    );
ccu: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CentralControlUnit
     port map (
      D(0) => data_processor_inst_n_16,
      Q(8 downto 0) => data_size(8 downto 0),
      \data_size_reg[8]_0\ => ccu_n_28,
      fsm_clk => fsm_clk,
      fsm_rst => fsm_rst,
      fsm_rst_0 => ccu_n_16,
      fsm_rst_1 => ccu_n_23,
      fsm_rst_2 => ccu_n_24,
      \fsm_state_reg[2]_0\ => ccu_n_25,
      \fsm_state_reg[2]_1\ => ccu_n_95,
      \grid_size_reg[5]_0\(5 downto 0) => grid_size(5 downto 0),
      int_buf_rslt_m_axis_tlast => int_buf_rslt_m_axis_tlast,
      internal_error_asserted_reg_0 => ccu_n_22,
      internal_error_asserted_reg_1 => internal_error_asserted_i_1_n_0,
      internal_operation_error => internal_operation_error,
      internal_operation_error_reg_0(0) => \^core_rst\,
      interrupt_soft_reg_reg_0 => ccu_n_21,
      interrupt_soft_reg_reg_1 => interrupt_soft_reg_i_1_n_0,
      locked => locked,
      \mem_reg[6][16]\ => ccu_n_96,
      operation_busy => operation_busy,
      operation_complete => operation_complete,
      operation_error => operation_error,
      operation_start => operation_start,
      pckt_size(12 downto 0) => pckt_size(12 downto 0),
      pl2ps_intr => pl2ps_intr,
      s_axil_ctrl_araddr(3 downto 0) => s_axil_ctrl_araddr(3 downto 0),
      s_axil_ctrl_arready => s_axil_ctrl_arready,
      s_axil_ctrl_arvalid => s_axil_ctrl_arvalid,
      s_axil_ctrl_awaddr(3 downto 0) => s_axil_ctrl_awaddr(3 downto 0),
      \s_axil_ctrl_awaddr[5]\ => ccu_n_26,
      s_axil_ctrl_awready => s_axil_ctrl_awready,
      s_axil_ctrl_awvalid => s_axil_ctrl_awvalid,
      s_axil_ctrl_bready => s_axil_ctrl_bready,
      s_axil_ctrl_bvalid => s_axil_ctrl_bvalid,
      s_axil_ctrl_rdata(31 downto 0) => s_axil_ctrl_rdata(31 downto 0),
      s_axil_ctrl_rready => s_axil_ctrl_rready,
      s_axil_ctrl_rvalid => s_axil_ctrl_rvalid,
      s_axil_ctrl_wdata(31 downto 0) => s_axil_ctrl_wdata(31 downto 0),
      s_axil_ctrl_wready => s_axil_ctrl_wready,
      s_axil_ctrl_wstrb(3 downto 0) => s_axil_ctrl_wstrb(3 downto 0),
      s_axil_ctrl_wvalid => s_axil_ctrl_wvalid,
      sampled_signal_reg => sampled_signal_i_1_n_0,
      sampled_signal_reg_0 => \sampled_signal_i_1__0_n_0\,
      sampled_signal_reg_1 => \sampled_signal_i_1__1_n_0\,
      samples_in_0 => \genblk1[0].sampler_peripheral_op_error_inst/samples_in_0\,
      samples_in_0_2 => \genblk1[1].sampler_peripheral_op_error_inst/samples_in_0\,
      samples_in_0_3 => \genblk1[2].sampler_peripheral_op_error_inst/samples_in_0\,
      samples_out(1 downto 0) => samples_out(1 downto 0),
      \samples_out_reg[0]\ => ccu_n_9,
      \samples_out_reg[0]_0\ => ccu_n_11,
      \samples_out_reg[1]\ => ccu_n_10,
      \samples_out_reg[1]_0\ => ccu_n_12,
      \samples_out_reg[1]_1\ => mcu_inst_n_43,
      \samples_out_reg[1]_2\ => data_processor_inst_n_11,
      \samples_out_reg[1]_3\ => data_processor_inst_n_12,
      \scle_size_reg[5]_0\(5 downto 0) => scle_size(5 downto 0),
      switch => \genblk1[0].sampler_peripheral_op_error_inst/switch\,
      switch_0 => \genblk1[1].sampler_peripheral_op_error_inst/switch\,
      switch_1 => \genblk1[2].sampler_peripheral_op_error_inst/switch\
    );
\data_inter_counter_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF8000"
    )
        port map (
      I0 => \scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_fsm_state_next\(0),
      I1 => \scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rready\,
      I2 => \scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rvalid\,
      I3 => mcu_inst_n_31,
      I4 => data_inter_counter_reg,
      O => \data_inter_counter_reg[0]_i_1_n_0\
    );
\data_inter_counter_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF8000"
    )
        port map (
      I0 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_fsm_state_next\(0),
      I1 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rready\,
      I2 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rvalid\,
      I3 => mcu_inst_n_38,
      I4 => mcu_inst_n_15,
      O => \data_inter_counter_reg[0]_i_1__0_n_0\
    );
data_processor_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ParallelizedDataProcessor
     port map (
      D(0) => data_processor_inst_n_16,
      Q(0) => \^core_rst\,
      SR(0) => data_processor_inst_n_15,
      core_clk => core_clk,
      err_unalligned_data_reg_reg => data_processor_inst_n_11,
      fsm_rst => fsm_rst,
      \half_pipeline_genblock.acc_reg_reg\(15 downto 0) => int_buf_rslt_s_axis_tdata(15 downto 0),
      int_adp_data_m_axis_tready(0) => int_adp_data_m_axis_tready(0),
      int_adp_data_m_axis_tvalid(0) => int_adp_data_m_axis_tvalid(0),
      int_adp_grid_m_axis_tready => int_adp_grid_m_axis_tready,
      int_adp_grid_m_axis_tvalid => int_adp_grid_m_axis_tvalid,
      int_adp_scle_m_axis_tready => int_adp_scle_m_axis_tready,
      int_adp_scle_m_axis_tvalid => int_adp_scle_m_axis_tvalid,
      int_aps_wght_m_axis_tdata(63 downto 0) => int_aps_wght_m_axis_tdata(63 downto 0),
      int_aps_wght_m_axis_tlast(0) => int_aps_wght_m_axis_tlast(0),
      int_aps_wght_m_axis_tvalid(3 downto 0) => int_aps_wght_m_axis_tvalid(3 downto 0),
      int_buf_rslt_s_axis_tready => int_buf_rslt_s_axis_tready,
      int_buf_rslt_s_axis_tvalid => int_buf_rslt_s_axis_tvalid,
      internal_operation_error => internal_operation_error,
      m_axis_tlast_reg_reg => data_processor_inst_n_14,
      m_rst_sync3_reg => m_rst_sync3_reg,
      m_terminate_frame_reg => m_terminate_frame_reg_4,
      m_terminate_frame_reg_12 => m_terminate_frame_reg_12,
      m_terminate_frame_reg_13 => m_terminate_frame_reg,
      \mem_reg[6][29]\ => ccu_n_26,
      \multi_channel_genblock.operation_error_reg_reduced\ => \multi_channel_genblock.operation_error_reg_reduced\,
      new_transfer => new_transfer,
      p_0_in => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/data_processing_inst/p_0_in\,
      p_0_in_10 => p_0_in_3,
      p_0_in_11 => p_0_in_9,
      p_0_in_14 => p_0_in,
      \rst_pipeline_reg[3]\ => data_processor_inst_n_12,
      \rst_pipeline_reg[3]_0\(0) => rd_ptr_gray_reg_16,
      s_axil_ctrl_wdata(0) => s_axil_ctrl_wdata(29),
      s_axis_t_tready_int => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int\,
      s_axis_t_tready_int_0 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int\,
      s_axis_t_tready_int_2 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int\,
      s_axis_t_tready_int_4 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int\,
      s_axis_tready_early => \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early\,
      s_axis_tready_early_6 => \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early\,
      s_axis_tready_early_7 => \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early\,
      s_axis_tready_early_8 => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early\,
      s_axis_tready_reg_reg => axis_spl_wght_inst_n_18,
      s_axis_tready_reg_reg_0 => axis_spl_wght_inst_n_15,
      s_axis_tready_reg_reg_1 => axis_spl_wght_inst_n_12,
      s_axis_tready_reg_reg_2 => axis_spl_wght_inst_n_9,
      samples_in_0 => \genblk1[1].sampler_peripheral_op_error_inst/samples_in_0\,
      samples_in_0_5 => \genblk1[2].sampler_peripheral_op_error_inst/samples_in_0\,
      stage_1_in_axis_data_tlast => \act_func_inst/sub_mult_abs_chn_genblock[0].SubMultAbs_inst/SubMult_inst/stage_1_in_axis_data_tlast\,
      store_t => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/store_t\,
      store_u => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/store_u\,
      store_u_1 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/store_u\,
      store_u_3 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/store_u\,
      switch => \genblk1[1].sampler_peripheral_op_error_inst/switch\,
      switch_9 => \genblk1[2].sampler_peripheral_op_error_inst/switch\,
      temp_m_axis_tvalid_reg => \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg\,
      temp_m_axis_tvalid_reg_15 => \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg\,
      temp_m_axis_tvalid_reg_16 => \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg\,
      temp_m_axis_tvalid_reg_17 => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg\
    );
drop_frame_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3222FAEA"
    )
        port map (
      I0 => drop_frame_reg,
      I1 => \grid_share_genblock.axis_fifo_grid_pos_batch_inst/shift1\,
      I2 => s_rst_sync3_reg,
      I3 => s_frame_reg,
      I4 => int_mcu_grid_m_axis_tlast,
      O => drop_frame_reg_i_1_n_0
    );
\drop_frame_reg_i_1__0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3222FAEA"
    )
        port map (
      I0 => drop_frame_reg_10,
      I1 => \scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst/shift1\,
      I2 => s_rst_sync3_reg,
      I3 => s_frame_reg_11,
      I4 => int_mcu_scle_m_axis_tlast,
      O => \drop_frame_reg_i_1__0__0_n_0\
    );
\drop_frame_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3222FAEA"
    )
        port map (
      I0 => \fifo_inst/drop_frame_reg\,
      I1 => \fifo_inst/overflow_reg1\,
      I2 => \fifo_inst/m_rst_sync3_reg\,
      I3 => \fifo_inst/s_frame_reg\,
      I4 => pre_fifo_axis_tlast,
      O => \drop_frame_reg_i_1__1_n_0\
    );
\error_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_fsm_state_next\(1),
      I1 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_fsm_state_next\(0),
      I2 => fsm_rst,
      I3 => mcu_inst_n_21,
      O => \error_reg_i_1__0_n_0\
    );
\error_reg_i_1__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => \scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_fsm_state_next\(1),
      I1 => \scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_fsm_state_next\(0),
      I2 => fsm_rst,
      I3 => error_reg,
      O => \error_reg_i_1__0__0_n_0\
    );
internal_error_asserted_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFC8880"
    )
        port map (
      I0 => \^core_rst\,
      I1 => ccu_n_24,
      I2 => ccu_n_23,
      I3 => ccu_n_25,
      I4 => ccu_n_22,
      O => internal_error_asserted_i_1_n_0
    );
interrupt_soft_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF573300005400"
    )
        port map (
      I0 => ccu_n_96,
      I1 => ccu_n_95,
      I2 => int_buf_rslt_m_axis_tlast,
      I3 => ccu_n_25,
      I4 => ccu_n_16,
      I5 => ccu_n_21,
      O => interrupt_soft_reg_i_1_n_0
    );
\m_axis_pipe_reg[1][16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \m_axis_pipe_reg_reg[0]_13\(16),
      I1 => int_adp_grid_m_axis_tready,
      I2 => int_adp_grid_m_axis_tvalid,
      I3 => p_0_in_3,
      O => \m_axis_pipe_reg[1][16]_i_1__0_n_0\
    );
\m_axis_pipe_reg[1][16]_i_1__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \m_axis_pipe_reg_reg[0]_14\(16),
      I1 => int_adp_scle_m_axis_tready,
      I2 => int_adp_scle_m_axis_tvalid,
      I3 => p_0_in_9,
      O => \m_axis_pipe_reg[1][16]_i_1__0__0_n_0\
    );
\m_axis_tvalid_pipe_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => int_adp_grid_m_axis_tready,
      I1 => int_adp_grid_m_axis_tvalid,
      I2 => p_1_in_2(1),
      I3 => \axis_adp_grid_genblock[0].axis_adp_grid_inst_n_19\,
      I4 => m_rst_sync3_reg_5,
      I5 => \^core_rst\,
      O => \m_axis_tvalid_pipe_reg[0]_i_1__0_n_0\
    );
\m_axis_tvalid_pipe_reg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => int_adp_scle_m_axis_tready,
      I1 => int_adp_scle_m_axis_tvalid,
      I2 => p_1_in_6(1),
      I3 => \axis_adp_scle_genblock[0].axis_adp_scle_inst_n_17\,
      I4 => m_rst_sync3_reg_5,
      I5 => \^core_rst\,
      O => \m_axis_tvalid_pipe_reg[0]_i_1__1_n_0\
    );
\m_axis_tvalid_pipe_reg[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => m_axis_rslt_tready,
      I1 => \^m_axis_tvalid_pipe_reg_reg[1]\,
      I2 => \fifo_inst/p_1_in\(1),
      I3 => axis_adp_rslt_inst_n_87,
      I4 => \fifo_inst/s_rst_sync3_reg\,
      I5 => dma_rst,
      O => \m_axis_tvalid_pipe_reg[0]_i_1__2_n_0\
    );
\m_axis_tvalid_pipe_reg[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF40"
    )
        port map (
      I0 => int_adp_data_m_axis_tready(0),
      I1 => int_adp_data_m_axis_tvalid(0),
      I2 => p_1_in(1),
      I3 => \axis_adp_data_genblock[0].axis_adp_data_inst_n_2\,
      I4 => m_rst_sync3_reg,
      I5 => \^core_rst\,
      O => \m_axis_tvalid_pipe_reg[0]_i_1__3_n_0\
    );
\m_axis_tvalid_pipe_reg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBA"
    )
        port map (
      I0 => p_1_in_2(1),
      I1 => int_adp_grid_m_axis_tready,
      I2 => int_adp_grid_m_axis_tvalid,
      I3 => \axis_adp_grid_genblock[0].axis_adp_grid_inst_n_18\,
      O => \m_axis_tvalid_pipe_reg[1]_i_1__0_n_0\
    );
\m_axis_tvalid_pipe_reg[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBA"
    )
        port map (
      I0 => p_1_in_6(1),
      I1 => int_adp_scle_m_axis_tready,
      I2 => int_adp_scle_m_axis_tvalid,
      I3 => \axis_adp_scle_genblock[0].axis_adp_scle_inst_n_16\,
      O => \m_axis_tvalid_pipe_reg[1]_i_1__1_n_0\
    );
\m_axis_tvalid_pipe_reg[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBA"
    )
        port map (
      I0 => \fifo_inst/p_1_in\(1),
      I1 => m_axis_rslt_tready,
      I2 => \^m_axis_tvalid_pipe_reg_reg[1]\,
      I3 => axis_adp_rslt_inst_n_85,
      O => \m_axis_tvalid_pipe_reg[1]_i_1__2_n_0\
    );
\m_axis_tvalid_pipe_reg[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBA"
    )
        port map (
      I0 => p_1_in(1),
      I1 => int_adp_data_m_axis_tready(0),
      I2 => int_adp_data_m_axis_tvalid(0),
      I3 => \axis_adp_data_genblock[0].axis_adp_data_inst_n_1\,
      O => \m_axis_tvalid_pipe_reg[1]_i_1__3_n_0\
    );
\m_axis_tvalid_reg_i_1__0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAFAFAF0CCF0F0"
    )
        port map (
      I0 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rvalid\,
      I1 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_axis_register_inst/temp_m_axis_tvalid_reg\,
      I2 => \grid_share_genblock.grid_fifo_in_axis_tvalid\,
      I3 => mcu_inst_n_11,
      I4 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/forward_reg_next__2\,
      I5 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rready\,
      O => \m_axis_tvalid_reg_i_1__0__0_n_0\
    );
\m_axis_tvalid_reg_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAAAF0F0F0CC"
    )
        port map (
      I0 => \scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rvalid\,
      I1 => \scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_axis_register_inst/temp_m_axis_tvalid_reg\,
      I2 => \scle_share_genblock.scle_fifo_in_axis_tvalid\,
      I3 => intra_counter_reg,
      I4 => full_reg,
      I5 => \scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rready\,
      O => \m_axis_tvalid_reg_i_1__17_n_0\
    );
\m_axis_tvalid_reg_i_1__1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \data_chn_genblock[0].data_fifo_in_axis_tvalid\,
      I1 => mcu_inst_n_4,
      I2 => \data_chn_genblock[0].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tvalid_reg\,
      I3 => mcu_inst_n_18,
      I4 => \int_ram_data_bram_rdack_b[0]_19\,
      I5 => \data_chn_genblock[0].MCULocalFSM_data_pos_inst/rst0\,
      O => \m_axis_tvalid_reg_i_1__1__0_n_0\
    );
\m_axis_tvalid_reg_i_1__2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACCFAF0"
    )
        port map (
      I0 => int_adp_wght_m_axis_tvalid,
      I1 => \in_axis_register_inst/temp_m_axis_tvalid_reg\,
      I2 => int_axis_tvalid,
      I3 => int_adp_wght_m_axis_tready,
      I4 => new_transfer,
      O => \m_axis_tvalid_reg_i_1__2__0_n_0\
    );
\m_axis_tvalid_reg_i_1__3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55CCF5F0F5F0F5F0"
    )
        port map (
      I0 => axis_spl_wght_inst_n_18,
      I1 => \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg\,
      I2 => int_aps_wght_m_axis_tvalid(3),
      I3 => \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tready_int\,
      I4 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/store_u\,
      I5 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int\,
      O => \m_axis_tvalid_reg_i_1__3__0_n_0\
    );
\m_axis_tvalid_reg_i_1__4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55CCF5F0F5F0F5F0"
    )
        port map (
      I0 => axis_spl_wght_inst_n_15,
      I1 => \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg\,
      I2 => int_aps_wght_m_axis_tvalid(2),
      I3 => \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tready_int\,
      I4 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/store_u\,
      I5 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int\,
      O => \m_axis_tvalid_reg_i_1__4__0_n_0\
    );
\m_axis_tvalid_reg_i_1__5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55CCF5F0F5F0F5F0"
    )
        port map (
      I0 => axis_spl_wght_inst_n_12,
      I1 => \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg\,
      I2 => int_aps_wght_m_axis_tvalid(1),
      I3 => \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tready_int\,
      I4 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/store_u\,
      I5 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int\,
      O => \m_axis_tvalid_reg_i_1__5__0_n_0\
    );
\m_axis_tvalid_reg_i_1__6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55CCF5F0F5F0F5F0"
    )
        port map (
      I0 => axis_spl_wght_inst_n_9,
      I1 => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg\,
      I2 => int_aps_wght_m_axis_tvalid(0),
      I3 => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tready_int\,
      I4 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/store_t\,
      I5 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int\,
      O => \m_axis_tvalid_reg_i_1__6__0_n_0\
    );
\m_terminate_frame_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFC4"
    )
        port map (
      I0 => int_adp_grid_m_axis_tvalid,
      I1 => \axis_adp_grid_genblock[0].axis_adp_grid_inst_n_18\,
      I2 => int_adp_grid_m_axis_tready,
      I3 => m_terminate_frame_reg_4,
      O => \m_terminate_frame_reg_i_1__0_n_0\
    );
\m_terminate_frame_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFC4"
    )
        port map (
      I0 => int_adp_scle_m_axis_tvalid,
      I1 => \axis_adp_scle_genblock[0].axis_adp_scle_inst_n_16\,
      I2 => int_adp_scle_m_axis_tready,
      I3 => m_terminate_frame_reg_12,
      O => \m_terminate_frame_reg_i_1__1_n_0\
    );
\m_terminate_frame_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFC4"
    )
        port map (
      I0 => \^m_axis_tvalid_pipe_reg_reg[1]\,
      I1 => axis_adp_rslt_inst_n_85,
      I2 => m_axis_rslt_tready,
      I3 => \fifo_inst/m_terminate_frame_reg\,
      O => \m_terminate_frame_reg_i_1__2_n_0\
    );
\m_terminate_frame_reg_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFC4"
    )
        port map (
      I0 => int_adp_data_m_axis_tvalid(0),
      I1 => \axis_adp_data_genblock[0].axis_adp_data_inst_n_1\,
      I2 => int_adp_data_m_axis_tready(0),
      I3 => m_terminate_frame_reg,
      O => \m_terminate_frame_reg_i_1__3_n_0\
    );
mcu_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MemoryControlUnit
     port map (
      ADDRARDADDR(2 downto 0) => addrb_17(2 downto 0),
      CO(0) => \grid_share_genblock.MCULocalFSM_grid_pos_inst/forward_reg_next__2\,
      D(3 downto 0) => \int_ram_data_bram_rddata_b[0]_17\(15 downto 12),
      E(0) => mcu_inst_n_4,
      Q(1 downto 0) => \scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_fsm_state_next\(1 downto 0),
      bram00_ctrl_data_clk => bram00_ctrl_data_clk,
      \data_chn_genblock[0].data_fifo_in_axis_tvalid\ => \data_chn_genblock[0].data_fifo_in_axis_tvalid\,
      data_inter_counter_reg => data_inter_counter_reg,
      \data_inter_counter_reg_reg[0]\ => mcu_inst_n_15,
      \data_inter_counter_reg_reg[0]_0\ => \data_inter_counter_reg[0]_i_1_n_0\,
      \data_inter_counter_reg_reg[0]_1\ => \data_inter_counter_reg[0]_i_1__0_n_0\,
      \data_reg_reg[0][16]\(0) => \data_reg_reg[0]_20\(16),
      \data_reg_reg[0][16]_0\(4) => int_mcu_grid_m_axis_tlast,
      \data_reg_reg[0][16]_0\(3 downto 0) => int_mcu_grid_m_axis_tdata(15 downto 12),
      \data_reg_reg[0][16]_1\(0) => mcu_inst_n_76,
      \data_reg_reg[1][16]\(0) => \data_reg_reg[1]_21\(16),
      \data_reg_reg[1][16]_0\(0) => mcu_inst_n_77,
      \data_reg_reg[4][16]\(4) => int_mcu_data_m_axis_tlast(0),
      \data_reg_reg[4][16]\(3 downto 0) => int_mcu_data_m_axis_tdata(15 downto 12),
      \data_size_reg_reg[8]_0\(8 downto 0) => data_size(8 downto 0),
      empty_reg => empty_reg,
      empty_reg_reg => mcu_inst_n_2,
      empty_reg_reg_0 => mcu_inst_n_47,
      empty_reg_reg_1 => \axis_adp_data_genblock[0].axis_adp_data_inst_n_7\,
      enb(0) => int_mcu_data_bram_en,
      error_reg => error_reg,
      error_reg_reg => mcu_inst_n_21,
      error_reg_reg_0 => \error_reg_i_1__0__0_n_0\,
      error_reg_reg_1 => \error_reg_i_1__0_n_0\,
      fsm_clk => fsm_clk,
      fsm_rst => fsm_rst,
      fsm_rst_0(1 downto 0) => \grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_fsm_state_next\(1 downto 0),
      full_reg => full_reg,
      full_reg_reg => mcu_inst_n_11,
      full_reg_reg_0 => mcu_inst_n_16,
      full_reg_reg_1 => mcu_inst_n_51,
      \glo_fsm_state_reg[0]_0\ => ccu_n_28,
      \grid_share_genblock.grid_fifo_in_axis_tvalid\ => \grid_share_genblock.grid_fifo_in_axis_tvalid\,
      \grid_size_reg_reg[5]_0\ => mcu_inst_n_38,
      \grid_size_reg_reg[5]_1\(5 downto 0) => grid_size(5 downto 0),
      int_axil_rready => \scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rready\,
      int_axil_rready_0 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rready\,
      int_axil_rvalid => \scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rvalid\,
      int_axil_rvalid_3 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rvalid\,
      int_mcu_grid_m_axis_tready => int_mcu_grid_m_axis_tready,
      int_mcu_scle_m_axis_tready => int_mcu_scle_m_axis_tready,
      int_ram_grid_b_axil_arready => int_ram_grid_b_axil_arready,
      int_ram_grid_b_axil_rvalid => int_ram_grid_b_axil_rvalid,
      int_ram_scle_b_axil_arready => int_ram_scle_b_axil_arready,
      int_ram_scle_b_axil_rvalid => int_ram_scle_b_axil_rvalid,
      intra_counter_reg => intra_counter_reg,
      \intra_counter_reg_reg[0]\ => mcu_inst_n_19,
      \loc_counter_addr_reg_reg[2]\(2 downto 0) => addrb(2 downto 0),
      \loc_counter_addr_reg_reg[7]\(7 downto 0) => int_mcu_data_bram_addr(7 downto 0),
      m_axi_r(3 downto 0) => int_ram_scle_b_axil_rdata(15 downto 12),
      m_axis_tvalid_reg_reg => \m_axis_tvalid_reg_i_1__1__0_n_0\,
      m_axis_tvalid_reg_reg_0 => \m_axis_tvalid_reg_i_1__17_n_0\,
      m_axis_tvalid_reg_reg_1 => \m_axis_tvalid_reg_i_1__0__0_n_0\,
      \mem_read_data_reg_reg[13]\(3 downto 0) => int_ram_grid_b_axil_rdata(15 downto 12),
      mem_read_data_valid_reg => \scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_valid_reg\,
      mem_read_data_valid_reg_2 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_valid_reg\,
      mem_read_data_valid_reg_reg => mem_read_data_valid_reg_i_1_n_0,
      mem_read_data_valid_reg_reg_0 => \mem_read_data_valid_reg_i_1__0_n_0\,
      operation_error_reg_0 => mcu_inst_n_43,
      operation_start => operation_start,
      \ptr_reg_reg[0]\ => mcu_inst_n_62,
      \ptr_reg_reg[0]_0\ => mcu_inst_n_63,
      \rd_ptr_reg_reg[1]\(1) => \scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/p_0_in\,
      \rd_ptr_reg_reg[1]\(0) => mcu_inst_n_35,
      \rd_ptr_reg_reg[1]_0\(1) => \grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/p_0_in\,
      \rd_ptr_reg_reg[1]_0\(0) => mcu_inst_n_42,
      rst0 => \data_chn_genblock[0].MCULocalFSM_data_pos_inst/rst0\,
      s_axi_rvalid_reg_reg => s_axi_rvalid_reg_i_1_n_0,
      s_axi_rvalid_reg_reg_0 => \s_axi_rvalid_reg_i_1__0_n_0\,
      s_axil_b_arready_reg_reg => \^s_axil_b_arready_reg_reg\,
      s_axil_b_arready_reg_reg_0 => \^s_axil_b_arready_reg_reg_0\,
      s_axil_b_rvalid_pipe_reg_reg(0) => mcu_inst_n_26,
      s_axil_b_rvalid_pipe_reg_reg_0(0) => mcu_inst_n_28,
      s_axil_b_rvalid_reg => s_axil_b_rvalid_reg,
      s_axil_b_rvalid_reg_5 => s_axil_b_rvalid_reg_1,
      s_axil_b_rvalid_reg_reg => mcu_inst_n_44,
      s_axil_b_rvalid_reg_reg_0 => mcu_inst_n_45,
      s_axil_scle_aclk => s_axil_scle_aclk,
      s_axis(4) => int_mcu_scle_m_axis_tlast,
      s_axis(3 downto 0) => int_mcu_scle_m_axis_tdata(15 downto 12),
      s_axis_tready_reg_reg => mcu_inst_n_18,
      s_axis_tready_reg_reg_0 => mcu_inst_n_49,
      s_axis_tready_reg_reg_1 => mcu_inst_n_50,
      s_axis_tready_reg_reg_2 => \s_axis_tready_reg_i_1__13_n_0\,
      samples_in_0 => \genblk1[0].sampler_peripheral_op_error_inst/samples_in_0\,
      \scle_share_genblock.scle_fifo_in_axis_tvalid\ => \scle_share_genblock.scle_fifo_in_axis_tvalid\,
      \scle_size_reg_reg[4]_0\ => mcu_inst_n_31,
      \scle_size_reg_reg[5]_0\(5 downto 0) => scle_size(5 downto 0),
      shift1 => \scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst/shift1\,
      shift1_6 => \grid_share_genblock.axis_fifo_grid_pos_batch_inst/shift1\,
      switch => \genblk1[0].sampler_peripheral_op_error_inst/switch\,
      temp_m_axis_tvalid_reg => \scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_axis_register_inst/temp_m_axis_tvalid_reg\,
      temp_m_axis_tvalid_reg_1 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_axis_register_inst/temp_m_axis_tvalid_reg\,
      temp_m_axis_tvalid_reg_4 => \data_chn_genblock[0].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tvalid_reg\,
      temp_m_axis_tvalid_reg_reg => \temp_m_axis_tvalid_reg_i_1__18_n_0\,
      temp_m_axis_tvalid_reg_reg_0 => \temp_m_axis_tvalid_reg_i_1__0__0_n_0\,
      temp_m_axis_tvalid_reg_reg_1 => \temp_m_axis_tvalid_reg_i_1__1__0_n_0\,
      \wr_ptr_reg_reg[1]\(1) => p_1_in_18,
      \wr_ptr_reg_reg[1]\(0) => mcu_inst_n_33,
      \wr_ptr_reg_reg[1]_0\(1) => mcu_inst_n_39,
      \wr_ptr_reg_reg[1]_0\(0) => mcu_inst_n_40
    );
mem_read_data_valid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFF6FF66FF6"
    )
        port map (
      I0 => p_1_in_18,
      I1 => \scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/p_0_in\,
      I2 => mcu_inst_n_33,
      I3 => mcu_inst_n_35,
      I4 => mcu_inst_n_49,
      I5 => \scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_valid_reg\,
      O => mem_read_data_valid_reg_i_1_n_0
    );
\mem_read_data_valid_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFF6FF66FF6"
    )
        port map (
      I0 => mcu_inst_n_39,
      I1 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/p_0_in\,
      I2 => mcu_inst_n_40,
      I3 => mcu_inst_n_42,
      I4 => mcu_inst_n_50,
      I5 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_valid_reg\,
      O => \mem_read_data_valid_reg_i_1__0_n_0\
    );
\ptr_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F99F"
    )
        port map (
      I0 => \axis_adp_grid_genblock[0].axis_adp_grid_inst_n_16\,
      I1 => \wr_ptr_gray_reg__0\(1),
      I2 => \axis_adp_grid_genblock[0].axis_adp_grid_inst_n_15\,
      I3 => \wr_ptr_gray_reg__0\(0),
      I4 => s_rst_sync3_reg,
      O => int_mcu_grid_m_axis_tready
    );
\ptr_reg[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F99F"
    )
        port map (
      I0 => \axis_adp_scle_genblock[0].axis_adp_scle_inst_n_14\,
      I1 => \wr_ptr_gray_reg__0_8\(1),
      I2 => \axis_adp_scle_genblock[0].axis_adp_scle_inst_n_13\,
      I3 => \wr_ptr_gray_reg__0_8\(0),
      I4 => s_rst_sync3_reg,
      O => int_mcu_scle_m_axis_tready
    );
ram_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bram00_ctrl_data_en,
      I1 => bram00_ctrl_data_addr(0),
      O => \int_trl_data_bram_en_o[0]_1\(3)
    );
\rd_ptr_gray_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
        port map (
      I0 => \rd_ptr_gray_reg__0\(0),
      I1 => \axis_adp_grid_genblock[0].axis_adp_grid_inst_n_19\,
      I2 => \rd_ptr_gray_reg__0\(1),
      I3 => m_rst_sync3_reg_5,
      I4 => \^core_rst\,
      O => \rd_ptr_gray_reg[0]_i_1_n_0\
    );
\rd_ptr_gray_reg[0]_i_1__0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
        port map (
      I0 => \rd_ptr_gray_reg__0_7\(0),
      I1 => \axis_adp_scle_genblock[0].axis_adp_scle_inst_n_17\,
      I2 => \rd_ptr_gray_reg__0_7\(1),
      I3 => m_rst_sync3_reg_5,
      I4 => \^core_rst\,
      O => \rd_ptr_gray_reg[0]_i_1__0__0_n_0\
    );
\rd_ptr_gray_reg[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
        port map (
      I0 => rd_ptr_gray_reg(0),
      I1 => axis_adp_rslt_inst_n_87,
      I2 => rd_ptr_gray_reg(1),
      I3 => \fifo_inst/s_rst_sync3_reg\,
      I4 => dma_rst,
      O => \rd_ptr_gray_reg[0]_i_1__1_n_0\
    );
\rd_ptr_gray_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000006A"
    )
        port map (
      I0 => \rd_ptr_gray_reg__0\(1),
      I1 => \axis_adp_grid_genblock[0].axis_adp_grid_inst_n_19\,
      I2 => rd_ptr_reg(0),
      I3 => m_rst_sync3_reg_5,
      I4 => \^core_rst\,
      O => \rd_ptr_gray_reg[1]_i_1_n_0\
    );
\rd_ptr_gray_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000006A"
    )
        port map (
      I0 => \rd_ptr_gray_reg__0_7\(1),
      I1 => \axis_adp_scle_genblock[0].axis_adp_scle_inst_n_17\,
      I2 => rd_ptr_reg_13(0),
      I3 => m_rst_sync3_reg_5,
      I4 => \^core_rst\,
      O => \rd_ptr_gray_reg[1]_i_1__0_n_0\
    );
\rd_ptr_gray_reg[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000006A"
    )
        port map (
      I0 => rd_ptr_gray_reg(1),
      I1 => axis_adp_rslt_inst_n_87,
      I2 => \fifo_inst/rd_ptr_reg\(0),
      I3 => \fifo_inst/s_rst_sync3_reg\,
      I4 => dma_rst,
      O => \rd_ptr_gray_reg[1]_i_1__1_n_0\
    );
\rd_ptr_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => rd_ptr_reg(0),
      I1 => \axis_adp_grid_genblock[0].axis_adp_grid_inst_n_19\,
      I2 => m_rst_sync3_reg_5,
      I3 => \^core_rst\,
      O => \rd_ptr_reg[0]_i_1_n_0\
    );
\rd_ptr_reg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => rd_ptr_reg_13(0),
      I1 => \axis_adp_scle_genblock[0].axis_adp_scle_inst_n_17\,
      I2 => m_rst_sync3_reg_5,
      I3 => \^core_rst\,
      O => \rd_ptr_reg[0]_i_1__0_n_0\
    );
\rd_ptr_reg[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \fifo_inst/rd_ptr_reg\(0),
      I1 => axis_adp_rslt_inst_n_87,
      I2 => \fifo_inst/s_rst_sync3_reg\,
      I3 => dma_rst,
      O => \rd_ptr_reg[0]_i_1__1_n_0\
    );
s_axi_rvalid_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_valid_reg\,
      I1 => \scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rready\,
      I2 => \scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rvalid\,
      O => s_axi_rvalid_reg_i_1_n_0
    );
\s_axi_rvalid_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_valid_reg\,
      I1 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rready\,
      I2 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rvalid\,
      O => \s_axi_rvalid_reg_i_1__0_n_0\
    );
s_axil_a_rvalid_pipe_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => s_axil_a_rvalid_reg,
      I1 => s_axil_grid_rready,
      I2 => \^s_axil_a_rvalid_pipe_reg_reg\,
      O => s_axil_a_rvalid_pipe_reg_i_1_n_0
    );
\s_axil_a_rvalid_pipe_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => s_axil_a_rvalid_reg_0,
      I1 => s_axil_scle_rready,
      I2 => \^s_axil_a_rvalid_pipe_reg_reg_0\,
      O => \s_axil_a_rvalid_pipe_reg_i_1__0_n_0\
    );
s_axil_b_rvalid_pipe_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAEEAAEAAAA"
    )
        port map (
      I0 => s_axil_b_rvalid_reg,
      I1 => int_ram_grid_b_axil_rvalid,
      I2 => mcu_inst_n_40,
      I3 => mcu_inst_n_42,
      I4 => mcu_inst_n_39,
      I5 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/p_0_in\,
      O => s_axil_b_rvalid_pipe_reg_i_1_n_0
    );
\s_axil_b_rvalid_pipe_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAEEAAEAAAA"
    )
        port map (
      I0 => s_axil_b_rvalid_reg_1,
      I1 => int_ram_scle_b_axil_rvalid,
      I2 => mcu_inst_n_33,
      I3 => mcu_inst_n_35,
      I4 => p_1_in_18,
      I5 => \scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/p_0_in\,
      O => \s_axil_b_rvalid_pipe_reg_i_1__0_n_0\
    );
\s_axis_tready_reg_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000070707FF"
    )
        port map (
      I0 => \int_ram_data_bram_rdack_b[0]_19\,
      I1 => \data_chn_genblock[0].data_fifo_in_axis_tvalid\,
      I2 => \data_chn_genblock[0].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tvalid_reg\,
      I3 => mcu_inst_n_16,
      I4 => mcu_inst_n_19,
      I5 => \data_chn_genblock[0].MCULocalFSM_data_pos_inst/rst0\,
      O => \s_axis_tready_reg_i_1__13_n_0\
    );
s_frame_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DFF1D00"
    )
        port map (
      I0 => mcu_inst_n_77,
      I1 => mcu_inst_n_63,
      I2 => mcu_inst_n_76,
      I3 => \grid_share_genblock.axis_fifo_grid_pos_batch_inst/shift1\,
      I4 => s_frame_reg,
      O => s_frame_reg_i_1_n_0
    );
\s_frame_reg_i_1__0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DFF1D00"
    )
        port map (
      I0 => \data_reg_reg[1]_21\(16),
      I1 => mcu_inst_n_62,
      I2 => \data_reg_reg[0]_20\(16),
      I3 => \scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst/shift1\,
      I4 => s_frame_reg_11,
      O => \s_frame_reg_i_1__0__0_n_0\
    );
\s_frame_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => pre_fifo_axis_tlast,
      I1 => \fifo_inst/overflow_reg1\,
      I2 => \fifo_inst/s_frame_reg\,
      O => \s_frame_reg_i_1__1_n_0\
    );
sampled_signal_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => samples_out(0),
      I1 => samples_out(1),
      O => sampled_signal_i_1_n_0
    );
\sampled_signal_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ccu_n_9,
      I1 => ccu_n_10,
      O => \sampled_signal_i_1__0_n_0\
    );
\sampled_signal_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ccu_n_11,
      I1 => ccu_n_12,
      O => \sampled_signal_i_1__1_n_0\
    );
\temp_m_axis_tvalid_reg_i_1__0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBF0FF80880000"
    )
        port map (
      I0 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rvalid\,
      I1 => \grid_share_genblock.grid_fifo_in_axis_tvalid\,
      I2 => mcu_inst_n_11,
      I3 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/forward_reg_next__2\,
      I4 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rready\,
      I5 => \grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_axis_register_inst/temp_m_axis_tvalid_reg\,
      O => \temp_m_axis_tvalid_reg_i_1__0__0_n_0\
    );
\temp_m_axis_tvalid_reg_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFFFF088800000"
    )
        port map (
      I0 => \scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rvalid\,
      I1 => \scle_share_genblock.scle_fifo_in_axis_tvalid\,
      I2 => intra_counter_reg,
      I3 => full_reg,
      I4 => \scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rready\,
      I5 => \scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_axis_register_inst/temp_m_axis_tvalid_reg\,
      O => \temp_m_axis_tvalid_reg_i_1__18_n_0\
    );
\temp_m_axis_tvalid_reg_i_1__1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008E8A828A"
    )
        port map (
      I0 => \data_chn_genblock[0].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tvalid_reg\,
      I1 => mcu_inst_n_18,
      I2 => mcu_inst_n_51,
      I3 => \data_chn_genblock[0].data_fifo_in_axis_tvalid\,
      I4 => \int_ram_data_bram_rdack_b[0]_19\,
      I5 => \data_chn_genblock[0].MCULocalFSM_data_pos_inst/rst0\,
      O => \temp_m_axis_tvalid_reg_i_1__1__0_n_0\
    );
\temp_m_axis_tvalid_reg_i_1__2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BF0080"
    )
        port map (
      I0 => int_adp_wght_m_axis_tvalid,
      I1 => int_axis_tvalid,
      I2 => int_adp_wght_m_axis_tready,
      I3 => new_transfer,
      I4 => \in_axis_register_inst/temp_m_axis_tvalid_reg\,
      O => \temp_m_axis_tvalid_reg_i_1__2__0_n_0\
    );
\temp_m_axis_tvalid_reg_i_1__3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABFBFBF0A808080"
    )
        port map (
      I0 => \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out\,
      I1 => int_aps_wght_m_axis_tvalid(3),
      I2 => \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tready_int\,
      I3 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int\,
      I4 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/store_u\,
      I5 => \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg\,
      O => \temp_m_axis_tvalid_reg_i_1__3__0_n_0\
    );
\temp_m_axis_tvalid_reg_i_1__4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABFBFBF0A808080"
    )
        port map (
      I0 => \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out\,
      I1 => int_aps_wght_m_axis_tvalid(2),
      I2 => \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tready_int\,
      I3 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int\,
      I4 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/store_u\,
      I5 => \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg\,
      O => \temp_m_axis_tvalid_reg_i_1__4__0_n_0\
    );
\temp_m_axis_tvalid_reg_i_1__5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABFBFBF0A808080"
    )
        port map (
      I0 => \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out\,
      I1 => int_aps_wght_m_axis_tvalid(1),
      I2 => \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tready_int\,
      I3 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int\,
      I4 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/store_u\,
      I5 => \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg\,
      O => \temp_m_axis_tvalid_reg_i_1__5__0_n_0\
    );
\temp_m_axis_tvalid_reg_i_1__6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABFBFBF0A808080"
    )
        port map (
      I0 => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out\,
      I1 => int_aps_wght_m_axis_tvalid(0),
      I2 => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tready_int\,
      I3 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int\,
      I4 => \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/store_t\,
      I5 => \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg\,
      O => \temp_m_axis_tvalid_reg_i_1__6__0_n_0\
    );
\upsize.m_axis_tlast_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \upsize_pre.adapter_inst/upsize.s_axis_tlast_reg\,
      I1 => \upsize_pre.adapter_inst/upsize.s_axis_tvalid_reg\,
      I2 => int_buf_rslt_m_axis_tlast,
      I3 => \upsize_pre.adapter_inst/upsize.m_axis_tvalid_reg11_out\,
      I4 => pre_fifo_axis_tlast,
      O => \upsize.m_axis_tlast_reg_i_1_n_0\
    );
\wr_ptr_gray_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008ABA"
    )
        port map (
      I0 => \wr_ptr_gray_reg__0\(0),
      I1 => drop_frame_reg,
      I2 => \grid_share_genblock.axis_fifo_grid_pos_batch_inst/shift1\,
      I3 => \wr_ptr_gray_reg__0\(1),
      I4 => s_rst_sync3_reg,
      O => \wr_ptr_gray_reg[0]_i_1_n_0\
    );
\wr_ptr_gray_reg[0]_i_1__0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008ABA"
    )
        port map (
      I0 => \wr_ptr_gray_reg__0_8\(0),
      I1 => drop_frame_reg_10,
      I2 => \scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst/shift1\,
      I3 => \wr_ptr_gray_reg__0_8\(1),
      I4 => s_rst_sync3_reg,
      O => \wr_ptr_gray_reg[0]_i_1__0__0_n_0\
    );
\wr_ptr_gray_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009AAA"
    )
        port map (
      I0 => \wr_ptr_gray_reg__0\(1),
      I1 => drop_frame_reg,
      I2 => \grid_share_genblock.axis_fifo_grid_pos_batch_inst/shift1\,
      I3 => wr_ptr_commit_reg(0),
      I4 => s_rst_sync3_reg,
      O => \wr_ptr_gray_reg[1]_i_1_n_0\
    );
\wr_ptr_gray_reg[1]_i_1__0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009AAA"
    )
        port map (
      I0 => \wr_ptr_gray_reg__0_8\(1),
      I1 => drop_frame_reg_10,
      I2 => \scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst/shift1\,
      I3 => wr_ptr_commit_reg_14(0),
      I4 => s_rst_sync3_reg,
      O => \wr_ptr_gray_reg[1]_i_1__0__0_n_0\
    );
\wr_ptr_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A6"
    )
        port map (
      I0 => wr_ptr_commit_reg(0),
      I1 => \grid_share_genblock.axis_fifo_grid_pos_batch_inst/shift1\,
      I2 => drop_frame_reg,
      I3 => s_rst_sync3_reg,
      O => \wr_ptr_reg[0]_i_1_n_0\
    );
\wr_ptr_reg[0]_i_1__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A6"
    )
        port map (
      I0 => wr_ptr_commit_reg_14(0),
      I1 => \scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst/shift1\,
      I2 => drop_frame_reg_10,
      I3 => s_rst_sync3_reg,
      O => \wr_ptr_reg[0]_i_1__0__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_KanLayerInst is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axil_grid_bvalid : out STD_LOGIC;
    s_axil_a_arready_reg_reg : out STD_LOGIC;
    s_axil_a_arready_next : out STD_LOGIC;
    s_axil_grid_awready : out STD_LOGIC;
    s_axil_b_arready_reg_reg : out STD_LOGIC;
    s_axil_a_rvalid_pipe_reg_reg : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axil_scle_bvalid : out STD_LOGIC;
    s_axil_a_arready_reg_reg_0 : out STD_LOGIC;
    s_axil_a_arready_next_0 : out STD_LOGIC;
    s_axil_scle_awready : out STD_LOGIC;
    s_axil_b_arready_reg_reg_0 : out STD_LOGIC;
    s_axil_a_rvalid_pipe_reg_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axil_ctrl_arready : out STD_LOGIC;
    s_axil_ctrl_rvalid : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]\ : out STD_LOGIC;
    bram00_ctrl_data_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axil_grid_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axil_scle_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_rslt_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_rslt_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_rslt_tlast : out STD_LOGIC;
    s_axil_ctrl_bvalid : out STD_LOGIC;
    s_axil_ctrl_awready : out STD_LOGIC;
    s_axil_ctrl_wready : out STD_LOGIC;
    s_axil_ctrl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    operation_busy : out STD_LOGIC;
    operation_error : out STD_LOGIC;
    operation_complete : out STD_LOGIC;
    locked : out STD_LOGIC;
    pl2ps_intr : out STD_LOGIC;
    s_axis_wght_tready : out STD_LOGIC;
    s_axil_grid_aclk : in STD_LOGIC;
    s_axil_grid_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axil_grid_areset : in STD_LOGIC;
    s_axil_grid_rready : in STD_LOGIC;
    s_axil_scle_aclk : in STD_LOGIC;
    s_axil_scle_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axil_scle_areset : in STD_LOGIC;
    s_axil_scle_rready : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    dma_clk : in STD_LOGIC;
    dma_rst : in STD_LOGIC;
    s_axis_wght_tlast : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[12]\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[12]_0\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[13]\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[14]\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[15]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[0]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[0]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[1]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[2]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[3]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[4]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[5]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[6]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[7]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[8]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[9]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[10]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[11]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[12]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[13]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[14]\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[15]\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[12]_1\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[12]_2\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[13]_0\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[14]_0\ : in STD_LOGIC;
    \s_axil_b_rdata_reg_int_reg_reg[15]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[0]_1\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[0]_2\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[1]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[2]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[3]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[4]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[5]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[6]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[7]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[8]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[9]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[10]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[11]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[12]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[13]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[14]_0\ : in STD_LOGIC;
    \s_axil_a_rdata_reg_int_reg_reg[15]_0\ : in STD_LOGIC;
    s_axil_grid_bready : in STD_LOGIC;
    fsm_rst : in STD_LOGIC;
    s_axil_scle_bready : in STD_LOGIC;
    s_axil_ctrl_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axil_ctrl_arvalid : in STD_LOGIC;
    s_axil_ctrl_rready : in STD_LOGIC;
    bram00_ctrl_data_en : in STD_LOGIC;
    bram00_ctrl_data_addr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axis_rslt_tready : in STD_LOGIC;
    s_axil_ctrl_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bram00_ctrl_data_clk : in STD_LOGIC;
    s_axil_grid_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_grid_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_grid_arvalid : in STD_LOGIC;
    s_axil_grid_awvalid : in STD_LOGIC;
    s_axil_grid_wvalid : in STD_LOGIC;
    s_axil_grid_wstrb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axil_scle_araddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_awaddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_arvalid : in STD_LOGIC;
    s_axil_scle_awvalid : in STD_LOGIC;
    s_axil_scle_wvalid : in STD_LOGIC;
    s_axil_scle_wstrb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fsm_clk : in STD_LOGIC;
    s_axil_ctrl_wvalid : in STD_LOGIC;
    s_axil_ctrl_awvalid : in STD_LOGIC;
    s_axil_ctrl_bready : in STD_LOGIC;
    s_axil_ctrl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axil_ctrl_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis : in STD_LOGIC_VECTOR ( 71 downto 0 );
    s_axis_wght_tvalid : in STD_LOGIC;
    bram00_ctrl_data_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bram00_ctrl_data_we : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_KanLayerInst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_KanLayerInst is
begin
wrapper: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_KanLayer
     port map (
      DOADO(3 downto 0) => DOADO(3 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      Q(71 downto 64) => m_axis_rslt_tkeep(7 downto 0),
      Q(63 downto 0) => m_axis_rslt_tdata(63 downto 0),
      bram00_ctrl_data_addr(8 downto 0) => bram00_ctrl_data_addr(8 downto 0),
      bram00_ctrl_data_clk => bram00_ctrl_data_clk,
      bram00_ctrl_data_din(31 downto 0) => bram00_ctrl_data_din(31 downto 0),
      bram00_ctrl_data_dout(31 downto 0) => bram00_ctrl_data_dout(31 downto 0),
      bram00_ctrl_data_en => bram00_ctrl_data_en,
      bram00_ctrl_data_we(3 downto 0) => bram00_ctrl_data_we(3 downto 0),
      core_clk => core_clk,
      core_rst => Q(0),
      dma_clk => dma_clk,
      dma_rst => dma_rst,
      fsm_clk => fsm_clk,
      fsm_rst => fsm_rst,
      locked => locked,
      m_axis_rslt_tlast => m_axis_rslt_tlast,
      m_axis_rslt_tready => m_axis_rslt_tready,
      \m_axis_tvalid_pipe_reg_reg[1]\ => \m_axis_tvalid_pipe_reg_reg[1]\,
      operation_busy => operation_busy,
      operation_complete => operation_complete,
      operation_error => operation_error,
      pl2ps_intr => pl2ps_intr,
      ram_reg(3 downto 0) => ram_reg(3 downto 0),
      ram_reg_0(15 downto 0) => ram_reg_0(15 downto 0),
      s_axil_a_arready_reg_reg => s_axil_a_arready_reg_reg,
      s_axil_a_arready_reg_reg_0 => s_axil_a_arready_reg_reg_0,
      \s_axil_a_rdata_reg_int_reg_reg[0]\ => \s_axil_a_rdata_reg_int_reg_reg[0]\,
      \s_axil_a_rdata_reg_int_reg_reg[0]_0\ => \s_axil_a_rdata_reg_int_reg_reg[0]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[0]_1\ => \s_axil_a_rdata_reg_int_reg_reg[0]_1\,
      \s_axil_a_rdata_reg_int_reg_reg[0]_2\ => \s_axil_a_rdata_reg_int_reg_reg[0]_2\,
      \s_axil_a_rdata_reg_int_reg_reg[10]\ => \s_axil_a_rdata_reg_int_reg_reg[10]\,
      \s_axil_a_rdata_reg_int_reg_reg[10]_0\ => \s_axil_a_rdata_reg_int_reg_reg[10]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[11]\ => \s_axil_a_rdata_reg_int_reg_reg[11]\,
      \s_axil_a_rdata_reg_int_reg_reg[11]_0\ => \s_axil_a_rdata_reg_int_reg_reg[11]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[12]\ => \s_axil_a_rdata_reg_int_reg_reg[12]\,
      \s_axil_a_rdata_reg_int_reg_reg[12]_0\ => \s_axil_a_rdata_reg_int_reg_reg[12]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[13]\ => \s_axil_a_rdata_reg_int_reg_reg[13]\,
      \s_axil_a_rdata_reg_int_reg_reg[13]_0\ => \s_axil_a_rdata_reg_int_reg_reg[13]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[14]\ => \s_axil_a_rdata_reg_int_reg_reg[14]\,
      \s_axil_a_rdata_reg_int_reg_reg[14]_0\ => \s_axil_a_rdata_reg_int_reg_reg[14]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[15]\ => \s_axil_a_rdata_reg_int_reg_reg[15]\,
      \s_axil_a_rdata_reg_int_reg_reg[15]_0\ => \s_axil_a_rdata_reg_int_reg_reg[15]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[1]\ => \s_axil_a_rdata_reg_int_reg_reg[1]\,
      \s_axil_a_rdata_reg_int_reg_reg[1]_0\ => \s_axil_a_rdata_reg_int_reg_reg[1]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[2]\ => \s_axil_a_rdata_reg_int_reg_reg[2]\,
      \s_axil_a_rdata_reg_int_reg_reg[2]_0\ => \s_axil_a_rdata_reg_int_reg_reg[2]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[3]\ => \s_axil_a_rdata_reg_int_reg_reg[3]\,
      \s_axil_a_rdata_reg_int_reg_reg[3]_0\ => \s_axil_a_rdata_reg_int_reg_reg[3]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[4]\ => \s_axil_a_rdata_reg_int_reg_reg[4]\,
      \s_axil_a_rdata_reg_int_reg_reg[4]_0\ => \s_axil_a_rdata_reg_int_reg_reg[4]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[5]\ => \s_axil_a_rdata_reg_int_reg_reg[5]\,
      \s_axil_a_rdata_reg_int_reg_reg[5]_0\ => \s_axil_a_rdata_reg_int_reg_reg[5]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[6]\ => \s_axil_a_rdata_reg_int_reg_reg[6]\,
      \s_axil_a_rdata_reg_int_reg_reg[6]_0\ => \s_axil_a_rdata_reg_int_reg_reg[6]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[7]\ => \s_axil_a_rdata_reg_int_reg_reg[7]\,
      \s_axil_a_rdata_reg_int_reg_reg[7]_0\ => \s_axil_a_rdata_reg_int_reg_reg[7]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[8]\ => \s_axil_a_rdata_reg_int_reg_reg[8]\,
      \s_axil_a_rdata_reg_int_reg_reg[8]_0\ => \s_axil_a_rdata_reg_int_reg_reg[8]_0\,
      \s_axil_a_rdata_reg_int_reg_reg[9]\ => \s_axil_a_rdata_reg_int_reg_reg[9]\,
      \s_axil_a_rdata_reg_int_reg_reg[9]_0\ => \s_axil_a_rdata_reg_int_reg_reg[9]_0\,
      s_axil_a_rvalid_pipe_reg_reg => s_axil_a_rvalid_pipe_reg_reg,
      s_axil_a_rvalid_pipe_reg_reg_0 => s_axil_a_rvalid_pipe_reg_reg_0,
      s_axil_b_arready_reg_reg => s_axil_b_arready_reg_reg,
      s_axil_b_arready_reg_reg_0 => s_axil_b_arready_reg_reg_0,
      \s_axil_b_rdata_reg_int_reg_reg[12]\ => \s_axil_b_rdata_reg_int_reg_reg[12]\,
      \s_axil_b_rdata_reg_int_reg_reg[12]_0\ => \s_axil_b_rdata_reg_int_reg_reg[12]_0\,
      \s_axil_b_rdata_reg_int_reg_reg[12]_1\ => \s_axil_b_rdata_reg_int_reg_reg[12]_1\,
      \s_axil_b_rdata_reg_int_reg_reg[12]_2\ => \s_axil_b_rdata_reg_int_reg_reg[12]_2\,
      \s_axil_b_rdata_reg_int_reg_reg[13]\ => \s_axil_b_rdata_reg_int_reg_reg[13]\,
      \s_axil_b_rdata_reg_int_reg_reg[13]_0\ => \s_axil_b_rdata_reg_int_reg_reg[13]_0\,
      \s_axil_b_rdata_reg_int_reg_reg[14]\ => \s_axil_b_rdata_reg_int_reg_reg[14]\,
      \s_axil_b_rdata_reg_int_reg_reg[14]_0\ => \s_axil_b_rdata_reg_int_reg_reg[14]_0\,
      \s_axil_b_rdata_reg_int_reg_reg[15]\ => \s_axil_b_rdata_reg_int_reg_reg[15]\,
      \s_axil_b_rdata_reg_int_reg_reg[15]_0\ => \s_axil_b_rdata_reg_int_reg_reg[15]_0\,
      s_axil_ctrl_araddr(3 downto 0) => s_axil_ctrl_araddr(3 downto 0),
      s_axil_ctrl_arready => s_axil_ctrl_arready,
      s_axil_ctrl_arvalid => s_axil_ctrl_arvalid,
      s_axil_ctrl_awaddr(3 downto 0) => s_axil_ctrl_awaddr(3 downto 0),
      s_axil_ctrl_awready => s_axil_ctrl_awready,
      s_axil_ctrl_awvalid => s_axil_ctrl_awvalid,
      s_axil_ctrl_bready => s_axil_ctrl_bready,
      s_axil_ctrl_bvalid => s_axil_ctrl_bvalid,
      s_axil_ctrl_rdata(31 downto 0) => s_axil_ctrl_rdata(31 downto 0),
      s_axil_ctrl_rready => s_axil_ctrl_rready,
      s_axil_ctrl_rvalid => s_axil_ctrl_rvalid,
      s_axil_ctrl_wdata(31 downto 0) => s_axil_ctrl_wdata(31 downto 0),
      s_axil_ctrl_wready => s_axil_ctrl_wready,
      s_axil_ctrl_wstrb(3 downto 0) => s_axil_ctrl_wstrb(3 downto 0),
      s_axil_ctrl_wvalid => s_axil_ctrl_wvalid,
      s_axil_grid_aclk => s_axil_grid_aclk,
      s_axil_grid_araddr(2 downto 0) => s_axil_grid_araddr(2 downto 0),
      s_axil_grid_areset => s_axil_grid_areset,
      s_axil_grid_arvalid => s_axil_grid_arvalid,
      s_axil_grid_awaddr(2 downto 0) => s_axil_grid_awaddr(2 downto 0),
      s_axil_grid_awready => s_axil_grid_awready,
      s_axil_grid_awvalid => s_axil_grid_awvalid,
      s_axil_grid_bready => s_axil_grid_bready,
      s_axil_grid_bvalid => s_axil_grid_bvalid,
      s_axil_grid_rdata(15 downto 0) => s_axil_grid_rdata(15 downto 0),
      s_axil_grid_rready => s_axil_grid_rready,
      s_axil_grid_rready_0 => s_axil_a_arready_next,
      s_axil_grid_wdata(15 downto 0) => s_axil_grid_wdata(15 downto 0),
      s_axil_grid_wstrb(1 downto 0) => s_axil_grid_wstrb(1 downto 0),
      s_axil_grid_wvalid => s_axil_grid_wvalid,
      s_axil_scle_aclk => s_axil_scle_aclk,
      s_axil_scle_araddr(2 downto 0) => s_axil_scle_araddr(2 downto 0),
      s_axil_scle_areset => s_axil_scle_areset,
      s_axil_scle_arvalid => s_axil_scle_arvalid,
      s_axil_scle_awaddr(2 downto 0) => s_axil_scle_awaddr(2 downto 0),
      s_axil_scle_awready => s_axil_scle_awready,
      s_axil_scle_awvalid => s_axil_scle_awvalid,
      s_axil_scle_bready => s_axil_scle_bready,
      s_axil_scle_bvalid => s_axil_scle_bvalid,
      s_axil_scle_rdata(15 downto 0) => s_axil_scle_rdata(15 downto 0),
      s_axil_scle_rready => s_axil_scle_rready,
      s_axil_scle_rready_0 => s_axil_a_arready_next_0,
      s_axil_scle_wdata(15 downto 0) => s_axil_scle_wdata(15 downto 0),
      s_axil_scle_wstrb(1 downto 0) => s_axil_scle_wstrb(1 downto 0),
      s_axil_scle_wvalid => s_axil_scle_wvalid,
      s_axis(71 downto 0) => s_axis(71 downto 0),
      s_axis_wght_tlast => s_axis_wght_tlast,
      s_axis_wght_tready => s_axis_wght_tready,
      s_axis_wght_tvalid => s_axis_wght_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    fsm_clk : in STD_LOGIC;
    fsm_rst : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    core_rst : out STD_LOGIC;
    dma_clk : in STD_LOGIC;
    dma_rst : in STD_LOGIC;
    operation_busy : out STD_LOGIC;
    operation_complete : out STD_LOGIC;
    operation_error : out STD_LOGIC;
    locked : out STD_LOGIC;
    pl2ps_intr : out STD_LOGIC;
    bram00_ctrl_data_clk : in STD_LOGIC;
    bram00_ctrl_data_rst : in STD_LOGIC;
    bram00_ctrl_data_en : in STD_LOGIC;
    bram00_ctrl_data_we : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bram00_ctrl_data_addr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    bram00_ctrl_data_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bram00_ctrl_data_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axil_grid_aclk : in STD_LOGIC;
    s_axil_grid_areset : in STD_LOGIC;
    s_axil_grid_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axil_grid_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_grid_awvalid : in STD_LOGIC;
    s_axil_grid_awready : out STD_LOGIC;
    s_axil_grid_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axil_grid_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axil_grid_wvalid : in STD_LOGIC;
    s_axil_grid_wready : out STD_LOGIC;
    s_axil_grid_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axil_grid_bvalid : out STD_LOGIC;
    s_axil_grid_bready : in STD_LOGIC;
    s_axil_grid_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axil_grid_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_grid_arvalid : in STD_LOGIC;
    s_axil_grid_arready : out STD_LOGIC;
    s_axil_grid_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axil_grid_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axil_grid_rvalid : out STD_LOGIC;
    s_axil_grid_rready : in STD_LOGIC;
    s_axil_scle_aclk : in STD_LOGIC;
    s_axil_scle_areset : in STD_LOGIC;
    s_axil_scle_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axil_scle_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_awvalid : in STD_LOGIC;
    s_axil_scle_awready : out STD_LOGIC;
    s_axil_scle_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axil_scle_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axil_scle_wvalid : in STD_LOGIC;
    s_axil_scle_wready : out STD_LOGIC;
    s_axil_scle_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axil_scle_bvalid : out STD_LOGIC;
    s_axil_scle_bready : in STD_LOGIC;
    s_axil_scle_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axil_scle_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_scle_arvalid : in STD_LOGIC;
    s_axil_scle_arready : out STD_LOGIC;
    s_axil_scle_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axil_scle_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axil_scle_rvalid : out STD_LOGIC;
    s_axil_scle_rready : in STD_LOGIC;
    s_axil_ctrl_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axil_ctrl_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_ctrl_awvalid : in STD_LOGIC;
    s_axil_ctrl_awready : out STD_LOGIC;
    s_axil_ctrl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axil_ctrl_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axil_ctrl_wvalid : in STD_LOGIC;
    s_axil_ctrl_wready : out STD_LOGIC;
    s_axil_ctrl_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axil_ctrl_bvalid : out STD_LOGIC;
    s_axil_ctrl_bready : in STD_LOGIC;
    s_axil_ctrl_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axil_ctrl_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axil_ctrl_arvalid : in STD_LOGIC;
    s_axil_ctrl_arready : out STD_LOGIC;
    s_axil_ctrl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axil_ctrl_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axil_ctrl_rvalid : out STD_LOGIC;
    s_axil_ctrl_rready : in STD_LOGIC;
    s_axis_wght_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_wght_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_wght_tvalid : in STD_LOGIC;
    s_axis_wght_tready : out STD_LOGIC;
    s_axis_wght_tlast : in STD_LOGIC;
    s_axis_wght_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_wght_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_wght_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_rslt_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_rslt_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_rslt_tvalid : out STD_LOGIC;
    m_axis_rslt_tready : in STD_LOGIC;
    m_axis_rslt_tlast : out STD_LOGIC;
    m_axis_rslt_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_rslt_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_rslt_tuser : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_KanLayerInst_0_0,KanLayerInst,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "KanLayerInst,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal inst_n_0 : STD_LOGIC;
  signal inst_n_1 : STD_LOGIC;
  signal inst_n_10 : STD_LOGIC;
  signal inst_n_11 : STD_LOGIC;
  signal inst_n_12 : STD_LOGIC;
  signal inst_n_13 : STD_LOGIC;
  signal inst_n_14 : STD_LOGIC;
  signal inst_n_15 : STD_LOGIC;
  signal inst_n_16 : STD_LOGIC;
  signal inst_n_17 : STD_LOGIC;
  signal inst_n_18 : STD_LOGIC;
  signal inst_n_19 : STD_LOGIC;
  signal inst_n_2 : STD_LOGIC;
  signal inst_n_24 : STD_LOGIC;
  signal inst_n_26 : STD_LOGIC;
  signal inst_n_27 : STD_LOGIC;
  signal inst_n_28 : STD_LOGIC;
  signal inst_n_29 : STD_LOGIC;
  signal inst_n_3 : STD_LOGIC;
  signal inst_n_30 : STD_LOGIC;
  signal inst_n_31 : STD_LOGIC;
  signal inst_n_32 : STD_LOGIC;
  signal inst_n_33 : STD_LOGIC;
  signal inst_n_34 : STD_LOGIC;
  signal inst_n_35 : STD_LOGIC;
  signal inst_n_36 : STD_LOGIC;
  signal inst_n_37 : STD_LOGIC;
  signal inst_n_38 : STD_LOGIC;
  signal inst_n_39 : STD_LOGIC;
  signal inst_n_4 : STD_LOGIC;
  signal inst_n_40 : STD_LOGIC;
  signal inst_n_41 : STD_LOGIC;
  signal inst_n_42 : STD_LOGIC;
  signal inst_n_43 : STD_LOGIC;
  signal inst_n_44 : STD_LOGIC;
  signal inst_n_45 : STD_LOGIC;
  signal inst_n_5 : STD_LOGIC;
  signal inst_n_50 : STD_LOGIC;
  signal inst_n_6 : STD_LOGIC;
  signal inst_n_7 : STD_LOGIC;
  signal inst_n_8 : STD_LOGIC;
  signal inst_n_9 : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_axil_a_rdata_pipe_reg_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_b_rdata_reg_int_reg_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_axil_b_rdata_reg_int_reg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_b_rdata_reg_int_reg_reg[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_axil_b_rdata_reg_int_reg_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_b_rdata_reg_int_reg_reg[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_axil_b_rdata_reg_int_reg_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_b_rdata_reg_int_reg_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_axil_b_rdata_reg_int_reg_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \s_axil_b_rdata_reg_int_reg_reg[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \s_axil_b_rdata_reg_int_reg_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \^s_axil_grid_awready\ : STD_LOGIC;
  signal \^s_axil_grid_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axil_scle_awready\ : STD_LOGIC;
  signal \^s_axil_scle_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wrapper/axil_ram_grid_inst/s_axil_a_arready_next\ : STD_LOGIC;
  signal \wrapper/axil_ram_scle_inst/s_axil_a_arready_next\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of bram00_ctrl_data_clk : signal is "xilinx.com:interface:bram:1.0 bram00_ctrl_data CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of bram00_ctrl_data_clk : signal is "ASSOCIATED_BUSIF bram00_ctrl_data, ASSOCIATED_RESET bram00_ctrl_data_rst";
  attribute X_INTERFACE_INFO of bram00_ctrl_data_en : signal is "xilinx.com:interface:bram:1.0 bram00_ctrl_data EN";
  attribute X_INTERFACE_PARAMETER of bram00_ctrl_data_en : signal is "MASTER_TYPE BRAM_CTRL , READ_WRITE_MODE READ_WRITE";
  attribute X_INTERFACE_INFO of bram00_ctrl_data_rst : signal is "xilinx.com:interface:bram:1.0 bram00_ctrl_data RST";
  attribute X_INTERFACE_INFO of core_clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER of core_clk : signal is "XIL_INTERFACENAME core_clk, ASSOCIATED_RESET core_rst, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of core_rst : signal is "xilinx.com:signal:reset:1.0 core_rst RST";
  attribute X_INTERFACE_PARAMETER of core_rst : signal is "XIL_INTERFACENAME core_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dma_clk : signal is "xilinx.com:signal:clock:1.0 dma_clk CLK";
  attribute X_INTERFACE_PARAMETER of dma_clk : signal is "XIL_INTERFACENAME dma_clk, ASSOCIATED_RESET dma_rst, ASSOCIATED_BUSIF s_axis_wght:m_axis_rslt, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dma_rst : signal is "xilinx.com:signal:reset:1.0 dma_rst RST";
  attribute X_INTERFACE_PARAMETER of dma_rst : signal is "XIL_INTERFACENAME dma_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of fsm_clk : signal is "xilinx.com:signal:clock:1.0 fsm_clk CLK";
  attribute X_INTERFACE_PARAMETER of fsm_clk : signal is "XIL_INTERFACENAME fsm_clk, ASSOCIATED_RESET fsm_rst, ASSOCIATED_BUSIF s_axil_ctrl, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of fsm_rst : signal is "xilinx.com:signal:reset:1.0 fsm_rst RST";
  attribute X_INTERFACE_PARAMETER of fsm_rst : signal is "XIL_INTERFACENAME fsm_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_rslt_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis_rslt TLAST";
  attribute X_INTERFACE_INFO of m_axis_rslt_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_rslt TREADY";
  attribute X_INTERFACE_INFO of m_axis_rslt_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_rslt TVALID";
  attribute X_INTERFACE_INFO of pl2ps_intr : signal is "xilinx.com:signal:interrupt:1.0 pl2ps_intr INTERRUPT";
  attribute X_INTERFACE_PARAMETER of pl2ps_intr : signal is "XIL_INTERFACENAME pl2ps_intr, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axil_ctrl_arready : signal is "xilinx.com:interface:aximm:1.0 s_axil_ctrl ARREADY";
  attribute X_INTERFACE_INFO of s_axil_ctrl_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil_ctrl ARVALID";
  attribute X_INTERFACE_INFO of s_axil_ctrl_awready : signal is "xilinx.com:interface:aximm:1.0 s_axil_ctrl AWREADY";
  attribute X_INTERFACE_INFO of s_axil_ctrl_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil_ctrl AWVALID";
  attribute X_INTERFACE_INFO of s_axil_ctrl_bready : signal is "xilinx.com:interface:aximm:1.0 s_axil_ctrl BREADY";
  attribute X_INTERFACE_INFO of s_axil_ctrl_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil_ctrl BVALID";
  attribute X_INTERFACE_INFO of s_axil_ctrl_rready : signal is "xilinx.com:interface:aximm:1.0 s_axil_ctrl RREADY";
  attribute X_INTERFACE_PARAMETER of s_axil_ctrl_rready : signal is "XIL_INTERFACENAME s_axil_ctrl, READ_WRITE_MODE READ_WRITE, PROTOCOL AXI4LITE, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 13, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axil_ctrl_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil_ctrl RVALID";
  attribute X_INTERFACE_INFO of s_axil_ctrl_wready : signal is "xilinx.com:interface:aximm:1.0 s_axil_ctrl WREADY";
  attribute X_INTERFACE_INFO of s_axil_ctrl_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil_ctrl WVALID";
  attribute X_INTERFACE_INFO of s_axil_grid_aclk : signal is "xilinx.com:signal:clock:1.0 s_axil_grid_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_axil_grid_aclk : signal is "XIL_INTERFACENAME s_axil_grid_aclk, ASSOCIATED_BUSIF s_axil_grid, ASSOCIATED_RESET s_axil_grid_areset, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axil_grid_areset : signal is "xilinx.com:signal:reset:1.0 s_axil_grid_areset RST";
  attribute X_INTERFACE_PARAMETER of s_axil_grid_areset : signal is "XIL_INTERFACENAME s_axil_grid_areset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axil_grid_arready : signal is "xilinx.com:interface:aximm:1.0 s_axil_grid ARREADY";
  attribute X_INTERFACE_INFO of s_axil_grid_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil_grid ARVALID";
  attribute X_INTERFACE_INFO of s_axil_grid_awready : signal is "xilinx.com:interface:aximm:1.0 s_axil_grid AWREADY";
  attribute X_INTERFACE_INFO of s_axil_grid_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil_grid AWVALID";
  attribute X_INTERFACE_INFO of s_axil_grid_bready : signal is "xilinx.com:interface:aximm:1.0 s_axil_grid BREADY";
  attribute X_INTERFACE_INFO of s_axil_grid_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil_grid BVALID";
  attribute X_INTERFACE_INFO of s_axil_grid_rready : signal is "xilinx.com:interface:aximm:1.0 s_axil_grid RREADY";
  attribute X_INTERFACE_PARAMETER of s_axil_grid_rready : signal is "XIL_INTERFACENAME s_axil_grid, READ_WRITE_MODE READ_WRITE, PROTOCOL AXI4LITE, DATA_WIDTH 32, FREQ_HZ 200000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axil_grid_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil_grid RVALID";
  attribute X_INTERFACE_INFO of s_axil_grid_wready : signal is "xilinx.com:interface:aximm:1.0 s_axil_grid WREADY";
  attribute X_INTERFACE_INFO of s_axil_grid_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil_grid WVALID";
  attribute X_INTERFACE_INFO of s_axil_scle_aclk : signal is "xilinx.com:signal:clock:1.0 s_axil_scle_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_axil_scle_aclk : signal is "XIL_INTERFACENAME s_axil_scle_aclk, ASSOCIATED_BUSIF s_axil_scle, ASSOCIATED_RESET s_axil_scle_areset, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axil_scle_areset : signal is "xilinx.com:signal:reset:1.0 s_axil_scle_areset RST";
  attribute X_INTERFACE_PARAMETER of s_axil_scle_areset : signal is "XIL_INTERFACENAME s_axil_scle_areset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axil_scle_arready : signal is "xilinx.com:interface:aximm:1.0 s_axil_scle ARREADY";
  attribute X_INTERFACE_INFO of s_axil_scle_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil_scle ARVALID";
  attribute X_INTERFACE_INFO of s_axil_scle_awready : signal is "xilinx.com:interface:aximm:1.0 s_axil_scle AWREADY";
  attribute X_INTERFACE_INFO of s_axil_scle_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil_scle AWVALID";
  attribute X_INTERFACE_INFO of s_axil_scle_bready : signal is "xilinx.com:interface:aximm:1.0 s_axil_scle BREADY";
  attribute X_INTERFACE_INFO of s_axil_scle_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil_scle BVALID";
  attribute X_INTERFACE_INFO of s_axil_scle_rready : signal is "xilinx.com:interface:aximm:1.0 s_axil_scle RREADY";
  attribute X_INTERFACE_PARAMETER of s_axil_scle_rready : signal is "XIL_INTERFACENAME s_axil_scle, READ_WRITE_MODE READ_WRITE, PROTOCOL AXI4LITE, DATA_WIDTH 32, FREQ_HZ 200000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axil_scle_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil_scle RVALID";
  attribute X_INTERFACE_INFO of s_axil_scle_wready : signal is "xilinx.com:interface:aximm:1.0 s_axil_scle WREADY";
  attribute X_INTERFACE_INFO of s_axil_scle_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axil_scle WVALID";
  attribute X_INTERFACE_INFO of s_axis_wght_tlast : signal is "xilinx.com:interface:axis:1.0 s_axis_wght TLAST";
  attribute X_INTERFACE_INFO of s_axis_wght_tready : signal is "xilinx.com:interface:axis:1.0 s_axis_wght TREADY";
  attribute X_INTERFACE_INFO of s_axis_wght_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis_wght TVALID";
  attribute X_INTERFACE_INFO of bram00_ctrl_data_addr : signal is "xilinx.com:interface:bram:1.0 bram00_ctrl_data ADDR";
  attribute X_INTERFACE_INFO of bram00_ctrl_data_din : signal is "xilinx.com:interface:bram:1.0 bram00_ctrl_data DIN";
  attribute X_INTERFACE_INFO of bram00_ctrl_data_dout : signal is "xilinx.com:interface:bram:1.0 bram00_ctrl_data DOUT";
  attribute X_INTERFACE_PARAMETER of bram00_ctrl_data_dout : signal is "XIL_INTERFACENAME bram00_ctrl_data, MASTER_TYPE BRAM_CTRL, READ_WRITE_MODE READ_WRITE, ASSOCIATED_BUSIF bram00_ctrl_data, ASSOCIATED_RESET bram00_ctrl_data_rst, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of bram00_ctrl_data_we : signal is "xilinx.com:interface:bram:1.0 bram00_ctrl_data WE";
  attribute X_INTERFACE_INFO of m_axis_rslt_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_rslt TDATA";
  attribute X_INTERFACE_INFO of m_axis_rslt_tdest : signal is "xilinx.com:interface:axis:1.0 m_axis_rslt TDEST";
  attribute X_INTERFACE_INFO of m_axis_rslt_tid : signal is "xilinx.com:interface:axis:1.0 m_axis_rslt TID";
  attribute X_INTERFACE_INFO of m_axis_rslt_tkeep : signal is "xilinx.com:interface:axis:1.0 m_axis_rslt TKEEP";
  attribute X_INTERFACE_INFO of m_axis_rslt_tuser : signal is "xilinx.com:interface:axis:1.0 m_axis_rslt TUSER";
  attribute X_INTERFACE_PARAMETER of m_axis_rslt_tuser : signal is "XIL_INTERFACENAME m_axis_rslt, HAS_TLAST 1, HAS_TSTRB 0, HAS_TREADY 1, TDATA_NUM_BYTES 8, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TKEEP 1, FREQ_HZ 200000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axil_ctrl_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axil_ctrl ARADDR";
  attribute X_INTERFACE_INFO of s_axil_ctrl_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axil_ctrl ARPROT";
  attribute X_INTERFACE_INFO of s_axil_ctrl_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axil_ctrl AWADDR";
  attribute X_INTERFACE_PARAMETER of s_axil_ctrl_awaddr : signal is "READ_WRITE_MODE READ_WRITE,PROTOCOL AXI4LITE,DATA_WIDTH 32";
  attribute X_INTERFACE_INFO of s_axil_ctrl_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axil_ctrl AWPROT";
  attribute X_INTERFACE_INFO of s_axil_ctrl_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axil_ctrl BRESP";
  attribute X_INTERFACE_INFO of s_axil_ctrl_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axil_ctrl RDATA";
  attribute X_INTERFACE_INFO of s_axil_ctrl_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axil_ctrl RRESP";
  attribute X_INTERFACE_INFO of s_axil_ctrl_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axil_ctrl WDATA";
  attribute X_INTERFACE_INFO of s_axil_ctrl_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axil_ctrl WSTRB";
  attribute X_INTERFACE_INFO of s_axil_grid_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axil_grid ARADDR";
  attribute X_INTERFACE_INFO of s_axil_grid_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axil_grid ARPROT";
  attribute X_INTERFACE_INFO of s_axil_grid_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axil_grid AWADDR";
  attribute X_INTERFACE_PARAMETER of s_axil_grid_awaddr : signal is "READ_WRITE_MODE READ_WRITE,PROTOCOL AXI4LITE";
  attribute X_INTERFACE_INFO of s_axil_grid_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axil_grid AWPROT";
  attribute X_INTERFACE_INFO of s_axil_grid_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axil_grid BRESP";
  attribute X_INTERFACE_INFO of s_axil_grid_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axil_grid RDATA";
  attribute X_INTERFACE_INFO of s_axil_grid_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axil_grid RRESP";
  attribute X_INTERFACE_INFO of s_axil_grid_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axil_grid WDATA";
  attribute X_INTERFACE_INFO of s_axil_grid_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axil_grid WSTRB";
  attribute X_INTERFACE_INFO of s_axil_scle_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axil_scle ARADDR";
  attribute X_INTERFACE_INFO of s_axil_scle_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axil_scle ARPROT";
  attribute X_INTERFACE_INFO of s_axil_scle_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axil_scle AWADDR";
  attribute X_INTERFACE_PARAMETER of s_axil_scle_awaddr : signal is "READ_WRITE_MODE READ_WRITE,PROTOCOL AXI4LITE";
  attribute X_INTERFACE_INFO of s_axil_scle_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axil_scle AWPROT";
  attribute X_INTERFACE_INFO of s_axil_scle_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axil_scle BRESP";
  attribute X_INTERFACE_INFO of s_axil_scle_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axil_scle RDATA";
  attribute X_INTERFACE_INFO of s_axil_scle_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axil_scle RRESP";
  attribute X_INTERFACE_INFO of s_axil_scle_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axil_scle WDATA";
  attribute X_INTERFACE_INFO of s_axil_scle_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axil_scle WSTRB";
  attribute X_INTERFACE_INFO of s_axis_wght_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis_wght TDATA";
  attribute X_INTERFACE_PARAMETER of s_axis_wght_tdata : signal is "HAS_TLAST 1,HAS_TSTRB 0,HAS_TREADY 1";
  attribute X_INTERFACE_INFO of s_axis_wght_tdest : signal is "xilinx.com:interface:axis:1.0 s_axis_wght TDEST";
  attribute X_INTERFACE_INFO of s_axis_wght_tid : signal is "xilinx.com:interface:axis:1.0 s_axis_wght TID";
  attribute X_INTERFACE_INFO of s_axis_wght_tkeep : signal is "xilinx.com:interface:axis:1.0 s_axis_wght TKEEP";
  attribute X_INTERFACE_INFO of s_axis_wght_tuser : signal is "xilinx.com:interface:axis:1.0 s_axis_wght TUSER";
  attribute X_INTERFACE_PARAMETER of s_axis_wght_tuser : signal is "XIL_INTERFACENAME s_axis_wght, HAS_TLAST 1, HAS_TSTRB 0, HAS_TREADY 1, TDATA_NUM_BYTES 8, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TKEEP 1, FREQ_HZ 200000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0";
begin
  m_axis_rslt_tdest(0) <= \<const0>\;
  m_axis_rslt_tid(0) <= \<const0>\;
  m_axis_rslt_tuser(0) <= \<const0>\;
  s_axil_ctrl_bresp(1) <= \<const0>\;
  s_axil_ctrl_bresp(0) <= \<const0>\;
  s_axil_ctrl_rresp(1) <= \<const0>\;
  s_axil_ctrl_rresp(0) <= \<const0>\;
  s_axil_grid_awready <= \^s_axil_grid_awready\;
  s_axil_grid_bresp(1) <= \<const0>\;
  s_axil_grid_bresp(0) <= \<const0>\;
  s_axil_grid_rdata(31) <= \<const0>\;
  s_axil_grid_rdata(30) <= \<const0>\;
  s_axil_grid_rdata(29) <= \<const0>\;
  s_axil_grid_rdata(28) <= \<const0>\;
  s_axil_grid_rdata(27) <= \<const0>\;
  s_axil_grid_rdata(26) <= \<const0>\;
  s_axil_grid_rdata(25) <= \<const0>\;
  s_axil_grid_rdata(24) <= \<const0>\;
  s_axil_grid_rdata(23) <= \<const0>\;
  s_axil_grid_rdata(22) <= \<const0>\;
  s_axil_grid_rdata(21) <= \<const0>\;
  s_axil_grid_rdata(20) <= \<const0>\;
  s_axil_grid_rdata(19) <= \<const0>\;
  s_axil_grid_rdata(18) <= \<const0>\;
  s_axil_grid_rdata(17) <= \<const0>\;
  s_axil_grid_rdata(16) <= \<const0>\;
  s_axil_grid_rdata(15 downto 0) <= \^s_axil_grid_rdata\(15 downto 0);
  s_axil_grid_rresp(1) <= \<const0>\;
  s_axil_grid_rresp(0) <= \<const0>\;
  s_axil_grid_wready <= \^s_axil_grid_awready\;
  s_axil_scle_awready <= \^s_axil_scle_awready\;
  s_axil_scle_bresp(1) <= \<const0>\;
  s_axil_scle_bresp(0) <= \<const0>\;
  s_axil_scle_rdata(31) <= \<const0>\;
  s_axil_scle_rdata(30) <= \<const0>\;
  s_axil_scle_rdata(29) <= \<const0>\;
  s_axil_scle_rdata(28) <= \<const0>\;
  s_axil_scle_rdata(27) <= \<const0>\;
  s_axil_scle_rdata(26) <= \<const0>\;
  s_axil_scle_rdata(25) <= \<const0>\;
  s_axil_scle_rdata(24) <= \<const0>\;
  s_axil_scle_rdata(23) <= \<const0>\;
  s_axil_scle_rdata(22) <= \<const0>\;
  s_axil_scle_rdata(21) <= \<const0>\;
  s_axil_scle_rdata(20) <= \<const0>\;
  s_axil_scle_rdata(19) <= \<const0>\;
  s_axil_scle_rdata(18) <= \<const0>\;
  s_axil_scle_rdata(17) <= \<const0>\;
  s_axil_scle_rdata(16) <= \<const0>\;
  s_axil_scle_rdata(15 downto 0) <= \^s_axil_scle_rdata\(15 downto 0);
  s_axil_scle_rresp(1) <= \<const0>\;
  s_axil_scle_rresp(0) <= \<const0>\;
  s_axil_scle_wready <= \^s_axil_scle_awready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_KanLayerInst
     port map (
      DOADO(3) => inst_n_0,
      DOADO(2) => inst_n_1,
      DOADO(1) => inst_n_2,
      DOADO(0) => inst_n_3,
      DOBDO(15) => inst_n_4,
      DOBDO(14) => inst_n_5,
      DOBDO(13) => inst_n_6,
      DOBDO(12) => inst_n_7,
      DOBDO(11) => inst_n_8,
      DOBDO(10) => inst_n_9,
      DOBDO(9) => inst_n_10,
      DOBDO(8) => inst_n_11,
      DOBDO(7) => inst_n_12,
      DOBDO(6) => inst_n_13,
      DOBDO(5) => inst_n_14,
      DOBDO(4) => inst_n_15,
      DOBDO(3) => inst_n_16,
      DOBDO(2) => inst_n_17,
      DOBDO(1) => inst_n_18,
      DOBDO(0) => inst_n_19,
      Q(0) => core_rst,
      bram00_ctrl_data_addr(8 downto 0) => bram00_ctrl_data_addr(10 downto 2),
      bram00_ctrl_data_clk => bram00_ctrl_data_clk,
      bram00_ctrl_data_din(31 downto 0) => bram00_ctrl_data_din(31 downto 0),
      bram00_ctrl_data_dout(31 downto 0) => bram00_ctrl_data_dout(31 downto 0),
      bram00_ctrl_data_en => bram00_ctrl_data_en,
      bram00_ctrl_data_we(3 downto 0) => bram00_ctrl_data_we(3 downto 0),
      core_clk => core_clk,
      dma_clk => dma_clk,
      dma_rst => dma_rst,
      fsm_clk => fsm_clk,
      fsm_rst => fsm_rst,
      locked => locked,
      m_axis_rslt_tdata(63 downto 0) => m_axis_rslt_tdata(63 downto 0),
      m_axis_rslt_tkeep(7 downto 0) => m_axis_rslt_tkeep(7 downto 0),
      m_axis_rslt_tlast => m_axis_rslt_tlast,
      m_axis_rslt_tready => m_axis_rslt_tready,
      \m_axis_tvalid_pipe_reg_reg[1]\ => m_axis_rslt_tvalid,
      operation_busy => operation_busy,
      operation_complete => operation_complete,
      operation_error => operation_error,
      pl2ps_intr => pl2ps_intr,
      ram_reg(3) => inst_n_26,
      ram_reg(2) => inst_n_27,
      ram_reg(1) => inst_n_28,
      ram_reg(0) => inst_n_29,
      ram_reg_0(15) => inst_n_30,
      ram_reg_0(14) => inst_n_31,
      ram_reg_0(13) => inst_n_32,
      ram_reg_0(12) => inst_n_33,
      ram_reg_0(11) => inst_n_34,
      ram_reg_0(10) => inst_n_35,
      ram_reg_0(9) => inst_n_36,
      ram_reg_0(8) => inst_n_37,
      ram_reg_0(7) => inst_n_38,
      ram_reg_0(6) => inst_n_39,
      ram_reg_0(5) => inst_n_40,
      ram_reg_0(4) => inst_n_41,
      ram_reg_0(3) => inst_n_42,
      ram_reg_0(2) => inst_n_43,
      ram_reg_0(1) => inst_n_44,
      ram_reg_0(0) => inst_n_45,
      s_axil_a_arready_next => \wrapper/axil_ram_grid_inst/s_axil_a_arready_next\,
      s_axil_a_arready_next_0 => \wrapper/axil_ram_scle_inst/s_axil_a_arready_next\,
      s_axil_a_arready_reg_reg => s_axil_grid_arready,
      s_axil_a_arready_reg_reg_0 => s_axil_scle_arready,
      \s_axil_a_rdata_reg_int_reg_reg[0]\ => \s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[0]_0\ => \s_axil_a_rdata_pipe_reg_reg[0]_i_2_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[0]_1\ => \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[0]_2\ => \s_axil_a_rdata_pipe_reg_reg[0]_i_2__0_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[10]\ => \s_axil_a_rdata_pipe_reg_reg[10]_i_2_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[10]_0\ => \s_axil_a_rdata_pipe_reg_reg[10]_i_2__0_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[11]\ => \s_axil_a_rdata_pipe_reg_reg[11]_i_2_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[11]_0\ => \s_axil_a_rdata_pipe_reg_reg[11]_i_2__0_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[12]\ => \s_axil_a_rdata_pipe_reg_reg[12]_i_2_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[12]_0\ => \s_axil_a_rdata_pipe_reg_reg[12]_i_2__0_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[13]\ => \s_axil_a_rdata_pipe_reg_reg[13]_i_2_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[13]_0\ => \s_axil_a_rdata_pipe_reg_reg[13]_i_2__0_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[14]\ => \s_axil_a_rdata_pipe_reg_reg[14]_i_2_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[14]_0\ => \s_axil_a_rdata_pipe_reg_reg[14]_i_2__0_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[15]\ => \s_axil_a_rdata_pipe_reg_reg[15]_i_4_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[15]_0\ => \s_axil_a_rdata_pipe_reg_reg[15]_i_4__0_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[1]\ => \s_axil_a_rdata_pipe_reg_reg[1]_i_2_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[1]_0\ => \s_axil_a_rdata_pipe_reg_reg[1]_i_2__0_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[2]\ => \s_axil_a_rdata_pipe_reg_reg[2]_i_2_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[2]_0\ => \s_axil_a_rdata_pipe_reg_reg[2]_i_2__0_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[3]\ => \s_axil_a_rdata_pipe_reg_reg[3]_i_2_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[3]_0\ => \s_axil_a_rdata_pipe_reg_reg[3]_i_2__0_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[4]\ => \s_axil_a_rdata_pipe_reg_reg[4]_i_2_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[4]_0\ => \s_axil_a_rdata_pipe_reg_reg[4]_i_2__0_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[5]\ => \s_axil_a_rdata_pipe_reg_reg[5]_i_2_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[5]_0\ => \s_axil_a_rdata_pipe_reg_reg[5]_i_2__0_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[6]\ => \s_axil_a_rdata_pipe_reg_reg[6]_i_2_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[6]_0\ => \s_axil_a_rdata_pipe_reg_reg[6]_i_2__0_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[7]\ => \s_axil_a_rdata_pipe_reg_reg[7]_i_2_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[7]_0\ => \s_axil_a_rdata_pipe_reg_reg[7]_i_2__0_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[8]\ => \s_axil_a_rdata_pipe_reg_reg[8]_i_2_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[8]_0\ => \s_axil_a_rdata_pipe_reg_reg[8]_i_2__0_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[9]\ => \s_axil_a_rdata_pipe_reg_reg[9]_i_2_n_0\,
      \s_axil_a_rdata_reg_int_reg_reg[9]_0\ => \s_axil_a_rdata_pipe_reg_reg[9]_i_2__0_n_0\,
      s_axil_a_rvalid_pipe_reg_reg => s_axil_grid_rvalid,
      s_axil_a_rvalid_pipe_reg_reg_0 => s_axil_scle_rvalid,
      s_axil_b_arready_reg_reg => inst_n_24,
      s_axil_b_arready_reg_reg_0 => inst_n_50,
      \s_axil_b_rdata_reg_int_reg_reg[12]\ => \s_axil_b_rdata_reg_int_reg_reg[15]_i_2_n_0\,
      \s_axil_b_rdata_reg_int_reg_reg[12]_0\ => \s_axil_b_rdata_reg_int_reg_reg[12]_i_2_n_0\,
      \s_axil_b_rdata_reg_int_reg_reg[12]_1\ => \s_axil_b_rdata_reg_int_reg_reg[15]_i_2__0_n_0\,
      \s_axil_b_rdata_reg_int_reg_reg[12]_2\ => \s_axil_b_rdata_reg_int_reg_reg[12]_i_2__0_n_0\,
      \s_axil_b_rdata_reg_int_reg_reg[13]\ => \s_axil_b_rdata_reg_int_reg_reg[13]_i_2_n_0\,
      \s_axil_b_rdata_reg_int_reg_reg[13]_0\ => \s_axil_b_rdata_reg_int_reg_reg[13]_i_2__0_n_0\,
      \s_axil_b_rdata_reg_int_reg_reg[14]\ => \s_axil_b_rdata_reg_int_reg_reg[14]_i_2_n_0\,
      \s_axil_b_rdata_reg_int_reg_reg[14]_0\ => \s_axil_b_rdata_reg_int_reg_reg[14]_i_2__0_n_0\,
      \s_axil_b_rdata_reg_int_reg_reg[15]\ => \s_axil_b_rdata_reg_int_reg_reg[15]_i_3_n_0\,
      \s_axil_b_rdata_reg_int_reg_reg[15]_0\ => \s_axil_b_rdata_reg_int_reg_reg[15]_i_3__0_n_0\,
      s_axil_ctrl_araddr(3 downto 0) => s_axil_ctrl_araddr(5 downto 2),
      s_axil_ctrl_arready => s_axil_ctrl_arready,
      s_axil_ctrl_arvalid => s_axil_ctrl_arvalid,
      s_axil_ctrl_awaddr(3 downto 0) => s_axil_ctrl_awaddr(5 downto 2),
      s_axil_ctrl_awready => s_axil_ctrl_awready,
      s_axil_ctrl_awvalid => s_axil_ctrl_awvalid,
      s_axil_ctrl_bready => s_axil_ctrl_bready,
      s_axil_ctrl_bvalid => s_axil_ctrl_bvalid,
      s_axil_ctrl_rdata(31 downto 0) => s_axil_ctrl_rdata(31 downto 0),
      s_axil_ctrl_rready => s_axil_ctrl_rready,
      s_axil_ctrl_rvalid => s_axil_ctrl_rvalid,
      s_axil_ctrl_wdata(31 downto 0) => s_axil_ctrl_wdata(31 downto 0),
      s_axil_ctrl_wready => s_axil_ctrl_wready,
      s_axil_ctrl_wstrb(3 downto 0) => s_axil_ctrl_wstrb(3 downto 0),
      s_axil_ctrl_wvalid => s_axil_ctrl_wvalid,
      s_axil_grid_aclk => s_axil_grid_aclk,
      s_axil_grid_araddr(2 downto 0) => s_axil_grid_araddr(4 downto 2),
      s_axil_grid_areset => s_axil_grid_areset,
      s_axil_grid_arvalid => s_axil_grid_arvalid,
      s_axil_grid_awaddr(2 downto 0) => s_axil_grid_awaddr(4 downto 2),
      s_axil_grid_awready => \^s_axil_grid_awready\,
      s_axil_grid_awvalid => s_axil_grid_awvalid,
      s_axil_grid_bready => s_axil_grid_bready,
      s_axil_grid_bvalid => s_axil_grid_bvalid,
      s_axil_grid_rdata(15 downto 0) => \^s_axil_grid_rdata\(15 downto 0),
      s_axil_grid_rready => s_axil_grid_rready,
      s_axil_grid_wdata(15 downto 0) => s_axil_grid_wdata(15 downto 0),
      s_axil_grid_wstrb(1 downto 0) => s_axil_grid_wstrb(1 downto 0),
      s_axil_grid_wvalid => s_axil_grid_wvalid,
      s_axil_scle_aclk => s_axil_scle_aclk,
      s_axil_scle_araddr(2 downto 0) => s_axil_scle_araddr(4 downto 2),
      s_axil_scle_areset => s_axil_scle_areset,
      s_axil_scle_arvalid => s_axil_scle_arvalid,
      s_axil_scle_awaddr(2 downto 0) => s_axil_scle_awaddr(4 downto 2),
      s_axil_scle_awready => \^s_axil_scle_awready\,
      s_axil_scle_awvalid => s_axil_scle_awvalid,
      s_axil_scle_bready => s_axil_scle_bready,
      s_axil_scle_bvalid => s_axil_scle_bvalid,
      s_axil_scle_rdata(15 downto 0) => \^s_axil_scle_rdata\(15 downto 0),
      s_axil_scle_rready => s_axil_scle_rready,
      s_axil_scle_wdata(15 downto 0) => s_axil_scle_wdata(15 downto 0),
      s_axil_scle_wstrb(1 downto 0) => s_axil_scle_wstrb(1 downto 0),
      s_axil_scle_wvalid => s_axil_scle_wvalid,
      s_axis(71 downto 64) => s_axis_wght_tkeep(7 downto 0),
      s_axis(63 downto 0) => s_axis_wght_tdata(63 downto 0),
      s_axis_wght_tlast => s_axis_wght_tlast,
      s_axis_wght_tready => s_axis_wght_tready,
      s_axis_wght_tvalid => s_axis_wght_tvalid
    );
\s_axil_a_rdata_pipe_reg_reg[0]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0\,
      D => inst_n_19,
      Q => \s_axil_a_rdata_pipe_reg_reg[0]_i_2_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[0]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0\,
      D => inst_n_45,
      Q => \s_axil_a_rdata_pipe_reg_reg[0]_i_2__0_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[10]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0\,
      D => inst_n_9,
      Q => \s_axil_a_rdata_pipe_reg_reg[10]_i_2_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[10]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0\,
      D => inst_n_35,
      Q => \s_axil_a_rdata_pipe_reg_reg[10]_i_2__0_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[11]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0\,
      D => inst_n_8,
      Q => \s_axil_a_rdata_pipe_reg_reg[11]_i_2_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[11]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0\,
      D => inst_n_34,
      Q => \s_axil_a_rdata_pipe_reg_reg[11]_i_2__0_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[12]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0\,
      D => inst_n_7,
      Q => \s_axil_a_rdata_pipe_reg_reg[12]_i_2_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[12]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0\,
      D => inst_n_33,
      Q => \s_axil_a_rdata_pipe_reg_reg[12]_i_2__0_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[13]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0\,
      D => inst_n_6,
      Q => \s_axil_a_rdata_pipe_reg_reg[13]_i_2_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[13]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0\,
      D => inst_n_32,
      Q => \s_axil_a_rdata_pipe_reg_reg[13]_i_2__0_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[14]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0\,
      D => inst_n_5,
      Q => \s_axil_a_rdata_pipe_reg_reg[14]_i_2_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[14]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0\,
      D => inst_n_31,
      Q => \s_axil_a_rdata_pipe_reg_reg[14]_i_2__0_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[15]_i_3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => '1',
      D => \wrapper/axil_ram_grid_inst/s_axil_a_arready_next\,
      Q => \s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[15]_i_3__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => \wrapper/axil_ram_scle_inst/s_axil_a_arready_next\,
      Q => \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[15]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0\,
      D => inst_n_4,
      Q => \s_axil_a_rdata_pipe_reg_reg[15]_i_4_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[15]_i_4__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0\,
      D => inst_n_30,
      Q => \s_axil_a_rdata_pipe_reg_reg[15]_i_4__0_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[1]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0\,
      D => inst_n_18,
      Q => \s_axil_a_rdata_pipe_reg_reg[1]_i_2_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[1]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0\,
      D => inst_n_44,
      Q => \s_axil_a_rdata_pipe_reg_reg[1]_i_2__0_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[2]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0\,
      D => inst_n_17,
      Q => \s_axil_a_rdata_pipe_reg_reg[2]_i_2_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[2]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0\,
      D => inst_n_43,
      Q => \s_axil_a_rdata_pipe_reg_reg[2]_i_2__0_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[3]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0\,
      D => inst_n_16,
      Q => \s_axil_a_rdata_pipe_reg_reg[3]_i_2_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[3]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0\,
      D => inst_n_42,
      Q => \s_axil_a_rdata_pipe_reg_reg[3]_i_2__0_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[4]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0\,
      D => inst_n_15,
      Q => \s_axil_a_rdata_pipe_reg_reg[4]_i_2_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[4]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0\,
      D => inst_n_41,
      Q => \s_axil_a_rdata_pipe_reg_reg[4]_i_2__0_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[5]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0\,
      D => inst_n_14,
      Q => \s_axil_a_rdata_pipe_reg_reg[5]_i_2_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[5]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0\,
      D => inst_n_40,
      Q => \s_axil_a_rdata_pipe_reg_reg[5]_i_2__0_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[6]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0\,
      D => inst_n_13,
      Q => \s_axil_a_rdata_pipe_reg_reg[6]_i_2_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[6]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0\,
      D => inst_n_39,
      Q => \s_axil_a_rdata_pipe_reg_reg[6]_i_2__0_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[7]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0\,
      D => inst_n_12,
      Q => \s_axil_a_rdata_pipe_reg_reg[7]_i_2_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[7]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0\,
      D => inst_n_38,
      Q => \s_axil_a_rdata_pipe_reg_reg[7]_i_2__0_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[8]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0\,
      D => inst_n_11,
      Q => \s_axil_a_rdata_pipe_reg_reg[8]_i_2_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[8]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0\,
      D => inst_n_37,
      Q => \s_axil_a_rdata_pipe_reg_reg[8]_i_2__0_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[9]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0\,
      D => inst_n_10,
      Q => \s_axil_a_rdata_pipe_reg_reg[9]_i_2_n_0\,
      R => '0'
    );
\s_axil_a_rdata_pipe_reg_reg[9]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0\,
      D => inst_n_36,
      Q => \s_axil_a_rdata_pipe_reg_reg[9]_i_2__0_n_0\,
      R => '0'
    );
\s_axil_b_rdata_reg_int_reg_reg[12]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => \s_axil_b_rdata_reg_int_reg_reg[15]_i_2_n_0\,
      D => inst_n_3,
      Q => \s_axil_b_rdata_reg_int_reg_reg[12]_i_2_n_0\,
      R => '0'
    );
\s_axil_b_rdata_reg_int_reg_reg[12]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axil_b_rdata_reg_int_reg_reg[15]_i_2__0_n_0\,
      D => inst_n_29,
      Q => \s_axil_b_rdata_reg_int_reg_reg[12]_i_2__0_n_0\,
      R => '0'
    );
\s_axil_b_rdata_reg_int_reg_reg[13]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => \s_axil_b_rdata_reg_int_reg_reg[15]_i_2_n_0\,
      D => inst_n_2,
      Q => \s_axil_b_rdata_reg_int_reg_reg[13]_i_2_n_0\,
      R => '0'
    );
\s_axil_b_rdata_reg_int_reg_reg[13]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axil_b_rdata_reg_int_reg_reg[15]_i_2__0_n_0\,
      D => inst_n_28,
      Q => \s_axil_b_rdata_reg_int_reg_reg[13]_i_2__0_n_0\,
      R => '0'
    );
\s_axil_b_rdata_reg_int_reg_reg[14]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => \s_axil_b_rdata_reg_int_reg_reg[15]_i_2_n_0\,
      D => inst_n_1,
      Q => \s_axil_b_rdata_reg_int_reg_reg[14]_i_2_n_0\,
      R => '0'
    );
\s_axil_b_rdata_reg_int_reg_reg[14]_i_2__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axil_b_rdata_reg_int_reg_reg[15]_i_2__0_n_0\,
      D => inst_n_27,
      Q => \s_axil_b_rdata_reg_int_reg_reg[14]_i_2__0_n_0\,
      R => '0'
    );
\s_axil_b_rdata_reg_int_reg_reg[15]_i_2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axil_grid_aclk,
      CE => '1',
      D => inst_n_24,
      Q => \s_axil_b_rdata_reg_int_reg_reg[15]_i_2_n_0\,
      R => '0'
    );
\s_axil_b_rdata_reg_int_reg_reg[15]_i_2__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axil_scle_aclk,
      CE => '1',
      D => inst_n_50,
      Q => \s_axil_b_rdata_reg_int_reg_reg[15]_i_2__0_n_0\,
      R => '0'
    );
\s_axil_b_rdata_reg_int_reg_reg[15]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_grid_aclk,
      CE => \s_axil_b_rdata_reg_int_reg_reg[15]_i_2_n_0\,
      D => inst_n_0,
      Q => \s_axil_b_rdata_reg_int_reg_reg[15]_i_3_n_0\,
      R => '0'
    );
\s_axil_b_rdata_reg_int_reg_reg[15]_i_3__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axil_scle_aclk,
      CE => \s_axil_b_rdata_reg_int_reg_reg[15]_i_2__0_n_0\,
      D => inst_n_26,
      Q => \s_axil_b_rdata_reg_int_reg_reg[15]_i_3__0_n_0\,
      R => '0'
    );
end STRUCTURE;
