# Design-and-verification-of-D-Flip-Flop-using-UVM
Design and verification of a D Flip Flop using UVM. UVM verification testbench for the  D-Flip flop has 3 seq item's a) for random d and rst values b)for random d values with rst disabled c) rst enabled and driving random d values
