$date
	Fri Sep 26 18:46:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module if_else_tb $end
$var wire 2 ! Y [1:0] $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ S $end
$scope module dut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ S $end
$var reg 2 % Y [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
0#
0"
b0 !
$end
#50
1$
1#
#150
b1 !
b1 %
0$
0#
1"
#300
1$
1#
#500
