
        SystemC 3.0.1-Accellera --- Mar  2 2025 23:51:21
        Copyright (c) 1996-2024 by all Contributors,
        ALL RIGHTS RESERVED

Info: (I703) tracing timescale unit set: 1 ns (trace_weightstationary.vcd)
Generated random matrices:
Matrix A:
1 2 
4 3 
Matrix B:
4 1 
3 2 
[FlipFlop] Row delay=0 Input=0 Output=0
[FlipFlop] Row delay=1 Input=0 Output=0
[MacUnit] X: 0, Y: 0, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 0, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 0, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 0, Partial Sum In: 0, Result: 0
[Controller] -> IDLE
[FlipFlop] Row delay=0 Input=0 Output=0
[FlipFlop] Row delay=1 Input=0 Output=0
[MacUnit] X: 0, Y: 0, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 0, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 0, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 0, Partial Sum In: 0, Result: 0
[Controller] -> PRELOAD_INPUTS
[Controller] Preloading matrices into SRAMs...
 ROwsA is 2 ColsA is 2 ColsB is 2
value is 1
[SRAM] Input write: A[0][0] = 1
  [Controller] Preloaded A[0][0] = 1
value is 4
[SRAM] Input write: A[0][1] = 4
  [Controller] Preloaded A[0][1] = 4
value is 2
[SRAM] Input write: A[1][0] = 2
  [Controller] Preloaded A[1][0] = 2
value is 3
[SRAM] Input write: A[1][1] = 3
  [Controller] Preloaded A[1][1] = 3
[SRAM] Weight write: B[0][0] = 4
  [Controller] Preloaded B[0][0] = 4
[SRAM] Weight write: B[0][1] = 1
  [Controller] Preloaded B[0][1] = 1
[SRAM] Weight write: B[1][0] = 3
  [Controller] Preloaded B[1][0] = 3
[SRAM] Weight write: B[1][1] = 2
  [Controller] Preloaded B[1][1] = 2
[FlipFlop] Row delay=0 Input=0 Output=0
[FlipFlop] Row delay=1 Input=0 Output=0
[MacUnit] X: 0, Y: 0, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 0, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 0, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 0, Partial Sum In: 0, Result: 0
[Controller] -> LOAD_WEIGHTS
[SRAM] Weight read: B[0][0] = 4
  [Controller] Loaded weight B[0][0] = 4 to PE
[SRAM] Weight read: B[0][1] = 1
  [Controller] Loaded weight B[0][1] = 1 to PE
[SRAM] Weight read: B[1][0] = 3
  [Controller] Loaded weight B[1][0] = 3 to PE
[SRAM] Weight read: B[1][1] = 2
  [Controller] Loaded weight B[1][1] = 2 to PE
[FlipFlop] Row delay=0 Input=0 Output=0
[FlipFlop] Row delay=1 Input=0 Output=0
[MacUnit] X: 0, Y: 4, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 1, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 3, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 2, Partial Sum In: 0, Result: 0
[Controller] -> LOAD_INPUTS
[Controller] Starting fixed skewed input streaming.
[Controller] Injecting A column 0
[SRAM] Input read: A[0][0] = 1
  [Controller] A[0][0] = 1
[SRAM] Input read: A[1][0] = 2
  [Controller] A[1][0] = 2
[FlipFlop] Row delay=0 Input=1 Output=1
[FlipFlop] Row delay=1 Input=2 Output=0
[MacUnit] X: 0, Y: 4, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 1, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 3, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 2, Partial Sum In: 0, Result: 0
  [Controller] Delayed output to PE[0] = 0
  [Controller] Delayed output to PE[1] = 0
[Controller] Injecting A column 1
[SRAM] Input read: A[0][1] = 4
  [Controller] A[0][1] = 4
[SRAM] Input read: A[1][1] = 3
  [Controller] A[1][1] = 3
[FlipFlop] Row delay=0 Input=4 Output=4
[FlipFlop] Row delay=1 Input=3 Output=2
[MacUnit] X: 0, Y: 4, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 1, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 3, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 2, Partial Sum In: 0, Result: 0
  [Controller] Delayed output to PE[0] = 1
  [Controller] Delayed output to PE[1] = 0
[Controller] Flush cycle 2
Writing to output FIFO[0] at cycle 8
Partial sum from PE[1][0] = 0
Output FIFO[0] size: 0
Writing to output FIFO[1] at cycle 8
Partial sum from PE[1][1] = 0
Output FIFO[1] size: 0
[FlipFlop] Row delay=0 Input=0 Output=0
[FlipFlop] Row delay=1 Input=0 Output=3
[MacUnit] X: 1, Y: 4, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 1, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 3, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 2, Partial Sum In: 0, Result: 0
  [Controller] Delayed output to PE[0] = 4
  [Controller] Delayed output to PE[1] = 2
Writing to output FIFO[0] at cycle 9
Partial sum from PE[1][0] = 0
Output FIFO[0] size: 1
Writing to output FIFO[1] at cycle 9
Partial sum from PE[1][1] = 0
Output FIFO[1] size: 1
[FlipFlop] Row delay=0 Input=0 Output=0
[FlipFlop] Row delay=1 Input=0 Output=0
[MacUnit] X: 4, Y: 4, Partial Sum In: 0, Result: 0
[MacUnit] X: 1, Y: 1, Partial Sum In: 0, Result: 0
[MacUnit] X: 2, Y: 3, Partial Sum In: 0, Result: 0
[MacUnit] X: 0, Y: 2, Partial Sum In: 0, Result: 0
[Controller] -> COMPUTE
Writing to output FIFO[0] at cycle 10
Partial sum from PE[1][0] = 0
Output FIFO[0] size: 2
Writing to output FIFO[1] at cycle 10
Partial sum from PE[1][1] = 0
Output FIFO[1] size: 2
[FlipFlop] Row delay=0 Input=0 Output=0
[FlipFlop] Row delay=1 Input=0 Output=0
[MacUnit] X: 4, Y: 4, Partial Sum In: 0, Result: 0
[MacUnit] X: 4, Y: 1, Partial Sum In: 0, Result: 0
[MacUnit] X: 2, Y: 3, Partial Sum In: 0, Result: 0
[MacUnit] X: 2, Y: 2, Partial Sum In: 0, Result: 0
[Controller] -> WAIT_DONE
Writing to output FIFO[0] at cycle 11
Partial sum from PE[1][0] = 0
Output FIFO[0] size: 3
Writing to output FIFO[1] at cycle 11
Partial sum from PE[1][1] = 0
Output FIFO[1] size: 3
[FlipFlop] Row delay=0 Input=0 Output=0
[FlipFlop] Row delay=1 Input=0 Output=0
[MacUnit] X: 4, Y: 4, Partial Sum In: 0, Result: 0
[MacUnit] X: 4, Y: 1, Partial Sum In: 0, Result: 0
[MacUnit] X: 2, Y: 3, Partial Sum In: 4, Result: 0
[MacUnit] X: 2, Y: 2, Partial Sum In: 0, Result: 0
[Controller] -> WAIT_DONE
Writing to output FIFO[0] at cycle 12
Partial sum from PE[1][0] = 10
Output FIFO[0] size: 4
Writing to output FIFO[1] at cycle 12
Partial sum from PE[1][1] = 0
Output FIFO[1] size: 4
[FlipFlop] Row delay=0 Input=0 Output=0
[FlipFlop] Row delay=1 Input=0 Output=0
[MacUnit] X: 4, Y: 4, Partial Sum In: 0, Result: 4
[MacUnit] X: 4, Y: 1, Partial Sum In: 0, Result: 0
[MacUnit] X: 2, Y: 3, Partial Sum In: 16, Result: 0
[MacUnit] X: 2, Y: 2, Partial Sum In: 1, Result: 0
[Controller] -> WAIT_DONE
Writing to output FIFO[0] at cycle 13
Partial sum from PE[1][0] = 22
Output FIFO[0] size: 5
Writing to output FIFO[1] at cycle 13
Partial sum from PE[1][1] = 5
Output FIFO[1] size: 5
[FlipFlop] Row delay=0 Input=0 Output=0
[FlipFlop] Row delay=1 Input=0 Output=0
[MacUnit] X: 4, Y: 4, Partial Sum In: 0, Result: 16
[MacUnit] X: 4, Y: 1, Partial Sum In: 0, Result: 1
[MacUnit] X: 2, Y: 3, Partial Sum In: 16, Result: 10
[MacUnit] X: 2, Y: 2, Partial Sum In: 4, Result: 0
[Controller] -> WAIT_DONE
Writing to output FIFO[0] at cycle 14
Partial sum from PE[1][0] = 22
Output FIFO[0] size: 6
Writing to output FIFO[1] at cycle 14
Partial sum from PE[1][1] = 8
Output FIFO[1] size: 6
[FlipFlop] Row delay=0 Input=0 Output=0
[FlipFlop] Row delay=1 Input=0 Output=0
[MacUnit] X: 4, Y: 4, Partial Sum In: 0, Result: 16
[MacUnit] X: 4, Y: 1, Partial Sum In: 0, Result: 4
[MacUnit] X: 2, Y: 3, Partial Sum In: 16, Result: 22
[MacUnit] X: 2, Y: 2, Partial Sum In: 4, Result: 5
[Controller] -> WRITE_OUTPUTS
[SRAM] Output write: C[0][0] = 0
[Controller] Output C[0][0] = 0
[SRAM] Output write: C[0][1] = 0
[Controller] Output C[0][1] = 0
[SRAM] Output write: C[1][0] = 0
[Controller] Output C[1][0] = 0
[SRAM] Output write: C[1][1] = 0
[Controller] Output C[1][1] = 0
Writing to output FIFO[0] at cycle 15
Partial sum from PE[1][0] = 22
Output FIFO[0] size: 5
Writing to output FIFO[1] at cycle 15
Partial sum from PE[1][1] = 8
Output FIFO[1] size: 5
[FlipFlop] Row delay=0 Input=0 Output=0
[FlipFlop] Row delay=1 Input=0 Output=0
[MacUnit] X: 4, Y: 4, Partial Sum In: 0, Result: 16
[MacUnit] X: 4, Y: 1, Partial Sum In: 0, Result: 4
[MacUnit] X: 2, Y: 3, Partial Sum In: 16, Result: 22
[MacUnit] X: 2, Y: 2, Partial Sum In: 4, Result: 8
[Controller] -> DONE. Simulation finished.

Info: /OSCI/SystemC: Simulation stopped by user.
