// Seed: 3178081107
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wor id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_2 && -1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output tri0 id_3;
  inout logic [7:0] id_2;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_3
  );
  input wire id_1;
  assign id_3 = 1;
  supply0 id_5 = -1;
  assign id_2[1] = -1;
  wire [(  1  ) : -1] id_6;
endmodule
