Nothing to build in platform 'Zynq_TPG_VDMA_HDMI_System'

13:45:48 **** Incremental Build of configuration Debug for project Zynq_TPG_VDMA_HDMI_Example ****
make all 
make --no-print-directory pre-build
a9-linaro-pre-build-step
' '
make --no-print-directory main-build
'Building file: ../src/Zynq_TPG_VDMA_HDMI.c'
'Invoking: ARM v7 gcc compiler'
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/Zynq_TPG_VDMA_HDMI.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -ID:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/export/Zynq_TPG_VDMA_HDMI_System/sw/Zynq_TPG_VDMA_HDMI_System/standalone_domain/bspinclude/include -MMD -MP -MF"src/Zynq_TPG_VDMA_HDMI.d" -MT"src/Zynq_TPG_VDMA_HDMI.o" -o "src/Zynq_TPG_VDMA_HDMI.o" "../src/Zynq_TPG_VDMA_HDMI.c"
'Finished building: ../src/Zynq_TPG_VDMA_HDMI.c'
' '
'Building target: Zynq_TPG_VDMA_HDMI_Example.elf'
'Invoking: ARM v7 gcc linker'
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -LD:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/export/Zynq_TPG_VDMA_HDMI_System/sw/Zynq_TPG_VDMA_HDMI_System/standalone_domain/bsplib/lib -o "Zynq_TPG_VDMA_HDMI_Example.elf"  ./src/Zynq_TPG_VDMA_HDMI.o ./src/platform.o ./src/vdma_api.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
'Finished building target: Zynq_TPG_VDMA_HDMI_Example.elf'
' '
'Invoking: ARM v7 Print Size'
arm-none-eabi-size Zynq_TPG_VDMA_HDMI_Example.elf  |tee "Zynq_TPG_VDMA_HDMI_Example.elf.size"
   text	   data	    bss	    dec	    hex	filename
  49676	   1712	  23656	  75044	  12524	Zynq_TPG_VDMA_HDMI_Example.elf
'Finished building: Zynq_TPG_VDMA_HDMI_Example.elf.size'
' '
13:45:55 **** Incremental Build of configuration Debug for project Zynq_TPG_VDMA_HDMI_Example_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 62720 D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/export/Zynq_TPG_VDMA_HDMI_System/Zynq_TPG_VDMA_HDMI_System.xpfm standalone_domain D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example_system/Debug/system.bif
sdcard_gen --xpfm D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_System/export/Zynq_TPG_VDMA_HDMI_System/Zynq_TPG_VDMA_HDMI_System.xpfm --sys_config Zynq_TPG_VDMA_HDMI_System --bif D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example_system/Debug/system.bif --bitstream D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/_ide/bitstream/Zynq_TPG_HDMI_design_1_wrapper.bit --elf D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/Debug/Zynq_TPG_VDMA_HDMI_Example.elf,ps7_cortexa9_0
creating BOOT.BIN using D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example/_ide/bitstream/Zynq_TPG_HDMI_design_1_wrapper.bit
Running D:/Xilinx/Vitis/2019.2/bin/bootgen  -image D:/Xilinx/FPGA_Project/Zynq_TPG_HDMI/workspace/Zynq_TPG_VDMA_HDMI_Example_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN
