============================================================
   Tang Dynasty, V4.6.13941
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.1/bin/td.exe
   Built at =   17:07:14 Aug 27 2019
   Run by =     zhang
   Run Date =   Tue Oct 15 13:18:48 2019

   Run on =     DESKTOP-0KK6GHJ
============================================================
RUN-1002 : start command "open_project cam.al"
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/lcd_sync.v
HDL-8007 ERROR: 'rest_n' is not declared in ../RTL/lcd_sync.v(81)
HDL-8007 ERROR: 'rest_n' is not declared in ../RTL/lcd_sync.v(83)
HDL-8007 ERROR: 'rest_n' is not declared in ../RTL/lcd_sync.v(91)
HDL-8007 ERROR: 'rest_n' is not declared in ../RTL/lcd_sync.v(93)
HDL-8007 ERROR: 'rest_n' is not declared in ../RTL/lcd_sync.v(101)
HDL-8007 ERROR: 'rest_n' is not declared in ../RTL/lcd_sync.v(102)
HDL-8007 ERROR: 'rest_n' is not declared in ../RTL/lcd_sync.v(115)
HDL-8007 ERROR: 'rest_n' is not declared in ../RTL/lcd_sync.v(117)
HDL-8007 ERROR: ignore module module due to previous errors in ../RTL/lcd_sync.v(125)
HDL-1007 : Verilog file '../RTL/lcd_sync.v' ignored due to errors
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
GUI-8384 ERROR: Analyze file(s) failed ...
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-8007 ERROR: syntax error near '=' in ../RTL/test_camera.v(73)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in ../RTL/test_camera.v(73)
HDL-8007 ERROR: ignore module module due to previous errors in ../RTL/test_camera.v(167)
HDL-1007 : Verilog file '../RTL/test_camera.v' ignored due to errors
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-8007 ERROR: concurrent assignment to a non-net 'vga_data' is not permitted in ../RTL/test_camera.v(73)
HDL-8007 ERROR: ignore module module due to previous errors in ../RTL/test_camera.v(167)
HDL-1007 : Verilog file '../RTL/test_camera.v' ignored due to errors
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-8007 ERROR: concurrent assignment to a non-net 'vga_data' is not permitted in ../RTL/test_camera.v(73)
HDL-8007 ERROR: ignore module module due to previous errors in ../RTL/test_camera.v(167)
HDL-1007 : Verilog file '../RTL/test_camera.v' ignored due to errors
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-5007 WARNING: port 'reset' is not connected on this instance in ../RTL/test_camera.v(82)
HDL-8007 ERROR: cannot find port 'rsta' on this module in ../RTL/test_camera.v(158)
HDL-1007 : 'img_cache' is declared here in al_ip/img_cache.v(14)
HDL-8007 ERROR: cannot find port 'rstb' on this module in ../RTL/test_camera.v(164)
HDL-1007 : 'img_cache' is declared here in al_ip/img_cache.v(14)
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-8007 ERROR: cannot find port 'rsta' on this module in ../RTL/test_camera.v(159)
HDL-1007 : 'img_cache' is declared here in al_ip/img_cache.v(14)
HDL-8007 ERROR: cannot find port 'rstb' on this module in ../RTL/test_camera.v(165)
HDL-1007 : 'img_cache' is declared here in al_ip/img_cache.v(14)
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=3,CLKC0_DIV=12,CLKC1_DIV=25,CLKC2_DIV=75,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=11,CLKC1_CPHASE=24,CLKC2_CPHASE=74,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(156)
HDL-5007 WARNING: net 'vga_rdaddr[15]' does not have a driver in ../RTL/test_camera.v(58)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[0]" in ../RTL/test_camera.v(58)
SYN-5014 WARNING: the net's pin: pin "addrb[0]" in ../RTL/test_camera.v(152)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[10]" in ../RTL/test_camera.v(58)
SYN-5014 WARNING: the net's pin: pin "addrb[10]" in ../RTL/test_camera.v(152)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[11]" in ../RTL/test_camera.v(58)
SYN-5014 WARNING: the net's pin: pin "addrb[11]" in ../RTL/test_camera.v(152)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[12]" in ../RTL/test_camera.v(58)
SYN-5014 WARNING: the net's pin: pin "addrb[12]" in ../RTL/test_camera.v(152)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[13]" in ../RTL/test_camera.v(58)
SYN-5014 WARNING: the net's pin: pin "addrb[13]" in ../RTL/test_camera.v(152)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[14]" in ../RTL/test_camera.v(58)
SYN-5014 WARNING: the net's pin: pin "addrb[14]" in ../RTL/test_camera.v(152)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[15]" in ../RTL/test_camera.v(58)
SYN-5014 WARNING: the net's pin: pin "addrb[15]" in ../RTL/test_camera.v(152)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[1]" in ../RTL/test_camera.v(58)
SYN-5014 WARNING: the net's pin: pin "addrb[1]" in ../RTL/test_camera.v(152)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[2]" in ../RTL/test_camera.v(58)
SYN-5014 WARNING: the net's pin: pin "addrb[2]" in ../RTL/test_camera.v(152)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[3]" in ../RTL/test_camera.v(58)
SYN-5014 WARNING: the net's pin: pin "addrb[3]" in ../RTL/test_camera.v(152)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[4]" in ../RTL/test_camera.v(58)
SYN-5014 WARNING: the net's pin: pin "addrb[4]" in ../RTL/test_camera.v(152)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[5]" in ../RTL/test_camera.v(58)
SYN-5014 WARNING: the net's pin: pin "addrb[5]" in ../RTL/test_camera.v(152)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[6]" in ../RTL/test_camera.v(58)
SYN-5014 WARNING: the net's pin: pin "addrb[6]" in ../RTL/test_camera.v(152)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[7]" in ../RTL/test_camera.v(58)
SYN-5014 WARNING: the net's pin: pin "addrb[7]" in ../RTL/test_camera.v(152)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[8]" in ../RTL/test_camera.v(58)
SYN-5014 WARNING: the net's pin: pin "addrb[8]" in ../RTL/test_camera.v(152)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[9]" in ../RTL/test_camera.v(58)
SYN-5014 WARNING: the net's pin: pin "addrb[9]" in ../RTL/test_camera.v(152)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 3980/139 useful/useless nets, 3865/88 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 938 distributor mux.
SYN-1016 : Merged 3316 instances.
SYN-1015 : Optimize round 1, 4596 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4392/194 useful/useless nets, 4277/2139 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2220 better
SYN-1014 : Optimize round 3
SYN-1032 : 4391/0 useful/useless nets, 4276/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3512
  #and               1927
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                198
  #LATCH                0
#MACRO_ADD             16
#MACRO_EQ             236
#MACRO_MUX            507

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3313   |198    |254    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4936/8 useful/useless nets, 4565/0 useful/useless insts
SYN-1016 : Merged 138 instances.
SYN-2571 : Optimize after map_dsp, round 1, 138 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4798/0 useful/useless nets, 4427/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7123/0 useful/useless nets, 6752/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_camera_init/n384_pipe_b0
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3785 better
SYN-2501 : Optimize round 2
SYN-1032 : 5169/0 useful/useless nets, 4798/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 7392/6 useful/useless nets, 7021/6 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1223 (3.11), #lev = 30 (4.46)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6483 instances into 708 LUTs, name keeping = 25%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1279/9 useful/useless nets, 1171/62 useful/useless insts
SYN-1015 : Optimize round 1, 74 better
SYN-1014 : Optimize round 2
SYN-1032 : 1276/0 useful/useless nets, 1168/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 195 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 120 adder to BLE ...
SYN-4008 : Packed 120 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 694 LUT to BLE ...
SYN-4008 : Packed 694 LUT and 104 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 32 SEQ (894 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 564 single LUT's are left
SYN-4006 : 59 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 753/902 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                  876   out of  19600    4.47%
#reg                  195   out of  19600    0.99%
#le                   935
  #lut only           740   out of    935   79.14%
  #reg only            59   out of    935    6.31%
  #lut&reg            136   out of    935   14.55%
#dsp                    0   out of     29    0.00%
#bram                   8   out of     64   12.50%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |935   |876   |195   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  4.359480s wall, 4.375000s user + 0.046875s system = 4.421875s CPU (101.4%)

RUN-1004 : used memory is 250 MB, reserved memory is 207 MB, peak memory is 253 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (21 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 9 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 533 instances
RUN-1001 : 236 mslices, 236 lslices, 45 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1047 nets
RUN-1001 : 683 nets have 2 pins
RUN-1001 : 221 nets have [3 - 5] pins
RUN-1001 : 73 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 531 instances, 472 slices, 16 macros(91 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 4146, tnet num: 1045, tinst num: 531, tnode num: 4634, tedge num: 6534.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1045 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 284 clock pins, and constraint 486 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.088990s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (122.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 303787
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.971102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 218059, overlap = 18
PHY-3002 : Step(2): len = 173884, overlap = 18
PHY-3002 : Step(3): len = 148660, overlap = 18
PHY-3002 : Step(4): len = 129039, overlap = 18.75
PHY-3002 : Step(5): len = 113951, overlap = 21.75
PHY-3002 : Step(6): len = 101146, overlap = 34
PHY-3002 : Step(7): len = 89739, overlap = 43
PHY-3002 : Step(8): len = 80150.4, overlap = 47.5
PHY-3002 : Step(9): len = 70991.8, overlap = 56
PHY-3002 : Step(10): len = 64264, overlap = 60.75
PHY-3002 : Step(11): len = 55270.8, overlap = 64.25
PHY-3002 : Step(12): len = 50687.9, overlap = 64
PHY-3002 : Step(13): len = 45729, overlap = 63.75
PHY-3002 : Step(14): len = 39021.5, overlap = 64.75
PHY-3002 : Step(15): len = 37166.7, overlap = 65.75
PHY-3002 : Step(16): len = 31103.2, overlap = 73.25
PHY-3002 : Step(17): len = 29610.6, overlap = 74.25
PHY-3002 : Step(18): len = 27727.8, overlap = 76.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.31689e-05
PHY-3002 : Step(19): len = 30661, overlap = 66.75
PHY-3002 : Step(20): len = 30967, overlap = 68.75
PHY-3002 : Step(21): len = 29330.1, overlap = 66.5
PHY-3002 : Step(22): len = 28069.2, overlap = 62.75
PHY-3002 : Step(23): len = 27643.7, overlap = 62.75
PHY-3002 : Step(24): len = 27776.4, overlap = 58.5
PHY-3002 : Step(25): len = 27689.5, overlap = 55.5
PHY-3002 : Step(26): len = 26786.3, overlap = 50.75
PHY-3002 : Step(27): len = 27564.8, overlap = 53.25
PHY-3002 : Step(28): len = 28680.6, overlap = 53.5
PHY-3002 : Step(29): len = 27528.2, overlap = 51
PHY-3002 : Step(30): len = 26410.7, overlap = 50.75
PHY-3002 : Step(31): len = 25942.6, overlap = 50.75
PHY-3002 : Step(32): len = 25070.4, overlap = 51
PHY-3002 : Step(33): len = 24084.9, overlap = 49.25
PHY-3002 : Step(34): len = 23628, overlap = 50
PHY-3002 : Step(35): len = 23703.7, overlap = 52.25
PHY-3002 : Step(36): len = 23092.9, overlap = 52.5
PHY-3002 : Step(37): len = 23074.3, overlap = 52.25
PHY-3002 : Step(38): len = 22644.2, overlap = 50.25
PHY-3002 : Step(39): len = 22490.7, overlap = 53.25
PHY-3002 : Step(40): len = 22540, overlap = 53.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.63377e-05
PHY-3002 : Step(41): len = 22072.5, overlap = 53.25
PHY-3002 : Step(42): len = 22041.6, overlap = 53.25
PHY-3002 : Step(43): len = 21909, overlap = 50.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.63501e-05
PHY-3002 : Step(44): len = 22011.6, overlap = 52.75
PHY-3002 : Step(45): len = 22228.1, overlap = 50.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.25514e-05
PHY-3002 : Step(46): len = 22136.6, overlap = 48
PHY-3002 : Step(47): len = 22116.7, overlap = 48
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012250s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (255.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.971102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.76004e-07
PHY-3002 : Step(48): len = 21323.5, overlap = 58.5
PHY-3002 : Step(49): len = 21442.7, overlap = 58
PHY-3002 : Step(50): len = 20557.3, overlap = 58.25
PHY-3002 : Step(51): len = 20424.5, overlap = 58
PHY-3002 : Step(52): len = 20023.5, overlap = 58.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.75201e-06
PHY-3002 : Step(53): len = 19662.8, overlap = 58.5
PHY-3002 : Step(54): len = 19662.8, overlap = 58.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.50402e-06
PHY-3002 : Step(55): len = 19549.8, overlap = 58.75
PHY-3002 : Step(56): len = 19569.1, overlap = 58.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.00803e-06
PHY-3002 : Step(57): len = 19549.1, overlap = 58.25
PHY-3002 : Step(58): len = 19549.1, overlap = 58.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.00287e-05
PHY-3002 : Step(59): len = 19571.3, overlap = 58.5
PHY-3002 : Step(60): len = 19607.6, overlap = 58.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.20941e-05
PHY-3002 : Step(61): len = 19527.8, overlap = 58.5
PHY-3002 : Step(62): len = 19660.6, overlap = 57.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.39104e-05
PHY-3002 : Step(63): len = 19570.1, overlap = 57.5
PHY-3002 : Step(64): len = 19713.6, overlap = 57
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.55321e-05
PHY-3002 : Step(65): len = 19605.3, overlap = 56.5
PHY-3002 : Step(66): len = 19736, overlap = 55.75
PHY-3002 : Step(67): len = 20384.9, overlap = 59.75
PHY-3002 : Step(68): len = 20473.4, overlap = 52.25
PHY-3002 : Step(69): len = 20404.3, overlap = 52.25
PHY-3002 : Step(70): len = 20404.3, overlap = 52.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.10642e-05
PHY-3002 : Step(71): len = 20432.2, overlap = 52.25
PHY-3002 : Step(72): len = 20512.3, overlap = 52
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 6.21283e-05
PHY-3002 : Step(73): len = 20639.3, overlap = 52
PHY-3002 : Step(74): len = 20764.3, overlap = 51.75
PHY-3002 : Step(75): len = 21160.9, overlap = 51.5
PHY-3002 : Step(76): len = 21931.3, overlap = 51.75
PHY-3002 : Step(77): len = 21972, overlap = 52
PHY-3002 : Step(78): len = 22390.5, overlap = 49.75
PHY-3002 : Step(79): len = 22740.4, overlap = 49.75
PHY-3002 : Step(80): len = 22582.5, overlap = 50.5
PHY-3002 : Step(81): len = 22560.4, overlap = 50.5
PHY-3002 : Step(82): len = 22628.1, overlap = 51
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000124257
PHY-3002 : Step(83): len = 22777, overlap = 50.5
PHY-3002 : Step(84): len = 23032.5, overlap = 50.5
PHY-3002 : Step(85): len = 23844, overlap = 48.5
PHY-3002 : Step(86): len = 24323.8, overlap = 48
PHY-3002 : Step(87): len = 25084.2, overlap = 46
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000248513
PHY-3002 : Step(88): len = 27132.3, overlap = 41.5
PHY-3002 : Step(89): len = 29138.9, overlap = 34.75
PHY-3002 : Step(90): len = 29535.5, overlap = 30
PHY-3002 : Step(91): len = 30452, overlap = 25.75
PHY-3002 : Step(92): len = 31320.9, overlap = 23.5
PHY-3002 : Step(93): len = 30870.8, overlap = 22.75
PHY-3002 : Step(94): len = 30181.6, overlap = 22.25
PHY-3002 : Step(95): len = 29706.8, overlap = 22.25
PHY-3002 : Step(96): len = 29494, overlap = 22.5
PHY-3002 : Step(97): len = 29453.1, overlap = 23.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000485872
PHY-3002 : Step(98): len = 30660.6, overlap = 23.5
PHY-3002 : Step(99): len = 30906.1, overlap = 23
PHY-3002 : Step(100): len = 30984.9, overlap = 22.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000971744
PHY-3002 : Step(101): len = 31326.1, overlap = 22.25
PHY-3002 : Step(102): len = 31485.9, overlap = 22
PHY-3002 : Step(103): len = 31563.9, overlap = 22.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.971102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.13204e-05
PHY-3002 : Step(104): len = 31491.7, overlap = 38.75
PHY-3002 : Step(105): len = 31340.9, overlap = 40.25
PHY-3002 : Step(106): len = 31637.9, overlap = 39
PHY-3002 : Step(107): len = 32046.9, overlap = 37
PHY-3002 : Step(108): len = 32060.4, overlap = 35.75
PHY-3002 : Step(109): len = 32189, overlap = 35
PHY-3002 : Step(110): len = 32129.2, overlap = 34.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000122641
PHY-3002 : Step(111): len = 33600, overlap = 30.25
PHY-3002 : Step(112): len = 33962.6, overlap = 28.25
PHY-3002 : Step(113): len = 34083.4, overlap = 27.5
PHY-3002 : Step(114): len = 34002.6, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000245281
PHY-3002 : Step(115): len = 35098.2, overlap = 26
PHY-3002 : Step(116): len = 35335.1, overlap = 24.5
PHY-3002 : Step(117): len = 35421.1, overlap = 23.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.075056s wall, 0.093750s user + 0.093750s system = 0.187500s CPU (249.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.971102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000494766
PHY-3002 : Step(118): len = 40524.5, overlap = 9.75
PHY-3002 : Step(119): len = 39829, overlap = 10.75
PHY-3002 : Step(120): len = 39041.8, overlap = 13.75
PHY-3002 : Step(121): len = 38132.4, overlap = 15.75
PHY-3002 : Step(122): len = 37508.2, overlap = 16.75
PHY-3002 : Step(123): len = 37185.5, overlap = 20
PHY-3002 : Step(124): len = 36973.9, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000989531
PHY-3002 : Step(125): len = 37572.5, overlap = 18.75
PHY-3002 : Step(126): len = 37666.9, overlap = 19
PHY-3002 : Step(127): len = 37728.9, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00196896
PHY-3002 : Step(128): len = 38015.4, overlap = 18.25
PHY-3002 : Step(129): len = 38075, overlap = 18
PHY-3002 : Step(130): len = 38075, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007141s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 41068.5, Over = 0
PHY-3001 : Final: Len = 41068.5, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 77184, over cnt = 38(0%), over = 46, worst = 2
PHY-1002 : len = 77384, over cnt = 21(0%), over = 24, worst = 2
PHY-1002 : len = 77064, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 76608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033394s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (140.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 478 has valid locations, 15 needs to be replaced
PHY-3001 : design contains 544 instances, 485 slices, 16 macros(91 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 4250, tnet num: 1058, tinst num: 544, tnode num: 4803, tedge num: 6716.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1058 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 310 clock pins, and constraint 551 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.087445s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (107.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 42195
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.970306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(131): len = 42055.2, overlap = 0.25
PHY-3002 : Step(132): len = 42055.2, overlap = 0.25
PHY-3002 : Step(133): len = 41950.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003712s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (841.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.970306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.67917e-05
PHY-3002 : Step(134): len = 41929.2, overlap = 2.5
PHY-3002 : Step(135): len = 41929.2, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.35833e-05
PHY-3002 : Step(136): len = 41939.5, overlap = 2
PHY-3002 : Step(137): len = 41939.5, overlap = 2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.970306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.62587e-05
PHY-3002 : Step(138): len = 41934.9, overlap = 3
PHY-3002 : Step(139): len = 41934.9, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008989s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.970306
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00027257
PHY-3002 : Step(140): len = 42144.3, overlap = 1
PHY-3002 : Step(141): len = 42121.7, overlap = 1.5
PHY-3002 : Step(142): len = 42121.7, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005574s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (280.3%)

PHY-3001 : Legalized: Len = 42375.4, Over = 0
PHY-3001 : Final: Len = 42375.4, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  3.599826s wall, 6.500000s user + 2.156250s system = 8.656250s CPU (240.5%)

RUN-1004 : used memory is 279 MB, reserved memory is 236 MB, peak memory is 294 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 538 to 399
PHY-1001 : Pin misalignment score is improved from 399 to 388
PHY-1001 : Pin misalignment score is improved from 388 to 388
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 546 instances
RUN-1001 : 236 mslices, 249 lslices, 45 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1060 nets
RUN-1001 : 679 nets have 2 pins
RUN-1001 : 221 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 48 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 77664, over cnt = 41(0%), over = 48, worst = 2
PHY-1002 : len = 77856, over cnt = 24(0%), over = 26, worst = 2
PHY-1002 : len = 77296, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 77208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030568s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (306.7%)

PHY-1001 : End global routing;  0.099621s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (188.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 19072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.326198s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (100.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 19072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 88% nets.
PHY-1002 : len = 137656, over cnt = 70(0%), over = 70, worst = 1
PHY-1001 : End Routed; 1.160449s wall, 1.656250s user + 0.140625s system = 1.796875s CPU (154.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 135928, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.050398s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 135992, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 135992
PHY-1001 : End DR Iter 2; 0.013336s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (234.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  6.408813s wall, 6.640625s user + 0.500000s system = 7.140625s CPU (111.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.666759s wall, 6.937500s user + 0.531250s system = 7.468750s CPU (112.0%)

RUN-1004 : used memory is 369 MB, reserved memory is 328 MB, peak memory is 787 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                  902   out of  19600    4.60%
#reg                  208   out of  19600    1.06%
#le                   961
  #lut only           753   out of    961   78.36%
  #reg only            59   out of    961    6.14%
  #lut&reg            149   out of    961   15.50%
#dsp                    0   out of     29    0.00%
#bram                   8   out of     64   12.50%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   33   out of    188   17.55%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000111101000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 546
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1060, pip num: 10125
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1015 valid insts, and 28878 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000111101000000000000000000" in  2.750403s wall, 12.796875s user + 0.078125s system = 12.875000s CPU (468.1%)

RUN-1004 : used memory is 375 MB, reserved memory is 334 MB, peak memory is 787 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.419575s wall, 1.343750s user + 0.093750s system = 1.437500s CPU (101.3%)

RUN-1004 : used memory is 515 MB, reserved memory is 476 MB, peak memory is 787 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.220903s wall, 0.328125s user + 0.562500s system = 0.890625s CPU (7.9%)

RUN-1004 : used memory is 544 MB, reserved memory is 506 MB, peak memory is 787 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.808057s wall, 1.781250s user + 0.703125s system = 2.484375s CPU (18.0%)

RUN-1004 : used memory is 406 MB, reserved memory is 363 MB, peak memory is 787 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-8007 ERROR: procedural assignment to a non-register 'vga_rden' is not permitted in ../RTL/test_camera.v(147)
HDL-8007 ERROR: procedural assignment to a non-register 'vga_rden' is not permitted in ../RTL/test_camera.v(149)
HDL-8007 ERROR: ignore module module due to previous errors in ../RTL/test_camera.v(185)
HDL-1007 : Verilog file '../RTL/test_camera.v' ignored due to errors
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-8007 ERROR: concurrent assignment to a non-net 'lcd_xpos' is not permitted in ../RTL/test_camera.v(139)
HDL-8007 ERROR: concurrent assignment to a non-net 'lcd_ypos' is not permitted in ../RTL/test_camera.v(140)
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=3,CLKC0_DIV=12,CLKC1_DIV=25,CLKC2_DIV=75,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=11,CLKC1_CPHASE=24,CLKC2_CPHASE=74,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-5007 WARNING: 'lcd_xpos' should be on the sensitivity list in ../RTL/test_camera.v(145)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(173)
HDL-5007 WARNING: net 'vga_rdaddr[15]' does not have a driver in ../RTL/test_camera.v(61)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[0]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[0]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[10]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[10]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[11]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[11]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[12]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[12]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[13]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[13]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[14]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[14]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[15]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[15]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[1]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[1]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[2]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[2]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[3]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[3]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[4]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[4]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[5]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[5]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[6]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[6]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[7]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[7]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[8]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[8]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[9]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[9]" in ../RTL/test_camera.v(169)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4039/87 useful/useless nets, 3902/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 938 distributor mux.
SYN-1016 : Merged 3316 instances.
SYN-1015 : Optimize round 1, 4518 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4451/194 useful/useless nets, 4314/2139 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2220 better
SYN-1014 : Optimize round 3
SYN-1032 : 4450/0 useful/useless nets, 4313/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3517
  #and               1932
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                198
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ             236
#MACRO_MUX            531

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3318   |198    |262    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4995/8 useful/useless nets, 4602/0 useful/useless insts
SYN-1016 : Merged 138 instances.
SYN-2571 : Optimize after map_dsp, round 1, 138 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4857/0 useful/useless nets, 4464/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7182/0 useful/useless nets, 6789/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_camera_init/n384_pipe_b0
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3785 better
SYN-2501 : Optimize round 2
SYN-1032 : 5228/0 useful/useless nets, 4835/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7555/6 useful/useless nets, 7162/6 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1251 (3.09), #lev = 30 (4.13)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6512 instances into 740 LUTs, name keeping = 27%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1443/9 useful/useless nets, 1313/62 useful/useless insts
SYN-1015 : Optimize round 1, 74 better
SYN-1014 : Optimize round 2
SYN-1032 : 1440/0 useful/useless nets, 1310/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 195 DFF/LATCH to SEQ ...
SYN-4009 : Pack 10 carry chain into lslice
SYN-4007 : Packing 204 adder to BLE ...
SYN-4008 : Packed 204 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 726 LUT to BLE ...
SYN-4008 : Packed 726 LUT and 104 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 34 SEQ (872 nodes)...
SYN-4005 : Packed 34 SEQ with LUT/SLICE
SYN-4006 : 594 single LUT's are left
SYN-4006 : 57 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 783/982 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1008   out of  19600    5.14%
#reg                  195   out of  19600    0.99%
#le                  1065
  #lut only           870   out of   1065   81.69%
  #reg only            57   out of   1065    5.35%
  #lut&reg            138   out of   1065   12.96%
#dsp                    0   out of     29    0.00%
#bram                   8   out of     64   12.50%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1065  |1008  |195   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  4.437521s wall, 4.421875s user + 0.046875s system = 4.468750s CPU (100.7%)

RUN-1004 : used memory is 376 MB, reserved memory is 347 MB, peak memory is 787 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (20 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 13 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 9 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 597 instances
RUN-1001 : 268 mslices, 268 lslices, 45 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1151 nets
RUN-1001 : 753 nets have 2 pins
RUN-1001 : 251 nets have [3 - 5] pins
RUN-1001 : 77 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 595 instances, 536 slices, 24 macros(141 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 4475, tnet num: 1149, tinst num: 595, tnode num: 4950, tedge num: 7068.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1149 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 272 clock pins, and constraint 473 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081091s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (115.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 328886
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.967184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(143): len = 244015, overlap = 18
PHY-3002 : Step(144): len = 199387, overlap = 18
PHY-3002 : Step(145): len = 171280, overlap = 18
PHY-3002 : Step(146): len = 152190, overlap = 18
PHY-3002 : Step(147): len = 135877, overlap = 18
PHY-3002 : Step(148): len = 122694, overlap = 19.75
PHY-3002 : Step(149): len = 111457, overlap = 27.25
PHY-3002 : Step(150): len = 100815, overlap = 36.75
PHY-3002 : Step(151): len = 91524.7, overlap = 43.25
PHY-3002 : Step(152): len = 81386, overlap = 45
PHY-3002 : Step(153): len = 72417.6, overlap = 50.25
PHY-3002 : Step(154): len = 64902.9, overlap = 55.75
PHY-3002 : Step(155): len = 58516.4, overlap = 56.5
PHY-3002 : Step(156): len = 51415.5, overlap = 56.75
PHY-3002 : Step(157): len = 47866.4, overlap = 56
PHY-3002 : Step(158): len = 42732.9, overlap = 66.75
PHY-3002 : Step(159): len = 39692.8, overlap = 71.25
PHY-3002 : Step(160): len = 36361.7, overlap = 71.75
PHY-3002 : Step(161): len = 34225.4, overlap = 72.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.70556e-05
PHY-3002 : Step(162): len = 40097, overlap = 66.5
PHY-3002 : Step(163): len = 39943.7, overlap = 64.25
PHY-3002 : Step(164): len = 36681.6, overlap = 62.25
PHY-3002 : Step(165): len = 35171.3, overlap = 62.75
PHY-3002 : Step(166): len = 34330.7, overlap = 57.5
PHY-3002 : Step(167): len = 34699.6, overlap = 54
PHY-3002 : Step(168): len = 35315.4, overlap = 52.25
PHY-3002 : Step(169): len = 33865.7, overlap = 54.25
PHY-3002 : Step(170): len = 32807, overlap = 54.25
PHY-3002 : Step(171): len = 32766.6, overlap = 51.25
PHY-3002 : Step(172): len = 32724.7, overlap = 50.75
PHY-3002 : Step(173): len = 32232.1, overlap = 46
PHY-3002 : Step(174): len = 31106.7, overlap = 46.5
PHY-3002 : Step(175): len = 29553.5, overlap = 46.5
PHY-3002 : Step(176): len = 28973.8, overlap = 46
PHY-3002 : Step(177): len = 28655.6, overlap = 45.75
PHY-3002 : Step(178): len = 28277.2, overlap = 46.25
PHY-3002 : Step(179): len = 27761.6, overlap = 46.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.41112e-05
PHY-3002 : Step(180): len = 27128.1, overlap = 46.75
PHY-3002 : Step(181): len = 27249.5, overlap = 46.75
PHY-3002 : Step(182): len = 27282.7, overlap = 47
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000188222
PHY-3002 : Step(183): len = 27689.4, overlap = 47
PHY-3002 : Step(184): len = 28737.3, overlap = 46.75
PHY-3002 : Step(185): len = 29384.9, overlap = 45.75
PHY-3002 : Step(186): len = 30603, overlap = 41
PHY-3002 : Step(187): len = 30467.7, overlap = 40.75
PHY-3002 : Step(188): len = 30552.2, overlap = 40.5
PHY-3002 : Step(189): len = 31531.9, overlap = 39.75
PHY-3002 : Step(190): len = 31062.5, overlap = 38.5
PHY-3002 : Step(191): len = 30881.6, overlap = 36.75
PHY-3002 : Step(192): len = 31003.7, overlap = 36.25
PHY-3002 : Step(193): len = 30625.5, overlap = 35.75
PHY-3002 : Step(194): len = 30522.1, overlap = 34
PHY-3002 : Step(195): len = 30640.7, overlap = 34.25
PHY-3002 : Step(196): len = 30247.1, overlap = 33.25
PHY-3002 : Step(197): len = 30068.8, overlap = 33.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000376445
PHY-3002 : Step(198): len = 30297.2, overlap = 33
PHY-3002 : Step(199): len = 30458.7, overlap = 32.5
PHY-3002 : Step(200): len = 30705.7, overlap = 31.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000690959
PHY-3002 : Step(201): len = 31089.6, overlap = 31.25
PHY-3002 : Step(202): len = 31319.4, overlap = 29.25
PHY-3002 : Step(203): len = 31644.7, overlap = 27
PHY-3002 : Step(204): len = 31754.3, overlap = 27
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008542s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (548.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.95891e-06
PHY-3002 : Step(205): len = 29283.9, overlap = 38.75
PHY-3002 : Step(206): len = 28370.1, overlap = 38.5
PHY-3002 : Step(207): len = 27051.3, overlap = 41.25
PHY-3002 : Step(208): len = 26585.9, overlap = 42.25
PHY-3002 : Step(209): len = 26277.3, overlap = 44
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.91782e-06
PHY-3002 : Step(210): len = 25824.7, overlap = 44.25
PHY-3002 : Step(211): len = 25801.7, overlap = 44.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.98356e-05
PHY-3002 : Step(212): len = 25812.8, overlap = 44.25
PHY-3002 : Step(213): len = 25812.8, overlap = 44.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.45738e-05
PHY-3002 : Step(214): len = 26902.4, overlap = 42.75
PHY-3002 : Step(215): len = 27279.1, overlap = 42.75
PHY-3002 : Step(216): len = 27333.3, overlap = 43
PHY-3002 : Step(217): len = 27885.5, overlap = 43.25
PHY-3002 : Step(218): len = 29316.8, overlap = 45.5
PHY-3002 : Step(219): len = 29253.8, overlap = 47.75
PHY-3002 : Step(220): len = 29415, overlap = 48.25
PHY-3002 : Step(221): len = 29667.7, overlap = 49
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.91477e-05
PHY-3002 : Step(222): len = 29837.3, overlap = 49.5
PHY-3002 : Step(223): len = 31184.1, overlap = 49.25
PHY-3002 : Step(224): len = 33109.3, overlap = 44
PHY-3002 : Step(225): len = 32578.5, overlap = 44.25
PHY-3002 : Step(226): len = 32343, overlap = 44
PHY-3002 : Step(227): len = 32188.9, overlap = 44.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000138295
PHY-3002 : Step(228): len = 33079.9, overlap = 43.75
PHY-3002 : Step(229): len = 34275.6, overlap = 41.25
PHY-3002 : Step(230): len = 34362.9, overlap = 39.5
PHY-3002 : Step(231): len = 34629.1, overlap = 39.25
PHY-3002 : Step(232): len = 34670.8, overlap = 39.75
PHY-3002 : Step(233): len = 34511.9, overlap = 37
PHY-3002 : Step(234): len = 34557.6, overlap = 36.75
PHY-3002 : Step(235): len = 34386.7, overlap = 35.5
PHY-3002 : Step(236): len = 34380, overlap = 35.25
PHY-3002 : Step(237): len = 34363.8, overlap = 34
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000276591
PHY-3002 : Step(238): len = 35808, overlap = 35
PHY-3002 : Step(239): len = 36467.3, overlap = 33.75
PHY-3002 : Step(240): len = 36815, overlap = 32
PHY-3002 : Step(241): len = 36749.8, overlap = 31
PHY-3002 : Step(242): len = 36015.3, overlap = 30
PHY-3002 : Step(243): len = 35858.6, overlap = 28.75
PHY-3002 : Step(244): len = 36129.5, overlap = 26.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000553181
PHY-3002 : Step(245): len = 37037.6, overlap = 27.25
PHY-3002 : Step(246): len = 37264.8, overlap = 27.25
PHY-3002 : Step(247): len = 37318.8, overlap = 27.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00110636
PHY-3002 : Step(248): len = 37771, overlap = 26.75
PHY-3002 : Step(249): len = 37976.4, overlap = 26.75
PHY-3002 : Step(250): len = 38024.7, overlap = 26.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.01234e-05
PHY-3002 : Step(251): len = 37172.3, overlap = 40
PHY-3002 : Step(252): len = 36606.3, overlap = 37
PHY-3002 : Step(253): len = 36331.4, overlap = 33
PHY-3002 : Step(254): len = 36284.1, overlap = 31.75
PHY-3002 : Step(255): len = 36358, overlap = 30.5
PHY-3002 : Step(256): len = 36439.6, overlap = 31
PHY-3002 : Step(257): len = 36556.9, overlap = 29.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000120247
PHY-3002 : Step(258): len = 38060.2, overlap = 26.5
PHY-3002 : Step(259): len = 38555.9, overlap = 24.75
PHY-3002 : Step(260): len = 38887.4, overlap = 23.75
PHY-3002 : Step(261): len = 39006, overlap = 24
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000240494
PHY-3002 : Step(262): len = 40228.3, overlap = 21.5
PHY-3002 : Step(263): len = 40784.5, overlap = 21.25
PHY-3002 : Step(264): len = 41111.6, overlap = 21
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.086897s wall, 0.093750s user + 0.078125s system = 0.171875s CPU (197.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00039892
PHY-3002 : Step(265): len = 45270.9, overlap = 6.75
PHY-3002 : Step(266): len = 44177.4, overlap = 7.75
PHY-3002 : Step(267): len = 43615.4, overlap = 14.25
PHY-3002 : Step(268): len = 43094.8, overlap = 16.75
PHY-3002 : Step(269): len = 42649.6, overlap = 18.5
PHY-3002 : Step(270): len = 42440.6, overlap = 17.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000791814
PHY-3002 : Step(271): len = 43168, overlap = 17.25
PHY-3002 : Step(272): len = 43294.6, overlap = 16.75
PHY-3002 : Step(273): len = 43301.4, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00158363
PHY-3002 : Step(274): len = 43581.2, overlap = 16.25
PHY-3002 : Step(275): len = 43688.6, overlap = 15
PHY-3002 : Step(276): len = 43717.3, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007386s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 46664.8, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 46680.8, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 94328, over cnt = 22(0%), over = 22, worst = 1
PHY-1002 : len = 94472, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 94544, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 94576, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 94560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033287s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (234.7%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 542 has valid locations, 17 needs to be replaced
PHY-3001 : design contains 610 instances, 551 slices, 24 macros(141 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 4595, tnet num: 1164, tinst num: 610, tnode num: 5145, tedge num: 7278.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1164 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 302 clock pins, and constraint 548 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.094234s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (132.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 48156.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.966265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(277): len = 48134, overlap = 0
PHY-3002 : Step(278): len = 48134, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003479s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.966265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(279): len = 48037.9, overlap = 3.25
PHY-3002 : Step(280): len = 48037.9, overlap = 3.25
PHY-3002 : Step(281): len = 48050.1, overlap = 3.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.966265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.61158e-05
PHY-3002 : Step(282): len = 48098.9, overlap = 3.75
PHY-3002 : Step(283): len = 48098.9, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010040s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (466.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.966265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000697175
PHY-3002 : Step(284): len = 48278.4, overlap = 1
PHY-3002 : Step(285): len = 48278.4, overlap = 1
PHY-3002 : Step(286): len = 48362.8, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005276s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 48410.1, Over = 0
PHY-3001 : Final: Len = 48410.1, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  3.691496s wall, 7.203125s user + 2.578125s system = 9.781250s CPU (265.0%)

RUN-1004 : used memory is 412 MB, reserved memory is 373 MB, peak memory is 787 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 568 to 430
PHY-1001 : Pin misalignment score is improved from 430 to 426
PHY-1001 : Pin misalignment score is improved from 426 to 426
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 612 instances
RUN-1001 : 276 mslices, 275 lslices, 45 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1166 nets
RUN-1001 : 749 nets have 2 pins
RUN-1001 : 251 nets have [3 - 5] pins
RUN-1001 : 81 nets have [6 - 10] pins
RUN-1001 : 55 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 93880, over cnt = 25(0%), over = 25, worst = 1
PHY-1002 : len = 94088, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 94152, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 93936, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 93904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.037124s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (84.2%)

PHY-1001 : End global routing;  0.109908s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (99.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18904, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.587263s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (98.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 18896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.037231s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (167.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 157560, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End Routed; 1.391766s wall, 1.875000s user + 0.125000s system = 2.000000s CPU (143.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 157280, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.020416s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (229.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 157280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 157280
PHY-1001 : End DR Iter 2; 0.012109s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (129.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.460172s wall, 3.765625s user + 0.375000s system = 4.140625s CPU (119.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.738681s wall, 4.015625s user + 0.406250s system = 4.421875s CPU (118.3%)

RUN-1004 : used memory is 423 MB, reserved memory is 387 MB, peak memory is 824 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1038   out of  19600    5.30%
#reg                  210   out of  19600    1.07%
#le                  1095
  #lut only           885   out of   1095   80.82%
  #reg only            57   out of   1095    5.21%
  #lut&reg            153   out of   1095   13.97%
#dsp                    0   out of     29    0.00%
#bram                   8   out of     64   12.50%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   33   out of    188   17.55%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000111101000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 612
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1166, pip num: 11123
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1155 valid insts, and 32172 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000111101000000000000000000" in  2.753060s wall, 13.812500s user + 0.140625s system = 13.953125s CPU (506.8%)

RUN-1004 : used memory is 438 MB, reserved memory is 405 MB, peak memory is 824 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.398598s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (99.4%)

RUN-1004 : used memory is 543 MB, reserved memory is 509 MB, peak memory is 824 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.301773s wall, 0.375000s user + 0.562500s system = 0.937500s CPU (8.3%)

RUN-1004 : used memory is 573 MB, reserved memory is 540 MB, peak memory is 824 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.875081s wall, 1.843750s user + 0.703125s system = 2.546875s CPU (18.4%)

RUN-1004 : used memory is 449 MB, reserved memory is 411 MB, peak memory is 824 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=3,CLKC0_DIV=12,CLKC1_DIV=25,CLKC2_DIV=75,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=11,CLKC1_CPHASE=24,CLKC2_CPHASE=74,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-5007 WARNING: 'lcd_xpos' should be on the sensitivity list in ../RTL/test_camera.v(145)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(173)
HDL-5007 WARNING: net 'vga_rdaddr[15]' does not have a driver in ../RTL/test_camera.v(61)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[0]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[0]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[10]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[10]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[11]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[11]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[12]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[12]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[13]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[13]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[14]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[14]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[15]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[15]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[1]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[1]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[2]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[2]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[3]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[3]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[4]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[4]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[5]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[5]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[6]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[6]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[7]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[7]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[8]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[8]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[9]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[9]" in ../RTL/test_camera.v(169)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4039/87 useful/useless nets, 3902/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 938 distributor mux.
SYN-1016 : Merged 3316 instances.
SYN-1015 : Optimize round 1, 4518 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4451/194 useful/useless nets, 4314/2139 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2220 better
SYN-1014 : Optimize round 3
SYN-1032 : 4450/0 useful/useless nets, 4313/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.002953s wall, 0.984375s user + 0.046875s system = 1.031250s CPU (102.8%)

RUN-1004 : used memory is 395 MB, reserved memory is 359 MB, peak memory is 824 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3517
  #and               1932
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                198
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ             236
#MACRO_MUX            531

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3318   |198    |262    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4995/8 useful/useless nets, 4602/0 useful/useless insts
SYN-1016 : Merged 138 instances.
SYN-2571 : Optimize after map_dsp, round 1, 138 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4857/0 useful/useless nets, 4464/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7182/0 useful/useless nets, 6789/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_camera_init/n384_pipe_b0
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3785 better
SYN-2501 : Optimize round 2
SYN-1032 : 5228/0 useful/useless nets, 4835/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7555/6 useful/useless nets, 7162/6 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1251 (3.09), #lev = 30 (4.13)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6512 instances into 740 LUTs, name keeping = 27%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1443/9 useful/useless nets, 1313/62 useful/useless insts
SYN-1015 : Optimize round 1, 74 better
SYN-1014 : Optimize round 2
SYN-1032 : 1440/0 useful/useless nets, 1310/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 195 DFF/LATCH to SEQ ...
SYN-4009 : Pack 10 carry chain into lslice
SYN-4007 : Packing 204 adder to BLE ...
SYN-4008 : Packed 204 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 726 LUT to BLE ...
SYN-4008 : Packed 726 LUT and 104 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 34 SEQ (872 nodes)...
SYN-4005 : Packed 34 SEQ with LUT/SLICE
SYN-4006 : 594 single LUT's are left
SYN-4006 : 57 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 783/982 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1008   out of  19600    5.14%
#reg                  195   out of  19600    0.99%
#le                  1065
  #lut only           870   out of   1065   81.69%
  #reg only            57   out of   1065    5.35%
  #lut&reg            138   out of   1065   12.96%
#dsp                    0   out of     29    0.00%
#bram                   8   out of     64   12.50%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1065  |1008  |195   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  4.456532s wall, 4.437500s user + 0.109375s system = 4.546875s CPU (102.0%)

RUN-1004 : used memory is 409 MB, reserved memory is 374 MB, peak memory is 824 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (20 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 13 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 9 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 597 instances
RUN-1001 : 268 mslices, 268 lslices, 45 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1151 nets
RUN-1001 : 753 nets have 2 pins
RUN-1001 : 251 nets have [3 - 5] pins
RUN-1001 : 77 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 595 instances, 536 slices, 24 macros(141 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 4475, tnet num: 1149, tinst num: 595, tnode num: 4950, tedge num: 7077.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1149 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 272 clock pins, and constraint 473 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.080739s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 328888
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.967184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(287): len = 243510, overlap = 18
PHY-3002 : Step(288): len = 199614, overlap = 18
PHY-3002 : Step(289): len = 171136, overlap = 18
PHY-3002 : Step(290): len = 151681, overlap = 18
PHY-3002 : Step(291): len = 135621, overlap = 18
PHY-3002 : Step(292): len = 122175, overlap = 20
PHY-3002 : Step(293): len = 111764, overlap = 26
PHY-3002 : Step(294): len = 101264, overlap = 36
PHY-3002 : Step(295): len = 90947, overlap = 41.75
PHY-3002 : Step(296): len = 81601.2, overlap = 42.5
PHY-3002 : Step(297): len = 73209.5, overlap = 46.75
PHY-3002 : Step(298): len = 64575.2, overlap = 54.5
PHY-3002 : Step(299): len = 57860.3, overlap = 56.25
PHY-3002 : Step(300): len = 52229.8, overlap = 58
PHY-3002 : Step(301): len = 47474.4, overlap = 58
PHY-3002 : Step(302): len = 42537.6, overlap = 60.25
PHY-3002 : Step(303): len = 39952.1, overlap = 62.75
PHY-3002 : Step(304): len = 37460.8, overlap = 62.75
PHY-3002 : Step(305): len = 35203.8, overlap = 60.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.43e-05
PHY-3002 : Step(306): len = 37347.5, overlap = 51.5
PHY-3002 : Step(307): len = 37246.8, overlap = 49
PHY-3002 : Step(308): len = 34058.4, overlap = 50.75
PHY-3002 : Step(309): len = 31909.2, overlap = 50.25
PHY-3002 : Step(310): len = 30815.7, overlap = 50
PHY-3002 : Step(311): len = 30034.9, overlap = 44.75
PHY-3002 : Step(312): len = 30467.4, overlap = 47.25
PHY-3002 : Step(313): len = 28894, overlap = 49.5
PHY-3002 : Step(314): len = 27964.4, overlap = 47.5
PHY-3002 : Step(315): len = 27406.9, overlap = 45.5
PHY-3002 : Step(316): len = 27183.5, overlap = 43.25
PHY-3002 : Step(317): len = 26849.6, overlap = 48.5
PHY-3002 : Step(318): len = 26237.5, overlap = 46.75
PHY-3002 : Step(319): len = 25096.9, overlap = 46.75
PHY-3002 : Step(320): len = 24799.2, overlap = 46.75
PHY-3002 : Step(321): len = 24590.3, overlap = 46.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.85999e-05
PHY-3002 : Step(322): len = 24510.1, overlap = 46.75
PHY-3002 : Step(323): len = 24395.9, overlap = 42.25
PHY-3002 : Step(324): len = 24051.6, overlap = 46.75
PHY-3002 : Step(325): len = 23995.2, overlap = 46.75
PHY-3002 : Step(326): len = 23915.6, overlap = 46.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.71999e-05
PHY-3002 : Step(327): len = 24103.7, overlap = 46.75
PHY-3002 : Step(328): len = 24245, overlap = 46.75
PHY-3002 : Step(329): len = 24549.3, overlap = 46.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0001944
PHY-3002 : Step(330): len = 24474.3, overlap = 46.75
PHY-3002 : Step(331): len = 24511.1, overlap = 46.75
PHY-3002 : Step(332): len = 25050.5, overlap = 48.75
PHY-3002 : Step(333): len = 25339.2, overlap = 46.25
PHY-3002 : Step(334): len = 26606.9, overlap = 45.5
PHY-3002 : Step(335): len = 27038.7, overlap = 45.25
PHY-3002 : Step(336): len = 28994.2, overlap = 48.25
PHY-3002 : Step(337): len = 28713.2, overlap = 46
PHY-3002 : Step(338): len = 29229.3, overlap = 41.75
PHY-3002 : Step(339): len = 29534.1, overlap = 30.75
PHY-3002 : Step(340): len = 29779.6, overlap = 27.75
PHY-3002 : Step(341): len = 29904.4, overlap = 24
PHY-3002 : Step(342): len = 29670.7, overlap = 22.25
PHY-3002 : Step(343): len = 29658.7, overlap = 22.25
PHY-3002 : Step(344): len = 29366.2, overlap = 22.5
PHY-3002 : Step(345): len = 29620.1, overlap = 22.5
PHY-3002 : Step(346): len = 29297.9, overlap = 22.5
PHY-3002 : Step(347): len = 29134.3, overlap = 23
PHY-3002 : Step(348): len = 28978.8, overlap = 24
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000388799
PHY-3002 : Step(349): len = 29685.2, overlap = 22.75
PHY-3002 : Step(350): len = 29778.8, overlap = 21.75
PHY-3002 : Step(351): len = 29852.6, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000777599
PHY-3002 : Step(352): len = 29969.7, overlap = 22.25
PHY-3002 : Step(353): len = 30535, overlap = 21.5
PHY-3002 : Step(354): len = 30397.4, overlap = 21.5
PHY-3002 : Step(355): len = 30373.8, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008239s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (189.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.12839e-06
PHY-3002 : Step(356): len = 28357.2, overlap = 36.75
PHY-3002 : Step(357): len = 27280.8, overlap = 39.75
PHY-3002 : Step(358): len = 26005.7, overlap = 40.5
PHY-3002 : Step(359): len = 25504.7, overlap = 41.25
PHY-3002 : Step(360): len = 25022.5, overlap = 42.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.02568e-05
PHY-3002 : Step(361): len = 24725.5, overlap = 42.75
PHY-3002 : Step(362): len = 24721.1, overlap = 43
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.05136e-05
PHY-3002 : Step(363): len = 24857.6, overlap = 43.25
PHY-3002 : Step(364): len = 24944.4, overlap = 43.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.10272e-05
PHY-3002 : Step(365): len = 26311.2, overlap = 42.5
PHY-3002 : Step(366): len = 27324.8, overlap = 43
PHY-3002 : Step(367): len = 27580.4, overlap = 43.75
PHY-3002 : Step(368): len = 29233.7, overlap = 43
PHY-3002 : Step(369): len = 30381.2, overlap = 42.75
PHY-3002 : Step(370): len = 30102, overlap = 43.25
PHY-3002 : Step(371): len = 30072, overlap = 44.5
PHY-3002 : Step(372): len = 30114.9, overlap = 44.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.20543e-05
PHY-3002 : Step(373): len = 31183.1, overlap = 44.75
PHY-3002 : Step(374): len = 32662.5, overlap = 40.5
PHY-3002 : Step(375): len = 33086.2, overlap = 40.75
PHY-3002 : Step(376): len = 32887.6, overlap = 41.25
PHY-3002 : Step(377): len = 32757.7, overlap = 41
PHY-3002 : Step(378): len = 32336.5, overlap = 42.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000164109
PHY-3002 : Step(379): len = 33604.3, overlap = 42
PHY-3002 : Step(380): len = 34402.8, overlap = 42.25
PHY-3002 : Step(381): len = 34556, overlap = 40.25
PHY-3002 : Step(382): len = 34736.9, overlap = 40.25
PHY-3002 : Step(383): len = 34881.7, overlap = 40
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000328217
PHY-3002 : Step(384): len = 36195, overlap = 38.5
PHY-3002 : Step(385): len = 37427, overlap = 37
PHY-3002 : Step(386): len = 37961.2, overlap = 35.25
PHY-3002 : Step(387): len = 37558.8, overlap = 33.25
PHY-3002 : Step(388): len = 37215.8, overlap = 32.75
PHY-3002 : Step(389): len = 37188.6, overlap = 31.75
PHY-3002 : Step(390): len = 37497.7, overlap = 30.5
PHY-3002 : Step(391): len = 37545.1, overlap = 29
PHY-3002 : Step(392): len = 37246.6, overlap = 29.25
PHY-3002 : Step(393): len = 37203.3, overlap = 28.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000633506
PHY-3002 : Step(394): len = 38157.2, overlap = 27
PHY-3002 : Step(395): len = 38323.6, overlap = 26.25
PHY-3002 : Step(396): len = 38361.6, overlap = 25.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00126701
PHY-3002 : Step(397): len = 38813.6, overlap = 25.5
PHY-3002 : Step(398): len = 38765.6, overlap = 24.25
PHY-3002 : Step(399): len = 38710.5, overlap = 24
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.53711e-05
PHY-3002 : Step(400): len = 38274.7, overlap = 38.25
PHY-3002 : Step(401): len = 37852.8, overlap = 37.25
PHY-3002 : Step(402): len = 37388.8, overlap = 37.25
PHY-3002 : Step(403): len = 37049.8, overlap = 38.25
PHY-3002 : Step(404): len = 36789.4, overlap = 36.5
PHY-3002 : Step(405): len = 36617, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000130742
PHY-3002 : Step(406): len = 38440.3, overlap = 29.75
PHY-3002 : Step(407): len = 38969.1, overlap = 28.75
PHY-3002 : Step(408): len = 39218.9, overlap = 29
PHY-3002 : Step(409): len = 39179.1, overlap = 28.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000261485
PHY-3002 : Step(410): len = 40629, overlap = 27.5
PHY-3002 : Step(411): len = 41076, overlap = 26
PHY-3002 : Step(412): len = 41219.4, overlap = 24
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.092348s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (169.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000553063
PHY-3002 : Step(413): len = 46840.2, overlap = 11.5
PHY-3002 : Step(414): len = 45984, overlap = 11.75
PHY-3002 : Step(415): len = 44971.6, overlap = 14.25
PHY-3002 : Step(416): len = 44323.9, overlap = 14
PHY-3002 : Step(417): len = 43952.9, overlap = 15.25
PHY-3002 : Step(418): len = 43741.5, overlap = 17.5
PHY-3002 : Step(419): len = 43533, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00110613
PHY-3002 : Step(420): len = 44294.7, overlap = 15.75
PHY-3002 : Step(421): len = 44351.3, overlap = 16.25
PHY-3002 : Step(422): len = 44384.3, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00213848
PHY-3002 : Step(423): len = 44736.1, overlap = 15.75
PHY-3002 : Step(424): len = 44884.8, overlap = 16
PHY-3002 : Step(425): len = 44945.3, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006977s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (224.0%)

PHY-3001 : Legalized: Len = 47065.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 47161.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 100192, over cnt = 24(0%), over = 25, worst = 2
PHY-1002 : len = 100264, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 100336, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 100320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032937s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (189.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 542 has valid locations, 17 needs to be replaced
PHY-3001 : design contains 610 instances, 551 slices, 24 macros(141 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 4595, tnet num: 1164, tinst num: 610, tnode num: 5145, tedge num: 7287.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1164 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 302 clock pins, and constraint 548 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.107283s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (116.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 48531.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.966265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(426): len = 48514.5, overlap = 0
PHY-3002 : Step(427): len = 48514.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003593s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (434.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.966265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.60751e-05
PHY-3002 : Step(428): len = 48514.2, overlap = 3.25
PHY-3002 : Step(429): len = 48514.2, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00017215
PHY-3002 : Step(430): len = 48553, overlap = 3
PHY-3002 : Step(431): len = 48553, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0003443
PHY-3002 : Step(432): len = 48560.5, overlap = 2.5
PHY-3002 : Step(433): len = 48560.5, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.966265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.14183e-05
PHY-3002 : Step(434): len = 48600, overlap = 2.75
PHY-3002 : Step(435): len = 48600, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000121602
PHY-3002 : Step(436): len = 48642.8, overlap = 2.5
PHY-3002 : Step(437): len = 48642.8, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000243204
PHY-3002 : Step(438): len = 48750.2, overlap = 2
PHY-3002 : Step(439): len = 48750.2, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017834s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (175.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.966265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000565387
PHY-3002 : Step(440): len = 48729.5, overlap = 1
PHY-3002 : Step(441): len = 48729.5, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005182s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 48863.8, Over = 0
PHY-3001 : Final: Len = 48863.8, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  4.062409s wall, 7.281250s user + 2.437500s system = 9.718750s CPU (239.2%)

RUN-1004 : used memory is 438 MB, reserved memory is 403 MB, peak memory is 824 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 585 to 441
PHY-1001 : Pin misalignment score is improved from 441 to 432
PHY-1001 : Pin misalignment score is improved from 432 to 432
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 612 instances
RUN-1001 : 276 mslices, 275 lslices, 45 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1166 nets
RUN-1001 : 749 nets have 2 pins
RUN-1001 : 251 nets have [3 - 5] pins
RUN-1001 : 81 nets have [6 - 10] pins
RUN-1001 : 53 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 100080, over cnt = 28(0%), over = 29, worst = 2
PHY-1002 : len = 100152, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 100240, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 100224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032910s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (189.9%)

PHY-1001 : End global routing;  0.108366s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (115.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.333068s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (98.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 161072, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 1.308906s wall, 1.578125s user + 0.140625s system = 1.718750s CPU (131.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 160880, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.015217s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (308.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 160784, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.012613s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (247.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 160792, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 160792
PHY-1001 : End DR Iter 3; 0.010077s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (310.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.129787s wall, 3.218750s user + 0.406250s system = 3.625000s CPU (115.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.413710s wall, 3.546875s user + 0.437500s system = 3.984375s CPU (116.7%)

RUN-1004 : used memory is 439 MB, reserved memory is 398 MB, peak memory is 841 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1038   out of  19600    5.30%
#reg                  210   out of  19600    1.07%
#le                  1095
  #lut only           885   out of   1095   80.82%
  #reg only            57   out of   1095    5.21%
  #lut&reg            153   out of   1095   13.97%
#dsp                    0   out of     29    0.00%
#bram                   8   out of     64   12.50%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000111101000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 612
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1166, pip num: 11278
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 952 valid insts, and 32498 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000111101000000000000000000" in  2.712175s wall, 11.687500s user + 0.203125s system = 11.890625s CPU (438.4%)

RUN-1004 : used memory is 454 MB, reserved memory is 419 MB, peak memory is 841 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.392073s wall, 1.390625s user + 0.031250s system = 1.421875s CPU (102.1%)

RUN-1004 : used memory is 564 MB, reserved memory is 528 MB, peak memory is 841 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.328982s wall, 0.343750s user + 0.671875s system = 1.015625s CPU (9.0%)

RUN-1004 : used memory is 593 MB, reserved memory is 559 MB, peak memory is 841 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.898145s wall, 1.843750s user + 0.750000s system = 2.593750s CPU (18.7%)

RUN-1004 : used memory is 477 MB, reserved memory is 438 MB, peak memory is 841 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=4,CLKC1_DIV=36,CLKC2_DIV=108,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=3,CLKC1_CPHASE=35,CLKC2_CPHASE=107,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-5007 WARNING: 'lcd_xpos' should be on the sensitivity list in ../RTL/test_camera.v(145)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(173)
HDL-5007 WARNING: net 'vga_rdaddr[15]' does not have a driver in ../RTL/test_camera.v(61)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[0]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[0]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[10]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[10]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[11]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[11]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[12]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[12]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[13]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[13]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[14]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[14]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[15]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[15]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[1]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[1]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[2]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[2]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[3]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[3]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[4]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[4]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[5]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[5]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[6]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[6]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[7]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[7]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[8]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[8]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[9]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[9]" in ../RTL/test_camera.v(169)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4039/87 useful/useless nets, 3902/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 938 distributor mux.
SYN-1016 : Merged 3316 instances.
SYN-1015 : Optimize round 1, 4518 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4451/194 useful/useless nets, 4314/2139 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2220 better
SYN-1014 : Optimize round 3
SYN-1032 : 4450/0 useful/useless nets, 4313/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.008884s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (99.1%)

RUN-1004 : used memory is 426 MB, reserved memory is 388 MB, peak memory is 841 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3517
  #and               1932
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                198
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ             236
#MACRO_MUX            531

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3318   |198    |262    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4995/8 useful/useless nets, 4602/0 useful/useless insts
SYN-1016 : Merged 138 instances.
SYN-2571 : Optimize after map_dsp, round 1, 138 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4857/0 useful/useless nets, 4464/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7182/0 useful/useless nets, 6789/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_camera_init/n384_pipe_b0
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3785 better
SYN-2501 : Optimize round 2
SYN-1032 : 5228/0 useful/useless nets, 4835/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7555/6 useful/useless nets, 7162/6 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1251 (3.09), #lev = 30 (4.13)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6512 instances into 740 LUTs, name keeping = 27%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1443/9 useful/useless nets, 1313/62 useful/useless insts
SYN-1015 : Optimize round 1, 74 better
SYN-1014 : Optimize round 2
SYN-1032 : 1440/0 useful/useless nets, 1310/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 195 DFF/LATCH to SEQ ...
SYN-4009 : Pack 10 carry chain into lslice
SYN-4007 : Packing 204 adder to BLE ...
SYN-4008 : Packed 204 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 726 LUT to BLE ...
SYN-4008 : Packed 726 LUT and 104 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 34 SEQ (872 nodes)...
SYN-4005 : Packed 34 SEQ with LUT/SLICE
SYN-4006 : 594 single LUT's are left
SYN-4006 : 57 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 783/982 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1008   out of  19600    5.14%
#reg                  195   out of  19600    0.99%
#le                  1065
  #lut only           870   out of   1065   81.69%
  #reg only            57   out of   1065    5.35%
  #lut&reg            138   out of   1065   12.96%
#dsp                    0   out of     29    0.00%
#bram                   8   out of     64   12.50%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1065  |1008  |195   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  4.628479s wall, 4.687500s user + 0.109375s system = 4.796875s CPU (103.6%)

RUN-1004 : used memory is 440 MB, reserved memory is 404 MB, peak memory is 841 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (20 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 13 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 9 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 597 instances
RUN-1001 : 268 mslices, 268 lslices, 45 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1151 nets
RUN-1001 : 753 nets have 2 pins
RUN-1001 : 251 nets have [3 - 5] pins
RUN-1001 : 77 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 595 instances, 536 slices, 24 macros(141 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 4475, tnet num: 1149, tinst num: 595, tnode num: 4950, tedge num: 7077.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1149 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 272 clock pins, and constraint 473 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.083576s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (93.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 328888
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.967184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(442): len = 243510, overlap = 18
PHY-3002 : Step(443): len = 199614, overlap = 18
PHY-3002 : Step(444): len = 171136, overlap = 18
PHY-3002 : Step(445): len = 151681, overlap = 18
PHY-3002 : Step(446): len = 135621, overlap = 18
PHY-3002 : Step(447): len = 122175, overlap = 20
PHY-3002 : Step(448): len = 111764, overlap = 26
PHY-3002 : Step(449): len = 101264, overlap = 36
PHY-3002 : Step(450): len = 90947, overlap = 41.75
PHY-3002 : Step(451): len = 81601.2, overlap = 42.5
PHY-3002 : Step(452): len = 73209.5, overlap = 46.75
PHY-3002 : Step(453): len = 64575.2, overlap = 54.5
PHY-3002 : Step(454): len = 57860.3, overlap = 56.25
PHY-3002 : Step(455): len = 52229.8, overlap = 58
PHY-3002 : Step(456): len = 47474.4, overlap = 58
PHY-3002 : Step(457): len = 42537.6, overlap = 60.25
PHY-3002 : Step(458): len = 39952.1, overlap = 62.75
PHY-3002 : Step(459): len = 37460.8, overlap = 62.75
PHY-3002 : Step(460): len = 35203.8, overlap = 60.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.43e-05
PHY-3002 : Step(461): len = 37347.5, overlap = 51.5
PHY-3002 : Step(462): len = 37246.8, overlap = 49
PHY-3002 : Step(463): len = 34058.4, overlap = 50.75
PHY-3002 : Step(464): len = 31909.2, overlap = 50.25
PHY-3002 : Step(465): len = 30815.7, overlap = 50
PHY-3002 : Step(466): len = 30034.9, overlap = 44.75
PHY-3002 : Step(467): len = 30467.4, overlap = 47.25
PHY-3002 : Step(468): len = 28894, overlap = 49.5
PHY-3002 : Step(469): len = 27964.4, overlap = 47.5
PHY-3002 : Step(470): len = 27406.9, overlap = 45.5
PHY-3002 : Step(471): len = 27183.5, overlap = 43.25
PHY-3002 : Step(472): len = 26849.6, overlap = 48.5
PHY-3002 : Step(473): len = 26237.5, overlap = 46.75
PHY-3002 : Step(474): len = 25096.9, overlap = 46.75
PHY-3002 : Step(475): len = 24799.2, overlap = 46.75
PHY-3002 : Step(476): len = 24590.3, overlap = 46.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.85999e-05
PHY-3002 : Step(477): len = 24510.1, overlap = 46.75
PHY-3002 : Step(478): len = 24395.9, overlap = 42.25
PHY-3002 : Step(479): len = 24051.6, overlap = 46.75
PHY-3002 : Step(480): len = 23995.2, overlap = 46.75
PHY-3002 : Step(481): len = 23915.6, overlap = 46.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.71999e-05
PHY-3002 : Step(482): len = 24103.7, overlap = 46.75
PHY-3002 : Step(483): len = 24245, overlap = 46.75
PHY-3002 : Step(484): len = 24549.3, overlap = 46.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0001944
PHY-3002 : Step(485): len = 24474.3, overlap = 46.75
PHY-3002 : Step(486): len = 24511.1, overlap = 46.75
PHY-3002 : Step(487): len = 25050.5, overlap = 48.75
PHY-3002 : Step(488): len = 25339.2, overlap = 46.25
PHY-3002 : Step(489): len = 26606.9, overlap = 45.5
PHY-3002 : Step(490): len = 27038.7, overlap = 45.25
PHY-3002 : Step(491): len = 28994.2, overlap = 48.25
PHY-3002 : Step(492): len = 28713.2, overlap = 46
PHY-3002 : Step(493): len = 29229.3, overlap = 41.75
PHY-3002 : Step(494): len = 29534.1, overlap = 30.75
PHY-3002 : Step(495): len = 29779.6, overlap = 27.75
PHY-3002 : Step(496): len = 29904.4, overlap = 24
PHY-3002 : Step(497): len = 29670.7, overlap = 22.25
PHY-3002 : Step(498): len = 29658.7, overlap = 22.25
PHY-3002 : Step(499): len = 29366.2, overlap = 22.5
PHY-3002 : Step(500): len = 29620.1, overlap = 22.5
PHY-3002 : Step(501): len = 29297.9, overlap = 22.5
PHY-3002 : Step(502): len = 29134.3, overlap = 23
PHY-3002 : Step(503): len = 28978.8, overlap = 24
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000388799
PHY-3002 : Step(504): len = 29685.2, overlap = 22.75
PHY-3002 : Step(505): len = 29778.8, overlap = 21.75
PHY-3002 : Step(506): len = 29852.6, overlap = 22.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000777599
PHY-3002 : Step(507): len = 29969.7, overlap = 22.25
PHY-3002 : Step(508): len = 30535, overlap = 21.5
PHY-3002 : Step(509): len = 30397.4, overlap = 21.5
PHY-3002 : Step(510): len = 30373.8, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008374s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.12839e-06
PHY-3002 : Step(511): len = 28357.2, overlap = 36.75
PHY-3002 : Step(512): len = 27280.8, overlap = 39.75
PHY-3002 : Step(513): len = 26005.7, overlap = 40.5
PHY-3002 : Step(514): len = 25504.7, overlap = 41.25
PHY-3002 : Step(515): len = 25022.5, overlap = 42.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.02568e-05
PHY-3002 : Step(516): len = 24725.5, overlap = 42.75
PHY-3002 : Step(517): len = 24721.1, overlap = 43
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.05136e-05
PHY-3002 : Step(518): len = 24857.6, overlap = 43.25
PHY-3002 : Step(519): len = 24944.4, overlap = 43.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.10272e-05
PHY-3002 : Step(520): len = 26311.2, overlap = 42.5
PHY-3002 : Step(521): len = 27324.8, overlap = 43
PHY-3002 : Step(522): len = 27580.4, overlap = 43.75
PHY-3002 : Step(523): len = 29233.7, overlap = 43
PHY-3002 : Step(524): len = 30381.2, overlap = 42.75
PHY-3002 : Step(525): len = 30102, overlap = 43.25
PHY-3002 : Step(526): len = 30072, overlap = 44.5
PHY-3002 : Step(527): len = 30114.9, overlap = 44.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.20543e-05
PHY-3002 : Step(528): len = 31183.1, overlap = 44.75
PHY-3002 : Step(529): len = 32662.5, overlap = 40.5
PHY-3002 : Step(530): len = 33086.2, overlap = 40.75
PHY-3002 : Step(531): len = 32887.6, overlap = 41.25
PHY-3002 : Step(532): len = 32757.7, overlap = 41
PHY-3002 : Step(533): len = 32336.5, overlap = 42.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000164109
PHY-3002 : Step(534): len = 33604.3, overlap = 42
PHY-3002 : Step(535): len = 34402.8, overlap = 42.25
PHY-3002 : Step(536): len = 34556, overlap = 40.25
PHY-3002 : Step(537): len = 34736.9, overlap = 40.25
PHY-3002 : Step(538): len = 34881.7, overlap = 40
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000328217
PHY-3002 : Step(539): len = 36195, overlap = 38.5
PHY-3002 : Step(540): len = 37427, overlap = 37
PHY-3002 : Step(541): len = 37961.2, overlap = 35.25
PHY-3002 : Step(542): len = 37558.8, overlap = 33.25
PHY-3002 : Step(543): len = 37215.8, overlap = 32.75
PHY-3002 : Step(544): len = 37188.6, overlap = 31.75
PHY-3002 : Step(545): len = 37497.7, overlap = 30.5
PHY-3002 : Step(546): len = 37545.1, overlap = 29
PHY-3002 : Step(547): len = 37246.6, overlap = 29.25
PHY-3002 : Step(548): len = 37203.3, overlap = 28.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000633506
PHY-3002 : Step(549): len = 38157.2, overlap = 27
PHY-3002 : Step(550): len = 38323.6, overlap = 26.25
PHY-3002 : Step(551): len = 38361.6, overlap = 25.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00126701
PHY-3002 : Step(552): len = 38813.6, overlap = 25.5
PHY-3002 : Step(553): len = 38765.6, overlap = 24.25
PHY-3002 : Step(554): len = 38710.5, overlap = 24
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.53711e-05
PHY-3002 : Step(555): len = 38274.7, overlap = 38.25
PHY-3002 : Step(556): len = 37852.8, overlap = 37.25
PHY-3002 : Step(557): len = 37388.8, overlap = 37.25
PHY-3002 : Step(558): len = 37049.8, overlap = 38.25
PHY-3002 : Step(559): len = 36789.4, overlap = 36.5
PHY-3002 : Step(560): len = 36617, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000130742
PHY-3002 : Step(561): len = 38440.3, overlap = 29.75
PHY-3002 : Step(562): len = 38969.1, overlap = 28.75
PHY-3002 : Step(563): len = 39218.9, overlap = 29
PHY-3002 : Step(564): len = 39179.1, overlap = 28.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000261485
PHY-3002 : Step(565): len = 40629, overlap = 27.5
PHY-3002 : Step(566): len = 41076, overlap = 26
PHY-3002 : Step(567): len = 41219.4, overlap = 24
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.089548s wall, 0.093750s user + 0.078125s system = 0.171875s CPU (191.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000553063
PHY-3002 : Step(568): len = 46840.2, overlap = 11.5
PHY-3002 : Step(569): len = 45984, overlap = 11.75
PHY-3002 : Step(570): len = 44971.6, overlap = 14.25
PHY-3002 : Step(571): len = 44323.9, overlap = 14
PHY-3002 : Step(572): len = 43952.9, overlap = 15.25
PHY-3002 : Step(573): len = 43741.5, overlap = 17.5
PHY-3002 : Step(574): len = 43533, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00110613
PHY-3002 : Step(575): len = 44294.7, overlap = 15.75
PHY-3002 : Step(576): len = 44351.3, overlap = 16.25
PHY-3002 : Step(577): len = 44384.3, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00213848
PHY-3002 : Step(578): len = 44736.1, overlap = 15.75
PHY-3002 : Step(579): len = 44884.8, overlap = 16
PHY-3002 : Step(580): len = 44945.3, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006798s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 47065.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 47161.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 100192, over cnt = 24(0%), over = 25, worst = 2
PHY-1002 : len = 100264, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 100336, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 100320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032192s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (145.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 542 has valid locations, 17 needs to be replaced
PHY-3001 : design contains 610 instances, 551 slices, 24 macros(141 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 4595, tnet num: 1164, tinst num: 610, tnode num: 5145, tedge num: 7287.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1164 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 302 clock pins, and constraint 548 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.095223s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (114.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 48531.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.966265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(581): len = 48514.5, overlap = 0
PHY-3002 : Step(582): len = 48514.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003442s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.966265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.60751e-05
PHY-3002 : Step(583): len = 48514.2, overlap = 3.25
PHY-3002 : Step(584): len = 48514.2, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00017215
PHY-3002 : Step(585): len = 48553, overlap = 3
PHY-3002 : Step(586): len = 48553, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0003443
PHY-3002 : Step(587): len = 48560.5, overlap = 2.5
PHY-3002 : Step(588): len = 48560.5, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.966265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.14183e-05
PHY-3002 : Step(589): len = 48600, overlap = 2.75
PHY-3002 : Step(590): len = 48600, overlap = 2.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000121602
PHY-3002 : Step(591): len = 48642.8, overlap = 2.5
PHY-3002 : Step(592): len = 48642.8, overlap = 2.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000243204
PHY-3002 : Step(593): len = 48750.2, overlap = 2
PHY-3002 : Step(594): len = 48750.2, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015180s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.966265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000565387
PHY-3002 : Step(595): len = 48729.5, overlap = 1
PHY-3002 : Step(596): len = 48729.5, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005297s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 48863.8, Over = 0
PHY-3001 : Final: Len = 48863.8, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  4.033105s wall, 7.609375s user + 2.359375s system = 9.968750s CPU (247.2%)

RUN-1004 : used memory is 461 MB, reserved memory is 426 MB, peak memory is 841 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 585 to 441
PHY-1001 : Pin misalignment score is improved from 441 to 432
PHY-1001 : Pin misalignment score is improved from 432 to 432
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 612 instances
RUN-1001 : 276 mslices, 275 lslices, 45 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1166 nets
RUN-1001 : 749 nets have 2 pins
RUN-1001 : 251 nets have [3 - 5] pins
RUN-1001 : 81 nets have [6 - 10] pins
RUN-1001 : 53 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 100080, over cnt = 28(0%), over = 29, worst = 2
PHY-1002 : len = 100152, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 100240, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 100224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033698s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.7%)

PHY-1001 : End global routing;  0.113895s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (123.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.333904s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (107.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 161072, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End Routed; 1.270628s wall, 1.593750s user + 0.203125s system = 1.796875s CPU (141.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 160880, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.016418s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 160784, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.011764s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (132.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 160792, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 160792
PHY-1001 : End DR Iter 3; 0.010950s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (142.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.060814s wall, 3.187500s user + 0.437500s system = 3.625000s CPU (118.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.354073s wall, 3.515625s user + 0.437500s system = 3.953125s CPU (117.9%)

RUN-1004 : used memory is 466 MB, reserved memory is 431 MB, peak memory is 865 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1038   out of  19600    5.30%
#reg                  210   out of  19600    1.07%
#le                  1095
  #lut only           885   out of   1095   80.82%
  #reg only            57   out of   1095    5.21%
  #lut&reg            153   out of   1095   13.97%
#dsp                    0   out of     29    0.00%
#bram                   8   out of     64   12.50%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000111101000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 612
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1166, pip num: 11278
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 952 valid insts, and 32502 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000111101000000000000000000" in  2.528930s wall, 10.937500s user + 0.031250s system = 10.968750s CPU (433.7%)

RUN-1004 : used memory is 476 MB, reserved memory is 439 MB, peak memory is 865 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.399128s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (99.4%)

RUN-1004 : used memory is 580 MB, reserved memory is 547 MB, peak memory is 865 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.279908s wall, 0.343750s user + 0.796875s system = 1.140625s CPU (10.1%)

RUN-1004 : used memory is 610 MB, reserved memory is 578 MB, peak memory is 865 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.850415s wall, 1.843750s user + 0.875000s system = 2.718750s CPU (19.6%)

RUN-1004 : used memory is 501 MB, reserved memory is 463 MB, peak memory is 865 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=3,CLKC0_DIV=12,CLKC1_DIV=25,CLKC2_DIV=75,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=11,CLKC1_CPHASE=24,CLKC2_CPHASE=74,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-5007 WARNING: 'lcd_xpos' should be on the sensitivity list in ../RTL/test_camera.v(145)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(173)
HDL-5007 WARNING: net 'vga_rdaddr[15]' does not have a driver in ../RTL/test_camera.v(61)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[0]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[0]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[10]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[10]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[11]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[11]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[12]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[12]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[13]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[13]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[14]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[14]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[15]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[15]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[1]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[1]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[2]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[2]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[3]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[3]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[4]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[4]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[5]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[5]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[6]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[6]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[7]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[7]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[8]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[8]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[9]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[9]" in ../RTL/test_camera.v(169)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4039/87 useful/useless nets, 3902/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 938 distributor mux.
SYN-1016 : Merged 3316 instances.
SYN-1015 : Optimize round 1, 4518 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4451/194 useful/useless nets, 4314/2139 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2220 better
SYN-1014 : Optimize round 3
SYN-1032 : 4450/0 useful/useless nets, 4313/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.011391s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (98.9%)

RUN-1004 : used memory is 474 MB, reserved memory is 445 MB, peak memory is 865 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3517
  #and               1932
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                198
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ             236
#MACRO_MUX            531

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3318   |198    |262    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4995/8 useful/useless nets, 4602/0 useful/useless insts
SYN-1016 : Merged 138 instances.
SYN-2571 : Optimize after map_dsp, round 1, 138 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4857/0 useful/useless nets, 4464/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7180/0 useful/useless nets, 6787/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_camera_init/n384_pipe_b0
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3785 better
SYN-2501 : Optimize round 2
SYN-1032 : 5226/0 useful/useless nets, 4833/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7553/6 useful/useless nets, 7160/6 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1251 (3.09), #lev = 30 (4.13)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6510 instances into 740 LUTs, name keeping = 28%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1443/9 useful/useless nets, 1313/62 useful/useless insts
SYN-1015 : Optimize round 1, 74 better
SYN-1014 : Optimize round 2
SYN-1032 : 1440/0 useful/useless nets, 1310/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 195 DFF/LATCH to SEQ ...
SYN-4009 : Pack 10 carry chain into lslice
SYN-4007 : Packing 204 adder to BLE ...
SYN-4008 : Packed 204 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 726 LUT to BLE ...
SYN-4008 : Packed 726 LUT and 104 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 34 SEQ (872 nodes)...
SYN-4005 : Packed 34 SEQ with LUT/SLICE
SYN-4006 : 594 single LUT's are left
SYN-4006 : 57 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 783/982 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1008   out of  19600    5.14%
#reg                  195   out of  19600    0.99%
#le                  1065
  #lut only           870   out of   1065   81.69%
  #reg only            57   out of   1065    5.35%
  #lut&reg            138   out of   1065   12.96%
#dsp                    0   out of     29    0.00%
#bram                   8   out of     64   12.50%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1065  |1008  |195   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  4.567419s wall, 4.578125s user + 0.109375s system = 4.687500s CPU (102.6%)

RUN-1004 : used memory is 484 MB, reserved memory is 454 MB, peak memory is 865 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (20 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 9 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 597 instances
RUN-1001 : 268 mslices, 268 lslices, 45 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1150 nets
RUN-1001 : 744 nets have 2 pins
RUN-1001 : 258 nets have [3 - 5] pins
RUN-1001 : 81 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 595 instances, 536 slices, 24 macros(141 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 4477, tnet num: 1148, tinst num: 595, tnode num: 4950, tedge num: 7079.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 272 clock pins, and constraint 471 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.079340s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (177.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 320282
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.967184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(597): len = 237631, overlap = 18
PHY-3002 : Step(598): len = 194991, overlap = 18
PHY-3002 : Step(599): len = 168897, overlap = 18
PHY-3002 : Step(600): len = 149853, overlap = 18
PHY-3002 : Step(601): len = 133990, overlap = 18
PHY-3002 : Step(602): len = 119305, overlap = 20
PHY-3002 : Step(603): len = 107707, overlap = 24.25
PHY-3002 : Step(604): len = 96530.3, overlap = 30.5
PHY-3002 : Step(605): len = 85419.6, overlap = 34
PHY-3002 : Step(606): len = 76240.7, overlap = 38.75
PHY-3002 : Step(607): len = 68142, overlap = 37.5
PHY-3002 : Step(608): len = 59891.2, overlap = 52.25
PHY-3002 : Step(609): len = 53321, overlap = 54.5
PHY-3002 : Step(610): len = 49674.3, overlap = 52
PHY-3002 : Step(611): len = 43044.5, overlap = 51.75
PHY-3002 : Step(612): len = 39699.1, overlap = 50
PHY-3002 : Step(613): len = 36540.3, overlap = 56
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.52048e-05
PHY-3002 : Step(614): len = 36537.5, overlap = 48
PHY-3002 : Step(615): len = 36915.4, overlap = 42.75
PHY-3002 : Step(616): len = 35784, overlap = 49.5
PHY-3002 : Step(617): len = 35018.1, overlap = 53.75
PHY-3002 : Step(618): len = 35603.6, overlap = 51
PHY-3002 : Step(619): len = 33665.6, overlap = 44
PHY-3002 : Step(620): len = 32544.9, overlap = 50.25
PHY-3002 : Step(621): len = 31582.1, overlap = 49
PHY-3002 : Step(622): len = 30389.8, overlap = 46.5
PHY-3002 : Step(623): len = 29319.5, overlap = 44.5
PHY-3002 : Step(624): len = 29033.9, overlap = 44.75
PHY-3002 : Step(625): len = 27417.7, overlap = 43.75
PHY-3002 : Step(626): len = 26744.3, overlap = 43.75
PHY-3002 : Step(627): len = 26576.5, overlap = 45.75
PHY-3002 : Step(628): len = 25721, overlap = 46
PHY-3002 : Step(629): len = 25371, overlap = 43.5
PHY-3002 : Step(630): len = 25085.4, overlap = 46
PHY-3002 : Step(631): len = 24750.5, overlap = 46.25
PHY-3002 : Step(632): len = 24144.6, overlap = 46
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.04096e-05
PHY-3002 : Step(633): len = 24259.4, overlap = 46
PHY-3002 : Step(634): len = 24260.3, overlap = 46
PHY-3002 : Step(635): len = 24482, overlap = 46
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000100819
PHY-3002 : Step(636): len = 24158.4, overlap = 46
PHY-3002 : Step(637): len = 24135.4, overlap = 46
PHY-3002 : Step(638): len = 25092.1, overlap = 45.75
PHY-3002 : Step(639): len = 25120.7, overlap = 45.75
PHY-3002 : Step(640): len = 25236, overlap = 45.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000201638
PHY-3002 : Step(641): len = 26103.1, overlap = 45.25
PHY-3002 : Step(642): len = 26828.6, overlap = 45
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000403277
PHY-3002 : Step(643): len = 26871.3, overlap = 44.25
PHY-3002 : Step(644): len = 27433, overlap = 42.75
PHY-3002 : Step(645): len = 30106.1, overlap = 38.25
PHY-3002 : Step(646): len = 30173.2, overlap = 36
PHY-3002 : Step(647): len = 30294.5, overlap = 32.25
PHY-3002 : Step(648): len = 30977.7, overlap = 28.75
PHY-3002 : Step(649): len = 30328.3, overlap = 28.75
PHY-3002 : Step(650): len = 30177.5, overlap = 28.5
PHY-3002 : Step(651): len = 29786, overlap = 29.75
PHY-3002 : Step(652): len = 29427.3, overlap = 30
PHY-3002 : Step(653): len = 29166.4, overlap = 29.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000806554
PHY-3002 : Step(654): len = 29235.8, overlap = 29.25
PHY-3002 : Step(655): len = 29546.2, overlap = 30.5
PHY-3002 : Step(656): len = 29408, overlap = 30.75
PHY-3002 : Step(657): len = 29343.1, overlap = 30.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00161311
PHY-3002 : Step(658): len = 29338.8, overlap = 30.75
PHY-3002 : Step(659): len = 29497.7, overlap = 30.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006861s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (227.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.31e-06
PHY-3002 : Step(660): len = 27424, overlap = 37.25
PHY-3002 : Step(661): len = 26863.5, overlap = 37.5
PHY-3002 : Step(662): len = 25786.9, overlap = 44.5
PHY-3002 : Step(663): len = 25532.1, overlap = 47.75
PHY-3002 : Step(664): len = 25141.1, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.62001e-06
PHY-3002 : Step(665): len = 24762.4, overlap = 49
PHY-3002 : Step(666): len = 24787.2, overlap = 49.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.724e-05
PHY-3002 : Step(667): len = 24753.6, overlap = 50.5
PHY-3002 : Step(668): len = 24858, overlap = 50.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.448e-05
PHY-3002 : Step(669): len = 25596.7, overlap = 48.5
PHY-3002 : Step(670): len = 25940.9, overlap = 47
PHY-3002 : Step(671): len = 25982.1, overlap = 46.25
PHY-3002 : Step(672): len = 26661.7, overlap = 45.5
PHY-3002 : Step(673): len = 27213.6, overlap = 46
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.89601e-05
PHY-3002 : Step(674): len = 27369.4, overlap = 45.75
PHY-3002 : Step(675): len = 27539.5, overlap = 45.5
PHY-3002 : Step(676): len = 28483.2, overlap = 43.5
PHY-3002 : Step(677): len = 29387, overlap = 40
PHY-3002 : Step(678): len = 29697.4, overlap = 38.5
PHY-3002 : Step(679): len = 30163.8, overlap = 36
PHY-3002 : Step(680): len = 30349.4, overlap = 36
PHY-3002 : Step(681): len = 30069.1, overlap = 37
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00013792
PHY-3002 : Step(682): len = 31266.6, overlap = 35.75
PHY-3002 : Step(683): len = 32042.4, overlap = 35.5
PHY-3002 : Step(684): len = 32173.9, overlap = 35
PHY-3002 : Step(685): len = 32728.7, overlap = 35
PHY-3002 : Step(686): len = 33194.6, overlap = 34.75
PHY-3002 : Step(687): len = 32916, overlap = 34.5
PHY-3002 : Step(688): len = 32900.8, overlap = 34
PHY-3002 : Step(689): len = 32651.8, overlap = 33.5
PHY-3002 : Step(690): len = 32572.2, overlap = 33.25
PHY-3002 : Step(691): len = 32470.1, overlap = 30.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00027584
PHY-3002 : Step(692): len = 33897.3, overlap = 28.75
PHY-3002 : Step(693): len = 34086.4, overlap = 27.5
PHY-3002 : Step(694): len = 34149.6, overlap = 24.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000551681
PHY-3002 : Step(695): len = 34699.1, overlap = 24
PHY-3002 : Step(696): len = 34864.7, overlap = 22.25
PHY-3002 : Step(697): len = 34877.5, overlap = 22.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.34019e-05
PHY-3002 : Step(698): len = 34704.9, overlap = 44.75
PHY-3002 : Step(699): len = 35574.9, overlap = 39.75
PHY-3002 : Step(700): len = 36139.8, overlap = 39
PHY-3002 : Step(701): len = 36411, overlap = 37
PHY-3002 : Step(702): len = 36347.3, overlap = 37
PHY-3002 : Step(703): len = 36072.5, overlap = 38.25
PHY-3002 : Step(704): len = 35722.9, overlap = 40.5
PHY-3002 : Step(705): len = 35515.4, overlap = 39.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000106804
PHY-3002 : Step(706): len = 37115.9, overlap = 34.75
PHY-3002 : Step(707): len = 37361.2, overlap = 32
PHY-3002 : Step(708): len = 37491, overlap = 32
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000213608
PHY-3002 : Step(709): len = 38877.3, overlap = 27
PHY-3002 : Step(710): len = 39552, overlap = 22.75
PHY-3002 : Step(711): len = 39908.8, overlap = 21.75
PHY-3002 : Step(712): len = 39862, overlap = 20.75
PHY-3002 : Step(713): len = 39748, overlap = 21.75
PHY-3002 : Step(714): len = 39737.9, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.092025s wall, 0.109375s user + 0.078125s system = 0.187500s CPU (203.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967184
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000522128
PHY-3002 : Step(715): len = 45423.7, overlap = 7.25
PHY-3002 : Step(716): len = 44373.4, overlap = 9.75
PHY-3002 : Step(717): len = 43814.1, overlap = 12
PHY-3002 : Step(718): len = 42654.2, overlap = 14.75
PHY-3002 : Step(719): len = 42158.7, overlap = 16.25
PHY-3002 : Step(720): len = 41881.5, overlap = 18.25
PHY-3002 : Step(721): len = 41715.1, overlap = 18.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00104426
PHY-3002 : Step(722): len = 42218.4, overlap = 18.25
PHY-3002 : Step(723): len = 42356.7, overlap = 19.25
PHY-3002 : Step(724): len = 42356.7, overlap = 19.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00208851
PHY-3002 : Step(725): len = 42614.7, overlap = 19.5
PHY-3002 : Step(726): len = 42704.6, overlap = 19
PHY-3002 : Step(727): len = 42778.9, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007202s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (217.0%)

PHY-3001 : Legalized: Len = 45249, Over = 0
PHY-3001 : Final: Len = 45249, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 90384, over cnt = 30(0%), over = 34, worst = 2
PHY-1002 : len = 90408, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 90176, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 88448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030096s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (311.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 542 has valid locations, 18 needs to be replaced
PHY-3001 : design contains 611 instances, 552 slices, 24 macros(141 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 4605, tnet num: 1164, tinst num: 611, tnode num: 5158, tedge num: 7303.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1164 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 304 clock pins, and constraint 551 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.091766s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (119.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 46668.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.966204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(728): len = 46664.1, overlap = 0
PHY-3002 : Step(729): len = 46664.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003535s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (442.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.966204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(730): len = 46559.2, overlap = 1.5
PHY-3002 : Step(731): len = 46559.2, overlap = 1.5
PHY-3002 : Step(732): len = 46563.8, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000577247
PHY-3002 : Step(733): len = 46544.7, overlap = 1.5
PHY-3002 : Step(734): len = 46544.7, overlap = 1.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.966204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.0347e-05
PHY-3002 : Step(735): len = 46573.9, overlap = 3
PHY-3002 : Step(736): len = 46573.9, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011121s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (421.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.966204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000192919
PHY-3002 : Step(737): len = 46775.2, overlap = 2
PHY-3002 : Step(738): len = 46775.2, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005574s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 46890.5, Over = 0
PHY-3001 : Final: Len = 46890.5, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  3.688738s wall, 6.343750s user + 2.375000s system = 8.718750s CPU (236.4%)

RUN-1004 : used memory is 494 MB, reserved memory is 465 MB, peak memory is 865 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 583 to 420
PHY-1001 : Pin misalignment score is improved from 420 to 410
PHY-1001 : Pin misalignment score is improved from 410 to 407
PHY-1001 : Pin misalignment score is improved from 407 to 407
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 613 instances
RUN-1001 : 276 mslices, 276 lslices, 45 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1166 nets
RUN-1001 : 740 nets have 2 pins
RUN-1001 : 258 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 88736, over cnt = 39(0%), over = 41, worst = 2
PHY-1002 : len = 88784, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 88720, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 87968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030988s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (151.3%)

PHY-1001 : End global routing;  0.108411s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (129.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.361561s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (99.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 148280, over cnt = 40(0%), over = 40, worst = 1
PHY-1001 : End Routed; 1.169199s wall, 1.703125s user + 0.109375s system = 1.812500s CPU (155.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 145224, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.150111s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (104.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 145072, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 145072
PHY-1001 : End DR Iter 2; 0.015769s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.077325s wall, 3.437500s user + 0.281250s system = 3.718750s CPU (120.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.391295s wall, 3.796875s user + 0.296875s system = 4.093750s CPU (120.7%)

RUN-1004 : used memory is 477 MB, reserved memory is 439 MB, peak memory is 888 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1040   out of  19600    5.31%
#reg                  211   out of  19600    1.08%
#le                  1097
  #lut only           886   out of   1097   80.77%
  #reg only            57   out of   1097    5.20%
  #lut&reg            154   out of   1097   14.04%
#dsp                    0   out of     29    0.00%
#bram                   8   out of     64   12.50%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000111101000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 613
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1166, pip num: 10844
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 924 valid insts, and 31831 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000111101000000000000000000" in  2.724665s wall, 10.890625s user + 0.156250s system = 11.046875s CPU (405.4%)

RUN-1004 : used memory is 496 MB, reserved memory is 460 MB, peak memory is 888 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.405237s wall, 1.390625s user + 0.046875s system = 1.437500s CPU (102.3%)

RUN-1004 : used memory is 603 MB, reserved memory is 572 MB, peak memory is 888 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
PRG-9500 ERROR: USB Error: read data failed

RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  10.906785s wall, 0.312500s user + 0.421875s system = 0.734375s CPU (6.7%)

RUN-1004 : used memory is 616 MB, reserved memory is 587 MB, peak memory is 888 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.733266s wall, 1.734375s user + 0.484375s system = 2.218750s CPU (17.4%)

RUN-1004 : used memory is 616 MB, reserved memory is 587 MB, peak memory is 888 MB
GUI-8702 ERROR: Download failed!
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.434615s wall, 1.390625s user + 0.046875s system = 1.437500s CPU (100.2%)

RUN-1004 : used memory is 601 MB, reserved memory is 570 MB, peak memory is 888 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.322917s wall, 0.250000s user + 0.671875s system = 0.921875s CPU (8.1%)

RUN-1004 : used memory is 630 MB, reserved memory is 601 MB, peak memory is 888 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.924736s wall, 1.781250s user + 0.796875s system = 2.578125s CPU (18.5%)

RUN-1004 : used memory is 521 MB, reserved memory is 484 MB, peak memory is 888 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\9_Cam_DVP\cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../9_Cam_DVP/cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../9_Cam_DVP/cam.bit" in  1.400701s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (100.4%)

RUN-1004 : used memory is 602 MB, reserved memory is 571 MB, peak memory is 888 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.291177s wall, 0.343750s user + 0.671875s system = 1.015625s CPU (9.0%)

RUN-1004 : used memory is 631 MB, reserved memory is 602 MB, peak memory is 888 MB
RUN-1003 : finish command "download -bit ..\..\9_Cam_DVP\cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.858322s wall, 1.828125s user + 0.781250s system = 2.609375s CPU (18.8%)

RUN-1004 : used memory is 570 MB, reserved memory is 540 MB, peak memory is 888 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.395467s wall, 1.343750s user + 0.046875s system = 1.390625s CPU (99.7%)

RUN-1004 : used memory is 604 MB, reserved memory is 574 MB, peak memory is 888 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.269307s wall, 0.546875s user + 0.640625s system = 1.187500s CPU (10.5%)

RUN-1004 : used memory is 632 MB, reserved memory is 604 MB, peak memory is 888 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.833401s wall, 2.062500s user + 0.734375s system = 2.796875s CPU (20.2%)

RUN-1004 : used memory is 519 MB, reserved memory is 481 MB, peak memory is 888 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=3,CLKC0_DIV=12,CLKC1_DIV=25,CLKC2_DIV=75,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=11,CLKC1_CPHASE=24,CLKC2_CPHASE=74,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-5007 WARNING: 'lcd_xpos' should be on the sensitivity list in ../RTL/test_camera.v(145)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(173)
HDL-5007 WARNING: net 'vga_rdaddr[15]' does not have a driver in ../RTL/test_camera.v(61)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[0]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[0]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[10]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[10]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[11]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[11]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[12]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[12]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[13]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[13]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[14]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[14]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[15]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[15]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[1]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[1]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[2]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[2]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[3]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[3]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[4]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[4]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[5]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[5]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[6]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[6]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[7]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[7]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[8]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[8]" in ../RTL/test_camera.v(169)
SYN-5013 WARNING: Undriven net: model "test_camera" / net "vga_rdaddr[9]" in ../RTL/test_camera.v(61)
SYN-5014 WARNING: the net's pin: pin "addrb[9]" in ../RTL/test_camera.v(169)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4039/87 useful/useless nets, 3902/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 938 distributor mux.
SYN-1016 : Merged 3316 instances.
SYN-1015 : Optimize round 1, 4518 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4451/194 useful/useless nets, 4314/2139 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2220 better
SYN-1014 : Optimize round 3
SYN-1032 : 4450/0 useful/useless nets, 4313/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.037780s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (97.9%)

RUN-1004 : used memory is 489 MB, reserved memory is 454 MB, peak memory is 888 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3517
  #and               1932
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                198
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ             236
#MACRO_MUX            531

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3318   |198    |262    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4995/8 useful/useless nets, 4602/0 useful/useless insts
SYN-1016 : Merged 138 instances.
SYN-2571 : Optimize after map_dsp, round 1, 138 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4857/0 useful/useless nets, 4464/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7181/0 useful/useless nets, 6788/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_camera_init/n384_pipe_b0
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3785 better
SYN-2501 : Optimize round 2
SYN-1032 : 5227/0 useful/useless nets, 4834/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7554/6 useful/useless nets, 7161/6 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1251 (3.09), #lev = 30 (4.13)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6511 instances into 736 LUTs, name keeping = 27%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1439/9 useful/useless nets, 1309/62 useful/useless insts
SYN-1015 : Optimize round 1, 74 better
SYN-1014 : Optimize round 2
SYN-1032 : 1436/0 useful/useless nets, 1306/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 195 DFF/LATCH to SEQ ...
SYN-4009 : Pack 10 carry chain into lslice
SYN-4007 : Packing 204 adder to BLE ...
SYN-4008 : Packed 204 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 722 LUT to BLE ...
SYN-4008 : Packed 722 LUT and 104 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 34 SEQ (872 nodes)...
SYN-4005 : Packed 34 SEQ with LUT/SLICE
SYN-4006 : 590 single LUT's are left
SYN-4006 : 57 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 779/978 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1004   out of  19600    5.12%
#reg                  195   out of  19600    0.99%
#le                  1061
  #lut only           866   out of   1061   81.62%
  #reg only            57   out of   1061    5.37%
  #lut&reg            138   out of   1061   13.01%
#dsp                    0   out of     29    0.00%
#bram                   8   out of     64   12.50%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1061  |1004  |195   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  4.638589s wall, 4.796875s user + 0.046875s system = 4.843750s CPU (104.4%)

RUN-1004 : used memory is 500 MB, reserved memory is 467 MB, peak memory is 888 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (20 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 9 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 596 instances
RUN-1001 : 268 mslices, 267 lslices, 45 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1147 nets
RUN-1001 : 747 nets have 2 pins
RUN-1001 : 252 nets have [3 - 5] pins
RUN-1001 : 80 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 594 instances, 535 slices, 24 macros(141 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 4471, tnet num: 1145, tinst num: 594, tnode num: 4950, tedge num: 7075.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1145 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 276 clock pins, and constraint 477 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.090296s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (121.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 318017
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.967245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(739): len = 237922, overlap = 18
PHY-3002 : Step(740): len = 191565, overlap = 18
PHY-3002 : Step(741): len = 164924, overlap = 18
PHY-3002 : Step(742): len = 145487, overlap = 18
PHY-3002 : Step(743): len = 130420, overlap = 18
PHY-3002 : Step(744): len = 117424, overlap = 22
PHY-3002 : Step(745): len = 106063, overlap = 26.75
PHY-3002 : Step(746): len = 95618.2, overlap = 37.75
PHY-3002 : Step(747): len = 84304.6, overlap = 40
PHY-3002 : Step(748): len = 72563.7, overlap = 43.75
PHY-3002 : Step(749): len = 63271.8, overlap = 46.75
PHY-3002 : Step(750): len = 56468.9, overlap = 54.75
PHY-3002 : Step(751): len = 46276.8, overlap = 62.25
PHY-3002 : Step(752): len = 42784.6, overlap = 59.25
PHY-3002 : Step(753): len = 37567.7, overlap = 56.75
PHY-3002 : Step(754): len = 36171.7, overlap = 57
PHY-3002 : Step(755): len = 33044.1, overlap = 61.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.87255e-05
PHY-3002 : Step(756): len = 36694.7, overlap = 58.25
PHY-3002 : Step(757): len = 37854.3, overlap = 52
PHY-3002 : Step(758): len = 35236.9, overlap = 54.25
PHY-3002 : Step(759): len = 33734.1, overlap = 54.75
PHY-3002 : Step(760): len = 33504.3, overlap = 54.75
PHY-3002 : Step(761): len = 33659.9, overlap = 53.25
PHY-3002 : Step(762): len = 32654.4, overlap = 53.25
PHY-3002 : Step(763): len = 33146.2, overlap = 51.5
PHY-3002 : Step(764): len = 33744.4, overlap = 49
PHY-3002 : Step(765): len = 31881.8, overlap = 47
PHY-3002 : Step(766): len = 29575.2, overlap = 44.25
PHY-3002 : Step(767): len = 29573.3, overlap = 46
PHY-3002 : Step(768): len = 28550.8, overlap = 45.75
PHY-3002 : Step(769): len = 27881.1, overlap = 48.25
PHY-3002 : Step(770): len = 26713.4, overlap = 51
PHY-3002 : Step(771): len = 26390.8, overlap = 50
PHY-3002 : Step(772): len = 26052.4, overlap = 47.5
PHY-3002 : Step(773): len = 25299.7, overlap = 50.25
PHY-3002 : Step(774): len = 24241.3, overlap = 52
PHY-3002 : Step(775): len = 23712, overlap = 49.5
PHY-3002 : Step(776): len = 23317.9, overlap = 47.5
PHY-3002 : Step(777): len = 23377.4, overlap = 44.75
PHY-3002 : Step(778): len = 22882.8, overlap = 47.25
PHY-3002 : Step(779): len = 22444.5, overlap = 47.75
PHY-3002 : Step(780): len = 22535.3, overlap = 48.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.74509e-05
PHY-3002 : Step(781): len = 22500.8, overlap = 48.25
PHY-3002 : Step(782): len = 22349.8, overlap = 48.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00010172
PHY-3002 : Step(783): len = 22190.1, overlap = 48.75
PHY-3002 : Step(784): len = 22180.7, overlap = 48.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005253s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.1563e-06
PHY-3002 : Step(785): len = 23680.8, overlap = 56
PHY-3002 : Step(786): len = 23732.7, overlap = 56
PHY-3002 : Step(787): len = 23206.1, overlap = 56.25
PHY-3002 : Step(788): len = 23197.5, overlap = 56
PHY-3002 : Step(789): len = 23005.1, overlap = 55.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.3126e-06
PHY-3002 : Step(790): len = 22746.9, overlap = 55.25
PHY-3002 : Step(791): len = 22746.9, overlap = 55.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.62519e-06
PHY-3002 : Step(792): len = 22691.4, overlap = 55.25
PHY-3002 : Step(793): len = 22691.4, overlap = 55.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.25038e-06
PHY-3002 : Step(794): len = 22927.5, overlap = 55.25
PHY-3002 : Step(795): len = 23117.7, overlap = 55.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.85008e-05
PHY-3002 : Step(796): len = 23092.3, overlap = 55.75
PHY-3002 : Step(797): len = 23642.8, overlap = 55.25
PHY-3002 : Step(798): len = 24847.3, overlap = 54.25
PHY-3002 : Step(799): len = 24407.1, overlap = 55
PHY-3002 : Step(800): len = 24379, overlap = 54.75
PHY-3002 : Step(801): len = 24539.2, overlap = 54.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.70015e-05
PHY-3002 : Step(802): len = 24381.4, overlap = 53.75
PHY-3002 : Step(803): len = 24770.3, overlap = 52.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.40031e-05
PHY-3002 : Step(804): len = 25405.9, overlap = 48.5
PHY-3002 : Step(805): len = 26301, overlap = 48
PHY-3002 : Step(806): len = 27235.3, overlap = 47.5
PHY-3002 : Step(807): len = 27900.6, overlap = 48
PHY-3002 : Step(808): len = 28417.4, overlap = 48.25
PHY-3002 : Step(809): len = 28689.6, overlap = 50.25
PHY-3002 : Step(810): len = 29547.6, overlap = 50.75
PHY-3002 : Step(811): len = 30185, overlap = 49.75
PHY-3002 : Step(812): len = 30579.5, overlap = 48.25
PHY-3002 : Step(813): len = 31122.8, overlap = 43.75
PHY-3002 : Step(814): len = 31493.8, overlap = 42.75
PHY-3002 : Step(815): len = 31397, overlap = 43
PHY-3002 : Step(816): len = 31421.9, overlap = 43.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148006
PHY-3002 : Step(817): len = 32109.9, overlap = 42.75
PHY-3002 : Step(818): len = 32760.6, overlap = 42.5
PHY-3002 : Step(819): len = 32699.5, overlap = 41.75
PHY-3002 : Step(820): len = 32825.9, overlap = 42
PHY-3002 : Step(821): len = 32837, overlap = 42.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000296012
PHY-3002 : Step(822): len = 33495.3, overlap = 38.25
PHY-3002 : Step(823): len = 33944.1, overlap = 38.5
PHY-3002 : Step(824): len = 33911.7, overlap = 37.25
PHY-3002 : Step(825): len = 33722.4, overlap = 28.75
PHY-3002 : Step(826): len = 33184.8, overlap = 27.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.05626e-05
PHY-3002 : Step(827): len = 32661.8, overlap = 48.75
PHY-3002 : Step(828): len = 32412.3, overlap = 47
PHY-3002 : Step(829): len = 32941.5, overlap = 46
PHY-3002 : Step(830): len = 33911, overlap = 43
PHY-3002 : Step(831): len = 34362.8, overlap = 41.25
PHY-3002 : Step(832): len = 34575.9, overlap = 41
PHY-3002 : Step(833): len = 34512.4, overlap = 39.75
PHY-3002 : Step(834): len = 34110, overlap = 41
PHY-3002 : Step(835): len = 33798.4, overlap = 40.5
PHY-3002 : Step(836): len = 33669.8, overlap = 41.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.93493e-05
PHY-3002 : Step(837): len = 35525.8, overlap = 32.75
PHY-3002 : Step(838): len = 35962.5, overlap = 32.25
PHY-3002 : Step(839): len = 36162.1, overlap = 31.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000158699
PHY-3002 : Step(840): len = 37590.7, overlap = 28
PHY-3002 : Step(841): len = 38295.3, overlap = 24.5
PHY-3002 : Step(842): len = 38516.6, overlap = 21.75
PHY-3002 : Step(843): len = 38322.3, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.088724s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (158.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.967245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000530116
PHY-3002 : Step(844): len = 44687.1, overlap = 8.5
PHY-3002 : Step(845): len = 44029.3, overlap = 9.5
PHY-3002 : Step(846): len = 43383.8, overlap = 11.5
PHY-3002 : Step(847): len = 42569.4, overlap = 13.75
PHY-3002 : Step(848): len = 41592.7, overlap = 14.75
PHY-3002 : Step(849): len = 41223, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00104114
PHY-3002 : Step(850): len = 41778.5, overlap = 16
PHY-3002 : Step(851): len = 41945.1, overlap = 16.75
PHY-3002 : Step(852): len = 42007.8, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00208229
PHY-3002 : Step(853): len = 42213, overlap = 16.5
PHY-3002 : Step(854): len = 42375.7, overlap = 15.25
PHY-3002 : Step(855): len = 42456.9, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007346s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 45042.5, Over = 0
PHY-3001 : Final: Len = 45042.5, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 93048, over cnt = 28(0%), over = 33, worst = 2
PHY-1002 : len = 93136, over cnt = 14(0%), over = 18, worst = 2
PHY-1002 : len = 92824, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 92896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030207s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (310.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 541 has valid locations, 18 needs to be replaced
PHY-3001 : design contains 610 instances, 551 slices, 24 macros(141 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 4599, tnet num: 1161, tinst num: 610, tnode num: 5158, tedge num: 7299.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 44 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1161 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 308 clock pins, and constraint 557 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.095559s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (114.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 46828.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%, beta_incr = 0.966265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(856): len = 46755.2, overlap = 0
PHY-3002 : Step(857): len = 46607.7, overlap = 0
PHY-3002 : Step(858): len = 46607.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003475s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.966265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.07447e-05
PHY-3002 : Step(859): len = 46533.3, overlap = 1.25
PHY-3002 : Step(860): len = 46528.3, overlap = 1.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.14893e-05
PHY-3002 : Step(861): len = 46541.2, overlap = 2
PHY-3002 : Step(862): len = 46541.2, overlap = 2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.966265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.18845e-05
PHY-3002 : Step(863): len = 46547.9, overlap = 3
PHY-3002 : Step(864): len = 46547.9, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008566s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.966265
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000233864
PHY-3002 : Step(865): len = 46794.5, overlap = 1
PHY-3002 : Step(866): len = 46794.5, overlap = 1
PHY-3002 : Step(867): len = 46781.3, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005329s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 46981.6, Over = 0
PHY-3001 : Final: Len = 46981.6, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  3.448804s wall, 6.375000s user + 2.015625s system = 8.390625s CPU (243.3%)

RUN-1004 : used memory is 509 MB, reserved memory is 475 MB, peak memory is 888 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 588 to 429
PHY-1001 : Pin misalignment score is improved from 429 to 424
PHY-1001 : Pin misalignment score is improved from 424 to 424
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 612 instances
RUN-1001 : 268 mslices, 283 lslices, 45 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1163 nets
RUN-1001 : 743 nets have 2 pins
RUN-1001 : 252 nets have [3 - 5] pins
RUN-1001 : 85 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 92320, over cnt = 27(0%), over = 33, worst = 2
PHY-1002 : len = 92392, over cnt = 14(0%), over = 18, worst = 2
PHY-1002 : len = 92080, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 92048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031382s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (199.2%)

PHY-1001 : End global routing;  0.103944s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (135.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 19664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.397178s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (98.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 19664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 149336, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End Routed; 1.231151s wall, 1.890625s user + 0.078125s system = 1.968750s CPU (159.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 149016, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.025171s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 148856, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 148856
PHY-1001 : End DR Iter 2; 0.012359s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (126.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.038438s wall, 3.437500s user + 0.343750s system = 3.781250s CPU (124.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.337427s wall, 3.765625s user + 0.343750s system = 4.109375s CPU (123.1%)

RUN-1004 : used memory is 545 MB, reserved memory is 512 MB, peak memory is 907 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1036   out of  19600    5.29%
#reg                  211   out of  19600    1.08%
#le                  1093
  #lut only           882   out of   1093   80.70%
  #reg only            57   out of   1093    5.22%
  #lut&reg            154   out of   1093   14.09%
#dsp                    0   out of     29    0.00%
#bram                   8   out of     64   12.50%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000111101000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 612
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1163, pip num: 10843
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 935 valid insts, and 31810 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000111101000000000000000000" in  2.457987s wall, 11.093750s user + 0.062500s system = 11.156250s CPU (453.9%)

RUN-1004 : used memory is 549 MB, reserved memory is 516 MB, peak memory is 907 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.387867s wall, 1.343750s user + 0.046875s system = 1.390625s CPU (100.2%)

RUN-1004 : used memory is 625 MB, reserved memory is 594 MB, peak memory is 907 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.293715s wall, 0.343750s user + 0.718750s system = 1.062500s CPU (9.4%)

RUN-1004 : used memory is 654 MB, reserved memory is 625 MB, peak memory is 907 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.841052s wall, 1.843750s user + 0.812500s system = 2.656250s CPU (19.2%)

RUN-1004 : used memory is 594 MB, reserved memory is 563 MB, peak memory is 907 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-8007 ERROR: procedural assignment to a non-register 'vga_rdaddr' is not permitted in ../RTL/test_camera.v(148)
HDL-8007 ERROR: procedural assignment to a non-register 'vga_rdaddr' is not permitted in ../RTL/test_camera.v(153)
HDL-8007 ERROR: ignore module module due to previous errors in ../RTL/test_camera.v(189)
HDL-1007 : Verilog file '../RTL/test_camera.v' ignored due to errors
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=3,CLKC0_DIV=12,CLKC1_DIV=25,CLKC2_DIV=75,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=11,CLKC1_CPHASE=24,CLKC2_CPHASE=74,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(177)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4088/87 useful/useless nets, 3936/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 938 distributor mux.
SYN-1016 : Merged 3316 instances.
SYN-1015 : Optimize round 1, 4534 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4484/226 useful/useless nets, 4332/2139 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2220 better
SYN-1014 : Optimize round 3
SYN-1032 : 4483/0 useful/useless nets, 4331/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.046981s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (97.0%)

RUN-1004 : used memory is 569 MB, reserved memory is 537 MB, peak memory is 907 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3534
  #and               1932
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                215
  #LATCH                0
#MACRO_ADD             25
#MACRO_EQ             236
#MACRO_MUX            531

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3318   |215    |263    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5118/8 useful/useless nets, 4710/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4902/0 useful/useless nets, 4494/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7236/0 useful/useless nets, 6828/0 useful/useless insts
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3781 better
SYN-2501 : Optimize round 2
SYN-1032 : 5283/0 useful/useless nets, 4875/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 25 macro adder
SYN-1032 : 7621/12 useful/useless nets, 7213/12 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1521 (3.26), #lev = 28 (4.02)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6521 instances into 991 LUTs, name keeping = 28%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2074/0 useful/useless nets, 1666/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2071/0 useful/useless nets, 1663/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 204 adder to BLE ...
SYN-4008 : Packed 204 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 986 LUT to BLE ...
SYN-4008 : Packed 986 LUT and 105 SEQ to BLE.
SYN-4003 : Packing 113 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (113 nodes)...
SYN-4004 : #1: Packed 36 SEQ (1207 nodes)...
SYN-4005 : Packed 36 SEQ with LUT/SLICE
SYN-4006 : 853 single LUT's are left
SYN-4006 : 77 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1063/1320 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1278   out of  19600    6.52%
#reg                  218   out of  19600    1.11%
#le                  1355
  #lut only          1137   out of   1355   83.91%
  #reg only            77   out of   1355    5.68%
  #lut&reg            141   out of   1355   10.41%
#dsp                    0   out of     29    0.00%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1355  |1278  |218   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  5.383966s wall, 5.375000s user + 0.031250s system = 5.406250s CPU (100.4%)

RUN-1004 : used memory is 576 MB, reserved memory is 542 MB, peak memory is 907 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (85 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 796 instances
RUN-1001 : 341 mslices, 341 lslices, 45 pads, 61 brams, 0 dsps
RUN-1001 : There are total 1769 nets
RUN-1001 : 1329 nets have 2 pins
RUN-1001 : 252 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 794 instances, 682 slices, 25 macros(146 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8219, tnet num: 1767, tinst num: 794, tnode num: 8962, tedge num: 13600.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1767 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 518 clock pins, and constraint 741 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.151081s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (103.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 552751
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.958245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(868): len = 419966, overlap = 137.25
PHY-3002 : Step(869): len = 353412, overlap = 137.25
PHY-3002 : Step(870): len = 314342, overlap = 137.25
PHY-3002 : Step(871): len = 287409, overlap = 137.25
PHY-3002 : Step(872): len = 264535, overlap = 139
PHY-3002 : Step(873): len = 243713, overlap = 144.75
PHY-3002 : Step(874): len = 226692, overlap = 149.75
PHY-3002 : Step(875): len = 209395, overlap = 156.5
PHY-3002 : Step(876): len = 192418, overlap = 153.75
PHY-3002 : Step(877): len = 178061, overlap = 160.75
PHY-3002 : Step(878): len = 165020, overlap = 166.75
PHY-3002 : Step(879): len = 145110, overlap = 172.25
PHY-3002 : Step(880): len = 133169, overlap = 179
PHY-3002 : Step(881): len = 123812, overlap = 181.5
PHY-3002 : Step(882): len = 106371, overlap = 179.25
PHY-3002 : Step(883): len = 94226.1, overlap = 184
PHY-3002 : Step(884): len = 88515.1, overlap = 185.25
PHY-3002 : Step(885): len = 76970.6, overlap = 186.5
PHY-3002 : Step(886): len = 59805.1, overlap = 183.5
PHY-3002 : Step(887): len = 56081.3, overlap = 185.75
PHY-3002 : Step(888): len = 46985, overlap = 184.75
PHY-3002 : Step(889): len = 42116.9, overlap = 189.5
PHY-3002 : Step(890): len = 35299.8, overlap = 192.5
PHY-3002 : Step(891): len = 33816.1, overlap = 195
PHY-3002 : Step(892): len = 30599.5, overlap = 196
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.29891e-07
PHY-3002 : Step(893): len = 37318.1, overlap = 196.5
PHY-3002 : Step(894): len = 39921.3, overlap = 196.75
PHY-3002 : Step(895): len = 36435.3, overlap = 198.25
PHY-3002 : Step(896): len = 33881.6, overlap = 198.75
PHY-3002 : Step(897): len = 32894.4, overlap = 195.75
PHY-3002 : Step(898): len = 33260.8, overlap = 199.25
PHY-3002 : Step(899): len = 33985.3, overlap = 195.75
PHY-3002 : Step(900): len = 33462, overlap = 196.25
PHY-3002 : Step(901): len = 33559.8, overlap = 196.5
PHY-3002 : Step(902): len = 32667.1, overlap = 196.75
PHY-3002 : Step(903): len = 32240.6, overlap = 196.75
PHY-3002 : Step(904): len = 31917.7, overlap = 197.75
PHY-3002 : Step(905): len = 31473.7, overlap = 196.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.05978e-06
PHY-3002 : Step(906): len = 33948.5, overlap = 196.5
PHY-3002 : Step(907): len = 38031.2, overlap = 194.25
PHY-3002 : Step(908): len = 39463.6, overlap = 194
PHY-3002 : Step(909): len = 40754.4, overlap = 191.25
PHY-3002 : Step(910): len = 40574.1, overlap = 190
PHY-3002 : Step(911): len = 40579, overlap = 187.75
PHY-3002 : Step(912): len = 39785.6, overlap = 185
PHY-3002 : Step(913): len = 39329, overlap = 182.5
PHY-3002 : Step(914): len = 39076, overlap = 181.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.11956e-06
PHY-3002 : Step(915): len = 45199.9, overlap = 185.75
PHY-3002 : Step(916): len = 47460.1, overlap = 185.75
PHY-3002 : Step(917): len = 47274.1, overlap = 185
PHY-3002 : Step(918): len = 47513.5, overlap = 184
PHY-3002 : Step(919): len = 47031.1, overlap = 181.5
PHY-3002 : Step(920): len = 47481, overlap = 174.5
PHY-3002 : Step(921): len = 47789.6, overlap = 168.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.23913e-06
PHY-3002 : Step(922): len = 52294, overlap = 172.5
PHY-3002 : Step(923): len = 53797.7, overlap = 167.75
PHY-3002 : Step(924): len = 55071.5, overlap = 159.5
PHY-3002 : Step(925): len = 55052.2, overlap = 165
PHY-3002 : Step(926): len = 54529.4, overlap = 162.5
PHY-3002 : Step(927): len = 54175.2, overlap = 162.25
PHY-3002 : Step(928): len = 54337.4, overlap = 163
PHY-3002 : Step(929): len = 54684.2, overlap = 162
PHY-3002 : Step(930): len = 54865.8, overlap = 160.5
PHY-3002 : Step(931): len = 55140, overlap = 159.5
PHY-3002 : Step(932): len = 55387.8, overlap = 158.75
PHY-3002 : Step(933): len = 55798.2, overlap = 151.25
PHY-3002 : Step(934): len = 55240.5, overlap = 150.25
PHY-3002 : Step(935): len = 55280.2, overlap = 142.25
PHY-3002 : Step(936): len = 55396.3, overlap = 150
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.47825e-06
PHY-3002 : Step(937): len = 58891.9, overlap = 155.25
PHY-3002 : Step(938): len = 61867.6, overlap = 151.25
PHY-3002 : Step(939): len = 63306, overlap = 145
PHY-3002 : Step(940): len = 62772.5, overlap = 145.75
PHY-3002 : Step(941): len = 62343.5, overlap = 142.75
PHY-3002 : Step(942): len = 62289.3, overlap = 147.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.69565e-05
PHY-3002 : Step(943): len = 65943, overlap = 143.75
PHY-3002 : Step(944): len = 69054.9, overlap = 128
PHY-3002 : Step(945): len = 70604.7, overlap = 126
PHY-3002 : Step(946): len = 71061, overlap = 133.25
PHY-3002 : Step(947): len = 70313.2, overlap = 128.75
PHY-3002 : Step(948): len = 69674.8, overlap = 134.25
PHY-3002 : Step(949): len = 69200, overlap = 132
PHY-3002 : Step(950): len = 69280.1, overlap = 123.5
PHY-3002 : Step(951): len = 69434.6, overlap = 129.75
PHY-3002 : Step(952): len = 69011.4, overlap = 124.25
PHY-3002 : Step(953): len = 69100.9, overlap = 126.75
PHY-3002 : Step(954): len = 68878.9, overlap = 117.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.3913e-05
PHY-3002 : Step(955): len = 70720.9, overlap = 117.75
PHY-3002 : Step(956): len = 72759.7, overlap = 122.25
PHY-3002 : Step(957): len = 74028.3, overlap = 122.25
PHY-3002 : Step(958): len = 74013.1, overlap = 122.5
PHY-3002 : Step(959): len = 74069.8, overlap = 124.75
PHY-3002 : Step(960): len = 74424.5, overlap = 124.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 6.74478e-05
PHY-3002 : Step(961): len = 75834.6, overlap = 127
PHY-3002 : Step(962): len = 77427.4, overlap = 127
PHY-3002 : Step(963): len = 79032, overlap = 122.25
PHY-3002 : Step(964): len = 80316.5, overlap = 120
PHY-3002 : Step(965): len = 80481.9, overlap = 120
PHY-3002 : Step(966): len = 80245.1, overlap = 121.25
PHY-3002 : Step(967): len = 79730.5, overlap = 121.25
PHY-3002 : Step(968): len = 79762.1, overlap = 119
PHY-3002 : Step(969): len = 80045, overlap = 119.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000134896
PHY-3002 : Step(970): len = 80645.5, overlap = 117.25
PHY-3002 : Step(971): len = 81784.4, overlap = 119.25
PHY-3002 : Step(972): len = 82343.9, overlap = 121.25
PHY-3002 : Step(973): len = 82591.7, overlap = 117.5
PHY-3002 : Step(974): len = 82827.2, overlap = 112.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00022316
PHY-3002 : Step(975): len = 83323.8, overlap = 112.25
PHY-3002 : Step(976): len = 83588.5, overlap = 114
PHY-3002 : Step(977): len = 84418.6, overlap = 109
PHY-3002 : Step(978): len = 85662.4, overlap = 104.75
PHY-3002 : Step(979): len = 85757.4, overlap = 104.5
PHY-3002 : Step(980): len = 85756.7, overlap = 104
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000355413
PHY-3002 : Step(981): len = 85894.9, overlap = 103.25
PHY-3002 : Step(982): len = 86416.4, overlap = 102.5
PHY-3002 : Step(983): len = 87769.5, overlap = 99.75
PHY-3002 : Step(984): len = 88046.2, overlap = 96.75
PHY-3002 : Step(985): len = 88160.8, overlap = 98.75
PHY-3002 : Step(986): len = 88318.3, overlap = 97.5
PHY-3002 : Step(987): len = 88545.5, overlap = 96.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028091s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.958245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.90275e-06
PHY-3002 : Step(988): len = 97835.5, overlap = 37.75
PHY-3002 : Step(989): len = 97339, overlap = 41.5
PHY-3002 : Step(990): len = 95144.4, overlap = 40
PHY-3002 : Step(991): len = 94057.4, overlap = 44.25
PHY-3002 : Step(992): len = 93677.8, overlap = 41.5
PHY-3002 : Step(993): len = 92726.3, overlap = 42
PHY-3002 : Step(994): len = 91784.6, overlap = 43.5
PHY-3002 : Step(995): len = 90818.7, overlap = 45.25
PHY-3002 : Step(996): len = 89862.2, overlap = 47
PHY-3002 : Step(997): len = 89310.9, overlap = 47.25
PHY-3002 : Step(998): len = 89167.6, overlap = 46.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.8055e-06
PHY-3002 : Step(999): len = 88539.5, overlap = 46.5
PHY-3002 : Step(1000): len = 88632.4, overlap = 46.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.9611e-05
PHY-3002 : Step(1001): len = 88626.2, overlap = 46.25
PHY-3002 : Step(1002): len = 89074.6, overlap = 46.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.9222e-05
PHY-3002 : Step(1003): len = 89684, overlap = 46.25
PHY-3002 : Step(1004): len = 90973.2, overlap = 45.75
PHY-3002 : Step(1005): len = 91778.5, overlap = 46.5
PHY-3002 : Step(1006): len = 92254.2, overlap = 48.5
PHY-3002 : Step(1007): len = 92821.1, overlap = 48.75
PHY-3002 : Step(1008): len = 92995, overlap = 48.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.8444e-05
PHY-3002 : Step(1009): len = 93057.8, overlap = 48.25
PHY-3002 : Step(1010): len = 93392.9, overlap = 48.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000156888
PHY-3002 : Step(1011): len = 95079.5, overlap = 47.5
PHY-3002 : Step(1012): len = 97400.1, overlap = 46
PHY-3002 : Step(1013): len = 97628.2, overlap = 45.75
PHY-3002 : Step(1014): len = 98593.1, overlap = 39
PHY-3002 : Step(1015): len = 98909.8, overlap = 38.25
PHY-3002 : Step(1016): len = 98913.5, overlap = 33.75
PHY-3002 : Step(1017): len = 98922.3, overlap = 32.75
PHY-3002 : Step(1018): len = 98696.9, overlap = 33.75
PHY-3002 : Step(1019): len = 98468.8, overlap = 35.25
PHY-3002 : Step(1020): len = 98248.3, overlap = 35.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000313776
PHY-3002 : Step(1021): len = 100113, overlap = 33.5
PHY-3002 : Step(1022): len = 100732, overlap = 32.5
PHY-3002 : Step(1023): len = 100850, overlap = 31.75
PHY-3002 : Step(1024): len = 100539, overlap = 31.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000627552
PHY-3002 : Step(1025): len = 101697, overlap = 30.5
PHY-3002 : Step(1026): len = 101807, overlap = 30.5
PHY-3002 : Step(1027): len = 101822, overlap = 30.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.958245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.07885e-05
PHY-3002 : Step(1028): len = 100978, overlap = 42.75
PHY-3002 : Step(1029): len = 101102, overlap = 41
PHY-3002 : Step(1030): len = 101339, overlap = 41
PHY-3002 : Step(1031): len = 101352, overlap = 41
PHY-3002 : Step(1032): len = 101512, overlap = 40.25
PHY-3002 : Step(1033): len = 101440, overlap = 39.75
PHY-3002 : Step(1034): len = 101395, overlap = 40
PHY-3002 : Step(1035): len = 101303, overlap = 40.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000161577
PHY-3002 : Step(1036): len = 103108, overlap = 35.5
PHY-3002 : Step(1037): len = 103646, overlap = 32.75
PHY-3002 : Step(1038): len = 103879, overlap = 32.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000323154
PHY-3002 : Step(1039): len = 105106, overlap = 30.75
PHY-3002 : Step(1040): len = 105875, overlap = 28.75
PHY-3002 : Step(1041): len = 106187, overlap = 28
PHY-3002 : Step(1042): len = 106162, overlap = 28.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.177855s wall, 0.171875s user + 0.156250s system = 0.328125s CPU (184.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.958245
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00071449
PHY-3002 : Step(1043): len = 110824, overlap = 10.25
PHY-3002 : Step(1044): len = 110314, overlap = 11.25
PHY-3002 : Step(1045): len = 109432, overlap = 12
PHY-3002 : Step(1046): len = 108816, overlap = 16.25
PHY-3002 : Step(1047): len = 108228, overlap = 17.75
PHY-3002 : Step(1048): len = 107712, overlap = 22.75
PHY-3002 : Step(1049): len = 107408, overlap = 23.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00142898
PHY-3002 : Step(1050): len = 107938, overlap = 23
PHY-3002 : Step(1051): len = 108029, overlap = 22.25
PHY-3002 : Step(1052): len = 108077, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00285796
PHY-3002 : Step(1053): len = 108303, overlap = 21.5
PHY-3002 : Step(1054): len = 108372, overlap = 20.25
PHY-3002 : Step(1055): len = 108372, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007961s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 111078, Over = 0
PHY-3001 : Final: Len = 111078, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 392760, over cnt = 58(0%), over = 67, worst = 2
PHY-1002 : len = 393048, over cnt = 42(0%), over = 46, worst = 2
PHY-1002 : len = 392920, over cnt = 31(0%), over = 35, worst = 2
PHY-1002 : len = 392856, over cnt = 28(0%), over = 31, worst = 2
PHY-1002 : len = 367568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.098251s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (143.1%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 739 has valid locations, 24 needs to be replaced
PHY-3001 : design contains 814 instances, 702 slices, 25 macros(146 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8388, tnet num: 1787, tinst num: 814, tnode num: 9219, tedge num: 13889.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1787 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 558 clock pins, and constraint 829 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.156445s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (109.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 114650
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1056): len = 114096, overlap = 0
PHY-3002 : Step(1057): len = 113952, overlap = 0
PHY-3002 : Step(1058): len = 113821, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003664s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00023564
PHY-3002 : Step(1059): len = 113654, overlap = 0.25
PHY-3002 : Step(1060): len = 113654, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.59659e-05
PHY-3002 : Step(1061): len = 113605, overlap = 2
PHY-3002 : Step(1062): len = 113605, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034632s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (135.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957020
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000265631
PHY-3002 : Step(1063): len = 113676, overlap = 1.75
PHY-3002 : Step(1064): len = 113676, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005450s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 113777, Over = 0
PHY-3001 : Final: Len = 113777, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  6.001271s wall, 12.640625s user + 3.687500s system = 16.328125s CPU (272.1%)

RUN-1004 : used memory is 577 MB, reserved memory is 543 MB, peak memory is 907 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 602 to 451
PHY-1001 : Pin misalignment score is improved from 451 to 450
PHY-1001 : Pin misalignment score is improved from 450 to 447
PHY-1001 : Pin misalignment score is improved from 447 to 447
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 816 instances
RUN-1001 : 351 mslices, 351 lslices, 45 pads, 61 brams, 0 dsps
RUN-1001 : There are total 1789 nets
RUN-1001 : 1321 nets have 2 pins
RUN-1001 : 253 nets have [3 - 5] pins
RUN-1001 : 93 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 75 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 392200, over cnt = 67(0%), over = 75, worst = 2
PHY-1002 : len = 392544, over cnt = 45(0%), over = 48, worst = 2
PHY-1002 : len = 392416, over cnt = 34(0%), over = 37, worst = 2
PHY-1002 : len = 392168, over cnt = 27(0%), over = 29, worst = 2
PHY-1002 : len = 368824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.093493s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.3%)

PHY-1001 : End global routing;  0.273790s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (102.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq_placeOpt_2
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 27536, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.666048s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (100.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 27536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.042917s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (145.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 27536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 574480, over cnt = 59(0%), over = 59, worst = 1
PHY-1001 : End Routed; 6.997614s wall, 8.046875s user + 0.125000s system = 8.171875s CPU (116.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 572424, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 1; 0.183217s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 571976, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.031236s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 571944, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.021268s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 571992, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 571992
PHY-1001 : End DR Iter 4; 0.018402s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (254.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq_placeOpt_2
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.883334s wall, 10.906250s user + 0.578125s system = 11.484375s CPU (116.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.398662s wall, 11.453125s user + 0.578125s system = 12.031250s CPU (115.7%)

RUN-1004 : used memory is 600 MB, reserved memory is 566 MB, peak memory is 951 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1318   out of  19600    6.72%
#reg                  235   out of  19600    1.20%
#le                  1395
  #lut only          1160   out of   1395   83.15%
  #reg only            77   out of   1395    5.52%
  #lut&reg            158   out of   1395   11.33%
#dsp                    0   out of     29    0.00%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 816
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1789, pip num: 26616
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1626 valid insts, and 67144 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  3.892674s wall, 23.375000s user + 0.109375s system = 23.484375s CPU (603.3%)

RUN-1004 : used memory is 601 MB, reserved memory is 566 MB, peak memory is 951 MB
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-8007 ERROR: syntax error near 'vga_rdaddr' in ../RTL/test_camera.v(154)
HDL-8007 ERROR: ignore module module due to previous errors in ../RTL/test_camera.v(190)
HDL-1007 : Verilog file '../RTL/test_camera.v' ignored due to errors
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=3,CLKC0_DIV=12,CLKC1_DIV=25,CLKC2_DIV=75,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=11,CLKC1_CPHASE=24,CLKC2_CPHASE=74,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(180)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 18 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4105/87 useful/useless nets, 3953/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 938 distributor mux.
SYN-1016 : Merged 3316 instances.
SYN-1015 : Optimize round 1, 4534 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4501/210 useful/useless nets, 4349/2139 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2220 better
SYN-1014 : Optimize round 3
SYN-1032 : 4500/0 useful/useless nets, 4348/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.044200s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (95.8%)

RUN-1004 : used memory is 592 MB, reserved memory is 557 MB, peak memory is 951 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3534
  #and               1932
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                215
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ             236
#MACRO_MUX            547

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3318   |215    |264    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5135/8 useful/useless nets, 4727/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4919/0 useful/useless nets, 4511/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7253/0 useful/useless nets, 6845/0 useful/useless insts
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3781 better
SYN-2501 : Optimize round 2
SYN-1032 : 5300/0 useful/useless nets, 4892/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 26 macro adder
SYN-1032 : 7655/12 useful/useless nets, 7247/12 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1531 (3.28), #lev = 28 (3.93)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6537 instances into 1027 LUTs, name keeping = 30%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2128/0 useful/useless nets, 1720/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2125/0 useful/useless nets, 1717/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 222 adder to BLE ...
SYN-4008 : Packed 222 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1022 LUT to BLE ...
SYN-4008 : Packed 1022 LUT and 105 SEQ to BLE.
SYN-4003 : Packing 113 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (113 nodes)...
SYN-4004 : #1: Packed 50 SEQ (983 nodes)...
SYN-4005 : Packed 50 SEQ with LUT/SLICE
SYN-4006 : 873 single LUT's are left
SYN-4006 : 63 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1085/1351 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1332   out of  19600    6.80%
#reg                  218   out of  19600    1.11%
#le                  1395
  #lut only          1177   out of   1395   84.37%
  #reg only            63   out of   1395    4.52%
  #lut&reg            155   out of   1395   11.11%
#dsp                    0   out of     29    0.00%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1395  |1332  |218   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  5.707577s wall, 5.609375s user + 0.140625s system = 5.750000s CPU (100.7%)

RUN-1004 : used memory is 593 MB, reserved memory is 557 MB, peak memory is 951 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (85 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 815 instances
RUN-1001 : 351 mslices, 350 lslices, 45 pads, 61 brams, 0 dsps
RUN-1001 : There are total 1815 nets
RUN-1001 : 1343 nets have 2 pins
RUN-1001 : 279 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 31 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 813 instances, 701 slices, 26 macros(155 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8417, tnet num: 1813, tinst num: 813, tnode num: 9163, tedge num: 13911.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 512 clock pins, and constraint 744 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.140664s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (133.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 562752
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.957082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1065): len = 409972, overlap = 137.25
PHY-3002 : Step(1066): len = 321506, overlap = 137.25
PHY-3002 : Step(1067): len = 275161, overlap = 137.25
PHY-3002 : Step(1068): len = 243849, overlap = 137.25
PHY-3002 : Step(1069): len = 217408, overlap = 135
PHY-3002 : Step(1070): len = 195932, overlap = 140.25
PHY-3002 : Step(1071): len = 176948, overlap = 150.75
PHY-3002 : Step(1072): len = 158945, overlap = 159.5
PHY-3002 : Step(1073): len = 144661, overlap = 170
PHY-3002 : Step(1074): len = 130349, overlap = 174.5
PHY-3002 : Step(1075): len = 116768, overlap = 181.5
PHY-3002 : Step(1076): len = 103356, overlap = 181
PHY-3002 : Step(1077): len = 89323.5, overlap = 181.5
PHY-3002 : Step(1078): len = 78156.4, overlap = 182
PHY-3002 : Step(1079): len = 68168.1, overlap = 182.5
PHY-3002 : Step(1080): len = 56200.8, overlap = 186.75
PHY-3002 : Step(1081): len = 51096, overlap = 184.25
PHY-3002 : Step(1082): len = 43515, overlap = 186.25
PHY-3002 : Step(1083): len = 37661.9, overlap = 184.75
PHY-3002 : Step(1084): len = 32885.8, overlap = 186.5
PHY-3002 : Step(1085): len = 30514.7, overlap = 187
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.60618e-07
PHY-3002 : Step(1086): len = 38201.2, overlap = 187
PHY-3002 : Step(1087): len = 50559.9, overlap = 172.5
PHY-3002 : Step(1088): len = 46277.5, overlap = 173.5
PHY-3002 : Step(1089): len = 42445.4, overlap = 179.25
PHY-3002 : Step(1090): len = 42755.6, overlap = 163.25
PHY-3002 : Step(1091): len = 42671.7, overlap = 161.75
PHY-3002 : Step(1092): len = 43586.1, overlap = 158
PHY-3002 : Step(1093): len = 41941.1, overlap = 159
PHY-3002 : Step(1094): len = 41383.1, overlap = 155.5
PHY-3002 : Step(1095): len = 40603.2, overlap = 154.75
PHY-3002 : Step(1096): len = 40483.8, overlap = 158.5
PHY-3002 : Step(1097): len = 40204.2, overlap = 158.75
PHY-3002 : Step(1098): len = 39518.8, overlap = 158.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.92124e-06
PHY-3002 : Step(1099): len = 44322.4, overlap = 150.75
PHY-3002 : Step(1100): len = 46436.2, overlap = 148
PHY-3002 : Step(1101): len = 45329.9, overlap = 149.75
PHY-3002 : Step(1102): len = 44377.9, overlap = 149.25
PHY-3002 : Step(1103): len = 43724.9, overlap = 151
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.84247e-06
PHY-3002 : Step(1104): len = 48962.3, overlap = 151.25
PHY-3002 : Step(1105): len = 51107, overlap = 160.25
PHY-3002 : Step(1106): len = 50796.4, overlap = 156.75
PHY-3002 : Step(1107): len = 50263.7, overlap = 150.75
PHY-3002 : Step(1108): len = 51428, overlap = 145.5
PHY-3002 : Step(1109): len = 51825.3, overlap = 153.25
PHY-3002 : Step(1110): len = 51362.8, overlap = 151.25
PHY-3002 : Step(1111): len = 49904.9, overlap = 148.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.68495e-06
PHY-3002 : Step(1112): len = 55208.7, overlap = 144.75
PHY-3002 : Step(1113): len = 57989.5, overlap = 144
PHY-3002 : Step(1114): len = 57845.5, overlap = 142.25
PHY-3002 : Step(1115): len = 57480.2, overlap = 133
PHY-3002 : Step(1116): len = 58226.2, overlap = 135
PHY-3002 : Step(1117): len = 59015.8, overlap = 143.5
PHY-3002 : Step(1118): len = 59143, overlap = 139.5
PHY-3002 : Step(1119): len = 57612.1, overlap = 141.75
PHY-3002 : Step(1120): len = 57067.6, overlap = 139.75
PHY-3002 : Step(1121): len = 57921.2, overlap = 142.75
PHY-3002 : Step(1122): len = 58762.2, overlap = 132
PHY-3002 : Step(1123): len = 58342.4, overlap = 133.5
PHY-3002 : Step(1124): len = 57616.7, overlap = 135.25
PHY-3002 : Step(1125): len = 57457, overlap = 137
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.53699e-05
PHY-3002 : Step(1126): len = 60803.6, overlap = 126.75
PHY-3002 : Step(1127): len = 62879.8, overlap = 121.25
PHY-3002 : Step(1128): len = 63246.4, overlap = 125.5
PHY-3002 : Step(1129): len = 62762.7, overlap = 125.25
PHY-3002 : Step(1130): len = 62749.2, overlap = 129.5
PHY-3002 : Step(1131): len = 63093.7, overlap = 134
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.81879e-05
PHY-3002 : Step(1132): len = 65808.6, overlap = 127.5
PHY-3002 : Step(1133): len = 66847.7, overlap = 127.5
PHY-3002 : Step(1134): len = 68499, overlap = 132
PHY-3002 : Step(1135): len = 69876.8, overlap = 130.25
PHY-3002 : Step(1136): len = 69915.7, overlap = 130.75
PHY-3002 : Step(1137): len = 69503.4, overlap = 130.75
PHY-3002 : Step(1138): len = 69208.1, overlap = 137.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.63758e-05
PHY-3002 : Step(1139): len = 70884.6, overlap = 132.75
PHY-3002 : Step(1140): len = 71959.9, overlap = 128
PHY-3002 : Step(1141): len = 72610.5, overlap = 123.75
PHY-3002 : Step(1142): len = 73064.7, overlap = 128.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000104147
PHY-3002 : Step(1143): len = 73633.2, overlap = 123.75
PHY-3002 : Step(1144): len = 75006.9, overlap = 119.25
PHY-3002 : Step(1145): len = 76912.7, overlap = 114.75
PHY-3002 : Step(1146): len = 76600.1, overlap = 119.25
PHY-3002 : Step(1147): len = 76542, overlap = 121.5
PHY-3002 : Step(1148): len = 77030.1, overlap = 123
PHY-3002 : Step(1149): len = 77260.5, overlap = 120.5
PHY-3002 : Step(1150): len = 77390.2, overlap = 122.75
PHY-3002 : Step(1151): len = 77617.4, overlap = 113.75
PHY-3002 : Step(1152): len = 77740, overlap = 113.5
PHY-3002 : Step(1153): len = 77856.7, overlap = 116
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00020496
PHY-3002 : Step(1154): len = 78273.6, overlap = 118.25
PHY-3002 : Step(1155): len = 78797.1, overlap = 120.5
PHY-3002 : Step(1156): len = 79466, overlap = 120.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000320942
PHY-3002 : Step(1157): len = 79790, overlap = 118
PHY-3002 : Step(1158): len = 80167.8, overlap = 116.25
PHY-3002 : Step(1159): len = 80939.3, overlap = 116.25
PHY-3002 : Step(1160): len = 81830.8, overlap = 116
PHY-3002 : Step(1161): len = 82248.2, overlap = 118.25
PHY-3002 : Step(1162): len = 82556.1, overlap = 118.25
PHY-3002 : Step(1163): len = 82994.2, overlap = 116
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000484688
PHY-3002 : Step(1164): len = 83070.3, overlap = 116
PHY-3002 : Step(1165): len = 83486.7, overlap = 113.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000563009
PHY-3002 : Step(1166): len = 83540.2, overlap = 113.75
PHY-3002 : Step(1167): len = 83737.5, overlap = 113.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017175s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.31521e-06
PHY-3002 : Step(1168): len = 103375, overlap = 57.5
PHY-3002 : Step(1169): len = 102053, overlap = 57
PHY-3002 : Step(1170): len = 100062, overlap = 58.25
PHY-3002 : Step(1171): len = 98986.6, overlap = 59
PHY-3002 : Step(1172): len = 98799.8, overlap = 58.5
PHY-3002 : Step(1173): len = 96973.9, overlap = 59.25
PHY-3002 : Step(1174): len = 96556.6, overlap = 59.5
PHY-3002 : Step(1175): len = 95528.9, overlap = 59.75
PHY-3002 : Step(1176): len = 95500.6, overlap = 59.5
PHY-3002 : Step(1177): len = 94823.6, overlap = 60
PHY-3002 : Step(1178): len = 94635.4, overlap = 60
PHY-3002 : Step(1179): len = 94659.8, overlap = 60.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.63043e-06
PHY-3002 : Step(1180): len = 93990.8, overlap = 60.25
PHY-3002 : Step(1181): len = 93966.4, overlap = 59.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.32609e-05
PHY-3002 : Step(1182): len = 93860.8, overlap = 59.25
PHY-3002 : Step(1183): len = 94133.1, overlap = 59.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.65217e-05
PHY-3002 : Step(1184): len = 94327.4, overlap = 59.75
PHY-3002 : Step(1185): len = 95367.6, overlap = 60.25
PHY-3002 : Step(1186): len = 95527.5, overlap = 59.5
PHY-3002 : Step(1187): len = 94955.2, overlap = 58.25
PHY-3002 : Step(1188): len = 94954.3, overlap = 57.25
PHY-3002 : Step(1189): len = 95016.1, overlap = 57
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.30434e-05
PHY-3002 : Step(1190): len = 95236.2, overlap = 56.75
PHY-3002 : Step(1191): len = 95985, overlap = 55.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000106087
PHY-3002 : Step(1192): len = 96939.8, overlap = 54.75
PHY-3002 : Step(1193): len = 99133.4, overlap = 52.5
PHY-3002 : Step(1194): len = 99815.1, overlap = 51.25
PHY-3002 : Step(1195): len = 99949.1, overlap = 51.25
PHY-3002 : Step(1196): len = 100592, overlap = 49.75
PHY-3002 : Step(1197): len = 101174, overlap = 49
PHY-3002 : Step(1198): len = 100929, overlap = 48.5
PHY-3002 : Step(1199): len = 100952, overlap = 47.5
PHY-3002 : Step(1200): len = 101199, overlap = 46.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000212174
PHY-3002 : Step(1201): len = 103482, overlap = 43.25
PHY-3002 : Step(1202): len = 105227, overlap = 40
PHY-3002 : Step(1203): len = 106095, overlap = 36.5
PHY-3002 : Step(1204): len = 106329, overlap = 34
PHY-3002 : Step(1205): len = 106089, overlap = 32.5
PHY-3002 : Step(1206): len = 105888, overlap = 30.5
PHY-3002 : Step(1207): len = 105887, overlap = 28.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000424347
PHY-3002 : Step(1208): len = 107766, overlap = 25.75
PHY-3002 : Step(1209): len = 108236, overlap = 24.25
PHY-3002 : Step(1210): len = 108245, overlap = 23.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000848695
PHY-3002 : Step(1211): len = 108961, overlap = 20.75
PHY-3002 : Step(1212): len = 109210, overlap = 19.75
PHY-3002 : Step(1213): len = 109204, overlap = 19.5
PHY-3002 : Step(1214): len = 108470, overlap = 21.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.32547e-05
PHY-3002 : Step(1215): len = 108019, overlap = 39.5
PHY-3002 : Step(1216): len = 107519, overlap = 37
PHY-3002 : Step(1217): len = 107615, overlap = 36.5
PHY-3002 : Step(1218): len = 107770, overlap = 35.25
PHY-3002 : Step(1219): len = 107756, overlap = 34.75
PHY-3002 : Step(1220): len = 107460, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000166509
PHY-3002 : Step(1221): len = 109171, overlap = 30.5
PHY-3002 : Step(1222): len = 109567, overlap = 27.75
PHY-3002 : Step(1223): len = 109869, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000333019
PHY-3002 : Step(1224): len = 111144, overlap = 22.75
PHY-3002 : Step(1225): len = 111832, overlap = 21
PHY-3002 : Step(1226): len = 111980, overlap = 21
PHY-3002 : Step(1227): len = 111895, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.168441s wall, 0.218750s user + 0.078125s system = 0.296875s CPU (176.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000648461
PHY-3002 : Step(1228): len = 117805, overlap = 10.25
PHY-3002 : Step(1229): len = 116785, overlap = 11.25
PHY-3002 : Step(1230): len = 115684, overlap = 13
PHY-3002 : Step(1231): len = 115057, overlap = 16.25
PHY-3002 : Step(1232): len = 114502, overlap = 18
PHY-3002 : Step(1233): len = 114132, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00124372
PHY-3002 : Step(1234): len = 114775, overlap = 18
PHY-3002 : Step(1235): len = 114833, overlap = 18
PHY-3002 : Step(1236): len = 114859, overlap = 17.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00248745
PHY-3002 : Step(1237): len = 115199, overlap = 17.5
PHY-3002 : Step(1238): len = 115243, overlap = 17.5
PHY-3002 : Step(1239): len = 115243, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008160s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (191.5%)

PHY-3001 : Legalized: Len = 118080, Over = 0
PHY-3001 : Final: Len = 118080, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 398400, over cnt = 31(0%), over = 33, worst = 2
PHY-1002 : len = 398536, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 398568, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 398584, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 393944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.087631s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (124.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 760 has valid locations, 11 needs to be replaced
PHY-3001 : design contains 822 instances, 710 slices, 26 macros(155 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8489, tnet num: 1822, tinst num: 822, tnode num: 9280, tedge num: 14037.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1822 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 530 clock pins, and constraint 789 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.159687s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 118991
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.956531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1240): len = 118823, overlap = 0
PHY-3002 : Step(1241): len = 118856, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003745s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.67889e-05
PHY-3002 : Step(1242): len = 118793, overlap = 2
PHY-3002 : Step(1243): len = 118793, overlap = 2
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000193578
PHY-3002 : Step(1244): len = 118816, overlap = 1.5
PHY-3002 : Step(1245): len = 118816, overlap = 1.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000118073
PHY-3002 : Step(1246): len = 118837, overlap = 1.25
PHY-3002 : Step(1247): len = 118837, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010439s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.956531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000206953
PHY-3002 : Step(1248): len = 118898, overlap = 1
PHY-3002 : Step(1249): len = 118898, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005318s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 118936, Over = 0
PHY-3001 : Final: Len = 118936, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  5.553200s wall, 11.593750s user + 3.171875s system = 14.765625s CPU (265.9%)

RUN-1004 : used memory is 593 MB, reserved memory is 557 MB, peak memory is 951 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 615 to 472
PHY-1001 : Pin misalignment score is improved from 472 to 468
PHY-1001 : Pin misalignment score is improved from 468 to 466
PHY-1001 : Pin misalignment score is improved from 466 to 466
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 824 instances
RUN-1001 : 354 mslices, 356 lslices, 45 pads, 61 brams, 0 dsps
RUN-1001 : There are total 1824 nets
RUN-1001 : 1339 nets have 2 pins
RUN-1001 : 281 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 36 nets have [11 - 20] pins
RUN-1001 : 75 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 397168, over cnt = 33(0%), over = 35, worst = 2
PHY-1002 : len = 397408, over cnt = 20(0%), over = 21, worst = 2
PHY-1002 : len = 397456, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 397440, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 392984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.086627s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (144.3%)

PHY-1001 : End global routing;  0.269508s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (116.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.355681s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (96.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 552824, over cnt = 57(0%), over = 57, worst = 1
PHY-1001 : End Routed; 7.314807s wall, 8.328125s user + 0.187500s system = 8.515625s CPU (116.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 550680, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 1; 0.134249s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (116.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 550400, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.044506s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 550320, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 550320
PHY-1001 : End DR Iter 3; 0.021021s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (297.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.732050s wall, 10.406250s user + 0.562500s system = 10.968750s CPU (112.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.253944s wall, 10.953125s user + 0.593750s system = 11.546875s CPU (112.6%)

RUN-1004 : used memory is 616 MB, reserved memory is 582 MB, peak memory is 971 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1350   out of  19600    6.89%
#reg                  227   out of  19600    1.16%
#le                  1413
  #lut only          1186   out of   1413   83.93%
  #reg only            63   out of   1413    4.46%
  #lut&reg            164   out of   1413   11.61%
#dsp                    0   out of     29    0.00%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 824
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1824, pip num: 26059
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1632 valid insts, and 66360 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  3.799679s wall, 22.578125s user + 0.062500s system = 22.640625s CPU (595.9%)

RUN-1004 : used memory is 617 MB, reserved memory is 582 MB, peak memory is 971 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.399744s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (100.5%)

RUN-1004 : used memory is 687 MB, reserved memory is 657 MB, peak memory is 971 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.311942s wall, 0.328125s user + 0.625000s system = 0.953125s CPU (8.4%)

RUN-1004 : used memory is 716 MB, reserved memory is 688 MB, peak memory is 971 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.876672s wall, 1.843750s user + 0.750000s system = 2.593750s CPU (18.7%)

RUN-1004 : used memory is 655 MB, reserved memory is 625 MB, peak memory is 971 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
HDL-1007 : analyze verilog file ../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../RTL/Driver.v
HDL-1007 : analyze verilog file ../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../RTL/test_camera.v
HDL-1007 : analyze verilog file ../RTL/camera_init.v
HDL-1007 : analyze verilog file al_ip/ip_pll.v
HDL-1007 : analyze verilog file al_ip/img_cache.v
RUN-1002 : start command "elaborate -top test_camera"
HDL-1007 : elaborate module test_camera in ../RTL/test_camera.v(14)
HDL-1007 : elaborate module ip_pll in al_ip/ip_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=3,CLKC0_DIV=12,CLKC1_DIV=25,CLKC2_DIV=75,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=11,CLKC1_CPHASE=24,CLKC2_CPHASE=74,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ../RTL/camera_init.v(14)
HDL-1007 : elaborate module i2c_module in ../RTL/i2c_module.v(2)
HDL-1007 : elaborate module Driver in ../RTL/Driver.v(11)
HDL-1007 : elaborate module camera_reader in ../RTL/camera_reader.v(14)
HDL-1007 : elaborate module img_cache in al_ip/img_cache.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW") in C:/Anlogic/TD4.6.1/arch/eagle_macro.v(1072)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 16 for port 'addra' in ../RTL/test_camera.v(180)
HDL-1200 : Current top model is test_camera
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc SparkRoad.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1; SLEWRATE = FAST;  "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1; SLEWRATE = FAST;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "test_camera"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 53 instances.
SYN-1016 : Merged 243 instances.
SYN-1011 : Flatten model test_camera
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1016 : Merged 19 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4105/87 useful/useless nets, 3953/58 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 938 distributor mux.
SYN-1016 : Merged 3316 instances.
SYN-1015 : Optimize round 1, 4534 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4501/210 useful/useless nets, 4349/2139 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2220 better
SYN-1014 : Optimize round 3
SYN-1032 : 4500/0 useful/useless nets, 4348/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.050496s wall, 1.015625s user + 0.046875s system = 1.062500s CPU (101.1%)

RUN-1004 : used memory is 630 MB, reserved memory is 600 MB, peak memory is 971 MB
RUN-1002 : start command "report_area -file cam_rtl.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates         3534
  #and               1932
  #nand                 0
  #or                 580
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                285
  #bufif1               1
  #MX21               521
  #FADD                 0
  #DFF                215
  #LATCH                0
#MACRO_ADD             26
#MACRO_EQ             236
#MACRO_MUX            547

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------+
|Instance |Module      |gates  |seq    |macros |
+----------------------------------------------+
|top      |test_camera |3318   |215    |264    |
+----------------------------------------------+

RUN-1002 : start command "export_db cam_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea cam_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5135/8 useful/useless nets, 4727/0 useful/useless insts
SYN-1016 : Merged 216 instances.
SYN-2571 : Optimize after map_dsp, round 1, 216 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4919/0 useful/useless nets, 4511/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7253/0 useful/useless nets, 6845/0 useful/useless insts
SYN-1016 : Merged 1953 instances.
SYN-2501 : Optimize round 1, 3781 better
SYN-2501 : Optimize round 2
SYN-1032 : 5300/0 useful/useless nets, 4892/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 26 macro adder
SYN-1032 : 7655/12 useful/useless nets, 7247/12 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1531 (3.28), #lev = 28 (3.93)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6537 instances into 1027 LUTs, name keeping = 30%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "test_camera" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2128/0 useful/useless nets, 1720/1 useful/useless insts
SYN-1015 : Optimize round 1, 4 better
SYN-1014 : Optimize round 2
SYN-1032 : 2125/0 useful/useless nets, 1717/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 218 DFF/LATCH to SEQ ...
SYN-4009 : Pack 11 carry chain into lslice
SYN-4007 : Packing 222 adder to BLE ...
SYN-4008 : Packed 222 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1022 LUT to BLE ...
SYN-4008 : Packed 1022 LUT and 105 SEQ to BLE.
SYN-4003 : Packing 113 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (113 nodes)...
SYN-4004 : #1: Packed 50 SEQ (983 nodes)...
SYN-4005 : Packed 50 SEQ with LUT/SLICE
SYN-4006 : 873 single LUT's are left
SYN-4006 : 63 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1085/1351 primitive instances ...
RUN-1002 : start command "report_area -file cam_gate.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1332   out of  19600    6.80%
#reg                  218   out of  19600    1.11%
#le                  1395
  #lut only          1177   out of   1395   84.37%
  #reg only            63   out of   1395    4.52%
  #lut&reg            155   out of   1395   11.11%
#dsp                    0   out of     29    0.00%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module      |le    |lut   |seq   |
+-------------------------------------------+
|top      |test_camera |1395  |1332  |218   |
+-------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea cam_gate.area" in  5.600477s wall, 5.515625s user + 0.031250s system = 5.546875s CPU (99.0%)

RUN-1004 : used memory is 631 MB, reserved memory is 600 MB, peak memory is 971 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "export_db cam_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (85 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 815 instances
RUN-1001 : 351 mslices, 350 lslices, 45 pads, 61 brams, 0 dsps
RUN-1001 : There are total 1815 nets
RUN-1001 : 1343 nets have 2 pins
RUN-1001 : 279 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 31 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 813 instances, 701 slices, 26 macros(155 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8417, tnet num: 1813, tinst num: 813, tnode num: 9163, tedge num: 13911.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 512 clock pins, and constraint 744 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.161086s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (135.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 562752
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.957082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1250): len = 421535, overlap = 137.25
PHY-3002 : Step(1251): len = 334386, overlap = 137.25
PHY-3002 : Step(1252): len = 295904, overlap = 135
PHY-3002 : Step(1253): len = 248810, overlap = 135
PHY-3002 : Step(1254): len = 224152, overlap = 135
PHY-3002 : Step(1255): len = 198946, overlap = 139.75
PHY-3002 : Step(1256): len = 173800, overlap = 142.5
PHY-3002 : Step(1257): len = 153731, overlap = 146.75
PHY-3002 : Step(1258): len = 129235, overlap = 152.25
PHY-3002 : Step(1259): len = 121970, overlap = 154.75
PHY-3002 : Step(1260): len = 113600, overlap = 161.25
PHY-3002 : Step(1261): len = 96829.2, overlap = 171.5
PHY-3002 : Step(1262): len = 79178.1, overlap = 181
PHY-3002 : Step(1263): len = 73293.1, overlap = 183
PHY-3002 : Step(1264): len = 66899.1, overlap = 183
PHY-3002 : Step(1265): len = 48834.5, overlap = 190.75
PHY-3002 : Step(1266): len = 44599.3, overlap = 193
PHY-3002 : Step(1267): len = 40088.1, overlap = 194
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96178e-06
PHY-3002 : Step(1268): len = 51931.7, overlap = 194.25
PHY-3002 : Step(1269): len = 56254, overlap = 191.5
PHY-3002 : Step(1270): len = 47996.2, overlap = 187.75
PHY-3002 : Step(1271): len = 42607.7, overlap = 188.75
PHY-3002 : Step(1272): len = 42588.8, overlap = 187.75
PHY-3002 : Step(1273): len = 42200.6, overlap = 185.25
PHY-3002 : Step(1274): len = 39128.6, overlap = 180.5
PHY-3002 : Step(1275): len = 37727.8, overlap = 177.75
PHY-3002 : Step(1276): len = 37126.6, overlap = 178
PHY-3002 : Step(1277): len = 36042.5, overlap = 177.5
PHY-3002 : Step(1278): len = 36042.2, overlap = 174.75
PHY-3002 : Step(1279): len = 35668.2, overlap = 173.25
PHY-3002 : Step(1280): len = 35557.7, overlap = 173.75
PHY-3002 : Step(1281): len = 35375.2, overlap = 172.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.92355e-06
PHY-3002 : Step(1282): len = 39577, overlap = 172.5
PHY-3002 : Step(1283): len = 39709.9, overlap = 170.75
PHY-3002 : Step(1284): len = 40011.4, overlap = 167.75
PHY-3002 : Step(1285): len = 40846.1, overlap = 165.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.8471e-06
PHY-3002 : Step(1286): len = 45384.1, overlap = 154
PHY-3002 : Step(1287): len = 48275.4, overlap = 149.75
PHY-3002 : Step(1288): len = 49548.4, overlap = 147.25
PHY-3002 : Step(1289): len = 48189.4, overlap = 147.5
PHY-3002 : Step(1290): len = 48001.6, overlap = 148.75
PHY-3002 : Step(1291): len = 49109, overlap = 148
PHY-3002 : Step(1292): len = 49096.1, overlap = 152.75
PHY-3002 : Step(1293): len = 48106.5, overlap = 155
PHY-3002 : Step(1294): len = 48375.2, overlap = 155.75
PHY-3002 : Step(1295): len = 48551.3, overlap = 157.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.56942e-05
PHY-3002 : Step(1296): len = 52620.6, overlap = 162.25
PHY-3002 : Step(1297): len = 53861, overlap = 155.75
PHY-3002 : Step(1298): len = 54827.1, overlap = 156
PHY-3002 : Step(1299): len = 54704.5, overlap = 153.5
PHY-3002 : Step(1300): len = 54249, overlap = 155.75
PHY-3002 : Step(1301): len = 54857.4, overlap = 155
PHY-3002 : Step(1302): len = 56429.8, overlap = 149
PHY-3002 : Step(1303): len = 55793.7, overlap = 142
PHY-3002 : Step(1304): len = 55924.5, overlap = 142.5
PHY-3002 : Step(1305): len = 56065.8, overlap = 147
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.13884e-05
PHY-3002 : Step(1306): len = 59619.3, overlap = 140.75
PHY-3002 : Step(1307): len = 60644.3, overlap = 136.25
PHY-3002 : Step(1308): len = 61594.8, overlap = 125.25
PHY-3002 : Step(1309): len = 61783.7, overlap = 128.25
PHY-3002 : Step(1310): len = 62079.3, overlap = 128.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.0645e-05
PHY-3002 : Step(1311): len = 65216.6, overlap = 125.75
PHY-3002 : Step(1312): len = 66445.3, overlap = 121.25
PHY-3002 : Step(1313): len = 68050.3, overlap = 122
PHY-3002 : Step(1314): len = 68915.6, overlap = 130.25
PHY-3002 : Step(1315): len = 69304.7, overlap = 132
PHY-3002 : Step(1316): len = 69841.9, overlap = 134.75
PHY-3002 : Step(1317): len = 70159.5, overlap = 131.5
PHY-3002 : Step(1318): len = 70295.3, overlap = 131.5
PHY-3002 : Step(1319): len = 70637.6, overlap = 129.25
PHY-3002 : Step(1320): len = 71010, overlap = 131.75
PHY-3002 : Step(1321): len = 71079.2, overlap = 134
PHY-3002 : Step(1322): len = 70937.1, overlap = 131.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000116514
PHY-3002 : Step(1323): len = 72142.1, overlap = 138
PHY-3002 : Step(1324): len = 73174.4, overlap = 140.25
PHY-3002 : Step(1325): len = 74055.1, overlap = 138
PHY-3002 : Step(1326): len = 75273.9, overlap = 135.75
PHY-3002 : Step(1327): len = 75445, overlap = 131
PHY-3002 : Step(1328): len = 75407, overlap = 131
PHY-3002 : Step(1329): len = 75382.5, overlap = 126.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000221656
PHY-3002 : Step(1330): len = 76674.3, overlap = 138
PHY-3002 : Step(1331): len = 77296.7, overlap = 135.75
PHY-3002 : Step(1332): len = 77866.5, overlap = 131.25
PHY-3002 : Step(1333): len = 78535.3, overlap = 129
PHY-3002 : Step(1334): len = 78856.8, overlap = 126.75
PHY-3002 : Step(1335): len = 79112.9, overlap = 119.25
PHY-3002 : Step(1336): len = 79334.2, overlap = 123
PHY-3002 : Step(1337): len = 79507.1, overlap = 117.75
PHY-3002 : Step(1338): len = 79584.3, overlap = 115.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000400123
PHY-3002 : Step(1339): len = 79940.9, overlap = 115.5
PHY-3002 : Step(1340): len = 80283.3, overlap = 115.5
PHY-3002 : Step(1341): len = 80612.8, overlap = 115.5
PHY-3002 : Step(1342): len = 81009.6, overlap = 119
PHY-3002 : Step(1343): len = 81529.2, overlap = 117.5
PHY-3002 : Step(1344): len = 81667.2, overlap = 117.25
PHY-3002 : Step(1345): len = 81841, overlap = 114.75
PHY-3002 : Step(1346): len = 82141.3, overlap = 116.25
PHY-3002 : Step(1347): len = 82515.1, overlap = 113.25
PHY-3002 : Step(1348): len = 82679.6, overlap = 113.25
PHY-3002 : Step(1349): len = 82944.6, overlap = 113.25
PHY-3002 : Step(1350): len = 83283, overlap = 112
PHY-3002 : Step(1351): len = 83728.6, overlap = 113
PHY-3002 : Step(1352): len = 83776.8, overlap = 113
PHY-3002 : Step(1353): len = 83900.5, overlap = 113
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000678964
PHY-3002 : Step(1354): len = 84062.6, overlap = 113
PHY-3002 : Step(1355): len = 84540, overlap = 112.75
PHY-3002 : Step(1356): len = 84924.5, overlap = 110.5
PHY-3002 : Step(1357): len = 85001.8, overlap = 110.5
PHY-3002 : Step(1358): len = 85023.1, overlap = 115
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000899499
PHY-3002 : Step(1359): len = 85143.6, overlap = 112.75
PHY-3002 : Step(1360): len = 85489.6, overlap = 112.75
PHY-3002 : Step(1361): len = 85866.4, overlap = 110.25
PHY-3002 : Step(1362): len = 85931.2, overlap = 110
PHY-3002 : Step(1363): len = 86079.3, overlap = 109.75
PHY-3002 : Step(1364): len = 86440.5, overlap = 110
PHY-3002 : Step(1365): len = 86629.5, overlap = 105.5
PHY-3002 : Step(1366): len = 86756.2, overlap = 105.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00121734
PHY-3002 : Step(1367): len = 86876.8, overlap = 105.25
PHY-3002 : Step(1368): len = 87223.4, overlap = 105.25
PHY-3002 : Step(1369): len = 87505.2, overlap = 109.5
PHY-3002 : Step(1370): len = 87579.6, overlap = 109.25
PHY-3002 : Step(1371): len = 87703.4, overlap = 111.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00140971
PHY-3002 : Step(1372): len = 87778.3, overlap = 111.25
PHY-3002 : Step(1373): len = 88111.6, overlap = 112.5
PHY-3002 : Step(1374): len = 88395.6, overlap = 110
PHY-3002 : Step(1375): len = 88464.5, overlap = 109.75
PHY-3002 : Step(1376): len = 88560, overlap = 109.75
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00141942
PHY-3002 : Step(1377): len = 88594.4, overlap = 109.5
PHY-3002 : Step(1378): len = 88792, overlap = 109.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029858s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (261.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.28867e-06
PHY-3002 : Step(1379): len = 100516, overlap = 53.5
PHY-3002 : Step(1380): len = 99118.6, overlap = 51.25
PHY-3002 : Step(1381): len = 97590.8, overlap = 51.25
PHY-3002 : Step(1382): len = 97429.1, overlap = 53.5
PHY-3002 : Step(1383): len = 96389.8, overlap = 53.75
PHY-3002 : Step(1384): len = 95419.2, overlap = 54
PHY-3002 : Step(1385): len = 95172, overlap = 50
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.05773e-05
PHY-3002 : Step(1386): len = 94178.5, overlap = 51.5
PHY-3002 : Step(1387): len = 94014.7, overlap = 52.5
PHY-3002 : Step(1388): len = 94014.7, overlap = 52.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.11547e-05
PHY-3002 : Step(1389): len = 93941.4, overlap = 52.25
PHY-3002 : Step(1390): len = 94141.5, overlap = 52.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.23094e-05
PHY-3002 : Step(1391): len = 94393.8, overlap = 52.75
PHY-3002 : Step(1392): len = 95029.1, overlap = 51.5
PHY-3002 : Step(1393): len = 96033.5, overlap = 48
PHY-3002 : Step(1394): len = 97174.5, overlap = 47.75
PHY-3002 : Step(1395): len = 97933.8, overlap = 48.25
PHY-3002 : Step(1396): len = 97622.2, overlap = 47.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.46188e-05
PHY-3002 : Step(1397): len = 97746.2, overlap = 46.5
PHY-3002 : Step(1398): len = 97910.8, overlap = 46.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000169238
PHY-3002 : Step(1399): len = 98918.9, overlap = 45.5
PHY-3002 : Step(1400): len = 103581, overlap = 38
PHY-3002 : Step(1401): len = 104750, overlap = 35.25
PHY-3002 : Step(1402): len = 105445, overlap = 32.5
PHY-3002 : Step(1403): len = 105919, overlap = 30.75
PHY-3002 : Step(1404): len = 104554, overlap = 32.75
PHY-3002 : Step(1405): len = 104130, overlap = 32.25
PHY-3002 : Step(1406): len = 103753, overlap = 31.75
PHY-3002 : Step(1407): len = 103858, overlap = 30.75
PHY-3002 : Step(1408): len = 103480, overlap = 30.25
PHY-3002 : Step(1409): len = 103419, overlap = 29.25
PHY-3002 : Step(1410): len = 103170, overlap = 29.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000338475
PHY-3002 : Step(1411): len = 104148, overlap = 28.5
PHY-3002 : Step(1412): len = 104537, overlap = 25.5
PHY-3002 : Step(1413): len = 104593, overlap = 23.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00067695
PHY-3002 : Step(1414): len = 104975, overlap = 22.75
PHY-3002 : Step(1415): len = 105119, overlap = 22.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.1221e-05
PHY-3002 : Step(1416): len = 104887, overlap = 41.25
PHY-3002 : Step(1417): len = 104589, overlap = 37.75
PHY-3002 : Step(1418): len = 104618, overlap = 36.75
PHY-3002 : Step(1419): len = 104525, overlap = 38
PHY-3002 : Step(1420): len = 104483, overlap = 36
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000122442
PHY-3002 : Step(1421): len = 106089, overlap = 29.75
PHY-3002 : Step(1422): len = 106604, overlap = 29.75
PHY-3002 : Step(1423): len = 106932, overlap = 28
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000244884
PHY-3002 : Step(1424): len = 108014, overlap = 24.75
PHY-3002 : Step(1425): len = 108712, overlap = 22
PHY-3002 : Step(1426): len = 108923, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.190607s wall, 0.187500s user + 0.125000s system = 0.312500s CPU (163.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.957082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000599267
PHY-3002 : Step(1427): len = 115322, overlap = 5.75
PHY-3002 : Step(1428): len = 114136, overlap = 9.75
PHY-3002 : Step(1429): len = 113065, overlap = 14.5
PHY-3002 : Step(1430): len = 112357, overlap = 17.25
PHY-3002 : Step(1431): len = 111982, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00119853
PHY-3002 : Step(1432): len = 112514, overlap = 19.25
PHY-3002 : Step(1433): len = 112684, overlap = 19.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00239707
PHY-3002 : Step(1434): len = 112855, overlap = 19.25
PHY-3002 : Step(1435): len = 112962, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007898s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (197.8%)

PHY-3001 : Legalized: Len = 115572, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1.
PHY-3001 : Final: Len = 115590, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 383056, over cnt = 42(0%), over = 50, worst = 2
PHY-1002 : len = 383184, over cnt = 33(0%), over = 38, worst = 2
PHY-1002 : len = 383128, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 383128, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 372856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.089111s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (122.7%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 45 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 753 has valid locations, 48 needs to be replaced
PHY-3001 : design contains 852 instances, 740 slices, 26 macros(155 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 8879, tnet num: 1852, tinst num: 852, tnode num: 9811, tedge num: 14529.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1852 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 590 clock pins, and constraint 930 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.165102s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (123.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 126315
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1436): len = 125278, overlap = 0.25
PHY-3002 : Step(1437): len = 124909, overlap = 1
PHY-3002 : Step(1438): len = 124972, overlap = 0
PHY-3002 : Step(1439): len = 124837, overlap = 0.75
PHY-3002 : Step(1440): len = 124742, overlap = 2.25
PHY-3002 : Step(1441): len = 124742, overlap = 2.25
PHY-3002 : Step(1442): len = 124617, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003690s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.67675e-05
PHY-3002 : Step(1443): len = 124629, overlap = 5.5
PHY-3002 : Step(1444): len = 124627, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.35351e-05
PHY-3002 : Step(1445): len = 124557, overlap = 5.75
PHY-3002 : Step(1446): len = 124557, overlap = 5.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.55606e-05
PHY-3002 : Step(1447): len = 124592, overlap = 9
PHY-3002 : Step(1448): len = 124592, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010004s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (156.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954694
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00071012
PHY-3002 : Step(1449): len = 124997, overlap = 2.75
PHY-3002 : Step(1450): len = 125073, overlap = 4.5
PHY-3002 : Step(1451): len = 125187, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005500s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 125445, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 4.
PHY-3001 : Final: Len = 125449, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  6.250925s wall, 12.953125s user + 3.671875s system = 16.625000s CPU (266.0%)

RUN-1004 : used memory is 630 MB, reserved memory is 599 MB, peak memory is 971 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.1/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 621 to 461
PHY-1001 : Pin misalignment score is improved from 461 to 454
PHY-1001 : Pin misalignment score is improved from 454 to 454
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 854 instances
RUN-1001 : 354 mslices, 386 lslices, 45 pads, 61 brams, 0 dsps
RUN-1001 : There are total 1854 nets
RUN-1001 : 1339 nets have 2 pins
RUN-1001 : 267 nets have [3 - 5] pins
RUN-1001 : 99 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 76 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 378056, over cnt = 51(0%), over = 60, worst = 2
PHY-1002 : len = 378200, over cnt = 40(0%), over = 46, worst = 2
PHY-1002 : len = 377968, over cnt = 16(0%), over = 18, worst = 2
PHY-1002 : len = 376376, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 375384, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 373480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.093798s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.9%)

PHY-1001 : End global routing;  0.199288s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (101.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.416319s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (97.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 90% nets.
PHY-1002 : len = 548168, over cnt = 66(0%), over = 66, worst = 1
PHY-1001 : End Routed; 6.195743s wall, 7.437500s user + 0.421875s system = 7.859375s CPU (126.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 544720, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 1; 0.139712s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 544536, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.053981s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (86.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 544536, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 544536
PHY-1001 : End DR Iter 3; 0.017659s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (265.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  8.714757s wall, 9.890625s user + 0.640625s system = 10.531250s CPU (120.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  9.134727s wall, 10.312500s user + 0.671875s system = 10.984375s CPU (120.2%)

RUN-1004 : used memory is 654 MB, reserved memory is 623 MB, peak memory is 1012 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                 1410   out of  19600    7.19%
#reg                  257   out of  19600    1.31%
#le                  1473
  #lut only          1216   out of   1473   82.55%
  #reg only            63   out of   1473    4.28%
  #lut&reg            194   out of   1473   13.17%
#dsp                    0   out of     29    0.00%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   45   out of    188   23.94%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 854
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1854, pip num: 27154
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1576 valid insts, and 69507 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  3.904731s wall, 22.671875s user + 0.109375s system = 22.781250s CPU (583.4%)

RUN-1004 : used memory is 655 MB, reserved memory is 623 MB, peak memory is 1012 MB
RUN-1002 : start command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit cam.bit" in  1.393145s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (99.8%)

RUN-1004 : used memory is 707 MB, reserved memory is 680 MB, peak memory is 1012 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  11.279031s wall, 0.406250s user + 0.578125s system = 0.984375s CPU (8.7%)

RUN-1004 : used memory is 736 MB, reserved memory is 711 MB, peak memory is 1012 MB
RUN-1003 : finish command "download -bit cam.bit -mode jtag -spd 6 -sec 64 -cable 0" in  13.839090s wall, 1.875000s user + 0.671875s system = 2.546875s CPU (18.4%)

RUN-1004 : used memory is 670 MB, reserved memory is 642 MB, peak memory is 1012 MB
GUI-1001 : Download success!
