Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_controller_tb_behav xil_defaultlib.spi_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'o_mosi' [C:/Projects/VivadoProjects/spi_controller/spi_controller.srcs/sim_1/new/spi_controller_tb.sv:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'i_divider' [C:/Projects/VivadoProjects/spi_controller/spi_controller.srcs/sources_1/new/spi_controller.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.serial_clock
Compiling module xil_defaultlib.fifo_buffer(DEPTH=4)
Compiling module xil_defaultlib.fifo_buffer(DATA_WIDTH=2,DEPTH=4...
Compiling module xil_defaultlib.spi_controller
Compiling module xil_defaultlib.spi_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_controller_tb_behav
