launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/P33111_3/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/P33111_3/lab1/lab1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj adder_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/P33111_3/lab1/lab1.srcs/sources_1/new/lab1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/P33111_3/lab1/lab1.srcs/sim_1/new/lab1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/P33111_3/lab1/lab1.sim/sim_1/behav/xsim'
xelab -wto be2957b9391e44c9aaf4ae2a9143844e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_tb_behav xil_defaultlib.adder_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/SOFT/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto be2957b9391e44c9aaf4ae2a9143844e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_tb_behav xil_defaultlib.adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab1
Compiling module xil_defaultlib.adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/P33111_3/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_tb_behav -key {Behavioral:sim_1:Functional:adder_tb} -tclbatch {adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source adder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [0, 0, 0, 0, 0]; out=0;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [1, 0, 0, 0, 0]; out=0;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [0, 1, 0, 0, 0]; out=0;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [1, 1, 0, 0, 0]; out=0;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [0, 0, 1, 0, 0]; out=0;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [1, 0, 1, 0, 0]; out=0;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [0, 1, 1, 0, 0]; out=0;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [1, 1, 1, 0, 0]; out=1;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [0, 0, 0, 1, 0]; out=0;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [1, 0, 0, 1, 0]; out=0;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [0, 1, 0, 1, 0]; out=0;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [1, 1, 0, 1, 0]; out=1;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [0, 0, 1, 1, 0]; out=0;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [1, 0, 1, 1, 0]; out=1;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [0, 1, 1, 1, 0]; out=1;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [1, 1, 1, 1, 0]; out=1;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [0, 0, 0, 0, 1]; out=0;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [1, 0, 0, 0, 1]; out=0;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [0, 1, 0, 0, 1]; out=0;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [1, 1, 0, 0, 1]; out=1;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [0, 0, 1, 0, 1]; out=0;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [1, 0, 1, 0, 1]; out=1;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [0, 1, 1, 0, 1]; out=1;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [1, 1, 1, 0, 1]; out=1;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [0, 0, 0, 1, 1]; out=0;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [1, 0, 0, 1, 1]; out=1;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [0, 1, 0, 1, 1]; out=1;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [1, 1, 0, 1, 1]; out=1;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [0, 0, 1, 1, 1]; out=1;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [1, 0, 1, 1, 1]; out=1;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [0, 1, 1, 1, 1]; out=1;

The lab1 output is correct!!!
[a1, a2, a3, a4, a5] = [1, 1, 1, 1, 1]; out=1;

$stop called at time : 330 ns : File "/home/P33111_3/lab1/lab1.srcs/sim_1/new/lab1_1.v" Line 58
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7007.984 ; gain = 3.000 ; free physical = 2331 ; free virtual = 20741
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 7007.984 ; gain = 3.000 ; free physical = 2331 ; free virtual = 20741
