ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.dma_deinit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	dma_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	dma_deinit:
  26              	.LVL0:
  27              	.LFB116:
  28              		.file 1 "lib/GD32F4xx/Source/gd32f4xx_dma.c"
   1:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
   2:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \file    gd32f4xx_dma.c
   3:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief   DMA driver
   4:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   5:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   6:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   7:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   8:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
   9:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
  10:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*
  11:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  12:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
  13:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     Redistribution and use in source and binary forms, with or without modification,
  14:lib/GD32F4xx/Source/gd32f4xx_dma.c **** are permitted provided that the following conditions are met:
  15:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
  16:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     1. Redistributions of source code must retain the above copyright notice, this
  17:lib/GD32F4xx/Source/gd32f4xx_dma.c ****        list of conditions and the following disclaimer.
  18:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  19:lib/GD32F4xx/Source/gd32f4xx_dma.c ****        this list of conditions and the following disclaimer in the documentation
  20:lib/GD32F4xx/Source/gd32f4xx_dma.c ****        and/or other materials provided with the distribution.
  21:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  22:lib/GD32F4xx/Source/gd32f4xx_dma.c ****        may be used to endorse or promote products derived from this software without
  23:lib/GD32F4xx/Source/gd32f4xx_dma.c ****        specific prior written permission.
  24:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
  25:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  26:lib/GD32F4xx/Source/gd32f4xx_dma.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  27:lib/GD32F4xx/Source/gd32f4xx_dma.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  28:lib/GD32F4xx/Source/gd32f4xx_dma.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  29:lib/GD32F4xx/Source/gd32f4xx_dma.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  30:lib/GD32F4xx/Source/gd32f4xx_dma.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 2


  31:lib/GD32F4xx/Source/gd32f4xx_dma.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  32:lib/GD32F4xx/Source/gd32f4xx_dma.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:lib/GD32F4xx/Source/gd32f4xx_dma.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  34:lib/GD32F4xx/Source/gd32f4xx_dma.c **** OF SUCH DAMAGE.
  35:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
  36:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
  37:lib/GD32F4xx/Source/gd32f4xx_dma.c **** #include "gd32f4xx_dma.h"
  38:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
  39:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*  DMA register bit offset */
  40:lib/GD32F4xx/Source/gd32f4xx_dma.c **** #define CHXCTL_PERIEN_OFFSET            ((uint32_t)25U)
  41:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
  42:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
  43:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    deinitialize DMA a channel registers
  44:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
  45:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
  46:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel is deinitialized
  47:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
  48:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
  49:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
  50:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
  51:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_deinit(uint32_t dma_periph, dma_channel_enum channelx)
  52:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
  29              		.loc 1 52 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  53:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* disable DMA a channel */
  54:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
  34              		.loc 1 54 5 view .LVU1
  35              		.loc 1 54 37 is_stmt 0 view .LVU2
  36 0000 01EB410C 		add	ip, r1, r1, lsl #1
  37 0004 00EBCC03 		add	r3, r0, ip, lsl #3
  55:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* reset DMA channel registers */
  56:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = DMA_CHCTL_RESET_VALUE;
  57:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  58:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
  59:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHM0ADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  60:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHM1ADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  61:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHFCTL(dma_periph, channelx) = DMA_CHFCTL_RESET_VALUE;
  62:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
  38              		.loc 1 62 7 view .LVU3
  39 0008 0329     		cmp	r1, #3
  54:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* reset DMA channel registers */
  40              		.loc 1 54 37 view .LVU4
  41 000a 1A69     		ldr	r2, [r3, #16]
  42 000c 22F00102 		bic	r2, r2, #1
  43 0010 1A61     		str	r2, [r3, #16]
  56:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  44              		.loc 1 56 5 is_stmt 1 view .LVU5
  56:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  45              		.loc 1 56 37 is_stmt 0 view .LVU6
  46 0012 4FF00002 		mov	r2, #0
  47 0016 1A61     		str	r2, [r3, #16]
  57:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
  48              		.loc 1 57 5 is_stmt 1 view .LVU7
  57:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 3


  49              		.loc 1 57 37 is_stmt 0 view .LVU8
  50 0018 5A61     		str	r2, [r3, #20]
  58:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHM0ADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  51              		.loc 1 58 5 is_stmt 1 view .LVU9
  58:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHM0ADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  52              		.loc 1 58 39 is_stmt 0 view .LVU10
  53 001a 9A61     		str	r2, [r3, #24]
  59:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHM1ADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  54              		.loc 1 59 5 is_stmt 1 view .LVU11
  59:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHM1ADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  55              		.loc 1 59 40 is_stmt 0 view .LVU12
  56 001c DA61     		str	r2, [r3, #28]
  60:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHFCTL(dma_periph, channelx) = DMA_CHFCTL_RESET_VALUE;
  57              		.loc 1 60 5 is_stmt 1 view .LVU13
  60:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHFCTL(dma_periph, channelx) = DMA_CHFCTL_RESET_VALUE;
  58              		.loc 1 60 40 is_stmt 0 view .LVU14
  59 001e 1A62     		str	r2, [r3, #32]
  61:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
  60              		.loc 1 61 5 is_stmt 1 view .LVU15
  61:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
  61              		.loc 1 61 38 is_stmt 0 view .LVU16
  62 0020 5A62     		str	r2, [r3, #36]
  63              		.loc 1 62 5 is_stmt 1 view .LVU17
  64              		.loc 1 62 7 is_stmt 0 view .LVU18
  65 0022 0CD8     		bhi	.L2
  63:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_INTC0(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  66              		.loc 1 63 9 is_stmt 1 view .LVU19
  67              		.loc 1 63 34 is_stmt 0 view .LVU20
  68 0024 4FEA4C0C 		lsl	ip, ip, #1
  69 0028 4908     		lsrs	r1, r1, #1
  70              	.LVL1:
  71              		.loc 1 63 31 view .LVU21
  72 002a 8368     		ldr	r3, [r0, #8]
  73              		.loc 1 63 34 view .LVU22
  74 002c 0CEB8101 		add	r1, ip, r1, lsl #2
  75 0030 4FF03D0C 		mov	ip, #61
  76 0034 0CFA01F1 		lsl	r1, ip, r1
  77              		.loc 1 63 31 view .LVU23
  78 0038 1943     		orrs	r1, r1, r3
  79 003a 8160     		str	r1, [r0, #8]
  80 003c 7047     		bx	lr
  81              	.LVL2:
  82              	.L2:
  64:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
  65:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         channelx -= (dma_channel_enum)4;
  83              		.loc 1 65 9 is_stmt 1 view .LVU24
  84              		.loc 1 65 18 is_stmt 0 view .LVU25
  85 003e 0439     		subs	r1, r1, #4
  86              	.LVL3:
  87              		.loc 1 65 18 view .LVU26
  88 0040 CBB2     		uxtb	r3, r1
  89              	.LVL4:
  66:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_INTC1(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  90              		.loc 1 66 9 is_stmt 1 view .LVU27
  91              		.loc 1 66 34 is_stmt 0 view .LVU28
  92 0042 03EB4303 		add	r3, r3, r3, lsl #1
  93              	.LVL5:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 4


  94              		.loc 1 66 34 view .LVU29
  95 0046 5B00     		lsls	r3, r3, #1
  96 0048 C1F34001 		ubfx	r1, r1, #1, #1
  97              	.LVL6:
  98              		.loc 1 66 31 view .LVU30
  99 004c C268     		ldr	r2, [r0, #12]
 100              		.loc 1 66 34 view .LVU31
 101 004e 03EB8101 		add	r1, r3, r1, lsl #2
 102 0052 3D23     		movs	r3, #61
 103 0054 03FA01F1 		lsl	r1, r3, r1
 104              		.loc 1 66 31 view .LVU32
 105 0058 1143     		orrs	r1, r1, r2
 106 005a C160     		str	r1, [r0, #12]
  67:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
  68:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 107              		.loc 1 68 1 view .LVU33
 108 005c 7047     		bx	lr
 109              		.cfi_endproc
 110              	.LFE116:
 112 005e 00BF     		.section	.text.dma_single_data_para_struct_init,"ax",%progbits
 113              		.align	1
 114              		.p2align 2,,3
 115              		.global	dma_single_data_para_struct_init
 116              		.syntax unified
 117              		.thumb
 118              		.thumb_func
 120              	dma_single_data_para_struct_init:
 121              	.LVL7:
 122              	.LFB117:
  69:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
  70:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
  71:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    initialize the DMA single data mode parameters struct with the default values
  72:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  init_struct: the initialization data needed to initialize DMA channel
  73:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
  74:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
  75:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
  76:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_single_data_para_struct_init(dma_single_data_parameter_struct *init_struct)
  77:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 123              		.loc 1 77 1 is_stmt 1 view -0
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 0
 126              		@ frame_needed = 0, uses_anonymous_args = 0
 127              		@ link register save eliminated.
  78:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* set the DMA struct with the default values */
  79:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->periph_addr         = 0U;
 128              		.loc 1 79 5 view .LVU35
  80:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->periph_inc          = DMA_PERIPH_INCREASE_DISABLE;
 129              		.loc 1 80 38 is_stmt 0 view .LVU36
 130 0000 0023     		movs	r3, #0
 131 0002 0122     		movs	r2, #1
 132 0004 C0E90032 		strd	r3, r2, [r0]
  81:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->memory0_addr        = 0U;
 133              		.loc 1 81 5 is_stmt 1 view .LVU37
  82:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->memory_inc          = DMA_MEMORY_INCREASE_DISABLE;
 134              		.loc 1 82 38 is_stmt 0 view .LVU38
 135 0008 C0E90232 		strd	r3, r2, [r0, #8]
  83:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->periph_memory_width = 0U;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 5


 136              		.loc 1 83 5 is_stmt 1 view .LVU39
  84:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->circular_mode       = DMA_CIRCULAR_MODE_DISABLE;
 137              		.loc 1 84 38 is_stmt 0 view .LVU40
 138 000c C0E90432 		strd	r3, r2, [r0, #16]
  85:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->direction           = DMA_PERIPH_TO_MEMORY;
 139              		.loc 1 85 5 is_stmt 1 view .LVU41
  86:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->number              = 0U;
 140              		.loc 1 86 38 is_stmt 0 view .LVU42
 141 0010 C0E90633 		strd	r3, r3, [r0, #24]
  87:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->priority            = DMA_PRIORITY_LOW;
 142              		.loc 1 87 5 is_stmt 1 view .LVU43
 143              		.loc 1 87 38 is_stmt 0 view .LVU44
 144 0014 0362     		str	r3, [r0, #32]
  88:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 145              		.loc 1 88 1 view .LVU45
 146 0016 7047     		bx	lr
 147              		.cfi_endproc
 148              	.LFE117:
 150              		.section	.text.dma_multi_data_para_struct_init,"ax",%progbits
 151              		.align	1
 152              		.p2align 2,,3
 153              		.global	dma_multi_data_para_struct_init
 154              		.syntax unified
 155              		.thumb
 156              		.thumb_func
 158              	dma_multi_data_para_struct_init:
 159              	.LVL8:
 160              	.LFB118:
  89:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
  90:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
  91:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    initialize the DMA multi data mode parameters struct with the default values
  92:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  init_struct: the initialization data needed to initialize DMA channel
  93:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
  94:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
  95:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
  96:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_multi_data_para_struct_init(dma_multi_data_parameter_struct *init_struct)
  97:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 161              		.loc 1 97 1 is_stmt 1 view -0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165              		@ link register save eliminated.
  98:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* set the DMA struct with the default values */
  99:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->periph_addr         = 0U;
 166              		.loc 1 99 5 view .LVU47
 167              		.loc 1 99 38 is_stmt 0 view .LVU48
 168 0000 0023     		movs	r3, #0
 100:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->periph_width        = 0U;
 101:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->periph_inc          = DMA_PERIPH_INCREASE_DISABLE;
 169              		.loc 1 101 38 view .LVU49
 170 0002 0122     		movs	r2, #1
 100:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->periph_width        = 0U;
 171              		.loc 1 100 38 view .LVU50
 172 0004 C0E90033 		strd	r3, r3, [r0]
 173              		.loc 1 101 5 is_stmt 1 view .LVU51
 102:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->memory0_addr        = 0U;
 174              		.loc 1 102 38 is_stmt 0 view .LVU52
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 6


 175 0008 C0E90223 		strd	r2, r3, [r0, #8]
 103:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->memory_width        = 0U;
 176              		.loc 1 103 5 is_stmt 1 view .LVU53
 104:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->memory_inc          = DMA_MEMORY_INCREASE_DISABLE;
 177              		.loc 1 104 38 is_stmt 0 view .LVU54
 178 000c C0E90432 		strd	r3, r2, [r0, #16]
 105:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->memory_burst_width  = 0U;
 179              		.loc 1 105 5 is_stmt 1 view .LVU55
 106:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->periph_burst_width  = 0U;
 180              		.loc 1 106 38 is_stmt 0 view .LVU56
 181 0010 C0E90633 		strd	r3, r3, [r0, #24]
 107:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->circular_mode       = DMA_CIRCULAR_MODE_DISABLE;
 182              		.loc 1 107 5 is_stmt 1 view .LVU57
 108:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->direction           = DMA_PERIPH_TO_MEMORY;
 183              		.loc 1 108 38 is_stmt 0 view .LVU58
 184 0014 C0E90923 		strd	r2, r3, [r0, #36]
 109:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->number              = 0U;
 185              		.loc 1 109 5 is_stmt 1 view .LVU59
 110:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     init_struct->priority            = DMA_PRIORITY_LOW;
 186              		.loc 1 110 38 is_stmt 0 view .LVU60
 187 0018 C0E90B33 		strd	r3, r3, [r0, #44]
 111:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 188              		.loc 1 111 1 view .LVU61
 189 001c 7047     		bx	lr
 190              		.cfi_endproc
 191              	.LFE118:
 193              		.section	.text.dma_single_data_mode_init,"ax",%progbits
 194              		.align	1
 195              		.p2align 2,,3
 196              		.global	dma_single_data_mode_init
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 201              	dma_single_data_mode_init:
 202              	.LVL9:
 203              	.LFB119:
 112:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 113:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 114:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    initialize DMA single data mode
 115:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 116:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 117:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel is initialized
 118:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 119:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  init_struct: the data needed to initialize DMA single data mode
 120:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   periph_addr: peripheral base address
 121:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   periph_inc: DMA_PERIPH_INCREASE_ENABLE,DMA_PERIPH_INCREASE_DISABLE,DMA_PERIPH_INC
 122:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   memory0_addr: memory base address
 123:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   memory_inc: DMA_MEMORY_INCREASE_ENABLE,DMA_MEMORY_INCREASE_DISABLE
 124:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   periph_memory_width: DMA_PERIPH_WIDTH_8BIT,DMA_PERIPH_WIDTH_16BIT,DMA_PERIPH_WIDT
 125:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   circular_mode: DMA_CIRCULAR_MODE_ENABLE,DMA_CIRCULAR_MODE_DISABLE
 126:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   direction: DMA_PERIPH_TO_MEMORY,DMA_MEMORY_TO_PERIPH,DMA_MEMORY_TO_MEMORY
 127:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   number: the number of remaining data to be transferred by the DMA
 128:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   priority: DMA_PRIORITY_LOW,DMA_PRIORITY_MEDIUM,DMA_PRIORITY_HIGH,DMA_PRIORITY_ULT
 129:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 130:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 131:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 132:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_single_data_mode_init(uint32_t dma_periph, dma_channel_enum channelx, dma_single_data_para
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 7


 133:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 204              		.loc 1 133 1 is_stmt 1 view -0
 205              		.cfi_startproc
 206              		@ args = 0, pretend = 0, frame = 0
 207              		@ frame_needed = 0, uses_anonymous_args = 0
 208              		@ link register save eliminated.
 134:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 209              		.loc 1 134 5 view .LVU63
 135:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 136:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* select single data mode */
 137:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHFCTL(dma_periph, channelx) &= ~DMA_CHXFCTL_MDMEN;
 210              		.loc 1 137 5 view .LVU64
 211              		.loc 1 137 38 is_stmt 0 view .LVU65
 212 0000 01EB4101 		add	r1, r1, r1, lsl #1
 213              	.LVL10:
 214              		.loc 1 137 38 view .LVU66
 215 0004 00EBC100 		add	r0, r0, r1, lsl #3
 216              	.LVL11:
 133:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 217              		.loc 1 133 1 view .LVU67
 218 0008 30B4     		push	{r4, r5}
 219              	.LCFI0:
 220              		.cfi_def_cfa_offset 8
 221              		.cfi_offset 4, -8
 222              		.cfi_offset 5, -4
 223              		.loc 1 137 38 view .LVU68
 224 000a 436A     		ldr	r3, [r0, #36]
 225 000c 23F00403 		bic	r3, r3, #4
 226 0010 4362     		str	r3, [r0, #36]
 138:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 139:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* configure peripheral base address */
 140:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = init_struct->periph_addr;
 227              		.loc 1 140 5 is_stmt 1 view .LVU69
 228              		.loc 1 140 52 is_stmt 0 view .LVU70
 229 0012 1368     		ldr	r3, [r2]
 230              		.loc 1 140 39 view .LVU71
 231 0014 8361     		str	r3, [r0, #24]
 141:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 142:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* configure memory base address */
 143:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHM0ADDR(dma_periph, channelx) = init_struct->memory0_addr;
 232              		.loc 1 143 5 is_stmt 1 view .LVU72
 233              		.loc 1 143 53 is_stmt 0 view .LVU73
 234 0016 9368     		ldr	r3, [r2, #8]
 235              		.loc 1 143 40 view .LVU74
 236 0018 C361     		str	r3, [r0, #28]
 144:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 145:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* configure the number of remaining data to be transferred */
 146:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = init_struct->number;
 237              		.loc 1 146 5 is_stmt 1 view .LVU75
 238              		.loc 1 146 50 is_stmt 0 view .LVU76
 239 001a D369     		ldr	r3, [r2, #28]
 240              		.loc 1 146 37 view .LVU77
 241 001c 4361     		str	r3, [r0, #20]
 147:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 148:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* configure peripheral and memory transfer width,channel priotity,transfer mode */
 149:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 242              		.loc 1 149 5 is_stmt 1 view .LVU78
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 8


 150:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO | DMA_CHXCTL_TM);
 151:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl |= (init_struct->periph_memory_width | (init_struct->periph_memory_width << 2) | init_struc
 243              		.loc 1 151 24 is_stmt 0 view .LVU79
 244 001e 1469     		ldr	r4, [r2, #16]
 245              		.loc 1 151 112 view .LVU80
 246 0020 136A     		ldr	r3, [r2, #32]
 149:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO | DMA_CHXCTL_TM);
 247              		.loc 1 149 9 view .LVU81
 248 0022 0169     		ldr	r1, [r0, #16]
 249              	.LVL12:
 150:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO | DMA_CHXCTL_TM);
 250              		.loc 1 150 5 is_stmt 1 view .LVU82
 251              		.loc 1 151 112 is_stmt 0 view .LVU83
 252 0024 9569     		ldr	r5, [r2, #24]
 253 0026 2343     		orrs	r3, r3, r4
 150:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO | DMA_CHXCTL_TM);
 254              		.loc 1 150 9 view .LVU84
 255 0028 21F45E31 		bic	r1, r1, #227328
 256              	.LVL13:
 257              		.loc 1 151 112 view .LVU85
 258 002c 2B43     		orrs	r3, r3, r5
 150:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO | DMA_CHXCTL_TM);
 259              		.loc 1 150 9 view .LVU86
 260 002e 21F0C001 		bic	r1, r1, #192
 261              	.LVL14:
 262              		.loc 1 151 5 is_stmt 1 view .LVU87
 263              		.loc 1 151 112 is_stmt 0 view .LVU88
 264 0032 43EA8403 		orr	r3, r3, r4, lsl #2
 265              		.loc 1 151 9 view .LVU89
 266 0036 0B43     		orrs	r3, r3, r1
 267              	.LVL15:
 152:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 268              		.loc 1 152 5 is_stmt 1 view .LVU90
 269              		.loc 1 152 37 is_stmt 0 view .LVU91
 270 0038 0361     		str	r3, [r0, #16]
 153:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 154:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* configure peripheral increasing mode */
 155:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == init_struct->periph_inc) {
 271              		.loc 1 155 5 is_stmt 1 view .LVU92
 272              		.loc 1 155 49 is_stmt 0 view .LVU93
 273 003a 5368     		ldr	r3, [r2, #4]
 274              	.LVL16:
 275              		.loc 1 155 7 view .LVU94
 276 003c 8BB9     		cbnz	r3, .L8
 156:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 277              		.loc 1 156 9 is_stmt 1 view .LVU95
 157:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else if(DMA_PERIPH_INCREASE_DISABLE == init_struct->periph_inc) {
 158:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 159:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 160:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PAIF;
 161:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 162:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 163:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* configure memory increasing mode */
 164:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == init_struct->memory_inc) {
 278              		.loc 1 164 5 view .LVU96
 156:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 279              		.loc 1 156 41 is_stmt 0 view .LVU97
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 9


 280 003e 0369     		ldr	r3, [r0, #16]
 281 0040 43F40073 		orr	r3, r3, #512
 282 0044 0361     		str	r3, [r0, #16]
 283              	.LVL17:
 284              		.loc 1 164 7 view .LVU98
 285 0046 D368     		ldr	r3, [r2, #12]
 286 0048 B3B9     		cbnz	r3, .L11
 287              	.L16:
 165:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 288              		.loc 1 165 9 is_stmt 1 view .LVU99
 166:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 167:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 168:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 169:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 170:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* configure DMA circular mode */
 171:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(DMA_CIRCULAR_MODE_ENABLE == init_struct->circular_mode) {
 289              		.loc 1 171 5 view .LVU100
 165:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 290              		.loc 1 165 41 is_stmt 0 view .LVU101
 291 004a 0369     		ldr	r3, [r0, #16]
 292 004c 43F48063 		orr	r3, r3, #1024
 293 0050 0361     		str	r3, [r0, #16]
 294              		.loc 1 171 7 view .LVU102
 295 0052 5369     		ldr	r3, [r2, #20]
 296 0054 BBB9     		cbnz	r3, .L13
 297              	.L17:
 172:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 298              		.loc 1 172 9 is_stmt 1 view .LVU103
 299              		.loc 1 172 41 is_stmt 0 view .LVU104
 300 0056 0369     		ldr	r3, [r0, #16]
 301 0058 43F48073 		orr	r3, r3, #256
 173:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 174:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CMEN;
 175:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 176:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 302              		.loc 1 176 1 view .LVU105
 303 005c 30BC     		pop	{r4, r5}
 304              	.LCFI1:
 305              		.cfi_remember_state
 306              		.cfi_restore 5
 307              		.cfi_restore 4
 308              		.cfi_def_cfa_offset 0
 172:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 309              		.loc 1 172 41 view .LVU106
 310 005e 0361     		str	r3, [r0, #16]
 311              		.loc 1 176 1 view .LVU107
 312 0060 7047     		bx	lr
 313              	.LVL18:
 314              	.L8:
 315              	.LCFI2:
 316              		.cfi_restore_state
 157:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 317              		.loc 1 157 12 is_stmt 1 view .LVU108
 157:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 318              		.loc 1 157 14 is_stmt 0 view .LVU109
 319 0062 012B     		cmp	r3, #1
 158:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 10


 320              		.loc 1 158 41 view .LVU110
 321 0064 0369     		ldr	r3, [r0, #16]
 158:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 322              		.loc 1 158 9 is_stmt 1 view .LVU111
 158:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 323              		.loc 1 158 41 is_stmt 0 view .LVU112
 324 0066 0CBF     		ite	eq
 325 0068 23F40073 		biceq	r3, r3, #512
 160:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 326              		.loc 1 160 9 is_stmt 1 view .LVU113
 160:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 327              		.loc 1 160 41 is_stmt 0 view .LVU114
 328 006c 43F40043 		orrne	r3, r3, #32768
 329 0070 0361     		str	r3, [r0, #16]
 330              	.LVL19:
 164:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 331              		.loc 1 164 5 is_stmt 1 view .LVU115
 164:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 332              		.loc 1 164 7 is_stmt 0 view .LVU116
 333 0072 D368     		ldr	r3, [r2, #12]
 334 0074 002B     		cmp	r3, #0
 335 0076 E8D0     		beq	.L16
 336              	.L11:
 167:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 337              		.loc 1 167 9 is_stmt 1 view .LVU117
 167:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 338              		.loc 1 167 41 is_stmt 0 view .LVU118
 339 0078 0369     		ldr	r3, [r0, #16]
 340 007a 23F48063 		bic	r3, r3, #1024
 341 007e 0361     		str	r3, [r0, #16]
 171:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 342              		.loc 1 171 5 is_stmt 1 view .LVU119
 171:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 343              		.loc 1 171 7 is_stmt 0 view .LVU120
 344 0080 5369     		ldr	r3, [r2, #20]
 345 0082 002B     		cmp	r3, #0
 346 0084 E7D0     		beq	.L17
 347              	.L13:
 174:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 348              		.loc 1 174 9 is_stmt 1 view .LVU121
 174:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 349              		.loc 1 174 41 is_stmt 0 view .LVU122
 350 0086 0369     		ldr	r3, [r0, #16]
 351 0088 23F48073 		bic	r3, r3, #256
 352              		.loc 1 176 1 view .LVU123
 353 008c 30BC     		pop	{r4, r5}
 354              	.LCFI3:
 355              		.cfi_restore 5
 356              		.cfi_restore 4
 357              		.cfi_def_cfa_offset 0
 174:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 358              		.loc 1 174 41 view .LVU124
 359 008e 0361     		str	r3, [r0, #16]
 360              		.loc 1 176 1 view .LVU125
 361 0090 7047     		bx	lr
 362              		.cfi_endproc
 363              	.LFE119:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 11


 365 0092 00BF     		.section	.text.dma_multi_data_mode_init,"ax",%progbits
 366              		.align	1
 367              		.p2align 2,,3
 368              		.global	dma_multi_data_mode_init
 369              		.syntax unified
 370              		.thumb
 371              		.thumb_func
 373              	dma_multi_data_mode_init:
 374              	.LVL20:
 375              	.LFB120:
 177:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 178:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 179:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    initialize DMA multi data mode
 180:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 181:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 182:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel is initialized
 183:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 184:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_multi_data_parameter_struct: the data needed to initialize DMA multi data mode
 185:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   periph_addr: peripheral base address
 186:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   periph_width: DMA_PERIPH_WIDTH_8BIT,DMA_PERIPH_WIDTH_16BIT,DMA_PERIPH_WIDTH_32BIT
 187:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   periph_inc: DMA_PERIPH_INCREASE_ENABLE,DMA_PERIPH_INCREASE_DISABLE,DMA_PERIPH_INC
 188:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   memory0_addr: memory0 base address
 189:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   memory_width: DMA_MEMORY_WIDTH_8BIT,DMA_MEMORY_WIDTH_16BIT,DMA_MEMORY_WIDTH_32BIT
 190:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   memory_inc: DMA_MEMORY_INCREASE_ENABLE,DMA_MEMORY_INCREASE_DISABLE
 191:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   memory_burst_width: DMA_MEMORY_BURST_SINGLE,DMA_MEMORY_BURST_4_BEAT,DMA_MEMORY_BU
 192:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   periph_burst_width: DMA_PERIPH_BURST_SINGLE,DMA_PERIPH_BURST_4_BEAT,DMA_PERIPH_BU
 193:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   critical_value: DMA_FIFO_1_WORD,DMA_FIFO_2_WORD,DMA_FIFO_3_WORD,DMA_FIFO_4_WORD
 194:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   circular_mode: DMA_CIRCULAR_MODE_ENABLE,DMA_CIRCULAR_MODE_DISABLE
 195:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   direction: DMA_PERIPH_TO_MEMORY,DMA_MEMORY_TO_PERIPH,DMA_MEMORY_TO_MEMORY
 196:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   number: the number of remaining data to be transferred by the DMA
 197:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                   priority: DMA_PRIORITY_LOW,DMA_PRIORITY_MEDIUM,DMA_PRIORITY_HIGH,DMA_PRIORITY_ULT
 198:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 199:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 200:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 201:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_multi_data_mode_init(uint32_t dma_periph, dma_channel_enum channelx, dma_multi_data_parame
 202:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 376              		.loc 1 202 1 is_stmt 1 view -0
 377              		.cfi_startproc
 378              		@ args = 0, pretend = 0, frame = 0
 379              		@ frame_needed = 0, uses_anonymous_args = 0
 380              		@ link register save eliminated.
 203:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 381              		.loc 1 203 5 view .LVU127
 204:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 205:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* select multi data mode and configure FIFO critical value */
 206:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHFCTL(dma_periph, channelx) |= (DMA_CHXFCTL_MDMEN | init_struct->critical_value);
 382              		.loc 1 206 5 view .LVU128
 383              		.loc 1 206 38 is_stmt 0 view .LVU129
 384 0000 01EB4101 		add	r1, r1, r1, lsl #1
 385              	.LVL21:
 386              		.loc 1 206 38 view .LVU130
 387 0004 00EBC100 		add	r0, r0, r1, lsl #3
 388              	.LVL22:
 389              		.loc 1 206 38 view .LVU131
 390 0008 136A     		ldr	r3, [r2, #32]
 391 000a 416A     		ldr	r1, [r0, #36]
 392 000c 1943     		orrs	r1, r1, r3
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 12


 393 000e 41F00401 		orr	r1, r1, #4
 202:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 394              		.loc 1 202 1 view .LVU132
 395 0012 10B4     		push	{r4}
 396              	.LCFI4:
 397              		.cfi_def_cfa_offset 4
 398              		.cfi_offset 4, -4
 399              		.loc 1 206 38 view .LVU133
 400 0014 4162     		str	r1, [r0, #36]
 207:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 208:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* configure peripheral base address */
 209:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = init_struct->periph_addr;
 401              		.loc 1 209 5 is_stmt 1 view .LVU134
 402              		.loc 1 209 52 is_stmt 0 view .LVU135
 403 0016 1368     		ldr	r3, [r2]
 404              		.loc 1 209 39 view .LVU136
 405 0018 8361     		str	r3, [r0, #24]
 210:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 211:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* configure memory base address */
 212:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHM0ADDR(dma_periph, channelx) = init_struct->memory0_addr;
 406              		.loc 1 212 5 is_stmt 1 view .LVU137
 407              		.loc 1 212 53 is_stmt 0 view .LVU138
 408 001a D368     		ldr	r3, [r2, #12]
 409              		.loc 1 212 40 view .LVU139
 410 001c C361     		str	r3, [r0, #28]
 213:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 214:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* configure the number of remaining data to be transferred */
 215:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = init_struct->number;
 411              		.loc 1 215 5 is_stmt 1 view .LVU140
 412              		.loc 1 215 50 is_stmt 0 view .LVU141
 413 001e D36A     		ldr	r3, [r2, #44]
 414              		.loc 1 215 37 view .LVU142
 415 0020 4361     		str	r3, [r0, #20]
 216:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 217:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* configure peripheral and memory transfer width,channel priotity,transfer mode,peripheral and
 218:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 416              		.loc 1 218 5 is_stmt 1 view .LVU143
 417              		.loc 1 218 9 is_stmt 0 view .LVU144
 418 0022 0369     		ldr	r3, [r0, #16]
 419              	.LVL23:
 219:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO | DMA_CHXCTL_TM | DMA_CHXCTL_P
 420              		.loc 1 219 5 is_stmt 1 view .LVU145
 421              		.loc 1 219 9 is_stmt 0 view .LVU146
 422 0024 1D4C     		ldr	r4, .L29
 220:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl |= (init_struct->periph_width | (init_struct->memory_width) | init_struct->priority | init_
 423              		.loc 1 220 39 view .LVU147
 424 0026 1169     		ldr	r1, [r2, #16]
 219:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO | DMA_CHXCTL_TM | DMA_CHXCTL_P
 425              		.loc 1 219 9 view .LVU148
 426 0028 1C40     		ands	r4, r4, r3
 427              	.LVL24:
 428              		.loc 1 220 5 is_stmt 1 view .LVU149
 429              		.loc 1 220 39 is_stmt 0 view .LVU150
 430 002a 5368     		ldr	r3, [r2, #4]
 431 002c 0B43     		orrs	r3, r3, r1
 432              		.loc 1 220 69 view .LVU151
 433 002e 116B     		ldr	r1, [r2, #48]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 13


 434 0030 0B43     		orrs	r3, r3, r1
 435              		.loc 1 220 93 view .LVU152
 436 0032 916A     		ldr	r1, [r2, #40]
 437 0034 0B43     		orrs	r3, r3, r1
 438              		.loc 1 220 118 view .LVU153
 439 0036 9169     		ldr	r1, [r2, #24]
 440 0038 0B43     		orrs	r3, r3, r1
 441              		.loc 1 220 152 view .LVU154
 442 003a D169     		ldr	r1, [r2, #28]
 443 003c 0B43     		orrs	r3, r3, r1
 444              		.loc 1 220 9 view .LVU155
 445 003e 2343     		orrs	r3, r3, r4
 446              	.LVL25:
 221:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             init_struct->periph_burst_width);
 222:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 447              		.loc 1 222 5 is_stmt 1 view .LVU156
 448              		.loc 1 222 37 is_stmt 0 view .LVU157
 449 0040 0361     		str	r3, [r0, #16]
 223:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 224:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* configure peripheral increasing mode */
 225:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == init_struct->periph_inc) {
 450              		.loc 1 225 5 is_stmt 1 view .LVU158
 451              		.loc 1 225 49 is_stmt 0 view .LVU159
 452 0042 9368     		ldr	r3, [r2, #8]
 453              	.LVL26:
 454              		.loc 1 225 7 view .LVU160
 455 0044 8BB9     		cbnz	r3, .L19
 226:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 456              		.loc 1 226 9 is_stmt 1 view .LVU161
 227:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else if(DMA_PERIPH_INCREASE_DISABLE == init_struct->periph_inc) {
 228:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 229:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 230:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PAIF;
 231:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 232:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 233:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* configure memory increasing mode */
 234:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == init_struct->memory_inc) {
 457              		.loc 1 234 5 view .LVU162
 226:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 458              		.loc 1 226 41 is_stmt 0 view .LVU163
 459 0046 0369     		ldr	r3, [r0, #16]
 460 0048 43F40073 		orr	r3, r3, #512
 461 004c 0361     		str	r3, [r0, #16]
 462              	.LVL27:
 463              		.loc 1 234 7 view .LVU164
 464 004e 5369     		ldr	r3, [r2, #20]
 465 0050 B3B9     		cbnz	r3, .L22
 466              	.L27:
 235:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 467              		.loc 1 235 9 is_stmt 1 view .LVU165
 236:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 237:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 238:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 239:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 240:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* configure DMA circular mode */
 241:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(DMA_CIRCULAR_MODE_ENABLE == init_struct->circular_mode) {
 468              		.loc 1 241 5 view .LVU166
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 14


 235:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 469              		.loc 1 235 41 is_stmt 0 view .LVU167
 470 0052 0369     		ldr	r3, [r0, #16]
 471 0054 43F48063 		orr	r3, r3, #1024
 472 0058 0361     		str	r3, [r0, #16]
 473              		.loc 1 241 7 view .LVU168
 474 005a 536A     		ldr	r3, [r2, #36]
 475 005c BBB9     		cbnz	r3, .L24
 476              	.L28:
 242:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 477              		.loc 1 242 9 is_stmt 1 view .LVU169
 478              		.loc 1 242 41 is_stmt 0 view .LVU170
 479 005e 0369     		ldr	r3, [r0, #16]
 243:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 244:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CMEN;
 245:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 246:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 480              		.loc 1 246 1 view .LVU171
 481 0060 10BC     		pop	{r4}
 482              	.LCFI5:
 483              		.cfi_remember_state
 484              		.cfi_restore 4
 485              		.cfi_def_cfa_offset 0
 242:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 486              		.loc 1 242 41 view .LVU172
 487 0062 43F48073 		orr	r3, r3, #256
 488 0066 0361     		str	r3, [r0, #16]
 489              		.loc 1 246 1 view .LVU173
 490 0068 7047     		bx	lr
 491              	.LVL28:
 492              	.L19:
 493              	.LCFI6:
 494              		.cfi_restore_state
 227:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 495              		.loc 1 227 12 is_stmt 1 view .LVU174
 227:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 496              		.loc 1 227 14 is_stmt 0 view .LVU175
 497 006a 012B     		cmp	r3, #1
 228:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 498              		.loc 1 228 41 view .LVU176
 499 006c 0369     		ldr	r3, [r0, #16]
 228:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 500              		.loc 1 228 9 is_stmt 1 view .LVU177
 228:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 501              		.loc 1 228 41 is_stmt 0 view .LVU178
 502 006e 0CBF     		ite	eq
 503 0070 23F40073 		biceq	r3, r3, #512
 230:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 504              		.loc 1 230 9 is_stmt 1 view .LVU179
 230:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 505              		.loc 1 230 41 is_stmt 0 view .LVU180
 506 0074 43F40043 		orrne	r3, r3, #32768
 507 0078 0361     		str	r3, [r0, #16]
 508              	.LVL29:
 234:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 509              		.loc 1 234 5 is_stmt 1 view .LVU181
 234:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 15


 510              		.loc 1 234 7 is_stmt 0 view .LVU182
 511 007a 5369     		ldr	r3, [r2, #20]
 512 007c 002B     		cmp	r3, #0
 513 007e E8D0     		beq	.L27
 514              	.L22:
 237:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 515              		.loc 1 237 9 is_stmt 1 view .LVU183
 237:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 516              		.loc 1 237 41 is_stmt 0 view .LVU184
 517 0080 0369     		ldr	r3, [r0, #16]
 518 0082 23F48063 		bic	r3, r3, #1024
 519 0086 0361     		str	r3, [r0, #16]
 241:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 520              		.loc 1 241 5 is_stmt 1 view .LVU185
 241:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 521              		.loc 1 241 7 is_stmt 0 view .LVU186
 522 0088 536A     		ldr	r3, [r2, #36]
 523 008a 002B     		cmp	r3, #0
 524 008c E7D0     		beq	.L28
 525              	.L24:
 244:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 526              		.loc 1 244 9 is_stmt 1 view .LVU187
 244:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 527              		.loc 1 244 41 is_stmt 0 view .LVU188
 528 008e 0369     		ldr	r3, [r0, #16]
 529              		.loc 1 246 1 view .LVU189
 530 0090 10BC     		pop	{r4}
 531              	.LCFI7:
 532              		.cfi_restore 4
 533              		.cfi_def_cfa_offset 0
 244:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 534              		.loc 1 244 41 view .LVU190
 535 0092 23F48073 		bic	r3, r3, #256
 536 0096 0361     		str	r3, [r0, #16]
 537              		.loc 1 246 1 view .LVU191
 538 0098 7047     		bx	lr
 539              	.L30:
 540 009a 00BF     		.align	2
 541              	.L29:
 542 009c 3F871CFE 		.word	-31684801
 543              		.cfi_endproc
 544              	.LFE120:
 546              		.section	.text.dma_periph_address_config,"ax",%progbits
 547              		.align	1
 548              		.p2align 2,,3
 549              		.global	dma_periph_address_config
 550              		.syntax unified
 551              		.thumb
 552              		.thumb_func
 554              	dma_periph_address_config:
 555              	.LVL30:
 556              	.LFB121:
 247:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 248:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 249:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    set DMA peripheral base address
 250:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 251:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 16


 252:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to set peripheral base address
 253:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 254:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  address: peripheral base address
 255:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 256:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 257:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 258:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_periph_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)
 259:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 557              		.loc 1 259 1 is_stmt 1 view -0
 558              		.cfi_startproc
 559              		@ args = 0, pretend = 0, frame = 0
 560              		@ frame_needed = 0, uses_anonymous_args = 0
 561              		@ link register save eliminated.
 260:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = address;
 562              		.loc 1 260 5 view .LVU193
 563 0000 01EB4101 		add	r1, r1, r1, lsl #1
 564              	.LVL31:
 565              		.loc 1 260 5 is_stmt 0 view .LVU194
 566 0004 C900     		lsls	r1, r1, #3
 567 0006 1830     		adds	r0, r0, #24
 568              	.LVL32:
 569              		.loc 1 260 39 view .LVU195
 570 0008 0A50     		str	r2, [r1, r0]
 261:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 571              		.loc 1 261 1 view .LVU196
 572 000a 7047     		bx	lr
 573              		.cfi_endproc
 574              	.LFE121:
 576              		.section	.text.dma_memory_address_config,"ax",%progbits
 577              		.align	1
 578              		.p2align 2,,3
 579              		.global	dma_memory_address_config
 580              		.syntax unified
 581              		.thumb
 582              		.thumb_func
 584              	dma_memory_address_config:
 585              	.LVL33:
 586              	.LFB122:
 262:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 263:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 264:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    set DMA Memory0 base address
 265:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 266:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 267:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to set Memory base address
 268:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 269:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  memory_flag: DMA_MEMORY_x(x=0,1)
 270:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  address: Memory base address
 271:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 272:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 273:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 274:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_memory_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint8_t memory_flag,
 275:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 587              		.loc 1 275 1 is_stmt 1 view -0
 588              		.cfi_startproc
 589              		@ args = 0, pretend = 0, frame = 0
 590              		@ frame_needed = 0, uses_anonymous_args = 0
 591              		@ link register save eliminated.
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 17


 276:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(memory_flag) {
 592              		.loc 1 276 5 view .LVU198
 277:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHM1ADDR(dma_periph, channelx) = address;
 593              		.loc 1 277 9 is_stmt 0 view .LVU199
 594 0000 01EB4101 		add	r1, r1, r1, lsl #1
 595              	.LVL34:
 596              		.loc 1 277 9 view .LVU200
 597 0004 C900     		lsls	r1, r1, #3
 276:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(memory_flag) {
 598              		.loc 1 276 7 view .LVU201
 599 0006 12B1     		cbz	r2, .L33
 600              		.loc 1 277 9 is_stmt 1 view .LVU202
 601 0008 2030     		adds	r0, r0, #32
 602              	.LVL35:
 603              		.loc 1 277 44 is_stmt 0 view .LVU203
 604 000a 0B50     		str	r3, [r1, r0]
 605 000c 7047     		bx	lr
 606              	.LVL36:
 607              	.L33:
 278:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 279:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHM0ADDR(dma_periph, channelx) = address;
 608              		.loc 1 279 9 is_stmt 1 view .LVU204
 609 000e 1C30     		adds	r0, r0, #28
 610              	.LVL37:
 611              		.loc 1 279 44 is_stmt 0 view .LVU205
 612 0010 0B50     		str	r3, [r1, r0]
 280:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 281:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 613              		.loc 1 281 1 view .LVU206
 614 0012 7047     		bx	lr
 615              		.cfi_endproc
 616              	.LFE122:
 618              		.section	.text.dma_transfer_number_config,"ax",%progbits
 619              		.align	1
 620              		.p2align 2,,3
 621              		.global	dma_transfer_number_config
 622              		.syntax unified
 623              		.thumb
 624              		.thumb_func
 626              	dma_transfer_number_config:
 627              	.LVL38:
 628              	.LFB123:
 282:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 283:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 284:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    set the number of remaining data to be transferred by the DMA
 285:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 286:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 287:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to set number
 288:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 289:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  number: the number of remaining data to be transferred by the DMA
 290:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 291:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 292:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 293:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number)
 294:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 629              		.loc 1 294 1 is_stmt 1 view -0
 630              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 18


 631              		@ args = 0, pretend = 0, frame = 0
 632              		@ frame_needed = 0, uses_anonymous_args = 0
 633              		@ link register save eliminated.
 295:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = number;
 634              		.loc 1 295 5 view .LVU208
 635 0000 01EB4101 		add	r1, r1, r1, lsl #1
 636              	.LVL39:
 637              		.loc 1 295 5 is_stmt 0 view .LVU209
 638 0004 C900     		lsls	r1, r1, #3
 639 0006 1430     		adds	r0, r0, #20
 640              	.LVL40:
 641              		.loc 1 295 37 view .LVU210
 642 0008 0A50     		str	r2, [r1, r0]
 296:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 643              		.loc 1 296 1 view .LVU211
 644 000a 7047     		bx	lr
 645              		.cfi_endproc
 646              	.LFE123:
 648              		.section	.text.dma_transfer_number_get,"ax",%progbits
 649              		.align	1
 650              		.p2align 2,,3
 651              		.global	dma_transfer_number_get
 652              		.syntax unified
 653              		.thumb
 654              		.thumb_func
 656              	dma_transfer_number_get:
 657              	.LVL41:
 658              	.LFB124:
 297:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 298:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 299:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    get the number of remaining data to be transferred by the DMA
 300:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 301:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 302:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to set number
 303:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 304:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 305:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     uint32_t: the number of remaining data to be transferred by the DMA
 306:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 307:lib/GD32F4xx/Source/gd32f4xx_dma.c **** uint32_t dma_transfer_number_get(uint32_t dma_periph, dma_channel_enum channelx)
 308:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 659              		.loc 1 308 1 is_stmt 1 view -0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 0
 662              		@ frame_needed = 0, uses_anonymous_args = 0
 663              		@ link register save eliminated.
 309:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     return (uint32_t)DMA_CHCNT(dma_periph, channelx);
 664              		.loc 1 309 5 view .LVU213
 665              		.loc 1 309 22 is_stmt 0 view .LVU214
 666 0000 01EB4101 		add	r1, r1, r1, lsl #1
 667              	.LVL42:
 668              		.loc 1 309 22 view .LVU215
 669 0004 C900     		lsls	r1, r1, #3
 670 0006 1430     		adds	r0, r0, #20
 671              	.LVL43:
 672              		.loc 1 309 12 view .LVU216
 673 0008 0858     		ldr	r0, [r1, r0]
 674              	.LVL44:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 19


 310:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 675              		.loc 1 310 1 view .LVU217
 676 000a 7047     		bx	lr
 677              		.cfi_endproc
 678              	.LFE124:
 680              		.section	.text.dma_priority_config,"ax",%progbits
 681              		.align	1
 682              		.p2align 2,,3
 683              		.global	dma_priority_config
 684              		.syntax unified
 685              		.thumb
 686              		.thumb_func
 688              	dma_priority_config:
 689              	.LVL45:
 690              	.LFB125:
 311:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 312:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 313:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    configure priority level of DMA channel
 314:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 315:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 316:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 317:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 318:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  priority: priority Level of this channel
 319:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 320:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_PRIORITY_LOW: low priority
 321:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_PRIORITY_MEDIUM: medium priority
 322:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_PRIORITY_HIGH: high priority
 323:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_PRIORITY_ULTRA_HIGH: ultra high priority
 324:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 325:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 326:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 327:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_priority_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t priority)
 328:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 691              		.loc 1 328 1 is_stmt 1 view -0
 692              		.cfi_startproc
 693              		@ args = 0, pretend = 0, frame = 0
 694              		@ frame_needed = 0, uses_anonymous_args = 0
 695              		@ link register save eliminated.
 329:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 696              		.loc 1 329 5 view .LVU219
 330:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 331:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 697              		.loc 1 331 5 view .LVU220
 698              		.loc 1 331 11 is_stmt 0 view .LVU221
 699 0000 01EB4101 		add	r1, r1, r1, lsl #1
 700              	.LVL46:
 701              		.loc 1 331 11 view .LVU222
 702 0004 C900     		lsls	r1, r1, #3
 703 0006 1030     		adds	r0, r0, #16
 704              	.LVL47:
 705              		.loc 1 331 9 view .LVU223
 706 0008 0B58     		ldr	r3, [r1, r0]
 707              	.LVL48:
 332:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* assign regiser */
 333:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_PRIO;
 708              		.loc 1 333 5 is_stmt 1 view .LVU224
 709              		.loc 1 333 9 is_stmt 0 view .LVU225
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 20


 710 000a 23F44033 		bic	r3, r3, #196608
 711              	.LVL49:
 334:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl |= priority;
 712              		.loc 1 334 5 is_stmt 1 view .LVU226
 713              		.loc 1 334 9 is_stmt 0 view .LVU227
 714 000e 1343     		orrs	r3, r3, r2
 715              	.LVL50:
 335:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 716              		.loc 1 335 5 is_stmt 1 view .LVU228
 717              		.loc 1 335 37 is_stmt 0 view .LVU229
 718 0010 0B50     		str	r3, [r1, r0]
 336:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 719              		.loc 1 336 1 view .LVU230
 720 0012 7047     		bx	lr
 721              		.cfi_endproc
 722              	.LFE125:
 724              		.section	.text.dma_memory_burst_beats_config,"ax",%progbits
 725              		.align	1
 726              		.p2align 2,,3
 727              		.global	dma_memory_burst_beats_config
 728              		.syntax unified
 729              		.thumb
 730              		.thumb_func
 732              	dma_memory_burst_beats_config:
 733              	.LVL51:
 734              	.LFB126:
 337:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 338:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 339:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    configure transfer burst beats of memory
 340:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 341:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 342:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 343:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 344:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  mbeat: transfer burst beats
 345:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_BURST_SINGLE: memory transfer single burst
 346:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_BURST_4_BEAT: memory transfer 4-beat burst
 347:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_BURST_8_BEAT: memory transfer 8-beat burst
 348:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_BURST_16_BEAT: memory transfer 16-beat burst
 349:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 350:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 351:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 352:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_memory_burst_beats_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t mbeat)
 353:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 735              		.loc 1 353 1 is_stmt 1 view -0
 736              		.cfi_startproc
 737              		@ args = 0, pretend = 0, frame = 0
 738              		@ frame_needed = 0, uses_anonymous_args = 0
 739              		@ link register save eliminated.
 354:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 740              		.loc 1 354 5 view .LVU232
 355:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 356:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 741              		.loc 1 356 5 view .LVU233
 742              		.loc 1 356 11 is_stmt 0 view .LVU234
 743 0000 01EB4101 		add	r1, r1, r1, lsl #1
 744              	.LVL52:
 745              		.loc 1 356 11 view .LVU235
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 21


 746 0004 C900     		lsls	r1, r1, #3
 747 0006 1030     		adds	r0, r0, #16
 748              	.LVL53:
 749              		.loc 1 356 9 view .LVU236
 750 0008 0B58     		ldr	r3, [r1, r0]
 751              	.LVL54:
 357:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* assign regiser */
 358:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_MBURST;
 752              		.loc 1 358 5 is_stmt 1 view .LVU237
 753              		.loc 1 358 9 is_stmt 0 view .LVU238
 754 000a 23F0C073 		bic	r3, r3, #25165824
 755              	.LVL55:
 359:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl |= mbeat;
 756              		.loc 1 359 5 is_stmt 1 view .LVU239
 757              		.loc 1 359 9 is_stmt 0 view .LVU240
 758 000e 1343     		orrs	r3, r3, r2
 759              	.LVL56:
 360:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 760              		.loc 1 360 5 is_stmt 1 view .LVU241
 761              		.loc 1 360 37 is_stmt 0 view .LVU242
 762 0010 0B50     		str	r3, [r1, r0]
 361:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 763              		.loc 1 361 1 view .LVU243
 764 0012 7047     		bx	lr
 765              		.cfi_endproc
 766              	.LFE126:
 768              		.section	.text.dma_periph_burst_beats_config,"ax",%progbits
 769              		.align	1
 770              		.p2align 2,,3
 771              		.global	dma_periph_burst_beats_config
 772              		.syntax unified
 773              		.thumb
 774              		.thumb_func
 776              	dma_periph_burst_beats_config:
 777              	.LVL57:
 778              	.LFB127:
 362:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 363:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 364:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    configure transfer burst beats of peripheral
 365:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 366:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 367:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 368:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 369:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  pbeat: transfer burst beats
 370:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 371:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_BURST_SINGLE: peripheral transfer single burst
 372:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_BURST_4_BEAT: peripheral transfer 4-beat burst
 373:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_BURST_8_BEAT: peripheral transfer 8-beat burst
 374:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_BURST_16_BEAT: peripheral transfer 16-beat burst
 375:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 376:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 377:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 378:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_periph_burst_beats_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t pbeat)
 379:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 779              		.loc 1 379 1 is_stmt 1 view -0
 780              		.cfi_startproc
 781              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 22


 782              		@ frame_needed = 0, uses_anonymous_args = 0
 783              		@ link register save eliminated.
 380:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 784              		.loc 1 380 5 view .LVU245
 381:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 382:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 785              		.loc 1 382 5 view .LVU246
 786              		.loc 1 382 11 is_stmt 0 view .LVU247
 787 0000 01EB4101 		add	r1, r1, r1, lsl #1
 788              	.LVL58:
 789              		.loc 1 382 11 view .LVU248
 790 0004 C900     		lsls	r1, r1, #3
 791 0006 1030     		adds	r0, r0, #16
 792              	.LVL59:
 793              		.loc 1 382 9 view .LVU249
 794 0008 0B58     		ldr	r3, [r1, r0]
 795              	.LVL60:
 383:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* assign regiser */
 384:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_PBURST;
 796              		.loc 1 384 5 is_stmt 1 view .LVU250
 797              		.loc 1 384 9 is_stmt 0 view .LVU251
 798 000a 23F4C003 		bic	r3, r3, #6291456
 799              	.LVL61:
 385:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl |= pbeat;
 800              		.loc 1 385 5 is_stmt 1 view .LVU252
 801              		.loc 1 385 9 is_stmt 0 view .LVU253
 802 000e 1343     		orrs	r3, r3, r2
 803              	.LVL62:
 386:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 804              		.loc 1 386 5 is_stmt 1 view .LVU254
 805              		.loc 1 386 37 is_stmt 0 view .LVU255
 806 0010 0B50     		str	r3, [r1, r0]
 387:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 807              		.loc 1 387 1 view .LVU256
 808 0012 7047     		bx	lr
 809              		.cfi_endproc
 810              	.LFE127:
 812              		.section	.text.dma_memory_width_config,"ax",%progbits
 813              		.align	1
 814              		.p2align 2,,3
 815              		.global	dma_memory_width_config
 816              		.syntax unified
 817              		.thumb
 818              		.thumb_func
 820              	dma_memory_width_config:
 821              	.LVL63:
 822              	.LFB128:
 388:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 389:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 390:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    configure transfer data size of memory
 391:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 392:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 393:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 394:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 395:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  msize: transfer data size of memory
 396:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 397:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_WIDTH_8BIT: transfer data size of memory is 8-bit
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 23


 398:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_WIDTH_16BIT: transfer data size of memory is 16-bit
 399:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_WIDTH_32BIT: transfer data size of memory is 32-bit
 400:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 401:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 402:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 403:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_memory_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t msize)
 404:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 823              		.loc 1 404 1 is_stmt 1 view -0
 824              		.cfi_startproc
 825              		@ args = 0, pretend = 0, frame = 0
 826              		@ frame_needed = 0, uses_anonymous_args = 0
 827              		@ link register save eliminated.
 405:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 828              		.loc 1 405 5 view .LVU258
 406:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 407:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 829              		.loc 1 407 5 view .LVU259
 830              		.loc 1 407 11 is_stmt 0 view .LVU260
 831 0000 01EB4101 		add	r1, r1, r1, lsl #1
 832              	.LVL64:
 833              		.loc 1 407 11 view .LVU261
 834 0004 C900     		lsls	r1, r1, #3
 835 0006 1030     		adds	r0, r0, #16
 836              	.LVL65:
 837              		.loc 1 407 9 view .LVU262
 838 0008 0B58     		ldr	r3, [r1, r0]
 839              	.LVL66:
 408:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* assign regiser */
 409:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_MWIDTH;
 840              		.loc 1 409 5 is_stmt 1 view .LVU263
 841              		.loc 1 409 9 is_stmt 0 view .LVU264
 842 000a 23F4C043 		bic	r3, r3, #24576
 843              	.LVL67:
 410:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl |= msize;
 844              		.loc 1 410 5 is_stmt 1 view .LVU265
 845              		.loc 1 410 9 is_stmt 0 view .LVU266
 846 000e 1343     		orrs	r3, r3, r2
 847              	.LVL68:
 411:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 848              		.loc 1 411 5 is_stmt 1 view .LVU267
 849              		.loc 1 411 37 is_stmt 0 view .LVU268
 850 0010 0B50     		str	r3, [r1, r0]
 412:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 851              		.loc 1 412 1 view .LVU269
 852 0012 7047     		bx	lr
 853              		.cfi_endproc
 854              	.LFE128:
 856              		.section	.text.dma_periph_width_config,"ax",%progbits
 857              		.align	1
 858              		.p2align 2,,3
 859              		.global	dma_periph_width_config
 860              		.syntax unified
 861              		.thumb
 862              		.thumb_func
 864              	dma_periph_width_config:
 865              	.LVL69:
 866              	.LFB129:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 24


 413:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 414:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 415:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    configure transfer data size of peripheral
 416:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 417:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 418:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 419:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 420:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  msize: transfer data size of peripheral
 421:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 422:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_8BIT: transfer data size of peripheral is 8-bit
 423:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_16BIT: transfer data size of peripheral is 16-bit
 424:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_32BIT: transfer data size of peripheral is 32-bit
 425:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 426:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 427:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 428:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_periph_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t psize)
 429:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 867              		.loc 1 429 1 is_stmt 1 view -0
 868              		.cfi_startproc
 869              		@ args = 0, pretend = 0, frame = 0
 870              		@ frame_needed = 0, uses_anonymous_args = 0
 871              		@ link register save eliminated.
 430:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 872              		.loc 1 430 5 view .LVU271
 431:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 432:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 873              		.loc 1 432 5 view .LVU272
 874              		.loc 1 432 11 is_stmt 0 view .LVU273
 875 0000 01EB4101 		add	r1, r1, r1, lsl #1
 876              	.LVL70:
 877              		.loc 1 432 11 view .LVU274
 878 0004 C900     		lsls	r1, r1, #3
 879 0006 1030     		adds	r0, r0, #16
 880              	.LVL71:
 881              		.loc 1 432 9 view .LVU275
 882 0008 0B58     		ldr	r3, [r1, r0]
 883              	.LVL72:
 433:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* assign regiser */
 434:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_PWIDTH;
 884              		.loc 1 434 5 is_stmt 1 view .LVU276
 885              		.loc 1 434 9 is_stmt 0 view .LVU277
 886 000a 23F4C053 		bic	r3, r3, #6144
 887              	.LVL73:
 435:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl |= psize;
 888              		.loc 1 435 5 is_stmt 1 view .LVU278
 889              		.loc 1 435 9 is_stmt 0 view .LVU279
 890 000e 1343     		orrs	r3, r3, r2
 891              	.LVL74:
 436:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 892              		.loc 1 436 5 is_stmt 1 view .LVU280
 893              		.loc 1 436 37 is_stmt 0 view .LVU281
 894 0010 0B50     		str	r3, [r1, r0]
 437:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 895              		.loc 1 437 1 view .LVU282
 896 0012 7047     		bx	lr
 897              		.cfi_endproc
 898              	.LFE129:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 25


 900              		.section	.text.dma_memory_address_generation_config,"ax",%progbits
 901              		.align	1
 902              		.p2align 2,,3
 903              		.global	dma_memory_address_generation_config
 904              		.syntax unified
 905              		.thumb
 906              		.thumb_func
 908              	dma_memory_address_generation_config:
 909              	.LVL75:
 910              	.LFB130:
 438:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 439:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 440:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    configure memory address generation generation_algorithm
 441:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 442:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 443:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 444:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 445:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  generation_algorithm: the address generation algorithm
 446:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 447:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_INCREASE_ENABLE: next address of memory is increasing address mode
 448:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_INCREASE_DISABLE: next address of memory is fixed address mode
 449:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 450:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 451:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 452:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_memory_address_generation_config(uint32_t dma_periph, dma_channel_enum channelx, uint8_t g
 453:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 911              		.loc 1 453 1 is_stmt 1 view -0
 912              		.cfi_startproc
 913              		@ args = 0, pretend = 0, frame = 0
 914              		@ frame_needed = 0, uses_anonymous_args = 0
 915              		@ link register save eliminated.
 454:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == generation_algorithm) {
 916              		.loc 1 454 5 view .LVU284
 455:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 917              		.loc 1 455 41 is_stmt 0 view .LVU285
 918 0000 01EB4101 		add	r1, r1, r1, lsl #1
 919              	.LVL76:
 920              		.loc 1 455 41 view .LVU286
 921 0004 C900     		lsls	r1, r1, #3
 922 0006 1030     		adds	r0, r0, #16
 923              	.LVL77:
 924              		.loc 1 455 41 view .LVU287
 925 0008 0B58     		ldr	r3, [r1, r0]
 454:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == generation_algorithm) {
 926              		.loc 1 454 7 view .LVU288
 927 000a 1AB9     		cbnz	r2, .L43
 928              		.loc 1 455 9 is_stmt 1 view .LVU289
 929              		.loc 1 455 41 is_stmt 0 view .LVU290
 930 000c 43F48063 		orr	r3, r3, #1024
 931 0010 0B50     		str	r3, [r1, r0]
 932 0012 7047     		bx	lr
 933              	.L43:
 456:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 457:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 934              		.loc 1 457 9 is_stmt 1 view .LVU291
 935              		.loc 1 457 41 is_stmt 0 view .LVU292
 936 0014 23F48063 		bic	r3, r3, #1024
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 26


 937 0018 0B50     		str	r3, [r1, r0]
 458:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 459:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 938              		.loc 1 459 1 view .LVU293
 939 001a 7047     		bx	lr
 940              		.cfi_endproc
 941              	.LFE130:
 943              		.section	.text.dma_peripheral_address_generation_config,"ax",%progbits
 944              		.align	1
 945              		.p2align 2,,3
 946              		.global	dma_peripheral_address_generation_config
 947              		.syntax unified
 948              		.thumb
 949              		.thumb_func
 951              	dma_peripheral_address_generation_config:
 952              	.LVL78:
 953              	.LFB131:
 460:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 461:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 462:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    configure peripheral address generation_algorithm
 463:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 464:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 465:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 466:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 467:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  generation_algorithm: the address generation algorithm
 468:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 469:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_INCREASE_ENABLE: next address of peripheral is increasing address mode
 470:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_INCREASE_DISABLE: next address of peripheral is fixed address mode
 471:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_INCREASE_FIX: increasing steps of peripheral address is fixed
 472:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 473:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 474:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 475:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_peripheral_address_generation_config(uint32_t dma_periph, dma_channel_enum channelx, uint8
 476:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 954              		.loc 1 476 1 is_stmt 1 view -0
 955              		.cfi_startproc
 956              		@ args = 0, pretend = 0, frame = 0
 957              		@ frame_needed = 0, uses_anonymous_args = 0
 958              		@ link register save eliminated.
 477:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == generation_algorithm) {
 959              		.loc 1 477 5 view .LVU295
 478:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 960              		.loc 1 478 41 is_stmt 0 view .LVU296
 961 0000 01EB4101 		add	r1, r1, r1, lsl #1
 962              	.LVL79:
 963              		.loc 1 478 41 view .LVU297
 964 0004 C900     		lsls	r1, r1, #3
 965 0006 1030     		adds	r0, r0, #16
 966              	.LVL80:
 967              		.loc 1 478 41 view .LVU298
 968 0008 0B58     		ldr	r3, [r1, r0]
 477:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == generation_algorithm) {
 969              		.loc 1 477 7 view .LVU299
 970 000a 1AB9     		cbnz	r2, .L46
 971              		.loc 1 478 9 is_stmt 1 view .LVU300
 972              		.loc 1 478 41 is_stmt 0 view .LVU301
 973 000c 43F40073 		orr	r3, r3, #512
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 27


 974 0010 0B50     		str	r3, [r1, r0]
 975 0012 7047     		bx	lr
 976              	.L46:
 479:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else if(DMA_PERIPH_INCREASE_DISABLE == generation_algorithm) {
 977              		.loc 1 479 12 is_stmt 1 view .LVU302
 978              		.loc 1 479 14 is_stmt 0 view .LVU303
 979 0014 012A     		cmp	r2, #1
 980 0016 07D0     		beq	.L49
 480:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 481:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 482:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 981              		.loc 1 482 9 is_stmt 1 view .LVU304
 982              		.loc 1 482 41 is_stmt 0 view .LVU305
 983 0018 43F40073 		orr	r3, r3, #512
 984 001c 0B50     		str	r3, [r1, r0]
 483:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PAIF;
 985              		.loc 1 483 9 is_stmt 1 view .LVU306
 986              		.loc 1 483 41 is_stmt 0 view .LVU307
 987 001e 0B58     		ldr	r3, [r1, r0]
 988 0020 43F40043 		orr	r3, r3, #32768
 989 0024 0B50     		str	r3, [r1, r0]
 484:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 485:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 990              		.loc 1 485 1 view .LVU308
 991 0026 7047     		bx	lr
 992              	.L49:
 480:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 993              		.loc 1 480 9 is_stmt 1 view .LVU309
 480:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 994              		.loc 1 480 41 is_stmt 0 view .LVU310
 995 0028 23F40073 		bic	r3, r3, #512
 996 002c 0B50     		str	r3, [r1, r0]
 997 002e 7047     		bx	lr
 998              		.cfi_endproc
 999              	.LFE131:
 1001              		.section	.text.dma_circulation_enable,"ax",%progbits
 1002              		.align	1
 1003              		.p2align 2,,3
 1004              		.global	dma_circulation_enable
 1005              		.syntax unified
 1006              		.thumb
 1007              		.thumb_func
 1009              	dma_circulation_enable:
 1010              	.LVL81:
 1011              	.LFB132:
 486:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 487:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 488:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    enable DMA circulation mode
 489:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 490:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 491:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 492:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 493:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 494:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 495:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 496:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_circulation_enable(uint32_t dma_periph, dma_channel_enum channelx)
 497:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 28


 1012              		.loc 1 497 1 is_stmt 1 view -0
 1013              		.cfi_startproc
 1014              		@ args = 0, pretend = 0, frame = 0
 1015              		@ frame_needed = 0, uses_anonymous_args = 0
 1016              		@ link register save eliminated.
 498:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 1017              		.loc 1 498 5 view .LVU312
 1018              		.loc 1 498 37 is_stmt 0 view .LVU313
 1019 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1020              	.LVL82:
 1021              		.loc 1 498 37 view .LVU314
 1022 0004 C900     		lsls	r1, r1, #3
 1023 0006 1030     		adds	r0, r0, #16
 1024              	.LVL83:
 1025              		.loc 1 498 37 view .LVU315
 1026 0008 0B58     		ldr	r3, [r1, r0]
 1027 000a 43F48073 		orr	r3, r3, #256
 1028 000e 0B50     		str	r3, [r1, r0]
 499:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 1029              		.loc 1 499 1 view .LVU316
 1030 0010 7047     		bx	lr
 1031              		.cfi_endproc
 1032              	.LFE132:
 1034 0012 00BF     		.section	.text.dma_circulation_disable,"ax",%progbits
 1035              		.align	1
 1036              		.p2align 2,,3
 1037              		.global	dma_circulation_disable
 1038              		.syntax unified
 1039              		.thumb
 1040              		.thumb_func
 1042              	dma_circulation_disable:
 1043              	.LVL84:
 1044              	.LFB133:
 500:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 501:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 502:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    disable DMA circulation mode
 503:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 504:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 505:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 506:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 507:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 508:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 509:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 510:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_circulation_disable(uint32_t dma_periph, dma_channel_enum channelx)
 511:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 1045              		.loc 1 511 1 is_stmt 1 view -0
 1046              		.cfi_startproc
 1047              		@ args = 0, pretend = 0, frame = 0
 1048              		@ frame_needed = 0, uses_anonymous_args = 0
 1049              		@ link register save eliminated.
 512:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CMEN;
 1050              		.loc 1 512 5 view .LVU318
 1051              		.loc 1 512 37 is_stmt 0 view .LVU319
 1052 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1053              	.LVL85:
 1054              		.loc 1 512 37 view .LVU320
 1055 0004 C900     		lsls	r1, r1, #3
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 29


 1056 0006 1030     		adds	r0, r0, #16
 1057              	.LVL86:
 1058              		.loc 1 512 37 view .LVU321
 1059 0008 0B58     		ldr	r3, [r1, r0]
 1060 000a 23F48073 		bic	r3, r3, #256
 1061 000e 0B50     		str	r3, [r1, r0]
 513:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 1062              		.loc 1 513 1 view .LVU322
 1063 0010 7047     		bx	lr
 1064              		.cfi_endproc
 1065              	.LFE133:
 1067 0012 00BF     		.section	.text.dma_channel_enable,"ax",%progbits
 1068              		.align	1
 1069              		.p2align 2,,3
 1070              		.global	dma_channel_enable
 1071              		.syntax unified
 1072              		.thumb
 1073              		.thumb_func
 1075              	dma_channel_enable:
 1076              	.LVL87:
 1077              	.LFB134:
 514:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 515:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 516:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    enable DMA channel
 517:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 518:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 519:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 520:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 521:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 522:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 523:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 524:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_channel_enable(uint32_t dma_periph, dma_channel_enum channelx)
 525:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 1078              		.loc 1 525 1 is_stmt 1 view -0
 1079              		.cfi_startproc
 1080              		@ args = 0, pretend = 0, frame = 0
 1081              		@ frame_needed = 0, uses_anonymous_args = 0
 1082              		@ link register save eliminated.
 526:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CHEN;
 1083              		.loc 1 526 5 view .LVU324
 1084              		.loc 1 526 37 is_stmt 0 view .LVU325
 1085 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1086              	.LVL88:
 1087              		.loc 1 526 37 view .LVU326
 1088 0004 C900     		lsls	r1, r1, #3
 1089 0006 1030     		adds	r0, r0, #16
 1090              	.LVL89:
 1091              		.loc 1 526 37 view .LVU327
 1092 0008 0B58     		ldr	r3, [r1, r0]
 1093 000a 43F00103 		orr	r3, r3, #1
 1094 000e 0B50     		str	r3, [r1, r0]
 527:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 1095              		.loc 1 527 1 view .LVU328
 1096 0010 7047     		bx	lr
 1097              		.cfi_endproc
 1098              	.LFE134:
 1100 0012 00BF     		.section	.text.dma_channel_disable,"ax",%progbits
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 30


 1101              		.align	1
 1102              		.p2align 2,,3
 1103              		.global	dma_channel_disable
 1104              		.syntax unified
 1105              		.thumb
 1106              		.thumb_func
 1108              	dma_channel_disable:
 1109              	.LVL90:
 1110              	.LFB135:
 528:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 529:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 530:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    disable DMA channel
 531:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 532:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 533:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 534:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 535:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 536:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 537:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 538:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_channel_disable(uint32_t dma_periph, dma_channel_enum channelx)
 539:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 1111              		.loc 1 539 1 is_stmt 1 view -0
 1112              		.cfi_startproc
 1113              		@ args = 0, pretend = 0, frame = 0
 1114              		@ frame_needed = 0, uses_anonymous_args = 0
 1115              		@ link register save eliminated.
 540:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
 1116              		.loc 1 540 5 view .LVU330
 1117              		.loc 1 540 37 is_stmt 0 view .LVU331
 1118 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1119              	.LVL91:
 1120              		.loc 1 540 37 view .LVU332
 1121 0004 C900     		lsls	r1, r1, #3
 1122 0006 1030     		adds	r0, r0, #16
 1123              	.LVL92:
 1124              		.loc 1 540 37 view .LVU333
 1125 0008 0B58     		ldr	r3, [r1, r0]
 1126 000a 23F00103 		bic	r3, r3, #1
 1127 000e 0B50     		str	r3, [r1, r0]
 541:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 1128              		.loc 1 541 1 view .LVU334
 1129 0010 7047     		bx	lr
 1130              		.cfi_endproc
 1131              	.LFE135:
 1133 0012 00BF     		.section	.text.dma_transfer_direction_config,"ax",%progbits
 1134              		.align	1
 1135              		.p2align 2,,3
 1136              		.global	dma_transfer_direction_config
 1137              		.syntax unified
 1138              		.thumb
 1139              		.thumb_func
 1141              	dma_transfer_direction_config:
 1142              	.LVL93:
 1143              	.LFB136:
 542:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 543:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 544:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    configure the direction of  data transfer on the channel
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 31


 545:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 546:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 547:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 548:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 549:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  direction: specify the direction of  data transfer
 550:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 551:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_TO_MEMORY: read from peripheral and write to memory
 552:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_TO_PERIPH: read from memory and write to peripheral
 553:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_TO_MEMORY: read from memory and write to memory
 554:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 555:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 556:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 557:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_transfer_direction_config(uint32_t dma_periph, dma_channel_enum channelx, uint8_t directio
 558:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 1144              		.loc 1 558 1 is_stmt 1 view -0
 1145              		.cfi_startproc
 1146              		@ args = 0, pretend = 0, frame = 0
 1147              		@ frame_needed = 0, uses_anonymous_args = 0
 1148              		@ link register save eliminated.
 559:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 1149              		.loc 1 559 5 view .LVU336
 560:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 561:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 1150              		.loc 1 561 5 view .LVU337
 1151              		.loc 1 561 11 is_stmt 0 view .LVU338
 1152 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1153              	.LVL94:
 1154              		.loc 1 561 11 view .LVU339
 1155 0004 C900     		lsls	r1, r1, #3
 1156 0006 1030     		adds	r0, r0, #16
 1157              	.LVL95:
 1158              		.loc 1 561 9 view .LVU340
 1159 0008 0B58     		ldr	r3, [r1, r0]
 1160              	.LVL96:
 562:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* assign regiser */
 563:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_TM;
 1161              		.loc 1 563 5 is_stmt 1 view .LVU341
 1162              		.loc 1 563 9 is_stmt 0 view .LVU342
 1163 000a 23F0C003 		bic	r3, r3, #192
 1164              	.LVL97:
 564:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl |= direction;
 1165              		.loc 1 564 5 is_stmt 1 view .LVU343
 1166              		.loc 1 564 9 is_stmt 0 view .LVU344
 1167 000e 1A43     		orrs	r2, r2, r3
 1168              	.LVL98:
 565:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 566:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 1169              		.loc 1 566 5 is_stmt 1 view .LVU345
 1170              		.loc 1 566 37 is_stmt 0 view .LVU346
 1171 0010 0A50     		str	r2, [r1, r0]
 567:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 1172              		.loc 1 567 1 view .LVU347
 1173 0012 7047     		bx	lr
 1174              		.cfi_endproc
 1175              	.LFE136:
 1177              		.section	.text.dma_switch_buffer_mode_config,"ax",%progbits
 1178              		.align	1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 32


 1179              		.p2align 2,,3
 1180              		.global	dma_switch_buffer_mode_config
 1181              		.syntax unified
 1182              		.thumb
 1183              		.thumb_func
 1185              	dma_switch_buffer_mode_config:
 1186              	.LVL99:
 1187              	.LFB137:
 568:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 569:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 570:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    DMA switch buffer mode config
 571:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 572:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 573:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 574:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 575:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  memory1_addr: memory1 base address
 576:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  memory_select: DMA_MEMORY_0 or DMA_MEMORY_1
 577:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 578:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 579:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 580:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_switch_buffer_mode_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t memory1
 581:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 1188              		.loc 1 581 1 is_stmt 1 view -0
 1189              		.cfi_startproc
 1190              		@ args = 0, pretend = 0, frame = 0
 1191              		@ frame_needed = 0, uses_anonymous_args = 0
 1192              		@ link register save eliminated.
 582:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* configure memory1 base address */
 583:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHM1ADDR(dma_periph, channelx) = memory1_addr;
 1193              		.loc 1 583 5 view .LVU349
 1194 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1195              	.LVL100:
 1196              		.loc 1 583 5 is_stmt 0 view .LVU350
 1197 0004 00EBC100 		add	r0, r0, r1, lsl #3
 1198              	.LVL101:
 1199              		.loc 1 583 40 view .LVU351
 1200 0008 0262     		str	r2, [r0, #32]
 584:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 585:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(DMA_MEMORY_0 == memory_select) {
 1201              		.loc 1 585 5 is_stmt 1 view .LVU352
 1202              		.loc 1 585 7 is_stmt 0 view .LVU353
 1203 000a 23B9     		cbnz	r3, .L56
 586:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MBS;
 1204              		.loc 1 586 9 is_stmt 1 view .LVU354
 1205              		.loc 1 586 41 is_stmt 0 view .LVU355
 1206 000c 0369     		ldr	r3, [r0, #16]
 1207              	.LVL102:
 1208              		.loc 1 586 41 view .LVU356
 1209 000e 23F40023 		bic	r3, r3, #524288
 1210 0012 0361     		str	r3, [r0, #16]
 1211 0014 7047     		bx	lr
 1212              	.LVL103:
 1213              	.L56:
 587:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 588:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MBS;
 1214              		.loc 1 588 9 is_stmt 1 view .LVU357
 1215              		.loc 1 588 41 is_stmt 0 view .LVU358
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 33


 1216 0016 0369     		ldr	r3, [r0, #16]
 1217              	.LVL104:
 1218              		.loc 1 588 41 view .LVU359
 1219 0018 43F40023 		orr	r3, r3, #524288
 1220 001c 0361     		str	r3, [r0, #16]
 589:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 590:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 1221              		.loc 1 590 1 view .LVU360
 1222 001e 7047     		bx	lr
 1223              		.cfi_endproc
 1224              	.LFE137:
 1226              		.section	.text.dma_using_memory_get,"ax",%progbits
 1227              		.align	1
 1228              		.p2align 2,,3
 1229              		.global	dma_using_memory_get
 1230              		.syntax unified
 1231              		.thumb
 1232              		.thumb_func
 1234              	dma_using_memory_get:
 1235              	.LVL105:
 1236              	.LFB138:
 591:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 592:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 593:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    DMA using memory get
 594:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 595:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 596:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 597:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 598:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 599:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     the using memory
 600:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 601:lib/GD32F4xx/Source/gd32f4xx_dma.c **** uint32_t dma_using_memory_get(uint32_t dma_periph, dma_channel_enum channelx)
 602:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 1237              		.loc 1 602 1 is_stmt 1 view -0
 1238              		.cfi_startproc
 1239              		@ args = 0, pretend = 0, frame = 0
 1240              		@ frame_needed = 0, uses_anonymous_args = 0
 1241              		@ link register save eliminated.
 603:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if((DMA_CHCTL(dma_periph, channelx)) & DMA_CHXCTL_MBS) {
 1242              		.loc 1 603 5 view .LVU362
 1243              		.loc 1 603 9 is_stmt 0 view .LVU363
 1244 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1245              	.LVL106:
 1246              		.loc 1 603 9 view .LVU364
 1247 0004 C900     		lsls	r1, r1, #3
 1248 0006 1030     		adds	r0, r0, #16
 1249              	.LVL107:
 1250              		.loc 1 603 9 view .LVU365
 1251 0008 0858     		ldr	r0, [r1, r0]
 1252              	.LVL108:
 604:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         return DMA_MEMORY_1;
 605:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 606:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         return DMA_MEMORY_0;
 607:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 608:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 1253              		.loc 1 608 1 view .LVU366
 1254 000a C0F3C040 		ubfx	r0, r0, #19, #1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 34


 1255 000e 7047     		bx	lr
 1256              		.cfi_endproc
 1257              	.LFE138:
 1259              		.section	.text.dma_channel_subperipheral_select,"ax",%progbits
 1260              		.align	1
 1261              		.p2align 2,,3
 1262              		.global	dma_channel_subperipheral_select
 1263              		.syntax unified
 1264              		.thumb
 1265              		.thumb_func
 1267              	dma_channel_subperipheral_select:
 1268              	.LVL109:
 1269              	.LFB139:
 609:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 610:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 611:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    DMA channel peripheral select
 612:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 613:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 614:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 615:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 616:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  sub_periph: specify DMA channel peripheral
 617:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_SUBPERIx(x=0..7)
 618:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 619:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 620:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 621:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_channel_subperipheral_select(uint32_t dma_periph, dma_channel_enum channelx, dma_subperiph
 622:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 1270              		.loc 1 622 1 is_stmt 1 view -0
 1271              		.cfi_startproc
 1272              		@ args = 0, pretend = 0, frame = 0
 1273              		@ frame_needed = 0, uses_anonymous_args = 0
 1274              		@ link register save eliminated.
 623:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 1275              		.loc 1 623 5 view .LVU368
 624:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 625:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 1276              		.loc 1 625 5 view .LVU369
 1277              		.loc 1 625 11 is_stmt 0 view .LVU370
 1278 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1279              	.LVL110:
 1280              		.loc 1 625 11 view .LVU371
 1281 0004 C900     		lsls	r1, r1, #3
 1282 0006 1030     		adds	r0, r0, #16
 1283              	.LVL111:
 1284              		.loc 1 625 9 view .LVU372
 1285 0008 0B58     		ldr	r3, [r1, r0]
 1286              	.LVL112:
 626:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     /* assign regiser */
 627:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_PERIEN;
 1287              		.loc 1 627 5 is_stmt 1 view .LVU373
 1288              		.loc 1 627 9 is_stmt 0 view .LVU374
 1289 000a 23F06063 		bic	r3, r3, #234881024
 1290              	.LVL113:
 628:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     ctl |= ((uint32_t)sub_periph << CHXCTL_PERIEN_OFFSET);
 1291              		.loc 1 628 5 is_stmt 1 view .LVU375
 1292              		.loc 1 628 9 is_stmt 0 view .LVU376
 1293 000e 43EA4263 		orr	r3, r3, r2, lsl #25
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 35


 1294              	.LVL114:
 629:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 630:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 1295              		.loc 1 630 5 is_stmt 1 view .LVU377
 1296              		.loc 1 630 37 is_stmt 0 view .LVU378
 1297 0012 0B50     		str	r3, [r1, r0]
 631:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 1298              		.loc 1 631 1 view .LVU379
 1299 0014 7047     		bx	lr
 1300              		.cfi_endproc
 1301              	.LFE139:
 1303 0016 00BF     		.section	.text.dma_flow_controller_config,"ax",%progbits
 1304              		.align	1
 1305              		.p2align 2,,3
 1306              		.global	dma_flow_controller_config
 1307              		.syntax unified
 1308              		.thumb
 1309              		.thumb_func
 1311              	dma_flow_controller_config:
 1312              	.LVL115:
 1313              	.LFB140:
 632:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 633:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 634:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    DMA flow controller configure
 635:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 636:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 637:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 638:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 639:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  controller: specify DMA flow controler
 640:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 641:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_FLOW_CONTROLLER_DMA: DMA is the flow controller
 642:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_FLOW_CONTROLLER_PERI: peripheral is the flow controller
 643:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 644:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 645:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 646:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_flow_controller_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t controller
 647:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 1314              		.loc 1 647 1 is_stmt 1 view -0
 1315              		.cfi_startproc
 1316              		@ args = 0, pretend = 0, frame = 0
 1317              		@ frame_needed = 0, uses_anonymous_args = 0
 1318              		@ link register save eliminated.
 648:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(DMA_FLOW_CONTROLLER_DMA == controller) {
 1319              		.loc 1 648 5 view .LVU381
 649:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_TFCS;
 1320              		.loc 1 649 41 is_stmt 0 view .LVU382
 1321 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1322              	.LVL116:
 1323              		.loc 1 649 41 view .LVU383
 1324 0004 C900     		lsls	r1, r1, #3
 1325 0006 1030     		adds	r0, r0, #16
 1326              	.LVL117:
 1327              		.loc 1 649 41 view .LVU384
 1328 0008 0B58     		ldr	r3, [r1, r0]
 648:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(DMA_FLOW_CONTROLLER_DMA == controller) {
 1329              		.loc 1 648 7 view .LVU385
 1330 000a 1AB9     		cbnz	r2, .L61
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 36


 1331              		.loc 1 649 9 is_stmt 1 view .LVU386
 1332              		.loc 1 649 41 is_stmt 0 view .LVU387
 1333 000c 23F02003 		bic	r3, r3, #32
 1334 0010 0B50     		str	r3, [r1, r0]
 1335 0012 7047     		bx	lr
 1336              	.L61:
 650:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 651:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_TFCS;
 1337              		.loc 1 651 9 is_stmt 1 view .LVU388
 1338              		.loc 1 651 41 is_stmt 0 view .LVU389
 1339 0014 43F02003 		orr	r3, r3, #32
 1340 0018 0B50     		str	r3, [r1, r0]
 652:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 653:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 1341              		.loc 1 653 1 view .LVU390
 1342 001a 7047     		bx	lr
 1343              		.cfi_endproc
 1344              	.LFE140:
 1346              		.section	.text.dma_switch_buffer_mode_enable,"ax",%progbits
 1347              		.align	1
 1348              		.p2align 2,,3
 1349              		.global	dma_switch_buffer_mode_enable
 1350              		.syntax unified
 1351              		.thumb
 1352              		.thumb_func
 1354              	dma_switch_buffer_mode_enable:
 1355              	.LVL118:
 1356              	.LFB141:
 654:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 655:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 656:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    DMA switch buffer mode enable
 657:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 658:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 659:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 660:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 661:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  newvalue: ENABLE or DISABLE
 662:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 663:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 664:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 665:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_switch_buffer_mode_enable(uint32_t dma_periph, dma_channel_enum channelx, ControlStatus ne
 666:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 1357              		.loc 1 666 1 is_stmt 1 view -0
 1358              		.cfi_startproc
 1359              		@ args = 0, pretend = 0, frame = 0
 1360              		@ frame_needed = 0, uses_anonymous_args = 0
 1361              		@ link register save eliminated.
 667:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(ENABLE == newvalue) {
 1362              		.loc 1 667 5 view .LVU392
 668:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         /* switch buffer mode enable */
 669:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_SBMEN;
 1363              		.loc 1 669 9 view .LVU393
 670:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 671:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         /* switch buffer mode disable */
 672:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_SBMEN;
 1364              		.loc 1 672 9 view .LVU394
 669:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 1365              		.loc 1 669 41 is_stmt 0 view .LVU395
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 37


 1366 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1367              	.LVL119:
 669:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 1368              		.loc 1 669 41 view .LVU396
 1369 0004 C900     		lsls	r1, r1, #3
 1370 0006 1030     		adds	r0, r0, #16
 1371              	.LVL120:
 667:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         /* switch buffer mode enable */
 1372              		.loc 1 667 7 view .LVU397
 1373 0008 012A     		cmp	r2, #1
 669:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 1374              		.loc 1 669 41 view .LVU398
 1375 000a 0B58     		ldr	r3, [r1, r0]
 1376 000c 0CBF     		ite	eq
 1377 000e 43F48023 		orreq	r3, r3, #262144
 1378              		.loc 1 672 41 view .LVU399
 1379 0012 23F48023 		bicne	r3, r3, #262144
 1380 0016 0B50     		str	r3, [r1, r0]
 673:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 674:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 1381              		.loc 1 674 1 view .LVU400
 1382 0018 7047     		bx	lr
 1383              		.cfi_endproc
 1384              	.LFE141:
 1386 001a 00BF     		.section	.text.dma_fifo_status_get,"ax",%progbits
 1387              		.align	1
 1388              		.p2align 2,,3
 1389              		.global	dma_fifo_status_get
 1390              		.syntax unified
 1391              		.thumb
 1392              		.thumb_func
 1394              	dma_fifo_status_get:
 1395              	.LVL121:
 1396              	.LFB142:
 675:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 676:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 677:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    DMA FIFO status get
 678:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 679:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 680:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 681:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 682:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 683:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     the using memory
 684:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 685:lib/GD32F4xx/Source/gd32f4xx_dma.c **** uint32_t dma_fifo_status_get(uint32_t dma_periph, dma_channel_enum channelx)
 686:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 1397              		.loc 1 686 1 is_stmt 1 view -0
 1398              		.cfi_startproc
 1399              		@ args = 0, pretend = 0, frame = 0
 1400              		@ frame_needed = 0, uses_anonymous_args = 0
 1401              		@ link register save eliminated.
 687:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     return (DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FCNT);
 1402              		.loc 1 687 5 view .LVU402
 1403              		.loc 1 687 13 is_stmt 0 view .LVU403
 1404 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1405              	.LVL122:
 1406              		.loc 1 687 13 view .LVU404
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 38


 1407 0004 C900     		lsls	r1, r1, #3
 1408 0006 2430     		adds	r0, r0, #36
 1409              	.LVL123:
 1410              		.loc 1 687 46 view .LVU405
 1411 0008 0858     		ldr	r0, [r1, r0]
 1412              	.LVL124:
 688:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 1413              		.loc 1 688 1 view .LVU406
 1414 000a 00F03800 		and	r0, r0, #56
 1415 000e 7047     		bx	lr
 1416              		.cfi_endproc
 1417              	.LFE142:
 1419              		.section	.text.dma_flag_get,"ax",%progbits
 1420              		.align	1
 1421              		.p2align 2,,3
 1422              		.global	dma_flag_get
 1423              		.syntax unified
 1424              		.thumb
 1425              		.thumb_func
 1427              	dma_flag_get:
 1428              	.LVL125:
 1429              	.LFB143:
 689:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 690:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 691:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    get DMA flag is set or not
 692:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 693:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 694:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 695:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 696:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  flag: specify get which flag
 697:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 698:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_FEE: FIFO error and exception flag
 699:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_SDE: single data mode exception flag
 700:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_TAE: transfer access error flag
 701:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag
 702:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_FTF: full transger finish flag
 703:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 704:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     FlagStatus: SET or RESET
 705:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 706:lib/GD32F4xx/Source/gd32f4xx_dma.c **** FlagStatus dma_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 707:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 1430              		.loc 1 707 1 is_stmt 1 view -0
 1431              		.cfi_startproc
 1432              		@ args = 0, pretend = 0, frame = 0
 1433              		@ frame_needed = 0, uses_anonymous_args = 0
 1434              		@ link register save eliminated.
 708:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
 1435              		.loc 1 708 5 view .LVU408
 1436              		.loc 1 708 7 is_stmt 0 view .LVU409
 1437 0000 0329     		cmp	r1, #3
 1438 0002 0DD8     		bhi	.L68
 709:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         if(DMA_INTF0(dma_periph) & DMA_FLAG_ADD(flag, channelx)) {
 1439              		.loc 1 709 9 is_stmt 1 view .LVU410
 1440              		.loc 1 709 36 is_stmt 0 view .LVU411
 1441 0004 01EB4103 		add	r3, r1, r1, lsl #1
 1442              		.loc 1 709 12 view .LVU412
 1443 0008 0068     		ldr	r0, [r0]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 39


 1444              	.LVL126:
 1445              		.loc 1 709 36 view .LVU413
 1446 000a 4908     		lsrs	r1, r1, #1
 1447              	.LVL127:
 1448              		.loc 1 709 36 view .LVU414
 1449 000c 5B00     		lsls	r3, r3, #1
 1450              	.LVL128:
 1451              	.L70:
 710:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             return SET;
 711:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         } else {
 712:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             return RESET;
 713:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         }
 714:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 715:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         channelx -= (dma_channel_enum)4;
 716:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         if(DMA_INTF1(dma_periph) & DMA_FLAG_ADD(flag, channelx)) {
 1452              		.loc 1 716 36 view .LVU415
 1453 000e 03EB8101 		add	r1, r3, r1, lsl #2
 1454 0012 02FA01F1 		lsl	r1, r2, r1
 1455              		.loc 1 716 11 view .LVU416
 1456 0016 0142     		tst	r1, r0
 710:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             return SET;
 1457              		.loc 1 710 20 view .LVU417
 1458 0018 14BF     		ite	ne
 1459 001a 0120     		movne	r0, #1
 1460 001c 0020     		moveq	r0, #0
 717:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             return SET;
 718:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         } else {
 719:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             return RESET;
 720:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         }
 721:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 722:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 1461              		.loc 1 722 1 view .LVU418
 1462 001e 7047     		bx	lr
 1463              	.LVL129:
 1464              	.L68:
 715:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         if(DMA_INTF1(dma_periph) & DMA_FLAG_ADD(flag, channelx)) {
 1465              		.loc 1 715 9 is_stmt 1 view .LVU419
 715:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         if(DMA_INTF1(dma_periph) & DMA_FLAG_ADD(flag, channelx)) {
 1466              		.loc 1 715 18 is_stmt 0 view .LVU420
 1467 0020 0439     		subs	r1, r1, #4
 1468              	.LVL130:
 715:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         if(DMA_INTF1(dma_periph) & DMA_FLAG_ADD(flag, channelx)) {
 1469              		.loc 1 715 18 view .LVU421
 1470 0022 CBB2     		uxtb	r3, r1
 1471              	.LVL131:
 716:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             return SET;
 1472              		.loc 1 716 9 is_stmt 1 view .LVU422
 716:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             return SET;
 1473              		.loc 1 716 36 is_stmt 0 view .LVU423
 1474 0024 03EB4303 		add	r3, r3, r3, lsl #1
 1475              	.LVL132:
 716:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             return SET;
 1476              		.loc 1 716 12 view .LVU424
 1477 0028 4068     		ldr	r0, [r0, #4]
 1478              	.LVL133:
 716:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             return SET;
 1479              		.loc 1 716 36 view .LVU425
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 40


 1480 002a C1F34001 		ubfx	r1, r1, #1, #1
 1481              	.LVL134:
 716:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             return SET;
 1482              		.loc 1 716 36 view .LVU426
 1483 002e 5B00     		lsls	r3, r3, #1
 1484 0030 EDE7     		b	.L70
 1485              		.cfi_endproc
 1486              	.LFE143:
 1488 0032 00BF     		.section	.text.dma_flag_clear,"ax",%progbits
 1489              		.align	1
 1490              		.p2align 2,,3
 1491              		.global	dma_flag_clear
 1492              		.syntax unified
 1493              		.thumb
 1494              		.thumb_func
 1496              	dma_flag_clear:
 1497              	.LVL135:
 1498              	.LFB144:
 723:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 724:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 725:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    clear DMA a channel flag
 726:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 727:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 728:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 729:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 730:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  flag: specify get which flag
 731:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 732:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_FEE: FIFO error and exception flag
 733:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_SDE: single data mode exception flag
 734:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_TAE: transfer access error flag
 735:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag
 736:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_FTF: full transger finish flag
 737:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 738:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 739:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 740:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 741:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 1499              		.loc 1 741 1 is_stmt 1 view -0
 1500              		.cfi_startproc
 1501              		@ args = 0, pretend = 0, frame = 0
 1502              		@ frame_needed = 0, uses_anonymous_args = 0
 1503              		@ link register save eliminated.
 742:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
 1504              		.loc 1 742 5 view .LVU428
 1505              		.loc 1 742 7 is_stmt 0 view .LVU429
 1506 0000 0329     		cmp	r1, #3
 1507 0002 0BD8     		bhi	.L72
 743:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_INTC0(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 1508              		.loc 1 743 9 is_stmt 1 view .LVU430
 1509              		.loc 1 743 34 is_stmt 0 view .LVU431
 1510 0004 4FEA510C 		lsr	ip, r1, #1
 1511 0008 01EB4101 		add	r1, r1, r1, lsl #1
 1512              	.LVL136:
 1513              		.loc 1 743 34 view .LVU432
 1514 000c 4900     		lsls	r1, r1, #1
 1515              		.loc 1 743 31 view .LVU433
 1516 000e 8368     		ldr	r3, [r0, #8]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 41


 1517              		.loc 1 743 34 view .LVU434
 1518 0010 01EB8C01 		add	r1, r1, ip, lsl #2
 1519 0014 8A40     		lsls	r2, r2, r1
 1520              	.LVL137:
 1521              		.loc 1 743 31 view .LVU435
 1522 0016 1A43     		orrs	r2, r2, r3
 1523 0018 8260     		str	r2, [r0, #8]
 1524 001a 7047     		bx	lr
 1525              	.LVL138:
 1526              	.L72:
 744:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 745:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         channelx -= (dma_channel_enum)4;
 1527              		.loc 1 745 9 is_stmt 1 view .LVU436
 1528              		.loc 1 745 18 is_stmt 0 view .LVU437
 1529 001c 0439     		subs	r1, r1, #4
 1530              	.LVL139:
 1531              		.loc 1 745 18 view .LVU438
 1532 001e CBB2     		uxtb	r3, r1
 1533              	.LVL140:
 746:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_INTC1(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 1534              		.loc 1 746 9 is_stmt 1 view .LVU439
 1535              		.loc 1 746 34 is_stmt 0 view .LVU440
 1536 0020 03EB4303 		add	r3, r3, r3, lsl #1
 1537              	.LVL141:
 1538              		.loc 1 746 34 view .LVU441
 1539 0024 5B00     		lsls	r3, r3, #1
 1540 0026 C1F34001 		ubfx	r1, r1, #1, #1
 1541              	.LVL142:
 1542              		.loc 1 746 34 view .LVU442
 1543 002a 03EB8101 		add	r1, r3, r1, lsl #2
 1544              		.loc 1 746 31 view .LVU443
 1545 002e C368     		ldr	r3, [r0, #12]
 1546              		.loc 1 746 34 view .LVU444
 1547 0030 02FA01F1 		lsl	r1, r2, r1
 1548              		.loc 1 746 31 view .LVU445
 1549 0034 1943     		orrs	r1, r1, r3
 1550 0036 C160     		str	r1, [r0, #12]
 747:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 748:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 1551              		.loc 1 748 1 view .LVU446
 1552 0038 7047     		bx	lr
 1553              		.cfi_endproc
 1554              	.LFE144:
 1556 003a 00BF     		.section	.text.dma_interrupt_enable,"ax",%progbits
 1557              		.align	1
 1558              		.p2align 2,,3
 1559              		.global	dma_interrupt_enable
 1560              		.syntax unified
 1561              		.thumb
 1562              		.thumb_func
 1564              	dma_interrupt_enable:
 1565              	.LVL143:
 1566              	.LFB145:
 749:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 750:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 751:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    enable DMA interrupt
 752:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 42


 753:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 754:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 755:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 756:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  source: specify which interrupt to enbale
 757:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                 only one parameters can be selected which are shown as below:
 758:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_SDEIE: single data mode exception interrupt enable
 759:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_TAEIE: tranfer access error interrupt enable
 760:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_HTFIE: half transfer finish interrupt enable
 761:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_FTFIE: full transfer finish interrupt enable
 762:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXFCTL_FEEIE: FIFO exception interrupt enable
 763:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 764:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 765:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 766:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_interrupt_enable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 767:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 1567              		.loc 1 767 1 is_stmt 1 view -0
 1568              		.cfi_startproc
 1569              		@ args = 0, pretend = 0, frame = 0
 1570              		@ frame_needed = 0, uses_anonymous_args = 0
 1571              		@ link register save eliminated.
 768:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(DMA_CHXFCTL_FEEIE != source) {
 1572              		.loc 1 768 5 view .LVU448
 769:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= source;
 1573              		.loc 1 769 41 is_stmt 0 view .LVU449
 1574 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1575              	.LVL144:
 768:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(DMA_CHXFCTL_FEEIE != source) {
 1576              		.loc 1 768 7 view .LVU450
 1577 0004 802A     		cmp	r2, #128
 1578              		.loc 1 769 41 view .LVU451
 1579 0006 4FEAC101 		lsl	r1, r1, #3
 768:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(DMA_CHXFCTL_FEEIE != source) {
 1580              		.loc 1 768 7 view .LVU452
 1581 000a 04D0     		beq	.L75
 1582              		.loc 1 769 9 is_stmt 1 view .LVU453
 1583              		.loc 1 769 41 is_stmt 0 view .LVU454
 1584 000c 1030     		adds	r0, r0, #16
 1585              	.LVL145:
 1586              		.loc 1 769 41 view .LVU455
 1587 000e 0B58     		ldr	r3, [r1, r0]
 1588 0010 1A43     		orrs	r2, r2, r3
 1589              	.LVL146:
 1590              		.loc 1 769 41 view .LVU456
 1591 0012 0A50     		str	r2, [r1, r0]
 1592 0014 7047     		bx	lr
 1593              	.LVL147:
 1594              	.L75:
 770:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 771:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHFCTL(dma_periph, channelx) |= source;
 1595              		.loc 1 771 9 is_stmt 1 view .LVU457
 1596              		.loc 1 771 42 is_stmt 0 view .LVU458
 1597 0016 2430     		adds	r0, r0, #36
 1598              	.LVL148:
 1599              		.loc 1 771 42 view .LVU459
 1600 0018 0B58     		ldr	r3, [r1, r0]
 1601 001a 43F08003 		orr	r3, r3, #128
 1602 001e 0B50     		str	r3, [r1, r0]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 43


 772:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 773:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 1603              		.loc 1 773 1 view .LVU460
 1604 0020 7047     		bx	lr
 1605              		.cfi_endproc
 1606              	.LFE145:
 1608 0022 00BF     		.section	.text.dma_interrupt_disable,"ax",%progbits
 1609              		.align	1
 1610              		.p2align 2,,3
 1611              		.global	dma_interrupt_disable
 1612              		.syntax unified
 1613              		.thumb
 1614              		.thumb_func
 1616              	dma_interrupt_disable:
 1617              	.LVL149:
 1618              	.LFB146:
 774:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 775:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 776:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    disable DMA interrupt
 777:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 778:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 779:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 780:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 781:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  source: specify which interrupt to disbale
 782:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                 only one parameters can be selected which are shown as below:
 783:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_SDEIE: single data mode exception interrupt enable
 784:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_TAEIE: tranfer access error interrupt enable
 785:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_HTFIE: half transfer finish interrupt enable
 786:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_FTFIE: full transfer finish interrupt enable
 787:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXFCTL_FEEIE: FIFO exception interrupt enable
 788:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 789:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     none
 790:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 791:lib/GD32F4xx/Source/gd32f4xx_dma.c **** void dma_interrupt_disable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 792:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 1619              		.loc 1 792 1 is_stmt 1 view -0
 1620              		.cfi_startproc
 1621              		@ args = 0, pretend = 0, frame = 0
 1622              		@ frame_needed = 0, uses_anonymous_args = 0
 1623              		@ link register save eliminated.
 793:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(DMA_CHXFCTL_FEEIE != source) {
 1624              		.loc 1 793 5 view .LVU462
 794:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~source;
 1625              		.loc 1 794 41 is_stmt 0 view .LVU463
 1626 0000 01EB4101 		add	r1, r1, r1, lsl #1
 1627              	.LVL150:
 793:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(DMA_CHXFCTL_FEEIE != source) {
 1628              		.loc 1 793 7 view .LVU464
 1629 0004 802A     		cmp	r2, #128
 1630              		.loc 1 794 41 view .LVU465
 1631 0006 4FEAC101 		lsl	r1, r1, #3
 793:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(DMA_CHXFCTL_FEEIE != source) {
 1632              		.loc 1 793 7 view .LVU466
 1633 000a 05D0     		beq	.L78
 1634              		.loc 1 794 9 is_stmt 1 view .LVU467
 1635              		.loc 1 794 41 is_stmt 0 view .LVU468
 1636 000c 1030     		adds	r0, r0, #16
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 44


 1637              	.LVL151:
 1638              		.loc 1 794 41 view .LVU469
 1639 000e 0B58     		ldr	r3, [r1, r0]
 1640 0010 23EA0202 		bic	r2, r3, r2
 1641              	.LVL152:
 1642              		.loc 1 794 41 view .LVU470
 1643 0014 0A50     		str	r2, [r1, r0]
 1644 0016 7047     		bx	lr
 1645              	.LVL153:
 1646              	.L78:
 795:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 796:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         DMA_CHFCTL(dma_periph, channelx) &= ~source;
 1647              		.loc 1 796 9 is_stmt 1 view .LVU471
 1648              		.loc 1 796 42 is_stmt 0 view .LVU472
 1649 0018 2430     		adds	r0, r0, #36
 1650              	.LVL154:
 1651              		.loc 1 796 42 view .LVU473
 1652 001a 0B58     		ldr	r3, [r1, r0]
 1653 001c 23F08003 		bic	r3, r3, #128
 1654 0020 0B50     		str	r3, [r1, r0]
 797:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 798:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
 1655              		.loc 1 798 1 view .LVU474
 1656 0022 7047     		bx	lr
 1657              		.cfi_endproc
 1658              	.LFE146:
 1660              		.section	.text.dma_interrupt_flag_get,"ax",%progbits
 1661              		.align	1
 1662              		.p2align 2,,3
 1663              		.global	dma_interrupt_flag_get
 1664              		.syntax unified
 1665              		.thumb
 1666              		.thumb_func
 1668              	dma_interrupt_flag_get:
 1669              	.LVL155:
 1670              	.LFB147:
 799:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 800:lib/GD32F4xx/Source/gd32f4xx_dma.c **** /*!
 801:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \brief    get DMA interrupt flag is set or not
 802:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 803:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 804:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to get interrupt flag
 805:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 806:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[in]  interrupt: specify get which flag
 807:lib/GD32F4xx/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 808:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_FEE: FIFO error and exception flag
 809:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_SDE: single data mode exception flag
 810:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_TAE: transfer access error flag
 811:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish flag
 812:lib/GD32F4xx/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transger finish flag
 813:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \param[out] none
 814:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     \retval     FlagStatus: SET or RESET
 815:lib/GD32F4xx/Source/gd32f4xx_dma.c **** */
 816:lib/GD32F4xx/Source/gd32f4xx_dma.c **** FlagStatus dma_interrupt_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t interrup
 817:lib/GD32F4xx/Source/gd32f4xx_dma.c **** {
 1671              		.loc 1 817 1 is_stmt 1 view -0
 1672              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 45


 1673              		@ args = 0, pretend = 0, frame = 0
 1674              		@ frame_needed = 0, uses_anonymous_args = 0
 1675              		@ link register save eliminated.
 818:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1676              		.loc 1 818 5 view .LVU476
 819:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     dma_channel_enum channel_flag_offset = channelx;
 1677              		.loc 1 819 5 view .LVU477
 820:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
 1678              		.loc 1 820 5 view .LVU478
 1679              		.loc 1 820 7 is_stmt 0 view .LVU479
 1680 0000 0329     		cmp	r1, #3
 1681 0002 24D8     		bhi	.L81
 821:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         switch(interrupt) {
 1682              		.loc 1 821 9 is_stmt 1 view .LVU480
 1683 0004 013A     		subs	r2, r2, #1
 1684              	.LVL156:
 1685              		.loc 1 821 9 is_stmt 0 view .LVU481
 1686 0006 1F2A     		cmp	r2, #31
 1687 0008 3CD8     		bhi	.L96
 1688 000a DFE812F0 		tbh	[pc, r2, lsl #1]
 1689              	.L84:
 1690 000e B000     		.2byte	(.L88-.L84)/2
 1691 0010 3B00     		.2byte	(.L96-.L84)/2
 1692 0012 3B00     		.2byte	(.L96-.L84)/2
 1693 0014 C100     		.2byte	(.L87-.L84)/2
 1694 0016 3B00     		.2byte	(.L96-.L84)/2
 1695 0018 3B00     		.2byte	(.L96-.L84)/2
 1696 001a 3B00     		.2byte	(.L96-.L84)/2
 1697 001c F900     		.2byte	(.L86-.L84)/2
 1698 001e 3B00     		.2byte	(.L96-.L84)/2
 1699 0020 3B00     		.2byte	(.L96-.L84)/2
 1700 0022 3B00     		.2byte	(.L96-.L84)/2
 1701 0024 3B00     		.2byte	(.L96-.L84)/2
 1702 0026 3B00     		.2byte	(.L96-.L84)/2
 1703 0028 3B00     		.2byte	(.L96-.L84)/2
 1704 002a 3B00     		.2byte	(.L96-.L84)/2
 1705 002c 3D00     		.2byte	(.L85-.L84)/2
 1706 002e 3B00     		.2byte	(.L96-.L84)/2
 1707 0030 3B00     		.2byte	(.L96-.L84)/2
 1708 0032 3B00     		.2byte	(.L96-.L84)/2
 1709 0034 3B00     		.2byte	(.L96-.L84)/2
 1710 0036 3B00     		.2byte	(.L96-.L84)/2
 1711 0038 3B00     		.2byte	(.L96-.L84)/2
 1712 003a 3B00     		.2byte	(.L96-.L84)/2
 1713 003c 3B00     		.2byte	(.L96-.L84)/2
 1714 003e 3B00     		.2byte	(.L96-.L84)/2
 1715 0040 3B00     		.2byte	(.L96-.L84)/2
 1716 0042 3B00     		.2byte	(.L96-.L84)/2
 1717 0044 3B00     		.2byte	(.L96-.L84)/2
 1718 0046 3B00     		.2byte	(.L96-.L84)/2
 1719 0048 3B00     		.2byte	(.L96-.L84)/2
 1720 004a 3B00     		.2byte	(.L96-.L84)/2
 1721 004c E800     		.2byte	(.L83-.L84)/2
 1722              	.LVL157:
 1723              		.p2align 1
 1724              	.L81:
 822:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         case DMA_INTF_FEEIF:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 46


 823:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF0(dma_periph) & DMA_FLAG_ADD(interrupt, channelx);
 824:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 825:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 826:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         case DMA_INTF_SDEIF:
 827:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF0(dma_periph) & DMA_FLAG_ADD(interrupt, channelx);
 828:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 829:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 830:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         case DMA_INTF_TAEIF:
 831:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF0(dma_periph) & DMA_FLAG_ADD(interrupt, channelx);
 832:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 833:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 834:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         case DMA_INTF_HTFIF:
 835:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF0(dma_periph) & DMA_FLAG_ADD(interrupt, channelx);
 836:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 837:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 838:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         case DMA_INTF_FTFIF:
 839:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_flag = (DMA_INTF0(dma_periph) & DMA_FLAG_ADD(interrupt, channelx));
 840:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 841:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 842:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         default:
 843:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 844:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         }
 845:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 846:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         channel_flag_offset -= (dma_channel_enum)4;
 1725              		.loc 1 846 9 is_stmt 1 view .LVU482
 1726              		.loc 1 846 29 is_stmt 0 view .LVU483
 1727 004e 0B1F     		subs	r3, r1, #4
 847:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         switch(interrupt) {
 1728              		.loc 1 847 9 view .LVU484
 1729 0050 013A     		subs	r2, r2, #1
 1730              	.LVL158:
 817:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1731              		.loc 1 817 1 view .LVU485
 1732 0052 10B4     		push	{r4}
 1733              	.LCFI8:
 1734              		.cfi_def_cfa_offset 4
 1735              		.cfi_offset 4, -4
 846:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         switch(interrupt) {
 1736              		.loc 1 846 29 view .LVU486
 1737 0054 DBB2     		uxtb	r3, r3
 1738              	.LVL159:
 1739              		.loc 1 847 9 is_stmt 1 view .LVU487
 1740 0056 1F2A     		cmp	r2, #31
 1741 0058 11D8     		bhi	.L97
 1742 005a DFE802F0 		tbb	[pc, r2]
 1743              	.L91:
 1744 005e 2A       		.byte	(.L95-.L91)/2
 1745 005f 10       		.byte	(.L97-.L91)/2
 1746 0060 10       		.byte	(.L97-.L91)/2
 1747 0061 46       		.byte	(.L94-.L91)/2
 1748 0062 10       		.byte	(.L97-.L91)/2
 1749 0063 10       		.byte	(.L97-.L91)/2
 1750 0064 10       		.byte	(.L97-.L91)/2
 1751 0065 5C       		.byte	(.L93-.L91)/2
 1752 0066 10       		.byte	(.L97-.L91)/2
 1753 0067 10       		.byte	(.L97-.L91)/2
 1754 0068 10       		.byte	(.L97-.L91)/2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 47


 1755 0069 10       		.byte	(.L97-.L91)/2
 1756 006a 10       		.byte	(.L97-.L91)/2
 1757 006b 10       		.byte	(.L97-.L91)/2
 1758 006c 10       		.byte	(.L97-.L91)/2
 1759 006d 72       		.byte	(.L92-.L91)/2
 1760 006e 10       		.byte	(.L97-.L91)/2
 1761 006f 10       		.byte	(.L97-.L91)/2
 1762 0070 10       		.byte	(.L97-.L91)/2
 1763 0071 10       		.byte	(.L97-.L91)/2
 1764 0072 10       		.byte	(.L97-.L91)/2
 1765 0073 10       		.byte	(.L97-.L91)/2
 1766 0074 10       		.byte	(.L97-.L91)/2
 1767 0075 10       		.byte	(.L97-.L91)/2
 1768 0076 10       		.byte	(.L97-.L91)/2
 1769 0077 10       		.byte	(.L97-.L91)/2
 1770 0078 10       		.byte	(.L97-.L91)/2
 1771 0079 10       		.byte	(.L97-.L91)/2
 1772 007a 10       		.byte	(.L97-.L91)/2
 1773 007b 10       		.byte	(.L97-.L91)/2
 1774 007c 10       		.byte	(.L97-.L91)/2
 1775 007d AA       		.byte	(.L90-.L91)/2
 1776              		.p2align 1
 1777              	.L97:
 1778 007e 0020     		movs	r0, #0
 1779              	.LVL160:
 1780              	.L82:
 848:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         case DMA_INTF_FEEIF:
 849:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF1(dma_periph) & DMA_FLAG_ADD(interrupt, channel_flag_offset);
 850:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 851:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 852:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         case DMA_INTF_SDEIF:
 853:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF1(dma_periph) & DMA_FLAG_ADD(interrupt, channel_flag_offset);
 854:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 855:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 856:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         case DMA_INTF_TAEIF:
 857:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF1(dma_periph) & DMA_FLAG_ADD(interrupt, channel_flag_offset);
 858:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 859:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 860:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         case DMA_INTF_HTFIF:
 861:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF1(dma_periph) & DMA_FLAG_ADD(interrupt, channel_flag_offset);
 862:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 863:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 864:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         case DMA_INTF_FTFIF:
 865:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF1(dma_periph) & DMA_FLAG_ADD(interrupt, channel_flag_offset);
 866:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 867:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 868:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         default:
 869:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 870:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         }
 871:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 872:lib/GD32F4xx/Source/gd32f4xx_dma.c **** 
 873:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     if(interrupt_flag && interrupt_enable) {
 874:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         return SET;
 875:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     } else {
 876:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         return RESET;
 877:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 878:lib/GD32F4xx/Source/gd32f4xx_dma.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 48


 1781              		.loc 1 878 1 is_stmt 0 view .LVU488
 1782 0080 10BC     		pop	{r4}
 1783              	.LCFI9:
 1784              		.cfi_restore 4
 1785              		.cfi_def_cfa_offset 0
 1786 0082 7047     		bx	lr
 1787              	.LVL161:
 1788              	.L96:
 821:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         case DMA_INTF_FEEIF:
 1789              		.loc 1 821 9 view .LVU489
 1790 0084 0020     		movs	r0, #0
 1791              	.LVL162:
 821:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         case DMA_INTF_FEEIF:
 1792              		.loc 1 821 9 view .LVU490
 1793 0086 7047     		bx	lr
 1794              	.LVL163:
 1795              	.L85:
 835:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1796              		.loc 1 835 13 is_stmt 1 view .LVU491
 835:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1797              		.loc 1 835 54 is_stmt 0 view .LVU492
 1798 0088 01EB4103 		add	r3, r1, r1, lsl #1
 835:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1799              		.loc 1 835 30 view .LVU493
 1800 008c 50F8102B 		ldr	r2, [r0], #16
 1801              	.LVL164:
 835:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1802              		.loc 1 835 54 view .LVU494
 1803 0090 4FEA430C 		lsl	ip, r3, #1
 836:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1804              		.loc 1 836 32 view .LVU495
 1805 0094 DB00     		lsls	r3, r3, #3
 835:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1806              		.loc 1 835 54 view .LVU496
 1807 0096 4908     		lsrs	r1, r1, #1
 1808              	.LVL165:
 836:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1809              		.loc 1 836 32 view .LVU497
 1810 0098 1B58     		ldr	r3, [r3, r0]
 835:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1811              		.loc 1 835 54 view .LVU498
 1812 009a 0CEB8101 		add	r1, ip, r1, lsl #2
 1813 009e 1020     		movs	r0, #16
 1814              	.LVL166:
 835:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1815              		.loc 1 835 54 view .LVU499
 1816 00a0 8840     		lsls	r0, r0, r1
 835:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1817              		.loc 1 835 28 view .LVU500
 1818 00a2 1040     		ands	r0, r0, r2
 1819              	.LVL167:
 836:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1820              		.loc 1 836 13 is_stmt 1 view .LVU501
 836:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1821              		.loc 1 836 30 is_stmt 0 view .LVU502
 1822 00a4 03F00803 		and	r3, r3, #8
 1823              	.LVL168:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 49


 837:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         case DMA_INTF_FTFIF:
 1824              		.loc 1 837 13 is_stmt 1 view .LVU503
 1825              	.L100:
 873:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         return SET;
 1826              		.loc 1 873 5 view .LVU504
 873:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         return SET;
 1827              		.loc 1 873 7 is_stmt 0 view .LVU505
 1828 00a8 10B1     		cbz	r0, .L102
 876:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 1829              		.loc 1 876 16 view .LVU506
 1830 00aa 181E     		subs	r0, r3, #0
 1831              	.LVL169:
 876:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 1832              		.loc 1 876 16 view .LVU507
 1833 00ac 18BF     		it	ne
 1834 00ae 0120     		movne	r0, #1
 1835              	.L102:
 1836              	.LVL170:
 1837              		.loc 1 878 1 view .LVU508
 1838 00b0 7047     		bx	lr
 1839              	.LVL171:
 1840              	.L95:
 1841              	.LCFI10:
 1842              		.cfi_def_cfa_offset 4
 1843              		.cfi_offset 4, -4
 849:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1844              		.loc 1 849 13 is_stmt 1 view .LVU509
 849:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1845              		.loc 1 849 54 is_stmt 0 view .LVU510
 1846 00b2 C3F34002 		ubfx	r2, r3, #1, #1
 1847              	.LVL172:
 849:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1848              		.loc 1 849 54 view .LVU511
 1849 00b6 03EB4303 		add	r3, r3, r3, lsl #1
 1850              	.LVL173:
 849:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1851              		.loc 1 849 54 view .LVU512
 1852 00ba 4FEA430C 		lsl	ip, r3, #1
 850:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1853              		.loc 1 850 32 view .LVU513
 1854 00be 01EB4101 		add	r1, r1, r1, lsl #1
 1855              	.LVL174:
 849:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1856              		.loc 1 849 54 view .LVU514
 1857 00c2 0CEB820C 		add	ip, ip, r2, lsl #2
 850:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1858              		.loc 1 850 32 view .LVU515
 1859 00c6 C900     		lsls	r1, r1, #3
 1860 00c8 00F12402 		add	r2, r0, #36
 849:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1861              		.loc 1 849 30 view .LVU516
 1862 00cc 4468     		ldr	r4, [r0, #4]
 850:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1863              		.loc 1 850 32 view .LVU517
 1864 00ce 8B58     		ldr	r3, [r1, r2]
 849:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1865              		.loc 1 849 54 view .LVU518
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 50


 1866 00d0 0120     		movs	r0, #1
 1867              	.LVL175:
 849:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1868              		.loc 1 849 54 view .LVU519
 1869 00d2 00FA0CF0 		lsl	r0, r0, ip
 849:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1870              		.loc 1 849 28 view .LVU520
 1871 00d6 2040     		ands	r0, r0, r4
 1872              	.LVL176:
 850:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1873              		.loc 1 850 13 is_stmt 1 view .LVU521
 850:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1874              		.loc 1 850 30 is_stmt 0 view .LVU522
 1875 00d8 03F08003 		and	r3, r3, #128
 1876              	.LVL177:
 851:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         case DMA_INTF_SDEIF:
 1877              		.loc 1 851 13 is_stmt 1 view .LVU523
 1878              	.L89:
 873:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         return SET;
 1879              		.loc 1 873 5 view .LVU524
 873:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         return SET;
 1880              		.loc 1 873 7 is_stmt 0 view .LVU525
 1881 00dc 0028     		cmp	r0, #0
 1882 00de CFD0     		beq	.L82
 876:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 1883              		.loc 1 876 16 discriminator 1 view .LVU526
 1884 00e0 181E     		subs	r0, r3, #0
 1885              	.LVL178:
 876:lib/GD32F4xx/Source/gd32f4xx_dma.c ****     }
 1886              		.loc 1 876 16 discriminator 1 view .LVU527
 1887 00e2 18BF     		it	ne
 1888 00e4 0120     		movne	r0, #1
 1889              	.LVL179:
 1890              		.loc 1 878 1 discriminator 1 view .LVU528
 1891 00e6 10BC     		pop	{r4}
 1892              	.LCFI11:
 1893              		.cfi_remember_state
 1894              		.cfi_restore 4
 1895              		.cfi_def_cfa_offset 0
 1896 00e8 7047     		bx	lr
 1897              	.LVL180:
 1898              	.L94:
 1899              	.LCFI12:
 1900              		.cfi_restore_state
 853:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1901              		.loc 1 853 13 is_stmt 1 view .LVU529
 853:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1902              		.loc 1 853 54 is_stmt 0 view .LVU530
 1903 00ea C3F34002 		ubfx	r2, r3, #1, #1
 1904 00ee 03EB4303 		add	r3, r3, r3, lsl #1
 1905              	.LVL181:
 853:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1906              		.loc 1 853 54 view .LVU531
 1907 00f2 4FEA430C 		lsl	ip, r3, #1
 854:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1908              		.loc 1 854 32 view .LVU532
 1909 00f6 01EB4101 		add	r1, r1, r1, lsl #1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 51


 1910              	.LVL182:
 853:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1911              		.loc 1 853 54 view .LVU533
 1912 00fa 0CEB820C 		add	ip, ip, r2, lsl #2
 854:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1913              		.loc 1 854 32 view .LVU534
 1914 00fe C900     		lsls	r1, r1, #3
 1915 0100 00F11002 		add	r2, r0, #16
 853:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1916              		.loc 1 853 30 view .LVU535
 1917 0104 4468     		ldr	r4, [r0, #4]
 854:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1918              		.loc 1 854 32 view .LVU536
 1919 0106 8B58     		ldr	r3, [r1, r2]
 853:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1920              		.loc 1 853 54 view .LVU537
 1921 0108 0420     		movs	r0, #4
 1922              	.LVL183:
 853:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1923              		.loc 1 853 54 view .LVU538
 1924 010a 00FA0CF0 		lsl	r0, r0, ip
 853:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1925              		.loc 1 853 28 view .LVU539
 1926 010e 2040     		ands	r0, r0, r4
 1927              	.LVL184:
 854:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1928              		.loc 1 854 13 is_stmt 1 view .LVU540
 854:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1929              		.loc 1 854 30 is_stmt 0 view .LVU541
 1930 0110 03F00203 		and	r3, r3, #2
 1931              	.LVL185:
 855:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         case DMA_INTF_TAEIF:
 1932              		.loc 1 855 13 is_stmt 1 view .LVU542
 1933 0114 E2E7     		b	.L89
 1934              	.LVL186:
 1935              	.L93:
 857:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1936              		.loc 1 857 13 view .LVU543
 857:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1937              		.loc 1 857 54 is_stmt 0 view .LVU544
 1938 0116 C3F34002 		ubfx	r2, r3, #1, #1
 1939 011a 03EB4303 		add	r3, r3, r3, lsl #1
 1940              	.LVL187:
 857:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1941              		.loc 1 857 54 view .LVU545
 1942 011e 4FEA430C 		lsl	ip, r3, #1
 858:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1943              		.loc 1 858 32 view .LVU546
 1944 0122 01EB4101 		add	r1, r1, r1, lsl #1
 1945              	.LVL188:
 857:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1946              		.loc 1 857 54 view .LVU547
 1947 0126 0CEB820C 		add	ip, ip, r2, lsl #2
 858:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1948              		.loc 1 858 32 view .LVU548
 1949 012a C900     		lsls	r1, r1, #3
 1950 012c 00F11002 		add	r2, r0, #16
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 52


 857:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1951              		.loc 1 857 30 view .LVU549
 1952 0130 4468     		ldr	r4, [r0, #4]
 858:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1953              		.loc 1 858 32 view .LVU550
 1954 0132 8B58     		ldr	r3, [r1, r2]
 857:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1955              		.loc 1 857 54 view .LVU551
 1956 0134 0820     		movs	r0, #8
 1957              	.LVL189:
 857:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1958              		.loc 1 857 54 view .LVU552
 1959 0136 00FA0CF0 		lsl	r0, r0, ip
 857:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1960              		.loc 1 857 28 view .LVU553
 1961 013a 2040     		ands	r0, r0, r4
 1962              	.LVL190:
 858:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1963              		.loc 1 858 13 is_stmt 1 view .LVU554
 858:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1964              		.loc 1 858 30 is_stmt 0 view .LVU555
 1965 013c 03F00403 		and	r3, r3, #4
 1966              	.LVL191:
 859:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         case DMA_INTF_HTFIF:
 1967              		.loc 1 859 13 is_stmt 1 view .LVU556
 1968 0140 CCE7     		b	.L89
 1969              	.LVL192:
 1970              	.L92:
 861:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1971              		.loc 1 861 13 view .LVU557
 861:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1972              		.loc 1 861 54 is_stmt 0 view .LVU558
 1973 0142 C3F34002 		ubfx	r2, r3, #1, #1
 1974 0146 03EB4303 		add	r3, r3, r3, lsl #1
 1975              	.LVL193:
 861:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1976              		.loc 1 861 54 view .LVU559
 1977 014a 4FEA430C 		lsl	ip, r3, #1
 862:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1978              		.loc 1 862 32 view .LVU560
 1979 014e 01EB4101 		add	r1, r1, r1, lsl #1
 1980              	.LVL194:
 861:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1981              		.loc 1 861 54 view .LVU561
 1982 0152 0CEB820C 		add	ip, ip, r2, lsl #2
 862:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1983              		.loc 1 862 32 view .LVU562
 1984 0156 C900     		lsls	r1, r1, #3
 1985 0158 00F11002 		add	r2, r0, #16
 861:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1986              		.loc 1 861 30 view .LVU563
 1987 015c 4468     		ldr	r4, [r0, #4]
 862:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1988              		.loc 1 862 32 view .LVU564
 1989 015e 8B58     		ldr	r3, [r1, r2]
 861:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1990              		.loc 1 861 54 view .LVU565
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 53


 1991 0160 1020     		movs	r0, #16
 1992              	.LVL195:
 861:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1993              		.loc 1 861 54 view .LVU566
 1994 0162 00FA0CF0 		lsl	r0, r0, ip
 861:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1995              		.loc 1 861 28 view .LVU567
 1996 0166 2040     		ands	r0, r0, r4
 1997              	.LVL196:
 862:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1998              		.loc 1 862 13 is_stmt 1 view .LVU568
 862:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 1999              		.loc 1 862 30 is_stmt 0 view .LVU569
 2000 0168 03F00803 		and	r3, r3, #8
 2001              	.LVL197:
 863:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         case DMA_INTF_FTFIF:
 2002              		.loc 1 863 13 is_stmt 1 view .LVU570
 2003 016c B6E7     		b	.L89
 2004              	.LVL198:
 2005              	.L88:
 2006              	.LCFI13:
 2007              		.cfi_def_cfa_offset 0
 2008              		.cfi_restore 4
 823:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 2009              		.loc 1 823 13 view .LVU571
 823:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 2010              		.loc 1 823 54 is_stmt 0 view .LVU572
 2011 016e 01EB4103 		add	r3, r1, r1, lsl #1
 823:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 2012              		.loc 1 823 30 view .LVU573
 2013 0172 50F8242B 		ldr	r2, [r0], #36
 2014              	.LVL199:
 823:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 2015              		.loc 1 823 54 view .LVU574
 2016 0176 4FEA430C 		lsl	ip, r3, #1
 824:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2017              		.loc 1 824 32 view .LVU575
 2018 017a DB00     		lsls	r3, r3, #3
 823:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 2019              		.loc 1 823 54 view .LVU576
 2020 017c 4908     		lsrs	r1, r1, #1
 2021              	.LVL200:
 824:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2022              		.loc 1 824 32 view .LVU577
 2023 017e 1B58     		ldr	r3, [r3, r0]
 823:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 2024              		.loc 1 823 54 view .LVU578
 2025 0180 0CEB8101 		add	r1, ip, r1, lsl #2
 2026 0184 0120     		movs	r0, #1
 2027              	.LVL201:
 823:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 2028              		.loc 1 823 54 view .LVU579
 2029 0186 8840     		lsls	r0, r0, r1
 823:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 2030              		.loc 1 823 28 view .LVU580
 2031 0188 1040     		ands	r0, r0, r2
 2032              	.LVL202:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 54


 824:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2033              		.loc 1 824 13 is_stmt 1 view .LVU581
 824:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2034              		.loc 1 824 30 is_stmt 0 view .LVU582
 2035 018a 03F08003 		and	r3, r3, #128
 2036              	.LVL203:
 825:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         case DMA_INTF_SDEIF:
 2037              		.loc 1 825 13 is_stmt 1 view .LVU583
 2038 018e 8BE7     		b	.L100
 2039              	.LVL204:
 2040              	.L87:
 827:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 2041              		.loc 1 827 13 view .LVU584
 827:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 2042              		.loc 1 827 54 is_stmt 0 view .LVU585
 2043 0190 01EB4103 		add	r3, r1, r1, lsl #1
 827:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 2044              		.loc 1 827 30 view .LVU586
 2045 0194 50F8102B 		ldr	r2, [r0], #16
 2046              	.LVL205:
 827:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 2047              		.loc 1 827 54 view .LVU587
 2048 0198 4FEA430C 		lsl	ip, r3, #1
 828:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2049              		.loc 1 828 32 view .LVU588
 2050 019c DB00     		lsls	r3, r3, #3
 827:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 2051              		.loc 1 827 54 view .LVU589
 2052 019e 4908     		lsrs	r1, r1, #1
 2053              	.LVL206:
 828:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2054              		.loc 1 828 32 view .LVU590
 2055 01a0 1B58     		ldr	r3, [r3, r0]
 827:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 2056              		.loc 1 827 54 view .LVU591
 2057 01a2 0CEB8101 		add	r1, ip, r1, lsl #2
 2058 01a6 0420     		movs	r0, #4
 2059              	.LVL207:
 827:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 2060              		.loc 1 827 54 view .LVU592
 2061 01a8 8840     		lsls	r0, r0, r1
 827:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 2062              		.loc 1 827 28 view .LVU593
 2063 01aa 1040     		ands	r0, r0, r2
 2064              	.LVL208:
 828:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2065              		.loc 1 828 13 is_stmt 1 view .LVU594
 828:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2066              		.loc 1 828 30 is_stmt 0 view .LVU595
 2067 01ac 03F00203 		and	r3, r3, #2
 2068              	.LVL209:
 829:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         case DMA_INTF_TAEIF:
 2069              		.loc 1 829 13 is_stmt 1 view .LVU596
 2070 01b0 7AE7     		b	.L100
 2071              	.LVL210:
 2072              	.L90:
 2073              	.LCFI14:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 55


 2074              		.cfi_def_cfa_offset 4
 2075              		.cfi_offset 4, -4
 865:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 2076              		.loc 1 865 13 view .LVU597
 865:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 2077              		.loc 1 865 54 is_stmt 0 view .LVU598
 2078 01b2 C3F34002 		ubfx	r2, r3, #1, #1
 2079              	.LVL211:
 865:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 2080              		.loc 1 865 54 view .LVU599
 2081 01b6 03EB4303 		add	r3, r3, r3, lsl #1
 2082              	.LVL212:
 865:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 2083              		.loc 1 865 54 view .LVU600
 2084 01ba 4FEA430C 		lsl	ip, r3, #1
 866:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2085              		.loc 1 866 32 view .LVU601
 2086 01be 01EB4101 		add	r1, r1, r1, lsl #1
 2087              	.LVL213:
 865:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 2088              		.loc 1 865 54 view .LVU602
 2089 01c2 0CEB820C 		add	ip, ip, r2, lsl #2
 866:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2090              		.loc 1 866 32 view .LVU603
 2091 01c6 C900     		lsls	r1, r1, #3
 2092 01c8 00F11002 		add	r2, r0, #16
 865:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 2093              		.loc 1 865 30 view .LVU604
 2094 01cc 4468     		ldr	r4, [r0, #4]
 866:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2095              		.loc 1 866 32 view .LVU605
 2096 01ce 8B58     		ldr	r3, [r1, r2]
 865:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 2097              		.loc 1 865 54 view .LVU606
 2098 01d0 2020     		movs	r0, #32
 2099              	.LVL214:
 865:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 2100              		.loc 1 865 54 view .LVU607
 2101 01d2 00FA0CF0 		lsl	r0, r0, ip
 865:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 2102              		.loc 1 865 28 view .LVU608
 2103 01d6 2040     		ands	r0, r0, r4
 2104              	.LVL215:
 866:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2105              		.loc 1 866 13 is_stmt 1 view .LVU609
 866:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2106              		.loc 1 866 30 is_stmt 0 view .LVU610
 2107 01d8 03F01003 		and	r3, r3, #16
 2108              	.LVL216:
 867:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         default:
 2109              		.loc 1 867 13 is_stmt 1 view .LVU611
 2110 01dc 7EE7     		b	.L89
 2111              	.LVL217:
 2112              	.L83:
 2113              	.LCFI15:
 2114              		.cfi_def_cfa_offset 0
 2115              		.cfi_restore 4
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 56


 839:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 2116              		.loc 1 839 13 view .LVU612
 839:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 2117              		.loc 1 839 55 is_stmt 0 view .LVU613
 2118 01de 01EB4103 		add	r3, r1, r1, lsl #1
 839:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 2119              		.loc 1 839 31 view .LVU614
 2120 01e2 50F8102B 		ldr	r2, [r0], #16
 2121              	.LVL218:
 839:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 2122              		.loc 1 839 55 view .LVU615
 2123 01e6 4FEA430C 		lsl	ip, r3, #1
 840:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2124              		.loc 1 840 33 view .LVU616
 2125 01ea DB00     		lsls	r3, r3, #3
 839:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 2126              		.loc 1 839 55 view .LVU617
 2127 01ec 4908     		lsrs	r1, r1, #1
 2128              	.LVL219:
 840:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2129              		.loc 1 840 33 view .LVU618
 2130 01ee 1B58     		ldr	r3, [r3, r0]
 839:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 2131              		.loc 1 839 55 view .LVU619
 2132 01f0 0CEB8101 		add	r1, ip, r1, lsl #2
 2133 01f4 2020     		movs	r0, #32
 2134              	.LVL220:
 839:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 2135              		.loc 1 839 55 view .LVU620
 2136 01f6 8840     		lsls	r0, r0, r1
 839:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 2137              		.loc 1 839 28 view .LVU621
 2138 01f8 1040     		ands	r0, r0, r2
 2139              	.LVL221:
 840:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2140              		.loc 1 840 13 is_stmt 1 view .LVU622
 840:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2141              		.loc 1 840 30 is_stmt 0 view .LVU623
 2142 01fa 03F01003 		and	r3, r3, #16
 2143              	.LVL222:
 841:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         default:
 2144              		.loc 1 841 13 is_stmt 1 view .LVU624
 2145 01fe 53E7     		b	.L100
 2146              	.LVL223:
 2147              	.L86:
 831:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 2148              		.loc 1 831 13 view .LVU625
 831:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 2149              		.loc 1 831 54 is_stmt 0 view .LVU626
 2150 0200 01EB4103 		add	r3, r1, r1, lsl #1
 831:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 2151              		.loc 1 831 30 view .LVU627
 2152 0204 50F8102B 		ldr	r2, [r0], #16
 2153              	.LVL224:
 831:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 2154              		.loc 1 831 54 view .LVU628
 2155 0208 4FEA430C 		lsl	ip, r3, #1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 57


 832:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2156              		.loc 1 832 32 view .LVU629
 2157 020c DB00     		lsls	r3, r3, #3
 831:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 2158              		.loc 1 831 54 view .LVU630
 2159 020e 4908     		lsrs	r1, r1, #1
 2160              	.LVL225:
 832:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2161              		.loc 1 832 32 view .LVU631
 2162 0210 1B58     		ldr	r3, [r3, r0]
 831:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 2163              		.loc 1 831 54 view .LVU632
 2164 0212 0CEB8101 		add	r1, ip, r1, lsl #2
 2165 0216 0820     		movs	r0, #8
 2166              	.LVL226:
 831:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 2167              		.loc 1 831 54 view .LVU633
 2168 0218 8840     		lsls	r0, r0, r1
 831:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 2169              		.loc 1 831 28 view .LVU634
 2170 021a 1040     		ands	r0, r0, r2
 2171              	.LVL227:
 832:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2172              		.loc 1 832 13 is_stmt 1 view .LVU635
 832:lib/GD32F4xx/Source/gd32f4xx_dma.c ****             break;
 2173              		.loc 1 832 30 is_stmt 0 view .LVU636
 2174 021c 03F00403 		and	r3, r3, #4
 2175              	.LVL228:
 833:lib/GD32F4xx/Source/gd32f4xx_dma.c ****         case DMA_INTF_HTFIF:
 2176              		.loc 1 833 13 is_stmt 1 view .LVU637
 2177 0220 42E7     		b	.L100
 2178              		.cfi_endproc
 2179              	.LFE147:
 2181 0222 00BF     		.section	.text.dma_interrupt_flag_clear,"ax",%progbits
 2182              		.align	1
 2183              		.p2align 2,,3
 2184              		.global	dma_interrupt_flag_clear
 2185              		.syntax unified
 2186              		.thumb
 2187              		.thumb_func
 2189              	dma_interrupt_flag_clear:
 2190              	.LFB150:
 2191              		.cfi_startproc
 2192              		@ args = 0, pretend = 0, frame = 0
 2193              		@ frame_needed = 0, uses_anonymous_args = 0
 2194              		@ link register save eliminated.
 2195 0000 0329     		cmp	r1, #3
 2196 0002 0BD8     		bhi	.L105
 2197 0004 4FEA510C 		lsr	ip, r1, #1
 2198 0008 01EB4101 		add	r1, r1, r1, lsl #1
 2199 000c 4900     		lsls	r1, r1, #1
 2200 000e 8368     		ldr	r3, [r0, #8]
 2201 0010 01EB8C01 		add	r1, r1, ip, lsl #2
 2202 0014 8A40     		lsls	r2, r2, r1
 2203 0016 1A43     		orrs	r2, r2, r3
 2204 0018 8260     		str	r2, [r0, #8]
 2205 001a 7047     		bx	lr
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 58


 2206              	.L105:
 2207 001c 0439     		subs	r1, r1, #4
 2208 001e CBB2     		uxtb	r3, r1
 2209 0020 03EB4303 		add	r3, r3, r3, lsl #1
 2210 0024 5B00     		lsls	r3, r3, #1
 2211 0026 C1F34001 		ubfx	r1, r1, #1, #1
 2212 002a 03EB8101 		add	r1, r3, r1, lsl #2
 2213 002e C368     		ldr	r3, [r0, #12]
 2214 0030 02FA01F1 		lsl	r1, r2, r1
 2215 0034 1943     		orrs	r1, r1, r3
 2216 0036 C160     		str	r1, [r0, #12]
 2217 0038 7047     		bx	lr
 2218              		.cfi_endproc
 2219              	.LFE150:
 2221 003a 00BF     		.text
 2222              	.Letext0:
 2223              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 2224              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 2225              		.file 4 "lib/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 2226              		.file 5 "lib/GD32F4xx/Include/gd32f4xx_dma.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 59


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_dma.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:18     .text.dma_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:25     .text.dma_deinit:0000000000000000 dma_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:113    .text.dma_single_data_para_struct_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:120    .text.dma_single_data_para_struct_init:0000000000000000 dma_single_data_para_struct_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:151    .text.dma_multi_data_para_struct_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:158    .text.dma_multi_data_para_struct_init:0000000000000000 dma_multi_data_para_struct_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:194    .text.dma_single_data_mode_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:201    .text.dma_single_data_mode_init:0000000000000000 dma_single_data_mode_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:366    .text.dma_multi_data_mode_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:373    .text.dma_multi_data_mode_init:0000000000000000 dma_multi_data_mode_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:542    .text.dma_multi_data_mode_init:000000000000009c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:547    .text.dma_periph_address_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:554    .text.dma_periph_address_config:0000000000000000 dma_periph_address_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:577    .text.dma_memory_address_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:584    .text.dma_memory_address_config:0000000000000000 dma_memory_address_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:619    .text.dma_transfer_number_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:626    .text.dma_transfer_number_config:0000000000000000 dma_transfer_number_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:649    .text.dma_transfer_number_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:656    .text.dma_transfer_number_get:0000000000000000 dma_transfer_number_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:681    .text.dma_priority_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:688    .text.dma_priority_config:0000000000000000 dma_priority_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:725    .text.dma_memory_burst_beats_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:732    .text.dma_memory_burst_beats_config:0000000000000000 dma_memory_burst_beats_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:769    .text.dma_periph_burst_beats_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:776    .text.dma_periph_burst_beats_config:0000000000000000 dma_periph_burst_beats_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:813    .text.dma_memory_width_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:820    .text.dma_memory_width_config:0000000000000000 dma_memory_width_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:857    .text.dma_periph_width_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:864    .text.dma_periph_width_config:0000000000000000 dma_periph_width_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:901    .text.dma_memory_address_generation_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:908    .text.dma_memory_address_generation_config:0000000000000000 dma_memory_address_generation_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:944    .text.dma_peripheral_address_generation_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:951    .text.dma_peripheral_address_generation_config:0000000000000000 dma_peripheral_address_generation_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1002   .text.dma_circulation_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1009   .text.dma_circulation_enable:0000000000000000 dma_circulation_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1035   .text.dma_circulation_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1042   .text.dma_circulation_disable:0000000000000000 dma_circulation_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1068   .text.dma_channel_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1075   .text.dma_channel_enable:0000000000000000 dma_channel_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1101   .text.dma_channel_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1108   .text.dma_channel_disable:0000000000000000 dma_channel_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1134   .text.dma_transfer_direction_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1141   .text.dma_transfer_direction_config:0000000000000000 dma_transfer_direction_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1178   .text.dma_switch_buffer_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1185   .text.dma_switch_buffer_mode_config:0000000000000000 dma_switch_buffer_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1227   .text.dma_using_memory_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1234   .text.dma_using_memory_get:0000000000000000 dma_using_memory_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1260   .text.dma_channel_subperipheral_select:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1267   .text.dma_channel_subperipheral_select:0000000000000000 dma_channel_subperipheral_select
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1304   .text.dma_flow_controller_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1311   .text.dma_flow_controller_config:0000000000000000 dma_flow_controller_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1347   .text.dma_switch_buffer_mode_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1354   .text.dma_switch_buffer_mode_enable:0000000000000000 dma_switch_buffer_mode_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1387   .text.dma_fifo_status_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1394   .text.dma_fifo_status_get:0000000000000000 dma_fifo_status_get
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s 			page 60


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1420   .text.dma_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1427   .text.dma_flag_get:0000000000000000 dma_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1489   .text.dma_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1496   .text.dma_flag_clear:0000000000000000 dma_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1557   .text.dma_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1564   .text.dma_interrupt_enable:0000000000000000 dma_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1609   .text.dma_interrupt_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1616   .text.dma_interrupt_disable:0000000000000000 dma_interrupt_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1661   .text.dma_interrupt_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1668   .text.dma_interrupt_flag_get:0000000000000000 dma_interrupt_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1690   .text.dma_interrupt_flag_get:000000000000000e $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1723   .text.dma_interrupt_flag_get:000000000000004e $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1744   .text.dma_interrupt_flag_get:000000000000005e $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:1776   .text.dma_interrupt_flag_get:000000000000007e $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:2182   .text.dma_interrupt_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYByTZV.s:2189   .text.dma_interrupt_flag_clear:0000000000000000 dma_interrupt_flag_clear

NO UNDEFINED SYMBOLS
