Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 22 14:54:39 2021
| Host         : C195-UL-44 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/result_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.963     -204.276                    128                 2756        0.057        0.000                      0                 2756        2.000        0.000                       0                   828  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 10.000}       20.000          50.000          
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         
  clk_out2_design_1_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             5.981        0.000                      0                 2483        0.071        0.000                      0                 2483        9.020        0.000                       0                   712  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        4.430        0.000                      0                   16        0.806        0.000                      0                   16        3.500        0.000                       0                    39  
  clk_out2_design_1_clk_wiz_0_0       16.057        0.000                      0                  149        0.164        0.000                      0                  149        9.500        0.000                       0                    73  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_fpga_0                          -1.602      -49.046                     70                   80        0.079        0.000                      0                   80  
clk_out2_design_1_clk_wiz_0_0  clk_fpga_0                          14.537        0.000                      0                   10        0.057        0.000                      0                   10  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -2.449      -11.891                      5                    5        1.480        0.000                      0                    5  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       -3.963     -132.987                     48                   53        0.251        0.000                      0                   53  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_fpga_0                          15.607        0.000                      0                    2        1.503        0.000                      0                    2  
**async_default**              clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -2.123      -10.352                      5                    5        1.659        0.000                      0                    5  
**async_default**              clk_fpga_0                     clk_out2_design_1_clk_wiz_0_0       12.465        0.000                      0                   23        2.122        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.053ns  (logic 7.404ns (56.721%)  route 5.649ns (43.279%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 22.728 - 20.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.771     3.079    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.088 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[1]
                         net (fo=3, routed)           0.860     7.948    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_104
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.072 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.072    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.622 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.622    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.956 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[1]
                         net (fo=2, routed)           0.459     9.414    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_6
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.717 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17/O
                         net (fo=1, routed)           0.000     9.717    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.325 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[3]
                         net (fo=1, routed)           0.716    11.042    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[10]
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839    11.881 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.881    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.215 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_1/O[1]
                         net (fo=17, routed)          2.115    14.330    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[15]
    SLICE_X26Y29         LUT4 (Prop_lut4_I2_O)        0.303    14.633 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=3, routed)           1.499    16.132    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.536    22.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.858    
                         clock uncertainty           -0.302    22.556    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.113    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                         -16.132    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.878ns  (logic 7.404ns (57.494%)  route 5.474ns (42.506%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 22.724 - 20.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.771     3.079    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.088 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[1]
                         net (fo=3, routed)           0.860     7.948    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_104
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.072 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.072    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.622 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.622    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.956 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[1]
                         net (fo=2, routed)           0.459     9.414    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_6
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.717 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17/O
                         net (fo=1, routed)           0.000     9.717    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.325 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[3]
                         net (fo=1, routed)           0.716    11.042    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[10]
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839    11.881 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.881    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.215 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_1/O[1]
                         net (fo=17, routed)          2.123    14.338    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[15]
    SLICE_X26Y29         LUT4 (Prop_lut4_I2_O)        0.303    14.641 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=3, routed)           1.316    15.956    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.532    22.724    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.854    
                         clock uncertainty           -0.302    22.552    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.109    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.109    
                         arrival time                         -15.956    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.695ns  (logic 7.404ns (58.324%)  route 5.291ns (41.676%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 22.726 - 20.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.771     3.079    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.088 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[1]
                         net (fo=3, routed)           0.860     7.948    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_104
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.072 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.072    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.622 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.622    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.956 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[1]
                         net (fo=2, routed)           0.459     9.414    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_6
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.717 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17/O
                         net (fo=1, routed)           0.000     9.717    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.325 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[3]
                         net (fo=1, routed)           0.716    11.042    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[10]
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839    11.881 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.881    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.215 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_1/O[1]
                         net (fo=17, routed)          2.134    14.349    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[15]
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.303    14.652 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.122    15.773    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.534    22.726    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.856    
                         clock uncertainty           -0.302    22.554    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.111    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.111    
                         arrival time                         -15.773    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.652ns  (logic 7.404ns (58.520%)  route 5.248ns (41.480%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.771     3.079    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.088 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[1]
                         net (fo=3, routed)           0.860     7.948    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_104
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.072 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.072    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.622 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.622    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.956 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[1]
                         net (fo=2, routed)           0.459     9.414    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_6
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.717 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17/O
                         net (fo=1, routed)           0.000     9.717    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.325 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[3]
                         net (fo=1, routed)           0.716    11.042    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[10]
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839    11.881 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.881    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.215 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_1/O[1]
                         net (fo=17, routed)          1.378    13.593    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[15]
    SLICE_X18Y42         LUT4 (Prop_lut4_I2_O)        0.303    13.896 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=3, routed)           1.835    15.731    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/BRAM_i_2
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.541    22.733    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.230    22.963    
                         clock uncertainty           -0.302    22.661    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.218    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.218    
                         arrival time                         -15.731    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.208ns  (logic 6.745ns (55.248%)  route 5.463ns (44.752%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.771     3.079    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.088 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[1]
                         net (fo=3, routed)           0.860     7.948    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_104
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.072 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.072    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.712 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/O[3]
                         net (fo=1, routed)           0.562     9.273    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_4
    SLICE_X12Y46         LUT2 (Prop_lut2_I1_O)        0.306     9.579 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_19/O
                         net (fo=1, routed)           0.000     9.579    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_19_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.959 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.959    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_9_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.178 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[0]
                         net (fo=1, routed)           0.589    10.767    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[7]
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845    11.612 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.612    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_3_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.834 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/O[0]
                         net (fo=36, routed)          3.453    15.287    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.537    22.729    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.859    
                         clock uncertainty           -0.302    22.557    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    21.816    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.816    
                         arrival time                         -15.287    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.547ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.482ns  (logic 7.404ns (59.318%)  route 5.078ns (40.682%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 22.723 - 20.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.771     3.079    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.088 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[1]
                         net (fo=3, routed)           0.860     7.948    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_104
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.072 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.072    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.622 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.622    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.956 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[1]
                         net (fo=2, routed)           0.459     9.414    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_6
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.717 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17/O
                         net (fo=1, routed)           0.000     9.717    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.325 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[3]
                         net (fo=1, routed)           0.716    11.042    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[10]
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839    11.881 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.881    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.215 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_1/O[1]
                         net (fo=17, routed)          1.806    14.021    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[15]
    SLICE_X26Y34         LUT4 (Prop_lut4_I2_O)        0.303    14.324 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.237    15.560    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.531    22.723    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.853    
                         clock uncertainty           -0.302    22.551    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.108    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.108    
                         arrival time                         -15.560    
  -------------------------------------------------------------------
                         slack                                  6.547    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.470ns  (logic 7.404ns (59.376%)  route 5.066ns (40.624%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.771     3.079    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.088 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[1]
                         net (fo=3, routed)           0.860     7.948    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_104
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.072 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.072    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.622 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.622    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.956 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[1]
                         net (fo=2, routed)           0.459     9.414    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_6
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.717 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17/O
                         net (fo=1, routed)           0.000     9.717    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.325 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[3]
                         net (fo=1, routed)           0.716    11.042    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[10]
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839    11.881 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.881    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.215 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_1/O[1]
                         net (fo=17, routed)          0.987    13.202    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[15]
    SLICE_X18Y42         LUT4 (Prop_lut4_I2_O)        0.303    13.505 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4/O
                         net (fo=3, routed)           2.043    15.548    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/BRAM_i_2
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.537    22.729    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.859    
                         clock uncertainty           -0.302    22.557    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.114    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.114    
                         arrival time                         -15.548    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.147ns  (logic 6.745ns (55.530%)  route 5.402ns (44.470%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 22.727 - 20.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.771     3.079    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.088 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[1]
                         net (fo=3, routed)           0.860     7.948    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_104
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.072 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.072    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.712 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/O[3]
                         net (fo=1, routed)           0.562     9.273    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_4
    SLICE_X12Y46         LUT2 (Prop_lut2_I1_O)        0.306     9.579 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_19/O
                         net (fo=1, routed)           0.000     9.579    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_19_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.959 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.959    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_9_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.178 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[0]
                         net (fo=1, routed)           0.589    10.767    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[7]
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845    11.612 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.612    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_3_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.834 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/O[0]
                         net (fo=36, routed)          3.391    15.225    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.535    22.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.857    
                         clock uncertainty           -0.302    22.555    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    21.814    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.814    
                         arrival time                         -15.225    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.590ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.547ns  (logic 7.404ns (59.010%)  route 5.143ns (40.990%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 22.730 - 20.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.771     3.079    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.088 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[1]
                         net (fo=3, routed)           0.860     7.948    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_104
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.072 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.072    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.622 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.622    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.956 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[1]
                         net (fo=2, routed)           0.459     9.414    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_6
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.717 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17/O
                         net (fo=1, routed)           0.000     9.717    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.325 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[3]
                         net (fo=1, routed)           0.716    11.042    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[10]
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839    11.881 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.881    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.215 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_1/O[1]
                         net (fo=17, routed)          1.378    13.593    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[15]
    SLICE_X18Y42         LUT4 (Prop_lut4_I2_O)        0.303    13.896 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=3, routed)           1.730    15.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.538    22.730    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.230    22.960    
                         clock uncertainty           -0.302    22.658    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.215    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.215    
                         arrival time                         -15.626    
  -------------------------------------------------------------------
                         slack                                  6.590    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.411ns  (logic 7.404ns (59.655%)  route 5.007ns (40.345%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 22.723 - 20.000 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.771     3.079    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    DSP48_X0Y18          DSP48E1                                      r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     7.088 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2/P[1]
                         net (fo=3, routed)           0.860     7.948    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr2_n_104
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.124     8.072 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.072    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.622 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.622    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.956 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0/O[1]
                         net (fo=2, routed)           0.459     9.414    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/ram_addr1_carry__0_n_6
    SLICE_X12Y47         LUT5 (Prop_lut5_I4_O)        0.303     9.717 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17/O
                         net (fo=1, routed)           0.000     9.717    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_17_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.325 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_8/O[3]
                         net (fo=1, routed)           0.716    11.042    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/PCOUT[10]
    SLICE_X13Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.839    11.881 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.881    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_2_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.215 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/BRAM_i_1/O[1]
                         net (fo=17, routed)          2.123    14.338    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[15]
    SLICE_X26Y29         LUT4 (Prop_lut4_I2_O)        0.303    14.641 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=3, routed)           0.849    15.490    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/BRAM_i_2
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.531    22.723    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.130    22.853    
                         clock uncertainty           -0.302    22.551    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.108    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.108    
                         arrival time                         -15.490    
  -------------------------------------------------------------------
                         slack                                  6.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.037%)  route 0.172ns (54.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.566     0.907    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y46          FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/column_reg[1]/Q
                         net (fo=36, routed)          0.172     1.220    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.877     1.247    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.281     0.966    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.149    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.770%)  route 0.189ns (57.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.557     0.898    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[7]/Q
                         net (fo=36, routed)          0.189     1.227    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.864     1.234    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.262     0.972    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.155    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.705%)  route 0.229ns (52.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X8Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/Q
                         net (fo=5, routed)           0.229     1.301    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I3_O)        0.045     1.346 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.346    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[5]
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.092     1.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y40          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.116     1.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X8Y39          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.832     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y39          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X8Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.209ns (43.688%)  route 0.269ns (56.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X6Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     1.072 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/Q
                         net (fo=10, routed)          0.269     1.341    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.045     1.386 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.386    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]_0[0]
    SLICE_X6Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y51          FDRE (Hold_fdre_C_D)         0.120     1.295    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.467%)  route 0.161ns (49.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.161     1.250    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.854     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_CE)       -0.039     1.156    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.467%)  route 0.161ns (49.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.161     1.250    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.854     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_CE)       -0.039     1.156    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.467%)  route 0.161ns (49.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.161     1.250    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.854     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_CE)       -0.039     1.156    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.564     0.905    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.166     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X6Y39          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.832     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y39          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X6Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.415%)  route 0.226ns (61.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.557     0.898    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[5]/Q
                         net (fo=36, routed)          0.226     1.265    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.864     1.234    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.262     0.972    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.155    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y1  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y1  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y1  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y1  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y39  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y39  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y41  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y41  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y39  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y39  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y39  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y39  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y39  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y39  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y39  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y39  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y41  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y41  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y39  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y39  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y39  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y39  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y39  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y39  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.806ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.444ns (47.042%)  route 1.626ns (52.958%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.665    -0.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.478    -0.250 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/Q
                         net (fo=1, routed)           1.130     0.880    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[2]
    SLICE_X32Y31         LUT6 (Prop_lut6_I3_O)        0.296     1.176 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000     1.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.689 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.689    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.846 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.496     2.342    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496     6.630    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/C
                         clock pessimism              0.588     7.218    
                         clock uncertainty           -0.069     7.149    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.377     6.772    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]
  -------------------------------------------------------------------
                         required time                          6.772    
                         arrival time                          -2.342    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.444ns (47.042%)  route 1.626ns (52.958%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.665    -0.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.478    -0.250 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/Q
                         net (fo=1, routed)           1.130     0.880    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[2]
    SLICE_X32Y31         LUT6 (Prop_lut6_I3_O)        0.296     1.176 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000     1.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.689 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.689    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.846 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.496     2.342    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496     6.630    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/C
                         clock pessimism              0.588     7.218    
                         clock uncertainty           -0.069     7.149    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.377     6.772    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                          6.772    
                         arrival time                          -2.342    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.444ns (47.042%)  route 1.626ns (52.958%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.665    -0.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.478    -0.250 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/Q
                         net (fo=1, routed)           1.130     0.880    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[2]
    SLICE_X32Y31         LUT6 (Prop_lut6_I3_O)        0.296     1.176 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000     1.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.689 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.689    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.846 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.496     2.342    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496     6.630    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/C
                         clock pessimism              0.588     7.218    
                         clock uncertainty           -0.069     7.149    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.377     6.772    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                          6.772    
                         arrival time                          -2.342    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.444ns (47.042%)  route 1.626ns (52.958%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.665    -0.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.478    -0.250 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/Q
                         net (fo=1, routed)           1.130     0.880    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[2]
    SLICE_X32Y31         LUT6 (Prop_lut6_I3_O)        0.296     1.176 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000     1.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.689 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.689    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.846 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.496     2.342    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496     6.630    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                         clock pessimism              0.588     7.218    
                         clock uncertainty           -0.069     7.149    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.377     6.772    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]
  -------------------------------------------------------------------
                         required time                          6.772    
                         arrival time                          -2.342    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.444ns (47.042%)  route 1.626ns (52.958%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.665    -0.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.478    -0.250 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/Q
                         net (fo=1, routed)           1.130     0.880    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[2]
    SLICE_X32Y31         LUT6 (Prop_lut6_I3_O)        0.296     1.176 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000     1.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.689 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.689    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.846 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.496     2.342    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496     6.630    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/C
                         clock pessimism              0.588     7.218    
                         clock uncertainty           -0.069     7.149    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.377     6.772    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]
  -------------------------------------------------------------------
                         required time                          6.772    
                         arrival time                          -2.342    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.444ns (47.042%)  route 1.626ns (52.958%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.665    -0.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.478    -0.250 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/Q
                         net (fo=1, routed)           1.130     0.880    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[2]
    SLICE_X32Y31         LUT6 (Prop_lut6_I3_O)        0.296     1.176 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000     1.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.689 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.689    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.846 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.496     2.342    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496     6.630    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/C
                         clock pessimism              0.588     7.218    
                         clock uncertainty           -0.069     7.149    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.377     6.772    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]
  -------------------------------------------------------------------
                         required time                          6.772    
                         arrival time                          -2.342    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.444ns (47.042%)  route 1.626ns (52.958%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.665    -0.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.478    -0.250 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/Q
                         net (fo=1, routed)           1.130     0.880    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[2]
    SLICE_X32Y31         LUT6 (Prop_lut6_I3_O)        0.296     1.176 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000     1.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.689 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.689    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.846 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.496     2.342    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496     6.630    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/C
                         clock pessimism              0.588     7.218    
                         clock uncertainty           -0.069     7.149    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.377     6.772    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]
  -------------------------------------------------------------------
                         required time                          6.772    
                         arrival time                          -2.342    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 1.444ns (47.042%)  route 1.626ns (52.958%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.665    -0.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.478    -0.250 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/Q
                         net (fo=1, routed)           1.130     0.880    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[2]
    SLICE_X32Y31         LUT6 (Prop_lut6_I3_O)        0.296     1.176 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000     1.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.689 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.689    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.846 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.496     2.342    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496     6.630    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/C
                         clock pessimism              0.588     7.218    
                         clock uncertainty           -0.069     7.149    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.377     6.772    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]
  -------------------------------------------------------------------
                         required time                          6.772    
                         arrival time                          -2.342    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 1.444ns (49.372%)  route 1.481ns (50.628%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.665    -0.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.478    -0.250 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/Q
                         net (fo=1, routed)           1.130     0.880    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[2]
    SLICE_X32Y31         LUT6 (Prop_lut6_I3_O)        0.296     1.176 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000     1.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.689 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.689    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.846 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.351     2.197    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496     6.630    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                         clock pessimism              0.588     7.218    
                         clock uncertainty           -0.069     7.149    
    SLICE_X33Y33         FDRE (Setup_fdre_C_CE)      -0.413     6.736    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.736    
                         arrival time                          -2.197    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 1.444ns (49.372%)  route 1.481ns (50.628%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 6.630 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.665    -0.728    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.478    -0.250 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/Q
                         net (fo=1, routed)           1.130     0.880    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[2]
    SLICE_X32Y31         LUT6 (Prop_lut6_I3_O)        0.296     1.176 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8/O
                         net (fo=1, routed)           0.000     1.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_8_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.689 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.689    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.846 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.351     2.197    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496     6.630    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                         clock pessimism              0.588     7.218    
                         clock uncertainty           -0.069     7.149    
    SLICE_X33Y33         FDRE (Setup_fdre_C_CE)      -0.413     6.736    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.736    
                         arrival time                          -2.197    
  -------------------------------------------------------------------
                         slack                                  4.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.365ns (51.170%)  route 0.348ns (48.830%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.557    -0.538    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/Q
                         net (fo=1, routed)           0.218    -0.155    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.045    -0.110 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.110    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.001 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.001    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.046 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.130     0.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.826    -0.771    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                         clock pessimism              0.250    -0.521    
    SLICE_X33Y33         FDRE (Hold_fdre_C_CE)       -0.110    -0.631    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.365ns (51.170%)  route 0.348ns (48.830%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.557    -0.538    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/Q
                         net (fo=1, routed)           0.218    -0.155    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.045    -0.110 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.110    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.001 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.001    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.046 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.130     0.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.826    -0.771    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                         clock pessimism              0.250    -0.521    
    SLICE_X33Y33         FDRE (Hold_fdre_C_CE)       -0.110    -0.631    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.365ns (51.170%)  route 0.348ns (48.830%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.557    -0.538    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/Q
                         net (fo=1, routed)           0.218    -0.155    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.045    -0.110 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.110    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.001 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.001    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.046 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.130     0.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.826    -0.771    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
                         clock pessimism              0.250    -0.521    
    SLICE_X33Y33         FDRE (Hold_fdre_C_CE)       -0.110    -0.631    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.365ns (51.170%)  route 0.348ns (48.830%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.557    -0.538    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/Q
                         net (fo=1, routed)           0.218    -0.155    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.045    -0.110 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.110    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.001 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.001    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.046 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.130     0.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.826    -0.771    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
                         clock pessimism              0.250    -0.521    
    SLICE_X33Y33         FDRE (Hold_fdre_C_CE)       -0.110    -0.631    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.365ns (51.170%)  route 0.348ns (48.830%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.557    -0.538    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/Q
                         net (fo=1, routed)           0.218    -0.155    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.045    -0.110 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.110    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.001 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.001    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.046 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.130     0.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.826    -0.771    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
                         clock pessimism              0.250    -0.521    
    SLICE_X33Y33         FDRE (Hold_fdre_C_CE)       -0.110    -0.631    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.365ns (51.170%)  route 0.348ns (48.830%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.557    -0.538    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/Q
                         net (fo=1, routed)           0.218    -0.155    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.045    -0.110 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.110    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.001 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.001    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.046 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.130     0.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.826    -0.771    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/C
                         clock pessimism              0.250    -0.521    
    SLICE_X33Y33         FDRE (Hold_fdre_C_CE)       -0.110    -0.631    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.365ns (51.170%)  route 0.348ns (48.830%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.557    -0.538    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/Q
                         net (fo=1, routed)           0.218    -0.155    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.045    -0.110 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.110    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.001 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.001    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.046 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.130     0.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.826    -0.771    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
                         clock pessimism              0.250    -0.521    
    SLICE_X33Y33         FDRE (Hold_fdre_C_CE)       -0.110    -0.631    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.365ns (51.170%)  route 0.348ns (48.830%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.557    -0.538    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/Q
                         net (fo=1, routed)           0.218    -0.155    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.045    -0.110 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.110    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.001 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.001    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.046 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.130     0.176    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.826    -0.771    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/C
                         clock pessimism              0.250    -0.521    
    SLICE_X33Y33         FDRE (Hold_fdre_C_CE)       -0.110    -0.631    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.365ns (47.267%)  route 0.407ns (52.733%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.557    -0.538    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/Q
                         net (fo=1, routed)           0.218    -0.155    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.045    -0.110 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.110    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.001 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.001    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.046 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.189     0.235    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.827    -0.770    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/C
                         clock pessimism              0.269    -0.501    
    SLICE_X34Y33         FDRE (Hold_fdre_C_CE)       -0.087    -0.588    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.365ns (47.267%)  route 0.407ns (52.733%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.557    -0.538    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/Q
                         net (fo=1, routed)           0.218    -0.155    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.045    -0.110 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    -0.110    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.001 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.001    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.046 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.189     0.235    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.827    -0.770    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/C
                         clock pessimism              0.269    -0.501    
    SLICE_X34Y33         FDRE (Hold_fdre_C_CE)       -0.087    -0.588    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.822    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y33     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.057ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.963ns (26.510%)  route 2.670ns (73.490%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 18.626 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.666    -0.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.419    -0.308 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.019     0.711    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[3]
    SLICE_X33Y29         LUT6 (Prop_lut6_I3_O)        0.296     1.007 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.149     1.156    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.124     1.280 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_3/O
                         net (fo=11, routed)          0.863     2.143    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.267 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.639     2.906    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg0
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.492    18.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/C
                         clock pessimism              0.622    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X33Y30         FDCE (Setup_fdce_C_CE)      -0.205    18.963    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.963    
                         arrival time                          -2.906    
  -------------------------------------------------------------------
                         slack                                 16.057    

Slack (MET) :             16.057ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.963ns (26.510%)  route 2.670ns (73.490%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 18.626 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.666    -0.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.419    -0.308 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.019     0.711    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[3]
    SLICE_X33Y29         LUT6 (Prop_lut6_I3_O)        0.296     1.007 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.149     1.156    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.124     1.280 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_3/O
                         net (fo=11, routed)          0.863     2.143    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.267 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.639     2.906    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg0
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.492    18.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/C
                         clock pessimism              0.622    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X33Y30         FDCE (Setup_fdce_C_CE)      -0.205    18.963    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.963    
                         arrival time                          -2.906    
  -------------------------------------------------------------------
                         slack                                 16.057    

Slack (MET) :             16.057ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.963ns (26.510%)  route 2.670ns (73.490%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 18.626 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.666    -0.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.419    -0.308 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.019     0.711    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[3]
    SLICE_X33Y29         LUT6 (Prop_lut6_I3_O)        0.296     1.007 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.149     1.156    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.124     1.280 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_3/O
                         net (fo=11, routed)          0.863     2.143    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.267 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.639     2.906    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg0
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.492    18.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/C
                         clock pessimism              0.622    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X33Y30         FDCE (Setup_fdce_C_CE)      -0.205    18.963    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.963    
                         arrival time                          -2.906    
  -------------------------------------------------------------------
                         slack                                 16.057    

Slack (MET) :             16.057ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.963ns (26.510%)  route 2.670ns (73.490%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 18.626 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.666    -0.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.419    -0.308 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.019     0.711    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[3]
    SLICE_X33Y29         LUT6 (Prop_lut6_I3_O)        0.296     1.007 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.149     1.156    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.124     1.280 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_3/O
                         net (fo=11, routed)          0.863     2.143    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.267 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.639     2.906    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg0
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.492    18.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/C
                         clock pessimism              0.622    19.248    
                         clock uncertainty           -0.080    19.168    
    SLICE_X33Y30         FDCE (Setup_fdce_C_CE)      -0.205    18.963    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.963    
                         arrival time                          -2.906    
  -------------------------------------------------------------------
                         slack                                 16.057    

Slack (MET) :             16.116ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.963ns (26.919%)  route 2.614ns (73.081%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.666    -0.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.419    -0.308 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.019     0.711    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[3]
    SLICE_X33Y29         LUT6 (Prop_lut6_I3_O)        0.296     1.007 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.149     1.156    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.124     1.280 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_3/O
                         net (fo=11, routed)          0.863     2.143    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.267 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.583     2.851    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg0
    SLICE_X34Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.493    18.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X34Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
                         clock pessimism              0.588    19.215    
                         clock uncertainty           -0.080    19.135    
    SLICE_X34Y31         FDCE (Setup_fdce_C_CE)      -0.169    18.966    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                          -2.851    
  -------------------------------------------------------------------
                         slack                                 16.116    

Slack (MET) :             16.116ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.963ns (26.919%)  route 2.614ns (73.081%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.666    -0.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.419    -0.308 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.019     0.711    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[3]
    SLICE_X33Y29         LUT6 (Prop_lut6_I3_O)        0.296     1.007 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.149     1.156    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.124     1.280 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_3/O
                         net (fo=11, routed)          0.863     2.143    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.267 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.583     2.851    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg0
    SLICE_X34Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.493    18.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X34Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[6]/C
                         clock pessimism              0.588    19.215    
                         clock uncertainty           -0.080    19.135    
    SLICE_X34Y31         FDCE (Setup_fdce_C_CE)      -0.169    18.966    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                          -2.851    
  -------------------------------------------------------------------
                         slack                                 16.116    

Slack (MET) :             16.197ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.963ns (27.546%)  route 2.533ns (72.454%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 18.629 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.666    -0.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.419    -0.308 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.019     0.711    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[3]
    SLICE_X33Y29         LUT6 (Prop_lut6_I3_O)        0.296     1.007 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.149     1.156    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.124     1.280 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_3/O
                         net (fo=11, routed)          0.863     2.143    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.267 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.502     2.769    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg0
    SLICE_X33Y32         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.495    18.629    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y32         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
                         clock pessimism              0.622    19.251    
                         clock uncertainty           -0.080    19.171    
    SLICE_X33Y32         FDCE (Setup_fdce_C_CE)      -0.205    18.966    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                          -2.769    
  -------------------------------------------------------------------
                         slack                                 16.197    

Slack (MET) :             16.197ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.963ns (27.546%)  route 2.533ns (72.454%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 18.629 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.666    -0.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.419    -0.308 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.019     0.711    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[3]
    SLICE_X33Y29         LUT6 (Prop_lut6_I3_O)        0.296     1.007 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.149     1.156    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.124     1.280 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_3/O
                         net (fo=11, routed)          0.863     2.143    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.267 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.502     2.769    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg0
    SLICE_X33Y32         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.495    18.629    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y32         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/C
                         clock pessimism              0.622    19.251    
                         clock uncertainty           -0.080    19.171    
    SLICE_X33Y32         FDCE (Setup_fdce_C_CE)      -0.205    18.966    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                          -2.769    
  -------------------------------------------------------------------
                         slack                                 16.197    

Slack (MET) :             16.197ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.963ns (27.546%)  route 2.533ns (72.454%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 18.629 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.666    -0.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.419    -0.308 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.019     0.711    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[3]
    SLICE_X33Y29         LUT6 (Prop_lut6_I3_O)        0.296     1.007 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.149     1.156    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.124     1.280 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_3/O
                         net (fo=11, routed)          0.863     2.143    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.267 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.502     2.769    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg0
    SLICE_X33Y32         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.495    18.629    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y32         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                         clock pessimism              0.622    19.251    
                         clock uncertainty           -0.080    19.171    
    SLICE_X33Y32         FDCE (Setup_fdce_C_CE)      -0.205    18.966    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                          -2.769    
  -------------------------------------------------------------------
                         slack                                 16.197    

Slack (MET) :             16.197ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.963ns (27.546%)  route 2.533ns (72.454%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 18.629 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.666    -0.727    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.419    -0.308 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.019     0.711    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[3]
    SLICE_X33Y29         LUT6 (Prop_lut6_I3_O)        0.296     1.007 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.149     1.156    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_4_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I3_O)        0.124     1.280 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_3/O
                         net (fo=11, routed)          0.863     2.143    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_end__21
    SLICE_X35Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.267 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.502     2.769    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg0
    SLICE_X33Y32         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.495    18.629    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y32         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/C
                         clock pessimism              0.622    19.251    
                         clock uncertainty           -0.080    19.171    
    SLICE_X33Y32         FDCE (Setup_fdce_C_CE)      -0.205    18.966    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                          -2.769    
  -------------------------------------------------------------------
                         slack                                 16.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/sync_ffs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.479%)  route 0.128ns (47.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.564    -0.531    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X18Y41         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/sync_ffs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/sync_ffs_reg[0]/Q
                         net (fo=1, routed)           0.128    -0.262    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/Q[0]
    SLICE_X14Y41         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.832    -0.765    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/I_CLK_50MHZ
    SLICE_X14Y41         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/flipflops_reg[0]/C
                         clock pessimism              0.269    -0.496    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.070    -0.426    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/result_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.568    -0.527    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X13Y44         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.399 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[1]/Q
                         net (fo=2, routed)           0.069    -0.330    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/p_0_in
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.099    -0.231 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/result_i_1__0/O
                         net (fo=1, routed)           0.000    -0.231    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/result_i_1__0_n_0
    SLICE_X13Y44         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.836    -0.761    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X13Y44         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/result_reg/C
                         clock pessimism              0.234    -0.527    
    SLICE_X13Y44         FDRE (Hold_fdre_C_D)         0.091    -0.436    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/result_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.695%)  route 0.135ns (39.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.568    -0.527    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/I_CLK_50MHZ
    SLICE_X12Y43         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[5]/Q
                         net (fo=4, routed)           0.135    -0.227    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg_n_0_[5]
    SLICE_X12Y43         LUT4 (Prop_lut4_I3_O)        0.045    -0.182 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/plusOp[6]
    SLICE_X12Y43         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.836    -0.761    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/I_CLK_50MHZ
    SLICE_X12Y43         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[6]/C
                         clock pessimism              0.234    -0.527    
    SLICE_X12Y43         FDRE (Hold_fdre_C_D)         0.121    -0.406    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.568    -0.527    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/I_CLK_50MHZ
    SLICE_X12Y43         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[5]/Q
                         net (fo=4, routed)           0.137    -0.225    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg_n_0_[5]
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.045    -0.180 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/plusOp[5]
    SLICE_X12Y43         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.836    -0.761    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/I_CLK_50MHZ
    SLICE_X12Y43         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[5]/C
                         clock pessimism              0.234    -0.527    
    SLICE_X12Y43         FDRE (Hold_fdre_C_D)         0.121    -0.406    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/sync_ffs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.773%)  route 0.160ns (53.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.565    -0.530    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X18Y43         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/sync_ffs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/sync_ffs_reg[1]/Q
                         net (fo=1, routed)           0.160    -0.228    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/Q[0]
    SLICE_X16Y44         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.833    -0.764    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X16Y44         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[0]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.059    -0.455    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.226ns (69.909%)  route 0.097ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.558    -0.537    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.128    -0.409 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[8]/Q
                         net (fo=10, routed)          0.097    -0.311    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[8]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.098    -0.213 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg[9]_i_1_n_0
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.824    -0.773    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
                         clock pessimism              0.236    -0.537    
    SLICE_X33Y31         FDCE (Hold_fdce_C_D)         0.092    -0.445    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.212ns (55.158%)  route 0.172ns (44.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.567    -0.528    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/I_CLK_50MHZ
    SLICE_X12Y42         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[0]/Q
                         net (fo=7, routed)           0.172    -0.191    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg_n_0_[0]
    SLICE_X12Y43         LUT4 (Prop_lut4_I1_O)        0.048    -0.143 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/plusOp[3]
    SLICE_X12Y43         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.836    -0.761    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/I_CLK_50MHZ
    SLICE_X12Y43         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[3]/C
                         clock pessimism              0.250    -0.511    
    SLICE_X12Y43         FDRE (Hold_fdre_C_D)         0.131    -0.380    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.150%)  route 0.145ns (43.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.559    -0.536    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y32         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.145    -0.249    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]
    SLICE_X33Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.204 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_2_n_0
    SLICE_X33Y32         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.825    -0.772    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y32         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/C
                         clock pessimism              0.236    -0.536    
    SLICE_X33Y32         FDCE (Hold_fdce_C_D)         0.092    -0.444    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.025%)  route 0.123ns (32.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.568    -0.527    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/I_CLK_50MHZ
    SLICE_X12Y43         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.148    -0.379 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[4]/Q
                         net (fo=5, routed)           0.123    -0.256    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg_n_0_[4]
    SLICE_X12Y43         LUT5 (Prop_lut5_I1_O)        0.101    -0.155 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.155    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/plusOp[8]
    SLICE_X12Y43         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.836    -0.761    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/I_CLK_50MHZ
    SLICE_X12Y43         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[8]/C
                         clock pessimism              0.234    -0.527    
    SLICE_X12Y43         FDRE (Hold_fdre_C_D)         0.131    -0.396    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.805%)  route 0.172ns (45.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.567    -0.528    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/I_CLK_50MHZ
    SLICE_X12Y42         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.364 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[0]/Q
                         net (fo=7, routed)           0.172    -0.191    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg_n_0_[0]
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.045    -0.146 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/plusOp[2]
    SLICE_X12Y43         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.836    -0.761    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/I_CLK_50MHZ
    SLICE_X12Y43         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[2]/C
                         clock pessimism              0.250    -0.511    
    SLICE_X12Y43         FDRE (Hold_fdre_C_D)         0.120    -0.391    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y38     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y40     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y40     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y38     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y38     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y38     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y39     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y39     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y38     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y38     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y40     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y40     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y38     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y38     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y38     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y38     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y38     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y38     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y40     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y40     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y40     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y40     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y29     design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y42     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y42     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y43     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y43     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y43     design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :           70  Failing Endpoints,  Worst Slack       -1.602ns,  Total Violation      -49.046ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.602ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.000ns)
  Data Path Delay:        8.537ns  (logic 0.518ns (6.068%)  route 8.019ns (93.932%))
  Logic Levels:           0  
  Clock Path Skew:        3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 15.276 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    18.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    11.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    13.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    13.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.669    15.276    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.518    15.794 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/Q
                         net (fo=3, routed)           8.019    23.813    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[5]
    SLICE_X29Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.491    22.684    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[5]/C
                         clock pessimism              0.000    22.684    
                         clock uncertainty           -0.405    22.279    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)       -0.067    22.212    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.212    
                         arrival time                         -23.813    
  -------------------------------------------------------------------
                         slack                                 -1.602    

Slack (VIOLATED) :        -1.441ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.000ns)
  Data Path Delay:        8.416ns  (logic 0.518ns (6.155%)  route 7.898ns (93.845%))
  Logic Levels:           0  
  Clock Path Skew:        3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 15.276 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    18.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    11.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    13.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    13.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.669    15.276    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.518    15.794 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/Q
                         net (fo=3, routed)           7.898    23.693    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[5]
    SLICE_X30Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.492    22.684    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[5]/C
                         clock pessimism              0.000    22.684    
                         clock uncertainty           -0.405    22.280    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)       -0.028    22.252    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.252    
                         arrival time                         -23.693    
  -------------------------------------------------------------------
                         slack                                 -1.441    

Slack (VIOLATED) :        -1.080ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.000ns)
  Data Path Delay:        7.710ns  (logic 1.037ns (13.451%)  route 6.673ns (86.549%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 15.276 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    18.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    11.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    13.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    13.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.669    15.276    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456    15.732 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/Q
                         net (fo=3, routed)           3.844    19.576    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[12]
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.124    19.700 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4/O
                         net (fo=1, routed)           0.000    19.700    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    20.157 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          2.829    22.986    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X16Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.492    22.684    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[17]/C
                         clock pessimism              0.000    22.684    
                         clock uncertainty           -0.405    22.280    
    SLICE_X16Y32         FDRE (Setup_fdre_C_CE)      -0.374    21.906    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[17]
  -------------------------------------------------------------------
                         required time                         21.906    
                         arrival time                         -22.986    
  -------------------------------------------------------------------
                         slack                                 -1.080    

Slack (VIOLATED) :        -1.080ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.000ns)
  Data Path Delay:        7.710ns  (logic 1.037ns (13.451%)  route 6.673ns (86.549%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 15.276 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    18.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    11.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    13.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    13.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.669    15.276    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456    15.732 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/Q
                         net (fo=3, routed)           3.844    19.576    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[12]
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.124    19.700 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4/O
                         net (fo=1, routed)           0.000    19.700    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    20.157 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          2.829    22.986    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X16Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.492    22.684    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[25]/C
                         clock pessimism              0.000    22.684    
                         clock uncertainty           -0.405    22.280    
    SLICE_X16Y32         FDRE (Setup_fdre_C_CE)      -0.374    21.906    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[25]
  -------------------------------------------------------------------
                         required time                         21.906    
                         arrival time                         -22.986    
  -------------------------------------------------------------------
                         slack                                 -1.080    

Slack (VIOLATED) :        -1.075ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.000ns)
  Data Path Delay:        7.665ns  (logic 1.037ns (13.529%)  route 6.628ns (86.471%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 15.276 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    18.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    11.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    13.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    13.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.669    15.276    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456    15.732 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/Q
                         net (fo=3, routed)           3.844    19.576    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[12]
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.124    19.700 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4/O
                         net (fo=1, routed)           0.000    19.700    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    20.157 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          2.784    22.941    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X19Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.489    22.681    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[14]/C
                         clock pessimism              0.000    22.681    
                         clock uncertainty           -0.405    22.277    
    SLICE_X19Y30         FDRE (Setup_fdre_C_CE)      -0.410    21.867    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[14]
  -------------------------------------------------------------------
                         required time                         21.867    
                         arrival time                         -22.941    
  -------------------------------------------------------------------
                         slack                                 -1.075    

Slack (VIOLATED) :        -1.075ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.000ns)
  Data Path Delay:        7.665ns  (logic 1.037ns (13.529%)  route 6.628ns (86.471%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 15.276 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    18.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    11.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    13.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    13.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.669    15.276    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456    15.732 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/Q
                         net (fo=3, routed)           3.844    19.576    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[12]
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.124    19.700 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4/O
                         net (fo=1, routed)           0.000    19.700    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    20.157 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          2.784    22.941    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X19Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.489    22.681    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[23]/C
                         clock pessimism              0.000    22.681    
                         clock uncertainty           -0.405    22.277    
    SLICE_X19Y30         FDRE (Setup_fdre_C_CE)      -0.410    21.867    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[23]
  -------------------------------------------------------------------
                         required time                         21.867    
                         arrival time                         -22.941    
  -------------------------------------------------------------------
                         slack                                 -1.075    

Slack (VIOLATED) :        -1.024ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.000ns)
  Data Path Delay:        7.614ns  (logic 1.037ns (13.619%)  route 6.577ns (86.381%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 15.276 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    18.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    11.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    13.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    13.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.669    15.276    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456    15.732 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/Q
                         net (fo=3, routed)           3.844    19.576    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[12]
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.124    19.700 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4/O
                         net (fo=1, routed)           0.000    19.700    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    20.157 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          2.734    22.891    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X18Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.489    22.681    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[18]/C
                         clock pessimism              0.000    22.681    
                         clock uncertainty           -0.405    22.277    
    SLICE_X18Y29         FDRE (Setup_fdre_C_CE)      -0.410    21.867    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[18]
  -------------------------------------------------------------------
                         required time                         21.867    
                         arrival time                         -22.891    
  -------------------------------------------------------------------
                         slack                                 -1.024    

Slack (VIOLATED) :        -1.024ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.000ns)
  Data Path Delay:        7.614ns  (logic 1.037ns (13.619%)  route 6.577ns (86.381%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 15.276 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    18.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    11.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    13.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    13.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.669    15.276    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456    15.732 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/Q
                         net (fo=3, routed)           3.844    19.576    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[12]
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.124    19.700 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4/O
                         net (fo=1, routed)           0.000    19.700    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    20.157 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          2.734    22.891    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X18Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.489    22.681    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[3]/C
                         clock pessimism              0.000    22.681    
                         clock uncertainty           -0.405    22.277    
    SLICE_X18Y29         FDRE (Setup_fdre_C_CE)      -0.410    21.867    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[3]
  -------------------------------------------------------------------
                         required time                         21.867    
                         arrival time                         -22.891    
  -------------------------------------------------------------------
                         slack                                 -1.024    

Slack (VIOLATED) :        -0.986ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.000ns)
  Data Path Delay:        7.578ns  (logic 1.037ns (13.684%)  route 6.541ns (86.316%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 15.276 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    18.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    11.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    13.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    13.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.669    15.276    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456    15.732 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/Q
                         net (fo=3, routed)           3.844    19.576    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[12]
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.124    19.700 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4/O
                         net (fo=1, routed)           0.000    19.700    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    20.157 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          2.697    22.854    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X21Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.491    22.684    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[16]/C
                         clock pessimism              0.000    22.684    
                         clock uncertainty           -0.405    22.279    
    SLICE_X21Y32         FDRE (Setup_fdre_C_CE)      -0.410    21.869    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[16]
  -------------------------------------------------------------------
                         required time                         21.869    
                         arrival time                         -22.854    
  -------------------------------------------------------------------
                         slack                                 -0.986    

Slack (VIOLATED) :        -0.986ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.000ns)
  Data Path Delay:        7.578ns  (logic 1.037ns (13.684%)  route 6.541ns (86.316%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 15.276 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    18.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    11.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    13.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    13.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.669    15.276    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456    15.732 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/Q
                         net (fo=3, routed)           3.844    19.576    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[12]
    SLICE_X29Y34         LUT6 (Prop_lut6_I1_O)        0.124    19.700 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4/O
                         net (fo=1, routed)           0.000    19.700    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_4_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    20.157 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          2.697    22.854    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X21Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.491    22.684    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[20]/C
                         clock pessimism              0.000    22.684    
                         clock uncertainty           -0.405    22.279    
    SLICE_X21Y32         FDRE (Setup_fdre_C_CE)      -0.410    21.869    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[20]
  -------------------------------------------------------------------
                         required time                         21.869    
                         arrival time                         -22.854    
  -------------------------------------------------------------------
                         slack                                 -0.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.949ns (20.344%)  route 3.716ns (79.656%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        4.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    -1.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496    -1.370    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.418    -0.952 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/Q
                         net (fo=3, routed)           1.998     1.047    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[6]
    SLICE_X29Y33         LUT6 (Prop_lut6_I1_O)        0.100     1.147 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_6/O
                         net (fo=1, routed)           0.000     1.147    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.304     1.451 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.451    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127     1.578 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          1.718     3.295    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X30Y34         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.667     2.975    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y34         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[13]/C
                         clock pessimism              0.000     2.975    
                         clock uncertainty            0.405     3.380    
    SLICE_X30Y34         FDRE (Hold_fdre_C_CE)       -0.164     3.216    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.216    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.949ns (20.344%)  route 3.716ns (79.656%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        4.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    -1.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496    -1.370    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.418    -0.952 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/Q
                         net (fo=3, routed)           1.998     1.047    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[6]
    SLICE_X29Y33         LUT6 (Prop_lut6_I1_O)        0.100     1.147 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_6/O
                         net (fo=1, routed)           0.000     1.147    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.304     1.451 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.451    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127     1.578 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          1.718     3.295    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X30Y34         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.667     2.975    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y34         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[14]/C
                         clock pessimism              0.000     2.975    
                         clock uncertainty            0.405     3.380    
    SLICE_X30Y34         FDRE (Hold_fdre_C_CE)       -0.164     3.216    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.216    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.949ns (20.133%)  route 3.765ns (79.867%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        4.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    -1.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496    -1.370    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.418    -0.952 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/Q
                         net (fo=3, routed)           1.998     1.047    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[6]
    SLICE_X29Y33         LUT6 (Prop_lut6_I1_O)        0.100     1.147 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_6/O
                         net (fo=1, routed)           0.000     1.147    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.304     1.451 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.451    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127     1.578 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          1.767     3.344    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X29Y34         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.667     2.975    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y34         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[12]/C
                         clock pessimism              0.000     2.975    
                         clock uncertainty            0.405     3.380    
    SLICE_X29Y34         FDRE (Hold_fdre_C_CE)       -0.210     3.170    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.170    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.949ns (20.133%)  route 3.765ns (79.867%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        4.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.975ns
    Source Clock Delay      (SCD):    -1.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496    -1.370    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.418    -0.952 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/Q
                         net (fo=3, routed)           1.998     1.047    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[6]
    SLICE_X29Y33         LUT6 (Prop_lut6_I1_O)        0.100     1.147 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_6/O
                         net (fo=1, routed)           0.000     1.147    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.304     1.451 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.451    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127     1.578 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          1.767     3.344    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X29Y34         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.667     2.975    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y34         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[15]/C
                         clock pessimism              0.000     2.975    
                         clock uncertainty            0.405     3.380    
    SLICE_X29Y34         FDRE (Hold_fdre_C_CE)       -0.210     3.170    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.170    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.949ns (19.361%)  route 3.953ns (80.639%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        4.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    -1.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496    -1.370    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.418    -0.952 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/Q
                         net (fo=3, routed)           1.998     1.047    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[6]
    SLICE_X29Y33         LUT6 (Prop_lut6_I1_O)        0.100     1.147 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_6/O
                         net (fo=1, routed)           0.000     1.147    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.304     1.451 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.451    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127     1.578 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          1.954     3.532    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X28Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.665     2.973    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[11]/C
                         clock pessimism              0.000     2.973    
                         clock uncertainty            0.405     3.378    
    SLICE_X28Y32         FDRE (Hold_fdre_C_CE)       -0.164     3.214    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.214    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.949ns (19.361%)  route 3.953ns (80.639%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        4.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    -1.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496    -1.370    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.418    -0.952 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/Q
                         net (fo=3, routed)           1.998     1.047    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[6]
    SLICE_X29Y33         LUT6 (Prop_lut6_I1_O)        0.100     1.147 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_6/O
                         net (fo=1, routed)           0.000     1.147    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.304     1.451 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.451    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127     1.578 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          1.954     3.532    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X28Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.665     2.973    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[6]/C
                         clock pessimism              0.000     2.973    
                         clock uncertainty            0.405     3.378    
    SLICE_X28Y32         FDRE (Hold_fdre_C_CE)       -0.164     3.214    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.214    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 0.367ns (6.919%)  route 4.937ns (93.081%))
  Logic Levels:           0  
  Clock Path Skew:        4.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    -1.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496    -1.370    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.367    -1.003 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/Q
                         net (fo=3, routed)           4.937     3.935    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[0]
    SLICE_X31Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.665     2.973    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[0]/C
                         clock pessimism              0.000     2.973    
                         clock uncertainty            0.405     3.378    
    SLICE_X31Y32         FDRE (Hold_fdre_C_D)         0.192     3.570    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.570    
                         arrival time                           3.935    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.023ns  (logic 0.949ns (18.895%)  route 4.074ns (81.105%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        4.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    -1.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496    -1.370    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.418    -0.952 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/Q
                         net (fo=3, routed)           1.998     1.047    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[6]
    SLICE_X29Y33         LUT6 (Prop_lut6_I1_O)        0.100     1.147 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_6/O
                         net (fo=1, routed)           0.000     1.147    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_6_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.304     1.451 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.451    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127     1.578 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          2.075     3.653    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X20Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.665     2.973    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[0]/C
                         clock pessimism              0.000     2.973    
                         clock uncertainty            0.405     3.378    
    SLICE_X20Y33         FDRE (Hold_fdre_C_CE)       -0.164     3.214    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.214    
                         arrival time                           3.653    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 0.385ns (7.260%)  route 4.918ns (92.740%))
  Logic Levels:           0  
  Clock Path Skew:        4.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    -1.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496    -1.370    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.385    -0.985 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/Q
                         net (fo=3, routed)           4.918     3.933    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[8]
    SLICE_X28Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.666     2.974    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[8]/C
                         clock pessimism              0.000     2.974    
                         clock uncertainty            0.405     3.379    
    SLICE_X28Y33         FDRE (Hold_fdre_C_D)         0.098     3.477    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.367ns (6.725%)  route 5.090ns (93.275%))
  Logic Levels:           0  
  Clock Path Skew:        4.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    -1.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496    -1.370    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.367    -1.003 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/Q
                         net (fo=3, routed)           5.090     4.088    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[0]
    SLICE_X30Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.666     2.974    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[0]/C
                         clock pessimism              0.000     2.974    
                         clock uncertainty            0.405     3.379    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)         0.243     3.622    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.622    
                         arrival time                           4.088    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.537ns  (required time - arrival time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.432ns  (logic 0.456ns (5.408%)  route 7.976ns (94.592%))
  Logic Levels:           0  
  Clock Path Skew:        3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.682    -0.711    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X11Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[4]/Q
                         net (fo=1, routed)           7.976     7.722    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X10Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.505    22.698    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    22.698    
                         clock uncertainty           -0.407    22.290    
    SLICE_X10Y40         FDRE (Setup_fdre_C_D)       -0.031    22.259    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         22.259    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                 14.537    

Slack (MET) :             14.911ns  (required time - arrival time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.062ns  (logic 0.456ns (5.656%)  route 7.606ns (94.344%))
  Logic Levels:           0  
  Clock Path Skew:        3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.682    -0.711    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X11Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[3]/Q
                         net (fo=1, routed)           7.606     7.351    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X10Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.505    22.698    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    22.698    
                         clock uncertainty           -0.407    22.290    
    SLICE_X10Y39         FDRE (Setup_fdre_C_D)       -0.028    22.262    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         22.262    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                 14.911    

Slack (MET) :             15.024ns  (required time - arrival time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.932ns  (logic 0.456ns (5.749%)  route 7.476ns (94.251%))
  Logic Levels:           0  
  Clock Path Skew:        3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.682    -0.711    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X11Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[1]/Q
                         net (fo=1, routed)           7.476     7.221    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X10Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.505    22.698    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    22.698    
                         clock uncertainty           -0.407    22.290    
    SLICE_X10Y39         FDRE (Setup_fdre_C_D)       -0.045    22.245    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                 15.024    

Slack (MET) :             15.471ns  (required time - arrival time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 0.456ns (6.079%)  route 7.045ns (93.921%))
  Logic Levels:           0  
  Clock Path Skew:        3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.682    -0.711    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X11Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[7]/Q
                         net (fo=1, routed)           7.045     6.791    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X10Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.505    22.698    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    22.698    
                         clock uncertainty           -0.407    22.290    
    SLICE_X10Y40         FDRE (Setup_fdre_C_D)       -0.028    22.262    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         22.262    
                         arrival time                          -6.791    
  -------------------------------------------------------------------
                         slack                                 15.471    

Slack (MET) :             15.697ns  (required time - arrival time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 0.456ns (6.282%)  route 6.803ns (93.718%))
  Logic Levels:           0  
  Clock Path Skew:        3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.682    -0.711    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X11Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[5]/Q
                         net (fo=1, routed)           6.803     6.548    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X10Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.505    22.698    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    22.698    
                         clock uncertainty           -0.407    22.290    
    SLICE_X10Y40         FDRE (Setup_fdre_C_D)       -0.045    22.245    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                 15.697    

Slack (MET) :             15.826ns  (required time - arrival time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 0.456ns (6.381%)  route 6.691ns (93.619%))
  Logic Levels:           0  
  Clock Path Skew:        3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.682    -0.711    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X11Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[6]/Q
                         net (fo=1, routed)           6.691     6.436    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X10Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.505    22.698    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000    22.698    
                         clock uncertainty           -0.407    22.290    
    SLICE_X10Y40         FDRE (Setup_fdre_C_D)       -0.028    22.262    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         22.262    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                 15.826    

Slack (MET) :             16.153ns  (required time - arrival time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.819ns  (logic 0.456ns (6.687%)  route 6.363ns (93.313%))
  Logic Levels:           0  
  Clock Path Skew:        3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.682    -0.711    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X11Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.255 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[2]/Q
                         net (fo=1, routed)           6.363     6.109    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X10Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.505    22.698    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000    22.698    
                         clock uncertainty           -0.407    22.290    
    SLICE_X10Y39         FDRE (Setup_fdre_C_D)       -0.028    22.262    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         22.262    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                 16.153    

Slack (MET) :             16.504ns  (required time - arrival time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/IRQ_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 0.580ns (8.887%)  route 5.946ns (91.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.684    -0.709    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X11Y43         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.253 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/Q
                         net (fo=2, routed)           5.946     5.693    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/PS2_new_sig
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.817 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/IRQ_I_i_1/O
                         net (fo=1, routed)           0.000     5.817    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD_n_1
    SLICE_X11Y44         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/IRQ_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.507    22.700    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/IRQ_I_reg/C
                         clock pessimism              0.000    22.700    
                         clock uncertainty           -0.407    22.292    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.029    22.321    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/IRQ_I_reg
  -------------------------------------------------------------------
                         required time                         22.321    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                 16.504    

Slack (MET) :             16.984ns  (required time - arrival time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/previous_ps2_code_new_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 0.456ns (7.639%)  route 5.514ns (92.361%))
  Logic Levels:           0  
  Clock Path Skew:        3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.684    -0.709    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X11Y43         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.253 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/Q
                         net (fo=2, routed)           5.514     5.261    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/PS2_new_sig
    SLICE_X11Y44         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/previous_ps2_code_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.507    22.700    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/previous_ps2_code_new_reg/C
                         clock pessimism              0.000    22.700    
                         clock uncertainty           -0.407    22.292    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)       -0.047    22.245    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/previous_ps2_code_new_reg
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                 16.984    

Slack (MET) :             17.040ns  (required time - arrival time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 0.518ns (8.737%)  route 5.411ns (91.263%))
  Logic Levels:           0  
  Clock Path Skew:        3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.683    -0.710    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X12Y41         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.518    -0.192 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[0]/Q
                         net (fo=1, routed)           5.411     5.219    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X10Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.505    22.698    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    22.698    
                         clock uncertainty           -0.407    22.290    
    SLICE_X10Y39         FDRE (Setup_fdre_C_D)       -0.031    22.259    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         22.259    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                 17.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 0.418ns (8.276%)  route 4.633ns (91.724%))
  Logic Levels:           0  
  Clock Path Skew:        4.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    -1.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.509    -1.357    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X12Y41         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.418    -0.939 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[0]/Q
                         net (fo=1, routed)           4.633     3.694    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X10Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.679     2.987    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     2.987    
                         clock uncertainty            0.407     3.394    
    SLICE_X10Y39         FDRE (Hold_fdre_C_D)         0.243     3.637    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.637    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/previous_ps2_code_new_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 0.367ns (7.268%)  route 4.683ns (92.732%))
  Logic Levels:           0  
  Clock Path Skew:        4.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    -1.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.556 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.957    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.866 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.510    -1.356    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X11Y43         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.367    -0.989 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/Q
                         net (fo=2, routed)           4.683     3.694    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/PS2_new_sig
    SLICE_X11Y44         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/previous_ps2_code_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.681     2.989    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/previous_ps2_code_new_reg/C
                         clock pessimism              0.000     2.989    
                         clock uncertainty            0.407     3.396    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.191     3.587    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/previous_ps2_code_new_reg
  -------------------------------------------------------------------
                         required time                         -3.587    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/IRQ_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.186ns (7.159%)  route 2.412ns (92.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.568    -0.527    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X11Y43         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/Q
                         net (fo=2, routed)           2.412     2.027    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/PS2_new_sig
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.045     2.072 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/IRQ_I_i_1/O
                         net (fo=1, routed)           0.000     2.072    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD_n_1
    SLICE_X11Y44         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/IRQ_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.834     1.204    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/IRQ_I_reg/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.407     1.611    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.091     1.702    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/IRQ_I_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.141ns (4.766%)  route 2.817ns (95.234%))
  Logic Levels:           0  
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.566    -0.529    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X11Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[2]/Q
                         net (fo=1, routed)           2.817     2.430    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X10Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.832     1.202    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.407     1.609    
    SLICE_X10Y39         FDRE (Hold_fdre_C_D)         0.063     1.672    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.141ns (4.580%)  route 2.937ns (95.420%))
  Logic Levels:           0  
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.567    -0.528    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X11Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[7]/Q
                         net (fo=1, routed)           2.937     2.551    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X10Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.833     1.203    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.407     1.610    
    SLICE_X10Y40         FDRE (Hold_fdre_C_D)         0.063     1.673    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.141ns (4.568%)  route 2.946ns (95.432%))
  Logic Levels:           0  
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.567    -0.528    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X11Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[6]/Q
                         net (fo=1, routed)           2.946     2.559    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X10Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.833     1.203    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.407     1.610    
    SLICE_X10Y40         FDRE (Hold_fdre_C_D)         0.063     1.673    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.141ns (4.455%)  route 3.024ns (95.545%))
  Logic Levels:           0  
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.567    -0.528    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X11Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[5]/Q
                         net (fo=1, routed)           3.024     2.637    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X10Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.833     1.203    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.407     1.610    
    SLICE_X10Y40         FDRE (Hold_fdre_C_D)         0.052     1.662    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.141ns (4.311%)  route 3.130ns (95.689%))
  Logic Levels:           0  
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.566    -0.529    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X11Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[3]/Q
                         net (fo=1, routed)           3.130     2.742    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X10Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.832     1.202    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.407     1.609    
    SLICE_X10Y39         FDRE (Hold_fdre_C_D)         0.063     1.672    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.141ns (4.268%)  route 3.163ns (95.732%))
  Logic Levels:           0  
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.566    -0.529    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X11Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[1]/Q
                         net (fo=1, routed)           3.163     2.775    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X10Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.832     1.202    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y39         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.407     1.609    
    SLICE_X10Y39         FDRE (Hold_fdre_C_D)         0.052     1.661    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.276ns  (arrival time - required time)
  Source:                 design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.141ns (4.059%)  route 3.332ns (95.941%))
  Logic Levels:           0  
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.567    -0.528    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X11Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[4]/Q
                         net (fo=1, routed)           3.332     2.946    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X10Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.833     1.203    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y40         FDRE                                         r  design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.407     1.610    
    SLICE_X10Y40         FDRE (Hold_fdre_C_D)         0.059     1.669    design_1_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  1.276    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            5  Failing Endpoints,  Worst Slack       -2.449ns,  Total Violation      -11.891ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.449ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.812ns  (logic 0.851ns (46.955%)  route 0.961ns (53.045%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 22.625 - 24.000 ) 
    Source Clock Delay      (SCD):    2.970ns = ( 22.970 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.662    22.970    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDRE (Prop_fdre_C_Q)         0.518    23.488 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[15]/Q
                         net (fo=2, routed)           0.961    24.449    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[15]
    SLICE_X20Y30         LUT6 (Prop_lut6_I0_O)        0.124    24.573 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[3]_i_2/O
                         net (fo=1, routed)           0.000    24.573    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[3]_i_2_n_0
    SLICE_X20Y30         MUXF7 (Prop_muxf7_I0_O)      0.209    24.782 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    24.782    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1_n_0
    SLICE_X20Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.491    22.625    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X20Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/C
                         clock pessimism              0.000    22.625    
                         clock uncertainty           -0.405    22.221    
    SLICE_X20Y30         FDCE (Setup_fdce_C_D)        0.113    22.334    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         22.334    
                         arrival time                         -24.782    
  -------------------------------------------------------------------
                         slack                                 -2.449    

Slack (VIOLATED) :        -2.424ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.787ns  (logic 0.827ns (46.270%)  route 0.960ns (53.730%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 22.627 - 24.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 22.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.664    22.972    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.456    23.428 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[20]/Q
                         net (fo=1, routed)           0.960    24.388    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[20]
    SLICE_X16Y31         LUT6 (Prop_lut6_I3_O)        0.124    24.512 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp[3]_i_3/O
                         net (fo=1, routed)           0.000    24.512    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp[3]_i_3_n_0
    SLICE_X16Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    24.759 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    24.759    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]_i_1_n_0
    SLICE_X16Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.493    22.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X16Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/C
                         clock pessimism              0.000    22.627    
                         clock uncertainty           -0.405    22.223    
    SLICE_X16Y31         FDCE (Setup_fdce_C_D)        0.113    22.336    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         22.336    
                         arrival time                         -24.759    
  -------------------------------------------------------------------
                         slack                                 -2.424    

Slack (VIOLATED) :        -2.386ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.703ns  (logic 0.891ns (52.313%)  route 0.812ns (47.687%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 22.626 - 24.000 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 22.968 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.660    22.968    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y28         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y28         FDRE (Prop_fdre_C_Q)         0.456    23.424 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[30]/Q
                         net (fo=2, routed)           0.812    24.236    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[30]
    SLICE_X19Y29         LUT5 (Prop_lut5_I0_O)        0.124    24.360 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[1]_i_7/O
                         net (fo=1, routed)           0.000    24.360    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[1]_i_7_n_0
    SLICE_X19Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    24.577 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    24.577    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_3_n_0
    SLICE_X19Y29         MUXF8 (Prop_muxf8_I1_O)      0.094    24.671 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    24.671    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1_n_0
    SLICE_X19Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.492    22.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X19Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/C
                         clock pessimism              0.000    22.626    
                         clock uncertainty           -0.405    22.222    
    SLICE_X19Y29         FDCE (Setup_fdce_C_D)        0.064    22.286    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         22.286    
                         arrival time                         -24.671    
  -------------------------------------------------------------------
                         slack                                 -2.386    

Slack (VIOLATED) :        -2.338ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.703ns  (logic 0.883ns (51.836%)  route 0.820ns (48.164%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 22.625 - 24.000 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 22.968 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.660    22.968    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518    23.486 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[2]/Q
                         net (fo=2, routed)           0.820    24.306    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[2]
    SLICE_X20Y30         LUT6 (Prop_lut6_I5_O)        0.124    24.430 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_2/O
                         net (fo=1, routed)           0.000    24.430    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_2_n_0
    SLICE_X20Y30         MUXF7 (Prop_muxf7_I0_O)      0.241    24.671 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    24.671    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1_n_0
    SLICE_X20Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.491    22.625    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X20Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/C
                         clock pessimism              0.000    22.625    
                         clock uncertainty           -0.405    22.221    
    SLICE_X20Y30         FDCE (Setup_fdce_C_D)        0.113    22.334    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         22.334    
                         arrival time                         -24.671    
  -------------------------------------------------------------------
                         slack                                 -2.338    

Slack (VIOLATED) :        -2.296ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.658ns  (logic 0.856ns (51.623%)  route 0.802ns (48.377%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 22.627 - 24.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 22.973 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.665    22.973    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDRE (Prop_fdre_C_Q)         0.518    23.491 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[25]/Q
                         net (fo=1, routed)           0.802    24.293    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[25]
    SLICE_X16Y31         LUT6 (Prop_lut6_I1_O)        0.124    24.417 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_3/O
                         net (fo=1, routed)           0.000    24.417    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_3_n_0
    SLICE_X16Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    24.631 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    24.631    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1_n_0
    SLICE_X16Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.493    22.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X16Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/C
                         clock pessimism              0.000    22.627    
                         clock uncertainty           -0.405    22.223    
    SLICE_X16Y31         FDCE (Setup_fdce_C_D)        0.113    22.336    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         22.336    
                         arrival time                         -24.631    
  -------------------------------------------------------------------
                         slack                                 -2.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.480ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.248ns (70.607%)  route 0.103ns (29.393%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.552     0.893    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[11]/Q
                         net (fo=2, routed)           0.103     1.137    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[11]
    SLICE_X20Y30         LUT6 (Prop_lut6_I1_O)        0.045     1.182 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[3]_i_2/O
                         net (fo=1, routed)           0.000     1.182    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[3]_i_2_n_0
    SLICE_X20Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     1.244 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.244    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1_n_0
    SLICE_X20Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X20Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/C
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.405    -0.370    
    SLICE_X20Y30         FDCE (Hold_fdce_C_D)         0.134    -0.236    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.494ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.248ns (68.340%)  route 0.115ns (31.660%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.556     0.896    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y31         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[5]/Q
                         net (fo=1, routed)           0.115     1.152    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[5]
    SLICE_X16Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.197 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_2/O
                         net (fo=1, routed)           0.000     1.197    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_2_n_0
    SLICE_X16Y31         MUXF7 (Prop_muxf7_I0_O)      0.062     1.259 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.259    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1_n_0
    SLICE_X16Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.824    -0.773    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X16Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/C
                         clock pessimism              0.000    -0.773    
                         clock uncertainty            0.405    -0.368    
    SLICE_X16Y31         FDCE (Hold_fdce_C_D)         0.134    -0.234    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.526ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.267ns (72.988%)  route 0.099ns (27.012%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.554     0.895    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y29         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[18]/Q
                         net (fo=2, routed)           0.099     1.134    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[18]
    SLICE_X19Y29         LUT5 (Prop_lut5_I3_O)        0.045     1.179 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[1]_i_6/O
                         net (fo=1, routed)           0.000     1.179    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[1]_i_6_n_0
    SLICE_X19Y29         MUXF7 (Prop_muxf7_I0_O)      0.062     1.241 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     1.241    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_3_n_0
    SLICE_X19Y29         MUXF8 (Prop_muxf8_I1_O)      0.019     1.260 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.260    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1_n_0
    SLICE_X19Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X19Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/C
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.405    -0.370    
    SLICE_X19Y29         FDCE (Hold_fdce_C_D)         0.105    -0.265    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.546ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.259ns (62.526%)  route 0.155ns (37.474%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.555     0.896    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[14]/Q
                         net (fo=2, routed)           0.155     1.192    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[14]
    SLICE_X20Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.237 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_2/O
                         net (fo=1, routed)           0.000     1.237    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_2_n_0
    SLICE_X20Y30         MUXF7 (Prop_muxf7_I0_O)      0.073     1.310 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.310    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1_n_0
    SLICE_X20Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X20Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/C
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.405    -0.370    
    SLICE_X20Y30         FDCE (Hold_fdce_C_D)         0.134    -0.236    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.564ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.261ns (59.960%)  route 0.174ns (40.040%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.554     0.895    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y32         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[16]/Q
                         net (fo=1, routed)           0.174     1.210    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[16]
    SLICE_X16Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.255 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp[3]_i_3/O
                         net (fo=1, routed)           0.000     1.255    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp[3]_i_3_n_0
    SLICE_X16Y31         MUXF7 (Prop_muxf7_I1_O)      0.075     1.330 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.330    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]_i_1_n_0
    SLICE_X16Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.824    -0.773    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X16Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/C
                         clock pessimism              0.000    -0.773    
                         clock uncertainty            0.405    -0.368    
    SLICE_X16Y31         FDCE (Hold_fdce_C_D)         0.134    -0.234    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  1.564    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           48  Failing Endpoints,  Worst Slack       -3.963ns,  Total Violation     -132.987ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.963ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_out2_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.046ns  (logic 5.020ns (71.247%)  route 2.026ns (28.753%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 22.630 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.666    19.273    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X34Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518    19.791 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.575    20.366    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841    24.207 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[6]
                         net (fo=3, routed)           0.955    25.162    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.124    25.286 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    25.286    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.666 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.666    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.823 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.496    26.319    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496    22.630    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/C
                         clock pessimism              0.302    22.933    
                         clock uncertainty           -0.200    22.733    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.377    22.356    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -26.319    
  -------------------------------------------------------------------
                         slack                                 -3.963    

Slack (VIOLATED) :        -3.963ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_out2_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.046ns  (logic 5.020ns (71.247%)  route 2.026ns (28.753%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 22.630 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.666    19.273    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X34Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518    19.791 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.575    20.366    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841    24.207 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[6]
                         net (fo=3, routed)           0.955    25.162    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.124    25.286 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    25.286    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.666 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.666    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.823 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.496    26.319    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496    22.630    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/C
                         clock pessimism              0.302    22.933    
                         clock uncertainty           -0.200    22.733    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.377    22.356    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -26.319    
  -------------------------------------------------------------------
                         slack                                 -3.963    

Slack (VIOLATED) :        -3.963ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_out2_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.046ns  (logic 5.020ns (71.247%)  route 2.026ns (28.753%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 22.630 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.666    19.273    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X34Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518    19.791 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.575    20.366    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841    24.207 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[6]
                         net (fo=3, routed)           0.955    25.162    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.124    25.286 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    25.286    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.666 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.666    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.823 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.496    26.319    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496    22.630    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/C
                         clock pessimism              0.302    22.933    
                         clock uncertainty           -0.200    22.733    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.377    22.356    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -26.319    
  -------------------------------------------------------------------
                         slack                                 -3.963    

Slack (VIOLATED) :        -3.963ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_out2_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.046ns  (logic 5.020ns (71.247%)  route 2.026ns (28.753%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 22.630 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.666    19.273    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X34Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518    19.791 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.575    20.366    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841    24.207 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[6]
                         net (fo=3, routed)           0.955    25.162    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.124    25.286 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    25.286    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.666 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.666    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.823 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.496    26.319    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496    22.630    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                         clock pessimism              0.302    22.933    
                         clock uncertainty           -0.200    22.733    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.377    22.356    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -26.319    
  -------------------------------------------------------------------
                         slack                                 -3.963    

Slack (VIOLATED) :        -3.963ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_out2_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.046ns  (logic 5.020ns (71.247%)  route 2.026ns (28.753%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 22.630 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.666    19.273    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X34Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518    19.791 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.575    20.366    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841    24.207 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[6]
                         net (fo=3, routed)           0.955    25.162    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.124    25.286 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    25.286    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.666 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.666    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.823 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.496    26.319    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496    22.630    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/C
                         clock pessimism              0.302    22.933    
                         clock uncertainty           -0.200    22.733    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.377    22.356    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -26.319    
  -------------------------------------------------------------------
                         slack                                 -3.963    

Slack (VIOLATED) :        -3.963ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_out2_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.046ns  (logic 5.020ns (71.247%)  route 2.026ns (28.753%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 22.630 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.666    19.273    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X34Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518    19.791 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.575    20.366    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841    24.207 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[6]
                         net (fo=3, routed)           0.955    25.162    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.124    25.286 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    25.286    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.666 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.666    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.823 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.496    26.319    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496    22.630    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/C
                         clock pessimism              0.302    22.933    
                         clock uncertainty           -0.200    22.733    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.377    22.356    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -26.319    
  -------------------------------------------------------------------
                         slack                                 -3.963    

Slack (VIOLATED) :        -3.963ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_out2_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.046ns  (logic 5.020ns (71.247%)  route 2.026ns (28.753%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 22.630 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.666    19.273    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X34Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518    19.791 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.575    20.366    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841    24.207 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[6]
                         net (fo=3, routed)           0.955    25.162    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.124    25.286 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    25.286    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.666 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.666    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.823 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.496    26.319    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496    22.630    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/C
                         clock pessimism              0.302    22.933    
                         clock uncertainty           -0.200    22.733    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.377    22.356    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -26.319    
  -------------------------------------------------------------------
                         slack                                 -3.963    

Slack (VIOLATED) :        -3.963ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_out2_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.046ns  (logic 5.020ns (71.247%)  route 2.026ns (28.753%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 22.630 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.666    19.273    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X34Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518    19.791 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.575    20.366    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841    24.207 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[6]
                         net (fo=3, routed)           0.955    25.162    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.124    25.286 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    25.286    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.666 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.666    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.823 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.496    26.319    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496    22.630    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/C
                         clock pessimism              0.302    22.933    
                         clock uncertainty           -0.200    22.733    
    SLICE_X34Y33         FDRE (Setup_fdre_C_CE)      -0.377    22.356    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -26.319    
  -------------------------------------------------------------------
                         slack                                 -3.963    

Slack (VIOLATED) :        -3.855ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_out2_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.901ns  (logic 5.020ns (72.743%)  route 1.881ns (27.257%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 22.630 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.666    19.273    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X34Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518    19.791 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.575    20.366    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841    24.207 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[6]
                         net (fo=3, routed)           0.955    25.162    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.124    25.286 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    25.286    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.666 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.666    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.823 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.351    26.174    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496    22.630    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                         clock pessimism              0.302    22.933    
                         clock uncertainty           -0.200    22.733    
    SLICE_X33Y33         FDRE (Setup_fdre_C_CE)      -0.413    22.320    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         22.320    
                         arrival time                         -26.174    
  -------------------------------------------------------------------
                         slack                                 -3.855    

Slack (VIOLATED) :        -3.855ns  (required time - arrival time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_out2_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.901ns  (logic 5.020ns (72.743%)  route 1.881ns (27.257%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 22.630 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    17.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.666    19.273    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X34Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDCE (Prop_fdce_C_Q)         0.518    19.791 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.575    20.366    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      3.841    24.207 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[6]
                         net (fo=3, routed)           0.955    25.162    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.124    25.286 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6/O
                         net (fo=1, routed)           0.000    25.286    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_6_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.666 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.666    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.823 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.351    26.174    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/p_0_in
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.496    22.630    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                         clock pessimism              0.302    22.933    
                         clock uncertainty           -0.200    22.733    
    SLICE_X33Y33         FDRE (Setup_fdre_C_CE)      -0.413    22.320    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                         22.320    
                         arrival time                         -26.174    
  -------------------------------------------------------------------
                         slack                                 -3.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.449ns (53.193%)  route 0.395ns (46.807%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.558    -0.537    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.212    -0.184    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[9]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[6]_P[12])
                                                      0.308     0.124 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[12]
                         net (fo=3, routed)           0.183     0.307    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[12]
    SLICE_X32Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.826    -0.771    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[12]/C
                         clock pessimism              0.552    -0.219    
                         clock uncertainty            0.200    -0.019    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.076     0.057    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.449ns (53.002%)  route 0.398ns (46.998%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.558    -0.537    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.212    -0.184    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[9]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[6]_P[10])
                                                      0.308     0.124 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[10]
                         net (fo=3, routed)           0.186     0.311    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[10]
    SLICE_X32Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.826    -0.771    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[10]/C
                         clock pessimism              0.552    -0.219    
                         clock uncertainty            0.200    -0.019    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.075     0.056    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.449ns (52.987%)  route 0.398ns (47.013%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.558    -0.537    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.212    -0.184    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[9]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[6]_P[13])
                                                      0.308     0.124 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[13]
                         net (fo=3, routed)           0.186     0.311    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[13]
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.826    -0.771    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
                         clock pessimism              0.552    -0.219    
                         clock uncertainty            0.200    -0.019    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.075     0.056    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.449ns (53.664%)  route 0.388ns (46.336%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.558    -0.537    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.212    -0.184    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[9]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[6]_P[7])
                                                      0.308     0.124 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[7]
                         net (fo=3, routed)           0.176     0.300    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[7]
    SLICE_X32Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.823    -0.774    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y30         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X32Y30         FDRE (Hold_fdre_C_D)         0.060     0.038    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.237ns (26.007%)  route 0.674ns (73.993%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.558    -0.537    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/Q
                         net (fo=11, routed)          0.674     0.279    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]
    SLICE_X20Y30         MUXF7 (Prop_muxf7_S_O)       0.096     0.375 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.375    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1_n_0
    SLICE_X20Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X20Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/C
                         clock pessimism              0.552    -0.223    
                         clock uncertainty            0.200    -0.023    
    SLICE_X20Y30         FDCE (Hold_fdce_C_D)         0.134     0.111    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.449ns (52.960%)  route 0.399ns (47.040%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.558    -0.537    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.212    -0.184    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[9]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[6]_P[8])
                                                      0.308     0.124 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[8]
                         net (fo=3, routed)           0.187     0.311    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[8]
    SLICE_X32Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.826    -0.771    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[8]/C
                         clock pessimism              0.552    -0.219    
                         clock uncertainty            0.200    -0.019    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.064     0.045    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.449ns (52.837%)  route 0.401ns (47.163%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.558    -0.537    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.212    -0.184    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[9]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[6]_P[14])
                                                      0.308     0.124 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[14]
                         net (fo=3, routed)           0.189     0.313    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[14]
    SLICE_X32Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.826    -0.771    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/C
                         clock pessimism              0.552    -0.219    
                         clock uncertainty            0.200    -0.019    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.060     0.041    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.449ns (53.380%)  route 0.392ns (46.620%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.558    -0.537    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.212    -0.184    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[9]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[6]_P[10])
                                                      0.308     0.124 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[10]
                         net (fo=3, routed)           0.180     0.305    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[10]
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.826    -0.771    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                         clock pessimism              0.552    -0.219    
                         clock uncertainty            0.200    -0.019    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.047     0.028    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.449ns (52.775%)  route 0.402ns (47.225%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.558    -0.537    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.212    -0.184    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[9]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[6]_P[15])
                                                      0.308     0.124 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[15]
                         net (fo=3, routed)           0.190     0.314    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[15]
    SLICE_X32Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.826    -0.771    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y33         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[15]/C
                         clock pessimism              0.552    -0.219    
                         clock uncertainty            0.200    -0.019    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.053     0.034    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.449ns (52.090%)  route 0.413ns (47.910%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.558    -0.537    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.212    -0.184    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg__0[9]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[6]_P[3])
                                                      0.308     0.124 r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[3]
                         net (fo=3, routed)           0.201     0.325    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr__0[3]
    SLICE_X30Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X30Y29         FDRE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
                         clock pessimism              0.552    -0.223    
                         clock uncertainty            0.200    -0.023    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.064     0.041    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.284    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.607ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.606ns (17.199%)  route 2.918ns (82.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.663     2.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.670     5.097    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/LUT/s00_axi_aresetn
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.150     5.247 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/LUT/axi_awready_i_1/O
                         net (fo=6, routed)           1.247     6.495    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/reset
    SLICE_X10Y47         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.508    22.701    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    SLICE_X10Y47         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.230    22.931    
                         clock uncertainty           -0.302    22.629    
    SLICE_X10Y47         FDCE (Recov_fdce_C_CLR)     -0.527    22.102    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.102    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                 15.607    

Slack (MET) :             15.607ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.606ns (17.199%)  route 2.918ns (82.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.663     2.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.670     5.097    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/LUT/s00_axi_aresetn
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.150     5.247 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/LUT/axi_awready_i_1/O
                         net (fo=6, routed)           1.247     6.495    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/reset
    SLICE_X10Y47         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.508    22.701    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    SLICE_X10Y47         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.230    22.931    
                         clock uncertainty           -0.302    22.629    
    SLICE_X10Y47         FDCE (Recov_fdce_C_CLR)     -0.527    22.102    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.102    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                 15.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.503ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.186ns (13.150%)  route 1.229ns (86.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.556     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.738     1.776    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/LUT/s00_axi_aresetn
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.045     1.821 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/LUT/axi_awready_i_1/O
                         net (fo=6, routed)           0.490     2.311    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/reset
    SLICE_X10Y47         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.835     1.205    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    SLICE_X10Y47         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.262     0.943    
    SLICE_X10Y47         FDCE (Remov_fdce_C_CLR)     -0.134     0.809    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.186ns (13.150%)  route 1.229ns (86.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.556     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.738     1.776    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/LUT/s00_axi_aresetn
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.045     1.821 f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/LUT/axi_awready_i_1/O
                         net (fo=6, routed)           0.490     2.311    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/reset
    SLICE_X10Y47         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.835     1.205    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/s00_axi_aclk
    SLICE_X10Y47         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.262     0.943    
    SLICE_X10Y47         FDCE (Remov_fdce_C_CLR)     -0.134     0.809    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/ASCII_INST/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  1.503    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            5  Failing Endpoints,  Worst Slack       -2.123ns,  Total Violation      -10.352ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.659ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.123ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.968ns  (logic 0.456ns (47.086%)  route 0.512ns (52.914%))
  Logic Levels:           0  
  Clock Path Skew:        -4.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 22.626 - 24.000 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 22.971 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.663    22.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456    23.427 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.512    23.939    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X19Y29         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.492    22.626    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X19Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/C
                         clock pessimism              0.000    22.626    
                         clock uncertainty           -0.405    22.222    
    SLICE_X19Y29         FDCE (Recov_fdce_C_CLR)     -0.405    21.817    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         21.817    
                         arrival time                         -23.939    
  -------------------------------------------------------------------
                         slack                                 -2.123    

Slack (VIOLATED) :        -2.067ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.999ns  (logic 0.456ns (45.624%)  route 0.543ns (54.376%))
  Logic Levels:           0  
  Clock Path Skew:        -4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 22.627 - 24.000 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 22.971 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.663    22.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456    23.427 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.543    23.970    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X16Y31         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.493    22.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X16Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/C
                         clock pessimism              0.000    22.627    
                         clock uncertainty           -0.405    22.223    
    SLICE_X16Y31         FDCE (Recov_fdce_C_CLR)     -0.319    21.904    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         21.904    
                         arrival time                         -23.970    
  -------------------------------------------------------------------
                         slack                                 -2.067    

Slack (VIOLATED) :        -2.067ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.999ns  (logic 0.456ns (45.624%)  route 0.543ns (54.376%))
  Logic Levels:           0  
  Clock Path Skew:        -4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 22.627 - 24.000 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 22.971 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.663    22.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456    23.427 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.543    23.970    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X16Y31         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.493    22.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X16Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/C
                         clock pessimism              0.000    22.627    
                         clock uncertainty           -0.405    22.223    
    SLICE_X16Y31         FDCE (Recov_fdce_C_CLR)     -0.319    21.904    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         21.904    
                         arrival time                         -23.970    
  -------------------------------------------------------------------
                         slack                                 -2.067    

Slack (VIOLATED) :        -2.047ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.456ns (46.620%)  route 0.522ns (53.380%))
  Logic Levels:           0  
  Clock Path Skew:        -4.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 22.625 - 24.000 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 22.971 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.663    22.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456    23.427 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.522    23.949    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X20Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.491    22.625    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X20Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/C
                         clock pessimism              0.000    22.625    
                         clock uncertainty           -0.405    22.221    
    SLICE_X20Y30         FDCE (Recov_fdce_C_CLR)     -0.319    21.902    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         21.902    
                         arrival time                         -23.949    
  -------------------------------------------------------------------
                         slack                                 -2.047    

Slack (VIOLATED) :        -2.047ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.978ns  (logic 0.456ns (46.620%)  route 0.522ns (53.380%))
  Logic Levels:           0  
  Clock Path Skew:        -4.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 22.625 - 24.000 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 22.971 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.663    22.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456    23.427 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.522    23.949    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X20Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    19.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    21.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          1.491    22.625    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X20Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/C
                         clock pessimism              0.000    22.625    
                         clock uncertainty           -0.405    22.221    
    SLICE_X20Y30         FDCE (Recov_fdce_C_CLR)     -0.319    21.902    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         21.902    
                         arrival time                         -23.949    
  -------------------------------------------------------------------
                         slack                                 -2.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.659ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.056%)  route 0.186ns (56.944%))
  Logic Levels:           0  
  Clock Path Skew:        -1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.556     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.186     1.224    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X16Y31         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.824    -0.773    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X16Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/C
                         clock pessimism              0.000    -0.773    
                         clock uncertainty            0.405    -0.368    
    SLICE_X16Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.435    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.659ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.056%)  route 0.186ns (56.944%))
  Logic Levels:           0  
  Clock Path Skew:        -1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.556     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.186     1.224    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X16Y31         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.824    -0.773    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X16Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/C
                         clock pessimism              0.000    -0.773    
                         clock uncertainty            0.405    -0.368    
    SLICE_X16Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.435    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.686ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.044%)  route 0.211ns (59.956%))
  Logic Levels:           0  
  Clock Path Skew:        -1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.556     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.211     1.249    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X20Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X20Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/C
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.405    -0.370    
    SLICE_X20Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.437    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.044%)  route 0.211ns (59.956%))
  Logic Levels:           0  
  Clock Path Skew:        -1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.556     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.211     1.249    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X20Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X20Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/C
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.405    -0.370    
    SLICE_X20Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.437    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.694ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.035%)  route 0.194ns (57.965%))
  Logic Levels:           0  
  Clock Path Skew:        -1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.556     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.194     1.232    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X19Y29         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=37, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X19Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/C
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.405    -0.370    
    SLICE_X19Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.462    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  1.694    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.465ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.456ns (19.170%)  route 1.923ns (80.830%))
  Logic Levels:           0  
  Clock Path Skew:        -4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.663     2.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.923     5.350    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X33Y31         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.493    18.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]/C
                         clock pessimism              0.000    18.627    
                         clock uncertainty           -0.407    18.220    
    SLICE_X33Y31         FDCE (Recov_fdce_C_CLR)     -0.405    17.815    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.815    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                 12.465    

Slack (MET) :             12.465ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.456ns (19.170%)  route 1.923ns (80.830%))
  Logic Levels:           0  
  Clock Path Skew:        -4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.663     2.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.923     5.350    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X33Y31         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.493    18.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]/C
                         clock pessimism              0.000    18.627    
                         clock uncertainty           -0.407    18.220    
    SLICE_X33Y31         FDCE (Recov_fdce_C_CLR)     -0.405    17.815    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.815    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                 12.465    

Slack (MET) :             12.465ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.456ns (19.170%)  route 1.923ns (80.830%))
  Logic Levels:           0  
  Clock Path Skew:        -4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.663     2.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.923     5.350    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X33Y31         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.493    18.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]/C
                         clock pessimism              0.000    18.627    
                         clock uncertainty           -0.407    18.220    
    SLICE_X33Y31         FDCE (Recov_fdce_C_CLR)     -0.405    17.815    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.815    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                 12.465    

Slack (MET) :             12.465ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.456ns (19.170%)  route 1.923ns (80.830%))
  Logic Levels:           0  
  Clock Path Skew:        -4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.663     2.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.923     5.350    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X33Y31         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.493    18.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[7]/C
                         clock pessimism              0.000    18.627    
                         clock uncertainty           -0.407    18.220    
    SLICE_X33Y31         FDCE (Recov_fdce_C_CLR)     -0.405    17.815    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.815    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                 12.465    

Slack (MET) :             12.465ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.456ns (19.170%)  route 1.923ns (80.830%))
  Logic Levels:           0  
  Clock Path Skew:        -4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.663     2.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.923     5.350    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X33Y31         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.493    18.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[8]/C
                         clock pessimism              0.000    18.627    
                         clock uncertainty           -0.407    18.220    
    SLICE_X33Y31         FDCE (Recov_fdce_C_CLR)     -0.405    17.815    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.815    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                 12.465    

Slack (MET) :             12.465ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.456ns (19.170%)  route 1.923ns (80.830%))
  Logic Levels:           0  
  Clock Path Skew:        -4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.663     2.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.923     5.350    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X33Y31         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.493    18.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
                         clock pessimism              0.000    18.627    
                         clock uncertainty           -0.407    18.220    
    SLICE_X33Y31         FDCE (Recov_fdce_C_CLR)     -0.405    17.815    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.815    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                 12.465    

Slack (MET) :             12.467ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.456ns (18.839%)  route 1.965ns (81.161%))
  Logic Levels:           0  
  Clock Path Skew:        -4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.663     2.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.965     5.392    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X34Y31         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.493    18.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X34Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[6]/C
                         clock pessimism              0.000    18.627    
                         clock uncertainty           -0.407    18.220    
    SLICE_X34Y31         FDCE (Recov_fdce_C_CLR)     -0.361    17.859    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.859    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                 12.467    

Slack (MET) :             12.509ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.456ns (18.839%)  route 1.965ns (81.161%))
  Logic Levels:           0  
  Clock Path Skew:        -4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 18.627 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.663     2.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.965     5.392    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X34Y31         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.493    18.627    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X34Y31         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]/C
                         clock pessimism              0.000    18.627    
                         clock uncertainty           -0.407    18.220    
    SLICE_X34Y31         FDCE (Recov_fdce_C_CLR)     -0.319    17.901    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.901    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                 12.509    

Slack (MET) :             12.517ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.456ns (19.575%)  route 1.874ns (80.425%))
  Logic Levels:           0  
  Clock Path Skew:        -4.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 18.629 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.663     2.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.874     5.301    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X33Y32         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.495    18.629    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y32         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]/C
                         clock pessimism              0.000    18.629    
                         clock uncertainty           -0.407    18.222    
    SLICE_X33Y32         FDCE (Recov_fdce_C_CLR)     -0.405    17.817    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.817    
                         arrival time                          -5.301    
  -------------------------------------------------------------------
                         slack                                 12.517    

Slack (MET) :             12.517ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.456ns (19.575%)  route 1.874ns (80.425%))
  Logic Levels:           0  
  Clock Path Skew:        -4.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 18.629 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         1.663     2.971    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.874     5.301    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X33Y32         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.495    18.629    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y32         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]/C
                         clock pessimism              0.000    18.629    
                         clock uncertainty           -0.407    18.222    
    SLICE_X33Y32         FDCE (Recov_fdce_C_CLR)     -0.405    17.817    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.817    
                         arrival time                          -5.301    
  -------------------------------------------------------------------
                         slack                                 12.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.376%)  route 0.626ns (81.624%))
  Logic Levels:           0  
  Clock Path Skew:        -1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.556     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.626     1.664    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X33Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.823    -0.774    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]/C
                         clock pessimism              0.000    -0.774    
                         clock uncertainty            0.407    -0.367    
    SLICE_X33Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.459    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.376%)  route 0.626ns (81.624%))
  Logic Levels:           0  
  Clock Path Skew:        -1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.556     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.626     1.664    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X33Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.823    -0.774    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/C
                         clock pessimism              0.000    -0.774    
                         clock uncertainty            0.407    -0.367    
    SLICE_X33Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.459    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.376%)  route 0.626ns (81.624%))
  Logic Levels:           0  
  Clock Path Skew:        -1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.556     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.626     1.664    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X33Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.823    -0.774    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]/C
                         clock pessimism              0.000    -0.774    
                         clock uncertainty            0.407    -0.367    
    SLICE_X33Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.459    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.376%)  route 0.626ns (81.624%))
  Logic Levels:           0  
  Clock Path Skew:        -1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.556     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.626     1.664    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X33Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.823    -0.774    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]/C
                         clock pessimism              0.000    -0.774    
                         clock uncertainty            0.407    -0.367    
    SLICE_X33Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.459    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.163ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.946%)  route 0.691ns (83.054%))
  Logic Levels:           0  
  Clock Path Skew:        -1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.556     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.691     1.729    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X32Y29         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.407    -0.368    
    SLICE_X32Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.435    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.163ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.946%)  route 0.691ns (83.054%))
  Logic Levels:           0  
  Clock Path Skew:        -1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.556     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.691     1.729    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X32Y29         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]/C
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.407    -0.368    
    SLICE_X32Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.435    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.163ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.946%)  route 0.691ns (83.054%))
  Logic Levels:           0  
  Clock Path Skew:        -1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.556     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.691     1.729    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X32Y29         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y29         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]/C
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.407    -0.368    
    SLICE_X32Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.435    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.191ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_reg_inv/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.946%)  route 0.691ns (83.054%))
  Logic Levels:           0  
  Clock Path Skew:        -1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.556     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.691     1.729    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X33Y29         FDPE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.822    -0.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X33Y29         FDPE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_reg_inv/C
                         clock pessimism              0.000    -0.775    
                         clock uncertainty            0.407    -0.368    
    SLICE_X33Y29         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.463    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_reg_inv
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.208ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.141ns (16.047%)  route 0.738ns (83.953%))
  Logic Levels:           0  
  Clock Path Skew:        -1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.556     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.738     1.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X34Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.824    -0.773    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X34Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]/C
                         clock pessimism              0.000    -0.773    
                         clock uncertainty            0.407    -0.366    
    SLICE_X34Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.433    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.233ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg_reg/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.141ns (16.047%)  route 0.738ns (83.953%))
  Logic Levels:           0  
  Clock Path Skew:        -1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.407ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=713, routed)         0.556     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y31         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.738     1.775    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/s00_axi_aresetn
    SLICE_X35Y30         FDCE                                         f  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.824    -0.773    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X35Y30         FDCE                                         r  design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg_reg/C
                         clock pessimism              0.000    -0.773    
                         clock uncertainty            0.407    -0.366    
    SLICE_X35Y30         FDCE (Remov_fdce_C_CLR)     -0.092    -0.458    design_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  2.233    





