#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Feb 22 13:13:58 2018
# Process ID: 4748
# Current directory: C:/Progetto_reti_logiche/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4540 C:\Progetto_reti_logiche\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Progetto_reti_logiche/project_reti_logiche/vivado.log
# Journal file: C:/Progetto_reti_logiche/project_reti_logiche\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
create_fileset -simset sim_2
export_ip_user_files -of_objects  [get_files {{//vmware-host/Shared Folders/Scrivania/FSM_testbench1.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{//vmware-host/Shared Folders/Scrivania/FSM_testbench1.vhd}}
export_ip_user_files -of_objects  [get_files C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source project_reti_logiche.tcl
relaunch_sim
close_sim
launch_simulation
source project_reti_logiche.tcl
close_sim
launch_simulation
source project_reti_logiche.tcl
delete_fileset sim_2
file delete -force C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sim_2
update_files -from_files C:/Progetto_reti_logiche/test_bench/FSM_testbench1.vhd -to_files C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_files -from_files C:/Progetto_reti_logiche/test_bench/FSM_testbench2.vhd -to_files C:/Progetto_reti_logiche/test_bench/FSM_testbench1.vhd -filesets [get_filesets *]
launch_simulation
close_project
open_project C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.xpr
update_compile_order -fileset sources_1
close_sim
launch_simulation
source project_tb.tcl
close_sim
update_files -from_files C:/Progetto_reti_logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd -to_files C:/Progetto_reti_logiche/test_bench/FSM_testbench2.vhd -filesets [get_filesets *]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Progetto_reti_logiche/test_bench/FSM_testbench2.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_sim
launch_simulation
source project_tb.tcl
close_sim
launch_simulation
source project_tb.tcl
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_sim
launch_simulation
source project_tb.tcl
close_sim
