#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May 21 14:54:42 2022
# Process ID: 229665
# Current directory: /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1
# Command line: vivado -log nn_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source nn_wrapper.tcl -notrace
# Log file: /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper.vdi
# Journal file: /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source nn_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top nn_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_InputLayer_0_0/nn_InputLayer_0_0.dcp' for cell 'nn_i/InputLayer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_conv_combined_0_1/nn_conv_combined_0_1.dcp' for cell 'nn_i/conv_combined_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_conv_dy_0/nn_conv_dy_0.dcp' for cell 'nn_i/conv_dy'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_conv_y_0/nn_conv_y_0.dcp' for cell 'nn_i/conv_y'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_fcc_combined_0_1/nn_fcc_combined_0_1.dcp' for cell 'nn_i/fcc_combined_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_fcc_dx_0/nn_fcc_dx_0.dcp' for cell 'nn_i/fcc_dx'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_fcc_dy_0/nn_fcc_dy_0.dcp' for cell 'nn_i/fcc_dy'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_fcc_x_0/nn_fcc_x_0.dcp' for cell 'nn_i/fcc_x'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_fcc_y_0/nn_fcc_y_0.dcp' for cell 'nn_i/fcc_y'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_loss_derivative_0_2/nn_loss_derivative_0_2.dcp' for cell 'nn_i/loss_derivative_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_processing_system7_0_0/nn_processing_system7_0_0.dcp' for cell 'nn_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_relu_combined_0_0/nn_relu_combined_0_0.dcp' for cell 'nn_i/relu_combined_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_relu_dy_0/nn_relu_dy_0.dcp' for cell 'nn_i/relu_dy'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_relu_y_0/nn_relu_y_0.dcp' for cell 'nn_i/relu_y'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_rst_ps7_0_100M_0/nn_rst_ps7_0_100M_0.dcp' for cell 'nn_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_update_weights_0_0/nn_update_weights_0_0.dcp' for cell 'nn_i/update_weights_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_xbar_0/nn_xbar_0.dcp' for cell 'nn_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_pc_0/nn_auto_pc_0.dcp' for cell 'nn_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_0/nn_auto_us_0.dcp' for cell 'nn_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_1/nn_auto_us_1.dcp' for cell 'nn_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_2/nn_auto_us_2.dcp' for cell 'nn_i/axi_mem_intercon/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_3/nn_auto_us_3.dcp' for cell 'nn_i/axi_mem_intercon/s03_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_4/nn_auto_us_4.dcp' for cell 'nn_i/axi_mem_intercon/s04_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_xbar_1/nn_xbar_1.dcp' for cell 'nn_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_pc_1/nn_auto_pc_1.dcp' for cell 'nn_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2357.973 ; gain = 0.000 ; free physical = 16535 ; free virtual = 26194
INFO: [Netlist 29-17] Analyzing 2914 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_processing_system7_0_0/nn_processing_system7_0_0.xdc] for cell 'nn_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_processing_system7_0_0/nn_processing_system7_0_0.xdc] for cell 'nn_i/processing_system7_0/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_rst_ps7_0_100M_0/nn_rst_ps7_0_100M_0_board.xdc] for cell 'nn_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_rst_ps7_0_100M_0/nn_rst_ps7_0_100M_0_board.xdc] for cell 'nn_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_rst_ps7_0_100M_0/nn_rst_ps7_0_100M_0.xdc] for cell 'nn_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_rst_ps7_0_100M_0/nn_rst_ps7_0_100M_0.xdc] for cell 'nn_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_0/nn_auto_us_0_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_0/nn_auto_us_0_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_1/nn_auto_us_1_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_1/nn_auto_us_1_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_2/nn_auto_us_2_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_2/nn_auto_us_2_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_3/nn_auto_us_3_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_3/nn_auto_us_3_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_4/nn_auto_us_4_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s04_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_4/nn_auto_us_4_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s04_couplers/auto_us/inst'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.070 ; gain = 0.000 ; free physical = 16401 ; free virtual = 26061
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2702.070 ; gain = 344.168 ; free physical = 16401 ; free virtual = 26061
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2702.070 ; gain = 0.000 ; free physical = 16392 ; free virtual = 26052

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f45b2658

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2882.953 ; gain = 180.883 ; free physical = 15950 ; free virtual = 25610

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10a92680e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3064.859 ; gain = 0.000 ; free physical = 15841 ; free virtual = 25501
INFO: [Opt 31-389] Phase Retarget created 26 cells and removed 72 cells
INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 15 inverter(s) to 40 load pin(s).
Phase 2 Constant propagation | Checksum: 11201bcc4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3064.859 ; gain = 0.000 ; free physical = 15841 ; free virtual = 25501
INFO: [Opt 31-389] Phase Constant propagation created 1208 cells and removed 3151 cells
INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14c6db1d5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3064.859 ; gain = 0.000 ; free physical = 15840 ; free virtual = 25500
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 405 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14c6db1d5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3064.859 ; gain = 0.000 ; free physical = 15840 ; free virtual = 25500
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14c6db1d5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3064.859 ; gain = 0.000 ; free physical = 15840 ; free virtual = 25500
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14c6db1d5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3064.859 ; gain = 0.000 ; free physical = 15840 ; free virtual = 25500
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              26  |              72  |                                             24  |
|  Constant propagation         |            1208  |            3151  |                                             24  |
|  Sweep                        |               0  |             405  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3064.859 ; gain = 0.000 ; free physical = 15839 ; free virtual = 25499
Ending Logic Optimization Task | Checksum: 1729d7774

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3064.859 ; gain = 0.000 ; free physical = 15839 ; free virtual = 25499

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 5 BRAM(s) out of a total of 94 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 11 WE to EN ports
Number of BRAM Ports augmented: 45 newly gated: 19 Total Ports: 188
Number of Flops added for Enable Generation: 12

Ending PowerOpt Patch Enables Task | Checksum: 17a3aa9d3

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15755 ; free virtual = 25416
Ending Power Optimization Task | Checksum: 17a3aa9d3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3600.789 ; gain = 535.930 ; free physical = 15802 ; free virtual = 25462

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 17216319c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15807 ; free virtual = 25467
Ending Final Cleanup Task | Checksum: 17216319c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15807 ; free virtual = 25467

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15807 ; free virtual = 25467
Ending Netlist Obfuscation Task | Checksum: 17216319c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15807 ; free virtual = 25467
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3600.789 ; gain = 898.719 ; free physical = 15807 ; free virtual = 25467
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15803 ; free virtual = 25466
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15759 ; free virtual = 25435
INFO: [runtcl-4] Executing : report_drc -file nn_wrapper_drc_opted.rpt -pb nn_wrapper_drc_opted.pb -rpx nn_wrapper_drc_opted.rpx
Command: report_drc -file nn_wrapper_drc_opted.rpt -pb nn_wrapper_drc_opted.pb -rpx nn_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[4] (net: nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[5] (net: nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6] (net: nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7] (net: nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[4] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[5] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15622 ; free virtual = 25297
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a3fba34b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15622 ; free virtual = 25297
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15622 ; free virtual = 25297

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3abe88d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15660 ; free virtual = 25336

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: da56f725

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15631 ; free virtual = 25307

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: da56f725

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15631 ; free virtual = 25307
Phase 1 Placer Initialization | Checksum: da56f725

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15629 ; free virtual = 25305

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f725da88

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15587 ; free virtual = 25263

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 553ee795

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15597 ; free virtual = 25271

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 69 LUTNM shape to break, 1556 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 22, two critical 47, total 69, new lutff created 12
INFO: [Physopt 32-775] End 1 Pass. Optimized 591 nets or cells. Created 69 new cells, deleted 522 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15582 ; free virtual = 25253

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           69  |            522  |                   591  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           69  |            522  |                   591  |           0  |           8  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1c242bb11

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15581 ; free virtual = 25252
Phase 2.3 Global Placement Core | Checksum: 1e1bf09b2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:26 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15576 ; free virtual = 25246
Phase 2 Global Placement | Checksum: 1e1bf09b2

Time (s): cpu = 00:01:12 ; elapsed = 00:00:26 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15587 ; free virtual = 25258

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 164ff6bc1

Time (s): cpu = 00:01:17 ; elapsed = 00:00:27 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15585 ; free virtual = 25256

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 164caba05

Time (s): cpu = 00:01:24 ; elapsed = 00:00:29 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15584 ; free virtual = 25254

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ad71a141

Time (s): cpu = 00:01:25 ; elapsed = 00:00:30 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15584 ; free virtual = 25254

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16db3ce00

Time (s): cpu = 00:01:25 ; elapsed = 00:00:30 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15584 ; free virtual = 25254

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 17bb484bb

Time (s): cpu = 00:01:31 ; elapsed = 00:00:31 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15577 ; free virtual = 25247

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: e9fcce43

Time (s): cpu = 00:01:39 ; elapsed = 00:00:38 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15556 ; free virtual = 25226

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: b3edb67c

Time (s): cpu = 00:01:40 ; elapsed = 00:00:39 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15558 ; free virtual = 25228

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 24e89cb8d

Time (s): cpu = 00:01:40 ; elapsed = 00:00:39 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15558 ; free virtual = 25228

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2004a2356

Time (s): cpu = 00:01:52 ; elapsed = 00:00:42 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15546 ; free virtual = 25216
Phase 3 Detail Placement | Checksum: 2004a2356

Time (s): cpu = 00:01:52 ; elapsed = 00:00:43 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15546 ; free virtual = 25216

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24c6155b8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.669 | TNS=-373.427 |
Phase 1 Physical Synthesis Initialization | Checksum: 28107b23d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15531 ; free virtual = 25201
INFO: [Place 46-33] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 22fd105c6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15530 ; free virtual = 25200
Phase 4.1.1.1 BUFG Insertion | Checksum: 24c6155b8

Time (s): cpu = 00:02:08 ; elapsed = 00:00:47 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15531 ; free virtual = 25201
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.398. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:02:25 ; elapsed = 00:01:04 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15534 ; free virtual = 25204
Phase 4.1 Post Commit Optimization | Checksum: 1f7f14a6b

Time (s): cpu = 00:02:26 ; elapsed = 00:01:04 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15534 ; free virtual = 25204

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f7f14a6b

Time (s): cpu = 00:02:26 ; elapsed = 00:01:04 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15535 ; free virtual = 25205

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f7f14a6b

Time (s): cpu = 00:02:26 ; elapsed = 00:01:04 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15535 ; free virtual = 25205
Phase 4.3 Placer Reporting | Checksum: 1f7f14a6b

Time (s): cpu = 00:02:27 ; elapsed = 00:01:05 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15535 ; free virtual = 25205

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15535 ; free virtual = 25205

Time (s): cpu = 00:02:27 ; elapsed = 00:01:05 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15535 ; free virtual = 25205
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21899b3a3

Time (s): cpu = 00:02:27 ; elapsed = 00:01:05 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15535 ; free virtual = 25205
Ending Placer Task | Checksum: 1cf403618

Time (s): cpu = 00:02:27 ; elapsed = 00:01:05 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15535 ; free virtual = 25205
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:29 ; elapsed = 00:01:06 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15582 ; free virtual = 25253
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15494 ; free virtual = 25228
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15562 ; free virtual = 25249
INFO: [runtcl-4] Executing : report_io -file nn_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15550 ; free virtual = 25237
INFO: [runtcl-4] Executing : report_utilization -file nn_wrapper_utilization_placed.rpt -pb nn_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file nn_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15557 ; free virtual = 25243
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15529 ; free virtual = 25216

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.398 | TNS=-22.696 |
Phase 1 Physical Synthesis Initialization | Checksum: 14bc9e506

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15508 ; free virtual = 25195
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.398 | TNS=-22.696 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 14bc9e506

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15507 ; free virtual = 25194

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.398 | TNS=-22.696 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[4].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[4]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.398 | TNS=-22.394 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[5].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[5]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.398 | TNS=-22.092 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[6].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[6]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.398 | TNS=-21.790 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[7].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[7]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.377 | TNS=-21.488 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[28].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[28]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.377 | TNS=-21.347 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[29].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[29]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.377 | TNS=-21.206 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[30].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[30]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.377 | TNS=-21.065 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[31].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[31]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.314 | TNS=-20.924 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[0].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf_reg[0]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.314 | TNS=-20.666 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[1].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf_reg[1]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.314 | TNS=-20.408 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[2].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf_reg[2]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.314 | TNS=-20.150 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[3].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf_reg[3]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.314 | TNS=-19.892 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[4].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf_reg[4]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.314 | TNS=-19.722 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[5].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf_reg[5]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.314 | TNS=-19.552 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[6].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf_reg[6]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.309 | TNS=-19.382 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[7].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf_reg[7]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.309 | TNS=-19.199 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[8].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf_reg[8]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.309 | TNS=-19.016 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[9].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf_reg[9]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.299 | TNS=-18.854 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[1].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[1]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.299 | TNS=-18.792 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[2].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[2]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.299 | TNS=-18.730 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[3].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[3]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.260 | TNS=-18.668 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[17].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/end_addr_buf_reg[29]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.260 | TNS=-18.555 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[18].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/end_addr_buf_reg[30]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.260 | TNS=-18.442 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[19].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/end_addr_buf_reg[31]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.256 | TNS=-18.329 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[10].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[10]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.256 | TNS=-18.310 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[11].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[11]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.256 | TNS=-18.300 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[8].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[8]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.256 | TNS=-18.290 |
INFO: [Physopt 32-663] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[9].  Re-placed instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[9]
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.246 | TNS=-18.280 |
INFO: [Physopt 32-662] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[11].  Did not re-place instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg[11]
INFO: [Physopt 32-702] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_7_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0].  Did not re-place instance nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/align_len[31]_i_2
INFO: [Physopt 32-735] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.232 | TNS=-12.066 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[4].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg[4]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.232 | TNS=-11.834 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[5].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg[5]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.232 | TNS=-11.602 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[6].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg[6]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.232 | TNS=-11.370 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[7].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg[7]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.229 | TNS=-11.137 |
INFO: [Physopt 32-663] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[1].  Re-placed instance nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[1]
INFO: [Physopt 32-735] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.229 | TNS=-10.908 |
INFO: [Physopt 32-663] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[2].  Re-placed instance nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[2]
INFO: [Physopt 32-735] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.229 | TNS=-10.679 |
INFO: [Physopt 32-663] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[3].  Re-placed instance nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[3]
INFO: [Physopt 32-735] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.211 | TNS=-10.450 |
INFO: [Physopt 32-663] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[24].  Re-placed instance nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[24]
INFO: [Physopt 32-735] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.211 | TNS=-10.239 |
INFO: [Physopt 32-663] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[25].  Re-placed instance nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[25]
INFO: [Physopt 32-735] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.211 | TNS=-10.097 |
INFO: [Physopt 32-663] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[26].  Re-placed instance nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[26]
INFO: [Physopt 32-735] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.211 | TNS=-9.955 |
INFO: [Physopt 32-663] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[27].  Re-placed instance nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[27]
INFO: [Physopt 32-735] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.211 | TNS=-9.813 |
INFO: [Physopt 32-663] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[28].  Re-placed instance nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[28]
INFO: [Physopt 32-735] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.211 | TNS=-9.671 |
INFO: [Physopt 32-663] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[29].  Re-placed instance nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[29]
INFO: [Physopt 32-735] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.211 | TNS=-9.529 |
INFO: [Physopt 32-663] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[30].  Re-placed instance nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[30]
INFO: [Physopt 32-735] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.211 | TNS=-9.387 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.211 | TNS=-9.387 |
Phase 3 Critical Path Optimization | Checksum: 14bc9e506

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15506 ; free virtual = 25193

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.211 | TNS=-9.387 |
INFO: [Physopt 32-663] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[31].  Re-placed instance nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[31]
INFO: [Physopt 32-735] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.184 | TNS=-9.245 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[10].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg[10]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.184 | TNS=-9.098 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[11].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg[11]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.184 | TNS=-8.951 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[8].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg[8]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.184 | TNS=-8.808 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[9].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg[9]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.161 | TNS=-8.665 |
INFO: [Physopt 32-702] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/p_0_out_carry_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/buff_wdata/S[0].  Did not re-place instance nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_0_out_carry_i_5__0
INFO: [Physopt 32-702] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/buff_wdata/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/buff_wdata/pop.  Did not re-place instance nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/buff_wdata/dout_buf[17]_i_1
INFO: [Physopt 32-710] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/buff_wdata/S[0]. Critical path length was reduced through logic transformation on cell nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_0_out_carry_i_5__0_comp.
INFO: [Physopt 32-735] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/buff_wdata/pop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.151 | TNS=-8.371 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[13].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/end_addr_buf_reg[25]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.151 | TNS=-8.220 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[14].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/end_addr_buf_reg[26]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.151 | TNS=-8.068 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[15].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/end_addr_buf_reg[27]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.151 | TNS=-7.917 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[16].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/end_addr_buf_reg[28]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.147 | TNS=-7.766 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[9].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf_reg[9]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/beat_len_buf[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.147 | TNS=-7.620 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[9].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/end_addr_buf_reg[21]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.147 | TNS=-7.474 |
INFO: [Physopt 32-662] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[10].  Did not re-place instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/end_addr_buf_reg[22]
INFO: [Physopt 32-702] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/p_0_in0_in[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/p_43_in.  Did not re-place instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/sect_len_buf[9]_i_1
INFO: [Physopt 32-710] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/next_wreq. Critical path length was reduced through logic transformation on cell nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/fifo_wreq_valid_buf_i_1_comp.
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/p_43_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.139 | TNS=-4.315 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[20].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg[20]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.139 | TNS=-4.209 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[21].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg[21]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.139 | TNS=-4.103 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[22].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg[22]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.139 | TNS=-3.997 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[23].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg[23]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.105 | TNS=-3.891 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[1].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg[1]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.105 | TNS=-3.827 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[2].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg[2]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.105 | TNS=-3.763 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[3].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg[3]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.090 | TNS=-3.700 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[12].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg[12]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.090 | TNS=-3.652 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[13].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg[13]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.090 | TNS=-3.604 |
INFO: [Physopt 32-663] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[14].  Re-placed instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg[14]
INFO: [Physopt 32-735] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.090 | TNS=-3.556 |
INFO: [Physopt 32-662] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[15].  Did not re-place instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg[15]
INFO: [Physopt 32-702] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_4_[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nn_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0].  Did not re-place instance nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/align_len[31]_i_2
INFO: [Physopt 32-702] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/wreq_throttle/could_multi_bursts.next_loop.  Did not re-place instance nn_i/InputLayer_0/inst/gmem_m_axi_U/wreq_throttle/could_multi_bursts.awaddr_buf[31]_i_1
INFO: [Physopt 32-702] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/wreq_throttle/could_multi_bursts.next_loop. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/wreq_throttle/could_multi_bursts.awaddr_buf[31]_i_3_n_4.  Did not re-place instance nn_i/InputLayer_0/inst/gmem_m_axi_U/wreq_throttle/could_multi_bursts.awaddr_buf[31]_i_3
INFO: [Physopt 32-702] Processed net nn_i/InputLayer_0/inst/gmem_m_axi_U/wreq_throttle/could_multi_bursts.awaddr_buf[31]_i_3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net nn_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready.  Re-placed instance nn_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0
INFO: [Physopt 32-735] Processed net nn_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.088 | TNS=-3.256 |
INFO: [Physopt 32-663] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[4].  Re-placed instance nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[4]
INFO: [Physopt 32-735] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.088 | TNS=-3.237 |
INFO: [Physopt 32-663] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[5].  Re-placed instance nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[5]
INFO: [Physopt 32-735] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.088 | TNS=-3.227 |
INFO: [Physopt 32-663] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[6].  Re-placed instance nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg[6]
INFO: [Physopt 32-735] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_9_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.088 | TNS=-3.217 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.088 | TNS=-3.217 |
Phase 4 Critical Path Optimization | Checksum: 14bc9e506

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15505 ; free virtual = 25192
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15506 ; free virtual = 25193
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.088 | TNS=-3.217 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.310  |         19.479  |            0  |              0  |                    70  |           0  |           2  |  00:00:03  |
|  Total          |          0.310  |         19.479  |            0  |              0  |                    70  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15506 ; free virtual = 25193
Ending Physical Synthesis Task | Checksum: 19a282673

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15506 ; free virtual = 25193
INFO: [Common 17-83] Releasing license: Implementation
354 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15527 ; free virtual = 25215
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15447 ; free virtual = 25195
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15510 ; free virtual = 25213
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: faacab2e ConstDB: 0 ShapeSum: 46dd5464 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 694721a5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15381 ; free virtual = 25084
Post Restoration Checksum: NetGraph: 508b4e03 NumContArr: 18bbd3a2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 694721a5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15389 ; free virtual = 25092

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 694721a5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15351 ; free virtual = 25055

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 694721a5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15351 ; free virtual = 25055
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b8a6a760

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15323 ; free virtual = 25026
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.287  | TNS=0.000  | WHS=-0.291 | THS=-360.845|

Phase 2 Router Initialization | Checksum: 6d6661ee

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15316 ; free virtual = 25019

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 43773
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 43772
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 6d6661ee

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 3600.789 ; gain = 0.000 ; free physical = 15318 ; free virtual = 25021
Phase 3 Initial Routing | Checksum: 9548e192

Time (s): cpu = 00:01:10 ; elapsed = 00:00:24 . Memory (MB): peak = 3698.777 ; gain = 97.988 ; free physical = 15307 ; free virtual = 25010

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2705
 Number of Nodes with overlaps = 332
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.111 | TNS=-0.111 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 218bccc81

Time (s): cpu = 00:01:46 ; elapsed = 00:00:44 . Memory (MB): peak = 3698.777 ; gain = 97.988 ; free physical = 15307 ; free virtual = 25010

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.221 | TNS=-6.246 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19171d677

Time (s): cpu = 00:01:51 ; elapsed = 00:00:48 . Memory (MB): peak = 3698.777 ; gain = 97.988 ; free physical = 15311 ; free virtual = 25014
Phase 4 Rip-up And Reroute | Checksum: 19171d677

Time (s): cpu = 00:01:51 ; elapsed = 00:00:48 . Memory (MB): peak = 3698.777 ; gain = 97.988 ; free physical = 15311 ; free virtual = 25014

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1850ac71f

Time (s): cpu = 00:01:54 ; elapsed = 00:00:49 . Memory (MB): peak = 3698.777 ; gain = 97.988 ; free physical = 15311 ; free virtual = 25015
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.111 | TNS=-0.111 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 28261f829

Time (s): cpu = 00:01:55 ; elapsed = 00:00:49 . Memory (MB): peak = 3698.777 ; gain = 97.988 ; free physical = 15309 ; free virtual = 25013

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 28261f829

Time (s): cpu = 00:01:55 ; elapsed = 00:00:49 . Memory (MB): peak = 3698.777 ; gain = 97.988 ; free physical = 15309 ; free virtual = 25013
Phase 5 Delay and Skew Optimization | Checksum: 28261f829

Time (s): cpu = 00:01:55 ; elapsed = 00:00:49 . Memory (MB): peak = 3698.777 ; gain = 97.988 ; free physical = 15309 ; free virtual = 25013

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bd5eb640

Time (s): cpu = 00:01:59 ; elapsed = 00:00:51 . Memory (MB): peak = 3698.777 ; gain = 97.988 ; free physical = 15309 ; free virtual = 25012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.027 | TNS=-0.027 | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 27ad7d134

Time (s): cpu = 00:01:59 ; elapsed = 00:00:51 . Memory (MB): peak = 3698.777 ; gain = 97.988 ; free physical = 15309 ; free virtual = 25012
Phase 6 Post Hold Fix | Checksum: 27ad7d134

Time (s): cpu = 00:01:59 ; elapsed = 00:00:51 . Memory (MB): peak = 3698.777 ; gain = 97.988 ; free physical = 15309 ; free virtual = 25012

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.0813 %
  Global Horizontal Routing Utilization  = 14.6925 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 90.991%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X19Y52 -> INT_R_X19Y52
South Dir 2x2 Area, Max Cong = 86.2613%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y48 -> INT_R_X19Y49
   INT_L_X18Y46 -> INT_R_X19Y47
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X19Y44 -> INT_R_X19Y44
West Dir 2x2 Area, Max Cong = 87.1324%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y48 -> INT_R_X19Y49
   INT_L_X20Y48 -> INT_R_X21Y49

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 0.5625
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.6 Sparse Ratio: 0.5

Phase 7 Route finalize | Checksum: 22554df54

Time (s): cpu = 00:01:59 ; elapsed = 00:00:51 . Memory (MB): peak = 3698.777 ; gain = 97.988 ; free physical = 15309 ; free virtual = 25012

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22554df54

Time (s): cpu = 00:01:59 ; elapsed = 00:00:51 . Memory (MB): peak = 3698.777 ; gain = 97.988 ; free physical = 15308 ; free virtual = 25012

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f942babe

Time (s): cpu = 00:02:02 ; elapsed = 00:00:53 . Memory (MB): peak = 3730.793 ; gain = 130.004 ; free physical = 15306 ; free virtual = 25010

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.027 | TNS=-0.027 | WHS=0.014  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f942babe

Time (s): cpu = 00:02:02 ; elapsed = 00:00:53 . Memory (MB): peak = 3730.793 ; gain = 130.004 ; free physical = 15307 ; free virtual = 25010
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:02 ; elapsed = 00:00:53 . Memory (MB): peak = 3730.793 ; gain = 130.004 ; free physical = 15368 ; free virtual = 25071

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
372 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:16 ; elapsed = 00:00:57 . Memory (MB): peak = 3730.793 ; gain = 130.004 ; free physical = 15368 ; free virtual = 25071
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3730.793 ; gain = 0.000 ; free physical = 15269 ; free virtual = 25048
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3730.793 ; gain = 0.000 ; free physical = 15347 ; free virtual = 25069
INFO: [runtcl-4] Executing : report_drc -file nn_wrapper_drc_routed.rpt -pb nn_wrapper_drc_routed.pb -rpx nn_wrapper_drc_routed.rpx
Command: report_drc -file nn_wrapper_drc_routed.rpt -pb nn_wrapper_drc_routed.pb -rpx nn_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file nn_wrapper_methodology_drc_routed.rpt -pb nn_wrapper_methodology_drc_routed.pb -rpx nn_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file nn_wrapper_methodology_drc_routed.rpt -pb nn_wrapper_methodology_drc_routed.pb -rpx nn_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file nn_wrapper_power_routed.rpt -pb nn_wrapper_power_summary_routed.pb -rpx nn_wrapper_power_routed.rpx
Command: report_power -file nn_wrapper_power_routed.rpt -pb nn_wrapper_power_summary_routed.pb -rpx nn_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
384 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file nn_wrapper_route_status.rpt -pb nn_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file nn_wrapper_timing_summary_routed.rpt -pb nn_wrapper_timing_summary_routed.pb -rpx nn_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file nn_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file nn_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file nn_wrapper_bus_skew_routed.rpt -pb nn_wrapper_bus_skew_routed.pb -rpx nn_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat May 21 14:58:25 2022...
