#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* TX */
TX__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
TX__0__MASK EQU 0x01
TX__0__PC EQU CYREG_PRT5_PC0
TX__0__PORT EQU 5
TX__0__SHIFT EQU 0
TX__AG EQU CYREG_PRT5_AG
TX__AMUX EQU CYREG_PRT5_AMUX
TX__BIE EQU CYREG_PRT5_BIE
TX__BIT_MASK EQU CYREG_PRT5_BIT_MASK
TX__BYP EQU CYREG_PRT5_BYP
TX__CTL EQU CYREG_PRT5_CTL
TX__DM0 EQU CYREG_PRT5_DM0
TX__DM1 EQU CYREG_PRT5_DM1
TX__DM2 EQU CYREG_PRT5_DM2
TX__DR EQU CYREG_PRT5_DR
TX__INP_DIS EQU CYREG_PRT5_INP_DIS
TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
TX__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
TX__LCD_EN EQU CYREG_PRT5_LCD_EN
TX__MASK EQU 0x01
TX__PORT EQU 5
TX__PRT EQU CYREG_PRT5_PRT
TX__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
TX__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
TX__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
TX__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
TX__PS EQU CYREG_PRT5_PS
TX__SHIFT EQU 0
TX__SLW EQU CYREG_PRT5_SLW

/* WS */
WS__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
WS__0__MASK EQU 0x04
WS__0__PC EQU CYREG_PRT4_PC2
WS__0__PORT EQU 4
WS__0__SHIFT EQU 2
WS__AG EQU CYREG_PRT4_AG
WS__AMUX EQU CYREG_PRT4_AMUX
WS__BIE EQU CYREG_PRT4_BIE
WS__BIT_MASK EQU CYREG_PRT4_BIT_MASK
WS__BYP EQU CYREG_PRT4_BYP
WS__CTL EQU CYREG_PRT4_CTL
WS__DM0 EQU CYREG_PRT4_DM0
WS__DM1 EQU CYREG_PRT4_DM1
WS__DM2 EQU CYREG_PRT4_DM2
WS__DR EQU CYREG_PRT4_DR
WS__INP_DIS EQU CYREG_PRT4_INP_DIS
WS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
WS__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
WS__LCD_EN EQU CYREG_PRT4_LCD_EN
WS__MASK EQU 0x04
WS__PORT EQU 4
WS__PRT EQU CYREG_PRT4_PRT
WS__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
WS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
WS__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
WS__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
WS__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
WS__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
WS__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
WS__PS EQU CYREG_PRT4_PS
WS__SHIFT EQU 2
WS__SLW EQU CYREG_PRT4_SLW

/* WS_1 */
WS_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
WS_1__0__MASK EQU 0x10
WS_1__0__PC EQU CYREG_PRT4_PC4
WS_1__0__PORT EQU 4
WS_1__0__SHIFT EQU 4
WS_1__AG EQU CYREG_PRT4_AG
WS_1__AMUX EQU CYREG_PRT4_AMUX
WS_1__BIE EQU CYREG_PRT4_BIE
WS_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
WS_1__BYP EQU CYREG_PRT4_BYP
WS_1__CTL EQU CYREG_PRT4_CTL
WS_1__DM0 EQU CYREG_PRT4_DM0
WS_1__DM1 EQU CYREG_PRT4_DM1
WS_1__DM2 EQU CYREG_PRT4_DM2
WS_1__DR EQU CYREG_PRT4_DR
WS_1__INP_DIS EQU CYREG_PRT4_INP_DIS
WS_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
WS_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
WS_1__LCD_EN EQU CYREG_PRT4_LCD_EN
WS_1__MASK EQU 0x10
WS_1__PORT EQU 4
WS_1__PRT EQU CYREG_PRT4_PRT
WS_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
WS_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
WS_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
WS_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
WS_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
WS_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
WS_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
WS_1__PS EQU CYREG_PRT4_PS
WS_1__SHIFT EQU 4
WS_1__SLW EQU CYREG_PRT4_SLW

/* I2S_1_bI2S */
I2S_1_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
I2S_1_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
I2S_1_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
I2S_1_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
I2S_1_bI2S_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
I2S_1_bI2S_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
I2S_1_bI2S_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
I2S_1_bI2S_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
I2S_1_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
I2S_1_bI2S_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
I2S_1_bI2S_BitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
I2S_1_bI2S_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
I2S_1_bI2S_BitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
I2S_1_bI2S_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
I2S_1_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
I2S_1_bI2S_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
I2S_1_bI2S_BitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
I2S_1_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
I2S_1_bI2S_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
I2S_1_bI2S_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
I2S_1_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
I2S_1_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
I2S_1_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
I2S_1_bI2S_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
I2S_1_bI2S_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
I2S_1_bI2S_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
I2S_1_bI2S_CtlReg__1__MASK EQU 0x02
I2S_1_bI2S_CtlReg__1__POS EQU 1
I2S_1_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
I2S_1_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
I2S_1_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
I2S_1_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
I2S_1_bI2S_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
I2S_1_bI2S_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
I2S_1_bI2S_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
I2S_1_bI2S_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
I2S_1_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
I2S_1_bI2S_CtlReg__2__MASK EQU 0x04
I2S_1_bI2S_CtlReg__2__POS EQU 2
I2S_1_bI2S_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
I2S_1_bI2S_CtlReg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
I2S_1_bI2S_CtlReg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
I2S_1_bI2S_CtlReg__COUNT_REG EQU CYREG_B0_UDB04_CTL
I2S_1_bI2S_CtlReg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
I2S_1_bI2S_CtlReg__MASK EQU 0x06
I2S_1_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
I2S_1_bI2S_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
I2S_1_bI2S_CtlReg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
I2S_1_bI2S_Rx_CH_0__dpRx_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
I2S_1_bI2S_Rx_CH_0__dpRx_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
I2S_1_bI2S_Rx_CH_0__dpRx_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
I2S_1_bI2S_Rx_CH_0__dpRx_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
I2S_1_bI2S_Rx_CH_0__dpRx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
I2S_1_bI2S_Rx_CH_0__dpRx_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
I2S_1_bI2S_Rx_CH_0__dpRx_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
I2S_1_bI2S_Rx_CH_0__dpRx_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
I2S_1_bI2S_Rx_CH_0__dpRx_u0__A0_REG EQU CYREG_B0_UDB03_A0
I2S_1_bI2S_Rx_CH_0__dpRx_u0__A1_REG EQU CYREG_B0_UDB03_A1
I2S_1_bI2S_Rx_CH_0__dpRx_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
I2S_1_bI2S_Rx_CH_0__dpRx_u0__D0_REG EQU CYREG_B0_UDB03_D0
I2S_1_bI2S_Rx_CH_0__dpRx_u0__D1_REG EQU CYREG_B0_UDB03_D1
I2S_1_bI2S_Rx_CH_0__dpRx_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
I2S_1_bI2S_Rx_CH_0__dpRx_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
I2S_1_bI2S_Rx_CH_0__dpRx_u0__F0_REG EQU CYREG_B0_UDB03_F0
I2S_1_bI2S_Rx_CH_0__dpRx_u0__F1_REG EQU CYREG_B0_UDB03_F1
I2S_1_bI2S_Rx_CH_0__dpRx_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
I2S_1_bI2S_Rx_CH_0__dpRx_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
I2S_1_bI2S_Rx_STS_0__Sts__0__MASK EQU 0x01
I2S_1_bI2S_Rx_STS_0__Sts__0__POS EQU 0
I2S_1_bI2S_Rx_STS_0__Sts__1__MASK EQU 0x02
I2S_1_bI2S_Rx_STS_0__Sts__1__POS EQU 1
I2S_1_bI2S_Rx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
I2S_1_bI2S_Rx_STS_0__Sts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
I2S_1_bI2S_Rx_STS_0__Sts__2__MASK EQU 0x04
I2S_1_bI2S_Rx_STS_0__Sts__2__POS EQU 2
I2S_1_bI2S_Rx_STS_0__Sts__MASK EQU 0x07
I2S_1_bI2S_Rx_STS_0__Sts__MASK_REG EQU CYREG_B0_UDB02_MSK
I2S_1_bI2S_Rx_STS_0__Sts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
I2S_1_bI2S_Rx_STS_0__Sts__STATUS_REG EQU CYREG_B0_UDB02_ST

/* I2S_bI2S */
I2S_bI2S_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
I2S_bI2S_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
I2S_bI2S_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
I2S_bI2S_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
I2S_bI2S_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
I2S_bI2S_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
I2S_bI2S_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
I2S_bI2S_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
I2S_bI2S_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
I2S_bI2S_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
I2S_bI2S_BitCounter__CONTROL_REG EQU CYREG_B0_UDB00_CTL
I2S_bI2S_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
I2S_bI2S_BitCounter__COUNT_REG EQU CYREG_B0_UDB00_CTL
I2S_bI2S_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
I2S_bI2S_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
I2S_bI2S_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
I2S_bI2S_BitCounter__PERIOD_REG EQU CYREG_B0_UDB00_MSK
I2S_bI2S_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
I2S_bI2S_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
I2S_bI2S_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB00_MSK
I2S_bI2S_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
I2S_bI2S_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
I2S_bI2S_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
I2S_bI2S_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
I2S_bI2S_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
I2S_bI2S_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB00_ST
I2S_bI2S_CtlReg__0__MASK EQU 0x01
I2S_bI2S_CtlReg__0__POS EQU 0
I2S_bI2S_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
I2S_bI2S_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
I2S_bI2S_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
I2S_bI2S_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
I2S_bI2S_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
I2S_bI2S_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
I2S_bI2S_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
I2S_bI2S_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
I2S_bI2S_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
I2S_bI2S_CtlReg__2__MASK EQU 0x04
I2S_bI2S_CtlReg__2__POS EQU 2
I2S_bI2S_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
I2S_bI2S_CtlReg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
I2S_bI2S_CtlReg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
I2S_bI2S_CtlReg__COUNT_REG EQU CYREG_B0_UDB01_CTL
I2S_bI2S_CtlReg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
I2S_bI2S_CtlReg__MASK EQU 0x05
I2S_bI2S_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
I2S_bI2S_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
I2S_bI2S_CtlReg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
I2S_bI2S_Tx_CH_0__dpTx_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
I2S_bI2S_Tx_CH_0__dpTx_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
I2S_bI2S_Tx_CH_0__dpTx_u0__A0_REG EQU CYREG_B0_UDB01_A0
I2S_bI2S_Tx_CH_0__dpTx_u0__A1_REG EQU CYREG_B0_UDB01_A1
I2S_bI2S_Tx_CH_0__dpTx_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
I2S_bI2S_Tx_CH_0__dpTx_u0__D0_REG EQU CYREG_B0_UDB01_D0
I2S_bI2S_Tx_CH_0__dpTx_u0__D1_REG EQU CYREG_B0_UDB01_D1
I2S_bI2S_Tx_CH_0__dpTx_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
I2S_bI2S_Tx_CH_0__dpTx_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
I2S_bI2S_Tx_CH_0__dpTx_u0__F0_REG EQU CYREG_B0_UDB01_F0
I2S_bI2S_Tx_CH_0__dpTx_u0__F1_REG EQU CYREG_B0_UDB01_F1
I2S_bI2S_Tx_CH_0__dpTx_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
I2S_bI2S_Tx_CH_0__dpTx_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
I2S_bI2S_Tx_STS_0__Sts__0__MASK EQU 0x01
I2S_bI2S_Tx_STS_0__Sts__0__POS EQU 0
I2S_bI2S_Tx_STS_0__Sts__1__MASK EQU 0x02
I2S_bI2S_Tx_STS_0__Sts__1__POS EQU 1
I2S_bI2S_Tx_STS_0__Sts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
I2S_bI2S_Tx_STS_0__Sts__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
I2S_bI2S_Tx_STS_0__Sts__2__MASK EQU 0x04
I2S_bI2S_Tx_STS_0__Sts__2__POS EQU 2
I2S_bI2S_Tx_STS_0__Sts__MASK EQU 0x07
I2S_bI2S_Tx_STS_0__Sts__MASK_REG EQU CYREG_B0_UDB01_MSK
I2S_bI2S_Tx_STS_0__Sts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
I2S_bI2S_Tx_STS_0__Sts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
I2S_bI2S_Tx_STS_0__Sts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
I2S_bI2S_Tx_STS_0__Sts__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
I2S_bI2S_Tx_STS_0__Sts__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
I2S_bI2S_Tx_STS_0__Sts__STATUS_REG EQU CYREG_B0_UDB01_ST

/* I2S_Clock */
I2S_Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
I2S_Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
I2S_Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
I2S_Clock__CFG2_SRC_SEL_MASK EQU 0x07
I2S_Clock__INDEX EQU 0x00
I2S_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2S_Clock__PM_ACT_MSK EQU 0x01
I2S_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2S_Clock__PM_STBY_MSK EQU 0x01

/* SCK */
SCK__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
SCK__0__MASK EQU 0x01
SCK__0__PC EQU CYREG_PRT4_PC0
SCK__0__PORT EQU 4
SCK__0__SHIFT EQU 0
SCK__AG EQU CYREG_PRT4_AG
SCK__AMUX EQU CYREG_PRT4_AMUX
SCK__BIE EQU CYREG_PRT4_BIE
SCK__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SCK__BYP EQU CYREG_PRT4_BYP
SCK__CTL EQU CYREG_PRT4_CTL
SCK__DM0 EQU CYREG_PRT4_DM0
SCK__DM1 EQU CYREG_PRT4_DM1
SCK__DM2 EQU CYREG_PRT4_DM2
SCK__DR EQU CYREG_PRT4_DR
SCK__INP_DIS EQU CYREG_PRT4_INP_DIS
SCK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SCK__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SCK__LCD_EN EQU CYREG_PRT4_LCD_EN
SCK__MASK EQU 0x01
SCK__PORT EQU 4
SCK__PRT EQU CYREG_PRT4_PRT
SCK__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SCK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SCK__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SCK__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SCK__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SCK__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SCK__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SCK__PS EQU CYREG_PRT4_PS
SCK__SHIFT EQU 0
SCK__SLW EQU CYREG_PRT4_SLW

/* SCK_1 */
SCK_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
SCK_1__0__MASK EQU 0x08
SCK_1__0__PC EQU CYREG_PRT4_PC3
SCK_1__0__PORT EQU 4
SCK_1__0__SHIFT EQU 3
SCK_1__AG EQU CYREG_PRT4_AG
SCK_1__AMUX EQU CYREG_PRT4_AMUX
SCK_1__BIE EQU CYREG_PRT4_BIE
SCK_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SCK_1__BYP EQU CYREG_PRT4_BYP
SCK_1__CTL EQU CYREG_PRT4_CTL
SCK_1__DM0 EQU CYREG_PRT4_DM0
SCK_1__DM1 EQU CYREG_PRT4_DM1
SCK_1__DM2 EQU CYREG_PRT4_DM2
SCK_1__DR EQU CYREG_PRT4_DR
SCK_1__INP_DIS EQU CYREG_PRT4_INP_DIS
SCK_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SCK_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SCK_1__LCD_EN EQU CYREG_PRT4_LCD_EN
SCK_1__MASK EQU 0x08
SCK_1__PORT EQU 4
SCK_1__PRT EQU CYREG_PRT4_PRT
SCK_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SCK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SCK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SCK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SCK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SCK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SCK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SCK_1__PS EQU CYREG_PRT4_PS
SCK_1__SHIFT EQU 3
SCK_1__SLW EQU CYREG_PRT4_SLW

/* SDO */
SDO__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
SDO__0__MASK EQU 0x02
SDO__0__PC EQU CYREG_PRT4_PC1
SDO__0__PORT EQU 4
SDO__0__SHIFT EQU 1
SDO__AG EQU CYREG_PRT4_AG
SDO__AMUX EQU CYREG_PRT4_AMUX
SDO__BIE EQU CYREG_PRT4_BIE
SDO__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SDO__BYP EQU CYREG_PRT4_BYP
SDO__CTL EQU CYREG_PRT4_CTL
SDO__DM0 EQU CYREG_PRT4_DM0
SDO__DM1 EQU CYREG_PRT4_DM1
SDO__DM2 EQU CYREG_PRT4_DM2
SDO__DR EQU CYREG_PRT4_DR
SDO__INP_DIS EQU CYREG_PRT4_INP_DIS
SDO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SDO__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SDO__LCD_EN EQU CYREG_PRT4_LCD_EN
SDO__MASK EQU 0x02
SDO__PORT EQU 4
SDO__PRT EQU CYREG_PRT4_PRT
SDO__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SDO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SDO__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SDO__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SDO__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SDO__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SDO__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SDO__PS EQU CYREG_PRT4_PS
SDO__SHIFT EQU 1
SDO__SLW EQU CYREG_PRT4_SLW

/* UART_BUART */
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB05_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB05_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB05_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB05_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB05_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB05_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB05_ST

/* UART_IntClock */
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

/* SDI_1 */
SDI_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
SDI_1__0__MASK EQU 0x20
SDI_1__0__PC EQU CYREG_PRT4_PC5
SDI_1__0__PORT EQU 4
SDI_1__0__SHIFT EQU 5
SDI_1__AG EQU CYREG_PRT4_AG
SDI_1__AMUX EQU CYREG_PRT4_AMUX
SDI_1__BIE EQU CYREG_PRT4_BIE
SDI_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SDI_1__BYP EQU CYREG_PRT4_BYP
SDI_1__CTL EQU CYREG_PRT4_CTL
SDI_1__DM0 EQU CYREG_PRT4_DM0
SDI_1__DM1 EQU CYREG_PRT4_DM1
SDI_1__DM2 EQU CYREG_PRT4_DM2
SDI_1__DR EQU CYREG_PRT4_DR
SDI_1__INP_DIS EQU CYREG_PRT4_INP_DIS
SDI_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SDI_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SDI_1__LCD_EN EQU CYREG_PRT4_LCD_EN
SDI_1__MASK EQU 0x20
SDI_1__PORT EQU 4
SDI_1__PRT EQU CYREG_PRT4_PRT
SDI_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SDI_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SDI_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SDI_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SDI_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SDI_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SDI_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SDI_1__PS EQU CYREG_PRT4_PS
SDI_1__SHIFT EQU 5
SDI_1__SLW EQU CYREG_PRT4_SLW

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x01
isr_1__INTC_NUMBER EQU 0
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* TxDMA_0 */
TxDMA_0__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
TxDMA_0__DRQ_NUMBER EQU 0
TxDMA_0__NUMBEROF_TDS EQU 0
TxDMA_0__PRIORITY EQU 2
TxDMA_0__TERMIN_EN EQU 0
TxDMA_0__TERMIN_SEL EQU 0
TxDMA_0__TERMOUT0_EN EQU 0
TxDMA_0__TERMOUT0_SEL EQU 0
TxDMA_0__TERMOUT1_EN EQU 0
TxDMA_0__TERMOUT1_SEL EQU 0

/* TxDMA_1 */
TxDMA_1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
TxDMA_1__DRQ_NUMBER EQU 1
TxDMA_1__NUMBEROF_TDS EQU 0
TxDMA_1__PRIORITY EQU 2
TxDMA_1__TERMIN_EN EQU 0
TxDMA_1__TERMIN_SEL EQU 0
TxDMA_1__TERMOUT0_EN EQU 0
TxDMA_1__TERMOUT0_SEL EQU 0
TxDMA_1__TERMOUT1_EN EQU 0
TxDMA_1__TERMOUT1_SEL EQU 0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
