(edif todo
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2024 1 24 7 59 3)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure todo.ngc todo.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAM32X1S
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port A4
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAM64X1S
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port A4
              (direction INPUT)
            )
            (port A5
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAM16X1D
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port DPRA0
              (direction INPUT)
            )
            (port DPRA1
              (direction INPUT)
            )
            (port DPRA2
              (direction INPUT)
            )
            (port DPRA3
              (direction INPUT)
            )
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port SPO
              (direction OUTPUT)
            )
            (port DPO
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRSE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDS
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB16_S18
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLK
              (direction INPUT)
            )
            (port EN
              (direction INPUT)
            )
            (port SSR
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port (array (rename ADDR "ADDR<9:0>") 10)
              (direction INPUT))
            (port (array (rename DI "DI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DIP "DIP<1:0>") 2)
              (direction INPUT))
            (port (array (rename DO "DO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DOP "DOP<1:0>") 2)
              (direction OUTPUT))
          )
      )
    )
  )

  (library todo_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell todo
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port reset
              (direction INPUT)
            )
            (port (array (rename leds "leds<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename inputs "inputs<7:0>") 8)
              (direction INPUT))
            (designator "xc3s500e-4-fg320")
            (property TYPE (string "todo") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:leds<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:INPUT:inputs<7:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "todo_todo") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_3_output_v_7 "XLXI_3/output_v_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename XLXI_3_output_v_6 "XLXI_3/output_v_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename XLXI_3_output_v_5 "XLXI_3/output_v_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename XLXI_3_output_v_4 "XLXI_3/output_v_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename XLXI_3_output_v_3 "XLXI_3/output_v_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename XLXI_3_output_v_2 "XLXI_3/output_v_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename XLXI_3_output_v_1 "XLXI_3/output_v_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename XLXI_3_output_v_0 "XLXI_3/output_v_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename XLXI_6_output_v_7 "XLXI_6/output_v_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename XLXI_6_output_v_6 "XLXI_6/output_v_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename XLXI_6_output_v_5 "XLXI_6/output_v_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename XLXI_6_output_v_4 "XLXI_6/output_v_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename XLXI_6_output_v_3 "XLXI_6/output_v_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename XLXI_6_output_v_2 "XLXI_6/output_v_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename XLXI_6_output_v_1 "XLXI_6/output_v_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename XLXI_6_output_v_0 "XLXI_6/output_v_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_count_loop_4__msb_stack_count_count_xor "XLXI_1/stack_count_loop[4].msb_stack_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_count_loop_4__msb_stack_count_count_lut "XLXI_1/stack_count_loop[4].msb_stack_count.count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A999") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_count_loop_3__mid_stack_count_count_xor "XLXI_1/stack_count_loop[3].mid_stack_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_count_loop_3__mid_stack_count_count_muxcy "XLXI_1/stack_count_loop[3].mid_stack_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_count_loop_3__mid_stack_count_count_lut "XLXI_1/stack_count_loop[3].mid_stack_count.count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A999") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_count_loop_2__mid_stack_count_count_xor "XLXI_1/stack_count_loop[2].mid_stack_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_count_loop_2__mid_stack_count_count_muxcy "XLXI_1/stack_count_loop[2].mid_stack_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_count_loop_2__mid_stack_count_count_lut "XLXI_1/stack_count_loop[2].mid_stack_count.count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A999") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_count_loop_1__mid_stack_count_count_xor "XLXI_1/stack_count_loop[1].mid_stack_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_count_loop_1__mid_stack_count_count_muxcy "XLXI_1/stack_count_loop[1].mid_stack_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_count_loop_1__mid_stack_count_count_lut "XLXI_1/stack_count_loop[1].mid_stack_count.count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A999") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_count_loop_0__lsb_stack_count_count_xor "XLXI_1/stack_count_loop[0].lsb_stack_count.count_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_count_loop_0__lsb_stack_count_count_muxcy "XLXI_1/stack_count_loop[0].lsb_stack_count.count_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_count_loop_0__lsb_stack_count_count_lut "XLXI_1/stack_count_loop[0].lsb_stack_count.count_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6555") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_count_inv "XLXI_1/stack_count_inv")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_loop_9__stack_bit "XLXI_1/stack_ram_loop[9].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_loop_8__stack_bit "XLXI_1/stack_ram_loop[8].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_loop_7__stack_bit "XLXI_1/stack_ram_loop[7].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_loop_6__stack_bit "XLXI_1/stack_ram_loop[6].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_loop_5__stack_bit "XLXI_1/stack_ram_loop[5].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_loop_4__stack_bit "XLXI_1/stack_ram_loop[4].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_loop_3__stack_bit "XLXI_1/stack_ram_loop[3].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_loop_2__stack_bit "XLXI_1/stack_ram_loop[2].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_loop_1__stack_bit "XLXI_1/stack_ram_loop[1].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_loop_0__stack_bit "XLXI_1/stack_ram_loop[0].stack_bit")
              (viewRef view_1 (cellRef RAM32X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_inv "XLXI_1/stack_ram_inv")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_read_active_lut "XLXI_1/read_active_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_write_active_lut "XLXI_1/write_active_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_io_decode_lut "XLXI_1/io_decode_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0010") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_7__shift_in_muxf5 "XLXI_1/alu_mux_loop[7].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_7__mux_lut "XLXI_1/alu_mux_loop[7].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_7__or_lut "XLXI_1/alu_mux_loop[7].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_6__shift_in_muxf5 "XLXI_1/alu_mux_loop[6].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_6__mux_lut "XLXI_1/alu_mux_loop[6].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_6__or_lut "XLXI_1/alu_mux_loop[6].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_5__shift_in_muxf5 "XLXI_1/alu_mux_loop[5].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_5__mux_lut "XLXI_1/alu_mux_loop[5].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_5__or_lut "XLXI_1/alu_mux_loop[5].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_4__shift_in_muxf5 "XLXI_1/alu_mux_loop[4].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_4__mux_lut "XLXI_1/alu_mux_loop[4].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_4__or_lut "XLXI_1/alu_mux_loop[4].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_3__shift_in_muxf5 "XLXI_1/alu_mux_loop[3].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_3__mux_lut "XLXI_1/alu_mux_loop[3].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_3__or_lut "XLXI_1/alu_mux_loop[3].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_2__shift_in_muxf5 "XLXI_1/alu_mux_loop[2].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_2__mux_lut "XLXI_1/alu_mux_loop[2].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_2__or_lut "XLXI_1/alu_mux_loop[2].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_1__shift_in_muxf5 "XLXI_1/alu_mux_loop[1].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_1__mux_lut "XLXI_1/alu_mux_loop[1].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_1__or_lut "XLXI_1/alu_mux_loop[1].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_0__shift_in_muxf5 "XLXI_1/alu_mux_loop[0].shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_0__mux_lut "XLXI_1/alu_mux_loop[0].mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_alu_mux_loop_0__or_lut "XLXI_1/alu_mux_loop[0].or_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_input_fetch_type_lut "XLXI_1/input_fetch_type_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0002") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_7__arith_lut "XLXI_1/arith_loop[7].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_7__msb_arith_arith_carry_out_xor "XLXI_1/arith_loop[7].msb_arith.arith_carry_out_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_7__msb_arith_arith_carry_out_lut "XLXI_1/arith_loop[7].msb_arith.arith_carry_out_lut")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_7__msb_arith_arith_xor "XLXI_1/arith_loop[7].msb_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_7__msb_arith_arith_muxcy "XLXI_1/arith_loop[7].msb_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_6__arith_lut "XLXI_1/arith_loop[6].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_6__mid_arith_arith_xor "XLXI_1/arith_loop[6].mid_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_6__mid_arith_arith_muxcy "XLXI_1/arith_loop[6].mid_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_5__arith_lut "XLXI_1/arith_loop[5].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_5__mid_arith_arith_xor "XLXI_1/arith_loop[5].mid_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_5__mid_arith_arith_muxcy "XLXI_1/arith_loop[5].mid_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_4__arith_lut "XLXI_1/arith_loop[4].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_4__mid_arith_arith_xor "XLXI_1/arith_loop[4].mid_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_4__mid_arith_arith_muxcy "XLXI_1/arith_loop[4].mid_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_3__arith_lut "XLXI_1/arith_loop[3].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_3__mid_arith_arith_xor "XLXI_1/arith_loop[3].mid_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_3__mid_arith_arith_muxcy "XLXI_1/arith_loop[3].mid_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_2__arith_lut "XLXI_1/arith_loop[2].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_2__mid_arith_arith_xor "XLXI_1/arith_loop[2].mid_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_2__mid_arith_arith_muxcy "XLXI_1/arith_loop[2].mid_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_1__arith_lut "XLXI_1/arith_loop[1].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_1__mid_arith_arith_xor "XLXI_1/arith_loop[1].mid_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_1__mid_arith_arith_muxcy "XLXI_1/arith_loop[1].mid_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_0__arith_lut "XLXI_1/arith_loop[0].arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_0__lsb_arith_arith_xor "XLXI_1/arith_loop[0].lsb_arith.arith_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_0__lsb_arith_arith_muxcy "XLXI_1/arith_loop[0].lsb_arith.arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_0__lsb_arith_arith_carry_in_muxcy "XLXI_1/arith_loop[0].lsb_arith.arith_carry_in_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_0__lsb_arith_arith_carry_in_lut "XLXI_1/arith_loop[0].lsb_arith.arith_carry_in_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6C") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_sel_arith_lut "XLXI_1/sel_arith_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1F") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_shift_loop_7__msb_shift_shift_mux_lut "XLXI_1/shift_loop[7].msb_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_shift_loop_6__mid_shift_shift_mux_lut "XLXI_1/shift_loop[6].mid_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_shift_loop_5__mid_shift_shift_mux_lut "XLXI_1/shift_loop[5].mid_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_shift_loop_4__mid_shift_shift_mux_lut "XLXI_1/shift_loop[4].mid_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_shift_loop_3__mid_shift_shift_mux_lut "XLXI_1/shift_loop[3].mid_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_shift_loop_2__mid_shift_shift_mux_lut "XLXI_1/shift_loop[2].mid_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_shift_loop_1__mid_shift_shift_mux_lut "XLXI_1/shift_loop[1].mid_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_shift_loop_0__lsb_shift_shift_mux_lut "XLXI_1/shift_loop[0].lsb_shift.shift_mux_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_shift_carry_lut "XLXI_1/shift_carry_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_shift_in_muxf5 "XLXI_1/shift_in_muxf5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_low_shift_in_lut "XLXI_1/low_shift_in_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_high_shift_in_lut "XLXI_1/high_shift_in_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_sel_shift_inv "XLXI_1/sel_shift_inv")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_logical_loop_7__logical_lut "XLXI_1/logical_loop[7].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_logical_loop_6__logical_lut "XLXI_1/logical_loop[6].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_logical_loop_5__logical_lut "XLXI_1/logical_loop[5].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_logical_loop_4__logical_lut "XLXI_1/logical_loop[4].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_logical_loop_3__logical_lut "XLXI_1/logical_loop[3].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_logical_loop_2__logical_lut "XLXI_1/logical_loop[2].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_logical_loop_1__logical_lut "XLXI_1/logical_loop[1].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_logical_loop_0__logical_lut "XLXI_1/logical_loop[0].logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6E8A") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_sel_logical_lut "XLXI_1/sel_logical_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFE2") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_store_loop_7__memory_bit "XLXI_1/store_loop[7].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_store_loop_6__memory_bit "XLXI_1/store_loop[6].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_store_loop_5__memory_bit "XLXI_1/store_loop[5].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_store_loop_4__memory_bit "XLXI_1/store_loop[4].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_store_loop_3__memory_bit "XLXI_1/store_loop[3].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_store_loop_2__memory_bit "XLXI_1/store_loop[2].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_store_loop_1__memory_bit "XLXI_1/store_loop[1].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_store_loop_0__memory_bit "XLXI_1/store_loop[0].memory_bit")
              (viewRef view_1 (cellRef RAM64X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_memory_enable_lut "XLXI_1/memory_enable_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_memory_type_lut "XLXI_1/memory_type_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0400") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_reg_loop_7__operand_select_mux "XLXI_1/reg_loop[7].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_reg_loop_7__register_bit "XLXI_1/reg_loop[7].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_reg_loop_6__operand_select_mux "XLXI_1/reg_loop[6].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_reg_loop_6__register_bit "XLXI_1/reg_loop[6].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_reg_loop_5__operand_select_mux "XLXI_1/reg_loop[5].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_reg_loop_5__register_bit "XLXI_1/reg_loop[5].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_reg_loop_4__operand_select_mux "XLXI_1/reg_loop[4].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_reg_loop_4__register_bit "XLXI_1/reg_loop[4].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_reg_loop_3__operand_select_mux "XLXI_1/reg_loop[3].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_reg_loop_3__register_bit "XLXI_1/reg_loop[3].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_reg_loop_2__operand_select_mux "XLXI_1/reg_loop[2].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_reg_loop_2__register_bit "XLXI_1/reg_loop[2].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_reg_loop_1__operand_select_mux "XLXI_1/reg_loop[1].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_reg_loop_1__register_bit "XLXI_1/reg_loop[1].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_reg_loop_0__operand_select_mux "XLXI_1/reg_loop[0].operand_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_reg_loop_0__register_bit "XLXI_1/reg_loop[0].register_bit")
              (viewRef view_1 (cellRef RAM16X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_register_enable_lut "XLXI_1/register_enable_lut")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_register_type_lut "XLXI_1/register_type_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0145") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_9__pc_msb_carry_pc_value_xor "XLXI_1/pc_loop[9].pc_msb_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_9__pc_msb_carry_pc_vector_xor "XLXI_1/pc_loop[9].pc_msb_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_9__value_select_mux "XLXI_1/pc_loop[9].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_9__vector_select_mux "XLXI_1/pc_loop[9].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_8__pc_mid_carry_pc_value_xor "XLXI_1/pc_loop[8].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_8__pc_mid_carry_pc_value_muxcy "XLXI_1/pc_loop[8].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_8__pc_mid_carry_pc_vector_xor "XLXI_1/pc_loop[8].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_8__pc_mid_carry_pc_vector_muxcy "XLXI_1/pc_loop[8].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_8__value_select_mux "XLXI_1/pc_loop[8].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_8__vector_select_mux "XLXI_1/pc_loop[8].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_7__pc_mid_carry_pc_value_xor "XLXI_1/pc_loop[7].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_7__pc_mid_carry_pc_value_muxcy "XLXI_1/pc_loop[7].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_7__pc_mid_carry_pc_vector_xor "XLXI_1/pc_loop[7].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_7__pc_mid_carry_pc_vector_muxcy "XLXI_1/pc_loop[7].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_7__value_select_mux "XLXI_1/pc_loop[7].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_7__vector_select_mux "XLXI_1/pc_loop[7].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_6__pc_mid_carry_pc_value_xor "XLXI_1/pc_loop[6].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_6__pc_mid_carry_pc_value_muxcy "XLXI_1/pc_loop[6].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_6__pc_mid_carry_pc_vector_xor "XLXI_1/pc_loop[6].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_6__pc_mid_carry_pc_vector_muxcy "XLXI_1/pc_loop[6].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_6__value_select_mux "XLXI_1/pc_loop[6].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_6__vector_select_mux "XLXI_1/pc_loop[6].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_5__pc_mid_carry_pc_value_xor "XLXI_1/pc_loop[5].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_5__pc_mid_carry_pc_value_muxcy "XLXI_1/pc_loop[5].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_5__pc_mid_carry_pc_vector_xor "XLXI_1/pc_loop[5].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_5__pc_mid_carry_pc_vector_muxcy "XLXI_1/pc_loop[5].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_5__value_select_mux "XLXI_1/pc_loop[5].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_5__vector_select_mux "XLXI_1/pc_loop[5].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_4__pc_mid_carry_pc_value_xor "XLXI_1/pc_loop[4].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_4__pc_mid_carry_pc_value_muxcy "XLXI_1/pc_loop[4].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_4__pc_mid_carry_pc_vector_xor "XLXI_1/pc_loop[4].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_4__pc_mid_carry_pc_vector_muxcy "XLXI_1/pc_loop[4].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_4__value_select_mux "XLXI_1/pc_loop[4].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_4__vector_select_mux "XLXI_1/pc_loop[4].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_3__pc_mid_carry_pc_value_xor "XLXI_1/pc_loop[3].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_3__pc_mid_carry_pc_value_muxcy "XLXI_1/pc_loop[3].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_3__pc_mid_carry_pc_vector_xor "XLXI_1/pc_loop[3].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_3__pc_mid_carry_pc_vector_muxcy "XLXI_1/pc_loop[3].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_3__value_select_mux "XLXI_1/pc_loop[3].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_3__vector_select_mux "XLXI_1/pc_loop[3].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_2__pc_mid_carry_pc_value_xor "XLXI_1/pc_loop[2].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_2__pc_mid_carry_pc_value_muxcy "XLXI_1/pc_loop[2].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_2__pc_mid_carry_pc_vector_xor "XLXI_1/pc_loop[2].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_2__pc_mid_carry_pc_vector_muxcy "XLXI_1/pc_loop[2].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_2__value_select_mux "XLXI_1/pc_loop[2].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_2__vector_select_mux "XLXI_1/pc_loop[2].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_1__pc_mid_carry_pc_value_xor "XLXI_1/pc_loop[1].pc_mid_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_1__pc_mid_carry_pc_value_muxcy "XLXI_1/pc_loop[1].pc_mid_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_1__pc_mid_carry_pc_vector_xor "XLXI_1/pc_loop[1].pc_mid_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_1__pc_mid_carry_pc_vector_muxcy "XLXI_1/pc_loop[1].pc_mid_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_1__value_select_mux "XLXI_1/pc_loop[1].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_1__vector_select_mux "XLXI_1/pc_loop[1].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_0__pc_lsb_carry_pc_value_xor "XLXI_1/pc_loop[0].pc_lsb_carry.pc_value_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_0__pc_lsb_carry_pc_value_muxcy "XLXI_1/pc_loop[0].pc_lsb_carry.pc_value_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_0__pc_lsb_carry_pc_vector_xor "XLXI_1/pc_loop[0].pc_lsb_carry.pc_vector_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_0__pc_lsb_carry_pc_vector_muxcy "XLXI_1/pc_loop[0].pc_lsb_carry.pc_vector_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_0__value_select_mux "XLXI_1/pc_loop[0].value_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_0__vector_select_mux "XLXI_1/pc_loop[0].vector_select_mux")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_invert_enable "XLXI_1/invert_enable")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_carry_xor "XLXI_1/carry_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_sel_parity_muxcy "XLXI_1/sel_parity_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_sel_arith_muxcy "XLXI_1/sel_arith_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_sel_shift_muxcy "XLXI_1/sel_shift_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_sel_shadow_muxcy "XLXI_1/sel_shadow_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_sel_shadow_carry_lut "XLXI_1/sel_shadow_carry_lut")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_sel_shift_carry_lut "XLXI_1/sel_shift_carry_lut")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "C") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_sel_arith_carry_lut "XLXI_1/sel_arith_carry_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F3") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_sel_parity_lut "XLXI_1/sel_parity_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F3FF") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_parity_xor "XLXI_1/parity_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_parity_muxcy "XLXI_1/parity_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_high_parity_lut "XLXI_1/high_parity_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6996") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_low_parity_lut "XLXI_1/low_parity_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6996") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_zero_xor "XLXI_1/zero_xor")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_zero_cymux "XLXI_1/zero_cymux")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_sel_shadow_zero_lut "XLXI_1/sel_shadow_zero_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3F") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_high_zero_cymux "XLXI_1/high_zero_cymux")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_low_zero_muxcy "XLXI_1/low_zero_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_1_high_zero_lut "XLXI_1/high_zero_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_low_zero_lut "XLXI_1/low_zero_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_flag_enable_lut "XLXI_1/flag_enable_lut")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_flag_type_lut "XLXI_1/flag_type_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "41FC") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_valid_move_lut "XLXI_1/valid_move_lut")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_push_pop_lut "XLXI_1/push_pop_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5400") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_call_type_lut "XLXI_1/call_type_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1000") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_normal_count_lut "XLXI_1/normal_count_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2F") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_condition_met_lut "XLXI_1/condition_met_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5A3C") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_move_group_lut "XLXI_1/move_group_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7400") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_int_value_lut "XLXI_1/int_value_lut")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "04") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_int_update_lut "XLXI_1/int_update_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAA") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_int_pulse_lut "XLXI_1/int_pulse_lut")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0080") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_t_state_lut "XLXI_1/t_state_lut")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_count_loop_4__register_bit "XLXI_1/stack_count_loop[4].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_count_loop_3__register_bit "XLXI_1/stack_count_loop[3].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_count_loop_2__register_bit "XLXI_1/stack_count_loop[2].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_count_loop_1__register_bit "XLXI_1/stack_count_loop[1].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_count_loop_0__register_bit "XLXI_1/stack_count_loop[0].register_bit")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_loop_9__stack_flop "XLXI_1/stack_ram_loop[9].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_loop_8__stack_flop "XLXI_1/stack_ram_loop[8].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_loop_7__stack_flop "XLXI_1/stack_ram_loop[7].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_loop_6__stack_flop "XLXI_1/stack_ram_loop[6].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_loop_5__stack_flop "XLXI_1/stack_ram_loop[5].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_loop_4__stack_flop "XLXI_1/stack_ram_loop[4].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_loop_3__stack_flop "XLXI_1/stack_ram_loop[3].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_loop_2__stack_flop "XLXI_1/stack_ram_loop[2].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_loop_1__stack_flop "XLXI_1/stack_ram_loop[1].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_stack_ram_loop_0__stack_flop "XLXI_1/stack_ram_loop[0].stack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_read_strobe_flop "XLXI_1/read_strobe_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_write_strobe_flop "XLXI_1/write_strobe_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_sel_group_flop "XLXI_1/sel_group_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_7__arith_flop "XLXI_1/arith_loop[7].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_7__msb_arith_arith_carry_flop "XLXI_1/arith_loop[7].msb_arith.arith_carry_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_6__arith_flop "XLXI_1/arith_loop[6].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_5__arith_flop "XLXI_1/arith_loop[5].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_4__arith_flop "XLXI_1/arith_loop[4].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_3__arith_flop "XLXI_1/arith_loop[3].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_2__arith_flop "XLXI_1/arith_loop[2].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_1__arith_flop "XLXI_1/arith_loop[1].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_arith_loop_0__arith_flop "XLXI_1/arith_loop[0].arith_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_shift_loop_7__shift_flop "XLXI_1/shift_loop[7].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_shift_loop_6__shift_flop "XLXI_1/shift_loop[6].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_shift_loop_5__shift_flop "XLXI_1/shift_loop[5].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_shift_loop_4__shift_flop "XLXI_1/shift_loop[4].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_shift_loop_3__shift_flop "XLXI_1/shift_loop[3].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_shift_loop_2__shift_flop "XLXI_1/shift_loop[2].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_shift_loop_1__shift_flop "XLXI_1/shift_loop[1].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_shift_loop_0__shift_flop "XLXI_1/shift_loop[0].shift_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pipeline_bit "XLXI_1/pipeline_bit")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_logical_loop_7__logical_flop "XLXI_1/logical_loop[7].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_logical_loop_6__logical_flop "XLXI_1/logical_loop[6].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_logical_loop_5__logical_flop "XLXI_1/logical_loop[5].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_logical_loop_4__logical_flop "XLXI_1/logical_loop[4].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_logical_loop_3__logical_flop "XLXI_1/logical_loop[3].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_logical_loop_2__logical_flop "XLXI_1/logical_loop[2].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_logical_loop_1__logical_flop "XLXI_1/logical_loop[1].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_logical_loop_0__logical_flop "XLXI_1/logical_loop[0].logical_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_store_loop_7__store_flop "XLXI_1/store_loop[7].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_store_loop_6__store_flop "XLXI_1/store_loop[6].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_store_loop_5__store_flop "XLXI_1/store_loop[5].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_store_loop_4__store_flop "XLXI_1/store_loop[4].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_store_loop_3__store_flop "XLXI_1/store_loop[3].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_store_loop_2__store_flop "XLXI_1/store_loop[2].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_store_loop_1__store_flop "XLXI_1/store_loop[1].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_store_loop_0__store_flop "XLXI_1/store_loop[0].store_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_memory_write_flop "XLXI_1/memory_write_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_register_write_flop "XLXI_1/register_write_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_9__register_bit "XLXI_1/pc_loop[9].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_8__register_bit "XLXI_1/pc_loop[8].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_7__register_bit "XLXI_1/pc_loop[7].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_6__register_bit "XLXI_1/pc_loop[6].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_5__register_bit "XLXI_1/pc_loop[5].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_4__register_bit "XLXI_1/pc_loop[4].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_3__register_bit "XLXI_1/pc_loop[3].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_2__register_bit "XLXI_1/pc_loop[2].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_1__register_bit "XLXI_1/pc_loop[1].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_pc_loop_0__register_bit "XLXI_1/pc_loop[0].register_bit")
              (viewRef view_1 (cellRef FDRSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_carry_flag_flop "XLXI_1/carry_flag_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_zero_flag_flop "XLXI_1/zero_flag_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_flag_write_flop "XLXI_1/flag_write_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_int_enable_flop "XLXI_1/int_enable_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_shadow_zero_flop "XLXI_1/shadow_zero_flop")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_shadow_carry_flop "XLXI_1/shadow_carry_flop")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_ack_flop "XLXI_1/ack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_int_flop "XLXI_1/int_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_int_capture_flop "XLXI_1/int_capture_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_reset_flop2 "XLXI_1/reset_flop2")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_reset_flop1 "XLXI_1/reset_flop1")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename XLXI_1_toggle_flop "XLXI_1/toggle_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename XLXI_6_output_v_cmp_eq000024 "XLXI_6/output_v_cmp_eq000024")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename reset_IBUF_renamed_0 "reset_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename inputs_7_IBUF_renamed_1 "inputs_7_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename inputs_6_IBUF_renamed_2 "inputs_6_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename inputs_5_IBUF_renamed_3 "inputs_5_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename inputs_4_IBUF_renamed_4 "inputs_4_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename inputs_3_IBUF_renamed_5 "inputs_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename inputs_2_IBUF_renamed_6 "inputs_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename inputs_1_IBUF_renamed_7 "inputs_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename inputs_0_IBUF_renamed_8 "inputs_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance leds_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_9 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_2_ram_1024_x_18 "XLXI_2/ram_1024_x_18")
              (viewRef view_1 (cellRef RAMB16_S18 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "10:INPUT:ADDR<9:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOP<1:0>") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_00 (string "00000000000000000000000000000000000000000000000000000000000393B4") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "00000000000000000000000000004006B000C10101FF4000C001000580014000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property WRITE_MODE (string "WRITE_FIRST") (owner "Xilinx"))
              (property SRVAL (string "00000") (owner "Xilinx"))
              (property INIT (string "00000") (owner "Xilinx"))
            )
            (instance (rename XLXI_6_output_v_cmp_eq0000251 "XLXI_6/output_v_cmp_eq0000251")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1000") (owner "Xilinx"))
            )
            (instance (rename XLXI_6_output_v_cmp_eq000025_f5 "XLXI_6/output_v_cmp_eq000025_f5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename XLXI_3_output_v_cmp_eq0000261 "XLXI_3/output_v_cmp_eq0000261")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename XLXI_3_output_v_cmp_eq000026_f5 "XLXI_3/output_v_cmp_eq000026_f5")
              (viewRef view_1 (cellRef MUXF5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef D (instanceRef XLXI_1_reset_flop1))
                (portRef D (instanceRef XLXI_1_int_capture_flop))
                (portRef DI (instanceRef XLXI_1_low_zero_muxcy))
                (portRef DI (instanceRef XLXI_1_high_zero_cymux))
                (portRef LI (instanceRef XLXI_1_zero_xor))
                (portRef DI (instanceRef XLXI_1_parity_muxcy))
                (portRef CI (instanceRef XLXI_1_sel_shadow_muxcy))
                (portRef LI (instanceRef XLXI_1_carry_xor))
                (portRef DI (instanceRef XLXI_1_pc_loop_0__pc_lsb_carry_pc_vector_muxcy))
                (portRef DI (instanceRef XLXI_1_pc_loop_0__pc_lsb_carry_pc_value_muxcy))
                (portRef DI (instanceRef XLXI_1_pc_loop_1__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef XLXI_1_pc_loop_1__pc_mid_carry_pc_value_muxcy))
                (portRef DI (instanceRef XLXI_1_pc_loop_2__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef XLXI_1_pc_loop_2__pc_mid_carry_pc_value_muxcy))
                (portRef DI (instanceRef XLXI_1_pc_loop_3__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef XLXI_1_pc_loop_3__pc_mid_carry_pc_value_muxcy))
                (portRef DI (instanceRef XLXI_1_pc_loop_4__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef XLXI_1_pc_loop_4__pc_mid_carry_pc_value_muxcy))
                (portRef DI (instanceRef XLXI_1_pc_loop_5__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef XLXI_1_pc_loop_5__pc_mid_carry_pc_value_muxcy))
                (portRef DI (instanceRef XLXI_1_pc_loop_6__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef XLXI_1_pc_loop_6__pc_mid_carry_pc_value_muxcy))
                (portRef DI (instanceRef XLXI_1_pc_loop_7__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef XLXI_1_pc_loop_7__pc_mid_carry_pc_value_muxcy))
                (portRef DI (instanceRef XLXI_1_pc_loop_8__pc_mid_carry_pc_vector_muxcy))
                (portRef DI (instanceRef XLXI_1_pc_loop_8__pc_mid_carry_pc_value_muxcy))
                (portRef DI (instanceRef XLXI_1_arith_loop_0__lsb_arith_arith_carry_in_muxcy))
                (portRef CI (instanceRef XLXI_1_stack_count_loop_0__lsb_stack_count_count_muxcy))
                (portRef CI (instanceRef XLXI_1_stack_count_loop_0__lsb_stack_count_count_xor))
                (portRef SSR (instanceRef XLXI_2_ram_1024_x_18))
                (portRef WE (instanceRef XLXI_2_ram_1024_x_18))
                (portRef (member DI 0) (instanceRef XLXI_2_ram_1024_x_18))
                (portRef (member DI 1) (instanceRef XLXI_2_ram_1024_x_18))
                (portRef (member DI 2) (instanceRef XLXI_2_ram_1024_x_18))
                (portRef (member DI 3) (instanceRef XLXI_2_ram_1024_x_18))
                (portRef (member DI 4) (instanceRef XLXI_2_ram_1024_x_18))
                (portRef (member DI 5) (instanceRef XLXI_2_ram_1024_x_18))
                (portRef (member DI 6) (instanceRef XLXI_2_ram_1024_x_18))
                (portRef (member DI 7) (instanceRef XLXI_2_ram_1024_x_18))
                (portRef (member DI 8) (instanceRef XLXI_2_ram_1024_x_18))
                (portRef (member DI 9) (instanceRef XLXI_2_ram_1024_x_18))
                (portRef (member DI 10) (instanceRef XLXI_2_ram_1024_x_18))
                (portRef (member DI 11) (instanceRef XLXI_2_ram_1024_x_18))
                (portRef (member DI 12) (instanceRef XLXI_2_ram_1024_x_18))
                (portRef (member DI 13) (instanceRef XLXI_2_ram_1024_x_18))
                (portRef (member DI 14) (instanceRef XLXI_2_ram_1024_x_18))
                (portRef (member DI 15) (instanceRef XLXI_2_ram_1024_x_18))
                (portRef (member DIP 0) (instanceRef XLXI_2_ram_1024_x_18))
                (portRef (member DIP 1) (instanceRef XLXI_2_ram_1024_x_18))
                (portRef I1 (instanceRef XLXI_6_output_v_cmp_eq000025_f5))
                (portRef I1 (instanceRef XLXI_3_output_v_cmp_eq000026_f5))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CI (instanceRef XLXI_1_low_zero_muxcy))
                (portRef CI (instanceRef XLXI_1_parity_muxcy))
                (portRef CI (instanceRef XLXI_1_arith_loop_0__lsb_arith_arith_carry_in_muxcy))
                (portRef EN (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXI_1_active_interrupt "XLXI_1/active_interrupt")
              (joined
                (portRef Q (instanceRef XLXI_1_int_flop))
                (portRef D (instanceRef XLXI_1_ack_flop))
                (portRef CE (instanceRef XLXI_1_shadow_carry_flop))
                (portRef CE (instanceRef XLXI_1_shadow_zero_flop))
                (portRef S (instanceRef XLXI_1_pc_loop_0__register_bit))
                (portRef S (instanceRef XLXI_1_pc_loop_1__register_bit))
                (portRef S (instanceRef XLXI_1_pc_loop_2__register_bit))
                (portRef S (instanceRef XLXI_1_pc_loop_3__register_bit))
                (portRef S (instanceRef XLXI_1_pc_loop_4__register_bit))
                (portRef S (instanceRef XLXI_1_pc_loop_5__register_bit))
                (portRef S (instanceRef XLXI_1_pc_loop_6__register_bit))
                (portRef S (instanceRef XLXI_1_pc_loop_7__register_bit))
                (portRef S (instanceRef XLXI_1_pc_loop_8__register_bit))
                (portRef S (instanceRef XLXI_1_pc_loop_9__register_bit))
                (portRef I3 (instanceRef XLXI_1_int_pulse_lut))
                (portRef I0 (instanceRef XLXI_1_int_update_lut))
                (portRef I0 (instanceRef XLXI_1_int_value_lut))
                (portRef I0 (instanceRef XLXI_1_register_type_lut))
                (portRef I0 (instanceRef XLXI_1_memory_type_lut))
                (portRef I0 (instanceRef XLXI_1_io_decode_lut))
                (portRef I (instanceRef XLXI_1_stack_count_inv))
              )
            )
            (net (rename XLXI_1_alu_group_0_ "XLXI_1/alu_group<0>")
              (joined
                (portRef O (instanceRef XLXI_1_alu_mux_loop_0__or_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_0__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_alu_group_1_ "XLXI_1/alu_group<1>")
              (joined
                (portRef O (instanceRef XLXI_1_alu_mux_loop_1__or_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_1__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_alu_group_2_ "XLXI_1/alu_group<2>")
              (joined
                (portRef O (instanceRef XLXI_1_alu_mux_loop_2__or_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_2__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_alu_group_3_ "XLXI_1/alu_group<3>")
              (joined
                (portRef O (instanceRef XLXI_1_alu_mux_loop_3__or_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_3__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_alu_group_4_ "XLXI_1/alu_group<4>")
              (joined
                (portRef O (instanceRef XLXI_1_alu_mux_loop_4__or_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_4__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_alu_group_5_ "XLXI_1/alu_group<5>")
              (joined
                (portRef O (instanceRef XLXI_1_alu_mux_loop_5__or_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_5__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_alu_group_6_ "XLXI_1/alu_group<6>")
              (joined
                (portRef O (instanceRef XLXI_1_alu_mux_loop_6__or_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_6__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_alu_group_7_ "XLXI_1/alu_group<7>")
              (joined
                (portRef O (instanceRef XLXI_1_alu_mux_loop_7__or_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_7__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_alu_result_0_ "XLXI_1/alu_result<0>")
              (joined
                (portRef I0 (instanceRef XLXI_1_low_zero_lut))
                (portRef D (instanceRef XLXI_1_reg_loop_0__register_bit))
                (portRef O (instanceRef XLXI_1_alu_mux_loop_0__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_alu_result_1_ "XLXI_1/alu_result<1>")
              (joined
                (portRef I1 (instanceRef XLXI_1_low_zero_lut))
                (portRef D (instanceRef XLXI_1_reg_loop_1__register_bit))
                (portRef O (instanceRef XLXI_1_alu_mux_loop_1__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_alu_result_2_ "XLXI_1/alu_result<2>")
              (joined
                (portRef I2 (instanceRef XLXI_1_low_zero_lut))
                (portRef D (instanceRef XLXI_1_reg_loop_2__register_bit))
                (portRef O (instanceRef XLXI_1_alu_mux_loop_2__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_alu_result_3_ "XLXI_1/alu_result<3>")
              (joined
                (portRef I3 (instanceRef XLXI_1_low_zero_lut))
                (portRef D (instanceRef XLXI_1_reg_loop_3__register_bit))
                (portRef O (instanceRef XLXI_1_alu_mux_loop_3__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_alu_result_4_ "XLXI_1/alu_result<4>")
              (joined
                (portRef I0 (instanceRef XLXI_1_high_zero_lut))
                (portRef D (instanceRef XLXI_1_reg_loop_4__register_bit))
                (portRef O (instanceRef XLXI_1_alu_mux_loop_4__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_alu_result_5_ "XLXI_1/alu_result<5>")
              (joined
                (portRef I1 (instanceRef XLXI_1_high_zero_lut))
                (portRef D (instanceRef XLXI_1_reg_loop_5__register_bit))
                (portRef O (instanceRef XLXI_1_alu_mux_loop_5__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_alu_result_6_ "XLXI_1/alu_result<6>")
              (joined
                (portRef I2 (instanceRef XLXI_1_high_zero_lut))
                (portRef D (instanceRef XLXI_1_reg_loop_6__register_bit))
                (portRef O (instanceRef XLXI_1_alu_mux_loop_6__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_alu_result_7_ "XLXI_1/alu_result<7>")
              (joined
                (portRef I3 (instanceRef XLXI_1_high_zero_lut))
                (portRef D (instanceRef XLXI_1_reg_loop_7__register_bit))
                (portRef O (instanceRef XLXI_1_alu_mux_loop_7__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_arith_carry "XLXI_1/arith_carry")
              (joined
                (portRef Q (instanceRef XLXI_1_arith_loop_7__msb_arith_arith_carry_flop))
                (portRef I0 (instanceRef XLXI_1_sel_arith_carry_lut))
                (portRef DI (instanceRef XLXI_1_sel_arith_muxcy))
              )
            )
            (net (rename XLXI_1_arith_carry_in "XLXI_1/arith_carry_in")
              (joined
                (portRef O (instanceRef XLXI_1_arith_loop_0__lsb_arith_arith_carry_in_muxcy))
                (portRef CI (instanceRef XLXI_1_arith_loop_0__lsb_arith_arith_muxcy))
                (portRef CI (instanceRef XLXI_1_arith_loop_0__lsb_arith_arith_xor))
              )
            )
            (net (rename XLXI_1_arith_carry_out "XLXI_1/arith_carry_out")
              (joined
                (portRef D (instanceRef XLXI_1_arith_loop_7__msb_arith_arith_carry_flop))
                (portRef O (instanceRef XLXI_1_arith_loop_7__msb_arith_arith_carry_out_xor))
              )
            )
            (net (rename XLXI_1_arith_internal_carry_0_ "XLXI_1/arith_internal_carry<0>")
              (joined
                (portRef O (instanceRef XLXI_1_arith_loop_0__lsb_arith_arith_muxcy))
                (portRef CI (instanceRef XLXI_1_arith_loop_1__mid_arith_arith_muxcy))
                (portRef CI (instanceRef XLXI_1_arith_loop_1__mid_arith_arith_xor))
              )
            )
            (net (rename XLXI_1_arith_internal_carry_1_ "XLXI_1/arith_internal_carry<1>")
              (joined
                (portRef O (instanceRef XLXI_1_arith_loop_1__mid_arith_arith_muxcy))
                (portRef CI (instanceRef XLXI_1_arith_loop_2__mid_arith_arith_muxcy))
                (portRef CI (instanceRef XLXI_1_arith_loop_2__mid_arith_arith_xor))
              )
            )
            (net (rename XLXI_1_arith_internal_carry_2_ "XLXI_1/arith_internal_carry<2>")
              (joined
                (portRef O (instanceRef XLXI_1_arith_loop_2__mid_arith_arith_muxcy))
                (portRef CI (instanceRef XLXI_1_arith_loop_3__mid_arith_arith_muxcy))
                (portRef CI (instanceRef XLXI_1_arith_loop_3__mid_arith_arith_xor))
              )
            )
            (net (rename XLXI_1_arith_internal_carry_3_ "XLXI_1/arith_internal_carry<3>")
              (joined
                (portRef O (instanceRef XLXI_1_arith_loop_3__mid_arith_arith_muxcy))
                (portRef CI (instanceRef XLXI_1_arith_loop_4__mid_arith_arith_muxcy))
                (portRef CI (instanceRef XLXI_1_arith_loop_4__mid_arith_arith_xor))
              )
            )
            (net (rename XLXI_1_arith_internal_carry_4_ "XLXI_1/arith_internal_carry<4>")
              (joined
                (portRef O (instanceRef XLXI_1_arith_loop_4__mid_arith_arith_muxcy))
                (portRef CI (instanceRef XLXI_1_arith_loop_5__mid_arith_arith_muxcy))
                (portRef CI (instanceRef XLXI_1_arith_loop_5__mid_arith_arith_xor))
              )
            )
            (net (rename XLXI_1_arith_internal_carry_5_ "XLXI_1/arith_internal_carry<5>")
              (joined
                (portRef O (instanceRef XLXI_1_arith_loop_5__mid_arith_arith_muxcy))
                (portRef CI (instanceRef XLXI_1_arith_loop_6__mid_arith_arith_muxcy))
                (portRef CI (instanceRef XLXI_1_arith_loop_6__mid_arith_arith_xor))
              )
            )
            (net (rename XLXI_1_arith_internal_carry_6_ "XLXI_1/arith_internal_carry<6>")
              (joined
                (portRef O (instanceRef XLXI_1_arith_loop_6__mid_arith_arith_muxcy))
                (portRef CI (instanceRef XLXI_1_arith_loop_7__msb_arith_arith_muxcy))
                (portRef CI (instanceRef XLXI_1_arith_loop_7__msb_arith_arith_xor))
              )
            )
            (net (rename XLXI_1_arith_internal_carry_7_ "XLXI_1/arith_internal_carry<7>")
              (joined
                (portRef O (instanceRef XLXI_1_arith_loop_7__msb_arith_arith_muxcy))
                (portRef CI (instanceRef XLXI_1_arith_loop_7__msb_arith_arith_carry_out_xor))
              )
            )
            (net (rename XLXI_1_arith_result_0_ "XLXI_1/arith_result<0>")
              (joined
                (portRef Q (instanceRef XLXI_1_arith_loop_0__arith_flop))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_0__or_lut))
              )
            )
            (net (rename XLXI_1_arith_result_1_ "XLXI_1/arith_result<1>")
              (joined
                (portRef Q (instanceRef XLXI_1_arith_loop_1__arith_flop))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_1__or_lut))
              )
            )
            (net (rename XLXI_1_arith_result_2_ "XLXI_1/arith_result<2>")
              (joined
                (portRef Q (instanceRef XLXI_1_arith_loop_2__arith_flop))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_2__or_lut))
              )
            )
            (net (rename XLXI_1_arith_result_3_ "XLXI_1/arith_result<3>")
              (joined
                (portRef Q (instanceRef XLXI_1_arith_loop_3__arith_flop))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_3__or_lut))
              )
            )
            (net (rename XLXI_1_arith_result_4_ "XLXI_1/arith_result<4>")
              (joined
                (portRef Q (instanceRef XLXI_1_arith_loop_4__arith_flop))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_4__or_lut))
              )
            )
            (net (rename XLXI_1_arith_result_5_ "XLXI_1/arith_result<5>")
              (joined
                (portRef Q (instanceRef XLXI_1_arith_loop_5__arith_flop))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_5__or_lut))
              )
            )
            (net (rename XLXI_1_arith_result_6_ "XLXI_1/arith_result<6>")
              (joined
                (portRef Q (instanceRef XLXI_1_arith_loop_6__arith_flop))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_6__or_lut))
              )
            )
            (net (rename XLXI_1_arith_result_7_ "XLXI_1/arith_result<7>")
              (joined
                (portRef Q (instanceRef XLXI_1_arith_loop_7__arith_flop))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_7__or_lut))
              )
            )
            (net (rename XLXI_1_arith_value_0_ "XLXI_1/arith_value<0>")
              (joined
                (portRef D (instanceRef XLXI_1_arith_loop_0__arith_flop))
                (portRef O (instanceRef XLXI_1_arith_loop_0__lsb_arith_arith_xor))
              )
            )
            (net (rename XLXI_1_arith_value_1_ "XLXI_1/arith_value<1>")
              (joined
                (portRef D (instanceRef XLXI_1_arith_loop_1__arith_flop))
                (portRef O (instanceRef XLXI_1_arith_loop_1__mid_arith_arith_xor))
              )
            )
            (net (rename XLXI_1_arith_value_2_ "XLXI_1/arith_value<2>")
              (joined
                (portRef D (instanceRef XLXI_1_arith_loop_2__arith_flop))
                (portRef O (instanceRef XLXI_1_arith_loop_2__mid_arith_arith_xor))
              )
            )
            (net (rename XLXI_1_arith_value_3_ "XLXI_1/arith_value<3>")
              (joined
                (portRef D (instanceRef XLXI_1_arith_loop_3__arith_flop))
                (portRef O (instanceRef XLXI_1_arith_loop_3__mid_arith_arith_xor))
              )
            )
            (net (rename XLXI_1_arith_value_4_ "XLXI_1/arith_value<4>")
              (joined
                (portRef D (instanceRef XLXI_1_arith_loop_4__arith_flop))
                (portRef O (instanceRef XLXI_1_arith_loop_4__mid_arith_arith_xor))
              )
            )
            (net (rename XLXI_1_arith_value_5_ "XLXI_1/arith_value<5>")
              (joined
                (portRef D (instanceRef XLXI_1_arith_loop_5__arith_flop))
                (portRef O (instanceRef XLXI_1_arith_loop_5__mid_arith_arith_xor))
              )
            )
            (net (rename XLXI_1_arith_value_6_ "XLXI_1/arith_value<6>")
              (joined
                (portRef D (instanceRef XLXI_1_arith_loop_6__arith_flop))
                (portRef O (instanceRef XLXI_1_arith_loop_6__mid_arith_arith_xor))
              )
            )
            (net (rename XLXI_1_arith_value_7_ "XLXI_1/arith_value<7>")
              (joined
                (portRef D (instanceRef XLXI_1_arith_loop_7__arith_flop))
                (portRef O (instanceRef XLXI_1_arith_loop_7__msb_arith_arith_xor))
              )
            )
            (net (rename XLXI_1_call_type "XLXI_1/call_type")
              (joined
                (portRef O (instanceRef XLXI_1_call_type_lut))
                (portRef I3 (instanceRef XLXI_1_stack_count_loop_1__mid_stack_count_count_lut))
                (portRef I3 (instanceRef XLXI_1_stack_count_loop_2__mid_stack_count_count_lut))
                (portRef I3 (instanceRef XLXI_1_stack_count_loop_3__mid_stack_count_count_lut))
                (portRef I3 (instanceRef XLXI_1_stack_count_loop_4__msb_stack_count_count_lut))
              )
            )
            (net (rename XLXI_1_carry_fast_route "XLXI_1/carry_fast_route")
              (joined
                (portRef D (instanceRef XLXI_1_carry_flag_flop))
                (portRef O (instanceRef XLXI_1_carry_xor))
              )
            )
            (net (rename XLXI_1_carry_flag "XLXI_1/carry_flag")
              (joined
                (portRef D (instanceRef XLXI_1_shadow_carry_flop))
                (portRef Q (instanceRef XLXI_1_carry_flag_flop))
                (portRef I0 (instanceRef XLXI_1_condition_met_lut))
                (portRef I1 (instanceRef XLXI_1_low_shift_in_lut))
                (portRef I2 (instanceRef XLXI_1_arith_loop_0__lsb_arith_arith_carry_in_lut))
              )
            )
            (net (rename XLXI_1_clean_int "XLXI_1/clean_int")
              (joined
                (portRef Q (instanceRef XLXI_1_int_capture_flop))
                (portRef I1 (instanceRef XLXI_1_int_pulse_lut))
              )
            )
            (net (rename XLXI_1_condition_met "XLXI_1/condition_met")
              (joined
                (portRef O (instanceRef XLXI_1_condition_met_lut))
                (portRef I1 (instanceRef XLXI_1_normal_count_lut))
                (portRef I1 (instanceRef XLXI_1_valid_move_lut))
              )
            )
            (net (rename XLXI_1_flag_enable "XLXI_1/flag_enable")
              (joined
                (portRef CE (instanceRef XLXI_1_zero_flag_flop))
                (portRef CE (instanceRef XLXI_1_carry_flag_flop))
                (portRef O (instanceRef XLXI_1_flag_enable_lut))
              )
            )
            (net (rename XLXI_1_flag_type "XLXI_1/flag_type")
              (joined
                (portRef D (instanceRef XLXI_1_flag_write_flop))
                (portRef O (instanceRef XLXI_1_flag_type_lut))
              )
            )
            (net (rename XLXI_1_flag_write "XLXI_1/flag_write")
              (joined
                (portRef Q (instanceRef XLXI_1_flag_write_flop))
                (portRef I1 (instanceRef XLXI_1_flag_enable_lut))
              )
            )
            (net (rename XLXI_1_half_arith_0_ "XLXI_1/half_arith<0>")
              (joined
                (portRef S (instanceRef XLXI_1_arith_loop_0__lsb_arith_arith_muxcy))
                (portRef LI (instanceRef XLXI_1_arith_loop_0__lsb_arith_arith_xor))
                (portRef O (instanceRef XLXI_1_arith_loop_0__arith_lut))
              )
            )
            (net (rename XLXI_1_half_arith_1_ "XLXI_1/half_arith<1>")
              (joined
                (portRef S (instanceRef XLXI_1_arith_loop_1__mid_arith_arith_muxcy))
                (portRef LI (instanceRef XLXI_1_arith_loop_1__mid_arith_arith_xor))
                (portRef O (instanceRef XLXI_1_arith_loop_1__arith_lut))
              )
            )
            (net (rename XLXI_1_half_arith_2_ "XLXI_1/half_arith<2>")
              (joined
                (portRef S (instanceRef XLXI_1_arith_loop_2__mid_arith_arith_muxcy))
                (portRef LI (instanceRef XLXI_1_arith_loop_2__mid_arith_arith_xor))
                (portRef O (instanceRef XLXI_1_arith_loop_2__arith_lut))
              )
            )
            (net (rename XLXI_1_half_arith_3_ "XLXI_1/half_arith<3>")
              (joined
                (portRef S (instanceRef XLXI_1_arith_loop_3__mid_arith_arith_muxcy))
                (portRef LI (instanceRef XLXI_1_arith_loop_3__mid_arith_arith_xor))
                (portRef O (instanceRef XLXI_1_arith_loop_3__arith_lut))
              )
            )
            (net (rename XLXI_1_half_arith_4_ "XLXI_1/half_arith<4>")
              (joined
                (portRef S (instanceRef XLXI_1_arith_loop_4__mid_arith_arith_muxcy))
                (portRef LI (instanceRef XLXI_1_arith_loop_4__mid_arith_arith_xor))
                (portRef O (instanceRef XLXI_1_arith_loop_4__arith_lut))
              )
            )
            (net (rename XLXI_1_half_arith_5_ "XLXI_1/half_arith<5>")
              (joined
                (portRef S (instanceRef XLXI_1_arith_loop_5__mid_arith_arith_muxcy))
                (portRef LI (instanceRef XLXI_1_arith_loop_5__mid_arith_arith_xor))
                (portRef O (instanceRef XLXI_1_arith_loop_5__arith_lut))
              )
            )
            (net (rename XLXI_1_half_arith_6_ "XLXI_1/half_arith<6>")
              (joined
                (portRef S (instanceRef XLXI_1_arith_loop_6__mid_arith_arith_muxcy))
                (portRef LI (instanceRef XLXI_1_arith_loop_6__mid_arith_arith_xor))
                (portRef O (instanceRef XLXI_1_arith_loop_6__arith_lut))
              )
            )
            (net (rename XLXI_1_half_arith_7_ "XLXI_1/half_arith<7>")
              (joined
                (portRef S (instanceRef XLXI_1_arith_loop_7__msb_arith_arith_muxcy))
                (portRef LI (instanceRef XLXI_1_arith_loop_7__msb_arith_arith_xor))
                (portRef O (instanceRef XLXI_1_arith_loop_7__arith_lut))
              )
            )
            (net (rename XLXI_1_half_stack_address_0_ "XLXI_1/half_stack_address<0>")
              (joined
                (portRef O (instanceRef XLXI_1_stack_count_loop_0__lsb_stack_count_count_lut))
                (portRef S (instanceRef XLXI_1_stack_count_loop_0__lsb_stack_count_count_muxcy))
                (portRef LI (instanceRef XLXI_1_stack_count_loop_0__lsb_stack_count_count_xor))
              )
            )
            (net (rename XLXI_1_half_stack_address_1_ "XLXI_1/half_stack_address<1>")
              (joined
                (portRef O (instanceRef XLXI_1_stack_count_loop_1__mid_stack_count_count_lut))
                (portRef S (instanceRef XLXI_1_stack_count_loop_1__mid_stack_count_count_muxcy))
                (portRef LI (instanceRef XLXI_1_stack_count_loop_1__mid_stack_count_count_xor))
              )
            )
            (net (rename XLXI_1_half_stack_address_2_ "XLXI_1/half_stack_address<2>")
              (joined
                (portRef O (instanceRef XLXI_1_stack_count_loop_2__mid_stack_count_count_lut))
                (portRef S (instanceRef XLXI_1_stack_count_loop_2__mid_stack_count_count_muxcy))
                (portRef LI (instanceRef XLXI_1_stack_count_loop_2__mid_stack_count_count_xor))
              )
            )
            (net (rename XLXI_1_half_stack_address_3_ "XLXI_1/half_stack_address<3>")
              (joined
                (portRef O (instanceRef XLXI_1_stack_count_loop_3__mid_stack_count_count_lut))
                (portRef S (instanceRef XLXI_1_stack_count_loop_3__mid_stack_count_count_muxcy))
                (portRef LI (instanceRef XLXI_1_stack_count_loop_3__mid_stack_count_count_xor))
              )
            )
            (net (rename XLXI_1_half_stack_address_4_ "XLXI_1/half_stack_address<4>")
              (joined
                (portRef O (instanceRef XLXI_1_stack_count_loop_4__msb_stack_count_count_lut))
                (portRef LI (instanceRef XLXI_1_stack_count_loop_4__msb_stack_count_count_xor))
              )
            )
            (net (rename XLXI_1_high_parity "XLXI_1/high_parity")
              (joined
                (portRef O (instanceRef XLXI_1_high_parity_lut))
                (portRef LI (instanceRef XLXI_1_parity_xor))
              )
            )
            (net (rename XLXI_1_high_shift_in "XLXI_1/high_shift_in")
              (joined
                (portRef O (instanceRef XLXI_1_high_shift_in_lut))
                (portRef I1 (instanceRef XLXI_1_shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_high_zero "XLXI_1/high_zero")
              (joined
                (portRef O (instanceRef XLXI_1_high_zero_lut))
                (portRef S (instanceRef XLXI_1_high_zero_cymux))
              )
            )
            (net (rename XLXI_1_high_zero_carry "XLXI_1/high_zero_carry")
              (joined
                (portRef O (instanceRef XLXI_1_high_zero_cymux))
                (portRef CI (instanceRef XLXI_1_zero_cymux))
              )
            )
            (net (rename XLXI_1_inc_pc_value_0_ "XLXI_1/inc_pc_value<0>")
              (joined
                (portRef D (instanceRef XLXI_1_pc_loop_0__register_bit))
                (portRef O (instanceRef XLXI_1_pc_loop_0__pc_lsb_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_inc_pc_value_1_ "XLXI_1/inc_pc_value<1>")
              (joined
                (portRef D (instanceRef XLXI_1_pc_loop_1__register_bit))
                (portRef O (instanceRef XLXI_1_pc_loop_1__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_inc_pc_value_2_ "XLXI_1/inc_pc_value<2>")
              (joined
                (portRef D (instanceRef XLXI_1_pc_loop_2__register_bit))
                (portRef O (instanceRef XLXI_1_pc_loop_2__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_inc_pc_value_3_ "XLXI_1/inc_pc_value<3>")
              (joined
                (portRef D (instanceRef XLXI_1_pc_loop_3__register_bit))
                (portRef O (instanceRef XLXI_1_pc_loop_3__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_inc_pc_value_4_ "XLXI_1/inc_pc_value<4>")
              (joined
                (portRef D (instanceRef XLXI_1_pc_loop_4__register_bit))
                (portRef O (instanceRef XLXI_1_pc_loop_4__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_inc_pc_value_5_ "XLXI_1/inc_pc_value<5>")
              (joined
                (portRef D (instanceRef XLXI_1_pc_loop_5__register_bit))
                (portRef O (instanceRef XLXI_1_pc_loop_5__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_inc_pc_value_6_ "XLXI_1/inc_pc_value<6>")
              (joined
                (portRef D (instanceRef XLXI_1_pc_loop_6__register_bit))
                (portRef O (instanceRef XLXI_1_pc_loop_6__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_inc_pc_value_7_ "XLXI_1/inc_pc_value<7>")
              (joined
                (portRef D (instanceRef XLXI_1_pc_loop_7__register_bit))
                (portRef O (instanceRef XLXI_1_pc_loop_7__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_inc_pc_value_8_ "XLXI_1/inc_pc_value<8>")
              (joined
                (portRef D (instanceRef XLXI_1_pc_loop_8__register_bit))
                (portRef O (instanceRef XLXI_1_pc_loop_8__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_inc_pc_value_9_ "XLXI_1/inc_pc_value<9>")
              (joined
                (portRef D (instanceRef XLXI_1_pc_loop_9__register_bit))
                (portRef O (instanceRef XLXI_1_pc_loop_9__pc_msb_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_inc_pc_vector_0_ "XLXI_1/inc_pc_vector<0>")
              (joined
                (portRef I1 (instanceRef XLXI_1_pc_loop_0__value_select_mux))
                (portRef O (instanceRef XLXI_1_pc_loop_0__pc_lsb_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_inc_pc_vector_1_ "XLXI_1/inc_pc_vector<1>")
              (joined
                (portRef I1 (instanceRef XLXI_1_pc_loop_1__value_select_mux))
                (portRef O (instanceRef XLXI_1_pc_loop_1__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_inc_pc_vector_2_ "XLXI_1/inc_pc_vector<2>")
              (joined
                (portRef I1 (instanceRef XLXI_1_pc_loop_2__value_select_mux))
                (portRef O (instanceRef XLXI_1_pc_loop_2__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_inc_pc_vector_3_ "XLXI_1/inc_pc_vector<3>")
              (joined
                (portRef I1 (instanceRef XLXI_1_pc_loop_3__value_select_mux))
                (portRef O (instanceRef XLXI_1_pc_loop_3__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_inc_pc_vector_4_ "XLXI_1/inc_pc_vector<4>")
              (joined
                (portRef I1 (instanceRef XLXI_1_pc_loop_4__value_select_mux))
                (portRef O (instanceRef XLXI_1_pc_loop_4__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_inc_pc_vector_5_ "XLXI_1/inc_pc_vector<5>")
              (joined
                (portRef I1 (instanceRef XLXI_1_pc_loop_5__value_select_mux))
                (portRef O (instanceRef XLXI_1_pc_loop_5__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_inc_pc_vector_6_ "XLXI_1/inc_pc_vector<6>")
              (joined
                (portRef I1 (instanceRef XLXI_1_pc_loop_6__value_select_mux))
                (portRef O (instanceRef XLXI_1_pc_loop_6__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_inc_pc_vector_7_ "XLXI_1/inc_pc_vector<7>")
              (joined
                (portRef I1 (instanceRef XLXI_1_pc_loop_7__value_select_mux))
                (portRef O (instanceRef XLXI_1_pc_loop_7__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_inc_pc_vector_8_ "XLXI_1/inc_pc_vector<8>")
              (joined
                (portRef I1 (instanceRef XLXI_1_pc_loop_8__value_select_mux))
                (portRef O (instanceRef XLXI_1_pc_loop_8__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_inc_pc_vector_9_ "XLXI_1/inc_pc_vector<9>")
              (joined
                (portRef I1 (instanceRef XLXI_1_pc_loop_9__value_select_mux))
                (portRef O (instanceRef XLXI_1_pc_loop_9__pc_msb_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_input_fetch_type "XLXI_1/input_fetch_type")
              (joined
                (portRef D (instanceRef XLXI_1_sel_group_flop))
                (portRef O (instanceRef XLXI_1_input_fetch_type_lut))
              )
            )
            (net (rename XLXI_1_input_group_0_ "XLXI_1/input_group<0>")
              (joined
                (portRef O (instanceRef XLXI_1_alu_mux_loop_0__mux_lut))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_0__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_input_group_1_ "XLXI_1/input_group<1>")
              (joined
                (portRef O (instanceRef XLXI_1_alu_mux_loop_1__mux_lut))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_1__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_input_group_2_ "XLXI_1/input_group<2>")
              (joined
                (portRef O (instanceRef XLXI_1_alu_mux_loop_2__mux_lut))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_2__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_input_group_3_ "XLXI_1/input_group<3>")
              (joined
                (portRef O (instanceRef XLXI_1_alu_mux_loop_3__mux_lut))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_3__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_input_group_4_ "XLXI_1/input_group<4>")
              (joined
                (portRef O (instanceRef XLXI_1_alu_mux_loop_4__mux_lut))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_4__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_input_group_5_ "XLXI_1/input_group<5>")
              (joined
                (portRef O (instanceRef XLXI_1_alu_mux_loop_5__mux_lut))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_5__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_input_group_6_ "XLXI_1/input_group<6>")
              (joined
                (portRef O (instanceRef XLXI_1_alu_mux_loop_6__mux_lut))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_6__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_input_group_7_ "XLXI_1/input_group<7>")
              (joined
                (portRef O (instanceRef XLXI_1_alu_mux_loop_7__mux_lut))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_7__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_int_enable "XLXI_1/int_enable")
              (joined
                (portRef Q (instanceRef XLXI_1_int_enable_flop))
                (portRef I2 (instanceRef XLXI_1_int_pulse_lut))
              )
            )
            (net (rename XLXI_1_int_enable_value "XLXI_1/int_enable_value")
              (joined
                (portRef D (instanceRef XLXI_1_int_enable_flop))
                (portRef O (instanceRef XLXI_1_int_value_lut))
              )
            )
            (net (rename XLXI_1_int_pulse "XLXI_1/int_pulse")
              (joined
                (portRef D (instanceRef XLXI_1_int_flop))
                (portRef O (instanceRef XLXI_1_int_pulse_lut))
              )
            )
            (net (rename XLXI_1_int_update_enable "XLXI_1/int_update_enable")
              (joined
                (portRef CE (instanceRef XLXI_1_int_enable_flop))
                (portRef O (instanceRef XLXI_1_int_update_lut))
              )
            )
            (net (rename XLXI_1_internal_reset "XLXI_1/internal_reset")
              (joined
                (portRef R (instanceRef XLXI_1_toggle_flop))
                (portRef Q (instanceRef XLXI_1_reset_flop2))
                (portRef R (instanceRef XLXI_1_int_capture_flop))
                (portRef R (instanceRef XLXI_1_int_flop))
                (portRef R (instanceRef XLXI_1_int_enable_flop))
                (portRef R (instanceRef XLXI_1_zero_flag_flop))
                (portRef R (instanceRef XLXI_1_carry_flag_flop))
                (portRef R (instanceRef XLXI_1_pc_loop_0__register_bit))
                (portRef R (instanceRef XLXI_1_pc_loop_1__register_bit))
                (portRef R (instanceRef XLXI_1_pc_loop_2__register_bit))
                (portRef R (instanceRef XLXI_1_pc_loop_3__register_bit))
                (portRef R (instanceRef XLXI_1_pc_loop_4__register_bit))
                (portRef R (instanceRef XLXI_1_pc_loop_5__register_bit))
                (portRef R (instanceRef XLXI_1_pc_loop_6__register_bit))
                (portRef R (instanceRef XLXI_1_pc_loop_7__register_bit))
                (portRef R (instanceRef XLXI_1_pc_loop_8__register_bit))
                (portRef R (instanceRef XLXI_1_pc_loop_9__register_bit))
                (portRef R (instanceRef XLXI_1_write_strobe_flop))
                (portRef R (instanceRef XLXI_1_read_strobe_flop))
                (portRef R (instanceRef XLXI_1_stack_count_loop_0__register_bit))
                (portRef R (instanceRef XLXI_1_stack_count_loop_1__register_bit))
                (portRef R (instanceRef XLXI_1_stack_count_loop_2__register_bit))
                (portRef R (instanceRef XLXI_1_stack_count_loop_3__register_bit))
                (portRef R (instanceRef XLXI_1_stack_count_loop_4__register_bit))
              )
            )
            (net (rename XLXI_1_interrupt_ack_internal "XLXI_1/interrupt_ack_internal")
              (joined
                (portRef Q (instanceRef XLXI_1_ack_flop))
                (portRef I2 (instanceRef XLXI_1_int_value_lut))
              )
            )
            (net (rename XLXI_1_invert_arith_carry "XLXI_1/invert_arith_carry")
              (joined
                (portRef O (instanceRef XLXI_1_arith_loop_7__msb_arith_arith_carry_out_lut))
                (portRef LI (instanceRef XLXI_1_arith_loop_7__msb_arith_arith_carry_out_xor))
              )
            )
            (net (rename XLXI_1_io_initial_decode "XLXI_1/io_initial_decode")
              (joined
                (portRef O (instanceRef XLXI_1_io_decode_lut))
                (portRef I3 (instanceRef XLXI_1_write_active_lut))
                (portRef I3 (instanceRef XLXI_1_read_active_lut))
              )
            )
            (net (rename XLXI_1_logical_result_0_ "XLXI_1/logical_result<0>")
              (joined
                (portRef Q (instanceRef XLXI_1_logical_loop_0__logical_flop))
                (portRef I0 (instanceRef XLXI_1_low_parity_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_0__or_lut))
              )
            )
            (net (rename XLXI_1_logical_result_1_ "XLXI_1/logical_result<1>")
              (joined
                (portRef Q (instanceRef XLXI_1_logical_loop_1__logical_flop))
                (portRef I1 (instanceRef XLXI_1_low_parity_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_1__or_lut))
              )
            )
            (net (rename XLXI_1_logical_result_2_ "XLXI_1/logical_result<2>")
              (joined
                (portRef Q (instanceRef XLXI_1_logical_loop_2__logical_flop))
                (portRef I2 (instanceRef XLXI_1_low_parity_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_2__or_lut))
              )
            )
            (net (rename XLXI_1_logical_result_3_ "XLXI_1/logical_result<3>")
              (joined
                (portRef Q (instanceRef XLXI_1_logical_loop_3__logical_flop))
                (portRef I3 (instanceRef XLXI_1_low_parity_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_3__or_lut))
              )
            )
            (net (rename XLXI_1_logical_result_4_ "XLXI_1/logical_result<4>")
              (joined
                (portRef Q (instanceRef XLXI_1_logical_loop_4__logical_flop))
                (portRef I0 (instanceRef XLXI_1_high_parity_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_4__or_lut))
              )
            )
            (net (rename XLXI_1_logical_result_5_ "XLXI_1/logical_result<5>")
              (joined
                (portRef Q (instanceRef XLXI_1_logical_loop_5__logical_flop))
                (portRef I1 (instanceRef XLXI_1_high_parity_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_5__or_lut))
              )
            )
            (net (rename XLXI_1_logical_result_6_ "XLXI_1/logical_result<6>")
              (joined
                (portRef Q (instanceRef XLXI_1_logical_loop_6__logical_flop))
                (portRef I2 (instanceRef XLXI_1_high_parity_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_6__or_lut))
              )
            )
            (net (rename XLXI_1_logical_result_7_ "XLXI_1/logical_result<7>")
              (joined
                (portRef Q (instanceRef XLXI_1_logical_loop_7__logical_flop))
                (portRef I3 (instanceRef XLXI_1_high_parity_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_7__or_lut))
              )
            )
            (net (rename XLXI_1_logical_value_0_ "XLXI_1/logical_value<0>")
              (joined
                (portRef D (instanceRef XLXI_1_logical_loop_0__logical_flop))
                (portRef O (instanceRef XLXI_1_logical_loop_0__logical_lut))
              )
            )
            (net (rename XLXI_1_logical_value_1_ "XLXI_1/logical_value<1>")
              (joined
                (portRef D (instanceRef XLXI_1_logical_loop_1__logical_flop))
                (portRef O (instanceRef XLXI_1_logical_loop_1__logical_lut))
              )
            )
            (net (rename XLXI_1_logical_value_2_ "XLXI_1/logical_value<2>")
              (joined
                (portRef D (instanceRef XLXI_1_logical_loop_2__logical_flop))
                (portRef O (instanceRef XLXI_1_logical_loop_2__logical_lut))
              )
            )
            (net (rename XLXI_1_logical_value_3_ "XLXI_1/logical_value<3>")
              (joined
                (portRef D (instanceRef XLXI_1_logical_loop_3__logical_flop))
                (portRef O (instanceRef XLXI_1_logical_loop_3__logical_lut))
              )
            )
            (net (rename XLXI_1_logical_value_4_ "XLXI_1/logical_value<4>")
              (joined
                (portRef D (instanceRef XLXI_1_logical_loop_4__logical_flop))
                (portRef O (instanceRef XLXI_1_logical_loop_4__logical_lut))
              )
            )
            (net (rename XLXI_1_logical_value_5_ "XLXI_1/logical_value<5>")
              (joined
                (portRef D (instanceRef XLXI_1_logical_loop_5__logical_flop))
                (portRef O (instanceRef XLXI_1_logical_loop_5__logical_lut))
              )
            )
            (net (rename XLXI_1_logical_value_6_ "XLXI_1/logical_value<6>")
              (joined
                (portRef D (instanceRef XLXI_1_logical_loop_6__logical_flop))
                (portRef O (instanceRef XLXI_1_logical_loop_6__logical_lut))
              )
            )
            (net (rename XLXI_1_logical_value_7_ "XLXI_1/logical_value<7>")
              (joined
                (portRef D (instanceRef XLXI_1_logical_loop_7__logical_flop))
                (portRef O (instanceRef XLXI_1_logical_loop_7__logical_lut))
              )
            )
            (net (rename XLXI_1_low_parity "XLXI_1/low_parity")
              (joined
                (portRef O (instanceRef XLXI_1_low_parity_lut))
                (portRef S (instanceRef XLXI_1_parity_muxcy))
              )
            )
            (net (rename XLXI_1_low_shift_in "XLXI_1/low_shift_in")
              (joined
                (portRef O (instanceRef XLXI_1_low_shift_in_lut))
                (portRef I0 (instanceRef XLXI_1_shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_low_zero "XLXI_1/low_zero")
              (joined
                (portRef O (instanceRef XLXI_1_low_zero_lut))
                (portRef S (instanceRef XLXI_1_low_zero_muxcy))
              )
            )
            (net (rename XLXI_1_low_zero_carry "XLXI_1/low_zero_carry")
              (joined
                (portRef O (instanceRef XLXI_1_low_zero_muxcy))
                (portRef CI (instanceRef XLXI_1_high_zero_cymux))
              )
            )
            (net (rename XLXI_1_memory_data_0_ "XLXI_1/memory_data<0>")
              (joined
                (portRef D (instanceRef XLXI_1_store_loop_0__store_flop))
                (portRef O (instanceRef XLXI_1_store_loop_0__memory_bit))
              )
            )
            (net (rename XLXI_1_memory_data_1_ "XLXI_1/memory_data<1>")
              (joined
                (portRef D (instanceRef XLXI_1_store_loop_1__store_flop))
                (portRef O (instanceRef XLXI_1_store_loop_1__memory_bit))
              )
            )
            (net (rename XLXI_1_memory_data_2_ "XLXI_1/memory_data<2>")
              (joined
                (portRef D (instanceRef XLXI_1_store_loop_2__store_flop))
                (portRef O (instanceRef XLXI_1_store_loop_2__memory_bit))
              )
            )
            (net (rename XLXI_1_memory_data_3_ "XLXI_1/memory_data<3>")
              (joined
                (portRef D (instanceRef XLXI_1_store_loop_3__store_flop))
                (portRef O (instanceRef XLXI_1_store_loop_3__memory_bit))
              )
            )
            (net (rename XLXI_1_memory_data_4_ "XLXI_1/memory_data<4>")
              (joined
                (portRef D (instanceRef XLXI_1_store_loop_4__store_flop))
                (portRef O (instanceRef XLXI_1_store_loop_4__memory_bit))
              )
            )
            (net (rename XLXI_1_memory_data_5_ "XLXI_1/memory_data<5>")
              (joined
                (portRef D (instanceRef XLXI_1_store_loop_5__store_flop))
                (portRef O (instanceRef XLXI_1_store_loop_5__memory_bit))
              )
            )
            (net (rename XLXI_1_memory_data_6_ "XLXI_1/memory_data<6>")
              (joined
                (portRef D (instanceRef XLXI_1_store_loop_6__store_flop))
                (portRef O (instanceRef XLXI_1_store_loop_6__memory_bit))
              )
            )
            (net (rename XLXI_1_memory_data_7_ "XLXI_1/memory_data<7>")
              (joined
                (portRef D (instanceRef XLXI_1_store_loop_7__store_flop))
                (portRef O (instanceRef XLXI_1_store_loop_7__memory_bit))
              )
            )
            (net (rename XLXI_1_memory_enable "XLXI_1/memory_enable")
              (joined
                (portRef O (instanceRef XLXI_1_memory_enable_lut))
                (portRef WE (instanceRef XLXI_1_store_loop_0__memory_bit))
                (portRef WE (instanceRef XLXI_1_store_loop_1__memory_bit))
                (portRef WE (instanceRef XLXI_1_store_loop_2__memory_bit))
                (portRef WE (instanceRef XLXI_1_store_loop_3__memory_bit))
                (portRef WE (instanceRef XLXI_1_store_loop_4__memory_bit))
                (portRef WE (instanceRef XLXI_1_store_loop_5__memory_bit))
                (portRef WE (instanceRef XLXI_1_store_loop_6__memory_bit))
                (portRef WE (instanceRef XLXI_1_store_loop_7__memory_bit))
              )
            )
            (net (rename XLXI_1_memory_type "XLXI_1/memory_type")
              (joined
                (portRef D (instanceRef XLXI_1_memory_write_flop))
                (portRef O (instanceRef XLXI_1_memory_type_lut))
              )
            )
            (net (rename XLXI_1_memory_write "XLXI_1/memory_write")
              (joined
                (portRef Q (instanceRef XLXI_1_memory_write_flop))
                (portRef I3 (instanceRef XLXI_1_memory_enable_lut))
              )
            )
            (net (rename XLXI_1_move_group "XLXI_1/move_group")
              (joined
                (portRef O (instanceRef XLXI_1_move_group_lut))
                (portRef I2 (instanceRef XLXI_1_normal_count_lut))
              )
            )
            (net (rename XLXI_1_next_stack_address_0_ "XLXI_1/next_stack_address<0>")
              (joined
                (portRef D (instanceRef XLXI_1_stack_count_loop_0__register_bit))
                (portRef O (instanceRef XLXI_1_stack_count_loop_0__lsb_stack_count_count_xor))
              )
            )
            (net (rename XLXI_1_next_stack_address_1_ "XLXI_1/next_stack_address<1>")
              (joined
                (portRef D (instanceRef XLXI_1_stack_count_loop_1__register_bit))
                (portRef O (instanceRef XLXI_1_stack_count_loop_1__mid_stack_count_count_xor))
              )
            )
            (net (rename XLXI_1_next_stack_address_2_ "XLXI_1/next_stack_address<2>")
              (joined
                (portRef D (instanceRef XLXI_1_stack_count_loop_2__register_bit))
                (portRef O (instanceRef XLXI_1_stack_count_loop_2__mid_stack_count_count_xor))
              )
            )
            (net (rename XLXI_1_next_stack_address_3_ "XLXI_1/next_stack_address<3>")
              (joined
                (portRef D (instanceRef XLXI_1_stack_count_loop_3__register_bit))
                (portRef O (instanceRef XLXI_1_stack_count_loop_3__mid_stack_count_count_xor))
              )
            )
            (net (rename XLXI_1_next_stack_address_4_ "XLXI_1/next_stack_address<4>")
              (joined
                (portRef D (instanceRef XLXI_1_stack_count_loop_4__register_bit))
                (portRef O (instanceRef XLXI_1_stack_count_loop_4__msb_stack_count_count_xor))
              )
            )
            (net (rename XLXI_1_normal_count "XLXI_1/normal_count")
              (joined
                (portRef O (instanceRef XLXI_1_normal_count_lut))
                (portRef I0 (instanceRef XLXI_1_pc_loop_0__value_select_mux))
                (portRef CI (instanceRef XLXI_1_pc_loop_0__pc_lsb_carry_pc_value_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_0__pc_lsb_carry_pc_value_xor))
                (portRef I0 (instanceRef XLXI_1_pc_loop_1__value_select_mux))
                (portRef I0 (instanceRef XLXI_1_pc_loop_2__value_select_mux))
                (portRef I0 (instanceRef XLXI_1_pc_loop_3__value_select_mux))
                (portRef I0 (instanceRef XLXI_1_pc_loop_4__value_select_mux))
                (portRef I0 (instanceRef XLXI_1_pc_loop_5__value_select_mux))
                (portRef I0 (instanceRef XLXI_1_pc_loop_6__value_select_mux))
                (portRef I0 (instanceRef XLXI_1_pc_loop_7__value_select_mux))
                (portRef I0 (instanceRef XLXI_1_pc_loop_8__value_select_mux))
                (portRef I0 (instanceRef XLXI_1_pc_loop_9__value_select_mux))
              )
            )
            (net (rename XLXI_1_not_active_interrupt "XLXI_1/not_active_interrupt")
              (joined
                (portRef CE (instanceRef XLXI_1_stack_count_loop_0__register_bit))
                (portRef CE (instanceRef XLXI_1_stack_count_loop_1__register_bit))
                (portRef CE (instanceRef XLXI_1_stack_count_loop_2__register_bit))
                (portRef CE (instanceRef XLXI_1_stack_count_loop_3__register_bit))
                (portRef CE (instanceRef XLXI_1_stack_count_loop_4__register_bit))
                (portRef O (instanceRef XLXI_1_stack_count_inv))
              )
            )
            (net (rename XLXI_1_not_t_state "XLXI_1/not_t_state")
              (joined
                (portRef D (instanceRef XLXI_1_toggle_flop))
                (portRef O (instanceRef XLXI_1_t_state_lut))
              )
            )
            (net (rename XLXI_1_parity "XLXI_1/parity")
              (joined
                (portRef O (instanceRef XLXI_1_parity_xor))
                (portRef I0 (instanceRef XLXI_1_sel_parity_lut))
                (portRef DI (instanceRef XLXI_1_sel_parity_muxcy))
              )
            )
            (net (rename XLXI_1_parity_carry "XLXI_1/parity_carry")
              (joined
                (portRef O (instanceRef XLXI_1_parity_muxcy))
                (portRef CI (instanceRef XLXI_1_parity_xor))
              )
            )
            (net (rename XLXI_1_pc_enable "XLXI_1/pc_enable")
              (joined
                (portRef CE (instanceRef XLXI_1_pc_loop_0__register_bit))
                (portRef CE (instanceRef XLXI_1_pc_loop_1__register_bit))
                (portRef CE (instanceRef XLXI_1_pc_loop_2__register_bit))
                (portRef CE (instanceRef XLXI_1_pc_loop_3__register_bit))
                (portRef CE (instanceRef XLXI_1_pc_loop_4__register_bit))
                (portRef CE (instanceRef XLXI_1_pc_loop_5__register_bit))
                (portRef CE (instanceRef XLXI_1_pc_loop_6__register_bit))
                (portRef CE (instanceRef XLXI_1_pc_loop_7__register_bit))
                (portRef CE (instanceRef XLXI_1_pc_loop_8__register_bit))
                (portRef CE (instanceRef XLXI_1_pc_loop_9__register_bit))
                (portRef O (instanceRef XLXI_1_invert_enable))
              )
            )
            (net (rename XLXI_1_pc_value_0_ "XLXI_1/pc_value<0>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_0__value_select_mux))
                (portRef S (instanceRef XLXI_1_pc_loop_0__pc_lsb_carry_pc_value_muxcy))
                (portRef LI (instanceRef XLXI_1_pc_loop_0__pc_lsb_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_pc_value_1_ "XLXI_1/pc_value<1>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_1__value_select_mux))
                (portRef S (instanceRef XLXI_1_pc_loop_1__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef XLXI_1_pc_loop_1__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_pc_value_2_ "XLXI_1/pc_value<2>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_2__value_select_mux))
                (portRef S (instanceRef XLXI_1_pc_loop_2__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef XLXI_1_pc_loop_2__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_pc_value_3_ "XLXI_1/pc_value<3>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_3__value_select_mux))
                (portRef S (instanceRef XLXI_1_pc_loop_3__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef XLXI_1_pc_loop_3__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_pc_value_4_ "XLXI_1/pc_value<4>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_4__value_select_mux))
                (portRef S (instanceRef XLXI_1_pc_loop_4__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef XLXI_1_pc_loop_4__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_pc_value_5_ "XLXI_1/pc_value<5>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_5__value_select_mux))
                (portRef S (instanceRef XLXI_1_pc_loop_5__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef XLXI_1_pc_loop_5__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_pc_value_6_ "XLXI_1/pc_value<6>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_6__value_select_mux))
                (portRef S (instanceRef XLXI_1_pc_loop_6__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef XLXI_1_pc_loop_6__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_pc_value_7_ "XLXI_1/pc_value<7>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_7__value_select_mux))
                (portRef S (instanceRef XLXI_1_pc_loop_7__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef XLXI_1_pc_loop_7__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_pc_value_8_ "XLXI_1/pc_value<8>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_8__value_select_mux))
                (portRef S (instanceRef XLXI_1_pc_loop_8__pc_mid_carry_pc_value_muxcy))
                (portRef LI (instanceRef XLXI_1_pc_loop_8__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_pc_value_9_ "XLXI_1/pc_value<9>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_9__value_select_mux))
                (portRef LI (instanceRef XLXI_1_pc_loop_9__pc_msb_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_pc_value_carry_0_ "XLXI_1/pc_value_carry<0>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_0__pc_lsb_carry_pc_value_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_1__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_1__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_pc_value_carry_1_ "XLXI_1/pc_value_carry<1>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_1__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_2__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_2__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_pc_value_carry_2_ "XLXI_1/pc_value_carry<2>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_2__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_3__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_3__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_pc_value_carry_3_ "XLXI_1/pc_value_carry<3>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_3__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_4__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_4__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_pc_value_carry_4_ "XLXI_1/pc_value_carry<4>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_4__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_5__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_5__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_pc_value_carry_5_ "XLXI_1/pc_value_carry<5>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_5__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_6__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_6__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_pc_value_carry_6_ "XLXI_1/pc_value_carry<6>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_6__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_7__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_7__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_pc_value_carry_7_ "XLXI_1/pc_value_carry<7>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_7__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_8__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_8__pc_mid_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_pc_value_carry_8_ "XLXI_1/pc_value_carry<8>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_8__pc_mid_carry_pc_value_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_9__pc_msb_carry_pc_value_xor))
              )
            )
            (net (rename XLXI_1_pc_vector_0_ "XLXI_1/pc_vector<0>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_0__vector_select_mux))
                (portRef S (instanceRef XLXI_1_pc_loop_0__pc_lsb_carry_pc_vector_muxcy))
                (portRef LI (instanceRef XLXI_1_pc_loop_0__pc_lsb_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_pc_vector_1_ "XLXI_1/pc_vector<1>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_1__vector_select_mux))
                (portRef S (instanceRef XLXI_1_pc_loop_1__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef XLXI_1_pc_loop_1__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_pc_vector_2_ "XLXI_1/pc_vector<2>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_2__vector_select_mux))
                (portRef S (instanceRef XLXI_1_pc_loop_2__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef XLXI_1_pc_loop_2__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_pc_vector_3_ "XLXI_1/pc_vector<3>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_3__vector_select_mux))
                (portRef S (instanceRef XLXI_1_pc_loop_3__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef XLXI_1_pc_loop_3__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_pc_vector_4_ "XLXI_1/pc_vector<4>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_4__vector_select_mux))
                (portRef S (instanceRef XLXI_1_pc_loop_4__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef XLXI_1_pc_loop_4__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_pc_vector_5_ "XLXI_1/pc_vector<5>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_5__vector_select_mux))
                (portRef S (instanceRef XLXI_1_pc_loop_5__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef XLXI_1_pc_loop_5__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_pc_vector_6_ "XLXI_1/pc_vector<6>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_6__vector_select_mux))
                (portRef S (instanceRef XLXI_1_pc_loop_6__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef XLXI_1_pc_loop_6__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_pc_vector_7_ "XLXI_1/pc_vector<7>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_7__vector_select_mux))
                (portRef S (instanceRef XLXI_1_pc_loop_7__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef XLXI_1_pc_loop_7__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_pc_vector_8_ "XLXI_1/pc_vector<8>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_8__vector_select_mux))
                (portRef S (instanceRef XLXI_1_pc_loop_8__pc_mid_carry_pc_vector_muxcy))
                (portRef LI (instanceRef XLXI_1_pc_loop_8__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_pc_vector_9_ "XLXI_1/pc_vector<9>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_9__vector_select_mux))
                (portRef LI (instanceRef XLXI_1_pc_loop_9__pc_msb_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_pc_vector_carry_0_ "XLXI_1/pc_vector_carry<0>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_0__pc_lsb_carry_pc_vector_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_1__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_1__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_pc_vector_carry_1_ "XLXI_1/pc_vector_carry<1>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_1__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_2__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_2__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_pc_vector_carry_2_ "XLXI_1/pc_vector_carry<2>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_2__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_3__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_3__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_pc_vector_carry_3_ "XLXI_1/pc_vector_carry<3>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_3__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_4__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_4__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_pc_vector_carry_4_ "XLXI_1/pc_vector_carry<4>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_4__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_5__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_5__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_pc_vector_carry_5_ "XLXI_1/pc_vector_carry<5>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_5__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_6__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_6__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_pc_vector_carry_6_ "XLXI_1/pc_vector_carry<6>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_6__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_7__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_7__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_pc_vector_carry_7_ "XLXI_1/pc_vector_carry<7>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_7__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_8__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_8__pc_mid_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_pc_vector_carry_8_ "XLXI_1/pc_vector_carry<8>")
              (joined
                (portRef O (instanceRef XLXI_1_pc_loop_8__pc_mid_carry_pc_vector_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_9__pc_msb_carry_pc_vector_xor))
              )
            )
            (net (rename XLXI_1_push_or_pop_type "XLXI_1/push_or_pop_type")
              (joined
                (portRef O (instanceRef XLXI_1_push_pop_lut))
                (portRef I3 (instanceRef XLXI_1_stack_count_loop_0__lsb_stack_count_count_lut))
              )
            )
            (net (rename XLXI_1_read_active "XLXI_1/read_active")
              (joined
                (portRef D (instanceRef XLXI_1_read_strobe_flop))
                (portRef O (instanceRef XLXI_1_read_active_lut))
              )
            )
            (net (rename XLXI_1_register_enable "XLXI_1/register_enable")
              (joined
                (portRef O (instanceRef XLXI_1_register_enable_lut))
                (portRef WE (instanceRef XLXI_1_reg_loop_0__register_bit))
                (portRef WE (instanceRef XLXI_1_reg_loop_1__register_bit))
                (portRef WE (instanceRef XLXI_1_reg_loop_2__register_bit))
                (portRef WE (instanceRef XLXI_1_reg_loop_3__register_bit))
                (portRef WE (instanceRef XLXI_1_reg_loop_4__register_bit))
                (portRef WE (instanceRef XLXI_1_reg_loop_5__register_bit))
                (portRef WE (instanceRef XLXI_1_reg_loop_6__register_bit))
                (portRef WE (instanceRef XLXI_1_reg_loop_7__register_bit))
              )
            )
            (net (rename XLXI_1_register_type "XLXI_1/register_type")
              (joined
                (portRef D (instanceRef XLXI_1_register_write_flop))
                (portRef O (instanceRef XLXI_1_register_type_lut))
              )
            )
            (net (rename XLXI_1_register_write "XLXI_1/register_write")
              (joined
                (portRef Q (instanceRef XLXI_1_register_write_flop))
                (portRef I1 (instanceRef XLXI_1_register_enable_lut))
              )
            )
            (net (rename XLXI_1_reset_delay "XLXI_1/reset_delay")
              (joined
                (portRef Q (instanceRef XLXI_1_reset_flop1))
                (portRef D (instanceRef XLXI_1_reset_flop2))
              )
            )
            (net (rename XLXI_1_sel_arith "XLXI_1/sel_arith")
              (joined
                (portRef R (instanceRef XLXI_1_arith_loop_0__arith_flop))
                (portRef R (instanceRef XLXI_1_arith_loop_1__arith_flop))
                (portRef R (instanceRef XLXI_1_arith_loop_2__arith_flop))
                (portRef R (instanceRef XLXI_1_arith_loop_3__arith_flop))
                (portRef R (instanceRef XLXI_1_arith_loop_4__arith_flop))
                (portRef R (instanceRef XLXI_1_arith_loop_5__arith_flop))
                (portRef R (instanceRef XLXI_1_arith_loop_6__arith_flop))
                (portRef R (instanceRef XLXI_1_arith_loop_7__msb_arith_arith_carry_flop))
                (portRef R (instanceRef XLXI_1_arith_loop_7__arith_flop))
                (portRef O (instanceRef XLXI_1_sel_arith_lut))
              )
            )
            (net (rename XLXI_1_sel_arith_carry "XLXI_1/sel_arith_carry")
              (joined
                (portRef O (instanceRef XLXI_1_sel_arith_carry_lut))
                (portRef S (instanceRef XLXI_1_sel_arith_muxcy))
              )
            )
            (net (rename XLXI_1_sel_arith_carry_in "XLXI_1/sel_arith_carry_in")
              (joined
                (portRef O (instanceRef XLXI_1_arith_loop_0__lsb_arith_arith_carry_in_lut))
                (portRef S (instanceRef XLXI_1_arith_loop_0__lsb_arith_arith_carry_in_muxcy))
              )
            )
            (net (rename XLXI_1_sel_carry_0_ "XLXI_1/sel_carry<0>")
              (joined
                (portRef O (instanceRef XLXI_1_sel_shadow_muxcy))
                (portRef CI (instanceRef XLXI_1_sel_shift_muxcy))
              )
            )
            (net (rename XLXI_1_sel_carry_1_ "XLXI_1/sel_carry<1>")
              (joined
                (portRef O (instanceRef XLXI_1_sel_shift_muxcy))
                (portRef CI (instanceRef XLXI_1_sel_arith_muxcy))
              )
            )
            (net (rename XLXI_1_sel_carry_2_ "XLXI_1/sel_carry<2>")
              (joined
                (portRef O (instanceRef XLXI_1_sel_arith_muxcy))
                (portRef CI (instanceRef XLXI_1_sel_parity_muxcy))
              )
            )
            (net (rename XLXI_1_sel_carry_3_ "XLXI_1/sel_carry<3>")
              (joined
                (portRef O (instanceRef XLXI_1_sel_parity_muxcy))
                (portRef CI (instanceRef XLXI_1_carry_xor))
              )
            )
            (net (rename XLXI_1_sel_group "XLXI_1/sel_group")
              (joined
                (portRef Q (instanceRef XLXI_1_sel_group_flop))
                (portRef S (instanceRef XLXI_1_alu_mux_loop_0__shift_in_muxf5))
                (portRef S (instanceRef XLXI_1_alu_mux_loop_1__shift_in_muxf5))
                (portRef S (instanceRef XLXI_1_alu_mux_loop_2__shift_in_muxf5))
                (portRef S (instanceRef XLXI_1_alu_mux_loop_3__shift_in_muxf5))
                (portRef S (instanceRef XLXI_1_alu_mux_loop_4__shift_in_muxf5))
                (portRef S (instanceRef XLXI_1_alu_mux_loop_5__shift_in_muxf5))
                (portRef S (instanceRef XLXI_1_alu_mux_loop_6__shift_in_muxf5))
                (portRef S (instanceRef XLXI_1_alu_mux_loop_7__shift_in_muxf5))
              )
            )
            (net (rename XLXI_1_sel_logical "XLXI_1/sel_logical")
              (joined
                (portRef R (instanceRef XLXI_1_logical_loop_0__logical_flop))
                (portRef R (instanceRef XLXI_1_logical_loop_1__logical_flop))
                (portRef R (instanceRef XLXI_1_logical_loop_2__logical_flop))
                (portRef R (instanceRef XLXI_1_logical_loop_3__logical_flop))
                (portRef R (instanceRef XLXI_1_logical_loop_4__logical_flop))
                (portRef R (instanceRef XLXI_1_logical_loop_5__logical_flop))
                (portRef R (instanceRef XLXI_1_logical_loop_6__logical_flop))
                (portRef R (instanceRef XLXI_1_logical_loop_7__logical_flop))
                (portRef O (instanceRef XLXI_1_sel_logical_lut))
              )
            )
            (net (rename XLXI_1_sel_parity "XLXI_1/sel_parity")
              (joined
                (portRef O (instanceRef XLXI_1_sel_parity_lut))
                (portRef S (instanceRef XLXI_1_sel_parity_muxcy))
              )
            )
            (net (rename XLXI_1_sel_shadow_carry "XLXI_1/sel_shadow_carry")
              (joined
                (portRef O (instanceRef XLXI_1_sel_shadow_carry_lut))
                (portRef S (instanceRef XLXI_1_sel_shadow_muxcy))
              )
            )
            (net (rename XLXI_1_sel_shadow_zero "XLXI_1/sel_shadow_zero")
              (joined
                (portRef O (instanceRef XLXI_1_sel_shadow_zero_lut))
                (portRef S (instanceRef XLXI_1_zero_cymux))
              )
            )
            (net (rename XLXI_1_sel_shift "XLXI_1/sel_shift")
              (joined
                (portRef R (instanceRef XLXI_1_shift_loop_0__shift_flop))
                (portRef R (instanceRef XLXI_1_shift_loop_1__shift_flop))
                (portRef R (instanceRef XLXI_1_shift_loop_2__shift_flop))
                (portRef R (instanceRef XLXI_1_shift_loop_3__shift_flop))
                (portRef R (instanceRef XLXI_1_shift_loop_4__shift_flop))
                (portRef R (instanceRef XLXI_1_shift_loop_5__shift_flop))
                (portRef R (instanceRef XLXI_1_shift_loop_6__shift_flop))
                (portRef R (instanceRef XLXI_1_shift_loop_7__shift_flop))
                (portRef O (instanceRef XLXI_1_sel_shift_inv))
              )
            )
            (net (rename XLXI_1_sel_shift_carry "XLXI_1/sel_shift_carry")
              (joined
                (portRef O (instanceRef XLXI_1_sel_shift_carry_lut))
                (portRef S (instanceRef XLXI_1_sel_shift_muxcy))
              )
            )
            (net (rename XLXI_1_shadow_carry "XLXI_1/shadow_carry")
              (joined
                (portRef Q (instanceRef XLXI_1_shadow_carry_flop))
                (portRef I0 (instanceRef XLXI_1_sel_shadow_carry_lut))
                (portRef DI (instanceRef XLXI_1_sel_shadow_muxcy))
              )
            )
            (net (rename XLXI_1_shadow_zero "XLXI_1/shadow_zero")
              (joined
                (portRef Q (instanceRef XLXI_1_shadow_zero_flop))
                (portRef I0 (instanceRef XLXI_1_sel_shadow_zero_lut))
                (portRef DI (instanceRef XLXI_1_zero_cymux))
              )
            )
            (net (rename XLXI_1_shift_carry "XLXI_1/shift_carry")
              (joined
                (portRef Q (instanceRef XLXI_1_pipeline_bit))
                (portRef I0 (instanceRef XLXI_1_sel_shift_carry_lut))
                (portRef DI (instanceRef XLXI_1_sel_shift_muxcy))
              )
            )
            (net (rename XLXI_1_shift_carry_value "XLXI_1/shift_carry_value")
              (joined
                (portRef D (instanceRef XLXI_1_pipeline_bit))
                (portRef O (instanceRef XLXI_1_shift_carry_lut))
              )
            )
            (net (rename XLXI_1_shift_in "XLXI_1/shift_in")
              (joined
                (portRef O (instanceRef XLXI_1_shift_in_muxf5))
                (portRef I1 (instanceRef XLXI_1_shift_loop_0__lsb_shift_shift_mux_lut))
                (portRef I2 (instanceRef XLXI_1_shift_loop_7__msb_shift_shift_mux_lut))
              )
            )
            (net (rename XLXI_1_shift_result_0_ "XLXI_1/shift_result<0>")
              (joined
                (portRef Q (instanceRef XLXI_1_shift_loop_0__shift_flop))
                (portRef I2 (instanceRef XLXI_1_alu_mux_loop_0__or_lut))
              )
            )
            (net (rename XLXI_1_shift_result_1_ "XLXI_1/shift_result<1>")
              (joined
                (portRef Q (instanceRef XLXI_1_shift_loop_1__shift_flop))
                (portRef I2 (instanceRef XLXI_1_alu_mux_loop_1__or_lut))
              )
            )
            (net (rename XLXI_1_shift_result_2_ "XLXI_1/shift_result<2>")
              (joined
                (portRef Q (instanceRef XLXI_1_shift_loop_2__shift_flop))
                (portRef I2 (instanceRef XLXI_1_alu_mux_loop_2__or_lut))
              )
            )
            (net (rename XLXI_1_shift_result_3_ "XLXI_1/shift_result<3>")
              (joined
                (portRef Q (instanceRef XLXI_1_shift_loop_3__shift_flop))
                (portRef I2 (instanceRef XLXI_1_alu_mux_loop_3__or_lut))
              )
            )
            (net (rename XLXI_1_shift_result_4_ "XLXI_1/shift_result<4>")
              (joined
                (portRef Q (instanceRef XLXI_1_shift_loop_4__shift_flop))
                (portRef I2 (instanceRef XLXI_1_alu_mux_loop_4__or_lut))
              )
            )
            (net (rename XLXI_1_shift_result_5_ "XLXI_1/shift_result<5>")
              (joined
                (portRef Q (instanceRef XLXI_1_shift_loop_5__shift_flop))
                (portRef I2 (instanceRef XLXI_1_alu_mux_loop_5__or_lut))
              )
            )
            (net (rename XLXI_1_shift_result_6_ "XLXI_1/shift_result<6>")
              (joined
                (portRef Q (instanceRef XLXI_1_shift_loop_6__shift_flop))
                (portRef I2 (instanceRef XLXI_1_alu_mux_loop_6__or_lut))
              )
            )
            (net (rename XLXI_1_shift_result_7_ "XLXI_1/shift_result<7>")
              (joined
                (portRef Q (instanceRef XLXI_1_shift_loop_7__shift_flop))
                (portRef I2 (instanceRef XLXI_1_alu_mux_loop_7__or_lut))
              )
            )
            (net (rename XLXI_1_shift_value_0_ "XLXI_1/shift_value<0>")
              (joined
                (portRef D (instanceRef XLXI_1_shift_loop_0__shift_flop))
                (portRef O (instanceRef XLXI_1_shift_loop_0__lsb_shift_shift_mux_lut))
              )
            )
            (net (rename XLXI_1_shift_value_1_ "XLXI_1/shift_value<1>")
              (joined
                (portRef D (instanceRef XLXI_1_shift_loop_1__shift_flop))
                (portRef O (instanceRef XLXI_1_shift_loop_1__mid_shift_shift_mux_lut))
              )
            )
            (net (rename XLXI_1_shift_value_2_ "XLXI_1/shift_value<2>")
              (joined
                (portRef D (instanceRef XLXI_1_shift_loop_2__shift_flop))
                (portRef O (instanceRef XLXI_1_shift_loop_2__mid_shift_shift_mux_lut))
              )
            )
            (net (rename XLXI_1_shift_value_3_ "XLXI_1/shift_value<3>")
              (joined
                (portRef D (instanceRef XLXI_1_shift_loop_3__shift_flop))
                (portRef O (instanceRef XLXI_1_shift_loop_3__mid_shift_shift_mux_lut))
              )
            )
            (net (rename XLXI_1_shift_value_4_ "XLXI_1/shift_value<4>")
              (joined
                (portRef D (instanceRef XLXI_1_shift_loop_4__shift_flop))
                (portRef O (instanceRef XLXI_1_shift_loop_4__mid_shift_shift_mux_lut))
              )
            )
            (net (rename XLXI_1_shift_value_5_ "XLXI_1/shift_value<5>")
              (joined
                (portRef D (instanceRef XLXI_1_shift_loop_5__shift_flop))
                (portRef O (instanceRef XLXI_1_shift_loop_5__mid_shift_shift_mux_lut))
              )
            )
            (net (rename XLXI_1_shift_value_6_ "XLXI_1/shift_value<6>")
              (joined
                (portRef D (instanceRef XLXI_1_shift_loop_6__shift_flop))
                (portRef O (instanceRef XLXI_1_shift_loop_6__mid_shift_shift_mux_lut))
              )
            )
            (net (rename XLXI_1_shift_value_7_ "XLXI_1/shift_value<7>")
              (joined
                (portRef D (instanceRef XLXI_1_shift_loop_7__shift_flop))
                (portRef O (instanceRef XLXI_1_shift_loop_7__msb_shift_shift_mux_lut))
              )
            )
            (net (rename XLXI_1_stack_address_0_ "XLXI_1/stack_address<0>")
              (joined
                (portRef Q (instanceRef XLXI_1_stack_count_loop_0__register_bit))
                (portRef A0 (instanceRef XLXI_1_stack_ram_loop_0__stack_bit))
                (portRef A0 (instanceRef XLXI_1_stack_ram_loop_1__stack_bit))
                (portRef A0 (instanceRef XLXI_1_stack_ram_loop_2__stack_bit))
                (portRef A0 (instanceRef XLXI_1_stack_ram_loop_3__stack_bit))
                (portRef A0 (instanceRef XLXI_1_stack_ram_loop_4__stack_bit))
                (portRef A0 (instanceRef XLXI_1_stack_ram_loop_5__stack_bit))
                (portRef A0 (instanceRef XLXI_1_stack_ram_loop_6__stack_bit))
                (portRef A0 (instanceRef XLXI_1_stack_ram_loop_7__stack_bit))
                (portRef A0 (instanceRef XLXI_1_stack_ram_loop_8__stack_bit))
                (portRef A0 (instanceRef XLXI_1_stack_ram_loop_9__stack_bit))
                (portRef I0 (instanceRef XLXI_1_stack_count_loop_0__lsb_stack_count_count_lut))
                (portRef DI (instanceRef XLXI_1_stack_count_loop_0__lsb_stack_count_count_muxcy))
              )
            )
            (net (rename XLXI_1_stack_address_1_ "XLXI_1/stack_address<1>")
              (joined
                (portRef Q (instanceRef XLXI_1_stack_count_loop_1__register_bit))
                (portRef A1 (instanceRef XLXI_1_stack_ram_loop_0__stack_bit))
                (portRef A1 (instanceRef XLXI_1_stack_ram_loop_1__stack_bit))
                (portRef A1 (instanceRef XLXI_1_stack_ram_loop_2__stack_bit))
                (portRef A1 (instanceRef XLXI_1_stack_ram_loop_3__stack_bit))
                (portRef A1 (instanceRef XLXI_1_stack_ram_loop_4__stack_bit))
                (portRef A1 (instanceRef XLXI_1_stack_ram_loop_5__stack_bit))
                (portRef A1 (instanceRef XLXI_1_stack_ram_loop_6__stack_bit))
                (portRef A1 (instanceRef XLXI_1_stack_ram_loop_7__stack_bit))
                (portRef A1 (instanceRef XLXI_1_stack_ram_loop_8__stack_bit))
                (portRef A1 (instanceRef XLXI_1_stack_ram_loop_9__stack_bit))
                (portRef I0 (instanceRef XLXI_1_stack_count_loop_1__mid_stack_count_count_lut))
                (portRef DI (instanceRef XLXI_1_stack_count_loop_1__mid_stack_count_count_muxcy))
              )
            )
            (net (rename XLXI_1_stack_address_2_ "XLXI_1/stack_address<2>")
              (joined
                (portRef Q (instanceRef XLXI_1_stack_count_loop_2__register_bit))
                (portRef A2 (instanceRef XLXI_1_stack_ram_loop_0__stack_bit))
                (portRef A2 (instanceRef XLXI_1_stack_ram_loop_1__stack_bit))
                (portRef A2 (instanceRef XLXI_1_stack_ram_loop_2__stack_bit))
                (portRef A2 (instanceRef XLXI_1_stack_ram_loop_3__stack_bit))
                (portRef A2 (instanceRef XLXI_1_stack_ram_loop_4__stack_bit))
                (portRef A2 (instanceRef XLXI_1_stack_ram_loop_5__stack_bit))
                (portRef A2 (instanceRef XLXI_1_stack_ram_loop_6__stack_bit))
                (portRef A2 (instanceRef XLXI_1_stack_ram_loop_7__stack_bit))
                (portRef A2 (instanceRef XLXI_1_stack_ram_loop_8__stack_bit))
                (portRef A2 (instanceRef XLXI_1_stack_ram_loop_9__stack_bit))
                (portRef I0 (instanceRef XLXI_1_stack_count_loop_2__mid_stack_count_count_lut))
                (portRef DI (instanceRef XLXI_1_stack_count_loop_2__mid_stack_count_count_muxcy))
              )
            )
            (net (rename XLXI_1_stack_address_3_ "XLXI_1/stack_address<3>")
              (joined
                (portRef Q (instanceRef XLXI_1_stack_count_loop_3__register_bit))
                (portRef A3 (instanceRef XLXI_1_stack_ram_loop_0__stack_bit))
                (portRef A3 (instanceRef XLXI_1_stack_ram_loop_1__stack_bit))
                (portRef A3 (instanceRef XLXI_1_stack_ram_loop_2__stack_bit))
                (portRef A3 (instanceRef XLXI_1_stack_ram_loop_3__stack_bit))
                (portRef A3 (instanceRef XLXI_1_stack_ram_loop_4__stack_bit))
                (portRef A3 (instanceRef XLXI_1_stack_ram_loop_5__stack_bit))
                (portRef A3 (instanceRef XLXI_1_stack_ram_loop_6__stack_bit))
                (portRef A3 (instanceRef XLXI_1_stack_ram_loop_7__stack_bit))
                (portRef A3 (instanceRef XLXI_1_stack_ram_loop_8__stack_bit))
                (portRef A3 (instanceRef XLXI_1_stack_ram_loop_9__stack_bit))
                (portRef I0 (instanceRef XLXI_1_stack_count_loop_3__mid_stack_count_count_lut))
                (portRef DI (instanceRef XLXI_1_stack_count_loop_3__mid_stack_count_count_muxcy))
              )
            )
            (net (rename XLXI_1_stack_address_4_ "XLXI_1/stack_address<4>")
              (joined
                (portRef Q (instanceRef XLXI_1_stack_count_loop_4__register_bit))
                (portRef A4 (instanceRef XLXI_1_stack_ram_loop_0__stack_bit))
                (portRef A4 (instanceRef XLXI_1_stack_ram_loop_1__stack_bit))
                (portRef A4 (instanceRef XLXI_1_stack_ram_loop_2__stack_bit))
                (portRef A4 (instanceRef XLXI_1_stack_ram_loop_3__stack_bit))
                (portRef A4 (instanceRef XLXI_1_stack_ram_loop_4__stack_bit))
                (portRef A4 (instanceRef XLXI_1_stack_ram_loop_5__stack_bit))
                (portRef A4 (instanceRef XLXI_1_stack_ram_loop_6__stack_bit))
                (portRef A4 (instanceRef XLXI_1_stack_ram_loop_7__stack_bit))
                (portRef A4 (instanceRef XLXI_1_stack_ram_loop_8__stack_bit))
                (portRef A4 (instanceRef XLXI_1_stack_ram_loop_9__stack_bit))
                (portRef I0 (instanceRef XLXI_1_stack_count_loop_4__msb_stack_count_count_lut))
              )
            )
            (net (rename XLXI_1_stack_address_carry_0_ "XLXI_1/stack_address_carry<0>")
              (joined
                (portRef O (instanceRef XLXI_1_stack_count_loop_0__lsb_stack_count_count_muxcy))
                (portRef CI (instanceRef XLXI_1_stack_count_loop_1__mid_stack_count_count_muxcy))
                (portRef CI (instanceRef XLXI_1_stack_count_loop_1__mid_stack_count_count_xor))
              )
            )
            (net (rename XLXI_1_stack_address_carry_1_ "XLXI_1/stack_address_carry<1>")
              (joined
                (portRef O (instanceRef XLXI_1_stack_count_loop_1__mid_stack_count_count_muxcy))
                (portRef CI (instanceRef XLXI_1_stack_count_loop_2__mid_stack_count_count_muxcy))
                (portRef CI (instanceRef XLXI_1_stack_count_loop_2__mid_stack_count_count_xor))
              )
            )
            (net (rename XLXI_1_stack_address_carry_2_ "XLXI_1/stack_address_carry<2>")
              (joined
                (portRef O (instanceRef XLXI_1_stack_count_loop_2__mid_stack_count_count_muxcy))
                (portRef CI (instanceRef XLXI_1_stack_count_loop_3__mid_stack_count_count_muxcy))
                (portRef CI (instanceRef XLXI_1_stack_count_loop_3__mid_stack_count_count_xor))
              )
            )
            (net (rename XLXI_1_stack_address_carry_3_ "XLXI_1/stack_address_carry<3>")
              (joined
                (portRef O (instanceRef XLXI_1_stack_count_loop_3__mid_stack_count_count_muxcy))
                (portRef CI (instanceRef XLXI_1_stack_count_loop_4__msb_stack_count_count_xor))
              )
            )
            (net (rename XLXI_1_stack_pop_data_0_ "XLXI_1/stack_pop_data<0>")
              (joined
                (portRef Q (instanceRef XLXI_1_stack_ram_loop_0__stack_flop))
                (portRef I2 (instanceRef XLXI_1_pc_loop_0__vector_select_mux))
              )
            )
            (net (rename XLXI_1_stack_pop_data_1_ "XLXI_1/stack_pop_data<1>")
              (joined
                (portRef Q (instanceRef XLXI_1_stack_ram_loop_1__stack_flop))
                (portRef I2 (instanceRef XLXI_1_pc_loop_1__vector_select_mux))
              )
            )
            (net (rename XLXI_1_stack_pop_data_2_ "XLXI_1/stack_pop_data<2>")
              (joined
                (portRef Q (instanceRef XLXI_1_stack_ram_loop_2__stack_flop))
                (portRef I2 (instanceRef XLXI_1_pc_loop_2__vector_select_mux))
              )
            )
            (net (rename XLXI_1_stack_pop_data_3_ "XLXI_1/stack_pop_data<3>")
              (joined
                (portRef Q (instanceRef XLXI_1_stack_ram_loop_3__stack_flop))
                (portRef I2 (instanceRef XLXI_1_pc_loop_3__vector_select_mux))
              )
            )
            (net (rename XLXI_1_stack_pop_data_4_ "XLXI_1/stack_pop_data<4>")
              (joined
                (portRef Q (instanceRef XLXI_1_stack_ram_loop_4__stack_flop))
                (portRef I2 (instanceRef XLXI_1_pc_loop_4__vector_select_mux))
              )
            )
            (net (rename XLXI_1_stack_pop_data_5_ "XLXI_1/stack_pop_data<5>")
              (joined
                (portRef Q (instanceRef XLXI_1_stack_ram_loop_5__stack_flop))
                (portRef I2 (instanceRef XLXI_1_pc_loop_5__vector_select_mux))
              )
            )
            (net (rename XLXI_1_stack_pop_data_6_ "XLXI_1/stack_pop_data<6>")
              (joined
                (portRef Q (instanceRef XLXI_1_stack_ram_loop_6__stack_flop))
                (portRef I2 (instanceRef XLXI_1_pc_loop_6__vector_select_mux))
              )
            )
            (net (rename XLXI_1_stack_pop_data_7_ "XLXI_1/stack_pop_data<7>")
              (joined
                (portRef Q (instanceRef XLXI_1_stack_ram_loop_7__stack_flop))
                (portRef I2 (instanceRef XLXI_1_pc_loop_7__vector_select_mux))
              )
            )
            (net (rename XLXI_1_stack_pop_data_8_ "XLXI_1/stack_pop_data<8>")
              (joined
                (portRef Q (instanceRef XLXI_1_stack_ram_loop_8__stack_flop))
                (portRef I2 (instanceRef XLXI_1_pc_loop_8__vector_select_mux))
              )
            )
            (net (rename XLXI_1_stack_pop_data_9_ "XLXI_1/stack_pop_data<9>")
              (joined
                (portRef Q (instanceRef XLXI_1_stack_ram_loop_9__stack_flop))
                (portRef I2 (instanceRef XLXI_1_pc_loop_9__vector_select_mux))
              )
            )
            (net (rename XLXI_1_stack_ram_data_0_ "XLXI_1/stack_ram_data<0>")
              (joined
                (portRef D (instanceRef XLXI_1_stack_ram_loop_0__stack_flop))
                (portRef O (instanceRef XLXI_1_stack_ram_loop_0__stack_bit))
              )
            )
            (net (rename XLXI_1_stack_ram_data_1_ "XLXI_1/stack_ram_data<1>")
              (joined
                (portRef D (instanceRef XLXI_1_stack_ram_loop_1__stack_flop))
                (portRef O (instanceRef XLXI_1_stack_ram_loop_1__stack_bit))
              )
            )
            (net (rename XLXI_1_stack_ram_data_2_ "XLXI_1/stack_ram_data<2>")
              (joined
                (portRef D (instanceRef XLXI_1_stack_ram_loop_2__stack_flop))
                (portRef O (instanceRef XLXI_1_stack_ram_loop_2__stack_bit))
              )
            )
            (net (rename XLXI_1_stack_ram_data_3_ "XLXI_1/stack_ram_data<3>")
              (joined
                (portRef D (instanceRef XLXI_1_stack_ram_loop_3__stack_flop))
                (portRef O (instanceRef XLXI_1_stack_ram_loop_3__stack_bit))
              )
            )
            (net (rename XLXI_1_stack_ram_data_4_ "XLXI_1/stack_ram_data<4>")
              (joined
                (portRef D (instanceRef XLXI_1_stack_ram_loop_4__stack_flop))
                (portRef O (instanceRef XLXI_1_stack_ram_loop_4__stack_bit))
              )
            )
            (net (rename XLXI_1_stack_ram_data_5_ "XLXI_1/stack_ram_data<5>")
              (joined
                (portRef D (instanceRef XLXI_1_stack_ram_loop_5__stack_flop))
                (portRef O (instanceRef XLXI_1_stack_ram_loop_5__stack_bit))
              )
            )
            (net (rename XLXI_1_stack_ram_data_6_ "XLXI_1/stack_ram_data<6>")
              (joined
                (portRef D (instanceRef XLXI_1_stack_ram_loop_6__stack_flop))
                (portRef O (instanceRef XLXI_1_stack_ram_loop_6__stack_bit))
              )
            )
            (net (rename XLXI_1_stack_ram_data_7_ "XLXI_1/stack_ram_data<7>")
              (joined
                (portRef D (instanceRef XLXI_1_stack_ram_loop_7__stack_flop))
                (portRef O (instanceRef XLXI_1_stack_ram_loop_7__stack_bit))
              )
            )
            (net (rename XLXI_1_stack_ram_data_8_ "XLXI_1/stack_ram_data<8>")
              (joined
                (portRef D (instanceRef XLXI_1_stack_ram_loop_8__stack_flop))
                (portRef O (instanceRef XLXI_1_stack_ram_loop_8__stack_bit))
              )
            )
            (net (rename XLXI_1_stack_ram_data_9_ "XLXI_1/stack_ram_data<9>")
              (joined
                (portRef D (instanceRef XLXI_1_stack_ram_loop_9__stack_flop))
                (portRef O (instanceRef XLXI_1_stack_ram_loop_9__stack_bit))
              )
            )
            (net (rename XLXI_1_stack_write_enable "XLXI_1/stack_write_enable")
              (joined
                (portRef O (instanceRef XLXI_1_stack_ram_inv))
                (portRef WE (instanceRef XLXI_1_stack_ram_loop_0__stack_bit))
                (portRef WE (instanceRef XLXI_1_stack_ram_loop_1__stack_bit))
                (portRef WE (instanceRef XLXI_1_stack_ram_loop_2__stack_bit))
                (portRef WE (instanceRef XLXI_1_stack_ram_loop_3__stack_bit))
                (portRef WE (instanceRef XLXI_1_stack_ram_loop_4__stack_bit))
                (portRef WE (instanceRef XLXI_1_stack_ram_loop_5__stack_bit))
                (portRef WE (instanceRef XLXI_1_stack_ram_loop_6__stack_bit))
                (portRef WE (instanceRef XLXI_1_stack_ram_loop_7__stack_bit))
                (portRef WE (instanceRef XLXI_1_stack_ram_loop_8__stack_bit))
                (portRef WE (instanceRef XLXI_1_stack_ram_loop_9__stack_bit))
              )
            )
            (net (rename XLXI_1_store_data_0_ "XLXI_1/store_data<0>")
              (joined
                (portRef Q (instanceRef XLXI_1_store_loop_0__store_flop))
                (portRef I2 (instanceRef XLXI_1_alu_mux_loop_0__mux_lut))
              )
            )
            (net (rename XLXI_1_store_data_1_ "XLXI_1/store_data<1>")
              (joined
                (portRef Q (instanceRef XLXI_1_store_loop_1__store_flop))
                (portRef I2 (instanceRef XLXI_1_alu_mux_loop_1__mux_lut))
              )
            )
            (net (rename XLXI_1_store_data_2_ "XLXI_1/store_data<2>")
              (joined
                (portRef Q (instanceRef XLXI_1_store_loop_2__store_flop))
                (portRef I2 (instanceRef XLXI_1_alu_mux_loop_2__mux_lut))
              )
            )
            (net (rename XLXI_1_store_data_3_ "XLXI_1/store_data<3>")
              (joined
                (portRef Q (instanceRef XLXI_1_store_loop_3__store_flop))
                (portRef I2 (instanceRef XLXI_1_alu_mux_loop_3__mux_lut))
              )
            )
            (net (rename XLXI_1_store_data_4_ "XLXI_1/store_data<4>")
              (joined
                (portRef Q (instanceRef XLXI_1_store_loop_4__store_flop))
                (portRef I2 (instanceRef XLXI_1_alu_mux_loop_4__mux_lut))
              )
            )
            (net (rename XLXI_1_store_data_5_ "XLXI_1/store_data<5>")
              (joined
                (portRef Q (instanceRef XLXI_1_store_loop_5__store_flop))
                (portRef I2 (instanceRef XLXI_1_alu_mux_loop_5__mux_lut))
              )
            )
            (net (rename XLXI_1_store_data_6_ "XLXI_1/store_data<6>")
              (joined
                (portRef Q (instanceRef XLXI_1_store_loop_6__store_flop))
                (portRef I2 (instanceRef XLXI_1_alu_mux_loop_6__mux_lut))
              )
            )
            (net (rename XLXI_1_store_data_7_ "XLXI_1/store_data<7>")
              (joined
                (portRef Q (instanceRef XLXI_1_store_loop_7__store_flop))
                (portRef I2 (instanceRef XLXI_1_alu_mux_loop_7__mux_lut))
              )
            )
            (net (rename XLXI_1_sy_0_ "XLXI_1/sy<0>")
              (joined
                (portRef DPO (instanceRef XLXI_1_reg_loop_0__register_bit))
                (portRef I2 (instanceRef XLXI_1_reg_loop_0__operand_select_mux))
              )
            )
            (net (rename XLXI_1_sy_1_ "XLXI_1/sy<1>")
              (joined
                (portRef DPO (instanceRef XLXI_1_reg_loop_1__register_bit))
                (portRef I2 (instanceRef XLXI_1_reg_loop_1__operand_select_mux))
              )
            )
            (net (rename XLXI_1_sy_2_ "XLXI_1/sy<2>")
              (joined
                (portRef DPO (instanceRef XLXI_1_reg_loop_2__register_bit))
                (portRef I2 (instanceRef XLXI_1_reg_loop_2__operand_select_mux))
              )
            )
            (net (rename XLXI_1_sy_3_ "XLXI_1/sy<3>")
              (joined
                (portRef DPO (instanceRef XLXI_1_reg_loop_3__register_bit))
                (portRef I2 (instanceRef XLXI_1_reg_loop_3__operand_select_mux))
              )
            )
            (net (rename XLXI_1_sy_4_ "XLXI_1/sy<4>")
              (joined
                (portRef DPO (instanceRef XLXI_1_reg_loop_4__register_bit))
                (portRef I2 (instanceRef XLXI_1_reg_loop_4__operand_select_mux))
              )
            )
            (net (rename XLXI_1_sy_5_ "XLXI_1/sy<5>")
              (joined
                (portRef DPO (instanceRef XLXI_1_reg_loop_5__register_bit))
                (portRef I2 (instanceRef XLXI_1_reg_loop_5__operand_select_mux))
              )
            )
            (net (rename XLXI_1_sy_6_ "XLXI_1/sy<6>")
              (joined
                (portRef DPO (instanceRef XLXI_1_reg_loop_6__register_bit))
                (portRef I2 (instanceRef XLXI_1_reg_loop_6__operand_select_mux))
              )
            )
            (net (rename XLXI_1_sy_7_ "XLXI_1/sy<7>")
              (joined
                (portRef DPO (instanceRef XLXI_1_reg_loop_7__register_bit))
                (portRef I2 (instanceRef XLXI_1_reg_loop_7__operand_select_mux))
              )
            )
            (net (rename XLXI_1_t_state "XLXI_1/t_state")
              (joined
                (portRef Q (instanceRef XLXI_1_toggle_flop))
                (portRef I0 (instanceRef XLXI_1_t_state_lut))
                (portRef I0 (instanceRef XLXI_1_int_pulse_lut))
                (portRef I0 (instanceRef XLXI_1_flag_enable_lut))
                (portRef I (instanceRef XLXI_1_invert_enable))
                (portRef I0 (instanceRef XLXI_1_register_enable_lut))
                (portRef I0 (instanceRef XLXI_1_memory_enable_lut))
                (portRef I0 (instanceRef XLXI_1_write_active_lut))
                (portRef I0 (instanceRef XLXI_1_read_active_lut))
                (portRef I (instanceRef XLXI_1_stack_ram_inv))
                (portRef I1 (instanceRef XLXI_1_stack_count_loop_0__lsb_stack_count_count_lut))
                (portRef I1 (instanceRef XLXI_1_stack_count_loop_1__mid_stack_count_count_lut))
                (portRef I1 (instanceRef XLXI_1_stack_count_loop_2__mid_stack_count_count_lut))
                (portRef I1 (instanceRef XLXI_1_stack_count_loop_3__mid_stack_count_count_lut))
                (portRef I1 (instanceRef XLXI_1_stack_count_loop_4__msb_stack_count_count_lut))
              )
            )
            (net (rename XLXI_1_valid_to_move "XLXI_1/valid_to_move")
              (joined
                (portRef O (instanceRef XLXI_1_valid_move_lut))
                (portRef I2 (instanceRef XLXI_1_stack_count_loop_0__lsb_stack_count_count_lut))
                (portRef I2 (instanceRef XLXI_1_stack_count_loop_1__mid_stack_count_count_lut))
                (portRef I2 (instanceRef XLXI_1_stack_count_loop_2__mid_stack_count_count_lut))
                (portRef I2 (instanceRef XLXI_1_stack_count_loop_3__mid_stack_count_count_lut))
                (portRef I2 (instanceRef XLXI_1_stack_count_loop_4__msb_stack_count_count_lut))
              )
            )
            (net (rename XLXI_1_write_active "XLXI_1/write_active")
              (joined
                (portRef D (instanceRef XLXI_1_write_strobe_flop))
                (portRef O (instanceRef XLXI_1_write_active_lut))
              )
            )
            (net (rename XLXI_1_zero_carry "XLXI_1/zero_carry")
              (joined
                (portRef O (instanceRef XLXI_1_zero_cymux))
                (portRef CI (instanceRef XLXI_1_zero_xor))
              )
            )
            (net (rename XLXI_1_zero_fast_route "XLXI_1/zero_fast_route")
              (joined
                (portRef D (instanceRef XLXI_1_zero_flag_flop))
                (portRef O (instanceRef XLXI_1_zero_xor))
              )
            )
            (net (rename XLXI_1_zero_flag "XLXI_1/zero_flag")
              (joined
                (portRef D (instanceRef XLXI_1_shadow_zero_flop))
                (portRef Q (instanceRef XLXI_1_zero_flag_flop))
                (portRef I1 (instanceRef XLXI_1_condition_met_lut))
              )
            )
            (net (rename XLXI_3_output_v_0_ "XLXI_3/output_v<0>")
              (joined
                (portRef Q (instanceRef XLXI_3_output_v_0))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_0__mux_lut))
              )
            )
            (net (rename XLXI_3_output_v_1_ "XLXI_3/output_v<1>")
              (joined
                (portRef Q (instanceRef XLXI_3_output_v_1))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_1__mux_lut))
              )
            )
            (net (rename XLXI_3_output_v_2_ "XLXI_3/output_v<2>")
              (joined
                (portRef Q (instanceRef XLXI_3_output_v_2))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_2__mux_lut))
              )
            )
            (net (rename XLXI_3_output_v_3_ "XLXI_3/output_v<3>")
              (joined
                (portRef Q (instanceRef XLXI_3_output_v_3))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_3__mux_lut))
              )
            )
            (net (rename XLXI_3_output_v_4_ "XLXI_3/output_v<4>")
              (joined
                (portRef Q (instanceRef XLXI_3_output_v_4))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_4__mux_lut))
              )
            )
            (net (rename XLXI_3_output_v_5_ "XLXI_3/output_v<5>")
              (joined
                (portRef Q (instanceRef XLXI_3_output_v_5))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_5__mux_lut))
              )
            )
            (net (rename XLXI_3_output_v_6_ "XLXI_3/output_v<6>")
              (joined
                (portRef Q (instanceRef XLXI_3_output_v_6))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_6__mux_lut))
              )
            )
            (net (rename XLXI_3_output_v_7_ "XLXI_3/output_v<7>")
              (joined
                (portRef Q (instanceRef XLXI_3_output_v_7))
                (portRef I1 (instanceRef XLXI_1_alu_mux_loop_7__mux_lut))
              )
            )
            (net (rename XLXI_3_output_v_cmp_eq000025 "XLXI_3/output_v_cmp_eq000025")
              (joined
                (portRef O (instanceRef XLXI_6_output_v_cmp_eq000024))
                (portRef I3 (instanceRef XLXI_6_output_v_cmp_eq0000251))
                (portRef I3 (instanceRef XLXI_3_output_v_cmp_eq0000261))
              )
            )
            (net (rename XLXI_3_output_v_cmp_eq000026 "XLXI_3/output_v_cmp_eq000026")
              (joined
                (portRef O (instanceRef XLXI_3_output_v_cmp_eq0000261))
                (portRef I0 (instanceRef XLXI_3_output_v_cmp_eq000026_f5))
              )
            )
            (net (rename XLXI_3_output_v_not0001_inv "XLXI_3/output_v_not0001_inv")
              (joined
                (portRef CE (instanceRef XLXI_3_output_v_0))
                (portRef CE (instanceRef XLXI_3_output_v_1))
                (portRef CE (instanceRef XLXI_3_output_v_2))
                (portRef CE (instanceRef XLXI_3_output_v_3))
                (portRef CE (instanceRef XLXI_3_output_v_4))
                (portRef CE (instanceRef XLXI_3_output_v_5))
                (portRef CE (instanceRef XLXI_3_output_v_6))
                (portRef CE (instanceRef XLXI_3_output_v_7))
                (portRef O (instanceRef XLXI_3_output_v_cmp_eq000026_f5))
              )
            )
            (net (rename XLXI_6_output_v_0_ "XLXI_6/output_v<0>")
              (joined
                (portRef Q (instanceRef XLXI_6_output_v_0))
                (portRef I (instanceRef leds_0_OBUF))
              )
            )
            (net (rename XLXI_6_output_v_1_ "XLXI_6/output_v<1>")
              (joined
                (portRef Q (instanceRef XLXI_6_output_v_1))
                (portRef I (instanceRef leds_1_OBUF))
              )
            )
            (net (rename XLXI_6_output_v_2_ "XLXI_6/output_v<2>")
              (joined
                (portRef Q (instanceRef XLXI_6_output_v_2))
                (portRef I (instanceRef leds_2_OBUF))
              )
            )
            (net (rename XLXI_6_output_v_3_ "XLXI_6/output_v<3>")
              (joined
                (portRef Q (instanceRef XLXI_6_output_v_3))
                (portRef I (instanceRef leds_3_OBUF))
              )
            )
            (net (rename XLXI_6_output_v_4_ "XLXI_6/output_v<4>")
              (joined
                (portRef Q (instanceRef XLXI_6_output_v_4))
                (portRef I (instanceRef leds_4_OBUF))
              )
            )
            (net (rename XLXI_6_output_v_5_ "XLXI_6/output_v<5>")
              (joined
                (portRef Q (instanceRef XLXI_6_output_v_5))
                (portRef I (instanceRef leds_5_OBUF))
              )
            )
            (net (rename XLXI_6_output_v_6_ "XLXI_6/output_v<6>")
              (joined
                (portRef Q (instanceRef XLXI_6_output_v_6))
                (portRef I (instanceRef leds_6_OBUF))
              )
            )
            (net (rename XLXI_6_output_v_7_ "XLXI_6/output_v<7>")
              (joined
                (portRef Q (instanceRef XLXI_6_output_v_7))
                (portRef I (instanceRef leds_7_OBUF))
              )
            )
            (net (rename XLXI_6_output_v_cmp_eq0000 "XLXI_6/output_v_cmp_eq0000")
              (joined
                (portRef CE (instanceRef XLXI_6_output_v_0))
                (portRef CE (instanceRef XLXI_6_output_v_1))
                (portRef CE (instanceRef XLXI_6_output_v_2))
                (portRef CE (instanceRef XLXI_6_output_v_3))
                (portRef CE (instanceRef XLXI_6_output_v_4))
                (portRef CE (instanceRef XLXI_6_output_v_5))
                (portRef CE (instanceRef XLXI_6_output_v_6))
                (portRef CE (instanceRef XLXI_6_output_v_7))
                (portRef O (instanceRef XLXI_6_output_v_cmp_eq000025_f5))
              )
            )
            (net (rename XLXI_6_output_v_cmp_eq000025 "XLXI_6/output_v_cmp_eq000025")
              (joined
                (portRef O (instanceRef XLXI_6_output_v_cmp_eq0000251))
                (portRef I0 (instanceRef XLXI_6_output_v_cmp_eq000025_f5))
              )
            )
            (net XLXN_14
              (joined
                (portRef C (instanceRef XLXI_3_output_v_0))
                (portRef C (instanceRef XLXI_3_output_v_1))
                (portRef C (instanceRef XLXI_3_output_v_2))
                (portRef C (instanceRef XLXI_3_output_v_3))
                (portRef C (instanceRef XLXI_3_output_v_4))
                (portRef C (instanceRef XLXI_3_output_v_5))
                (portRef C (instanceRef XLXI_3_output_v_6))
                (portRef C (instanceRef XLXI_3_output_v_7))
                (portRef Q (instanceRef XLXI_1_read_strobe_flop))
              )
            )
            (net (rename XLXN_1_0_ "XLXN_1<0>")
              (joined
                (portRef I1 (instanceRef XLXI_1_int_value_lut))
                (portRef I1 (instanceRef XLXI_1_pc_loop_0__vector_select_mux))
                (portRef I1 (instanceRef XLXI_1_reg_loop_0__operand_select_mux))
                (portRef I2 (instanceRef XLXI_1_high_shift_in_lut))
                (portRef (member DO 15) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_1_10_ "XLXN_1<10>")
              (joined
                (portRef I2 (instanceRef XLXI_1_condition_met_lut))
                (portRef A2 (instanceRef XLXI_1_reg_loop_0__register_bit))
                (portRef A2 (instanceRef XLXI_1_reg_loop_1__register_bit))
                (portRef A2 (instanceRef XLXI_1_reg_loop_2__register_bit))
                (portRef A2 (instanceRef XLXI_1_reg_loop_3__register_bit))
                (portRef A2 (instanceRef XLXI_1_reg_loop_4__register_bit))
                (portRef A2 (instanceRef XLXI_1_reg_loop_5__register_bit))
                (portRef A2 (instanceRef XLXI_1_reg_loop_6__register_bit))
                (portRef A2 (instanceRef XLXI_1_reg_loop_7__register_bit))
                (portRef (member DO 5) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_1_11_ "XLXN_1<11>")
              (joined
                (portRef I3 (instanceRef XLXI_1_condition_met_lut))
                (portRef A3 (instanceRef XLXI_1_reg_loop_0__register_bit))
                (portRef A3 (instanceRef XLXI_1_reg_loop_1__register_bit))
                (portRef A3 (instanceRef XLXI_1_reg_loop_2__register_bit))
                (portRef A3 (instanceRef XLXI_1_reg_loop_3__register_bit))
                (portRef A3 (instanceRef XLXI_1_reg_loop_4__register_bit))
                (portRef A3 (instanceRef XLXI_1_reg_loop_5__register_bit))
                (portRef A3 (instanceRef XLXI_1_reg_loop_6__register_bit))
                (portRef A3 (instanceRef XLXI_1_reg_loop_7__register_bit))
                (portRef (member DO 4) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_1_12_ "XLXN_1<12>")
              (joined
                (portRef I0 (instanceRef XLXI_1_normal_count_lut))
                (portRef I0 (instanceRef XLXI_1_valid_move_lut))
                (portRef I0 (instanceRef XLXI_1_reg_loop_0__operand_select_mux))
                (portRef I0 (instanceRef XLXI_1_reg_loop_1__operand_select_mux))
                (portRef I0 (instanceRef XLXI_1_reg_loop_2__operand_select_mux))
                (portRef I0 (instanceRef XLXI_1_reg_loop_3__operand_select_mux))
                (portRef I0 (instanceRef XLXI_1_reg_loop_4__operand_select_mux))
                (portRef I0 (instanceRef XLXI_1_reg_loop_5__operand_select_mux))
                (portRef I0 (instanceRef XLXI_1_reg_loop_6__operand_select_mux))
                (portRef I0 (instanceRef XLXI_1_reg_loop_7__operand_select_mux))
                (portRef (member DO 3) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_1_13_ "XLXN_1<13>")
              (joined
                (portRef I1 (instanceRef XLXI_1_sel_parity_lut))
                (portRef CI (instanceRef XLXI_1_pc_loop_0__pc_lsb_carry_pc_vector_muxcy))
                (portRef CI (instanceRef XLXI_1_pc_loop_0__pc_lsb_carry_pc_vector_xor))
                (portRef I1 (instanceRef XLXI_1_memory_enable_lut))
                (portRef I2 (instanceRef XLXI_1_logical_loop_0__logical_lut))
                (portRef I2 (instanceRef XLXI_1_logical_loop_1__logical_lut))
                (portRef I2 (instanceRef XLXI_1_logical_loop_2__logical_lut))
                (portRef I2 (instanceRef XLXI_1_logical_loop_3__logical_lut))
                (portRef I2 (instanceRef XLXI_1_logical_loop_4__logical_lut))
                (portRef I2 (instanceRef XLXI_1_logical_loop_5__logical_lut))
                (portRef I2 (instanceRef XLXI_1_logical_loop_6__logical_lut))
                (portRef I2 (instanceRef XLXI_1_logical_loop_7__logical_lut))
                (portRef I0 (instanceRef XLXI_1_arith_loop_0__lsb_arith_arith_carry_in_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_0__mux_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_1__mux_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_2__mux_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_3__mux_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_4__mux_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_5__mux_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_6__mux_lut))
                (portRef I0 (instanceRef XLXI_1_alu_mux_loop_7__mux_lut))
                (portRef I1 (instanceRef XLXI_1_io_decode_lut))
                (portRef (member DO 2) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_1_14_ "XLXN_1<14>")
              (joined
                (portRef I0 (instanceRef XLXI_1_move_group_lut))
                (portRef I0 (instanceRef XLXI_1_call_type_lut))
                (portRef I0 (instanceRef XLXI_1_push_pop_lut))
                (portRef I0 (instanceRef XLXI_1_flag_type_lut))
                (portRef I2 (instanceRef XLXI_1_memory_enable_lut))
                (portRef I0 (instanceRef XLXI_1_sel_logical_lut))
                (portRef I3 (instanceRef XLXI_1_logical_loop_0__logical_lut))
                (portRef I3 (instanceRef XLXI_1_logical_loop_1__logical_lut))
                (portRef I3 (instanceRef XLXI_1_logical_loop_2__logical_lut))
                (portRef I3 (instanceRef XLXI_1_logical_loop_3__logical_lut))
                (portRef I3 (instanceRef XLXI_1_logical_loop_4__logical_lut))
                (portRef I3 (instanceRef XLXI_1_logical_loop_5__logical_lut))
                (portRef I3 (instanceRef XLXI_1_logical_loop_6__logical_lut))
                (portRef I3 (instanceRef XLXI_1_logical_loop_7__logical_lut))
                (portRef I0 (instanceRef XLXI_1_sel_arith_lut))
                (portRef I1 (instanceRef XLXI_1_arith_loop_0__lsb_arith_arith_carry_in_lut))
                (portRef I2 (instanceRef XLXI_1_arith_loop_0__arith_lut))
                (portRef I2 (instanceRef XLXI_1_arith_loop_1__arith_lut))
                (portRef I2 (instanceRef XLXI_1_arith_loop_2__arith_lut))
                (portRef I2 (instanceRef XLXI_1_arith_loop_3__arith_lut))
                (portRef I2 (instanceRef XLXI_1_arith_loop_4__arith_lut))
                (portRef I2 (instanceRef XLXI_1_arith_loop_5__arith_lut))
                (portRef I2 (instanceRef XLXI_1_arith_loop_6__arith_lut))
                (portRef I0 (instanceRef XLXI_1_arith_loop_7__msb_arith_arith_carry_out_lut))
                (portRef I2 (instanceRef XLXI_1_arith_loop_7__arith_lut))
                (portRef I0 (instanceRef XLXI_1_input_fetch_type_lut))
                (portRef I2 (instanceRef XLXI_1_io_decode_lut))
                (portRef (member DO 1) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_1_15_ "XLXN_1<15>")
              (joined
                (portRef I1 (instanceRef XLXI_1_int_update_lut))
                (portRef I1 (instanceRef XLXI_1_move_group_lut))
                (portRef I1 (instanceRef XLXI_1_call_type_lut))
                (portRef I1 (instanceRef XLXI_1_push_pop_lut))
                (portRef I1 (instanceRef XLXI_1_flag_type_lut))
                (portRef I2 (instanceRef XLXI_1_sel_parity_lut))
                (portRef I1 (instanceRef XLXI_1_sel_shift_carry_lut))
                (portRef I0 (instanceRef XLXI_1_pc_loop_0__vector_select_mux))
                (portRef I0 (instanceRef XLXI_1_pc_loop_1__vector_select_mux))
                (portRef I0 (instanceRef XLXI_1_pc_loop_2__vector_select_mux))
                (portRef I0 (instanceRef XLXI_1_pc_loop_3__vector_select_mux))
                (portRef I0 (instanceRef XLXI_1_pc_loop_4__vector_select_mux))
                (portRef I0 (instanceRef XLXI_1_pc_loop_5__vector_select_mux))
                (portRef I0 (instanceRef XLXI_1_pc_loop_6__vector_select_mux))
                (portRef I0 (instanceRef XLXI_1_pc_loop_7__vector_select_mux))
                (portRef I0 (instanceRef XLXI_1_pc_loop_8__vector_select_mux))
                (portRef I0 (instanceRef XLXI_1_pc_loop_9__vector_select_mux))
                (portRef I1 (instanceRef XLXI_1_register_type_lut))
                (portRef I1 (instanceRef XLXI_1_memory_type_lut))
                (portRef I1 (instanceRef XLXI_1_sel_logical_lut))
                (portRef I1 (instanceRef XLXI_1_sel_arith_lut))
                (portRef I1 (instanceRef XLXI_1_input_fetch_type_lut))
                (portRef I1 (instanceRef XLXI_1_write_active_lut))
                (portRef I1 (instanceRef XLXI_1_read_active_lut))
                (portRef (member DO 0) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_1_16_ "XLXN_1<16>")
              (joined
                (portRef I2 (instanceRef XLXI_1_int_update_lut))
                (portRef I2 (instanceRef XLXI_1_move_group_lut))
                (portRef I2 (instanceRef XLXI_1_call_type_lut))
                (portRef I2 (instanceRef XLXI_1_push_pop_lut))
                (portRef I2 (instanceRef XLXI_1_flag_type_lut))
                (portRef I1 (instanceRef XLXI_1_sel_shadow_zero_lut))
                (portRef I3 (instanceRef XLXI_1_sel_parity_lut))
                (portRef I1 (instanceRef XLXI_1_sel_arith_carry_lut))
                (portRef I2 (instanceRef XLXI_1_register_type_lut))
                (portRef I2 (instanceRef XLXI_1_memory_type_lut))
                (portRef I2 (instanceRef XLXI_1_sel_logical_lut))
                (portRef I2 (instanceRef XLXI_1_sel_arith_lut))
                (portRef I2 (instanceRef XLXI_1_input_fetch_type_lut))
                (portRef I3 (instanceRef XLXI_1_io_decode_lut))
                (portRef (member DOP 1) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_1_17_ "XLXN_1<17>")
              (joined
                (portRef I3 (instanceRef XLXI_1_int_update_lut))
                (portRef I3 (instanceRef XLXI_1_move_group_lut))
                (portRef I3 (instanceRef XLXI_1_call_type_lut))
                (portRef I3 (instanceRef XLXI_1_push_pop_lut))
                (portRef I3 (instanceRef XLXI_1_flag_type_lut))
                (portRef I2 (instanceRef XLXI_1_sel_shadow_zero_lut))
                (portRef I2 (instanceRef XLXI_1_sel_arith_carry_lut))
                (portRef I1 (instanceRef XLXI_1_sel_shadow_carry_lut))
                (portRef I3 (instanceRef XLXI_1_register_type_lut))
                (portRef I3 (instanceRef XLXI_1_memory_type_lut))
                (portRef I3 (instanceRef XLXI_1_sel_logical_lut))
                (portRef I (instanceRef XLXI_1_sel_shift_inv))
                (portRef I3 (instanceRef XLXI_1_input_fetch_type_lut))
                (portRef I2 (instanceRef XLXI_1_write_active_lut))
                (portRef I2 (instanceRef XLXI_1_read_active_lut))
                (portRef (member DOP 0) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_1_1_ "XLXN_1<1>")
              (joined
                (portRef I1 (instanceRef XLXI_1_pc_loop_1__vector_select_mux))
                (portRef I1 (instanceRef XLXI_1_reg_loop_1__operand_select_mux))
                (portRef I0 (instanceRef XLXI_1_high_shift_in_lut))
                (portRef I0 (instanceRef XLXI_1_low_shift_in_lut))
                (portRef (member DO 14) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_1_2_ "XLXN_1<2>")
              (joined
                (portRef I1 (instanceRef XLXI_1_pc_loop_2__vector_select_mux))
                (portRef I1 (instanceRef XLXI_1_reg_loop_2__operand_select_mux))
                (portRef S (instanceRef XLXI_1_shift_in_muxf5))
                (portRef (member DO 13) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_1_3_ "XLXN_1<3>")
              (joined
                (portRef I1 (instanceRef XLXI_1_pc_loop_3__vector_select_mux))
                (portRef I1 (instanceRef XLXI_1_reg_loop_3__operand_select_mux))
                (portRef I0 (instanceRef XLXI_1_shift_carry_lut))
                (portRef I0 (instanceRef XLXI_1_shift_loop_0__lsb_shift_shift_mux_lut))
                (portRef I0 (instanceRef XLXI_1_shift_loop_1__mid_shift_shift_mux_lut))
                (portRef I0 (instanceRef XLXI_1_shift_loop_2__mid_shift_shift_mux_lut))
                (portRef I0 (instanceRef XLXI_1_shift_loop_3__mid_shift_shift_mux_lut))
                (portRef I0 (instanceRef XLXI_1_shift_loop_4__mid_shift_shift_mux_lut))
                (portRef I0 (instanceRef XLXI_1_shift_loop_5__mid_shift_shift_mux_lut))
                (portRef I0 (instanceRef XLXI_1_shift_loop_6__mid_shift_shift_mux_lut))
                (portRef I0 (instanceRef XLXI_1_shift_loop_7__msb_shift_shift_mux_lut))
                (portRef (member DO 12) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_1_4_ "XLXN_1<4>")
              (joined
                (portRef I1 (instanceRef XLXI_1_pc_loop_4__vector_select_mux))
                (portRef DPRA0 (instanceRef XLXI_1_reg_loop_0__register_bit))
                (portRef DPRA0 (instanceRef XLXI_1_reg_loop_1__register_bit))
                (portRef DPRA0 (instanceRef XLXI_1_reg_loop_2__register_bit))
                (portRef DPRA0 (instanceRef XLXI_1_reg_loop_3__register_bit))
                (portRef DPRA0 (instanceRef XLXI_1_reg_loop_4__register_bit))
                (portRef I1 (instanceRef XLXI_1_reg_loop_4__operand_select_mux))
                (portRef DPRA0 (instanceRef XLXI_1_reg_loop_5__register_bit))
                (portRef DPRA0 (instanceRef XLXI_1_reg_loop_6__register_bit))
                (portRef DPRA0 (instanceRef XLXI_1_reg_loop_7__register_bit))
                (portRef (member DO 11) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_1_5_ "XLXN_1<5>")
              (joined
                (portRef I1 (instanceRef XLXI_1_pc_loop_5__vector_select_mux))
                (portRef DPRA1 (instanceRef XLXI_1_reg_loop_0__register_bit))
                (portRef DPRA1 (instanceRef XLXI_1_reg_loop_1__register_bit))
                (portRef DPRA1 (instanceRef XLXI_1_reg_loop_2__register_bit))
                (portRef DPRA1 (instanceRef XLXI_1_reg_loop_3__register_bit))
                (portRef DPRA1 (instanceRef XLXI_1_reg_loop_4__register_bit))
                (portRef DPRA1 (instanceRef XLXI_1_reg_loop_5__register_bit))
                (portRef I1 (instanceRef XLXI_1_reg_loop_5__operand_select_mux))
                (portRef DPRA1 (instanceRef XLXI_1_reg_loop_6__register_bit))
                (portRef DPRA1 (instanceRef XLXI_1_reg_loop_7__register_bit))
                (portRef (member DO 10) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_1_6_ "XLXN_1<6>")
              (joined
                (portRef I1 (instanceRef XLXI_1_pc_loop_6__vector_select_mux))
                (portRef DPRA2 (instanceRef XLXI_1_reg_loop_0__register_bit))
                (portRef DPRA2 (instanceRef XLXI_1_reg_loop_1__register_bit))
                (portRef DPRA2 (instanceRef XLXI_1_reg_loop_2__register_bit))
                (portRef DPRA2 (instanceRef XLXI_1_reg_loop_3__register_bit))
                (portRef DPRA2 (instanceRef XLXI_1_reg_loop_4__register_bit))
                (portRef DPRA2 (instanceRef XLXI_1_reg_loop_5__register_bit))
                (portRef DPRA2 (instanceRef XLXI_1_reg_loop_6__register_bit))
                (portRef I1 (instanceRef XLXI_1_reg_loop_6__operand_select_mux))
                (portRef DPRA2 (instanceRef XLXI_1_reg_loop_7__register_bit))
                (portRef (member DO 9) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_1_7_ "XLXN_1<7>")
              (joined
                (portRef I1 (instanceRef XLXI_1_pc_loop_7__vector_select_mux))
                (portRef DPRA3 (instanceRef XLXI_1_reg_loop_0__register_bit))
                (portRef DPRA3 (instanceRef XLXI_1_reg_loop_1__register_bit))
                (portRef DPRA3 (instanceRef XLXI_1_reg_loop_2__register_bit))
                (portRef DPRA3 (instanceRef XLXI_1_reg_loop_3__register_bit))
                (portRef DPRA3 (instanceRef XLXI_1_reg_loop_4__register_bit))
                (portRef DPRA3 (instanceRef XLXI_1_reg_loop_5__register_bit))
                (portRef DPRA3 (instanceRef XLXI_1_reg_loop_6__register_bit))
                (portRef DPRA3 (instanceRef XLXI_1_reg_loop_7__register_bit))
                (portRef I1 (instanceRef XLXI_1_reg_loop_7__operand_select_mux))
                (portRef (member DO 8) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_1_8_ "XLXN_1<8>")
              (joined
                (portRef I1 (instanceRef XLXI_1_pc_loop_8__vector_select_mux))
                (portRef A0 (instanceRef XLXI_1_reg_loop_0__register_bit))
                (portRef A0 (instanceRef XLXI_1_reg_loop_1__register_bit))
                (portRef A0 (instanceRef XLXI_1_reg_loop_2__register_bit))
                (portRef A0 (instanceRef XLXI_1_reg_loop_3__register_bit))
                (portRef A0 (instanceRef XLXI_1_reg_loop_4__register_bit))
                (portRef A0 (instanceRef XLXI_1_reg_loop_5__register_bit))
                (portRef A0 (instanceRef XLXI_1_reg_loop_6__register_bit))
                (portRef A0 (instanceRef XLXI_1_reg_loop_7__register_bit))
                (portRef (member DO 7) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_1_9_ "XLXN_1<9>")
              (joined
                (portRef I1 (instanceRef XLXI_1_pc_loop_9__vector_select_mux))
                (portRef A1 (instanceRef XLXI_1_reg_loop_0__register_bit))
                (portRef A1 (instanceRef XLXI_1_reg_loop_1__register_bit))
                (portRef A1 (instanceRef XLXI_1_reg_loop_2__register_bit))
                (portRef A1 (instanceRef XLXI_1_reg_loop_3__register_bit))
                (portRef A1 (instanceRef XLXI_1_reg_loop_4__register_bit))
                (portRef A1 (instanceRef XLXI_1_reg_loop_5__register_bit))
                (portRef A1 (instanceRef XLXI_1_reg_loop_6__register_bit))
                (portRef A1 (instanceRef XLXI_1_reg_loop_7__register_bit))
                (portRef (member DO 6) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_21_0_ "XLXN_21<0>")
              (joined
                (portRef D (instanceRef XLXI_6_output_v_0))
                (portRef SPO (instanceRef XLXI_1_reg_loop_0__register_bit))
                (portRef D (instanceRef XLXI_1_store_loop_0__memory_bit))
                (portRef I1 (instanceRef XLXI_1_logical_loop_0__logical_lut))
                (portRef I1 (instanceRef XLXI_1_high_shift_in_lut))
                (portRef I2 (instanceRef XLXI_1_shift_carry_lut))
                (portRef I1 (instanceRef XLXI_1_shift_loop_1__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef XLXI_1_arith_loop_0__lsb_arith_arith_muxcy))
                (portRef I0 (instanceRef XLXI_1_arith_loop_0__arith_lut))
              )
            )
            (net (rename XLXN_21_1_ "XLXN_21<1>")
              (joined
                (portRef D (instanceRef XLXI_6_output_v_1))
                (portRef SPO (instanceRef XLXI_1_reg_loop_1__register_bit))
                (portRef D (instanceRef XLXI_1_store_loop_1__memory_bit))
                (portRef I1 (instanceRef XLXI_1_logical_loop_1__logical_lut))
                (portRef I2 (instanceRef XLXI_1_shift_loop_0__lsb_shift_shift_mux_lut))
                (portRef I1 (instanceRef XLXI_1_shift_loop_2__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef XLXI_1_arith_loop_1__mid_arith_arith_muxcy))
                (portRef I0 (instanceRef XLXI_1_arith_loop_1__arith_lut))
              )
            )
            (net (rename XLXN_21_2_ "XLXN_21<2>")
              (joined
                (portRef D (instanceRef XLXI_6_output_v_2))
                (portRef SPO (instanceRef XLXI_1_reg_loop_2__register_bit))
                (portRef D (instanceRef XLXI_1_store_loop_2__memory_bit))
                (portRef I1 (instanceRef XLXI_1_logical_loop_2__logical_lut))
                (portRef I2 (instanceRef XLXI_1_shift_loop_1__mid_shift_shift_mux_lut))
                (portRef I1 (instanceRef XLXI_1_shift_loop_3__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef XLXI_1_arith_loop_2__mid_arith_arith_muxcy))
                (portRef I0 (instanceRef XLXI_1_arith_loop_2__arith_lut))
              )
            )
            (net (rename XLXN_21_3_ "XLXN_21<3>")
              (joined
                (portRef D (instanceRef XLXI_6_output_v_3))
                (portRef SPO (instanceRef XLXI_1_reg_loop_3__register_bit))
                (portRef D (instanceRef XLXI_1_store_loop_3__memory_bit))
                (portRef I1 (instanceRef XLXI_1_logical_loop_3__logical_lut))
                (portRef I2 (instanceRef XLXI_1_shift_loop_2__mid_shift_shift_mux_lut))
                (portRef I1 (instanceRef XLXI_1_shift_loop_4__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef XLXI_1_arith_loop_3__mid_arith_arith_muxcy))
                (portRef I0 (instanceRef XLXI_1_arith_loop_3__arith_lut))
              )
            )
            (net (rename XLXN_21_4_ "XLXN_21<4>")
              (joined
                (portRef D (instanceRef XLXI_6_output_v_4))
                (portRef SPO (instanceRef XLXI_1_reg_loop_4__register_bit))
                (portRef D (instanceRef XLXI_1_store_loop_4__memory_bit))
                (portRef I1 (instanceRef XLXI_1_logical_loop_4__logical_lut))
                (portRef I2 (instanceRef XLXI_1_shift_loop_3__mid_shift_shift_mux_lut))
                (portRef I1 (instanceRef XLXI_1_shift_loop_5__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef XLXI_1_arith_loop_4__mid_arith_arith_muxcy))
                (portRef I0 (instanceRef XLXI_1_arith_loop_4__arith_lut))
              )
            )
            (net (rename XLXN_21_5_ "XLXN_21<5>")
              (joined
                (portRef D (instanceRef XLXI_6_output_v_5))
                (portRef SPO (instanceRef XLXI_1_reg_loop_5__register_bit))
                (portRef D (instanceRef XLXI_1_store_loop_5__memory_bit))
                (portRef I1 (instanceRef XLXI_1_logical_loop_5__logical_lut))
                (portRef I2 (instanceRef XLXI_1_shift_loop_4__mid_shift_shift_mux_lut))
                (portRef I1 (instanceRef XLXI_1_shift_loop_6__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef XLXI_1_arith_loop_5__mid_arith_arith_muxcy))
                (portRef I0 (instanceRef XLXI_1_arith_loop_5__arith_lut))
              )
            )
            (net (rename XLXN_21_6_ "XLXN_21<6>")
              (joined
                (portRef D (instanceRef XLXI_6_output_v_6))
                (portRef SPO (instanceRef XLXI_1_reg_loop_6__register_bit))
                (portRef D (instanceRef XLXI_1_store_loop_6__memory_bit))
                (portRef I1 (instanceRef XLXI_1_logical_loop_6__logical_lut))
                (portRef I2 (instanceRef XLXI_1_shift_loop_5__mid_shift_shift_mux_lut))
                (portRef I1 (instanceRef XLXI_1_shift_loop_7__msb_shift_shift_mux_lut))
                (portRef DI (instanceRef XLXI_1_arith_loop_6__mid_arith_arith_muxcy))
                (portRef I0 (instanceRef XLXI_1_arith_loop_6__arith_lut))
              )
            )
            (net (rename XLXN_21_7_ "XLXN_21<7>")
              (joined
                (portRef D (instanceRef XLXI_6_output_v_7))
                (portRef SPO (instanceRef XLXI_1_reg_loop_7__register_bit))
                (portRef D (instanceRef XLXI_1_store_loop_7__memory_bit))
                (portRef I1 (instanceRef XLXI_1_logical_loop_7__logical_lut))
                (portRef I2 (instanceRef XLXI_1_low_shift_in_lut))
                (portRef I1 (instanceRef XLXI_1_shift_carry_lut))
                (portRef I2 (instanceRef XLXI_1_shift_loop_6__mid_shift_shift_mux_lut))
                (portRef DI (instanceRef XLXI_1_arith_loop_7__msb_arith_arith_muxcy))
                (portRef I0 (instanceRef XLXI_1_arith_loop_7__arith_lut))
              )
            )
            (net (rename XLXN_2_0_ "XLXN_2<0>")
              (joined
                (portRef Q (instanceRef XLXI_1_pc_loop_0__register_bit))
                (portRef I2 (instanceRef XLXI_1_pc_loop_0__value_select_mux))
                (portRef D (instanceRef XLXI_1_stack_ram_loop_0__stack_bit))
                (portRef (member ADDR 9) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_2_1_ "XLXN_2<1>")
              (joined
                (portRef Q (instanceRef XLXI_1_pc_loop_1__register_bit))
                (portRef I2 (instanceRef XLXI_1_pc_loop_1__value_select_mux))
                (portRef D (instanceRef XLXI_1_stack_ram_loop_1__stack_bit))
                (portRef (member ADDR 8) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_2_2_ "XLXN_2<2>")
              (joined
                (portRef Q (instanceRef XLXI_1_pc_loop_2__register_bit))
                (portRef I2 (instanceRef XLXI_1_pc_loop_2__value_select_mux))
                (portRef D (instanceRef XLXI_1_stack_ram_loop_2__stack_bit))
                (portRef (member ADDR 7) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_2_3_ "XLXN_2<3>")
              (joined
                (portRef Q (instanceRef XLXI_1_pc_loop_3__register_bit))
                (portRef I2 (instanceRef XLXI_1_pc_loop_3__value_select_mux))
                (portRef D (instanceRef XLXI_1_stack_ram_loop_3__stack_bit))
                (portRef (member ADDR 6) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_2_4_ "XLXN_2<4>")
              (joined
                (portRef Q (instanceRef XLXI_1_pc_loop_4__register_bit))
                (portRef I2 (instanceRef XLXI_1_pc_loop_4__value_select_mux))
                (portRef D (instanceRef XLXI_1_stack_ram_loop_4__stack_bit))
                (portRef (member ADDR 5) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_2_5_ "XLXN_2<5>")
              (joined
                (portRef Q (instanceRef XLXI_1_pc_loop_5__register_bit))
                (portRef I2 (instanceRef XLXI_1_pc_loop_5__value_select_mux))
                (portRef D (instanceRef XLXI_1_stack_ram_loop_5__stack_bit))
                (portRef (member ADDR 4) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_2_6_ "XLXN_2<6>")
              (joined
                (portRef Q (instanceRef XLXI_1_pc_loop_6__register_bit))
                (portRef I2 (instanceRef XLXI_1_pc_loop_6__value_select_mux))
                (portRef D (instanceRef XLXI_1_stack_ram_loop_6__stack_bit))
                (portRef (member ADDR 3) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_2_7_ "XLXN_2<7>")
              (joined
                (portRef Q (instanceRef XLXI_1_pc_loop_7__register_bit))
                (portRef I2 (instanceRef XLXI_1_pc_loop_7__value_select_mux))
                (portRef D (instanceRef XLXI_1_stack_ram_loop_7__stack_bit))
                (portRef (member ADDR 2) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_2_8_ "XLXN_2<8>")
              (joined
                (portRef Q (instanceRef XLXI_1_pc_loop_8__register_bit))
                (portRef I2 (instanceRef XLXI_1_pc_loop_8__value_select_mux))
                (portRef D (instanceRef XLXI_1_stack_ram_loop_8__stack_bit))
                (portRef (member ADDR 1) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_2_9_ "XLXN_2<9>")
              (joined
                (portRef Q (instanceRef XLXI_1_pc_loop_9__register_bit))
                (portRef I2 (instanceRef XLXI_1_pc_loop_9__value_select_mux))
                (portRef D (instanceRef XLXI_1_stack_ram_loop_9__stack_bit))
                (portRef (member ADDR 0) (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename XLXN_4_0_ "XLXN_4<0>")
              (joined
                (portRef O (instanceRef XLXI_1_reg_loop_0__operand_select_mux))
                (portRef A0 (instanceRef XLXI_1_store_loop_0__memory_bit))
                (portRef A0 (instanceRef XLXI_1_store_loop_1__memory_bit))
                (portRef A0 (instanceRef XLXI_1_store_loop_2__memory_bit))
                (portRef A0 (instanceRef XLXI_1_store_loop_3__memory_bit))
                (portRef A0 (instanceRef XLXI_1_store_loop_4__memory_bit))
                (portRef A0 (instanceRef XLXI_1_store_loop_5__memory_bit))
                (portRef A0 (instanceRef XLXI_1_store_loop_6__memory_bit))
                (portRef A0 (instanceRef XLXI_1_store_loop_7__memory_bit))
                (portRef I0 (instanceRef XLXI_1_logical_loop_0__logical_lut))
                (portRef I1 (instanceRef XLXI_1_arith_loop_0__arith_lut))
                (portRef I2 (instanceRef XLXI_6_output_v_cmp_eq0000251))
                (portRef I0 (instanceRef XLXI_3_output_v_cmp_eq0000261))
              )
            )
            (net (rename XLXN_4_1_ "XLXN_4<1>")
              (joined
                (portRef O (instanceRef XLXI_1_reg_loop_1__operand_select_mux))
                (portRef A1 (instanceRef XLXI_1_store_loop_0__memory_bit))
                (portRef A1 (instanceRef XLXI_1_store_loop_1__memory_bit))
                (portRef A1 (instanceRef XLXI_1_store_loop_2__memory_bit))
                (portRef A1 (instanceRef XLXI_1_store_loop_3__memory_bit))
                (portRef A1 (instanceRef XLXI_1_store_loop_4__memory_bit))
                (portRef A1 (instanceRef XLXI_1_store_loop_5__memory_bit))
                (portRef A1 (instanceRef XLXI_1_store_loop_6__memory_bit))
                (portRef A1 (instanceRef XLXI_1_store_loop_7__memory_bit))
                (portRef I0 (instanceRef XLXI_1_logical_loop_1__logical_lut))
                (portRef I1 (instanceRef XLXI_1_arith_loop_1__arith_lut))
                (portRef I1 (instanceRef XLXI_6_output_v_cmp_eq0000251))
                (portRef I1 (instanceRef XLXI_3_output_v_cmp_eq0000261))
              )
            )
            (net (rename XLXN_4_2_ "XLXN_4<2>")
              (joined
                (portRef O (instanceRef XLXI_1_reg_loop_2__operand_select_mux))
                (portRef A2 (instanceRef XLXI_1_store_loop_0__memory_bit))
                (portRef A2 (instanceRef XLXI_1_store_loop_1__memory_bit))
                (portRef A2 (instanceRef XLXI_1_store_loop_2__memory_bit))
                (portRef A2 (instanceRef XLXI_1_store_loop_3__memory_bit))
                (portRef A2 (instanceRef XLXI_1_store_loop_4__memory_bit))
                (portRef A2 (instanceRef XLXI_1_store_loop_5__memory_bit))
                (portRef A2 (instanceRef XLXI_1_store_loop_6__memory_bit))
                (portRef A2 (instanceRef XLXI_1_store_loop_7__memory_bit))
                (portRef I0 (instanceRef XLXI_1_logical_loop_2__logical_lut))
                (portRef I1 (instanceRef XLXI_1_arith_loop_2__arith_lut))
                (portRef I0 (instanceRef XLXI_6_output_v_cmp_eq0000251))
                (portRef I2 (instanceRef XLXI_3_output_v_cmp_eq0000261))
              )
            )
            (net (rename XLXN_4_3_ "XLXN_4<3>")
              (joined
                (portRef O (instanceRef XLXI_1_reg_loop_3__operand_select_mux))
                (portRef A3 (instanceRef XLXI_1_store_loop_0__memory_bit))
                (portRef A3 (instanceRef XLXI_1_store_loop_1__memory_bit))
                (portRef A3 (instanceRef XLXI_1_store_loop_2__memory_bit))
                (portRef A3 (instanceRef XLXI_1_store_loop_3__memory_bit))
                (portRef A3 (instanceRef XLXI_1_store_loop_4__memory_bit))
                (portRef A3 (instanceRef XLXI_1_store_loop_5__memory_bit))
                (portRef A3 (instanceRef XLXI_1_store_loop_6__memory_bit))
                (portRef A3 (instanceRef XLXI_1_store_loop_7__memory_bit))
                (portRef I0 (instanceRef XLXI_1_logical_loop_3__logical_lut))
                (portRef I1 (instanceRef XLXI_1_arith_loop_3__arith_lut))
                (portRef S (instanceRef XLXI_6_output_v_cmp_eq000025_f5))
                (portRef S (instanceRef XLXI_3_output_v_cmp_eq000026_f5))
              )
            )
            (net (rename XLXN_4_4_ "XLXN_4<4>")
              (joined
                (portRef O (instanceRef XLXI_1_reg_loop_4__operand_select_mux))
                (portRef A4 (instanceRef XLXI_1_store_loop_0__memory_bit))
                (portRef A4 (instanceRef XLXI_1_store_loop_1__memory_bit))
                (portRef A4 (instanceRef XLXI_1_store_loop_2__memory_bit))
                (portRef A4 (instanceRef XLXI_1_store_loop_3__memory_bit))
                (portRef A4 (instanceRef XLXI_1_store_loop_4__memory_bit))
                (portRef A4 (instanceRef XLXI_1_store_loop_5__memory_bit))
                (portRef A4 (instanceRef XLXI_1_store_loop_6__memory_bit))
                (portRef A4 (instanceRef XLXI_1_store_loop_7__memory_bit))
                (portRef I0 (instanceRef XLXI_1_logical_loop_4__logical_lut))
                (portRef I1 (instanceRef XLXI_1_arith_loop_4__arith_lut))
                (portRef I3 (instanceRef XLXI_6_output_v_cmp_eq000024))
              )
            )
            (net (rename XLXN_4_5_ "XLXN_4<5>")
              (joined
                (portRef O (instanceRef XLXI_1_reg_loop_5__operand_select_mux))
                (portRef A5 (instanceRef XLXI_1_store_loop_0__memory_bit))
                (portRef A5 (instanceRef XLXI_1_store_loop_1__memory_bit))
                (portRef A5 (instanceRef XLXI_1_store_loop_2__memory_bit))
                (portRef A5 (instanceRef XLXI_1_store_loop_3__memory_bit))
                (portRef A5 (instanceRef XLXI_1_store_loop_4__memory_bit))
                (portRef A5 (instanceRef XLXI_1_store_loop_5__memory_bit))
                (portRef A5 (instanceRef XLXI_1_store_loop_6__memory_bit))
                (portRef A5 (instanceRef XLXI_1_store_loop_7__memory_bit))
                (portRef I0 (instanceRef XLXI_1_logical_loop_5__logical_lut))
                (portRef I1 (instanceRef XLXI_1_arith_loop_5__arith_lut))
                (portRef I2 (instanceRef XLXI_6_output_v_cmp_eq000024))
              )
            )
            (net (rename XLXN_4_6_ "XLXN_4<6>")
              (joined
                (portRef O (instanceRef XLXI_1_reg_loop_6__operand_select_mux))
                (portRef I0 (instanceRef XLXI_1_logical_loop_6__logical_lut))
                (portRef I1 (instanceRef XLXI_1_arith_loop_6__arith_lut))
                (portRef I1 (instanceRef XLXI_6_output_v_cmp_eq000024))
              )
            )
            (net (rename XLXN_4_7_ "XLXN_4<7>")
              (joined
                (portRef O (instanceRef XLXI_1_reg_loop_7__operand_select_mux))
                (portRef I0 (instanceRef XLXI_1_logical_loop_7__logical_lut))
                (portRef I1 (instanceRef XLXI_1_arith_loop_7__arith_lut))
                (portRef I0 (instanceRef XLXI_6_output_v_cmp_eq000024))
              )
            )
            (net XLXN_6
              (joined
                (portRef C (instanceRef XLXI_6_output_v_0))
                (portRef C (instanceRef XLXI_6_output_v_1))
                (portRef C (instanceRef XLXI_6_output_v_2))
                (portRef C (instanceRef XLXI_6_output_v_3))
                (portRef C (instanceRef XLXI_6_output_v_4))
                (portRef C (instanceRef XLXI_6_output_v_5))
                (portRef C (instanceRef XLXI_6_output_v_6))
                (portRef C (instanceRef XLXI_6_output_v_7))
                (portRef Q (instanceRef XLXI_1_write_strobe_flop))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_9))
              )
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef XLXI_1_toggle_flop))
                (portRef C (instanceRef XLXI_1_reset_flop1))
                (portRef C (instanceRef XLXI_1_reset_flop2))
                (portRef C (instanceRef XLXI_1_int_capture_flop))
                (portRef C (instanceRef XLXI_1_int_flop))
                (portRef C (instanceRef XLXI_1_ack_flop))
                (portRef C (instanceRef XLXI_1_shadow_carry_flop))
                (portRef C (instanceRef XLXI_1_shadow_zero_flop))
                (portRef C (instanceRef XLXI_1_int_enable_flop))
                (portRef C (instanceRef XLXI_1_flag_write_flop))
                (portRef C (instanceRef XLXI_1_zero_flag_flop))
                (portRef C (instanceRef XLXI_1_carry_flag_flop))
                (portRef C (instanceRef XLXI_1_pc_loop_0__register_bit))
                (portRef C (instanceRef XLXI_1_pc_loop_1__register_bit))
                (portRef C (instanceRef XLXI_1_pc_loop_2__register_bit))
                (portRef C (instanceRef XLXI_1_pc_loop_3__register_bit))
                (portRef C (instanceRef XLXI_1_pc_loop_4__register_bit))
                (portRef C (instanceRef XLXI_1_pc_loop_5__register_bit))
                (portRef C (instanceRef XLXI_1_pc_loop_6__register_bit))
                (portRef C (instanceRef XLXI_1_pc_loop_7__register_bit))
                (portRef C (instanceRef XLXI_1_pc_loop_8__register_bit))
                (portRef C (instanceRef XLXI_1_pc_loop_9__register_bit))
                (portRef C (instanceRef XLXI_1_register_write_flop))
                (portRef C (instanceRef XLXI_1_memory_write_flop))
                (portRef C (instanceRef XLXI_1_store_loop_0__store_flop))
                (portRef C (instanceRef XLXI_1_store_loop_1__store_flop))
                (portRef C (instanceRef XLXI_1_store_loop_2__store_flop))
                (portRef C (instanceRef XLXI_1_store_loop_3__store_flop))
                (portRef C (instanceRef XLXI_1_store_loop_4__store_flop))
                (portRef C (instanceRef XLXI_1_store_loop_5__store_flop))
                (portRef C (instanceRef XLXI_1_store_loop_6__store_flop))
                (portRef C (instanceRef XLXI_1_store_loop_7__store_flop))
                (portRef C (instanceRef XLXI_1_logical_loop_0__logical_flop))
                (portRef C (instanceRef XLXI_1_logical_loop_1__logical_flop))
                (portRef C (instanceRef XLXI_1_logical_loop_2__logical_flop))
                (portRef C (instanceRef XLXI_1_logical_loop_3__logical_flop))
                (portRef C (instanceRef XLXI_1_logical_loop_4__logical_flop))
                (portRef C (instanceRef XLXI_1_logical_loop_5__logical_flop))
                (portRef C (instanceRef XLXI_1_logical_loop_6__logical_flop))
                (portRef C (instanceRef XLXI_1_logical_loop_7__logical_flop))
                (portRef C (instanceRef XLXI_1_pipeline_bit))
                (portRef C (instanceRef XLXI_1_shift_loop_0__shift_flop))
                (portRef C (instanceRef XLXI_1_shift_loop_1__shift_flop))
                (portRef C (instanceRef XLXI_1_shift_loop_2__shift_flop))
                (portRef C (instanceRef XLXI_1_shift_loop_3__shift_flop))
                (portRef C (instanceRef XLXI_1_shift_loop_4__shift_flop))
                (portRef C (instanceRef XLXI_1_shift_loop_5__shift_flop))
                (portRef C (instanceRef XLXI_1_shift_loop_6__shift_flop))
                (portRef C (instanceRef XLXI_1_shift_loop_7__shift_flop))
                (portRef C (instanceRef XLXI_1_arith_loop_0__arith_flop))
                (portRef C (instanceRef XLXI_1_arith_loop_1__arith_flop))
                (portRef C (instanceRef XLXI_1_arith_loop_2__arith_flop))
                (portRef C (instanceRef XLXI_1_arith_loop_3__arith_flop))
                (portRef C (instanceRef XLXI_1_arith_loop_4__arith_flop))
                (portRef C (instanceRef XLXI_1_arith_loop_5__arith_flop))
                (portRef C (instanceRef XLXI_1_arith_loop_6__arith_flop))
                (portRef C (instanceRef XLXI_1_arith_loop_7__msb_arith_arith_carry_flop))
                (portRef C (instanceRef XLXI_1_arith_loop_7__arith_flop))
                (portRef C (instanceRef XLXI_1_sel_group_flop))
                (portRef C (instanceRef XLXI_1_write_strobe_flop))
                (portRef C (instanceRef XLXI_1_read_strobe_flop))
                (portRef C (instanceRef XLXI_1_stack_ram_loop_0__stack_flop))
                (portRef C (instanceRef XLXI_1_stack_ram_loop_1__stack_flop))
                (portRef C (instanceRef XLXI_1_stack_ram_loop_2__stack_flop))
                (portRef C (instanceRef XLXI_1_stack_ram_loop_3__stack_flop))
                (portRef C (instanceRef XLXI_1_stack_ram_loop_4__stack_flop))
                (portRef C (instanceRef XLXI_1_stack_ram_loop_5__stack_flop))
                (portRef C (instanceRef XLXI_1_stack_ram_loop_6__stack_flop))
                (portRef C (instanceRef XLXI_1_stack_ram_loop_7__stack_flop))
                (portRef C (instanceRef XLXI_1_stack_ram_loop_8__stack_flop))
                (portRef C (instanceRef XLXI_1_stack_ram_loop_9__stack_flop))
                (portRef C (instanceRef XLXI_1_stack_count_loop_0__register_bit))
                (portRef C (instanceRef XLXI_1_stack_count_loop_1__register_bit))
                (portRef C (instanceRef XLXI_1_stack_count_loop_2__register_bit))
                (portRef C (instanceRef XLXI_1_stack_count_loop_3__register_bit))
                (portRef C (instanceRef XLXI_1_stack_count_loop_4__register_bit))
                (portRef WCLK (instanceRef XLXI_1_reg_loop_0__register_bit))
                (portRef WCLK (instanceRef XLXI_1_reg_loop_1__register_bit))
                (portRef WCLK (instanceRef XLXI_1_reg_loop_2__register_bit))
                (portRef WCLK (instanceRef XLXI_1_reg_loop_3__register_bit))
                (portRef WCLK (instanceRef XLXI_1_reg_loop_4__register_bit))
                (portRef WCLK (instanceRef XLXI_1_reg_loop_5__register_bit))
                (portRef WCLK (instanceRef XLXI_1_reg_loop_6__register_bit))
                (portRef WCLK (instanceRef XLXI_1_reg_loop_7__register_bit))
                (portRef WCLK (instanceRef XLXI_1_store_loop_0__memory_bit))
                (portRef WCLK (instanceRef XLXI_1_store_loop_1__memory_bit))
                (portRef WCLK (instanceRef XLXI_1_store_loop_2__memory_bit))
                (portRef WCLK (instanceRef XLXI_1_store_loop_3__memory_bit))
                (portRef WCLK (instanceRef XLXI_1_store_loop_4__memory_bit))
                (portRef WCLK (instanceRef XLXI_1_store_loop_5__memory_bit))
                (portRef WCLK (instanceRef XLXI_1_store_loop_6__memory_bit))
                (portRef WCLK (instanceRef XLXI_1_store_loop_7__memory_bit))
                (portRef WCLK (instanceRef XLXI_1_stack_ram_loop_0__stack_bit))
                (portRef WCLK (instanceRef XLXI_1_stack_ram_loop_1__stack_bit))
                (portRef WCLK (instanceRef XLXI_1_stack_ram_loop_2__stack_bit))
                (portRef WCLK (instanceRef XLXI_1_stack_ram_loop_3__stack_bit))
                (portRef WCLK (instanceRef XLXI_1_stack_ram_loop_4__stack_bit))
                (portRef WCLK (instanceRef XLXI_1_stack_ram_loop_5__stack_bit))
                (portRef WCLK (instanceRef XLXI_1_stack_ram_loop_6__stack_bit))
                (portRef WCLK (instanceRef XLXI_1_stack_ram_loop_7__stack_bit))
                (portRef WCLK (instanceRef XLXI_1_stack_ram_loop_8__stack_bit))
                (portRef WCLK (instanceRef XLXI_1_stack_ram_loop_9__stack_bit))
                (portRef O (instanceRef clk_BUFGP_renamed_9))
                (portRef CLK (instanceRef XLXI_2_ram_1024_x_18))
              )
            )
            (net (rename inputs_0_ "inputs<0>")
              (joined
                (portRef (member inputs 7))
                (portRef I (instanceRef inputs_0_IBUF_renamed_8))
              )
            )
            (net (rename inputs_1_ "inputs<1>")
              (joined
                (portRef (member inputs 6))
                (portRef I (instanceRef inputs_1_IBUF_renamed_7))
              )
            )
            (net (rename inputs_2_ "inputs<2>")
              (joined
                (portRef (member inputs 5))
                (portRef I (instanceRef inputs_2_IBUF_renamed_6))
              )
            )
            (net (rename inputs_3_ "inputs<3>")
              (joined
                (portRef (member inputs 4))
                (portRef I (instanceRef inputs_3_IBUF_renamed_5))
              )
            )
            (net (rename inputs_4_ "inputs<4>")
              (joined
                (portRef (member inputs 3))
                (portRef I (instanceRef inputs_4_IBUF_renamed_4))
              )
            )
            (net (rename inputs_5_ "inputs<5>")
              (joined
                (portRef (member inputs 2))
                (portRef I (instanceRef inputs_5_IBUF_renamed_3))
              )
            )
            (net (rename inputs_6_ "inputs<6>")
              (joined
                (portRef (member inputs 1))
                (portRef I (instanceRef inputs_6_IBUF_renamed_2))
              )
            )
            (net (rename inputs_7_ "inputs<7>")
              (joined
                (portRef (member inputs 0))
                (portRef I (instanceRef inputs_7_IBUF_renamed_1))
              )
            )
            (net inputs_0_IBUF
              (joined
                (portRef D (instanceRef XLXI_3_output_v_0))
                (portRef O (instanceRef inputs_0_IBUF_renamed_8))
              )
            )
            (net inputs_1_IBUF
              (joined
                (portRef D (instanceRef XLXI_3_output_v_1))
                (portRef O (instanceRef inputs_1_IBUF_renamed_7))
              )
            )
            (net inputs_2_IBUF
              (joined
                (portRef D (instanceRef XLXI_3_output_v_2))
                (portRef O (instanceRef inputs_2_IBUF_renamed_6))
              )
            )
            (net inputs_3_IBUF
              (joined
                (portRef D (instanceRef XLXI_3_output_v_3))
                (portRef O (instanceRef inputs_3_IBUF_renamed_5))
              )
            )
            (net inputs_4_IBUF
              (joined
                (portRef D (instanceRef XLXI_3_output_v_4))
                (portRef O (instanceRef inputs_4_IBUF_renamed_4))
              )
            )
            (net inputs_5_IBUF
              (joined
                (portRef D (instanceRef XLXI_3_output_v_5))
                (portRef O (instanceRef inputs_5_IBUF_renamed_3))
              )
            )
            (net inputs_6_IBUF
              (joined
                (portRef D (instanceRef XLXI_3_output_v_6))
                (portRef O (instanceRef inputs_6_IBUF_renamed_2))
              )
            )
            (net inputs_7_IBUF
              (joined
                (portRef D (instanceRef XLXI_3_output_v_7))
                (portRef O (instanceRef inputs_7_IBUF_renamed_1))
              )
            )
            (net (rename leds_0_ "leds<0>")
              (joined
                (portRef (member leds 7))
                (portRef O (instanceRef leds_0_OBUF))
              )
            )
            (net (rename leds_1_ "leds<1>")
              (joined
                (portRef (member leds 6))
                (portRef O (instanceRef leds_1_OBUF))
              )
            )
            (net (rename leds_2_ "leds<2>")
              (joined
                (portRef (member leds 5))
                (portRef O (instanceRef leds_2_OBUF))
              )
            )
            (net (rename leds_3_ "leds<3>")
              (joined
                (portRef (member leds 4))
                (portRef O (instanceRef leds_3_OBUF))
              )
            )
            (net (rename leds_4_ "leds<4>")
              (joined
                (portRef (member leds 3))
                (portRef O (instanceRef leds_4_OBUF))
              )
            )
            (net (rename leds_5_ "leds<5>")
              (joined
                (portRef (member leds 2))
                (portRef O (instanceRef leds_5_OBUF))
              )
            )
            (net (rename leds_6_ "leds<6>")
              (joined
                (portRef (member leds 1))
                (portRef O (instanceRef leds_6_OBUF))
              )
            )
            (net (rename leds_7_ "leds<7>")
              (joined
                (portRef (member leds 0))
                (portRef O (instanceRef leds_7_OBUF))
              )
            )
            (net reset
              (joined
                (portRef reset)
                (portRef I (instanceRef reset_IBUF_renamed_0))
              )
            )
            (net reset_IBUF
              (joined
                (portRef CLR (instanceRef XLXI_3_output_v_0))
                (portRef CLR (instanceRef XLXI_3_output_v_1))
                (portRef CLR (instanceRef XLXI_3_output_v_2))
                (portRef CLR (instanceRef XLXI_3_output_v_3))
                (portRef CLR (instanceRef XLXI_3_output_v_4))
                (portRef CLR (instanceRef XLXI_3_output_v_5))
                (portRef CLR (instanceRef XLXI_3_output_v_6))
                (portRef CLR (instanceRef XLXI_3_output_v_7))
                (portRef CLR (instanceRef XLXI_6_output_v_0))
                (portRef CLR (instanceRef XLXI_6_output_v_1))
                (portRef CLR (instanceRef XLXI_6_output_v_2))
                (portRef CLR (instanceRef XLXI_6_output_v_3))
                (portRef CLR (instanceRef XLXI_6_output_v_4))
                (portRef CLR (instanceRef XLXI_6_output_v_5))
                (portRef CLR (instanceRef XLXI_6_output_v_6))
                (portRef CLR (instanceRef XLXI_6_output_v_7))
                (portRef S (instanceRef XLXI_1_reset_flop1))
                (portRef S (instanceRef XLXI_1_reset_flop2))
                (portRef O (instanceRef reset_IBUF_renamed_0))
              )
            )
          )
      )
    )
  )

  (design todo
    (cellRef todo
      (libraryRef todo_lib)
    )
    (property PART (string "xc3s500e-4-fg320") (owner "Xilinx"))
  )
)

