// Seed: 70414471
module module_0 (
    output uwire id_0,
    input  wand  id_1,
    output uwire id_2
);
  assign id_0 = ~id_1;
  wire id_4;
  assign id_2 = id_1;
  assign id_0 = 'b0;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output wor id_2
    , id_19,
    input supply1 id_3,
    input supply1 id_4,
    input uwire id_5
    , id_20,
    output wand id_6,
    input supply0 id_7,
    input tri id_8
    , id_21,
    input tri id_9,
    input supply1 id_10,
    output supply0 id_11,
    input tri id_12,
    input wand id_13,
    output tri0 id_14,
    output tri0 id_15,
    input supply0 id_16,
    input wor id_17
);
  wire id_22;
  module_0(
      id_14, id_10, id_2
  );
endmodule
