design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_MAX_FANOUT,SYNTH_STRATEGY
/openlane/designs/add_test_5,add_test_5,RUN_2023.04.17_14.28.51,flow completed,0h3m4s0ms,0h2m15s0ms,5176.907765870159,0.0784251948,2588.4538829350795,2.49,-1,541.31,152,0,0,0,0,0,0,16701,0,0,0,-1,-1,12681,1383,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,11122573.0,0.0,4.88,5.71,0.17,0.15,0.0,300,844,227,771,0,0,0,105,0,16,15,14,0,16,15,29,32,16,19,4880,970,0,966,203,7019,67039.29599999999,-1,-1,-1,0.000154,0.000123,4.61e-09,-1,-1,-1,2.87,10.0,100.0,10,1,50,27.2,27.14,0.3,1,0.6,0,sky130_fd_sc_hd,10,AREA 3
