

================================================================
== Vivado HLS Report for 'alu'
================================================================
* Date:           Fri Jan 17 04:48:57 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        core_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.50|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    513|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     53|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|    566|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+-----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+-----+------------+------------+
    |ret_12_fu_165_p2  |     +    |      0|  0|   39|          32|          32|
    |ret_13_fu_158_p2  |     -    |      0|  0|   39|          32|          32|
    |ret_10_fu_137_p2  |    and   |      0|  0|   32|          32|          32|
    |ret_15_fu_94_p2   |   ashr   |      0|  0|  101|          32|          32|
    |tmp_90_fu_115_p2  |   icmp   |      0|  0|   18|          32|          32|
    |tmp_s_fu_126_p2   |   icmp   |      0|  0|   18|          32|          32|
    |ret_14_fu_101_p2  |   lshr   |      0|  0|  101|          32|          32|
    |ret_9_fu_144_p2   |    or    |      0|  0|   32|          32|          32|
    |ret_11_fu_108_p2  |    shl   |      0|  0|  101|          32|          32|
    |ret_fu_151_p2     |    xor   |      0|  0|   32|          32|          32|
    +------------------+----------+-------+---+-----+------------+------------+
    |Total             |          |      0|  0|  513|         320|         320|
    +------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_ret_4_phi_fu_63_p26  |  53|         12|   32|        384|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  53|         12|   32|        384|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs |      alu     | return value |
|ap_return  | out |   32| ap_ctrl_hs |      alu     | return value |
|op_1       |  in |   32|   ap_none  |     op_1     |    scalar    |
|op_2       |  in |   32|   ap_none  |     op_2     |    scalar    |
|ftype      |  in |    3|   ap_none  |     ftype    |    scalar    |
|func7      |  in |    7|   ap_none  |     func7    |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

