# WTFPGA

Verilog code during [@securelyfitz](https://github.com/securelyfitz)'s ~2 hour [WTFpga](https://github.com/securelyfitz/WTFpga) course.

Compile with Vivado on Digilent Basys 3 [(Master XDC)](https://github.com/Digilent/digilent-xdc/blob/master/Basys-3-Master.xdc).
