// Seed: 1116410156
module module_0;
  assign id_1 = 1;
  assign module_2.id_3 = 0;
  id_2 :
  assert property (@(posedge id_2) id_2) id_1 <= id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8, id_9;
  wire id_10;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  reg id_3;
  module_0 modCall_1 ();
  always id_1 = #1 id_3;
endmodule
