Simulator report for Lab4_qsim
Wed Nov 16 13:53:22 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |lab3top|ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_una1:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 5.0 us       ;
; Simulation Netlist Size     ; 1000 nodes   ;
; Simulation Coverage         ;      58.20 % ;
; Total Number of Transitions ; 7128         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                 ;
+--------------------------------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                                                     ; Setting                               ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                            ; Timing        ;
; Start time                                                                                 ; 0 ns                                  ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                   ;               ;
; Vector input source                                                                        ; Z:/bmcdo020/Desktop/Lab 4/lab3top.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                    ; On            ;
; Check outputs                                                                              ; Off                                   ; Off           ;
; Report simulation coverage                                                                 ; On                                    ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                    ; On            ;
; Display missing 1-value coverage report                                                    ; On                                    ; On            ;
; Display missing 0-value coverage report                                                    ; On                                    ; On            ;
; Detect setup and hold time violations                                                      ; Off                                   ; Off           ;
; Detect glitches                                                                            ; Off                                   ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                   ; Off           ;
; Generate Signal Activity File                                                              ; Off                                   ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                   ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                   ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                    ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                            ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                   ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                   ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                  ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                             ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                             ; Transport     ;
+--------------------------------------------------------------------------------------------+---------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+----------------------------------------------------------------------------------------------------------------------------------+
; |lab3top|ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_una1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      58.20 % ;
; Total nodes checked                                 ; 1000         ;
; Total output ports checked                          ; 1000         ;
; Total output ports with complete 1/0-value coverage ; 582          ;
; Total output ports with no 1/0-value coverage       ; 323          ;
; Total output ports with no 1-value coverage         ; 348          ;
; Total output ports with no 0-value coverage         ; 393          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                          ; Output Port Name                                                                                                             ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab3top|clk                                                                                                                       ; |lab3top|clk                                                                                                                 ; out              ;
; |lab3top|AR[7]                                                                                                                     ; |lab3top|AR[7]                                                                                                               ; pin_out          ;
; |lab3top|AR[5]                                                                                                                     ; |lab3top|AR[5]                                                                                                               ; pin_out          ;
; |lab3top|AR[4]                                                                                                                     ; |lab3top|AR[4]                                                                                                               ; pin_out          ;
; |lab3top|AR[3]                                                                                                                     ; |lab3top|AR[3]                                                                                                               ; pin_out          ;
; |lab3top|AR[2]                                                                                                                     ; |lab3top|AR[2]                                                                                                               ; pin_out          ;
; |lab3top|AR[1]                                                                                                                     ; |lab3top|AR[1]                                                                                                               ; pin_out          ;
; |lab3top|AR[0]                                                                                                                     ; |lab3top|AR[0]                                                                                                               ; pin_out          ;
; |lab3top|DR[4]                                                                                                                     ; |lab3top|DR[4]                                                                                                               ; pin_out          ;
; |lab3top|DR[3]                                                                                                                     ; |lab3top|DR[3]                                                                                                               ; pin_out          ;
; |lab3top|DR[1]                                                                                                                     ; |lab3top|DR[1]                                                                                                               ; pin_out          ;
; |lab3top|AC[5]                                                                                                                     ; |lab3top|AC[5]                                                                                                               ; pin_out          ;
; |lab3top|AC[3]                                                                                                                     ; |lab3top|AC[3]                                                                                                               ; pin_out          ;
; |lab3top|AC[2]                                                                                                                     ; |lab3top|AC[2]                                                                                                               ; pin_out          ;
; |lab3top|AC[1]                                                                                                                     ; |lab3top|AC[1]                                                                                                               ; pin_out          ;
; |lab3top|AC[0]                                                                                                                     ; |lab3top|AC[0]                                                                                                               ; pin_out          ;
; |lab3top|inst3                                                                                                                     ; |lab3top|inst3                                                                                                               ; out0             ;
; |lab3top|inst1                                                                                                                     ; |lab3top|inst1                                                                                                               ; out0             ;
; |lab3top|SC[3]                                                                                                                     ; |lab3top|SC[3]                                                                                                               ; pin_out          ;
; |lab3top|SC[2]                                                                                                                     ; |lab3top|SC[2]                                                                                                               ; pin_out          ;
; |lab3top|SC[1]                                                                                                                     ; |lab3top|SC[1]                                                                                                               ; pin_out          ;
; |lab3top|SC[0]                                                                                                                     ; |lab3top|SC[0]                                                                                                               ; pin_out          ;
; |lab3top|d1                                                                                                                        ; |lab3top|d1                                                                                                                  ; pin_out          ;
; |lab3top|c1                                                                                                                        ; |lab3top|c1                                                                                                                  ; pin_out          ;
; |lab3top|counter4bits:98|counter1bit:36|1                                                                                          ; |lab3top|counter4bits:98|counter1bit:36|1                                                                                    ; regout           ;
; |lab3top|counter4bits:98|counter1bit:36|1~0                                                                                        ; |lab3top|counter4bits:98|counter1bit:36|1~0                                                                                  ; out0             ;
; |lab3top|counter4bits:98|counter1bit:36|1~1                                                                                        ; |lab3top|counter4bits:98|counter1bit:36|1~1                                                                                  ; out0             ;
; |lab3top|counter4bits:98|counter1bit:36|1~2                                                                                        ; |lab3top|counter4bits:98|counter1bit:36|1~2                                                                                  ; out0             ;
; |lab3top|counter4bits:98|counter1bit:36|10                                                                                         ; |lab3top|counter4bits:98|counter1bit:36|10                                                                                   ; out0             ;
; |lab3top|counter4bits:98|counter1bit:35|1                                                                                          ; |lab3top|counter4bits:98|counter1bit:35|1                                                                                    ; regout           ;
; |lab3top|counter4bits:98|counter1bit:35|1~0                                                                                        ; |lab3top|counter4bits:98|counter1bit:35|1~0                                                                                  ; out0             ;
; |lab3top|counter4bits:98|counter1bit:35|1~1                                                                                        ; |lab3top|counter4bits:98|counter1bit:35|1~1                                                                                  ; out0             ;
; |lab3top|counter4bits:98|counter1bit:35|1~2                                                                                        ; |lab3top|counter4bits:98|counter1bit:35|1~2                                                                                  ; out0             ;
; |lab3top|counter4bits:98|counter1bit:35|10                                                                                         ; |lab3top|counter4bits:98|counter1bit:35|10                                                                                   ; out0             ;
; |lab3top|counter4bits:98|counter1bit:35|15                                                                                         ; |lab3top|counter4bits:98|counter1bit:35|15                                                                                   ; out0             ;
; |lab3top|counter4bits:98|counter1bit:34|1                                                                                          ; |lab3top|counter4bits:98|counter1bit:34|1                                                                                    ; regout           ;
; |lab3top|counter4bits:98|counter1bit:34|1~0                                                                                        ; |lab3top|counter4bits:98|counter1bit:34|1~0                                                                                  ; out0             ;
; |lab3top|counter4bits:98|counter1bit:34|1~1                                                                                        ; |lab3top|counter4bits:98|counter1bit:34|1~1                                                                                  ; out0             ;
; |lab3top|counter4bits:98|counter1bit:34|1~2                                                                                        ; |lab3top|counter4bits:98|counter1bit:34|1~2                                                                                  ; out0             ;
; |lab3top|counter4bits:98|counter1bit:34|10                                                                                         ; |lab3top|counter4bits:98|counter1bit:34|10                                                                                   ; out0             ;
; |lab3top|counter4bits:98|counter1bit:34|15                                                                                         ; |lab3top|counter4bits:98|counter1bit:34|15                                                                                   ; out0             ;
; |lab3top|counter4bits:98|counter1bit:33|1                                                                                          ; |lab3top|counter4bits:98|counter1bit:33|1                                                                                    ; regout           ;
; |lab3top|counter4bits:98|counter1bit:33|1~0                                                                                        ; |lab3top|counter4bits:98|counter1bit:33|1~0                                                                                  ; out0             ;
; |lab3top|counter4bits:98|counter1bit:33|15                                                                                         ; |lab3top|counter4bits:98|counter1bit:33|15                                                                                   ; out0             ;
; |lab3top|16dmux:99|24                                                                                                              ; |lab3top|16dmux:99|24                                                                                                        ; out0             ;
; |lab3top|16dmux:99|22                                                                                                              ; |lab3top|16dmux:99|22                                                                                                        ; out0             ;
; |lab3top|16dmux:99|20                                                                                                              ; |lab3top|16dmux:99|20                                                                                                        ; out0             ;
; |lab3top|16dmux:99|14                                                                                                              ; |lab3top|16dmux:99|14                                                                                                        ; out0             ;
; |lab3top|16dmux:99|13                                                                                                              ; |lab3top|16dmux:99|13                                                                                                        ; out0             ;
; |lab3top|16dmux:99|26                                                                                                              ; |lab3top|16dmux:99|26                                                                                                        ; out0             ;
; |lab3top|16dmux:99|27                                                                                                              ; |lab3top|16dmux:99|27                                                                                                        ; out0             ;
; |lab3top|16dmux:99|28                                                                                                              ; |lab3top|16dmux:99|28                                                                                                        ; out0             ;
; |lab3top|16dmux:99|30                                                                                                              ; |lab3top|16dmux:99|30                                                                                                        ; out0             ;
; |lab3top|16dmux:99|31                                                                                                              ; |lab3top|16dmux:99|31                                                                                                        ; out0             ;
; |lab3top|16dmux:99|32                                                                                                              ; |lab3top|16dmux:99|32                                                                                                        ; out0             ;
; |lab3top|16dmux:99|33                                                                                                              ; |lab3top|16dmux:99|33                                                                                                        ; out0             ;
; |lab3top|register1bit:100|13                                                                                                       ; |lab3top|register1bit:100|13                                                                                                 ; out0             ;
; |lab3top|alu8bits:47|23                                                                                                            ; |lab3top|alu8bits:47|23                                                                                                      ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|18                                                                                                 ; |lab3top|alu8bits:47|alu1bit:13|18                                                                                           ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|partialadder1bit:21|6                                                                              ; |lab3top|alu8bits:47|alu1bit:13|partialadder1bit:21|6                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|partialadder1bit:21|1                                                                              ; |lab3top|alu8bits:47|alu1bit:13|partialadder1bit:21|1                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|81                                                                              ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|81                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|79                                                                              ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|79                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|78                                                                              ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|78                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|71                                                                              ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|71                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|67                                                                              ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|67                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|59                                                                              ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|59                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|60                                                                              ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|60                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|68                                                                              ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|68                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|61                                                                              ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|61                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|70                                                                              ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|70                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|66                                                                              ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|66                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|partialadder1bit:21|6                                                                              ; |lab3top|alu8bits:47|alu1bit:14|partialadder1bit:21|6                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|partialadder1bit:21|1                                                                              ; |lab3top|alu8bits:47|alu1bit:14|partialadder1bit:21|1                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|81                                                                              ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|81                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|79                                                                              ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|79                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|78                                                                              ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|78                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|71                                                                              ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|71                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|67                                                                              ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|67                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|59                                                                              ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|59                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|60                                                                              ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|60                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|68                                                                              ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|68                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|61                                                                              ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|61                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|64                                                                              ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|64                                                                        ; out0             ;
; |lab3top|alu8bits:47|74182:21|27                                                                                                   ; |lab3top|alu8bits:47|74182:21|27                                                                                             ; out0             ;
; |lab3top|alu8bits:47|74182:21|15                                                                                                   ; |lab3top|alu8bits:47|74182:21|15                                                                                             ; out0             ;
; |lab3top|alu8bits:47|74182:21|17                                                                                                   ; |lab3top|alu8bits:47|74182:21|17                                                                                             ; out0             ;
; |lab3top|alu8bits:47|74182:21|29                                                                                                   ; |lab3top|alu8bits:47|74182:21|29                                                                                             ; out0             ;
; |lab3top|alu8bits:47|74182:21|21                                                                                                   ; |lab3top|alu8bits:47|74182:21|21                                                                                             ; out0             ;
; |lab3top|alu8bits:47|74182:21|19                                                                                                   ; |lab3top|alu8bits:47|74182:21|19                                                                                             ; out0             ;
; |lab3top|alu8bits:47|74182:21|31                                                                                                   ; |lab3top|alu8bits:47|74182:21|31                                                                                             ; out0             ;
; |lab3top|alu8bits:47|74182:21|22                                                                                                   ; |lab3top|alu8bits:47|74182:21|22                                                                                             ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|18                                                                                                 ; |lab3top|alu8bits:47|alu1bit:15|18                                                                                           ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|13                                                                                                 ; |lab3top|alu8bits:47|alu1bit:15|13                                                                                           ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|partialadder1bit:21|6                                                                              ; |lab3top|alu8bits:47|alu1bit:15|partialadder1bit:21|6                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|partialadder1bit:21|1                                                                              ; |lab3top|alu8bits:47|alu1bit:15|partialadder1bit:21|1                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|partialadder1bit:21|13                                                                             ; |lab3top|alu8bits:47|alu1bit:15|partialadder1bit:21|13                                                                       ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|81                                                                              ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|81                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|79                                                                              ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|79                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|78                                                                              ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|78                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|71                                                                              ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|71                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|67                                                                              ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|67                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|59                                                                              ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|59                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|60                                                                              ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|60                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|72                                                                              ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|72                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|61                                                                              ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|61                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|62                                                                              ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|62                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|77                                                                              ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|77                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|73                                                                              ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|73                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|69                                                                              ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|69                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|63                                                                              ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|63                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|64                                                                              ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|64                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|65                                                                              ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|65                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|66                                                                              ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|66                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|18                                                                                                 ; |lab3top|alu8bits:47|alu1bit:16|18                                                                                           ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|13                                                                                                 ; |lab3top|alu8bits:47|alu1bit:16|13                                                                                           ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|partialadder1bit:21|6                                                                              ; |lab3top|alu8bits:47|alu1bit:16|partialadder1bit:21|6                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|partialadder1bit:21|1                                                                              ; |lab3top|alu8bits:47|alu1bit:16|partialadder1bit:21|1                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|partialadder1bit:21|13                                                                             ; |lab3top|alu8bits:47|alu1bit:16|partialadder1bit:21|13                                                                       ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|81                                                                              ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|81                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|79                                                                              ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|79                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|78                                                                              ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|78                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|71                                                                              ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|71                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|67                                                                              ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|67                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|59                                                                              ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|59                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|60                                                                              ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|60                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|72                                                                              ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|72                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|68                                                                              ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|68                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|61                                                                              ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|61                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|83                                                                              ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|83                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|77                                                                              ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|77                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|73                                                                              ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|73                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|69                                                                              ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|69                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|63                                                                              ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|63                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|64                                                                              ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|64                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|74                                                                              ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|74                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|70                                                                              ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|70                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|65                                                                              ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|65                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|18                                                                                                 ; |lab3top|alu8bits:47|alu1bit:12|18                                                                                           ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|13                                                                                                 ; |lab3top|alu8bits:47|alu1bit:12|13                                                                                           ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|partialadder1bit:21|6                                                                              ; |lab3top|alu8bits:47|alu1bit:12|partialadder1bit:21|6                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|partialadder1bit:21|1                                                                              ; |lab3top|alu8bits:47|alu1bit:12|partialadder1bit:21|1                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|partialadder1bit:21|13                                                                             ; |lab3top|alu8bits:47|alu1bit:12|partialadder1bit:21|13                                                                       ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|81                                                                              ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|81                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|79                                                                              ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|79                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|78                                                                              ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|78                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|71                                                                              ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|71                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|67                                                                              ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|67                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|59                                                                              ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|59                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|60                                                                              ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|60                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|68                                                                              ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|68                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|61                                                                              ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|61                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|62                                                                              ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|62                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|83                                                                              ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|83                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|77                                                                              ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|77                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|73                                                                              ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|73                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|69                                                                              ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|69                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|63                                                                              ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|63                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|64                                                                              ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|64                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|74                                                                              ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|74                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|70                                                                              ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|70                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|65                                                                              ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|65                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|13                                                                                                 ; |lab3top|alu8bits:47|alu1bit:11|13                                                                                           ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|partialadder1bit:21|6                                                                              ; |lab3top|alu8bits:47|alu1bit:11|partialadder1bit:21|6                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|partialadder1bit:21|1                                                                              ; |lab3top|alu8bits:47|alu1bit:11|partialadder1bit:21|1                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|81                                                                              ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|81                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|79                                                                              ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|79                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|78                                                                              ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|78                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|71                                                                              ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|71                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|67                                                                              ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|67                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|59                                                                              ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|59                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|72                                                                              ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|72                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|68                                                                              ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|68                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|61                                                                              ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|61                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|62                                                                              ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|62                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|77                                                                              ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|77                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|73                                                                              ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|73                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|69                                                                              ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|69                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|64                                                                              ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|64                                                                        ; out0             ;
; |lab3top|alu8bits:47|74182:2|24                                                                                                    ; |lab3top|alu8bits:47|74182:2|24                                                                                              ; out0             ;
; |lab3top|alu8bits:47|74182:2|11                                                                                                    ; |lab3top|alu8bits:47|74182:2|11                                                                                              ; out0             ;
; |lab3top|alu8bits:47|74182:2|10                                                                                                    ; |lab3top|alu8bits:47|74182:2|10                                                                                              ; out0             ;
; |lab3top|alu8bits:47|74182:2|27                                                                                                    ; |lab3top|alu8bits:47|74182:2|27                                                                                              ; out0             ;
; |lab3top|alu8bits:47|74182:2|15                                                                                                    ; |lab3top|alu8bits:47|74182:2|15                                                                                              ; out0             ;
; |lab3top|alu8bits:47|74182:2|16                                                                                                    ; |lab3top|alu8bits:47|74182:2|16                                                                                              ; out0             ;
; |lab3top|alu8bits:47|74182:2|18                                                                                                    ; |lab3top|alu8bits:47|74182:2|18                                                                                              ; out0             ;
; |lab3top|alu8bits:47|74182:2|29                                                                                                    ; |lab3top|alu8bits:47|74182:2|29                                                                                              ; out0             ;
; |lab3top|alu8bits:47|74182:2|20                                                                                                    ; |lab3top|alu8bits:47|74182:2|20                                                                                              ; out0             ;
; |lab3top|alu8bits:47|74182:2|19                                                                                                    ; |lab3top|alu8bits:47|74182:2|19                                                                                              ; out0             ;
; |lab3top|alu8bits:47|74182:2|31                                                                                                    ; |lab3top|alu8bits:47|74182:2|31                                                                                              ; out0             ;
; |lab3top|alu8bits:47|74182:2|22                                                                                                    ; |lab3top|alu8bits:47|74182:2|22                                                                                              ; out0             ;
; |lab3top|alu8bits:47|74182:2|23                                                                                                    ; |lab3top|alu8bits:47|74182:2|23                                                                                              ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|18                                                                                                 ; |lab3top|alu8bits:47|alu1bit:10|18                                                                                           ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|13                                                                                                 ; |lab3top|alu8bits:47|alu1bit:10|13                                                                                           ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|partialadder1bit:21|6                                                                              ; |lab3top|alu8bits:47|alu1bit:10|partialadder1bit:21|6                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|partialadder1bit:21|1                                                                              ; |lab3top|alu8bits:47|alu1bit:10|partialadder1bit:21|1                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|partialadder1bit:21|13                                                                             ; |lab3top|alu8bits:47|alu1bit:10|partialadder1bit:21|13                                                                       ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|81                                                                              ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|81                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|79                                                                              ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|79                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|78                                                                              ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|78                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|71                                                                              ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|71                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|67                                                                              ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|67                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|59                                                                              ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|59                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|60                                                                              ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|60                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|68                                                                              ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|68                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|61                                                                              ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|61                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|62                                                                              ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|62                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|83                                                                              ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|83                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|77                                                                              ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|77                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|73                                                                              ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|73                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|69                                                                              ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|69                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|63                                                                              ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|63                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|64                                                                              ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|64                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|74                                                                              ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|74                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|70                                                                              ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|70                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|65                                                                              ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|65                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|18                                                                                                  ; |lab3top|alu8bits:47|alu1bit:9|18                                                                                            ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|13                                                                                                  ; |lab3top|alu8bits:47|alu1bit:9|13                                                                                            ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|partialadder1bit:21|6                                                                               ; |lab3top|alu8bits:47|alu1bit:9|partialadder1bit:21|6                                                                         ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|partialadder1bit:21|1                                                                               ; |lab3top|alu8bits:47|alu1bit:9|partialadder1bit:21|1                                                                         ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|partialadder1bit:21|13                                                                              ; |lab3top|alu8bits:47|alu1bit:9|partialadder1bit:21|13                                                                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|81                                                                               ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|81                                                                         ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|79                                                                               ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|79                                                                         ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|78                                                                               ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|78                                                                         ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|71                                                                               ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|71                                                                         ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|67                                                                               ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|67                                                                         ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|59                                                                               ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|59                                                                         ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|60                                                                               ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|60                                                                         ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|62                                                                               ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|62                                                                         ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|77                                                                               ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|77                                                                         ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|73                                                                               ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|73                                                                         ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|69                                                                               ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|69                                                                         ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|63                                                                               ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|63                                                                         ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|64                                                                               ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|64                                                                         ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|70                                                                               ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|70                                                                         ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|65                                                                               ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|65                                                                         ; out0             ;
; |lab3top|counter8bits:58|16                                                                                                        ; |lab3top|counter8bits:58|16                                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:53|1~0                                                                                        ; |lab3top|counter8bits:58|counter1bit:53|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:53|1~2                                                                                        ; |lab3top|counter8bits:58|counter1bit:53|1~2                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:53|10                                                                                         ; |lab3top|counter8bits:58|counter1bit:53|10                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:53|12                                                                                         ; |lab3top|counter8bits:58|counter1bit:53|12                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:53|11                                                                                         ; |lab3top|counter8bits:58|counter1bit:53|11                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:53|14                                                                                         ; |lab3top|counter8bits:58|counter1bit:53|14                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:52|1~0                                                                                        ; |lab3top|counter8bits:58|counter1bit:52|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:52|1~1                                                                                        ; |lab3top|counter8bits:58|counter1bit:52|1~1                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:52|1~2                                                                                        ; |lab3top|counter8bits:58|counter1bit:52|1~2                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:52|10                                                                                         ; |lab3top|counter8bits:58|counter1bit:52|10                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:52|12                                                                                         ; |lab3top|counter8bits:58|counter1bit:52|12                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:52|11                                                                                         ; |lab3top|counter8bits:58|counter1bit:52|11                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:52|14                                                                                         ; |lab3top|counter8bits:58|counter1bit:52|14                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:51|1                                                                                          ; |lab3top|counter8bits:58|counter1bit:51|1                                                                                    ; regout           ;
; |lab3top|counter8bits:58|counter1bit:51|1~0                                                                                        ; |lab3top|counter8bits:58|counter1bit:51|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:51|1~1                                                                                        ; |lab3top|counter8bits:58|counter1bit:51|1~1                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:51|1~2                                                                                        ; |lab3top|counter8bits:58|counter1bit:51|1~2                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:51|10                                                                                         ; |lab3top|counter8bits:58|counter1bit:51|10                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:51|12                                                                                         ; |lab3top|counter8bits:58|counter1bit:51|12                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:51|11                                                                                         ; |lab3top|counter8bits:58|counter1bit:51|11                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:51|14                                                                                         ; |lab3top|counter8bits:58|counter1bit:51|14                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:50|1~0                                                                                        ; |lab3top|counter8bits:58|counter1bit:50|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:50|1~1                                                                                        ; |lab3top|counter8bits:58|counter1bit:50|1~1                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:50|1~2                                                                                        ; |lab3top|counter8bits:58|counter1bit:50|1~2                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:50|10                                                                                         ; |lab3top|counter8bits:58|counter1bit:50|10                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:50|12                                                                                         ; |lab3top|counter8bits:58|counter1bit:50|12                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:50|11                                                                                         ; |lab3top|counter8bits:58|counter1bit:50|11                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:50|14                                                                                         ; |lab3top|counter8bits:58|counter1bit:50|14                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:46|1                                                                                          ; |lab3top|counter8bits:58|counter1bit:46|1                                                                                    ; regout           ;
; |lab3top|counter8bits:58|counter1bit:46|1~0                                                                                        ; |lab3top|counter8bits:58|counter1bit:46|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:46|1~1                                                                                        ; |lab3top|counter8bits:58|counter1bit:46|1~1                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:46|1~2                                                                                        ; |lab3top|counter8bits:58|counter1bit:46|1~2                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:46|10                                                                                         ; |lab3top|counter8bits:58|counter1bit:46|10                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:46|12                                                                                         ; |lab3top|counter8bits:58|counter1bit:46|12                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:46|11                                                                                         ; |lab3top|counter8bits:58|counter1bit:46|11                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:46|14                                                                                         ; |lab3top|counter8bits:58|counter1bit:46|14                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:47|1                                                                                          ; |lab3top|counter8bits:58|counter1bit:47|1                                                                                    ; regout           ;
; |lab3top|counter8bits:58|counter1bit:47|1~0                                                                                        ; |lab3top|counter8bits:58|counter1bit:47|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:47|1~1                                                                                        ; |lab3top|counter8bits:58|counter1bit:47|1~1                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:47|1~2                                                                                        ; |lab3top|counter8bits:58|counter1bit:47|1~2                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:47|10                                                                                         ; |lab3top|counter8bits:58|counter1bit:47|10                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:47|12                                                                                         ; |lab3top|counter8bits:58|counter1bit:47|12                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:47|11                                                                                         ; |lab3top|counter8bits:58|counter1bit:47|11                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:47|14                                                                                         ; |lab3top|counter8bits:58|counter1bit:47|14                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:48|1                                                                                          ; |lab3top|counter8bits:58|counter1bit:48|1                                                                                    ; regout           ;
; |lab3top|counter8bits:58|counter1bit:48|1~0                                                                                        ; |lab3top|counter8bits:58|counter1bit:48|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:48|1~1                                                                                        ; |lab3top|counter8bits:58|counter1bit:48|1~1                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:48|1~2                                                                                        ; |lab3top|counter8bits:58|counter1bit:48|1~2                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:48|10                                                                                         ; |lab3top|counter8bits:58|counter1bit:48|10                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:48|12                                                                                         ; |lab3top|counter8bits:58|counter1bit:48|12                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:48|11                                                                                         ; |lab3top|counter8bits:58|counter1bit:48|11                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:48|14                                                                                         ; |lab3top|counter8bits:58|counter1bit:48|14                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:49|1                                                                                          ; |lab3top|counter8bits:58|counter1bit:49|1                                                                                    ; regout           ;
; |lab3top|counter8bits:58|counter1bit:49|1~0                                                                                        ; |lab3top|counter8bits:58|counter1bit:49|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:49|1~1                                                                                        ; |lab3top|counter8bits:58|counter1bit:49|1~1                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:49|1~2                                                                                        ; |lab3top|counter8bits:58|counter1bit:49|1~2                                                                                  ; out0             ;
; |lab3top|counter8bits:58|counter1bit:49|10                                                                                         ; |lab3top|counter8bits:58|counter1bit:49|10                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:49|12                                                                                         ; |lab3top|counter8bits:58|counter1bit:49|12                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:49|11                                                                                         ; |lab3top|counter8bits:58|counter1bit:49|11                                                                                   ; out0             ;
; |lab3top|counter8bits:58|counter1bit:49|14                                                                                         ; |lab3top|counter8bits:58|counter1bit:49|14                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:53|1~0                                                                                        ; |lab3top|counter8bits:59|counter1bit:53|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:59|counter1bit:53|1~2                                                                                        ; |lab3top|counter8bits:59|counter1bit:53|1~2                                                                                  ; out0             ;
; |lab3top|counter8bits:59|counter1bit:53|10                                                                                         ; |lab3top|counter8bits:59|counter1bit:53|10                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:53|12                                                                                         ; |lab3top|counter8bits:59|counter1bit:53|12                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:53|11                                                                                         ; |lab3top|counter8bits:59|counter1bit:53|11                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:53|14                                                                                         ; |lab3top|counter8bits:59|counter1bit:53|14                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:52|1~0                                                                                        ; |lab3top|counter8bits:59|counter1bit:52|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:59|counter1bit:52|10                                                                                         ; |lab3top|counter8bits:59|counter1bit:52|10                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:52|12                                                                                         ; |lab3top|counter8bits:59|counter1bit:52|12                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:52|11                                                                                         ; |lab3top|counter8bits:59|counter1bit:52|11                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:52|14                                                                                         ; |lab3top|counter8bits:59|counter1bit:52|14                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:51|1~0                                                                                        ; |lab3top|counter8bits:59|counter1bit:51|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:59|counter1bit:51|1~1                                                                                        ; |lab3top|counter8bits:59|counter1bit:51|1~1                                                                                  ; out0             ;
; |lab3top|counter8bits:59|counter1bit:51|1~2                                                                                        ; |lab3top|counter8bits:59|counter1bit:51|1~2                                                                                  ; out0             ;
; |lab3top|counter8bits:59|counter1bit:51|10                                                                                         ; |lab3top|counter8bits:59|counter1bit:51|10                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:51|12                                                                                         ; |lab3top|counter8bits:59|counter1bit:51|12                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:51|11                                                                                         ; |lab3top|counter8bits:59|counter1bit:51|11                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:51|14                                                                                         ; |lab3top|counter8bits:59|counter1bit:51|14                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:50|1                                                                                          ; |lab3top|counter8bits:59|counter1bit:50|1                                                                                    ; regout           ;
; |lab3top|counter8bits:59|counter1bit:50|1~0                                                                                        ; |lab3top|counter8bits:59|counter1bit:50|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:59|counter1bit:50|1~1                                                                                        ; |lab3top|counter8bits:59|counter1bit:50|1~1                                                                                  ; out0             ;
; |lab3top|counter8bits:59|counter1bit:50|1~2                                                                                        ; |lab3top|counter8bits:59|counter1bit:50|1~2                                                                                  ; out0             ;
; |lab3top|counter8bits:59|counter1bit:50|10                                                                                         ; |lab3top|counter8bits:59|counter1bit:50|10                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:50|12                                                                                         ; |lab3top|counter8bits:59|counter1bit:50|12                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:50|11                                                                                         ; |lab3top|counter8bits:59|counter1bit:50|11                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:50|14                                                                                         ; |lab3top|counter8bits:59|counter1bit:50|14                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:46|1                                                                                          ; |lab3top|counter8bits:59|counter1bit:46|1                                                                                    ; regout           ;
; |lab3top|counter8bits:59|counter1bit:46|1~0                                                                                        ; |lab3top|counter8bits:59|counter1bit:46|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:59|counter1bit:46|1~1                                                                                        ; |lab3top|counter8bits:59|counter1bit:46|1~1                                                                                  ; out0             ;
; |lab3top|counter8bits:59|counter1bit:46|1~2                                                                                        ; |lab3top|counter8bits:59|counter1bit:46|1~2                                                                                  ; out0             ;
; |lab3top|counter8bits:59|counter1bit:46|10                                                                                         ; |lab3top|counter8bits:59|counter1bit:46|10                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:46|12                                                                                         ; |lab3top|counter8bits:59|counter1bit:46|12                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:46|11                                                                                         ; |lab3top|counter8bits:59|counter1bit:46|11                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:46|14                                                                                         ; |lab3top|counter8bits:59|counter1bit:46|14                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:47|1~0                                                                                        ; |lab3top|counter8bits:59|counter1bit:47|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:59|counter1bit:47|10                                                                                         ; |lab3top|counter8bits:59|counter1bit:47|10                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:47|12                                                                                         ; |lab3top|counter8bits:59|counter1bit:47|12                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:47|11                                                                                         ; |lab3top|counter8bits:59|counter1bit:47|11                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:47|14                                                                                         ; |lab3top|counter8bits:59|counter1bit:47|14                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:48|1                                                                                          ; |lab3top|counter8bits:59|counter1bit:48|1                                                                                    ; regout           ;
; |lab3top|counter8bits:59|counter1bit:48|1~0                                                                                        ; |lab3top|counter8bits:59|counter1bit:48|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:59|counter1bit:48|1~1                                                                                        ; |lab3top|counter8bits:59|counter1bit:48|1~1                                                                                  ; out0             ;
; |lab3top|counter8bits:59|counter1bit:48|1~2                                                                                        ; |lab3top|counter8bits:59|counter1bit:48|1~2                                                                                  ; out0             ;
; |lab3top|counter8bits:59|counter1bit:48|10                                                                                         ; |lab3top|counter8bits:59|counter1bit:48|10                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:48|12                                                                                         ; |lab3top|counter8bits:59|counter1bit:48|12                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:48|11                                                                                         ; |lab3top|counter8bits:59|counter1bit:48|11                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:48|14                                                                                         ; |lab3top|counter8bits:59|counter1bit:48|14                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:49|1~0                                                                                        ; |lab3top|counter8bits:59|counter1bit:49|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:59|counter1bit:49|1~1                                                                                        ; |lab3top|counter8bits:59|counter1bit:49|1~1                                                                                  ; out0             ;
; |lab3top|counter8bits:59|counter1bit:49|1~2                                                                                        ; |lab3top|counter8bits:59|counter1bit:49|1~2                                                                                  ; out0             ;
; |lab3top|counter8bits:59|counter1bit:49|10                                                                                         ; |lab3top|counter8bits:59|counter1bit:49|10                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:49|12                                                                                         ; |lab3top|counter8bits:59|counter1bit:49|12                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:49|11                                                                                         ; |lab3top|counter8bits:59|counter1bit:49|11                                                                                   ; out0             ;
; |lab3top|counter8bits:59|counter1bit:49|14                                                                                         ; |lab3top|counter8bits:59|counter1bit:49|14                                                                                   ; out0             ;
; |lab3top|counter8bits:60|17                                                                                                        ; |lab3top|counter8bits:60|17                                                                                                  ; out0             ;
; |lab3top|counter8bits:60|counter1bit:50|1~0                                                                                        ; |lab3top|counter8bits:60|counter1bit:50|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:60|counter1bit:50|1~2                                                                                        ; |lab3top|counter8bits:60|counter1bit:50|1~2                                                                                  ; out0             ;
; |lab3top|counter8bits:60|counter1bit:50|10                                                                                         ; |lab3top|counter8bits:60|counter1bit:50|10                                                                                   ; out0             ;
; |lab3top|counter8bits:60|counter1bit:50|11                                                                                         ; |lab3top|counter8bits:60|counter1bit:50|11                                                                                   ; out0             ;
; |lab3top|counter8bits:60|counter1bit:46|1~0                                                                                        ; |lab3top|counter8bits:60|counter1bit:46|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:60|counter1bit:46|1~1                                                                                        ; |lab3top|counter8bits:60|counter1bit:46|1~1                                                                                  ; out0             ;
; |lab3top|counter8bits:60|counter1bit:46|1~2                                                                                        ; |lab3top|counter8bits:60|counter1bit:46|1~2                                                                                  ; out0             ;
; |lab3top|counter8bits:60|counter1bit:46|10                                                                                         ; |lab3top|counter8bits:60|counter1bit:46|10                                                                                   ; out0             ;
; |lab3top|counter8bits:60|counter1bit:46|11                                                                                         ; |lab3top|counter8bits:60|counter1bit:46|11                                                                                   ; out0             ;
; |lab3top|counter8bits:60|counter1bit:46|15                                                                                         ; |lab3top|counter8bits:60|counter1bit:46|15                                                                                   ; out0             ;
; |lab3top|counter8bits:60|counter1bit:47|1                                                                                          ; |lab3top|counter8bits:60|counter1bit:47|1                                                                                    ; regout           ;
; |lab3top|counter8bits:60|counter1bit:47|1~0                                                                                        ; |lab3top|counter8bits:60|counter1bit:47|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:60|counter1bit:47|1~1                                                                                        ; |lab3top|counter8bits:60|counter1bit:47|1~1                                                                                  ; out0             ;
; |lab3top|counter8bits:60|counter1bit:47|1~2                                                                                        ; |lab3top|counter8bits:60|counter1bit:47|1~2                                                                                  ; out0             ;
; |lab3top|counter8bits:60|counter1bit:47|10                                                                                         ; |lab3top|counter8bits:60|counter1bit:47|10                                                                                   ; out0             ;
; |lab3top|counter8bits:60|counter1bit:47|11                                                                                         ; |lab3top|counter8bits:60|counter1bit:47|11                                                                                   ; out0             ;
; |lab3top|counter8bits:60|counter1bit:47|15                                                                                         ; |lab3top|counter8bits:60|counter1bit:47|15                                                                                   ; out0             ;
; |lab3top|counter8bits:60|counter1bit:48|1                                                                                          ; |lab3top|counter8bits:60|counter1bit:48|1                                                                                    ; regout           ;
; |lab3top|counter8bits:60|counter1bit:48|1~0                                                                                        ; |lab3top|counter8bits:60|counter1bit:48|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:60|counter1bit:48|1~1                                                                                        ; |lab3top|counter8bits:60|counter1bit:48|1~1                                                                                  ; out0             ;
; |lab3top|counter8bits:60|counter1bit:48|1~2                                                                                        ; |lab3top|counter8bits:60|counter1bit:48|1~2                                                                                  ; out0             ;
; |lab3top|counter8bits:60|counter1bit:48|10                                                                                         ; |lab3top|counter8bits:60|counter1bit:48|10                                                                                   ; out0             ;
; |lab3top|counter8bits:60|counter1bit:48|11                                                                                         ; |lab3top|counter8bits:60|counter1bit:48|11                                                                                   ; out0             ;
; |lab3top|counter8bits:60|counter1bit:48|15                                                                                         ; |lab3top|counter8bits:60|counter1bit:48|15                                                                                   ; out0             ;
; |lab3top|counter8bits:60|counter1bit:49|1                                                                                          ; |lab3top|counter8bits:60|counter1bit:49|1                                                                                    ; regout           ;
; |lab3top|counter8bits:60|counter1bit:49|1~0                                                                                        ; |lab3top|counter8bits:60|counter1bit:49|1~0                                                                                  ; out0             ;
; |lab3top|counter8bits:60|counter1bit:49|1~1                                                                                        ; |lab3top|counter8bits:60|counter1bit:49|1~1                                                                                  ; out0             ;
; |lab3top|counter8bits:60|counter1bit:49|1~2                                                                                        ; |lab3top|counter8bits:60|counter1bit:49|1~2                                                                                  ; out0             ;
; |lab3top|counter8bits:60|counter1bit:49|10                                                                                         ; |lab3top|counter8bits:60|counter1bit:49|10                                                                                   ; out0             ;
; |lab3top|counter8bits:60|counter1bit:49|11                                                                                         ; |lab3top|counter8bits:60|counter1bit:49|11                                                                                   ; out0             ;
; |lab3top|counter8bits:60|counter1bit:49|15                                                                                         ; |lab3top|counter8bits:60|counter1bit:49|15                                                                                   ; out0             ;
; |lab3top|register8bits:69|register1bit:30|1                                                                                        ; |lab3top|register8bits:69|register1bit:30|1                                                                                  ; regout           ;
; |lab3top|register8bits:69|register1bit:30|14                                                                                       ; |lab3top|register8bits:69|register1bit:30|14                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:30|16                                                                                       ; |lab3top|register8bits:69|register1bit:30|16                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:30|13                                                                                       ; |lab3top|register8bits:69|register1bit:30|13                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:29|14                                                                                       ; |lab3top|register8bits:69|register1bit:29|14                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:29|13                                                                                       ; |lab3top|register8bits:69|register1bit:29|13                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:28|1                                                                                        ; |lab3top|register8bits:69|register1bit:28|1                                                                                  ; regout           ;
; |lab3top|register8bits:69|register1bit:28|14                                                                                       ; |lab3top|register8bits:69|register1bit:28|14                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:28|16                                                                                       ; |lab3top|register8bits:69|register1bit:28|16                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:28|13                                                                                       ; |lab3top|register8bits:69|register1bit:28|13                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:27|1                                                                                        ; |lab3top|register8bits:69|register1bit:27|1                                                                                  ; regout           ;
; |lab3top|register8bits:69|register1bit:27|14                                                                                       ; |lab3top|register8bits:69|register1bit:27|14                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:27|13                                                                                       ; |lab3top|register8bits:69|register1bit:27|13                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:26|1                                                                                        ; |lab3top|register8bits:69|register1bit:26|1                                                                                  ; regout           ;
; |lab3top|register8bits:69|register1bit:26|14                                                                                       ; |lab3top|register8bits:69|register1bit:26|14                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:26|16                                                                                       ; |lab3top|register8bits:69|register1bit:26|16                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:26|13                                                                                       ; |lab3top|register8bits:69|register1bit:26|13                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:25|1                                                                                        ; |lab3top|register8bits:69|register1bit:25|1                                                                                  ; regout           ;
; |lab3top|register8bits:69|register1bit:25|14                                                                                       ; |lab3top|register8bits:69|register1bit:25|14                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:25|16                                                                                       ; |lab3top|register8bits:69|register1bit:25|16                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:25|13                                                                                       ; |lab3top|register8bits:69|register1bit:25|13                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:24|1                                                                                        ; |lab3top|register8bits:69|register1bit:24|1                                                                                  ; regout           ;
; |lab3top|register8bits:69|register1bit:24|14                                                                                       ; |lab3top|register8bits:69|register1bit:24|14                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:24|16                                                                                       ; |lab3top|register8bits:69|register1bit:24|16                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:24|13                                                                                       ; |lab3top|register8bits:69|register1bit:24|13                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:23|1                                                                                        ; |lab3top|register8bits:69|register1bit:23|1                                                                                  ; regout           ;
; |lab3top|register8bits:69|register1bit:23|14                                                                                       ; |lab3top|register8bits:69|register1bit:23|14                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:23|16                                                                                       ; |lab3top|register8bits:69|register1bit:23|16                                                                                 ; out0             ;
; |lab3top|register8bits:69|register1bit:23|13                                                                                       ; |lab3top|register8bits:69|register1bit:23|13                                                                                 ; out0             ;
; |lab3top|ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_una1:auto_generated|ram_block1a0 ; |lab3top|ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_una1:auto_generated|q_a[0] ; portadataout0    ;
; |lab3top|ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_una1:auto_generated|ram_block1a1 ; |lab3top|ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_una1:auto_generated|q_a[1] ; portadataout0    ;
; |lab3top|ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_una1:auto_generated|ram_block1a2 ; |lab3top|ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_una1:auto_generated|q_a[2] ; portadataout0    ;
; |lab3top|ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_una1:auto_generated|ram_block1a3 ; |lab3top|ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_una1:auto_generated|q_a[3] ; portadataout0    ;
; |lab3top|ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_una1:auto_generated|ram_block1a4 ; |lab3top|ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_una1:auto_generated|q_a[4] ; portadataout0    ;
; |lab3top|ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_una1:auto_generated|ram_block1a5 ; |lab3top|ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_una1:auto_generated|q_a[5] ; portadataout0    ;
; |lab3top|ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_una1:auto_generated|ram_block1a6 ; |lab3top|ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_una1:auto_generated|q_a[6] ; portadataout0    ;
; |lab3top|ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_una1:auto_generated|ram_block1a7 ; |lab3top|ram256x8:104|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_una1:auto_generated|q_a[7] ; portadataout0    ;
; |lab3top|busmultiplexer:67|Y~8                                                                                                     ; |lab3top|busmultiplexer:67|Y~8                                                                                               ; out              ;
; |lab3top|busmultiplexer:67|Y~9                                                                                                     ; |lab3top|busmultiplexer:67|Y~9                                                                                               ; out              ;
; |lab3top|busmultiplexer:67|Y~10                                                                                                    ; |lab3top|busmultiplexer:67|Y~10                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~11                                                                                                    ; |lab3top|busmultiplexer:67|Y~11                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~12                                                                                                    ; |lab3top|busmultiplexer:67|Y~12                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~13                                                                                                    ; |lab3top|busmultiplexer:67|Y~13                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~14                                                                                                    ; |lab3top|busmultiplexer:67|Y~14                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~15                                                                                                    ; |lab3top|busmultiplexer:67|Y~15                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~16                                                                                                    ; |lab3top|busmultiplexer:67|Y~16                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~17                                                                                                    ; |lab3top|busmultiplexer:67|Y~17                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~18                                                                                                    ; |lab3top|busmultiplexer:67|Y~18                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~19                                                                                                    ; |lab3top|busmultiplexer:67|Y~19                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~20                                                                                                    ; |lab3top|busmultiplexer:67|Y~20                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~21                                                                                                    ; |lab3top|busmultiplexer:67|Y~21                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~22                                                                                                    ; |lab3top|busmultiplexer:67|Y~22                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~23                                                                                                    ; |lab3top|busmultiplexer:67|Y~23                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~24                                                                                                    ; |lab3top|busmultiplexer:67|Y~24                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~25                                                                                                    ; |lab3top|busmultiplexer:67|Y~25                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~26                                                                                                    ; |lab3top|busmultiplexer:67|Y~26                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~27                                                                                                    ; |lab3top|busmultiplexer:67|Y~27                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~28                                                                                                    ; |lab3top|busmultiplexer:67|Y~28                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~29                                                                                                    ; |lab3top|busmultiplexer:67|Y~29                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~30                                                                                                    ; |lab3top|busmultiplexer:67|Y~30                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~31                                                                                                    ; |lab3top|busmultiplexer:67|Y~31                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~32                                                                                                    ; |lab3top|busmultiplexer:67|Y~32                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~33                                                                                                    ; |lab3top|busmultiplexer:67|Y~33                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~34                                                                                                    ; |lab3top|busmultiplexer:67|Y~34                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~35                                                                                                    ; |lab3top|busmultiplexer:67|Y~35                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~36                                                                                                    ; |lab3top|busmultiplexer:67|Y~36                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~37                                                                                                    ; |lab3top|busmultiplexer:67|Y~37                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~38                                                                                                    ; |lab3top|busmultiplexer:67|Y~38                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~39                                                                                                    ; |lab3top|busmultiplexer:67|Y~39                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~40                                                                                                    ; |lab3top|busmultiplexer:67|Y~40                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~41                                                                                                    ; |lab3top|busmultiplexer:67|Y~41                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~42                                                                                                    ; |lab3top|busmultiplexer:67|Y~42                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~43                                                                                                    ; |lab3top|busmultiplexer:67|Y~43                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~44                                                                                                    ; |lab3top|busmultiplexer:67|Y~44                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~45                                                                                                    ; |lab3top|busmultiplexer:67|Y~45                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~46                                                                                                    ; |lab3top|busmultiplexer:67|Y~46                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y~47                                                                                                    ; |lab3top|busmultiplexer:67|Y~47                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y[7]                                                                                                    ; |lab3top|busmultiplexer:67|Y[7]                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y[6]                                                                                                    ; |lab3top|busmultiplexer:67|Y[6]                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y[5]                                                                                                    ; |lab3top|busmultiplexer:67|Y[5]                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y[4]                                                                                                    ; |lab3top|busmultiplexer:67|Y[4]                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y[3]                                                                                                    ; |lab3top|busmultiplexer:67|Y[3]                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y[2]                                                                                                    ; |lab3top|busmultiplexer:67|Y[2]                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y[1]                                                                                                    ; |lab3top|busmultiplexer:67|Y[1]                                                                                              ; out              ;
; |lab3top|busmultiplexer:67|Y[0]                                                                                                    ; |lab3top|busmultiplexer:67|Y[0]                                                                                              ; out              ;
; |lab3top|register8bits:64|register1bit:30|1                                                                                        ; |lab3top|register8bits:64|register1bit:30|1                                                                                  ; regout           ;
; |lab3top|register8bits:64|register1bit:30|14                                                                                       ; |lab3top|register8bits:64|register1bit:30|14                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:30|16                                                                                       ; |lab3top|register8bits:64|register1bit:30|16                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:30|13                                                                                       ; |lab3top|register8bits:64|register1bit:30|13                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:29|1                                                                                        ; |lab3top|register8bits:64|register1bit:29|1                                                                                  ; regout           ;
; |lab3top|register8bits:64|register1bit:29|14                                                                                       ; |lab3top|register8bits:64|register1bit:29|14                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:29|16                                                                                       ; |lab3top|register8bits:64|register1bit:29|16                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:29|13                                                                                       ; |lab3top|register8bits:64|register1bit:29|13                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:28|1                                                                                        ; |lab3top|register8bits:64|register1bit:28|1                                                                                  ; regout           ;
; |lab3top|register8bits:64|register1bit:28|14                                                                                       ; |lab3top|register8bits:64|register1bit:28|14                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:28|16                                                                                       ; |lab3top|register8bits:64|register1bit:28|16                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:28|13                                                                                       ; |lab3top|register8bits:64|register1bit:28|13                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:27|14                                                                                       ; |lab3top|register8bits:64|register1bit:27|14                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:27|13                                                                                       ; |lab3top|register8bits:64|register1bit:27|13                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:26|1                                                                                        ; |lab3top|register8bits:64|register1bit:26|1                                                                                  ; regout           ;
; |lab3top|register8bits:64|register1bit:26|14                                                                                       ; |lab3top|register8bits:64|register1bit:26|14                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:26|16                                                                                       ; |lab3top|register8bits:64|register1bit:26|16                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:26|13                                                                                       ; |lab3top|register8bits:64|register1bit:26|13                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:25|1                                                                                        ; |lab3top|register8bits:64|register1bit:25|1                                                                                  ; regout           ;
; |lab3top|register8bits:64|register1bit:25|14                                                                                       ; |lab3top|register8bits:64|register1bit:25|14                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:25|16                                                                                       ; |lab3top|register8bits:64|register1bit:25|16                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:25|13                                                                                       ; |lab3top|register8bits:64|register1bit:25|13                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:24|1                                                                                        ; |lab3top|register8bits:64|register1bit:24|1                                                                                  ; regout           ;
; |lab3top|register8bits:64|register1bit:24|14                                                                                       ; |lab3top|register8bits:64|register1bit:24|14                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:24|16                                                                                       ; |lab3top|register8bits:64|register1bit:24|16                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:24|13                                                                                       ; |lab3top|register8bits:64|register1bit:24|13                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:23|1                                                                                        ; |lab3top|register8bits:64|register1bit:23|1                                                                                  ; regout           ;
; |lab3top|register8bits:64|register1bit:23|14                                                                                       ; |lab3top|register8bits:64|register1bit:23|14                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:23|16                                                                                       ; |lab3top|register8bits:64|register1bit:23|16                                                                                 ; out0             ;
; |lab3top|register8bits:64|register1bit:23|13                                                                                       ; |lab3top|register8bits:64|register1bit:23|13                                                                                 ; out0             ;
; |lab3top|lab3controller:107|inst26                                                                                                 ; |lab3top|lab3controller:107|inst26                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst1                                                                                                  ; |lab3top|lab3controller:107|inst1                                                                                            ; out0             ;
; |lab3top|lab3controller:107|inst102                                                                                                ; |lab3top|lab3controller:107|inst102                                                                                          ; out0             ;
; |lab3top|lab3controller:107|inst101                                                                                                ; |lab3top|lab3controller:107|inst101                                                                                          ; out0             ;
; |lab3top|lab3controller:107|inst13                                                                                                 ; |lab3top|lab3controller:107|inst13                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst12                                                                                                 ; |lab3top|lab3controller:107|inst12                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst8                                                                                                  ; |lab3top|lab3controller:107|inst8                                                                                            ; out0             ;
; |lab3top|lab3controller:107|inst7                                                                                                  ; |lab3top|lab3controller:107|inst7                                                                                            ; out0             ;
; |lab3top|lab3controller:107|inst98                                                                                                 ; |lab3top|lab3controller:107|inst98                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst91                                                                                                 ; |lab3top|lab3controller:107|inst91                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst89                                                                                                 ; |lab3top|lab3controller:107|inst89                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst90                                                                                                 ; |lab3top|lab3controller:107|inst90                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst83                                                                                                 ; |lab3top|lab3controller:107|inst83                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst84                                                                                                 ; |lab3top|lab3controller:107|inst84                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst86                                                                                                 ; |lab3top|lab3controller:107|inst86                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst93                                                                                                 ; |lab3top|lab3controller:107|inst93                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst96                                                                                                 ; |lab3top|lab3controller:107|inst96                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst75                                                                                                 ; |lab3top|lab3controller:107|inst75                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst77                                                                                                 ; |lab3top|lab3controller:107|inst77                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst79                                                                                                 ; |lab3top|lab3controller:107|inst79                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst81                                                                                                 ; |lab3top|lab3controller:107|inst81                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst82                                                                                                 ; |lab3top|lab3controller:107|inst82                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst80                                                                                                 ; |lab3top|lab3controller:107|inst80                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst69                                                                                                 ; |lab3top|lab3controller:107|inst69                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst70                                                                                                 ; |lab3top|lab3controller:107|inst70                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst68                                                                                                 ; |lab3top|lab3controller:107|inst68                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst71                                                                                                 ; |lab3top|lab3controller:107|inst71                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst67                                                                                                 ; |lab3top|lab3controller:107|inst67                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst62                                                                                                 ; |lab3top|lab3controller:107|inst62                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst28                                                                                                 ; |lab3top|lab3controller:107|inst28                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst27                                                                                                 ; |lab3top|lab3controller:107|inst27                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst29                                                                                                 ; |lab3top|lab3controller:107|inst29                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst2                                                                                                  ; |lab3top|lab3controller:107|inst2                                                                                            ; out0             ;
; |lab3top|lab3controller:107|inst55                                                                                                 ; |lab3top|lab3controller:107|inst55                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst56                                                                                                 ; |lab3top|lab3controller:107|inst56                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst57                                                                                                 ; |lab3top|lab3controller:107|inst57                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst54                                                                                                 ; |lab3top|lab3controller:107|inst54                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst25                                                                                                 ; |lab3top|lab3controller:107|inst25                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst23                                                                                                 ; |lab3top|lab3controller:107|inst23                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst97                                                                                                 ; |lab3top|lab3controller:107|inst97                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst61                                                                                                 ; |lab3top|lab3controller:107|inst61                                                                                           ; out0             ;
; |lab3top|lab3controller:107|inst30                                                                                                 ; |lab3top|lab3controller:107|inst30                                                                                           ; out0             ;
; |lab3top|controlregister:101|133                                                                                                   ; |lab3top|controlregister:101|133                                                                                             ; regout           ;
; |lab3top|controlregister:101|134                                                                                                   ; |lab3top|controlregister:101|134                                                                                             ; regout           ;
; |lab3top|controlregister:101|128                                                                                                   ; |lab3top|controlregister:101|128                                                                                             ; regout           ;
; |lab3top|controlregister:101|81                                                                                                    ; |lab3top|controlregister:101|81                                                                                              ; regout           ;
; |lab3top|controlregister:101|84                                                                                                    ; |lab3top|controlregister:101|84                                                                                              ; regout           ;
; |lab3top|controlregister:101|88                                                                                                    ; |lab3top|controlregister:101|88                                                                                              ; regout           ;
; |lab3top|controlregister:101|91                                                                                                    ; |lab3top|controlregister:101|91                                                                                              ; regout           ;
; |lab3top|controlregister:101|93                                                                                                    ; |lab3top|controlregister:101|93                                                                                              ; regout           ;
; |lab3top|controlregister:101|96                                                                                                    ; |lab3top|controlregister:101|96                                                                                              ; regout           ;
; |lab3top|controlregister:101|8                                                                                                     ; |lab3top|controlregister:101|8                                                                                               ; regout           ;
; |lab3top|controlregister:101|6                                                                                                     ; |lab3top|controlregister:101|6                                                                                               ; regout           ;
; |lab3top|controlregister:101|2                                                                                                     ; |lab3top|controlregister:101|2                                                                                               ; regout           ;
; |lab3top|controlregister:101|4                                                                                                     ; |lab3top|controlregister:101|4                                                                                               ; regout           ;
; |lab3top|controlregister:101|5                                                                                                     ; |lab3top|controlregister:101|5                                                                                               ; regout           ;
; |lab3top|controlregister:101|1                                                                                                     ; |lab3top|controlregister:101|1                                                                                               ; regout           ;
; |lab3top|register8bits:66|register1bit:30|14                                                                                       ; |lab3top|register8bits:66|register1bit:30|14                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:30|13                                                                                       ; |lab3top|register8bits:66|register1bit:30|13                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:29|14                                                                                       ; |lab3top|register8bits:66|register1bit:29|14                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:29|16                                                                                       ; |lab3top|register8bits:66|register1bit:29|16                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:29|13                                                                                       ; |lab3top|register8bits:66|register1bit:29|13                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:28|14                                                                                       ; |lab3top|register8bits:66|register1bit:28|14                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:28|13                                                                                       ; |lab3top|register8bits:66|register1bit:28|13                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:27|14                                                                                       ; |lab3top|register8bits:66|register1bit:27|14                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:27|16                                                                                       ; |lab3top|register8bits:66|register1bit:27|16                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:27|13                                                                                       ; |lab3top|register8bits:66|register1bit:27|13                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:26|14                                                                                       ; |lab3top|register8bits:66|register1bit:26|14                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:26|16                                                                                       ; |lab3top|register8bits:66|register1bit:26|16                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:26|13                                                                                       ; |lab3top|register8bits:66|register1bit:26|13                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:25|14                                                                                       ; |lab3top|register8bits:66|register1bit:25|14                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:25|16                                                                                       ; |lab3top|register8bits:66|register1bit:25|16                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:25|13                                                                                       ; |lab3top|register8bits:66|register1bit:25|13                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:24|14                                                                                       ; |lab3top|register8bits:66|register1bit:24|14                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:24|16                                                                                       ; |lab3top|register8bits:66|register1bit:24|16                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:24|13                                                                                       ; |lab3top|register8bits:66|register1bit:24|13                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:23|14                                                                                       ; |lab3top|register8bits:66|register1bit:23|14                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:23|16                                                                                       ; |lab3top|register8bits:66|register1bit:23|16                                                                                 ; out0             ;
; |lab3top|register8bits:66|register1bit:23|13                                                                                       ; |lab3top|register8bits:66|register1bit:23|13                                                                                 ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|S[3]                                                                                         ; |lab3top|sevensegcontroller:12|seg7:1|S[3]                                                                                   ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S[2]                                                                                         ; |lab3top|sevensegcontroller:12|seg7:1|S[2]                                                                                   ; out              ;
; |lab3top|busmultiplexer:67|Equal1~0                                                                                                ; |lab3top|busmultiplexer:67|Equal1~0                                                                                          ; out0             ;
; |lab3top|busmultiplexer:67|Equal4~0                                                                                                ; |lab3top|busmultiplexer:67|Equal4~0                                                                                          ; out0             ;
; |lab3top|busmultiplexer:67|Equal6~0                                                                                                ; |lab3top|busmultiplexer:67|Equal6~0                                                                                          ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                           ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; Node Name                                              ; Output Port Name                                       ; Output Port Type ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; |lab3top|e2                                            ; |lab3top|e2                                            ; pin_out          ;
; |lab3top|AR[6]                                         ; |lab3top|AR[6]                                         ; pin_out          ;
; |lab3top|DR[7]                                         ; |lab3top|DR[7]                                         ; pin_out          ;
; |lab3top|DIP7                                          ; |lab3top|DIP7                                          ; out              ;
; |lab3top|DIP6                                          ; |lab3top|DIP6                                          ; out              ;
; |lab3top|DIP5                                          ; |lab3top|DIP5                                          ; out              ;
; |lab3top|DIP4                                          ; |lab3top|DIP4                                          ; out              ;
; |lab3top|DIP3                                          ; |lab3top|DIP3                                          ; out              ;
; |lab3top|DIP2                                          ; |lab3top|DIP2                                          ; out              ;
; |lab3top|DIP1                                          ; |lab3top|DIP1                                          ; out              ;
; |lab3top|DIP0                                          ; |lab3top|DIP0                                          ; out              ;
; |lab3top|inst5                                         ; |lab3top|inst5                                         ; out0             ;
; |lab3top|1_instruction                                 ; |lab3top|1_instruction                                 ; out              ;
; |lab3top|Auto                                          ; |lab3top|Auto                                          ; out              ;
; |lab3top|inst2                                         ; |lab3top|inst2                                         ; out0             ;
; |lab3top|g2                                            ; |lab3top|g2                                            ; pin_out          ;
; |lab3top|f2                                            ; |lab3top|f2                                            ; pin_out          ;
; |lab3top|a2                                            ; |lab3top|a2                                            ; pin_out          ;
; |lab3top|g1                                            ; |lab3top|g1                                            ; pin_out          ;
; |lab3top|f1                                            ; |lab3top|f1                                            ; pin_out          ;
; |lab3top|a1                                            ; |lab3top|a1                                            ; pin_out          ;
; |lab3top|register8bits:63|register1bit:29|1            ; |lab3top|register8bits:63|register1bit:29|1            ; regout           ;
; |lab3top|register8bits:63|register1bit:27|1            ; |lab3top|register8bits:63|register1bit:27|1            ; regout           ;
; |lab3top|register8bits:63|register1bit:26|1            ; |lab3top|register8bits:63|register1bit:26|1            ; regout           ;
; |lab3top|register8bits:63|register1bit:25|1            ; |lab3top|register8bits:63|register1bit:25|1            ; regout           ;
; |lab3top|register8bits:63|register1bit:24|1            ; |lab3top|register8bits:63|register1bit:24|1            ; regout           ;
; |lab3top|register8bits:63|register1bit:23|1            ; |lab3top|register8bits:63|register1bit:23|1            ; regout           ;
; |lab3top|alu8bits:47|22                                ; |lab3top|alu8bits:47|22                                ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|13                     ; |lab3top|alu8bits:47|alu1bit:13|13                     ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|72  ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|72  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|62  ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|62  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|83  ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|83  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|77  ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|77  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|73  ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|73  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|69  ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|69  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|63  ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|63  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|64  ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|64  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|74  ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|74  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|65  ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|65  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|72  ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|72  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|62  ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|62  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|83  ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|83  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|74  ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|74  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|66  ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|66  ; out0             ;
; |lab3top|alu8bits:47|74182:21|16                       ; |lab3top|alu8bits:47|74182:21|16                       ; out0             ;
; |lab3top|alu8bits:47|74182:21|18                       ; |lab3top|alu8bits:47|74182:21|18                       ; out0             ;
; |lab3top|alu8bits:47|74182:21|20                       ; |lab3top|alu8bits:47|74182:21|20                       ; out0             ;
; |lab3top|alu8bits:47|74182:21|23                       ; |lab3top|alu8bits:47|74182:21|23                       ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|83  ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|83  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|74  ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|74  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|62  ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|62  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|66  ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|66  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|72  ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|72  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|66  ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|66  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|partialadder1bit:21|13 ; |lab3top|alu8bits:47|alu1bit:11|partialadder1bit:21|13 ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|60  ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|60  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|83  ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|83  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|63  ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|63  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|74  ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|74  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|66  ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|66  ; out0             ;
; |lab3top|alu8bits:47|74182:2|12                        ; |lab3top|alu8bits:47|74182:2|12                        ; out0             ;
; |lab3top|alu8bits:47|74182:2|13                        ; |lab3top|alu8bits:47|74182:2|13                        ; out0             ;
; |lab3top|alu8bits:47|74182:2|14                        ; |lab3top|alu8bits:47|74182:2|14                        ; out0             ;
; |lab3top|alu8bits:47|74182:2|17                        ; |lab3top|alu8bits:47|74182:2|17                        ; out0             ;
; |lab3top|alu8bits:47|74182:2|21                        ; |lab3top|alu8bits:47|74182:2|21                        ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|72  ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|72  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|66  ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|66  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|72   ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|72   ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|83   ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|83   ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|74   ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|74   ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|66   ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|66   ; out0             ;
; |lab3top|counter8bits:58|17                            ; |lab3top|counter8bits:58|17                            ; out0             ;
; |lab3top|counter8bits:58|counter1bit:52|15             ; |lab3top|counter8bits:58|counter1bit:52|15             ; out0             ;
; |lab3top|counter8bits:58|counter1bit:51|15             ; |lab3top|counter8bits:58|counter1bit:51|15             ; out0             ;
; |lab3top|counter8bits:58|counter1bit:50|15             ; |lab3top|counter8bits:58|counter1bit:50|15             ; out0             ;
; |lab3top|counter8bits:58|counter1bit:46|15             ; |lab3top|counter8bits:58|counter1bit:46|15             ; out0             ;
; |lab3top|counter8bits:58|counter1bit:47|15             ; |lab3top|counter8bits:58|counter1bit:47|15             ; out0             ;
; |lab3top|counter8bits:58|counter1bit:48|15             ; |lab3top|counter8bits:58|counter1bit:48|15             ; out0             ;
; |lab3top|counter8bits:58|counter1bit:49|15             ; |lab3top|counter8bits:58|counter1bit:49|15             ; out0             ;
; |lab3top|counter8bits:59|17                            ; |lab3top|counter8bits:59|17                            ; out0             ;
; |lab3top|counter8bits:59|counter1bit:53|1              ; |lab3top|counter8bits:59|counter1bit:53|1              ; regout           ;
; |lab3top|counter8bits:59|counter1bit:53|1~1            ; |lab3top|counter8bits:59|counter1bit:53|1~1            ; out0             ;
; |lab3top|counter8bits:59|counter1bit:52|15             ; |lab3top|counter8bits:59|counter1bit:52|15             ; out0             ;
; |lab3top|counter8bits:59|counter1bit:51|15             ; |lab3top|counter8bits:59|counter1bit:51|15             ; out0             ;
; |lab3top|counter8bits:59|counter1bit:50|15             ; |lab3top|counter8bits:59|counter1bit:50|15             ; out0             ;
; |lab3top|counter8bits:59|counter1bit:46|15             ; |lab3top|counter8bits:59|counter1bit:46|15             ; out0             ;
; |lab3top|counter8bits:59|counter1bit:47|15             ; |lab3top|counter8bits:59|counter1bit:47|15             ; out0             ;
; |lab3top|counter8bits:59|counter1bit:48|15             ; |lab3top|counter8bits:59|counter1bit:48|15             ; out0             ;
; |lab3top|counter8bits:59|counter1bit:49|15             ; |lab3top|counter8bits:59|counter1bit:49|15             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:53|1              ; |lab3top|counter8bits:60|counter1bit:53|1              ; regout           ;
; |lab3top|counter8bits:60|counter1bit:53|1~0            ; |lab3top|counter8bits:60|counter1bit:53|1~0            ; out0             ;
; |lab3top|counter8bits:60|counter1bit:53|1~1            ; |lab3top|counter8bits:60|counter1bit:53|1~1            ; out0             ;
; |lab3top|counter8bits:60|counter1bit:53|1~2            ; |lab3top|counter8bits:60|counter1bit:53|1~2            ; out0             ;
; |lab3top|counter8bits:60|counter1bit:53|10             ; |lab3top|counter8bits:60|counter1bit:53|10             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:53|12             ; |lab3top|counter8bits:60|counter1bit:53|12             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:53|11             ; |lab3top|counter8bits:60|counter1bit:53|11             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:53|14             ; |lab3top|counter8bits:60|counter1bit:53|14             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:52|1              ; |lab3top|counter8bits:60|counter1bit:52|1              ; regout           ;
; |lab3top|counter8bits:60|counter1bit:52|1~0            ; |lab3top|counter8bits:60|counter1bit:52|1~0            ; out0             ;
; |lab3top|counter8bits:60|counter1bit:52|1~1            ; |lab3top|counter8bits:60|counter1bit:52|1~1            ; out0             ;
; |lab3top|counter8bits:60|counter1bit:52|1~2            ; |lab3top|counter8bits:60|counter1bit:52|1~2            ; out0             ;
; |lab3top|counter8bits:60|counter1bit:52|10             ; |lab3top|counter8bits:60|counter1bit:52|10             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:52|12             ; |lab3top|counter8bits:60|counter1bit:52|12             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:52|11             ; |lab3top|counter8bits:60|counter1bit:52|11             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:52|14             ; |lab3top|counter8bits:60|counter1bit:52|14             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:52|15             ; |lab3top|counter8bits:60|counter1bit:52|15             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:51|1              ; |lab3top|counter8bits:60|counter1bit:51|1              ; regout           ;
; |lab3top|counter8bits:60|counter1bit:51|1~0            ; |lab3top|counter8bits:60|counter1bit:51|1~0            ; out0             ;
; |lab3top|counter8bits:60|counter1bit:51|1~1            ; |lab3top|counter8bits:60|counter1bit:51|1~1            ; out0             ;
; |lab3top|counter8bits:60|counter1bit:51|1~2            ; |lab3top|counter8bits:60|counter1bit:51|1~2            ; out0             ;
; |lab3top|counter8bits:60|counter1bit:51|10             ; |lab3top|counter8bits:60|counter1bit:51|10             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:51|12             ; |lab3top|counter8bits:60|counter1bit:51|12             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:51|11             ; |lab3top|counter8bits:60|counter1bit:51|11             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:51|14             ; |lab3top|counter8bits:60|counter1bit:51|14             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:51|15             ; |lab3top|counter8bits:60|counter1bit:51|15             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:50|1              ; |lab3top|counter8bits:60|counter1bit:50|1              ; regout           ;
; |lab3top|counter8bits:60|counter1bit:50|1~1            ; |lab3top|counter8bits:60|counter1bit:50|1~1            ; out0             ;
; |lab3top|counter8bits:60|counter1bit:50|12             ; |lab3top|counter8bits:60|counter1bit:50|12             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:50|14             ; |lab3top|counter8bits:60|counter1bit:50|14             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:50|15             ; |lab3top|counter8bits:60|counter1bit:50|15             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:46|12             ; |lab3top|counter8bits:60|counter1bit:46|12             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:46|14             ; |lab3top|counter8bits:60|counter1bit:46|14             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:47|12             ; |lab3top|counter8bits:60|counter1bit:47|12             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:47|14             ; |lab3top|counter8bits:60|counter1bit:47|14             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:48|12             ; |lab3top|counter8bits:60|counter1bit:48|12             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:48|14             ; |lab3top|counter8bits:60|counter1bit:48|14             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:49|12             ; |lab3top|counter8bits:60|counter1bit:49|12             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:49|14             ; |lab3top|counter8bits:60|counter1bit:49|14             ; out0             ;
; |lab3top|register8bits:69|register1bit:29|1            ; |lab3top|register8bits:69|register1bit:29|1            ; regout           ;
; |lab3top|register8bits:69|register1bit:29|16           ; |lab3top|register8bits:69|register1bit:29|16           ; out0             ;
; |lab3top|register8bits:69|register1bit:27|16           ; |lab3top|register8bits:69|register1bit:27|16           ; out0             ;
; |lab3top|register8bits:64|register1bit:27|1            ; |lab3top|register8bits:64|register1bit:27|1            ; regout           ;
; |lab3top|register8bits:64|register1bit:27|16           ; |lab3top|register8bits:64|register1bit:27|16           ; out0             ;
; |lab3top|lab3controller:107|inst11                     ; |lab3top|lab3controller:107|inst11                     ; out0             ;
; |lab3top|lab3controller:107|inst99                     ; |lab3top|lab3controller:107|inst99                     ; out0             ;
; |lab3top|lab3controller:107|inst9                      ; |lab3top|lab3controller:107|inst9                      ; out0             ;
; |lab3top|lab3controller:107|inst100                    ; |lab3top|lab3controller:107|inst100                    ; out0             ;
; |lab3top|lab3controller:107|inst10                     ; |lab3top|lab3controller:107|inst10                     ; out0             ;
; |lab3top|lab3controller:107|inst92                     ; |lab3top|lab3controller:107|inst92                     ; out0             ;
; |lab3top|lab3controller:107|inst85                     ; |lab3top|lab3controller:107|inst85                     ; out0             ;
; |lab3top|lab3controller:107|inst95                     ; |lab3top|lab3controller:107|inst95                     ; out0             ;
; |lab3top|lab3controller:107|inst94                     ; |lab3top|lab3controller:107|inst94                     ; out0             ;
; |lab3top|lab3controller:107|inst78                     ; |lab3top|lab3controller:107|inst78                     ; out0             ;
; |lab3top|lab3controller:107|inst76                     ; |lab3top|lab3controller:107|inst76                     ; out0             ;
; |lab3top|lab3controller:107|inst72                     ; |lab3top|lab3controller:107|inst72                     ; out0             ;
; |lab3top|lab3controller:107|inst66                     ; |lab3top|lab3controller:107|inst66                     ; out0             ;
; |lab3top|lab3controller:107|inst63                     ; |lab3top|lab3controller:107|inst63                     ; out0             ;
; |lab3top|lab3controller:107|inst33                     ; |lab3top|lab3controller:107|inst33                     ; out0             ;
; |lab3top|lab3controller:107|inst36                     ; |lab3top|lab3controller:107|inst36                     ; out0             ;
; |lab3top|lab3controller:107|inst24                     ; |lab3top|lab3controller:107|inst24                     ; out0             ;
; |lab3top|controlregister:101|99                        ; |lab3top|controlregister:101|99                        ; regout           ;
; |lab3top|controlregister:101|102                       ; |lab3top|controlregister:101|102                       ; regout           ;
; |lab3top|controlregister:101|7                         ; |lab3top|controlregister:101|7                         ; regout           ;
; |lab3top|controlregister:101|3                         ; |lab3top|controlregister:101|3                         ; regout           ;
; |lab3top|register8bits:66|register1bit:30|1            ; |lab3top|register8bits:66|register1bit:30|1            ; regout           ;
; |lab3top|register8bits:66|register1bit:30|16           ; |lab3top|register8bits:66|register1bit:30|16           ; out0             ;
; |lab3top|register8bits:66|register1bit:28|1            ; |lab3top|register8bits:66|register1bit:28|1            ; regout           ;
; |lab3top|register8bits:66|register1bit:28|16           ; |lab3top|register8bits:66|register1bit:28|16           ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|S~0              ; |lab3top|sevensegcontroller:12|seg7:1|S~0              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~1              ; |lab3top|sevensegcontroller:12|seg7:1|S~1              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~2              ; |lab3top|sevensegcontroller:12|seg7:1|S~2              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~3              ; |lab3top|sevensegcontroller:12|seg7:1|S~3              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~4              ; |lab3top|sevensegcontroller:12|seg7:1|S~4              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~5              ; |lab3top|sevensegcontroller:12|seg7:1|S~5              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~6              ; |lab3top|sevensegcontroller:12|seg7:1|S~6              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~7              ; |lab3top|sevensegcontroller:12|seg7:1|S~7              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~8              ; |lab3top|sevensegcontroller:12|seg7:1|S~8              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~9              ; |lab3top|sevensegcontroller:12|seg7:1|S~9              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~10             ; |lab3top|sevensegcontroller:12|seg7:1|S~10             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~11             ; |lab3top|sevensegcontroller:12|seg7:1|S~11             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~12             ; |lab3top|sevensegcontroller:12|seg7:1|S~12             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~13             ; |lab3top|sevensegcontroller:12|seg7:1|S~13             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~14             ; |lab3top|sevensegcontroller:12|seg7:1|S~14             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~15             ; |lab3top|sevensegcontroller:12|seg7:1|S~15             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~16             ; |lab3top|sevensegcontroller:12|seg7:1|S~16             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~17             ; |lab3top|sevensegcontroller:12|seg7:1|S~17             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~18             ; |lab3top|sevensegcontroller:12|seg7:1|S~18             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~19             ; |lab3top|sevensegcontroller:12|seg7:1|S~19             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~20             ; |lab3top|sevensegcontroller:12|seg7:1|S~20             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~21             ; |lab3top|sevensegcontroller:12|seg7:1|S~21             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~22             ; |lab3top|sevensegcontroller:12|seg7:1|S~22             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~23             ; |lab3top|sevensegcontroller:12|seg7:1|S~23             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~24             ; |lab3top|sevensegcontroller:12|seg7:1|S~24             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~25             ; |lab3top|sevensegcontroller:12|seg7:1|S~25             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~26             ; |lab3top|sevensegcontroller:12|seg7:1|S~26             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~27             ; |lab3top|sevensegcontroller:12|seg7:1|S~27             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~28             ; |lab3top|sevensegcontroller:12|seg7:1|S~28             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~29             ; |lab3top|sevensegcontroller:12|seg7:1|S~29             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~30             ; |lab3top|sevensegcontroller:12|seg7:1|S~30             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~31             ; |lab3top|sevensegcontroller:12|seg7:1|S~31             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~32             ; |lab3top|sevensegcontroller:12|seg7:1|S~32             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~33             ; |lab3top|sevensegcontroller:12|seg7:1|S~33             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~34             ; |lab3top|sevensegcontroller:12|seg7:1|S~34             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~35             ; |lab3top|sevensegcontroller:12|seg7:1|S~35             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~36             ; |lab3top|sevensegcontroller:12|seg7:1|S~36             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~37             ; |lab3top|sevensegcontroller:12|seg7:1|S~37             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~38             ; |lab3top|sevensegcontroller:12|seg7:1|S~38             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~39             ; |lab3top|sevensegcontroller:12|seg7:1|S~39             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~40             ; |lab3top|sevensegcontroller:12|seg7:1|S~40             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~41             ; |lab3top|sevensegcontroller:12|seg7:1|S~41             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~42             ; |lab3top|sevensegcontroller:12|seg7:1|S~42             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~43             ; |lab3top|sevensegcontroller:12|seg7:1|S~43             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~44             ; |lab3top|sevensegcontroller:12|seg7:1|S~44             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~46             ; |lab3top|sevensegcontroller:12|seg7:1|S~46             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~47             ; |lab3top|sevensegcontroller:12|seg7:1|S~47             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~48             ; |lab3top|sevensegcontroller:12|seg7:1|S~48             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~49             ; |lab3top|sevensegcontroller:12|seg7:1|S~49             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~50             ; |lab3top|sevensegcontroller:12|seg7:1|S~50             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~51             ; |lab3top|sevensegcontroller:12|seg7:1|S~51             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~53             ; |lab3top|sevensegcontroller:12|seg7:1|S~53             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~54             ; |lab3top|sevensegcontroller:12|seg7:1|S~54             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~55             ; |lab3top|sevensegcontroller:12|seg7:1|S~55             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~56             ; |lab3top|sevensegcontroller:12|seg7:1|S~56             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~57             ; |lab3top|sevensegcontroller:12|seg7:1|S~57             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~58             ; |lab3top|sevensegcontroller:12|seg7:1|S~58             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~60             ; |lab3top|sevensegcontroller:12|seg7:1|S~60             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~61             ; |lab3top|sevensegcontroller:12|seg7:1|S~61             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~62             ; |lab3top|sevensegcontroller:12|seg7:1|S~62             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~63             ; |lab3top|sevensegcontroller:12|seg7:1|S~63             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~64             ; |lab3top|sevensegcontroller:12|seg7:1|S~64             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~65             ; |lab3top|sevensegcontroller:12|seg7:1|S~65             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~67             ; |lab3top|sevensegcontroller:12|seg7:1|S~67             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~68             ; |lab3top|sevensegcontroller:12|seg7:1|S~68             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~69             ; |lab3top|sevensegcontroller:12|seg7:1|S~69             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~70             ; |lab3top|sevensegcontroller:12|seg7:1|S~70             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~71             ; |lab3top|sevensegcontroller:12|seg7:1|S~71             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~72             ; |lab3top|sevensegcontroller:12|seg7:1|S~72             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~74             ; |lab3top|sevensegcontroller:12|seg7:1|S~74             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~75             ; |lab3top|sevensegcontroller:12|seg7:1|S~75             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~76             ; |lab3top|sevensegcontroller:12|seg7:1|S~76             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~77             ; |lab3top|sevensegcontroller:12|seg7:1|S~77             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S[6]             ; |lab3top|sevensegcontroller:12|seg7:1|S[6]             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S[5]             ; |lab3top|sevensegcontroller:12|seg7:1|S[5]             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S[0]             ; |lab3top|sevensegcontroller:12|seg7:1|S[0]             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~0              ; |lab3top|sevensegcontroller:12|seg7:2|S~0              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~1              ; |lab3top|sevensegcontroller:12|seg7:2|S~1              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~2              ; |lab3top|sevensegcontroller:12|seg7:2|S~2              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~3              ; |lab3top|sevensegcontroller:12|seg7:2|S~3              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~4              ; |lab3top|sevensegcontroller:12|seg7:2|S~4              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~5              ; |lab3top|sevensegcontroller:12|seg7:2|S~5              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~6              ; |lab3top|sevensegcontroller:12|seg7:2|S~6              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~7              ; |lab3top|sevensegcontroller:12|seg7:2|S~7              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~8              ; |lab3top|sevensegcontroller:12|seg7:2|S~8              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~9              ; |lab3top|sevensegcontroller:12|seg7:2|S~9              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~10             ; |lab3top|sevensegcontroller:12|seg7:2|S~10             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~11             ; |lab3top|sevensegcontroller:12|seg7:2|S~11             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~12             ; |lab3top|sevensegcontroller:12|seg7:2|S~12             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~13             ; |lab3top|sevensegcontroller:12|seg7:2|S~13             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~14             ; |lab3top|sevensegcontroller:12|seg7:2|S~14             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~15             ; |lab3top|sevensegcontroller:12|seg7:2|S~15             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~16             ; |lab3top|sevensegcontroller:12|seg7:2|S~16             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~17             ; |lab3top|sevensegcontroller:12|seg7:2|S~17             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~18             ; |lab3top|sevensegcontroller:12|seg7:2|S~18             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~19             ; |lab3top|sevensegcontroller:12|seg7:2|S~19             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~20             ; |lab3top|sevensegcontroller:12|seg7:2|S~20             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~21             ; |lab3top|sevensegcontroller:12|seg7:2|S~21             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~22             ; |lab3top|sevensegcontroller:12|seg7:2|S~22             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~23             ; |lab3top|sevensegcontroller:12|seg7:2|S~23             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~24             ; |lab3top|sevensegcontroller:12|seg7:2|S~24             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~25             ; |lab3top|sevensegcontroller:12|seg7:2|S~25             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~26             ; |lab3top|sevensegcontroller:12|seg7:2|S~26             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~27             ; |lab3top|sevensegcontroller:12|seg7:2|S~27             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~28             ; |lab3top|sevensegcontroller:12|seg7:2|S~28             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~29             ; |lab3top|sevensegcontroller:12|seg7:2|S~29             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~30             ; |lab3top|sevensegcontroller:12|seg7:2|S~30             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~31             ; |lab3top|sevensegcontroller:12|seg7:2|S~31             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~32             ; |lab3top|sevensegcontroller:12|seg7:2|S~32             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~33             ; |lab3top|sevensegcontroller:12|seg7:2|S~33             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~34             ; |lab3top|sevensegcontroller:12|seg7:2|S~34             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~35             ; |lab3top|sevensegcontroller:12|seg7:2|S~35             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~36             ; |lab3top|sevensegcontroller:12|seg7:2|S~36             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~37             ; |lab3top|sevensegcontroller:12|seg7:2|S~37             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~38             ; |lab3top|sevensegcontroller:12|seg7:2|S~38             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~39             ; |lab3top|sevensegcontroller:12|seg7:2|S~39             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~40             ; |lab3top|sevensegcontroller:12|seg7:2|S~40             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~41             ; |lab3top|sevensegcontroller:12|seg7:2|S~41             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~42             ; |lab3top|sevensegcontroller:12|seg7:2|S~42             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~43             ; |lab3top|sevensegcontroller:12|seg7:2|S~43             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~44             ; |lab3top|sevensegcontroller:12|seg7:2|S~44             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~45             ; |lab3top|sevensegcontroller:12|seg7:2|S~45             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~46             ; |lab3top|sevensegcontroller:12|seg7:2|S~46             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~47             ; |lab3top|sevensegcontroller:12|seg7:2|S~47             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~48             ; |lab3top|sevensegcontroller:12|seg7:2|S~48             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~49             ; |lab3top|sevensegcontroller:12|seg7:2|S~49             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~50             ; |lab3top|sevensegcontroller:12|seg7:2|S~50             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~51             ; |lab3top|sevensegcontroller:12|seg7:2|S~51             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~52             ; |lab3top|sevensegcontroller:12|seg7:2|S~52             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~53             ; |lab3top|sevensegcontroller:12|seg7:2|S~53             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~54             ; |lab3top|sevensegcontroller:12|seg7:2|S~54             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~55             ; |lab3top|sevensegcontroller:12|seg7:2|S~55             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~56             ; |lab3top|sevensegcontroller:12|seg7:2|S~56             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~57             ; |lab3top|sevensegcontroller:12|seg7:2|S~57             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~58             ; |lab3top|sevensegcontroller:12|seg7:2|S~58             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~59             ; |lab3top|sevensegcontroller:12|seg7:2|S~59             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~60             ; |lab3top|sevensegcontroller:12|seg7:2|S~60             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~61             ; |lab3top|sevensegcontroller:12|seg7:2|S~61             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~62             ; |lab3top|sevensegcontroller:12|seg7:2|S~62             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~63             ; |lab3top|sevensegcontroller:12|seg7:2|S~63             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~64             ; |lab3top|sevensegcontroller:12|seg7:2|S~64             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~65             ; |lab3top|sevensegcontroller:12|seg7:2|S~65             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~66             ; |lab3top|sevensegcontroller:12|seg7:2|S~66             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~67             ; |lab3top|sevensegcontroller:12|seg7:2|S~67             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~68             ; |lab3top|sevensegcontroller:12|seg7:2|S~68             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~69             ; |lab3top|sevensegcontroller:12|seg7:2|S~69             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~70             ; |lab3top|sevensegcontroller:12|seg7:2|S~70             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~71             ; |lab3top|sevensegcontroller:12|seg7:2|S~71             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~72             ; |lab3top|sevensegcontroller:12|seg7:2|S~72             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~73             ; |lab3top|sevensegcontroller:12|seg7:2|S~73             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~74             ; |lab3top|sevensegcontroller:12|seg7:2|S~74             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~75             ; |lab3top|sevensegcontroller:12|seg7:2|S~75             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~76             ; |lab3top|sevensegcontroller:12|seg7:2|S~76             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~77             ; |lab3top|sevensegcontroller:12|seg7:2|S~77             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S[6]             ; |lab3top|sevensegcontroller:12|seg7:2|S[6]             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S[5]             ; |lab3top|sevensegcontroller:12|seg7:2|S[5]             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S[4]             ; |lab3top|sevensegcontroller:12|seg7:2|S[4]             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S[0]             ; |lab3top|sevensegcontroller:12|seg7:2|S[0]             ; out              ;
; |lab3top|busmultiplexer:67|Equal2~0                    ; |lab3top|busmultiplexer:67|Equal2~0                    ; out0             ;
; |lab3top|busmultiplexer:67|Equal3~0                    ; |lab3top|busmultiplexer:67|Equal3~0                    ; out0             ;
; |lab3top|busmultiplexer:67|Equal5~0                    ; |lab3top|busmultiplexer:67|Equal5~0                    ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal0~0         ; |lab3top|sevensegcontroller:12|seg7:1|Equal0~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal1~0         ; |lab3top|sevensegcontroller:12|seg7:1|Equal1~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal2~0         ; |lab3top|sevensegcontroller:12|seg7:1|Equal2~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal3~0         ; |lab3top|sevensegcontroller:12|seg7:1|Equal3~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal4~0         ; |lab3top|sevensegcontroller:12|seg7:1|Equal4~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal5~0         ; |lab3top|sevensegcontroller:12|seg7:1|Equal5~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal6~0         ; |lab3top|sevensegcontroller:12|seg7:1|Equal6~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal7~0         ; |lab3top|sevensegcontroller:12|seg7:1|Equal7~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal8~0         ; |lab3top|sevensegcontroller:12|seg7:1|Equal8~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal10~0        ; |lab3top|sevensegcontroller:12|seg7:1|Equal10~0        ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal11~0        ; |lab3top|sevensegcontroller:12|seg7:1|Equal11~0        ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal12~0        ; |lab3top|sevensegcontroller:12|seg7:1|Equal12~0        ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal13~0        ; |lab3top|sevensegcontroller:12|seg7:1|Equal13~0        ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal14~0        ; |lab3top|sevensegcontroller:12|seg7:1|Equal14~0        ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal0~0         ; |lab3top|sevensegcontroller:12|seg7:2|Equal0~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal1~0         ; |lab3top|sevensegcontroller:12|seg7:2|Equal1~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal2~0         ; |lab3top|sevensegcontroller:12|seg7:2|Equal2~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal3~0         ; |lab3top|sevensegcontroller:12|seg7:2|Equal3~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal4~0         ; |lab3top|sevensegcontroller:12|seg7:2|Equal4~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal5~0         ; |lab3top|sevensegcontroller:12|seg7:2|Equal5~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal6~0         ; |lab3top|sevensegcontroller:12|seg7:2|Equal6~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal7~0         ; |lab3top|sevensegcontroller:12|seg7:2|Equal7~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal8~0         ; |lab3top|sevensegcontroller:12|seg7:2|Equal8~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal9~0         ; |lab3top|sevensegcontroller:12|seg7:2|Equal9~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal10~0        ; |lab3top|sevensegcontroller:12|seg7:2|Equal10~0        ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal11~0        ; |lab3top|sevensegcontroller:12|seg7:2|Equal11~0        ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal12~0        ; |lab3top|sevensegcontroller:12|seg7:2|Equal12~0        ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal13~0        ; |lab3top|sevensegcontroller:12|seg7:2|Equal13~0        ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal14~0        ; |lab3top|sevensegcontroller:12|seg7:2|Equal14~0        ; out0             ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                           ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; Node Name                                              ; Output Port Name                                       ; Output Port Type ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+
; |lab3top|e2                                            ; |lab3top|e2                                            ; pin_out          ;
; |lab3top|AR[6]                                         ; |lab3top|AR[6]                                         ; pin_out          ;
; |lab3top|DR[7]                                         ; |lab3top|DR[7]                                         ; pin_out          ;
; |lab3top|DR[6]                                         ; |lab3top|DR[6]                                         ; pin_out          ;
; |lab3top|DR[5]                                         ; |lab3top|DR[5]                                         ; pin_out          ;
; |lab3top|DR[2]                                         ; |lab3top|DR[2]                                         ; pin_out          ;
; |lab3top|DR[0]                                         ; |lab3top|DR[0]                                         ; pin_out          ;
; |lab3top|AC[7]                                         ; |lab3top|AC[7]                                         ; pin_out          ;
; |lab3top|AC[6]                                         ; |lab3top|AC[6]                                         ; pin_out          ;
; |lab3top|AC[4]                                         ; |lab3top|AC[4]                                         ; pin_out          ;
; |lab3top|DIP7                                          ; |lab3top|DIP7                                          ; out              ;
; |lab3top|DIP6                                          ; |lab3top|DIP6                                          ; out              ;
; |lab3top|DIP5                                          ; |lab3top|DIP5                                          ; out              ;
; |lab3top|DIP4                                          ; |lab3top|DIP4                                          ; out              ;
; |lab3top|DIP3                                          ; |lab3top|DIP3                                          ; out              ;
; |lab3top|DIP2                                          ; |lab3top|DIP2                                          ; out              ;
; |lab3top|DIP1                                          ; |lab3top|DIP1                                          ; out              ;
; |lab3top|DIP0                                          ; |lab3top|DIP0                                          ; out              ;
; |lab3top|Stop                                          ; |lab3top|Stop                                          ; pin_out          ;
; |lab3top|inst5                                         ; |lab3top|inst5                                         ; out0             ;
; |lab3top|1_instruction                                 ; |lab3top|1_instruction                                 ; out              ;
; |lab3top|Auto                                          ; |lab3top|Auto                                          ; out              ;
; |lab3top|inst2                                         ; |lab3top|inst2                                         ; out0             ;
; |lab3top|d2                                            ; |lab3top|d2                                            ; pin_out          ;
; |lab3top|f2                                            ; |lab3top|f2                                            ; pin_out          ;
; |lab3top|a2                                            ; |lab3top|a2                                            ; pin_out          ;
; |lab3top|c2                                            ; |lab3top|c2                                            ; pin_out          ;
; |lab3top|b2                                            ; |lab3top|b2                                            ; pin_out          ;
; |lab3top|e1                                            ; |lab3top|e1                                            ; pin_out          ;
; |lab3top|f1                                            ; |lab3top|f1                                            ; pin_out          ;
; |lab3top|a1                                            ; |lab3top|a1                                            ; pin_out          ;
; |lab3top|b1                                            ; |lab3top|b1                                            ; pin_out          ;
; |lab3top|register1bit:100|1                            ; |lab3top|register1bit:100|1                            ; regout           ;
; |lab3top|register1bit:100|14                           ; |lab3top|register1bit:100|14                           ; out0             ;
; |lab3top|register1bit:100|16                           ; |lab3top|register1bit:100|16                           ; out0             ;
; |lab3top|register8bits:63|register1bit:30|1            ; |lab3top|register8bits:63|register1bit:30|1            ; regout           ;
; |lab3top|register8bits:63|register1bit:29|1            ; |lab3top|register8bits:63|register1bit:29|1            ; regout           ;
; |lab3top|register8bits:63|register1bit:28|1            ; |lab3top|register8bits:63|register1bit:28|1            ; regout           ;
; |lab3top|register8bits:63|register1bit:27|1            ; |lab3top|register8bits:63|register1bit:27|1            ; regout           ;
; |lab3top|register8bits:63|register1bit:26|1            ; |lab3top|register8bits:63|register1bit:26|1            ; regout           ;
; |lab3top|register8bits:63|register1bit:25|1            ; |lab3top|register8bits:63|register1bit:25|1            ; regout           ;
; |lab3top|register8bits:63|register1bit:24|1            ; |lab3top|register8bits:63|register1bit:24|1            ; regout           ;
; |lab3top|register8bits:63|register1bit:23|1            ; |lab3top|register8bits:63|register1bit:23|1            ; regout           ;
; |lab3top|alu8bits:47|22                                ; |lab3top|alu8bits:47|22                                ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|14                     ; |lab3top|alu8bits:47|alu1bit:13|14                     ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|13                     ; |lab3top|alu8bits:47|alu1bit:13|13                     ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|72  ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|72  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|62  ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|62  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|83  ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|83  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|77  ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|77  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|73  ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|73  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|69  ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|69  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|63  ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|63  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|64  ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|64  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|74  ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|74  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|65  ; |lab3top|alu8bits:47|alu1bit:13|81mux:1|f81mux:sub|65  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|18                     ; |lab3top|alu8bits:47|alu1bit:14|18                     ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|14                     ; |lab3top|alu8bits:47|alu1bit:14|14                     ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|13                     ; |lab3top|alu8bits:47|alu1bit:14|13                     ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|partialadder1bit:21|13 ; |lab3top|alu8bits:47|alu1bit:14|partialadder1bit:21|13 ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|72  ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|72  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|62  ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|62  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|83  ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|83  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|77  ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|77  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|73  ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|73  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|69  ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|69  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|63  ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|63  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|74  ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|74  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|70  ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|70  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|65  ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|65  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|66  ; |lab3top|alu8bits:47|alu1bit:14|81mux:1|f81mux:sub|66  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|14                     ; |lab3top|alu8bits:47|alu1bit:15|14                     ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|68  ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|68  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|83  ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|83  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|74  ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|74  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|70  ; |lab3top|alu8bits:47|alu1bit:15|81mux:1|f81mux:sub|70  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|14                     ; |lab3top|alu8bits:47|alu1bit:16|14                     ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|62  ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|62  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|66  ; |lab3top|alu8bits:47|alu1bit:16|81mux:1|f81mux:sub|66  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|14                     ; |lab3top|alu8bits:47|alu1bit:12|14                     ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|72  ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|72  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|66  ; |lab3top|alu8bits:47|alu1bit:12|81mux:1|f81mux:sub|66  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|18                     ; |lab3top|alu8bits:47|alu1bit:11|18                     ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|14                     ; |lab3top|alu8bits:47|alu1bit:11|14                     ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|partialadder1bit:21|13 ; |lab3top|alu8bits:47|alu1bit:11|partialadder1bit:21|13 ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|60  ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|60  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|83  ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|83  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|63  ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|63  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|74  ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|74  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|70  ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|70  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|65  ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|65  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|66  ; |lab3top|alu8bits:47|alu1bit:11|81mux:1|f81mux:sub|66  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|14                     ; |lab3top|alu8bits:47|alu1bit:10|14                     ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|72  ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|72  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|66  ; |lab3top|alu8bits:47|alu1bit:10|81mux:1|f81mux:sub|66  ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|14                      ; |lab3top|alu8bits:47|alu1bit:9|14                      ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|72   ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|72   ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|83   ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|83   ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|74   ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|74   ; out0             ;
; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|66   ; |lab3top|alu8bits:47|alu1bit:9|81mux:1|f81mux:sub|66   ; out0             ;
; |lab3top|counter8bits:58|17                            ; |lab3top|counter8bits:58|17                            ; out0             ;
; |lab3top|counter8bits:58|counter1bit:53|1              ; |lab3top|counter8bits:58|counter1bit:53|1              ; regout           ;
; |lab3top|counter8bits:58|counter1bit:53|1~1            ; |lab3top|counter8bits:58|counter1bit:53|1~1            ; out0             ;
; |lab3top|counter8bits:58|counter1bit:52|1              ; |lab3top|counter8bits:58|counter1bit:52|1              ; regout           ;
; |lab3top|counter8bits:58|counter1bit:52|15             ; |lab3top|counter8bits:58|counter1bit:52|15             ; out0             ;
; |lab3top|counter8bits:58|counter1bit:51|15             ; |lab3top|counter8bits:58|counter1bit:51|15             ; out0             ;
; |lab3top|counter8bits:58|counter1bit:50|1              ; |lab3top|counter8bits:58|counter1bit:50|1              ; regout           ;
; |lab3top|counter8bits:58|counter1bit:50|15             ; |lab3top|counter8bits:58|counter1bit:50|15             ; out0             ;
; |lab3top|counter8bits:58|counter1bit:46|15             ; |lab3top|counter8bits:58|counter1bit:46|15             ; out0             ;
; |lab3top|counter8bits:58|counter1bit:47|15             ; |lab3top|counter8bits:58|counter1bit:47|15             ; out0             ;
; |lab3top|counter8bits:58|counter1bit:48|15             ; |lab3top|counter8bits:58|counter1bit:48|15             ; out0             ;
; |lab3top|counter8bits:58|counter1bit:49|15             ; |lab3top|counter8bits:58|counter1bit:49|15             ; out0             ;
; |lab3top|counter8bits:59|17                            ; |lab3top|counter8bits:59|17                            ; out0             ;
; |lab3top|counter8bits:59|counter1bit:53|1              ; |lab3top|counter8bits:59|counter1bit:53|1              ; regout           ;
; |lab3top|counter8bits:59|counter1bit:53|1~1            ; |lab3top|counter8bits:59|counter1bit:53|1~1            ; out0             ;
; |lab3top|counter8bits:59|counter1bit:52|1              ; |lab3top|counter8bits:59|counter1bit:52|1              ; regout           ;
; |lab3top|counter8bits:59|counter1bit:52|1~1            ; |lab3top|counter8bits:59|counter1bit:52|1~1            ; out0             ;
; |lab3top|counter8bits:59|counter1bit:52|1~2            ; |lab3top|counter8bits:59|counter1bit:52|1~2            ; out0             ;
; |lab3top|counter8bits:59|counter1bit:52|15             ; |lab3top|counter8bits:59|counter1bit:52|15             ; out0             ;
; |lab3top|counter8bits:59|counter1bit:51|1              ; |lab3top|counter8bits:59|counter1bit:51|1              ; regout           ;
; |lab3top|counter8bits:59|counter1bit:51|15             ; |lab3top|counter8bits:59|counter1bit:51|15             ; out0             ;
; |lab3top|counter8bits:59|counter1bit:50|15             ; |lab3top|counter8bits:59|counter1bit:50|15             ; out0             ;
; |lab3top|counter8bits:59|counter1bit:46|15             ; |lab3top|counter8bits:59|counter1bit:46|15             ; out0             ;
; |lab3top|counter8bits:59|counter1bit:47|1              ; |lab3top|counter8bits:59|counter1bit:47|1              ; regout           ;
; |lab3top|counter8bits:59|counter1bit:47|1~1            ; |lab3top|counter8bits:59|counter1bit:47|1~1            ; out0             ;
; |lab3top|counter8bits:59|counter1bit:47|1~2            ; |lab3top|counter8bits:59|counter1bit:47|1~2            ; out0             ;
; |lab3top|counter8bits:59|counter1bit:47|15             ; |lab3top|counter8bits:59|counter1bit:47|15             ; out0             ;
; |lab3top|counter8bits:59|counter1bit:48|15             ; |lab3top|counter8bits:59|counter1bit:48|15             ; out0             ;
; |lab3top|counter8bits:59|counter1bit:49|1              ; |lab3top|counter8bits:59|counter1bit:49|1              ; regout           ;
; |lab3top|counter8bits:59|counter1bit:49|15             ; |lab3top|counter8bits:59|counter1bit:49|15             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:53|1              ; |lab3top|counter8bits:60|counter1bit:53|1              ; regout           ;
; |lab3top|counter8bits:60|counter1bit:53|1~0            ; |lab3top|counter8bits:60|counter1bit:53|1~0            ; out0             ;
; |lab3top|counter8bits:60|counter1bit:53|1~1            ; |lab3top|counter8bits:60|counter1bit:53|1~1            ; out0             ;
; |lab3top|counter8bits:60|counter1bit:53|1~2            ; |lab3top|counter8bits:60|counter1bit:53|1~2            ; out0             ;
; |lab3top|counter8bits:60|counter1bit:53|10             ; |lab3top|counter8bits:60|counter1bit:53|10             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:53|12             ; |lab3top|counter8bits:60|counter1bit:53|12             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:53|11             ; |lab3top|counter8bits:60|counter1bit:53|11             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:53|14             ; |lab3top|counter8bits:60|counter1bit:53|14             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:52|1              ; |lab3top|counter8bits:60|counter1bit:52|1              ; regout           ;
; |lab3top|counter8bits:60|counter1bit:52|1~0            ; |lab3top|counter8bits:60|counter1bit:52|1~0            ; out0             ;
; |lab3top|counter8bits:60|counter1bit:52|1~1            ; |lab3top|counter8bits:60|counter1bit:52|1~1            ; out0             ;
; |lab3top|counter8bits:60|counter1bit:52|1~2            ; |lab3top|counter8bits:60|counter1bit:52|1~2            ; out0             ;
; |lab3top|counter8bits:60|counter1bit:52|10             ; |lab3top|counter8bits:60|counter1bit:52|10             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:52|12             ; |lab3top|counter8bits:60|counter1bit:52|12             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:52|11             ; |lab3top|counter8bits:60|counter1bit:52|11             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:52|14             ; |lab3top|counter8bits:60|counter1bit:52|14             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:52|15             ; |lab3top|counter8bits:60|counter1bit:52|15             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:51|1              ; |lab3top|counter8bits:60|counter1bit:51|1              ; regout           ;
; |lab3top|counter8bits:60|counter1bit:51|1~0            ; |lab3top|counter8bits:60|counter1bit:51|1~0            ; out0             ;
; |lab3top|counter8bits:60|counter1bit:51|1~1            ; |lab3top|counter8bits:60|counter1bit:51|1~1            ; out0             ;
; |lab3top|counter8bits:60|counter1bit:51|1~2            ; |lab3top|counter8bits:60|counter1bit:51|1~2            ; out0             ;
; |lab3top|counter8bits:60|counter1bit:51|10             ; |lab3top|counter8bits:60|counter1bit:51|10             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:51|12             ; |lab3top|counter8bits:60|counter1bit:51|12             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:51|11             ; |lab3top|counter8bits:60|counter1bit:51|11             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:51|14             ; |lab3top|counter8bits:60|counter1bit:51|14             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:51|15             ; |lab3top|counter8bits:60|counter1bit:51|15             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:50|1              ; |lab3top|counter8bits:60|counter1bit:50|1              ; regout           ;
; |lab3top|counter8bits:60|counter1bit:50|1~1            ; |lab3top|counter8bits:60|counter1bit:50|1~1            ; out0             ;
; |lab3top|counter8bits:60|counter1bit:50|12             ; |lab3top|counter8bits:60|counter1bit:50|12             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:50|14             ; |lab3top|counter8bits:60|counter1bit:50|14             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:50|15             ; |lab3top|counter8bits:60|counter1bit:50|15             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:46|1              ; |lab3top|counter8bits:60|counter1bit:46|1              ; regout           ;
; |lab3top|counter8bits:60|counter1bit:46|12             ; |lab3top|counter8bits:60|counter1bit:46|12             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:46|14             ; |lab3top|counter8bits:60|counter1bit:46|14             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:47|12             ; |lab3top|counter8bits:60|counter1bit:47|12             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:47|14             ; |lab3top|counter8bits:60|counter1bit:47|14             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:48|12             ; |lab3top|counter8bits:60|counter1bit:48|12             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:48|14             ; |lab3top|counter8bits:60|counter1bit:48|14             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:49|12             ; |lab3top|counter8bits:60|counter1bit:49|12             ; out0             ;
; |lab3top|counter8bits:60|counter1bit:49|14             ; |lab3top|counter8bits:60|counter1bit:49|14             ; out0             ;
; |lab3top|register8bits:69|register1bit:29|1            ; |lab3top|register8bits:69|register1bit:29|1            ; regout           ;
; |lab3top|register8bits:69|register1bit:29|16           ; |lab3top|register8bits:69|register1bit:29|16           ; out0             ;
; |lab3top|register8bits:69|register1bit:27|16           ; |lab3top|register8bits:69|register1bit:27|16           ; out0             ;
; |lab3top|register8bits:64|register1bit:27|1            ; |lab3top|register8bits:64|register1bit:27|1            ; regout           ;
; |lab3top|register8bits:64|register1bit:27|16           ; |lab3top|register8bits:64|register1bit:27|16           ; out0             ;
; |lab3top|lab3controller:107|inst11                     ; |lab3top|lab3controller:107|inst11                     ; out0             ;
; |lab3top|lab3controller:107|inst99                     ; |lab3top|lab3controller:107|inst99                     ; out0             ;
; |lab3top|lab3controller:107|inst9                      ; |lab3top|lab3controller:107|inst9                      ; out0             ;
; |lab3top|lab3controller:107|inst100                    ; |lab3top|lab3controller:107|inst100                    ; out0             ;
; |lab3top|lab3controller:107|inst10                     ; |lab3top|lab3controller:107|inst10                     ; out0             ;
; |lab3top|lab3controller:107|inst92                     ; |lab3top|lab3controller:107|inst92                     ; out0             ;
; |lab3top|lab3controller:107|inst85                     ; |lab3top|lab3controller:107|inst85                     ; out0             ;
; |lab3top|lab3controller:107|inst95                     ; |lab3top|lab3controller:107|inst95                     ; out0             ;
; |lab3top|lab3controller:107|inst94                     ; |lab3top|lab3controller:107|inst94                     ; out0             ;
; |lab3top|lab3controller:107|inst78                     ; |lab3top|lab3controller:107|inst78                     ; out0             ;
; |lab3top|lab3controller:107|inst76                     ; |lab3top|lab3controller:107|inst76                     ; out0             ;
; |lab3top|lab3controller:107|inst72                     ; |lab3top|lab3controller:107|inst72                     ; out0             ;
; |lab3top|lab3controller:107|inst66                     ; |lab3top|lab3controller:107|inst66                     ; out0             ;
; |lab3top|lab3controller:107|inst63                     ; |lab3top|lab3controller:107|inst63                     ; out0             ;
; |lab3top|lab3controller:107|inst33                     ; |lab3top|lab3controller:107|inst33                     ; out0             ;
; |lab3top|lab3controller:107|inst36                     ; |lab3top|lab3controller:107|inst36                     ; out0             ;
; |lab3top|lab3controller:107|inst24                     ; |lab3top|lab3controller:107|inst24                     ; out0             ;
; |lab3top|controlregister:101|99                        ; |lab3top|controlregister:101|99                        ; regout           ;
; |lab3top|controlregister:101|102                       ; |lab3top|controlregister:101|102                       ; regout           ;
; |lab3top|controlregister:101|7                         ; |lab3top|controlregister:101|7                         ; regout           ;
; |lab3top|controlregister:101|3                         ; |lab3top|controlregister:101|3                         ; regout           ;
; |lab3top|register8bits:66|register1bit:30|1            ; |lab3top|register8bits:66|register1bit:30|1            ; regout           ;
; |lab3top|register8bits:66|register1bit:30|16           ; |lab3top|register8bits:66|register1bit:30|16           ; out0             ;
; |lab3top|register8bits:66|register1bit:29|1            ; |lab3top|register8bits:66|register1bit:29|1            ; regout           ;
; |lab3top|register8bits:66|register1bit:28|1            ; |lab3top|register8bits:66|register1bit:28|1            ; regout           ;
; |lab3top|register8bits:66|register1bit:28|16           ; |lab3top|register8bits:66|register1bit:28|16           ; out0             ;
; |lab3top|register8bits:66|register1bit:27|1            ; |lab3top|register8bits:66|register1bit:27|1            ; regout           ;
; |lab3top|register8bits:66|register1bit:26|1            ; |lab3top|register8bits:66|register1bit:26|1            ; regout           ;
; |lab3top|register8bits:66|register1bit:25|1            ; |lab3top|register8bits:66|register1bit:25|1            ; regout           ;
; |lab3top|register8bits:66|register1bit:24|1            ; |lab3top|register8bits:66|register1bit:24|1            ; regout           ;
; |lab3top|register8bits:66|register1bit:23|1            ; |lab3top|register8bits:66|register1bit:23|1            ; regout           ;
; |lab3top|sevensegcontroller:12|seg7:1|S~0              ; |lab3top|sevensegcontroller:12|seg7:1|S~0              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~1              ; |lab3top|sevensegcontroller:12|seg7:1|S~1              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~2              ; |lab3top|sevensegcontroller:12|seg7:1|S~2              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~3              ; |lab3top|sevensegcontroller:12|seg7:1|S~3              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~4              ; |lab3top|sevensegcontroller:12|seg7:1|S~4              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~5              ; |lab3top|sevensegcontroller:12|seg7:1|S~5              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~6              ; |lab3top|sevensegcontroller:12|seg7:1|S~6              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~7              ; |lab3top|sevensegcontroller:12|seg7:1|S~7              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~8              ; |lab3top|sevensegcontroller:12|seg7:1|S~8              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~9              ; |lab3top|sevensegcontroller:12|seg7:1|S~9              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~10             ; |lab3top|sevensegcontroller:12|seg7:1|S~10             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~11             ; |lab3top|sevensegcontroller:12|seg7:1|S~11             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~12             ; |lab3top|sevensegcontroller:12|seg7:1|S~12             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~13             ; |lab3top|sevensegcontroller:12|seg7:1|S~13             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~14             ; |lab3top|sevensegcontroller:12|seg7:1|S~14             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~15             ; |lab3top|sevensegcontroller:12|seg7:1|S~15             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~16             ; |lab3top|sevensegcontroller:12|seg7:1|S~16             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~17             ; |lab3top|sevensegcontroller:12|seg7:1|S~17             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~18             ; |lab3top|sevensegcontroller:12|seg7:1|S~18             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~19             ; |lab3top|sevensegcontroller:12|seg7:1|S~19             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~20             ; |lab3top|sevensegcontroller:12|seg7:1|S~20             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~21             ; |lab3top|sevensegcontroller:12|seg7:1|S~21             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~22             ; |lab3top|sevensegcontroller:12|seg7:1|S~22             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~23             ; |lab3top|sevensegcontroller:12|seg7:1|S~23             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~24             ; |lab3top|sevensegcontroller:12|seg7:1|S~24             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~25             ; |lab3top|sevensegcontroller:12|seg7:1|S~25             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~26             ; |lab3top|sevensegcontroller:12|seg7:1|S~26             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~27             ; |lab3top|sevensegcontroller:12|seg7:1|S~27             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~28             ; |lab3top|sevensegcontroller:12|seg7:1|S~28             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~29             ; |lab3top|sevensegcontroller:12|seg7:1|S~29             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~30             ; |lab3top|sevensegcontroller:12|seg7:1|S~30             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~31             ; |lab3top|sevensegcontroller:12|seg7:1|S~31             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~32             ; |lab3top|sevensegcontroller:12|seg7:1|S~32             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~33             ; |lab3top|sevensegcontroller:12|seg7:1|S~33             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~34             ; |lab3top|sevensegcontroller:12|seg7:1|S~34             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~35             ; |lab3top|sevensegcontroller:12|seg7:1|S~35             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~36             ; |lab3top|sevensegcontroller:12|seg7:1|S~36             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~37             ; |lab3top|sevensegcontroller:12|seg7:1|S~37             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~38             ; |lab3top|sevensegcontroller:12|seg7:1|S~38             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~39             ; |lab3top|sevensegcontroller:12|seg7:1|S~39             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~40             ; |lab3top|sevensegcontroller:12|seg7:1|S~40             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~41             ; |lab3top|sevensegcontroller:12|seg7:1|S~41             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~42             ; |lab3top|sevensegcontroller:12|seg7:1|S~42             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~43             ; |lab3top|sevensegcontroller:12|seg7:1|S~43             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~44             ; |lab3top|sevensegcontroller:12|seg7:1|S~44             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~45             ; |lab3top|sevensegcontroller:12|seg7:1|S~45             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~48             ; |lab3top|sevensegcontroller:12|seg7:1|S~48             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~49             ; |lab3top|sevensegcontroller:12|seg7:1|S~49             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~50             ; |lab3top|sevensegcontroller:12|seg7:1|S~50             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~51             ; |lab3top|sevensegcontroller:12|seg7:1|S~51             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~52             ; |lab3top|sevensegcontroller:12|seg7:1|S~52             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~55             ; |lab3top|sevensegcontroller:12|seg7:1|S~55             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~56             ; |lab3top|sevensegcontroller:12|seg7:1|S~56             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~57             ; |lab3top|sevensegcontroller:12|seg7:1|S~57             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~58             ; |lab3top|sevensegcontroller:12|seg7:1|S~58             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~59             ; |lab3top|sevensegcontroller:12|seg7:1|S~59             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~62             ; |lab3top|sevensegcontroller:12|seg7:1|S~62             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~63             ; |lab3top|sevensegcontroller:12|seg7:1|S~63             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~64             ; |lab3top|sevensegcontroller:12|seg7:1|S~64             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~65             ; |lab3top|sevensegcontroller:12|seg7:1|S~65             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~66             ; |lab3top|sevensegcontroller:12|seg7:1|S~66             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~69             ; |lab3top|sevensegcontroller:12|seg7:1|S~69             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~70             ; |lab3top|sevensegcontroller:12|seg7:1|S~70             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~71             ; |lab3top|sevensegcontroller:12|seg7:1|S~71             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~72             ; |lab3top|sevensegcontroller:12|seg7:1|S~72             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~73             ; |lab3top|sevensegcontroller:12|seg7:1|S~73             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~76             ; |lab3top|sevensegcontroller:12|seg7:1|S~76             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S~77             ; |lab3top|sevensegcontroller:12|seg7:1|S~77             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S[5]             ; |lab3top|sevensegcontroller:12|seg7:1|S[5]             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S[4]             ; |lab3top|sevensegcontroller:12|seg7:1|S[4]             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S[1]             ; |lab3top|sevensegcontroller:12|seg7:1|S[1]             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:1|S[0]             ; |lab3top|sevensegcontroller:12|seg7:1|S[0]             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~0              ; |lab3top|sevensegcontroller:12|seg7:2|S~0              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~1              ; |lab3top|sevensegcontroller:12|seg7:2|S~1              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~2              ; |lab3top|sevensegcontroller:12|seg7:2|S~2              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~3              ; |lab3top|sevensegcontroller:12|seg7:2|S~3              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~4              ; |lab3top|sevensegcontroller:12|seg7:2|S~4              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~5              ; |lab3top|sevensegcontroller:12|seg7:2|S~5              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~6              ; |lab3top|sevensegcontroller:12|seg7:2|S~6              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~7              ; |lab3top|sevensegcontroller:12|seg7:2|S~7              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~8              ; |lab3top|sevensegcontroller:12|seg7:2|S~8              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~9              ; |lab3top|sevensegcontroller:12|seg7:2|S~9              ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~10             ; |lab3top|sevensegcontroller:12|seg7:2|S~10             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~11             ; |lab3top|sevensegcontroller:12|seg7:2|S~11             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~12             ; |lab3top|sevensegcontroller:12|seg7:2|S~12             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~13             ; |lab3top|sevensegcontroller:12|seg7:2|S~13             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~14             ; |lab3top|sevensegcontroller:12|seg7:2|S~14             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~15             ; |lab3top|sevensegcontroller:12|seg7:2|S~15             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~16             ; |lab3top|sevensegcontroller:12|seg7:2|S~16             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~17             ; |lab3top|sevensegcontroller:12|seg7:2|S~17             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~18             ; |lab3top|sevensegcontroller:12|seg7:2|S~18             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~19             ; |lab3top|sevensegcontroller:12|seg7:2|S~19             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~20             ; |lab3top|sevensegcontroller:12|seg7:2|S~20             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~21             ; |lab3top|sevensegcontroller:12|seg7:2|S~21             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~22             ; |lab3top|sevensegcontroller:12|seg7:2|S~22             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~23             ; |lab3top|sevensegcontroller:12|seg7:2|S~23             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~24             ; |lab3top|sevensegcontroller:12|seg7:2|S~24             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~25             ; |lab3top|sevensegcontroller:12|seg7:2|S~25             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~26             ; |lab3top|sevensegcontroller:12|seg7:2|S~26             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~27             ; |lab3top|sevensegcontroller:12|seg7:2|S~27             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~28             ; |lab3top|sevensegcontroller:12|seg7:2|S~28             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~29             ; |lab3top|sevensegcontroller:12|seg7:2|S~29             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~30             ; |lab3top|sevensegcontroller:12|seg7:2|S~30             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~31             ; |lab3top|sevensegcontroller:12|seg7:2|S~31             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~32             ; |lab3top|sevensegcontroller:12|seg7:2|S~32             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~33             ; |lab3top|sevensegcontroller:12|seg7:2|S~33             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~34             ; |lab3top|sevensegcontroller:12|seg7:2|S~34             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~35             ; |lab3top|sevensegcontroller:12|seg7:2|S~35             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~36             ; |lab3top|sevensegcontroller:12|seg7:2|S~36             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~37             ; |lab3top|sevensegcontroller:12|seg7:2|S~37             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~38             ; |lab3top|sevensegcontroller:12|seg7:2|S~38             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~39             ; |lab3top|sevensegcontroller:12|seg7:2|S~39             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~40             ; |lab3top|sevensegcontroller:12|seg7:2|S~40             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~41             ; |lab3top|sevensegcontroller:12|seg7:2|S~41             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~42             ; |lab3top|sevensegcontroller:12|seg7:2|S~42             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~43             ; |lab3top|sevensegcontroller:12|seg7:2|S~43             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~44             ; |lab3top|sevensegcontroller:12|seg7:2|S~44             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~45             ; |lab3top|sevensegcontroller:12|seg7:2|S~45             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~46             ; |lab3top|sevensegcontroller:12|seg7:2|S~46             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~47             ; |lab3top|sevensegcontroller:12|seg7:2|S~47             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~48             ; |lab3top|sevensegcontroller:12|seg7:2|S~48             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~49             ; |lab3top|sevensegcontroller:12|seg7:2|S~49             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~50             ; |lab3top|sevensegcontroller:12|seg7:2|S~50             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~51             ; |lab3top|sevensegcontroller:12|seg7:2|S~51             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~52             ; |lab3top|sevensegcontroller:12|seg7:2|S~52             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~53             ; |lab3top|sevensegcontroller:12|seg7:2|S~53             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~54             ; |lab3top|sevensegcontroller:12|seg7:2|S~54             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~55             ; |lab3top|sevensegcontroller:12|seg7:2|S~55             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~56             ; |lab3top|sevensegcontroller:12|seg7:2|S~56             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~57             ; |lab3top|sevensegcontroller:12|seg7:2|S~57             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~58             ; |lab3top|sevensegcontroller:12|seg7:2|S~58             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~59             ; |lab3top|sevensegcontroller:12|seg7:2|S~59             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~60             ; |lab3top|sevensegcontroller:12|seg7:2|S~60             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~61             ; |lab3top|sevensegcontroller:12|seg7:2|S~61             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~62             ; |lab3top|sevensegcontroller:12|seg7:2|S~62             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~63             ; |lab3top|sevensegcontroller:12|seg7:2|S~63             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~64             ; |lab3top|sevensegcontroller:12|seg7:2|S~64             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~65             ; |lab3top|sevensegcontroller:12|seg7:2|S~65             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~66             ; |lab3top|sevensegcontroller:12|seg7:2|S~66             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~67             ; |lab3top|sevensegcontroller:12|seg7:2|S~67             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~68             ; |lab3top|sevensegcontroller:12|seg7:2|S~68             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~69             ; |lab3top|sevensegcontroller:12|seg7:2|S~69             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~70             ; |lab3top|sevensegcontroller:12|seg7:2|S~70             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~71             ; |lab3top|sevensegcontroller:12|seg7:2|S~71             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~72             ; |lab3top|sevensegcontroller:12|seg7:2|S~72             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~73             ; |lab3top|sevensegcontroller:12|seg7:2|S~73             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~74             ; |lab3top|sevensegcontroller:12|seg7:2|S~74             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~75             ; |lab3top|sevensegcontroller:12|seg7:2|S~75             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~76             ; |lab3top|sevensegcontroller:12|seg7:2|S~76             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S~77             ; |lab3top|sevensegcontroller:12|seg7:2|S~77             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S[5]             ; |lab3top|sevensegcontroller:12|seg7:2|S[5]             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S[4]             ; |lab3top|sevensegcontroller:12|seg7:2|S[4]             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S[3]             ; |lab3top|sevensegcontroller:12|seg7:2|S[3]             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S[2]             ; |lab3top|sevensegcontroller:12|seg7:2|S[2]             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S[1]             ; |lab3top|sevensegcontroller:12|seg7:2|S[1]             ; out              ;
; |lab3top|sevensegcontroller:12|seg7:2|S[0]             ; |lab3top|sevensegcontroller:12|seg7:2|S[0]             ; out              ;
; |lab3top|busmultiplexer:67|Equal2~0                    ; |lab3top|busmultiplexer:67|Equal2~0                    ; out0             ;
; |lab3top|busmultiplexer:67|Equal3~0                    ; |lab3top|busmultiplexer:67|Equal3~0                    ; out0             ;
; |lab3top|busmultiplexer:67|Equal5~0                    ; |lab3top|busmultiplexer:67|Equal5~0                    ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal0~0         ; |lab3top|sevensegcontroller:12|seg7:1|Equal0~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal1~0         ; |lab3top|sevensegcontroller:12|seg7:1|Equal1~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal2~0         ; |lab3top|sevensegcontroller:12|seg7:1|Equal2~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal3~0         ; |lab3top|sevensegcontroller:12|seg7:1|Equal3~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal4~0         ; |lab3top|sevensegcontroller:12|seg7:1|Equal4~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal5~0         ; |lab3top|sevensegcontroller:12|seg7:1|Equal5~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal6~0         ; |lab3top|sevensegcontroller:12|seg7:1|Equal6~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal7~0         ; |lab3top|sevensegcontroller:12|seg7:1|Equal7~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal8~0         ; |lab3top|sevensegcontroller:12|seg7:1|Equal8~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal9~0         ; |lab3top|sevensegcontroller:12|seg7:1|Equal9~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal10~0        ; |lab3top|sevensegcontroller:12|seg7:1|Equal10~0        ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal11~0        ; |lab3top|sevensegcontroller:12|seg7:1|Equal11~0        ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal12~0        ; |lab3top|sevensegcontroller:12|seg7:1|Equal12~0        ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:1|Equal13~0        ; |lab3top|sevensegcontroller:12|seg7:1|Equal13~0        ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal0~0         ; |lab3top|sevensegcontroller:12|seg7:2|Equal0~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal1~0         ; |lab3top|sevensegcontroller:12|seg7:2|Equal1~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal2~0         ; |lab3top|sevensegcontroller:12|seg7:2|Equal2~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal3~0         ; |lab3top|sevensegcontroller:12|seg7:2|Equal3~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal4~0         ; |lab3top|sevensegcontroller:12|seg7:2|Equal4~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal5~0         ; |lab3top|sevensegcontroller:12|seg7:2|Equal5~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal6~0         ; |lab3top|sevensegcontroller:12|seg7:2|Equal6~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal7~0         ; |lab3top|sevensegcontroller:12|seg7:2|Equal7~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal8~0         ; |lab3top|sevensegcontroller:12|seg7:2|Equal8~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal9~0         ; |lab3top|sevensegcontroller:12|seg7:2|Equal9~0         ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal10~0        ; |lab3top|sevensegcontroller:12|seg7:2|Equal10~0        ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal11~0        ; |lab3top|sevensegcontroller:12|seg7:2|Equal11~0        ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal12~0        ; |lab3top|sevensegcontroller:12|seg7:2|Equal12~0        ; out0             ;
; |lab3top|sevensegcontroller:12|seg7:2|Equal13~0        ; |lab3top|sevensegcontroller:12|seg7:2|Equal13~0        ; out0             ;
+--------------------------------------------------------+--------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 16 13:53:21 2016
Info: Command: quartus_sim --simulation_results_format=VWF Lab4 -c Lab4_qsim
Info (324025): Using vector source file "Z:/bmcdo020/Desktop/Lab 4/lab3top.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      58.20 %
Info (328052): Number of transitions in simulation is 7128
Info (324045): Vector file Lab4_qsim.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 331 megabytes
    Info: Processing ended: Wed Nov 16 13:53:23 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


