Project Information                        c:\max2work\pimiao\pulse_picker.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 10/24/2013 15:06:46

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

pulse_picker
      EPM3064ATC44-4       11       3        0      27      0           42 %

User Pins:                 11       3        0  



Project Information                        c:\max2work\pimiao\pulse_picker.rpt

** PROJECT COMPILATION MESSAGES **

Info: Reserved unused input pin 'WIDTH5' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'WIDTH4' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'WIDTH3' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'WIDTH2' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'WIDTH1' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'WIDTH0' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'LOCK' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board


Project Information                        c:\max2work\pimiao\pulse_picker.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

pulse_picker@44                   AA
pulse_picker@6                    clk
pulse_picker@13                   GATE
pulse_picker@14                   LOCK
pulse_picker@2                    OO
pulse_picker@35                   out
pulse_picker@33                   PD_clk
pulse_picker@10                   Trig
pulse_picker@15                   WIDTH0
pulse_picker@18                   WIDTH1
pulse_picker@19                   WIDTH2
pulse_picker@20                   WIDTH3
pulse_picker@21                   WIDTH4
pulse_picker@22                   WIDTH5


Project Information                        c:\max2work\pimiao\pulse_picker.rpt

** FILE HIERARCHY **



|pulse_picker_nondelay:64|
|pulse_picker_nondelay:64|lpm_add_sub:220|
|pulse_picker_nondelay:64|lpm_add_sub:220|addcore:adder1|
|pulse_picker_nondelay:64|lpm_add_sub:220|addcore:adder0|
|pulse_picker_nondelay:64|lpm_add_sub:220|look_add:look_aheader|
|pulse_picker_nondelay:64|lpm_add_sub:220|altshift:result_ext_latency_ffs|
|pulse_picker_nondelay:64|lpm_add_sub:220|altshift:carry_ext_latency_ffs|
|pulse_picker_nondelay:64|lpm_add_sub:220|altshift:oflow_ext_latency_ffs|
|pulse_picker_nondelay:64|lpm_add_sub:595|
|pulse_picker_nondelay:64|lpm_add_sub:595|addcore:adder0|
|pulse_picker_nondelay:64|lpm_add_sub:595|look_add:look_aheader|
|pulse_picker_nondelay:64|lpm_add_sub:595|altshift:result_ext_latency_ffs|
|pulse_picker_nondelay:64|lpm_add_sub:595|altshift:carry_ext_latency_ffs|
|pulse_picker_nondelay:64|lpm_add_sub:595|altshift:oflow_ext_latency_ffs|


Device-Specific Information:               c:\max2work\pimiao\pulse_picker.rpt
pulse_picker

***** Logic for device 'pulse_picker' compiled without errors.




Device: EPM3064ATC44-4

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffffffff
    MultiVolt I/O                              = OFF

                 R  R                       R  
                 E  E                       E  
                 S  S  V                    S  
                 E  E  C                    E  
                 R  R  C                    R  
                 V  V  I  G  G  G  G  G  o  V  
              A  E  E  N  N  N  N  N  N  u  E  
              A  D  D  T  D  D  D  D  D  t  D  
            -----------------------------------_ 
          /  44 43 42 41 40 39 38 37 36 35 34   | 
    #TDI |  1                                33 | PD_clk 
      OO |  2                                32 | #TDO 
RESERVED |  3                                31 | RESERVED 
     GND |  4                                30 | GND 
RESERVED |  5                                29 | VCCIO 
     clk |  6         EPM3064ATC44-4         28 | RESERVED 
    #TMS |  7                                27 | RESERVED 
RESERVED |  8                                26 | #TCK 
   VCCIO |  9                                25 | RESERVED 
    Trig | 10                                24 | GND 
     GND | 11                                23 | RESERVED 
         |_  12 13 14 15 16 17 18 19 20 21 22  _| 
           ------------------------------------ 
              R  G  L  W  G  V  W  W  W  W  W  
              E  A  O  I  N  C  I  I  I  I  I  
              S  T  C  D  D  C  D  D  D  D  D  
              E  E  K  T     I  T  T  T  T  T  
              R        H     N  H  H  H  H  H  
              V        0     T  1  2  3  4  5  
              E                                
              D                                


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:               c:\max2work\pimiao\pulse_picker.rpt
pulse_picker

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    16/16(100%)   4/ 8( 50%)   2/16( 12%)  21/36( 58%) 
B:    LC17 - LC32     0/16(  0%)   5/ 7( 71%)   0/16(  0%)   0/36(  0%) 
C:    LC33 - LC48    10/16( 62%)   6/ 8( 75%)   4/16( 25%)  10/36( 27%) 
D:    LC49 - LC64     1/16(  6%)   3/ 7( 42%)   0/16(  0%)   1/36(  2%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            18/30     ( 60%)
Total logic cells used:                         27/64     ( 42%)
Total shareable expanders used:                  0/64     (  0%)
Total Turbo logic cells used:                   27/64     ( 42%)
Total shareable expanders not available (n/a):   6/64     (  9%)
Average fan-in:                                  7.74
Total fan-in:                                   209

Total input pins required:                      11
Total output pins required:                      3
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     27
Total flipflops required:                       20
Total product terms required:                   85
Total logic cells lending parallel expanders:    5
Total shareable expanders in database:           0

Synthesized logic cells:                         0/  64   (  0%)



Device-Specific Information:               c:\max2work\pimiao\pulse_picker.rpt
pulse_picker

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   6    (1)  (A)      INPUT               0      0   0    0    0    1    0  clk
  13   (20)  (B)      INPUT               0      0   0    0    0    1   13  GATE
  14   (19)  (B)      INPUT               0      0   0    0    0    0    0  LOCK
  33   (57)  (D)      INPUT               0      0   0    0    0    1   19  PD_clk
  10   (25)  (B)      INPUT               0      0   0    0    0    1   13  Trig
  15   (17)  (B)      INPUT               0      0   0    0    0    0    0  WIDTH0
  18   (33)  (C)      INPUT               0      0   0    0    0    0    0  WIDTH1
  19   (35)  (C)      INPUT               0      0   0    0    0    0    0  WIDTH2
  20   (36)  (C)      INPUT               0      0   0    0    0    0    0  WIDTH3
  21   (37)  (C)      INPUT               0      0   0    0    0    0    0  WIDTH4
  22   (40)  (C)      INPUT               0      0   0    0    0    0    0  WIDTH5


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               c:\max2work\pimiao\pulse_picker.rpt
pulse_picker

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  44     11    A     OUTPUT      t        0      0   0    0    5    0    0  AA
   2      5    A         FF      t        0      0   0    3   13    0    6  OO (|PULSE_PICKER_NONDELAY:64|:25)
  35     64    D     OUTPUT      t        0      0   0    1    0    0    0  out


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               c:\max2work\pimiao\pulse_picker.rpt
pulse_picker

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -      7    A       TFFE      t        0      0   0    3   12    1    2  |PULSE_PICKER_NONDELAY:64|tmp112 (|PULSE_PICKER_NONDELAY:64|:12)
  (1)     8    A       TFFE      t        0      0   0    3   11    1    3  |PULSE_PICKER_NONDELAY:64|tmp111 (|PULSE_PICKER_NONDELAY:64|:13)
   -      9    A       TFFE      t        0      0   0    3   10    1    4  |PULSE_PICKER_NONDELAY:64|tmp110 (|PULSE_PICKER_NONDELAY:64|:14)
   -     10    A       TFFE      t        0      0   0    3    9    1    5  |PULSE_PICKER_NONDELAY:64|tmp19 (|PULSE_PICKER_NONDELAY:64|:15)
   -     12    A       TFFE      t        0      0   0    3    8    1    6  |PULSE_PICKER_NONDELAY:64|tmp18 (|PULSE_PICKER_NONDELAY:64|:16)
   -     13    A       TFFE      t        0      0   0    3    7    1    7  |PULSE_PICKER_NONDELAY:64|tmp17 (|PULSE_PICKER_NONDELAY:64|:17)
 (43)    14    A       TFFE      t        0      0   0    3    6    1    8  |PULSE_PICKER_NONDELAY:64|tmp16 (|PULSE_PICKER_NONDELAY:64|:18)
   -      6    A       TFFE      t        0      0   0    3    5    1    9  |PULSE_PICKER_NONDELAY:64|tmp15 (|PULSE_PICKER_NONDELAY:64|:19)
   -     15    A       TFFE      t        0      0   0    3   13    1   10  |PULSE_PICKER_NONDELAY:64|tmp14 (|PULSE_PICKER_NONDELAY:64|:20)
  (3)     4    A       DFFE      t        1      0   1    3    4    1   11  |PULSE_PICKER_NONDELAY:64|tmp13 (|PULSE_PICKER_NONDELAY:64|:21)
   -      2    A       DFFE      t        1      0   1    3   13    1   11  |PULSE_PICKER_NONDELAY:64|tmp12 (|PULSE_PICKER_NONDELAY:64|:22)
 (42)    16    A       DFFE      t        0      0   0    3    2    1   12  |PULSE_PICKER_NONDELAY:64|tmp11 (|PULSE_PICKER_NONDELAY:64|:23)
   -     42    C       TFFE      t        0      0   0    3    0    1   12  |PULSE_PICKER_NONDELAY:64|tmp10 (|PULSE_PICKER_NONDELAY:64|:24)
 (23)    41    C       TFFE      t        0      0   0    1    6    1    1  |PULSE_PICKER_NONDELAY:64|tmp25 (|PULSE_PICKER_NONDELAY:64|:26)
 (20)    36    C       DFFE      t        1      0   1    1    6    1    3  |PULSE_PICKER_NONDELAY:64|tmp24 (|PULSE_PICKER_NONDELAY:64|:27)
   -     34    C       DFFE      t        1      0   1    1    5    1    4  |PULSE_PICKER_NONDELAY:64|tmp23 (|PULSE_PICKER_NONDELAY:64|:28)
 (22)    40    C       DFFE      t        1      0   1    1    4    1    5  |PULSE_PICKER_NONDELAY:64|tmp22 (|PULSE_PICKER_NONDELAY:64|:29)
   -     39    C       DFFE      t        0      0   0    1    3    1    6  |PULSE_PICKER_NONDELAY:64|tmp21 (|PULSE_PICKER_NONDELAY:64|:30)
   -     38    C       DFFE      t        1      0   1    1    7    0    6  |PULSE_PICKER_NONDELAY:64|tmp20 (|PULSE_PICKER_NONDELAY:64|:31)
  (5)     3    A       PEXP      t        0      0   0    0    0    0    0  _LC003
  (6)     1    A       PEXP      t        0      0   0    0    0    0    0  _LC001
 (19)    35    C       PEXP      t        0      0   0    0    0    0    0  _LC035
 (18)    33    C       PEXP      t        0      0   0    0    0    0    0  _LC033
 (21)    37    C       PEXP      t        0      0   0    0    0    0    0  _LC037


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               c:\max2work\pimiao\pulse_picker.rpt
pulse_picker

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                         Logic cells placed in LAB 'A'
        +------------------------------- LC11 AA
        | +----------------------------- LC5 OO
        | | +--------------------------- LC7 |PULSE_PICKER_NONDELAY:64|tmp112
        | | | +------------------------- LC8 |PULSE_PICKER_NONDELAY:64|tmp111
        | | | | +----------------------- LC9 |PULSE_PICKER_NONDELAY:64|tmp110
        | | | | | +--------------------- LC10 |PULSE_PICKER_NONDELAY:64|tmp19
        | | | | | | +------------------- LC12 |PULSE_PICKER_NONDELAY:64|tmp18
        | | | | | | | +----------------- LC13 |PULSE_PICKER_NONDELAY:64|tmp17
        | | | | | | | | +--------------- LC14 |PULSE_PICKER_NONDELAY:64|tmp16
        | | | | | | | | | +------------- LC6 |PULSE_PICKER_NONDELAY:64|tmp15
        | | | | | | | | | | +----------- LC15 |PULSE_PICKER_NONDELAY:64|tmp14
        | | | | | | | | | | | +--------- LC4 |PULSE_PICKER_NONDELAY:64|tmp13
        | | | | | | | | | | | | +------- LC2 |PULSE_PICKER_NONDELAY:64|tmp12
        | | | | | | | | | | | | | +----- LC16 |PULSE_PICKER_NONDELAY:64|tmp11
        | | | | | | | | | | | | | | +--- LC3 
        | | | | | | | | | | | | | | | +- LC1 
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':
LC7  -> - * * - - - - - - - * - * - - - | * - - - | <-- |PULSE_PICKER_NONDELAY:64|tmp112
LC8  -> - * * * - - - - - - * - * - - - | * - - - | <-- |PULSE_PICKER_NONDELAY:64|tmp111
LC9  -> - * * * * - - - - - * - * - - - | * - - - | <-- |PULSE_PICKER_NONDELAY:64|tmp110
LC10 -> - * * * * * - - - - * - * - - - | * - - - | <-- |PULSE_PICKER_NONDELAY:64|tmp19
LC12 -> - * * * * * * - - - * - * - - - | * - - - | <-- |PULSE_PICKER_NONDELAY:64|tmp18
LC13 -> - * * * * * * * - - * - * - - - | * - - - | <-- |PULSE_PICKER_NONDELAY:64|tmp17
LC14 -> - * * * * * * * * - * - * - - - | * - - - | <-- |PULSE_PICKER_NONDELAY:64|tmp16
LC6  -> - * * * * * * * * * * - * - - - | * - - - | <-- |PULSE_PICKER_NONDELAY:64|tmp15
LC15 -> - * * * * * * * * * * - * - - - | * - - - | <-- |PULSE_PICKER_NONDELAY:64|tmp14
LC4  -> - * * * * * * * * * * * * - - - | * - - - | <-- |PULSE_PICKER_NONDELAY:64|tmp13
LC2  -> - * * * * * * * * * * * * - - - | * - - - | <-- |PULSE_PICKER_NONDELAY:64|tmp12
LC16 -> - * * * * * * * * * * * * * - - | * - - - | <-- |PULSE_PICKER_NONDELAY:64|tmp11

Pin
13   -> - * * * * * * * * * * * * * - - | * - * - | <-- GATE
33   -> - * * * * * * * * * * * * * - - | * - * - | <-- PD_clk
10   -> - * * * * * * * * * * * * * - - | * - * - | <-- Trig
LC42 -> - * * * * * * * * * * * * * - - | * - - - | <-- |PULSE_PICKER_NONDELAY:64|tmp10
LC41 -> * - - - - - - - - - - - - - - - | * - * - | <-- |PULSE_PICKER_NONDELAY:64|tmp25
LC36 -> * - - - - - - - - - - - - - - - | * - * - | <-- |PULSE_PICKER_NONDELAY:64|tmp24
LC34 -> * - - - - - - - - - - - - - - - | * - * - | <-- |PULSE_PICKER_NONDELAY:64|tmp23
LC40 -> * - - - - - - - - - - - - - - - | * - * - | <-- |PULSE_PICKER_NONDELAY:64|tmp22
LC39 -> * - - - - - - - - - - - - - - - | * - * - | <-- |PULSE_PICKER_NONDELAY:64|tmp21


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               c:\max2work\pimiao\pulse_picker.rpt
pulse_picker

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                             Logic cells placed in LAB 'C'
        +------------------- LC42 |PULSE_PICKER_NONDELAY:64|tmp10
        | +----------------- LC41 |PULSE_PICKER_NONDELAY:64|tmp25
        | | +--------------- LC36 |PULSE_PICKER_NONDELAY:64|tmp24
        | | | +------------- LC34 |PULSE_PICKER_NONDELAY:64|tmp23
        | | | | +----------- LC40 |PULSE_PICKER_NONDELAY:64|tmp22
        | | | | | +--------- LC39 |PULSE_PICKER_NONDELAY:64|tmp21
        | | | | | | +------- LC38 |PULSE_PICKER_NONDELAY:64|tmp20
        | | | | | | | +----- LC35 
        | | | | | | | | +--- LC33 
        | | | | | | | | | +- LC37 
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC41 -> - * - - - - * - - - | * - * - | <-- |PULSE_PICKER_NONDELAY:64|tmp25
LC36 -> - * * - - - * - - - | * - * - | <-- |PULSE_PICKER_NONDELAY:64|tmp24
LC34 -> - * * * - - * - - - | * - * - | <-- |PULSE_PICKER_NONDELAY:64|tmp23
LC40 -> - * * * * - * - - - | * - * - | <-- |PULSE_PICKER_NONDELAY:64|tmp22
LC39 -> - * * * * * * - - - | * - * - | <-- |PULSE_PICKER_NONDELAY:64|tmp21
LC38 -> - * * * * * * - - - | - - * - | <-- |PULSE_PICKER_NONDELAY:64|tmp20

Pin
13   -> * - - - - - - - - - | * - * - | <-- GATE
33   -> * * * * * * * - - - | * - * - | <-- PD_clk
10   -> * - - - - - - - - - | * - * - | <-- Trig
LC5  -> - * * * * * * - - - | - - * - | <-- OO


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               c:\max2work\pimiao\pulse_picker.rpt
pulse_picker

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

           Logic cells placed in LAB 'D'
        +- LC64 out
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'D'
LC      | | A B C D |     Logic cells that feed LAB 'D':

Pin
6    -> * | - - - * | <-- clk


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               c:\max2work\pimiao\pulse_picker.rpt
pulse_picker

** EQUATIONS **

clk      : INPUT;
GATE     : INPUT;
LOCK     : INPUT;
PD_clk   : INPUT;
Trig     : INPUT;
WIDTH0   : INPUT;
WIDTH1   : INPUT;
WIDTH2   : INPUT;
WIDTH3   : INPUT;
WIDTH4   : INPUT;
WIDTH5   : INPUT;

-- Node name is 'AA' = '|PULSE_PICKER_NONDELAY:64|:743' 
-- Equation name is 'AA', type is output 
 AA      = LCELL( _EQ001 $  GND);
  _EQ001 = !_LC036 & !_LC039 & !_LC040 & !_LC041
         # !_LC034 & !_LC036 & !_LC041;

-- Node name is 'OO' = '|PULSE_PICKER_NONDELAY:64|tmp_c1' 
-- Equation name is 'OO', type is output 
 OO      = TFFE( _EQ002,  PD_clk,  VCC, !_EQ003,  VCC);
  _EQ002 = !_LC002 & !_LC004 & !_LC006 & !_LC007 & !_LC008 & !_LC009 & 
             !_LC010 & !_LC012 & !_LC013 & !_LC014 &  _LC015 &  _LC016 & 
              _LC042;
  _EQ003 =  GATE &  Trig;

-- Node name is 'out' 
-- Equation name is 'out', location is LC064, type is output.
 out     = LCELL(!clk $  GND);

-- Node name is '|PULSE_PICKER_NONDELAY:64|:24' = '|PULSE_PICKER_NONDELAY:64|tmp10' 
-- Equation name is '_LC042', type is buried 
_LC042   = TFFE( VCC,  PD_clk, !_EQ004,  VCC,  VCC);
  _EQ004 =  GATE &  Trig;

-- Node name is '|PULSE_PICKER_NONDELAY:64|:23' = '|PULSE_PICKER_NONDELAY:64|tmp11' 
-- Equation name is '_LC016', type is buried 
_LC016   = DFFE( _EQ005 $  GND,  PD_clk, !_EQ006,  VCC,  VCC);
  _EQ005 = !_LC016 &  _LC042
         #  _LC016 & !_LC042;
  _EQ006 =  GATE &  Trig;

-- Node name is '|PULSE_PICKER_NONDELAY:64|:22' = '|PULSE_PICKER_NONDELAY:64|tmp12' 
-- Equation name is '_LC002', type is buried 
-- _LC002 borrows parallel expanders from _LC001 
_LC002   = DFFE( _EQ007 $  VCC,  PD_clk, !_EQ008,  VCC,  VCC);
  _EQ007 = !_LC002 & !_LC016
         # !_LC002 & !_LC042
         #  _LC002 &  _LC016 &  _LC042
         # !_LC002 & !_LC004 & !_LC006 & !_LC007 & !_LC008 & !_LC009 & 
             !_LC010 & !_LC012 & !_LC013 & !_LC014 &  _LC015;
  _EQ008 =  GATE &  Trig;

-- Node name is '|PULSE_PICKER_NONDELAY:64|:21' = '|PULSE_PICKER_NONDELAY:64|tmp13' 
-- Equation name is '_LC004', type is buried 
-- _LC004 borrows parallel expanders from _LC003 
_LC004   = DFFE( _EQ009 $  GND,  PD_clk, !_EQ010,  VCC,  VCC);
  _EQ009 =  _LC002 & !_LC004 &  _LC016 &  _LC042
         # !_LC002 &  _LC004
         #  _LC004 & !_LC016
         #  _LC004 & !_LC042;
  _EQ010 =  GATE &  Trig;

-- Node name is '|PULSE_PICKER_NONDELAY:64|:20' = '|PULSE_PICKER_NONDELAY:64|tmp14' 
-- Equation name is '_LC015', type is buried 
_LC015   = TFFE( _EQ011,  PD_clk, !_EQ012,  VCC,  VCC);
  _EQ011 =  _LC002 &  _LC004 &  _LC016 &  _LC042
         # !_LC002 & !_LC004 & !_LC006 & !_LC007 & !_LC008 & !_LC009 & 
             !_LC010 & !_LC012 & !_LC013 & !_LC014 &  _LC015 &  _LC016 & 
              _LC042;
  _EQ012 =  GATE &  Trig;

-- Node name is '|PULSE_PICKER_NONDELAY:64|:19' = '|PULSE_PICKER_NONDELAY:64|tmp15' 
-- Equation name is '_LC006', type is buried 
_LC006   = TFFE( _EQ013,  PD_clk, !_EQ014,  VCC,  VCC);
  _EQ013 =  _LC002 &  _LC004 &  _LC015 &  _LC016 &  _LC042;
  _EQ014 =  GATE &  Trig;

-- Node name is '|PULSE_PICKER_NONDELAY:64|:18' = '|PULSE_PICKER_NONDELAY:64|tmp16' 
-- Equation name is '_LC014', type is buried 
_LC014   = TFFE( _EQ015,  PD_clk, !_EQ016,  VCC,  VCC);
  _EQ015 =  _LC002 &  _LC004 &  _LC006 &  _LC015 &  _LC016 &  _LC042;
  _EQ016 =  GATE &  Trig;

-- Node name is '|PULSE_PICKER_NONDELAY:64|:17' = '|PULSE_PICKER_NONDELAY:64|tmp17' 
-- Equation name is '_LC013', type is buried 
_LC013   = TFFE( _EQ017,  PD_clk, !_EQ018,  VCC,  VCC);
  _EQ017 =  _LC002 &  _LC004 &  _LC006 &  _LC014 &  _LC015 &  _LC016 & 
              _LC042;
  _EQ018 =  GATE &  Trig;

-- Node name is '|PULSE_PICKER_NONDELAY:64|:16' = '|PULSE_PICKER_NONDELAY:64|tmp18' 
-- Equation name is '_LC012', type is buried 
_LC012   = TFFE( _EQ019,  PD_clk, !_EQ020,  VCC,  VCC);
  _EQ019 =  _LC002 &  _LC004 &  _LC006 &  _LC013 &  _LC014 &  _LC015 & 
              _LC016 &  _LC042;
  _EQ020 =  GATE &  Trig;

-- Node name is '|PULSE_PICKER_NONDELAY:64|:15' = '|PULSE_PICKER_NONDELAY:64|tmp19' 
-- Equation name is '_LC010', type is buried 
_LC010   = TFFE( _EQ021,  PD_clk, !_EQ022,  VCC,  VCC);
  _EQ021 =  _LC002 &  _LC004 &  _LC006 &  _LC012 &  _LC013 &  _LC014 & 
              _LC015 &  _LC016 &  _LC042;
  _EQ022 =  GATE &  Trig;

-- Node name is '|PULSE_PICKER_NONDELAY:64|:31' = '|PULSE_PICKER_NONDELAY:64|tmp20' 
-- Equation name is '_LC038', type is buried 
-- _LC038 borrows parallel expanders from _LC037 
_LC038   = DFFE( _EQ023 $  GND, !PD_clk,  VCC, !OO,  VCC);
  _EQ023 =  _LC036 & !_LC038
         # !_LC038 &  _LC041
         # !_LC034 & !_LC038
         # !_LC038 &  _LC040
         # !_LC038 & !_LC039;

-- Node name is '|PULSE_PICKER_NONDELAY:64|:30' = '|PULSE_PICKER_NONDELAY:64|tmp21' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFFE( _EQ024 $  GND, !PD_clk,  VCC, !OO,  VCC);
  _EQ024 =  _LC038 & !_LC039
         # !_LC038 &  _LC039;

-- Node name is '|PULSE_PICKER_NONDELAY:64|:29' = '|PULSE_PICKER_NONDELAY:64|tmp22' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFFE( _EQ025 $  GND, !PD_clk,  VCC, !OO,  VCC);
  _EQ025 =  _LC038 &  _LC039 & !_LC040
         # !_LC039 &  _LC040
         # !_LC038 &  _LC040;

-- Node name is '|PULSE_PICKER_NONDELAY:64|:28' = '|PULSE_PICKER_NONDELAY:64|tmp23' 
-- Equation name is '_LC034', type is buried 
-- _LC034 borrows parallel expanders from _LC033 
_LC034   = DFFE( _EQ026 $  GND, !PD_clk,  VCC, !OO,  VCC);
  _EQ026 = !_LC034 &  _LC038 &  _LC039 &  _LC040
         #  _LC034 & !_LC040
         #  _LC034 & !_LC039
         #  _LC034 & !_LC038;

-- Node name is '|PULSE_PICKER_NONDELAY:64|:27' = '|PULSE_PICKER_NONDELAY:64|tmp24' 
-- Equation name is '_LC036', type is buried 
-- _LC036 borrows parallel expanders from _LC035 
_LC036   = DFFE( _EQ027 $  GND, !PD_clk,  VCC, !OO,  VCC);
  _EQ027 =  _LC034 & !_LC036 &  _LC038 &  _LC039 &  _LC040
         # !_LC034 &  _LC036
         #  _LC036 & !_LC040
         #  _LC036 & !_LC039
         #  _LC036 & !_LC038;

-- Node name is '|PULSE_PICKER_NONDELAY:64|:26' = '|PULSE_PICKER_NONDELAY:64|tmp25' 
-- Equation name is '_LC041', type is buried 
_LC041   = TFFE( _EQ028, !PD_clk,  VCC, !OO,  VCC);
  _EQ028 =  _LC034 &  _LC036 &  _LC038 &  _LC039 &  _LC040;

-- Node name is '|PULSE_PICKER_NONDELAY:64|:14' = '|PULSE_PICKER_NONDELAY:64|tmp110' 
-- Equation name is '_LC009', type is buried 
_LC009   = TFFE( _EQ029,  PD_clk, !_EQ030,  VCC,  VCC);
  _EQ029 =  _LC002 &  _LC004 &  _LC006 &  _LC010 &  _LC012 &  _LC013 & 
              _LC014 &  _LC015 &  _LC016 &  _LC042;
  _EQ030 =  GATE &  Trig;

-- Node name is '|PULSE_PICKER_NONDELAY:64|:13' = '|PULSE_PICKER_NONDELAY:64|tmp111' 
-- Equation name is '_LC008', type is buried 
_LC008   = TFFE( _EQ031,  PD_clk, !_EQ032,  VCC,  VCC);
  _EQ031 =  _LC002 &  _LC004 &  _LC006 &  _LC009 &  _LC010 &  _LC012 & 
              _LC013 &  _LC014 &  _LC015 &  _LC016 &  _LC042;
  _EQ032 =  GATE &  Trig;

-- Node name is '|PULSE_PICKER_NONDELAY:64|:12' = '|PULSE_PICKER_NONDELAY:64|tmp112' 
-- Equation name is '_LC007', type is buried 
_LC007   = TFFE( _EQ033,  PD_clk, !_EQ034,  VCC,  VCC);
  _EQ033 =  _LC002 &  _LC004 &  _LC006 &  _LC008 &  _LC009 &  _LC010 & 
              _LC012 &  _LC013 &  _LC014 &  _LC015 &  _LC016 &  _LC042;
  _EQ034 =  GATE &  Trig;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                        c:\max2work\pimiao\pulse_picker.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = FAST

      Logic option settings in 'FAST' style for 'MAX3000A' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = off
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = off
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = off
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = on
      Automatic Register Packing          = on
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = on
      One-Hot State Machine Encoding      = off
      Optimize                            = 4

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,576K
