{"filename": "verilator-5.016-1-x86_64.pkg.tar.zst", "name": "verilator", "base": "verilator", "version": "5.016-1", "desc": "The fastest free Verilog HDL simulator", "csize": "5483400", "isize": "26194717", "md5sum": "8dadb4f5eec51ce1ecbd1c0d41691da8", "sha256sum": "0c03288a2a3003ebe1f21e7e7deda41288c16cc0623a7e4810a1ba0eb116f71d", "pgpsig": "iQIzBAABCAAdFiEEtZcfLFwQqaCMYAMPeGxj8zDXy5IFAmUKmwwACgkQeGxj8zDXy5Kk+g//RAabhtfMW1quSDXIkLUps2dGuYY/giEytFlo3J0EKMhaAxlNMmDkU15gP5fxLEEZkBSPC3P9CtE87pMU9Vf00WfwP6BnW4K5x8662sgBk0htBCQeEM98WvDRpRFt+u7Y5/QvhsEli9AGungmEwVpJ9Ztlca/CyrP2k8t7BMWYl3boU2xCxnbdGJ82TvuvyDGnFTbnmoGxYzsgWtdFGOuSGeI1lOGQjoQjT4bKf8eMN/vdP58Ad1F0fxzvVKQ5v4/B4jH4917rqTwfZbd1suzJNJ+oX5ZKRJG1/+VCxphKu5p6gFS6gM8R049uBqcAugAjcL8B6A0gSVt+sl9Cr2UDYgnXk5s/A55R3Ip0zydiHPr3sRy0rAvaQFaA3o5DynVbMQ0a1Oxq4nUzzfZjJoB1I+Q9QAkPvOTGsqv7auxz6aYdCvEdx7H2sF5+ZBa4gGKPnrnjlmqkyV9DOjDgPADOf7KLlT4zR5He/hPffdkC/PtZl4ZFoBrt5aqa5uDiqi//X7Kkg3peZbceSGPAFkoLkkFCrTtBFl8KQ1pXlFPpyKK0uWHFjGoK83fOnGr00Gvy8d5FwS8uNWh3YdRA4xSjPGtt4xGYyUVQ6cIV2NpppBjV9thanpY9lmleSqDLPvVsatpKlTFA6oZU66OxzfXYuUYiNlCU7XeUb6en9velmg=", "url": "https://www.veripool.org/projects/verilator/wiki/Intro", "license": "LGPL", "arch": "x86_64", "builddate": "1695193597", "packager": "Felix Yan <felixonmars@archlinux.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc", "lsb-release"], "tokens": ["verilator", "verilator_x86_64", "verilator_testing", "verilator_x86_64_testing"]}