// Seed: 283260718
module module_0;
  uwire id_1;
  always id_2 = 1'b0;
  bit id_3, id_4;
  final begin : LABEL_0
    if (id_1) id_2 = -1;
    id_2 <= id_2;
    id_3 <= 1;
  end
  parameter id_5 = id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  assign id_1 = id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  assign id_1 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  wire id_2;
endmodule
