--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml key4x4_test.twx key4x4_test.ncd -o key4x4_test.twr
key4x4_test.pcf -ucf keyboardtest.ucf

Design file:              key4x4_test.ncd
Physical constraint file: key4x4_test.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1308 paths analyzed, 168 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.657ns.
--------------------------------------------------------------------------------

Paths for end point key_out_x_3 (SLICE_X18Y23.A5), 80 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10 (FF)
  Destination:          key_out_x_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.601ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10 to key_out_x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.DQ      Tcko                  0.430   count<10>
                                                       count_10
    SLICE_X15Y22.B1      net (fanout=8)        1.414   count<10>
    SLICE_X15Y22.B       Tilo                  0.259   count_18_2
                                                       count[19]_GND_1_o_equal_3_o<19>11_SW0
    SLICE_X17Y23.C4      net (fanout=2)        0.562   N15
    SLICE_X17Y23.C       Tilo                  0.259   key_out_x[3]_PWR_1_o_mux_17_OUT<3>
                                                       count[19]_GND_1_o_equal_3_o<19>1
    SLICE_X18Y23.B5      net (fanout=6)        0.897   count[19]_GND_1_o_equal_3_o
    SLICE_X18Y23.B       Tilo                  0.235   key_out_x_2
                                                       _n0072_inv
    SLICE_X18Y23.A5      net (fanout=1)        0.196   _n0072_inv
    SLICE_X18Y23.CLK     Tas                   0.349   key_out_x_2
                                                       key_out_x_3_rstpot
                                                       key_out_x_3
    -------------------------------------------------  ---------------------------
    Total                                      4.601ns (1.532ns logic, 3.069ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_9 (FF)
  Destination:          key_out_x_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.597ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_9 to key_out_x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.BQ      Tcko                  0.430   count<10>
                                                       count_9
    SLICE_X15Y22.D4      net (fanout=8)        1.048   count<9>
    SLICE_X15Y22.D       Tilo                  0.259   count_18_2
                                                       count[19]_GND_1_o_equal_3_o<19>2_SW0
    SLICE_X17Y23.C2      net (fanout=2)        0.924   N3
    SLICE_X17Y23.C       Tilo                  0.259   key_out_x[3]_PWR_1_o_mux_17_OUT<3>
                                                       count[19]_GND_1_o_equal_3_o<19>1
    SLICE_X18Y23.B5      net (fanout=6)        0.897   count[19]_GND_1_o_equal_3_o
    SLICE_X18Y23.B       Tilo                  0.235   key_out_x_2
                                                       _n0072_inv
    SLICE_X18Y23.A5      net (fanout=1)        0.196   _n0072_inv
    SLICE_X18Y23.CLK     Tas                   0.349   key_out_x_2
                                                       key_out_x_3_rstpot
                                                       key_out_x_3
    -------------------------------------------------  ---------------------------
    Total                                      4.597ns (1.532ns logic, 3.065ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10 (FF)
  Destination:          key_out_x_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.568ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10 to key_out_x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.DQ      Tcko                  0.430   count<10>
                                                       count_10
    SLICE_X15Y22.B1      net (fanout=8)        1.414   count<10>
    SLICE_X15Y22.B       Tilo                  0.259   count_18_2
                                                       count[19]_GND_1_o_equal_3_o<19>11_SW0
    SLICE_X15Y22.A5      net (fanout=2)        0.238   N15
    SLICE_X15Y22.A       Tilo                  0.259   count_18_2
                                                       _n0072_inv_SW0
    SLICE_X18Y23.B1      net (fanout=4)        1.188   N7
    SLICE_X18Y23.B       Tilo                  0.235   key_out_x_2
                                                       _n0072_inv
    SLICE_X18Y23.A5      net (fanout=1)        0.196   _n0072_inv
    SLICE_X18Y23.CLK     Tas                   0.349   key_out_x_2
                                                       key_out_x_3_rstpot
                                                       key_out_x_3
    -------------------------------------------------  ---------------------------
    Total                                      4.568ns (1.532ns logic, 3.036ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point key_out_x_2 (SLICE_X18Y23.D1), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10 (FF)
  Destination:          key_out_x_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.568ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10 to key_out_x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.DQ      Tcko                  0.430   count<10>
                                                       count_10
    SLICE_X15Y22.B1      net (fanout=8)        1.414   count<10>
    SLICE_X15Y22.B       Tilo                  0.259   count_18_2
                                                       count[19]_GND_1_o_equal_3_o<19>11_SW0
    SLICE_X17Y23.C4      net (fanout=2)        0.562   N15
    SLICE_X17Y23.C       Tilo                  0.259   key_out_x[3]_PWR_1_o_mux_17_OUT<3>
                                                       count[19]_GND_1_o_equal_3_o<19>1
    SLICE_X18Y23.D1      net (fanout=6)        1.212   count[19]_GND_1_o_equal_3_o
    SLICE_X18Y23.CLK     Tas                   0.432   key_out_x_2
                                                       key_out_x_2_rstpot_F
                                                       key_out_x_2_rstpot
                                                       key_out_x_2
    -------------------------------------------------  ---------------------------
    Total                                      4.568ns (1.380ns logic, 3.188ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_9 (FF)
  Destination:          key_out_x_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_9 to key_out_x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.BQ      Tcko                  0.430   count<10>
                                                       count_9
    SLICE_X15Y22.D4      net (fanout=8)        1.048   count<9>
    SLICE_X15Y22.D       Tilo                  0.259   count_18_2
                                                       count[19]_GND_1_o_equal_3_o<19>2_SW0
    SLICE_X17Y23.C2      net (fanout=2)        0.924   N3
    SLICE_X17Y23.C       Tilo                  0.259   key_out_x[3]_PWR_1_o_mux_17_OUT<3>
                                                       count[19]_GND_1_o_equal_3_o<19>1
    SLICE_X18Y23.D1      net (fanout=6)        1.212   count[19]_GND_1_o_equal_3_o
    SLICE_X18Y23.CLK     Tas                   0.432   key_out_x_2
                                                       key_out_x_2_rstpot_F
                                                       key_out_x_2_rstpot
                                                       key_out_x_2
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (1.380ns logic, 3.184ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_5 (FF)
  Destination:          key_out_x_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.285 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_5 to key_out_x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.BQ      Tcko                  0.430   count<7>
                                                       count_5
    SLICE_X14Y22.D1      net (fanout=8)        1.268   count<5>
    SLICE_X14Y22.D       Tilo                  0.235   count<18>
                                                       count[19]_GND_1_o_equal_3_o<19>2_SW1
    SLICE_X17Y23.C6      net (fanout=1)        0.378   N19
    SLICE_X17Y23.C       Tilo                  0.259   key_out_x[3]_PWR_1_o_mux_17_OUT<3>
                                                       count[19]_GND_1_o_equal_3_o<19>1
    SLICE_X18Y23.D1      net (fanout=6)        1.212   count[19]_GND_1_o_equal_3_o
    SLICE_X18Y23.CLK     Tas                   0.432   key_out_x_2
                                                       key_out_x_2_rstpot_F
                                                       key_out_x_2_rstpot
                                                       key_out_x_2
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (1.356ns logic, 2.858ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point key_out_x_2 (SLICE_X18Y23.C4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_10 (FF)
  Destination:          key_out_x_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.392ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_10 to key_out_x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.DQ      Tcko                  0.430   count<10>
                                                       count_10
    SLICE_X15Y22.B1      net (fanout=8)        1.414   count<10>
    SLICE_X15Y22.B       Tilo                  0.259   count_18_2
                                                       count[19]_GND_1_o_equal_3_o<19>11_SW0
    SLICE_X17Y23.C4      net (fanout=2)        0.562   N15
    SLICE_X17Y23.C       Tilo                  0.259   key_out_x[3]_PWR_1_o_mux_17_OUT<3>
                                                       count[19]_GND_1_o_equal_3_o<19>1
    SLICE_X18Y23.C4      net (fanout=6)        1.035   count[19]_GND_1_o_equal_3_o
    SLICE_X18Y23.CLK     Tas                   0.433   key_out_x_2
                                                       key_out_x_2_rstpot_G
                                                       key_out_x_2_rstpot
                                                       key_out_x_2
    -------------------------------------------------  ---------------------------
    Total                                      4.392ns (1.381ns logic, 3.011ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_9 (FF)
  Destination:          key_out_x_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.388ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_9 to key_out_x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.BQ      Tcko                  0.430   count<10>
                                                       count_9
    SLICE_X15Y22.D4      net (fanout=8)        1.048   count<9>
    SLICE_X15Y22.D       Tilo                  0.259   count_18_2
                                                       count[19]_GND_1_o_equal_3_o<19>2_SW0
    SLICE_X17Y23.C2      net (fanout=2)        0.924   N3
    SLICE_X17Y23.C       Tilo                  0.259   key_out_x[3]_PWR_1_o_mux_17_OUT<3>
                                                       count[19]_GND_1_o_equal_3_o<19>1
    SLICE_X18Y23.C4      net (fanout=6)        1.035   count[19]_GND_1_o_equal_3_o
    SLICE_X18Y23.CLK     Tas                   0.433   key_out_x_2
                                                       key_out_x_2_rstpot_G
                                                       key_out_x_2_rstpot
                                                       key_out_x_2
    -------------------------------------------------  ---------------------------
    Total                                      4.388ns (1.381ns logic, 3.007ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_5 (FF)
  Destination:          key_out_x_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.038ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.285 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_5 to key_out_x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.BQ      Tcko                  0.430   count<7>
                                                       count_5
    SLICE_X14Y22.D1      net (fanout=8)        1.268   count<5>
    SLICE_X14Y22.D       Tilo                  0.235   count<18>
                                                       count[19]_GND_1_o_equal_3_o<19>2_SW1
    SLICE_X17Y23.C6      net (fanout=1)        0.378   N19
    SLICE_X17Y23.C       Tilo                  0.259   key_out_x[3]_PWR_1_o_mux_17_OUT<3>
                                                       count[19]_GND_1_o_equal_3_o<19>1
    SLICE_X18Y23.C4      net (fanout=6)        1.035   count[19]_GND_1_o_equal_3_o
    SLICE_X18Y23.CLK     Tas                   0.433   key_out_x_2
                                                       key_out_x_2_rstpot_G
                                                       key_out_x_2_rstpot
                                                       key_out_x_2
    -------------------------------------------------  ---------------------------
    Total                                      4.038ns (1.357ns logic, 2.681ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point key_out_x_0 (SLICE_X16Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               key_out_x_0 (FF)
  Destination:          key_out_x_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: key_out_x_0 to key_out_x_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.234   key_out_x_1
                                                       key_out_x_0
    SLICE_X16Y23.A6      net (fanout=2)        0.028   key_out_x_0
    SLICE_X16Y23.CLK     Tah         (-Th)    -0.197   key_out_x_1
                                                       key_out_x_0_rstpot
                                                       key_out_x_0
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.431ns logic, 0.028ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point count_18_1 (SLICE_X15Y22.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_18 (FF)
  Destination:          count_18_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_18 to count_18_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.DQ      Tcko                  0.200   count<18>
                                                       count_18
    SLICE_X15Y22.C6      net (fanout=22)       0.076   count<18>
    SLICE_X15Y22.CLK     Tah         (-Th)    -0.215   count_18_2
                                                       Mmux_count[19]_count[19]_mux_18_OUT101
                                                       count_18_1
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.415ns logic, 0.076ns route)
                                                       (84.5% logic, 15.5% route)

--------------------------------------------------------------------------------

Paths for end point key_h1_scan_2 (SLICE_X15Y19.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               key_h1_scan_2 (FF)
  Destination:          key_h1_scan_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: key_h1_scan_2 to key_h1_scan_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.BQ      Tcko                  0.198   key_h1_scan<2>
                                                       key_h1_scan_2
    SLICE_X15Y19.B5      net (fanout=3)        0.077   key_h1_scan<2>
    SLICE_X15Y19.CLK     Tah         (-Th)    -0.215   key_h1_scan<2>
                                                       key_h1_scan_2_dpot
                                                       key_h1_scan_2
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.413ns logic, 0.077ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: key_h1_scan_r<3>/CLK
  Logical resource: key_h1_scan_r_0/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: key_h1_scan_r<3>/CLK
  Logical resource: key_h1_scan_r_1/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.657|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1308 paths, 0 nets, and 327 connections

Design statistics:
   Minimum period:   4.657ns{1}   (Maximum frequency: 214.731MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 30 21:25:57 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



