DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "i_xpo_ram"
duLibraryName "common"
duName "ram3x1_alt"
elements [
]
mwi 0
uid 1042,0
)
(Instance
name "i_fifo_write_xpo"
duLibraryName "COMMON"
duName "fifo_write_2bit"
elements [
(GiElement
name "g_fifo_size"
type "positive"
value "3"
)
]
mwi 0
uid 1076,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "T:\\TFG2015\\src\\design\\correction\\hdl"
)
(vvPair
variable "HDSDir"
value "T:\\TFG2015\\src\\design\\correction\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "T:\\TFG2015\\src\\design\\correction\\hds\\fifo_write_xpo\\rtl.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "T:\\TFG2015\\src\\design\\correction\\hds\\fifo_write_xpo\\rtl.bd.user"
)
(vvPair
variable "SourceDir"
value "T:\\TFG2015\\src\\design\\correction\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "rtl"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "T:\\TFG2015\\src\\design\\correction\\hds\\fifo_write_xpo"
)
(vvPair
variable "d_logical"
value "T:\\TFG2015\\src\\design\\correction\\hds\\fifo_write_xpo"
)
(vvPair
variable "date"
value "16/05/2015"
)
(vvPair
variable "day"
value "sáb"
)
(vvPair
variable "day_long"
value "sábado"
)
(vvPair
variable "dd"
value "16"
)
(vvPair
variable "entity_name"
value "fifo_write_xpo"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "rtl.bd"
)
(vvPair
variable "f_logical"
value "rtl.bd"
)
(vvPair
variable "f_noext"
value "rtl"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "IKA-W7"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "correction"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HOME_PROJECT/tools/designcheck/correction"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HOME_PROJECT/src/design/correction/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HOME_PROJECT/src/design/correction/ise"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HOME_PROJECT/work/compilation"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HOME_PROJECT/src/design/correction/ise"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "fifo_write_xpo"
)
(vvPair
variable "month"
value "may"
)
(vvPair
variable "month_long"
value "mayo"
)
(vvPair
variable "p"
value "T:\\TFG2015\\src\\design\\correction\\hds\\fifo_write_xpo\\rtl.bd"
)
(vvPair
variable "p_logical"
value "T:\\TFG2015\\src\\design\\correction\\hds\\fifo_write_xpo\\rtl.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "TFG2015"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "C:\\questasim64_10.1d\\win64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "rtl"
)
(vvPair
variable "this_file_logical"
value "rtl"
)
(vvPair
variable "time"
value "14:41:39"
)
(vvPair
variable "unit"
value "fifo_write_xpo"
)
(vvPair
variable "user"
value "Ika"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "rtl"
)
(vvPair
variable "year"
value "2015"
)
(vvPair
variable "yy"
value "15"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,49000,48000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47000,40500,48000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,43000,53000,44000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,43000,52200,44000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,45000,49000,46000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,45000,42200,46000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,45000,32000,46000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,45000,30300,46000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,44000,69000,48000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,44200,67800,46200"
st "
Módulo que agrupa la memoria RAM en la que se almacenará xpo y el control de escritura de FIFO
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,43000,69000,44000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,43000,56800,44000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,43000,49000,45000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "35950,43500,41050,44500"
st "
UCM-ABSYS
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,46000,32000,47000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,46000,30300,47000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,47000,32000,48000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,47000,30900,48000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,49000,47000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46000,42400,47000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "28000,43000,69000,48000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 256,0
decl (Decl
n "clk"
t "std_logic"
eolc "Clock"
o 1
suid 6,0
)
declText (MLText
uid 257,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,2000,41500,2800"
st "clk             : std_logic -- Clock"
)
)
*13 (Net
uid 258,0
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 2
suid 7,0
)
declText (MLText
uid 259,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,2800,51000,3600"
st "rst             : std_logic -- Synch active high reset"
)
)
*14 (PortIoIn
uid 351,0
shape (CompositeShape
uid 352,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 353,0
sl 0
ro 270
xt "15000,46625,16500,47375"
)
(Line
uid 354,0
sl 0
ro 270
xt "16500,47000,17000,47000"
pts [
"16500,47000"
"17000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 355,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 356,0
va (VaSet
font "arial,8,0"
)
xt "12700,46500,14000,47500"
st "rst"
ju 2
blo "14000,47300"
tm "WireNameMgr"
)
)
)
*15 (PortIoIn
uid 357,0
shape (CompositeShape
uid 358,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 359,0
sl 0
ro 270
xt "15000,44625,16500,45375"
)
(Line
uid 360,0
sl 0
ro 270
xt "16500,45000,17000,45000"
pts [
"16500,45000"
"17000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 361,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 362,0
va (VaSet
font "arial,8,0"
)
xt "12700,44500,14000,45500"
st "clk"
ju 2
blo "14000,45300"
tm "WireNameMgr"
)
)
)
*16 (GlobalConnector
uid 363,0
shape (Circle
uid 364,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "25000,46000,27000,48000"
radius 1000
)
name (Text
uid 365,0
va (VaSet
font "arial,8,1"
)
xt "25500,46500,26500,47500"
st "G"
blo "25500,47300"
)
)
*17 (GlobalConnector
uid 366,0
shape (Circle
uid 367,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "25000,44000,27000,46000"
radius 1000
)
name (Text
uid 368,0
va (VaSet
font "arial,8,1"
)
xt "25500,44500,26500,45500"
st "G"
blo "25500,45300"
)
)
*18 (Net
uid 685,0
decl (Decl
n "xpo_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "posteriori state data"
o 7
suid 15,0
)
declText (MLText
uid 686,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,6800,60000,7600"
st "xpo_data        : std_logic_vector(15 DOWNTO 0) -- posteriori state data"
)
)
*19 (Net
uid 687,0
decl (Decl
n "xpo_write_fifo"
t "std_logic"
eolc "posteriori state fifo control signal"
o 9
suid 16,0
)
declText (MLText
uid 688,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,8400,57500,9200"
st "xpo_write_fifo  : std_logic -- posteriori state fifo control signal"
)
)
*20 (Net
uid 689,0
decl (Decl
n "xpo_write_start"
t "std_logic"
o 6
suid 17,0
)
declText (MLText
uid 690,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,6000,37000,6800"
st "xpo_write_start : std_logic"
)
)
*21 (Net
uid 691,0
decl (Decl
n "xpo_write_done"
t "std_logic"
o 8
suid 18,0
)
declText (MLText
uid 692,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,7600,37000,8400"
st "xpo_write_done  : std_logic"
)
)
*22 (Net
uid 693,0
decl (Decl
n "xpo_addrb"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 11
suid 19,0
)
declText (MLText
uid 694,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,2000,50500,2800"
st "signal xpo_addrb       : std_logic_vector(3 DOWNTO 0)"
)
)
*23 (Net
uid 695,0
decl (Decl
n "xpo_dina"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 20,0
)
declText (MLText
uid 696,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,4400,47500,5200"
st "xpo_dina        : std_logic_vector(15 DOWNTO 0)"
)
)
*24 (Net
uid 697,0
decl (Decl
n "xpo_addra"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 3
suid 21,0
)
declText (MLText
uid 698,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,3600,47000,4400"
st "xpo_addra       : std_logic_vector(3 DOWNTO 0)"
)
)
*25 (Net
uid 699,0
decl (Decl
n "xpo_wea"
t "std_logic"
o 5
suid 22,0
)
declText (MLText
uid 700,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,5200,37000,6000"
st "xpo_wea         : std_logic"
)
)
*26 (PortIoOut
uid 701,0
shape (CompositeShape
uid 702,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 703,0
sl 0
ro 180
xt "59625,17000,60375,18500"
)
(Line
uid 704,0
sl 0
ro 180
xt "60000,18500,60000,19000"
pts [
"60000,19000"
"60000,18500"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 705,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 706,0
va (VaSet
font "arial,8,0"
)
xt "57050,14800,62950,15800"
st "xpo_write_done"
ju 2
blo "62950,15600"
tm "WireNameMgr"
)
)
)
*27 (PortIoIn
uid 707,0
shape (CompositeShape
uid 708,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 709,0
sl 0
xt "47625,17000,48375,18500"
)
(Line
uid 710,0
sl 0
xt "48000,18500,48000,19000"
pts [
"48000,18500"
"48000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 711,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 712,0
va (VaSet
font "arial,8,0"
)
xt "45100,14850,50900,15850"
st "xpo_write_start"
ju 2
blo "50900,15650"
tm "WireNameMgr"
)
)
)
*28 (PortIoIn
uid 713,0
shape (CompositeShape
uid 714,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 715,0
sl 0
ro 270
xt "19000,34625,20500,35375"
)
(Line
uid 716,0
sl 0
ro 270
xt "20500,35000,21000,35000"
pts [
"20500,35000"
"21000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 717,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 718,0
va (VaSet
font "arial,8,0"
)
xt "14950,34500,18250,35500"
st "xpo_dina"
ju 2
blo "18250,35300"
tm "WireNameMgr"
)
)
)
*29 (PortIoIn
uid 719,0
shape (CompositeShape
uid 720,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 721,0
sl 0
ro 270
xt "18750,32625,20250,33375"
)
(Line
uid 722,0
sl 0
ro 270
xt "20250,33000,20750,33000"
pts [
"20250,33000"
"20750,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 723,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 724,0
va (VaSet
font "arial,8,0"
)
xt "14800,32500,18000,33500"
st "xpo_wea"
ju 2
blo "18000,33300"
tm "WireNameMgr"
)
)
)
*30 (PortIoIn
uid 725,0
shape (CompositeShape
uid 726,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 727,0
sl 0
ro 270
xt "18750,31625,20250,32375"
)
(Line
uid 728,0
sl 0
ro 270
xt "20250,32000,20750,32000"
pts [
"20250,32000"
"20750,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 729,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 730,0
va (VaSet
font "arial,8,0"
)
xt "14200,31500,18000,32500"
st "xpo_addra"
ju 2
blo "18000,32300"
tm "WireNameMgr"
)
)
)
*31 (PortIoOut
uid 731,0
shape (CompositeShape
uid 732,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 733,0
sl 0
ro 270
xt "66500,39625,68000,40375"
)
(Line
uid 734,0
sl 0
ro 270
xt "66000,40000,66500,40000"
pts [
"66000,40000"
"66500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 735,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 736,0
va (VaSet
font "arial,8,0"
)
xt "69000,39500,72300,40500"
st "xpo_data"
blo "69000,40300"
tm "WireNameMgr"
)
)
)
*32 (PortIoOut
uid 737,0
shape (CompositeShape
uid 738,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 739,0
sl 0
ro 270
xt "66500,30625,68000,31375"
)
(Line
uid 740,0
sl 0
ro 270
xt "66000,31000,66500,31000"
pts [
"66000,31000"
"66500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 741,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 742,0
va (VaSet
font "arial,8,0"
)
xt "69000,30500,74300,31500"
st "xpo_write_fifo"
blo "69000,31300"
tm "WireNameMgr"
)
)
)
*33 (SaComponent
uid 1042,0
optionalChildren [
*34 (CptPort
uid 1018,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1019,0
ro 90
va (VaSet
vasetType 1
)
xt "42000,35625,42750,36375"
)
tg (CPTG
uid 1020,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1021,0
va (VaSet
font "arial,8,0"
)
xt "35800,35500,41000,36500"
st "doutb : (15:0)"
ju 2
blo "41000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "doutb"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 1,0
)
)
)
*35 (CptPort
uid 1022,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1023,0
ro 90
va (VaSet
vasetType 1
)
xt "27250,32625,28000,33375"
)
tg (CPTG
uid 1024,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1025,0
va (VaSet
font "arial,8,0"
)
xt "29000,32500,30700,33500"
st "wea"
blo "29000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "wea"
t "std_logic"
o 5
suid 2,0
)
)
)
*36 (CptPort
uid 1026,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1027,0
ro 90
va (VaSet
vasetType 1
)
xt "27250,31625,28000,32375"
)
tg (CPTG
uid 1028,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1029,0
va (VaSet
font "arial,8,0"
)
xt "29000,31500,33900,32500"
st "addra : (1:0)"
blo "29000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "addra"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 1
suid 3,0
)
)
)
*37 (CptPort
uid 1030,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1031,0
ro 90
va (VaSet
vasetType 1
)
xt "27250,36625,28000,37375"
)
tg (CPTG
uid 1032,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1033,0
va (VaSet
font "arial,8,0"
)
xt "29000,36500,30300,37500"
st "clk"
blo "29000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
suid 4,0
)
)
)
*38 (CptPort
uid 1034,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1035,0
ro 270
va (VaSet
vasetType 1
)
xt "42000,31625,42750,32375"
)
tg (CPTG
uid 1036,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1037,0
va (VaSet
font "arial,8,0"
)
xt "36100,31500,41000,32500"
st "addrb : (1:0)"
ju 2
blo "41000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "addrb"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 2
suid 5,0
)
)
)
*39 (CptPort
uid 1038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1039,0
ro 90
va (VaSet
vasetType 1
)
xt "27250,34625,28000,35375"
)
tg (CPTG
uid 1040,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1041,0
va (VaSet
font "arial,8,0"
)
xt "29000,34500,33800,35500"
st "dina : (15:0)"
blo "29000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "dina"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 6,0
)
)
)
]
shape (Rectangle
uid 1043,0
va (VaSet
vasetType 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "28000,31000,42000,39000"
)
oxt "15000,6000,29000,14000"
ttg (MlTextGroup
uid 1044,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 1045,0
va (VaSet
font "arial,8,1"
)
xt "28200,28000,31900,29000"
st "common"
blo "28200,28800"
tm "BdLibraryNameMgr"
)
*41 (Text
uid 1046,0
va (VaSet
font "arial,8,1"
)
xt "28200,29000,32900,30000"
st "ram3x1_alt"
blo "28200,29800"
tm "CptNameMgr"
)
*42 (Text
uid 1047,0
va (VaSet
font "arial,8,1"
)
xt "28200,30000,32400,31000"
st "i_xpo_ram"
blo "28200,30800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1048,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1049,0
text (MLText
uid 1050,0
va (VaSet
font "Courier New,8,0"
)
xt "13000,37000,13000,37000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1051,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "28250,37250,29750,38750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*43 (SaComponent
uid 1076,0
optionalChildren [
*44 (CptPort
uid 1052,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1053,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,31625,50000,32375"
)
tg (CPTG
uid 1054,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1055,0
va (VaSet
font "arial,8,0"
)
xt "51000,31500,54000,32500"
st "rd_addr"
blo "51000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd_addr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 5
suid 1,0
)
)
)
*45 (CptPort
uid 1056,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1057,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,34625,50000,35375"
)
tg (CPTG
uid 1058,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1059,0
va (VaSet
font "arial,8,0"
)
xt "51000,34500,52300,35500"
st "clk"
blo "51000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Clock"
o 1
suid 3,0
)
)
)
*46 (CptPort
uid 1060,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1061,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,33625,50000,34375"
)
tg (CPTG
uid 1062,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1063,0
va (VaSet
font "arial,8,0"
)
xt "51000,33500,52300,34500"
st "rst"
blo "51000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 2
suid 4,0
)
)
)
*47 (CptPort
uid 1064,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1065,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,30625,58750,31375"
)
tg (CPTG
uid 1066,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1067,0
va (VaSet
font "arial,8,0"
)
xt "54600,30500,57000,31500"
st "wr_en"
ju 2
blo "57000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_en"
t "std_logic"
eolc "Write enable"
o 6
suid 5,0
)
)
)
*48 (CptPort
uid 1068,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1069,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,28625,50000,29375"
)
tg (CPTG
uid 1070,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1071,0
va (VaSet
font "arial,8,0"
)
xt "51000,28500,52900,29500"
st "start"
blo "51000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_logic"
eolc "Start of reading"
o 3
suid 6,0
)
)
)
*49 (CptPort
uid 1072,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1073,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,28625,58750,29375"
)
tg (CPTG
uid 1074,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1075,0
va (VaSet
font "arial,8,0"
)
xt "55000,28500,57000,29500"
st "done"
ju 2
blo "57000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done"
t "std_logic"
o 4
suid 7,0
)
)
)
]
shape (Rectangle
uid 1077,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,28000,58000,37000"
)
oxt "17000,11000,25000,20000"
ttg (MlTextGroup
uid 1078,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 1079,0
va (VaSet
font "arial,8,1"
)
xt "50200,25000,54400,26000"
st "COMMON"
blo "50200,25800"
tm "BdLibraryNameMgr"
)
*51 (Text
uid 1080,0
va (VaSet
font "arial,8,1"
)
xt "50200,26000,56200,27000"
st "fifo_write_2bit"
blo "50200,26800"
tm "CptNameMgr"
)
*52 (Text
uid 1081,0
va (VaSet
font "arial,8,1"
)
xt "50200,27000,56800,28000"
st "i_fifo_write_xpo"
blo "50200,27800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1082,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1083,0
text (MLText
uid 1084,0
va (VaSet
font "Courier New,8,0"
)
xt "48000,37200,66000,38000"
st "g_fifo_size = 3    ( positive )  "
)
header ""
)
elements [
(GiElement
name "g_fifo_size"
type "positive"
value "3"
)
]
)
viewicon (ZoomableIcon
uid 1085,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "50250,35250,51750,36750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*53 (Wire
uid 369,0
shape (OrthoPolyLine
uid 370,0
va (VaSet
vasetType 3
)
xt "17000,45000,25000,45000"
pts [
"17000,45000"
"25000,45000"
]
)
start &15
end &17
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 372,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "16000,44000,17300,45000"
st "clk"
blo "16000,44800"
tm "WireNameMgr"
)
)
on &12
)
*54 (Wire
uid 373,0
shape (OrthoPolyLine
uid 374,0
va (VaSet
vasetType 3
)
xt "17000,47000,25000,47000"
pts [
"17000,47000"
"25000,47000"
]
)
start &14
end &16
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 375,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 376,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "16000,46000,17300,47000"
st "rst"
blo "16000,46800"
tm "WireNameMgr"
)
)
on &13
)
*55 (Wire
uid 621,0
shape (OrthoPolyLine
uid 622,0
va (VaSet
vasetType 3
)
xt "48000,19000,49250,29000"
pts [
"48000,19000"
"48000,29000"
"49250,29000"
]
)
start &27
end &48
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 625,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 626,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "48000,19000,53800,20000"
st "xpo_write_start"
blo "48000,19800"
tm "WireNameMgr"
)
)
on &20
)
*56 (Wire
uid 627,0
shape (OrthoPolyLine
uid 628,0
va (VaSet
vasetType 3
)
xt "58750,19000,60000,29000"
pts [
"60000,19000"
"60000,29000"
"58750,29000"
]
)
start &26
end &49
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 631,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 632,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "60000,19000,65900,20000"
st "xpo_write_done"
blo "60000,19800"
tm "WireNameMgr"
)
)
on &21
)
*57 (Wire
uid 633,0
shape (OrthoPolyLine
uid 634,0
va (VaSet
vasetType 3
)
xt "46000,35000,49250,35000"
pts [
"46000,35000"
"49250,35000"
]
)
end &45
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 638,0
va (VaSet
font "arial,8,0"
)
xt "47000,34000,48300,35000"
st "clk"
blo "47000,34800"
tm "WireNameMgr"
)
)
on &12
)
*58 (Wire
uid 639,0
shape (OrthoPolyLine
uid 640,0
va (VaSet
vasetType 3
)
xt "46000,34000,49250,34000"
pts [
"46000,34000"
"49250,34000"
]
)
end &46
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 643,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 644,0
va (VaSet
font "arial,8,0"
)
xt "47000,33000,48300,34000"
st "rst"
blo "47000,33800"
tm "WireNameMgr"
)
)
on &13
)
*59 (Wire
uid 645,0
shape (OrthoPolyLine
uid 646,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42750,32000,49250,32000"
pts [
"42750,32000"
"49250,32000"
]
)
start &38
end &44
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 647,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 648,0
va (VaSet
font "arial,8,0"
)
xt "43000,32000,49400,33000"
st "xpo_addrb : (1:0)"
blo "43000,32800"
tm "WireNameMgr"
)
)
on &22
)
*60 (Wire
uid 649,0
shape (OrthoPolyLine
uid 650,0
va (VaSet
vasetType 3
)
xt "24000,37000,27250,37000"
pts [
"24000,37000"
"27250,37000"
]
)
end &37
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 654,0
va (VaSet
font "arial,8,0"
)
xt "25000,36000,26300,37000"
st "clk"
blo "25000,36800"
tm "WireNameMgr"
)
)
on &12
)
*61 (Wire
uid 655,0
shape (OrthoPolyLine
uid 656,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,35000,27250,35000"
pts [
"21000,35000"
"27250,35000"
]
)
start &28
end &39
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 659,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 660,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,34000,24300,35000"
st "xpo_dina"
blo "21000,34800"
tm "WireNameMgr"
)
)
on &23
)
*62 (Wire
uid 661,0
shape (OrthoPolyLine
uid 662,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20750,32000,27250,32000"
pts [
"20750,32000"
"27250,32000"
]
)
start &30
end &36
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 666,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,31000,24800,32000"
st "xpo_addra"
blo "21000,31800"
tm "WireNameMgr"
)
)
on &24
)
*63 (Wire
uid 667,0
shape (OrthoPolyLine
uid 668,0
va (VaSet
vasetType 3
)
xt "20750,33000,27250,33000"
pts [
"20750,33000"
"27250,33000"
]
)
start &29
end &35
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 671,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 672,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,32000,24200,33000"
st "xpo_wea"
blo "21000,32800"
tm "WireNameMgr"
)
)
on &25
)
*64 (Wire
uid 673,0
shape (OrthoPolyLine
uid 674,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42750,36000,66000,40000"
pts [
"42750,36000"
"46000,36000"
"46000,40000"
"66000,40000"
]
)
start &34
end &31
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 677,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 678,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "62000,39000,65300,40000"
st "xpo_data"
blo "62000,39800"
tm "WireNameMgr"
)
)
on &18
)
*65 (Wire
uid 679,0
shape (OrthoPolyLine
uid 680,0
va (VaSet
vasetType 3
)
xt "58750,31000,66000,31000"
pts [
"58750,31000"
"66000,31000"
]
)
start &47
end &32
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 683,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 684,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "57000,30000,62300,31000"
st "xpo_write_fifo"
blo "57000,30800"
tm "WireNameMgr"
)
)
on &19
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *66 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*67 (Text
uid 42,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*68 (MLText
uid 43,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "0,1000,10900,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*70 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*71 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*72 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*73 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*74 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*75 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-1374,-8,8,776"
viewArea "9008,17487,72628,53707"
cachedDiagramExtent "0,0,74300,48000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1085,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*77 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*78 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*79 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*80 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*81 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*83 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*84 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*86 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*87 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*89 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*90 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*92 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*93 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*94 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*96 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,27100,2000"
st "Diagram Signals:"
blo "20000,1800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 23,0
usingSuid 1
emptyRow *97 (LEmptyRow
)
uid 54,0
optionalChildren [
*98 (RefLabelRowHdr
)
*99 (TitleRowHdr
)
*100 (FilterRowHdr
)
*101 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*102 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*103 (GroupColHdr
tm "GroupColHdrMgr"
)
*104 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*105 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*106 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*107 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*108 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*109 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*110 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
eolc "Clock"
o 1
suid 6,0
)
)
uid 312,0
)
*111 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
eolc "Synch active high reset"
o 2
suid 7,0
)
)
uid 314,0
)
*112 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "xpo_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
eolc "posteriori state data"
o 7
suid 15,0
)
)
uid 743,0
)
*113 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "xpo_write_fifo"
t "std_logic"
eolc "posteriori state fifo control signal"
o 9
suid 16,0
)
)
uid 745,0
)
*114 (LeafLogPort
port (LogicalPort
decl (Decl
n "xpo_write_start"
t "std_logic"
o 6
suid 17,0
)
)
uid 747,0
)
*115 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "xpo_write_done"
t "std_logic"
o 8
suid 18,0
)
)
uid 749,0
)
*116 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xpo_addrb"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 11
suid 19,0
)
)
uid 751,0
)
*117 (LeafLogPort
port (LogicalPort
decl (Decl
n "xpo_dina"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 20,0
)
)
uid 753,0
)
*118 (LeafLogPort
port (LogicalPort
decl (Decl
n "xpo_addra"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 3
suid 21,0
)
)
uid 755,0
)
*119 (LeafLogPort
port (LogicalPort
decl (Decl
n "xpo_wea"
t "std_logic"
o 5
suid 22,0
)
)
uid 757,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*120 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *121 (MRCItem
litem &97
pos 10
dimension 20
)
uid 69,0
optionalChildren [
*122 (MRCItem
litem &98
pos 0
dimension 20
uid 70,0
)
*123 (MRCItem
litem &99
pos 1
dimension 23
uid 71,0
)
*124 (MRCItem
litem &100
pos 2
hidden 1
dimension 20
uid 72,0
)
*125 (MRCItem
litem &110
pos 0
dimension 20
uid 313,0
)
*126 (MRCItem
litem &111
pos 1
dimension 20
uid 315,0
)
*127 (MRCItem
litem &112
pos 2
dimension 20
uid 744,0
)
*128 (MRCItem
litem &113
pos 3
dimension 20
uid 746,0
)
*129 (MRCItem
litem &114
pos 4
dimension 20
uid 748,0
)
*130 (MRCItem
litem &115
pos 5
dimension 20
uid 750,0
)
*131 (MRCItem
litem &116
pos 9
dimension 20
uid 752,0
)
*132 (MRCItem
litem &117
pos 6
dimension 20
uid 754,0
)
*133 (MRCItem
litem &118
pos 7
dimension 20
uid 756,0
)
*134 (MRCItem
litem &119
pos 8
dimension 20
uid 758,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*135 (MRCItem
litem &101
pos 0
dimension 20
uid 74,0
)
*136 (MRCItem
litem &103
pos 1
dimension 50
uid 75,0
)
*137 (MRCItem
litem &104
pos 2
dimension 100
uid 76,0
)
*138 (MRCItem
litem &105
pos 3
dimension 50
uid 77,0
)
*139 (MRCItem
litem &106
pos 4
dimension 100
uid 78,0
)
*140 (MRCItem
litem &107
pos 5
dimension 100
uid 79,0
)
*141 (MRCItem
litem &108
pos 6
dimension 50
uid 80,0
)
*142 (MRCItem
litem &109
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *143 (LEmptyRow
)
uid 83,0
optionalChildren [
*144 (RefLabelRowHdr
)
*145 (TitleRowHdr
)
*146 (FilterRowHdr
)
*147 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*148 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*149 (GroupColHdr
tm "GroupColHdrMgr"
)
*150 (NameColHdr
tm "GenericNameColHdrMgr"
)
*151 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*152 (InitColHdr
tm "GenericValueColHdrMgr"
)
*153 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*154 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*155 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *156 (MRCItem
litem &143
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*157 (MRCItem
litem &144
pos 0
dimension 20
uid 98,0
)
*158 (MRCItem
litem &145
pos 1
dimension 23
uid 99,0
)
*159 (MRCItem
litem &146
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*160 (MRCItem
litem &147
pos 0
dimension 20
uid 102,0
)
*161 (MRCItem
litem &149
pos 1
dimension 50
uid 103,0
)
*162 (MRCItem
litem &150
pos 2
dimension 100
uid 104,0
)
*163 (MRCItem
litem &151
pos 3
dimension 100
uid 105,0
)
*164 (MRCItem
litem &152
pos 4
dimension 50
uid 106,0
)
*165 (MRCItem
litem &153
pos 5
dimension 50
uid 107,0
)
*166 (MRCItem
litem &154
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
