-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_107_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_A_0_AWVALID : OUT STD_LOGIC;
    m_axi_A_0_AWREADY : IN STD_LOGIC;
    m_axi_A_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_A_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_A_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_WVALID : OUT STD_LOGIC;
    m_axi_A_0_WREADY : IN STD_LOGIC;
    m_axi_A_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_A_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_WLAST : OUT STD_LOGIC;
    m_axi_A_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_ARVALID : OUT STD_LOGIC;
    m_axi_A_0_ARREADY : IN STD_LOGIC;
    m_axi_A_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_A_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_A_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_RVALID : IN STD_LOGIC;
    m_axi_A_0_RREADY : OUT STD_LOGIC;
    m_axi_A_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_A_0_RLAST : IN STD_LOGIC;
    m_axi_A_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_A_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_BVALID : IN STD_LOGIC;
    m_axi_A_0_BREADY : OUT STD_LOGIC;
    m_axi_A_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln104 : IN STD_LOGIC_VECTOR (61 downto 0);
    zext_ln110 : IN STD_LOGIC_VECTOR (9 downto 0);
    A_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_buf_ce0 : OUT STD_LOGIC;
    A_buf_we0 : OUT STD_LOGIC;
    A_buf_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_107_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln107_fu_134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal A_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal j_reg_279 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal j_reg_279_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln107_reg_284 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_fu_157_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal val_reg_288 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln110_2_fu_172_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal empty_fu_72 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal select_ln111_1_fu_237_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal j_1_fu_76 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln107_fu_140_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_j : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp0 : BOOLEAN;
    signal A_buf_we0_local : STD_LOGIC;
    signal A_buf_ce0_local : STD_LOGIC;
    signal zext_ln110_1_fu_164_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln110_fu_167_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln111_fu_177_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln111_fu_184_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln111_1_fu_181_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln111_fu_177_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln111_1_fu_189_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln111_fu_184_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_fu_195_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_203_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_fu_211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln111_fu_217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln111_1_fu_223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln111_fu_229_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    empty_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_fu_72 <= ap_const_lv24_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    empty_fu_72 <= select_ln111_1_fu_237_p3;
                end if;
            end if; 
        end if;
    end process;

    j_1_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln107_fu_134_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_1_fu_76 <= add_ln107_fu_140_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_1_fu_76 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln107_reg_284 <= icmp_ln107_fu_134_p2;
                j_reg_279 <= ap_sig_allocacmp_j;
                j_reg_279_pp0_iter1_reg <= j_reg_279;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                val_reg_288 <= val_fu_157_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    A_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m_axi_A_0_RVALID, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_blk_n_R <= m_axi_A_0_RVALID;
        else 
            A_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    A_buf_address0 <= zext_ln110_2_fu_172_p1(10 - 1 downto 0);
    A_buf_ce0 <= A_buf_ce0_local;

    A_buf_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_buf_ce0_local <= ap_const_logic_1;
        else 
            A_buf_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_buf_d0 <= val_reg_288;
    A_buf_we0 <= A_buf_we0_local;

    A_buf_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            A_buf_we0_local <= ap_const_logic_1;
        else 
            A_buf_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln107_fu_140_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j) + unsigned(ap_const_lv7_1));
    add_ln110_fu_167_p2 <= std_logic_vector(unsigned(zext_ln110) + unsigned(zext_ln110_1_fu_164_p1));
    add_ln111_1_fu_189_p2 <= std_logic_vector(signed(sext_ln111_1_fu_181_p1) + signed(sext_ln111_fu_177_p1));
    add_ln111_fu_184_p1 <= empty_fu_72;
    add_ln111_fu_184_p2 <= std_logic_vector(signed(val_reg_288) + signed(add_ln111_fu_184_p1));
    and_ln111_fu_217_p2 <= (xor_ln111_fu_211_p2 and tmp_15_fu_203_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_A_0_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_A_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_A_0_RVALID)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((m_axi_A_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_A_0_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_A_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln107_fu_134_p2)
    begin
        if (((icmp_ln107_fu_134_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, j_1_fu_76, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_j <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j <= j_1_fu_76;
        end if; 
    end process;

    icmp_ln107_fu_134_p2 <= "1" when (ap_sig_allocacmp_j = ap_const_lv7_40) else "0";
    m_axi_A_0_ARADDR <= ap_const_lv64_0;
    m_axi_A_0_ARBURST <= ap_const_lv2_0;
    m_axi_A_0_ARCACHE <= ap_const_lv4_0;
    m_axi_A_0_ARID <= ap_const_lv1_0;
    m_axi_A_0_ARLEN <= ap_const_lv32_0;
    m_axi_A_0_ARLOCK <= ap_const_lv2_0;
    m_axi_A_0_ARPROT <= ap_const_lv3_0;
    m_axi_A_0_ARQOS <= ap_const_lv4_0;
    m_axi_A_0_ARREGION <= ap_const_lv4_0;
    m_axi_A_0_ARSIZE <= ap_const_lv3_0;
    m_axi_A_0_ARUSER <= ap_const_lv1_0;
    m_axi_A_0_ARVALID <= ap_const_logic_0;
    m_axi_A_0_AWADDR <= ap_const_lv64_0;
    m_axi_A_0_AWBURST <= ap_const_lv2_0;
    m_axi_A_0_AWCACHE <= ap_const_lv4_0;
    m_axi_A_0_AWID <= ap_const_lv1_0;
    m_axi_A_0_AWLEN <= ap_const_lv32_0;
    m_axi_A_0_AWLOCK <= ap_const_lv2_0;
    m_axi_A_0_AWPROT <= ap_const_lv3_0;
    m_axi_A_0_AWQOS <= ap_const_lv4_0;
    m_axi_A_0_AWREGION <= ap_const_lv4_0;
    m_axi_A_0_AWSIZE <= ap_const_lv3_0;
    m_axi_A_0_AWUSER <= ap_const_lv1_0;
    m_axi_A_0_AWVALID <= ap_const_logic_0;
    m_axi_A_0_BREADY <= ap_const_logic_0;

    m_axi_A_0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m_axi_A_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_A_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_A_0_WDATA <= ap_const_lv32_0;
    m_axi_A_0_WID <= ap_const_lv1_0;
    m_axi_A_0_WLAST <= ap_const_logic_0;
    m_axi_A_0_WSTRB <= ap_const_lv4_0;
    m_axi_A_0_WUSER <= ap_const_lv1_0;
    m_axi_A_0_WVALID <= ap_const_logic_0;
    p_out <= empty_fu_72;

    p_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, icmp_ln107_reg_284, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (icmp_ln107_reg_284 = ap_const_lv1_1))) then 
            p_out_ap_vld <= ap_const_logic_1;
        else 
            p_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln111_1_fu_237_p3 <= 
        select_ln111_fu_229_p3 when (xor_ln111_1_fu_223_p2(0) = '1') else 
        add_ln111_fu_184_p2;
    select_ln111_fu_229_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln111_fu_217_p2(0) = '1') else 
        ap_const_lv24_800000;
        sext_ln111_1_fu_181_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(val_reg_288),25));

    sext_ln111_fu_177_p0 <= empty_fu_72;
        sext_ln111_fu_177_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln111_fu_177_p0),25));

    tmp_15_fu_203_p3 <= add_ln111_fu_184_p2(23 downto 23);
    tmp_fu_195_p3 <= add_ln111_1_fu_189_p2(24 downto 24);
    val_fu_157_p1 <= m_axi_A_0_RDATA(24 - 1 downto 0);
    xor_ln111_1_fu_223_p2 <= (tmp_fu_195_p3 xor tmp_15_fu_203_p3);
    xor_ln111_fu_211_p2 <= (tmp_fu_195_p3 xor ap_const_lv1_1);
    zext_ln110_1_fu_164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_279_pp0_iter1_reg),10));
    zext_ln110_2_fu_172_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln110_fu_167_p2),64));
end behav;
