INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/debounce/debounce/debounce.srcs/sources_1/new/holdup_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module holdup_cnt
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [C:/Users/admin/Desktop/debounce/debounce/debounce.srcs/sources_1/new/holdup_cnt.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/debounce/debounce/debounce.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1315] redeclaration of ansi port cnt_run is not allowed [C:/Users/admin/Desktop/debounce/debounce/debounce.srcs/sources_1/new/top.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/debounce/debounce/debounce.srcs/sim_1/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [VRFC 10-2458] undeclared symbol usm_limit_deb, assumed default net type wire [C:/Users/admin/Desktop/debounce/debounce/debounce.srcs/sim_1/new/top_test.v:38]
INFO: [VRFC 10-2458] undeclared symbol usm_limit_hold, assumed default net type wire [C:/Users/admin/Desktop/debounce/debounce/debounce.srcs/sim_1/new/top_test.v:39]
