#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55620617eac0 .scope module, "d_flip_flop" "d_flip_flop" 2 45;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /OUTPUT 1 "not_q"
o0x7f0a07ab3558 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5562061a5130 .functor NOT 1, o0x7f0a07ab3558, C4<0>, C4<0>, C4<0>;
v0x55620619cfc0_0 .net "clk", 0 0, o0x7f0a07ab3558;  0 drivers
o0x7f0a07ab3258 .functor BUFZ 1, C4<z>; HiZ drive
v0x55620619d060_0 .net "d", 0 0, o0x7f0a07ab3258;  0 drivers
v0x55620619d130_0 .net "not_q", 0 0, L_0x5562061a5780;  1 drivers
v0x55620619d250_0 .net "not_t", 0 0, L_0x5562061a5000;  1 drivers
v0x55620619d340_0 .net "q", 0 0, L_0x5562061a55d0;  1 drivers
v0x55620619d480_0 .net "t", 0 0, L_0x5562061a4e50;  1 drivers
S_0x55620617a2d0 .scope module, "dl1" "d_latch" 2 47, 2 37 0, S_0x55620617eac0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /OUTPUT 1 "not_q"
L_0x5562061a4ac0 .functor NOT 1, o0x7f0a07ab3258, C4<0>, C4<0>, C4<0>;
L_0x5562061a4b80 .functor AND 1, L_0x5562061a5130, L_0x5562061a4ac0, C4<1>, C4<1>;
L_0x5562061a4cb0 .functor AND 1, L_0x5562061a5130, o0x7f0a07ab3258, C4<1>, C4<1>;
v0x55620619ba10_0 .net *"_s0", 0 0, L_0x5562061a4ac0;  1 drivers
v0x55620619bb10_0 .net "clk", 0 0, L_0x5562061a5130;  1 drivers
v0x55620619bbd0_0 .net "d", 0 0, o0x7f0a07ab3258;  alias, 0 drivers
v0x55620619bc70_0 .net "not_q", 0 0, L_0x5562061a5000;  alias, 1 drivers
v0x55620619bd40_0 .net "q", 0 0, L_0x5562061a4e50;  alias, 1 drivers
v0x55620619be30_0 .net "r", 0 0, L_0x5562061a4b80;  1 drivers
v0x55620619bf00_0 .net "s", 0 0, L_0x5562061a4cb0;  1 drivers
S_0x556206177760 .scope module, "sr_1" "sr_latch" 2 41, 2 31 0, S_0x55620617a2d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "s"
    .port_info 1 /INPUT 1 "r"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /OUTPUT 1 "not_q"
L_0x5562061a4dc0 .functor OR 1, L_0x5562061a4b80, L_0x5562061a5000, C4<0>, C4<0>;
L_0x5562061a4e50 .functor NOT 1, L_0x5562061a4dc0, C4<0>, C4<0>, C4<0>;
L_0x5562061a4f70 .functor OR 1, L_0x5562061a4cb0, L_0x5562061a4e50, C4<0>, C4<0>;
L_0x5562061a5000 .functor NOT 1, L_0x5562061a4f70, C4<0>, C4<0>, C4<0>;
v0x5562061720c0_0 .net *"_s0", 0 0, L_0x5562061a4dc0;  1 drivers
v0x55620616f170_0 .net *"_s4", 0 0, L_0x5562061a4f70;  1 drivers
v0x55620616c220_0 .net "not_q", 0 0, L_0x5562061a5000;  alias, 1 drivers
v0x5562061693b0_0 .net "q", 0 0, L_0x5562061a4e50;  alias, 1 drivers
v0x55620619b7c0_0 .net "r", 0 0, L_0x5562061a4b80;  alias, 1 drivers
v0x55620619b8d0_0 .net "s", 0 0, L_0x5562061a4cb0;  alias, 1 drivers
S_0x55620619c000 .scope module, "dl2" "d_latch" 2 48, 2 37 0, S_0x55620617eac0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /OUTPUT 1 "not_q"
L_0x5562061a5210 .functor NOT 1, L_0x5562061a4e50, C4<0>, C4<0>, C4<0>;
L_0x5562061a52a0 .functor AND 1, o0x7f0a07ab3558, L_0x5562061a5210, C4<1>, C4<1>;
L_0x5562061a53d0 .functor AND 1, o0x7f0a07ab3558, L_0x5562061a4e50, C4<1>, C4<1>;
v0x55620619c9b0_0 .net *"_s0", 0 0, L_0x5562061a5210;  1 drivers
v0x55620619cab0_0 .net "clk", 0 0, o0x7f0a07ab3558;  alias, 0 drivers
v0x55620619cb70_0 .net "d", 0 0, L_0x5562061a4e50;  alias, 1 drivers
v0x55620619cc60_0 .net "not_q", 0 0, L_0x5562061a5780;  alias, 1 drivers
v0x55620619cd00_0 .net "q", 0 0, L_0x5562061a55d0;  alias, 1 drivers
v0x55620619cdf0_0 .net "r", 0 0, L_0x5562061a52a0;  1 drivers
v0x55620619cec0_0 .net "s", 0 0, L_0x5562061a53d0;  1 drivers
S_0x55620619c1f0 .scope module, "sr_1" "sr_latch" 2 41, 2 31 0, S_0x55620619c000;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "s"
    .port_info 1 /INPUT 1 "r"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /OUTPUT 1 "not_q"
L_0x5562061a5540 .functor OR 1, L_0x5562061a52a0, L_0x5562061a5780, C4<0>, C4<0>;
L_0x5562061a55d0 .functor NOT 1, L_0x5562061a5540, C4<0>, C4<0>, C4<0>;
L_0x5562061a5660 .functor OR 1, L_0x5562061a53d0, L_0x5562061a55d0, C4<0>, C4<0>;
L_0x5562061a5780 .functor NOT 1, L_0x5562061a5660, C4<0>, C4<0>, C4<0>;
v0x55620619c3f0_0 .net *"_s0", 0 0, L_0x5562061a5540;  1 drivers
v0x55620619c4f0_0 .net *"_s4", 0 0, L_0x5562061a5660;  1 drivers
v0x55620619c5d0_0 .net "not_q", 0 0, L_0x5562061a5780;  alias, 1 drivers
v0x55620619c6a0_0 .net "q", 0 0, L_0x5562061a55d0;  alias, 1 drivers
v0x55620619c760_0 .net "r", 0 0, L_0x5562061a52a0;  alias, 1 drivers
v0x55620619c870_0 .net "s", 0 0, L_0x5562061a53d0;  alias, 1 drivers
S_0x55620616b760 .scope module, "decoder_1_2" "decoder_1_2" 2 25;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "j"
    .port_info 1 /OUTPUT 1 "o0"
    .port_info 2 /OUTPUT 1 "o1"
o0x7f0a07ab3708 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5562061a58b0 .functor NOT 1, o0x7f0a07ab3708, C4<0>, C4<0>, C4<0>;
L_0x5562061a5920 .functor BUFZ 1, o0x7f0a07ab3708, C4<0>, C4<0>, C4<0>;
v0x55620619d540_0 .net "j", 0 0, o0x7f0a07ab3708;  0 drivers
v0x55620619d620_0 .net "o0", 0 0, L_0x5562061a58b0;  1 drivers
v0x55620619d6e0_0 .net "o1", 0 0, L_0x5562061a5920;  1 drivers
S_0x55620617d110 .scope module, "demux_1_2" "demux_1_2" 2 19;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /INPUT 1 "j"
    .port_info 2 /OUTPUT 1 "o0"
    .port_info 3 /OUTPUT 1 "o1"
o0x7f0a07ab3888 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5562061a5990 .functor NOT 1, o0x7f0a07ab3888, C4<0>, C4<0>, C4<0>;
o0x7f0a07ab3858 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5562061a5a00 .functor AND 1, o0x7f0a07ab3858, L_0x5562061a5990, C4<1>, C4<1>;
L_0x5562061a5ac0 .functor AND 1, o0x7f0a07ab3858, o0x7f0a07ab3888, C4<1>, C4<1>;
v0x55620619d800_0 .net *"_s0", 0 0, L_0x5562061a5990;  1 drivers
v0x55620619d8e0_0 .net "i", 0 0, o0x7f0a07ab3858;  0 drivers
v0x55620619d9a0_0 .net "j", 0 0, o0x7f0a07ab3888;  0 drivers
v0x55620619da40_0 .net "o0", 0 0, L_0x5562061a5a00;  1 drivers
v0x55620619db00_0 .net "o1", 0 0, L_0x5562061a5ac0;  1 drivers
S_0x55620617cd30 .scope module, "mux_2_1" "mux_2_1" 2 14;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i0"
    .port_info 1 /INPUT 1 "i1"
    .port_info 2 /INPUT 1 "j"
    .port_info 3 /OUTPUT 1 "o"
o0x7f0a07ab3ac8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5562061a5bd0 .functor NOT 1, o0x7f0a07ab3ac8, C4<0>, C4<0>, C4<0>;
o0x7f0a07ab3a68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5562061a5c40 .functor AND 1, o0x7f0a07ab3a68, L_0x5562061a5bd0, C4<1>, C4<1>;
o0x7f0a07ab3a98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5562061a5d30 .functor AND 1, o0x7f0a07ab3a98, o0x7f0a07ab3ac8, C4<1>, C4<1>;
L_0x5562061a5e20 .functor OR 1, L_0x5562061a5c40, L_0x5562061a5d30, C4<0>, C4<0>;
v0x55620619dc90_0 .net *"_s0", 0 0, L_0x5562061a5bd0;  1 drivers
v0x55620619dd90_0 .net *"_s2", 0 0, L_0x5562061a5c40;  1 drivers
v0x55620619de70_0 .net *"_s4", 0 0, L_0x5562061a5d30;  1 drivers
v0x55620619df30_0 .net "i0", 0 0, o0x7f0a07ab3a68;  0 drivers
v0x55620619dff0_0 .net "i1", 0 0, o0x7f0a07ab3a98;  0 drivers
v0x55620619e100_0 .net "j", 0 0, o0x7f0a07ab3ac8;  0 drivers
v0x55620619e1c0_0 .net "o", 0 0, L_0x5562061a5e20;  1 drivers
S_0x55620617a6b0 .scope module, "tb" "tb" 3 4;
 .timescale -9 -10;
L_0x7f0a07a4b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5562061a42d0_0 .net *"_s3", 0 0, L_0x7f0a07a4b060;  1 drivers
v0x5562061a43d0_0 .var "clk", 0 0;
v0x5562061a4490_0 .net "cout", 0 0, L_0x5562061aadb0;  1 drivers
v0x5562061a4530_0 .var/i "i", 31 0;
v0x5562061a4610_0 .var "i0", 7 0;
v0x5562061a4720_0 .var "i1", 7 0;
v0x5562061a47f0_0 .net "o", 8 0, L_0x5562061aac70;  1 drivers
v0x5562061a48b0_0 .var "reset", 0 0;
v0x5562061a4970 .array "test_vecs", 7 0, 31 0;
L_0x5562061aac70 .concat [ 8 1 0 0], L_0x5562061aa7d0, L_0x7f0a07a4b060;
L_0x5562061aadb0 .part L_0x5562061aaa50, 0, 1;
S_0x55620619e300 .scope module, "RCA_0" "RippleCarryAdder" 3 27, 4 3 0, S_0x55620617a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /OUTPUT 8 "sum"
    .port_info 3 /OUTPUT 8 "c_out"
L_0x7f0a07a4b018 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x5562061a3d10_0 .net *"_s81", 6 0, L_0x7f0a07a4b018;  1 drivers
v0x5562061a3e10_0 .net "a", 7 0, v0x5562061a4610_0;  1 drivers
v0x5562061a3ef0_0 .net "b", 7 0, v0x5562061a4720_0;  1 drivers
v0x5562061a3fb0_0 .net "c", 6 0, L_0x5562061a9950;  1 drivers
v0x5562061a4090_0 .net "c_out", 7 0, L_0x5562061aaa50;  1 drivers
v0x5562061a4170_0 .net "sum", 7 0, L_0x5562061aa7d0;  1 drivers
L_0x5562061a6140 .part v0x5562061a4610_0, 0, 1;
L_0x5562061a6230 .part v0x5562061a4720_0, 0, 1;
L_0x5562061a6950 .part v0x5562061a4610_0, 1, 1;
L_0x5562061a6a80 .part v0x5562061a4720_0, 1, 1;
L_0x5562061a6be0 .part L_0x5562061a9950, 0, 1;
L_0x5562061a7280 .part v0x5562061a4610_0, 2, 1;
L_0x5562061a7480 .part v0x5562061a4720_0, 2, 1;
L_0x5562061a7640 .part L_0x5562061a9950, 1, 1;
L_0x5562061a7c80 .part v0x5562061a4610_0, 3, 1;
L_0x5562061a7db0 .part v0x5562061a4720_0, 3, 1;
L_0x5562061a7f40 .part L_0x5562061a9950, 2, 1;
L_0x5562061a8530 .part v0x5562061a4610_0, 4, 1;
L_0x5562061a86d0 .part v0x5562061a4720_0, 4, 1;
L_0x5562061a8800 .part L_0x5562061a9950, 3, 1;
L_0x5562061a8ec0 .part v0x5562061a4610_0, 5, 1;
L_0x5562061a8ff0 .part v0x5562061a4720_0, 5, 1;
L_0x5562061a91b0 .part L_0x5562061a9950, 4, 1;
L_0x5562061a9820 .part v0x5562061a4610_0, 6, 1;
L_0x5562061a99f0 .part v0x5562061a4720_0, 6, 1;
L_0x5562061a9a90 .part L_0x5562061a9950, 5, 1;
LS_0x5562061a9950_0_0 .concat8 [ 1 1 1 1], L_0x5562061a6000, L_0x5562061a6840, L_0x5562061a7170, L_0x5562061a7b70;
LS_0x5562061a9950_0_4 .concat8 [ 1 1 1 0], L_0x5562061a8420, L_0x5562061a8db0, L_0x5562061a9710;
L_0x5562061a9950 .concat8 [ 4 3 0 0], LS_0x5562061a9950_0_0, LS_0x5562061a9950_0_4;
L_0x5562061aa340 .part v0x5562061a4610_0, 7, 1;
L_0x5562061aa4a0 .part v0x5562061a4720_0, 7, 1;
L_0x5562061aa5d0 .part L_0x5562061a9950, 6, 1;
LS_0x5562061aa7d0_0_0 .concat8 [ 1 1 1 1], L_0x5562061a5f60, L_0x5562061a6390, L_0x5562061a6d80, L_0x5562061a7830;
LS_0x5562061aa7d0_0_4 .concat8 [ 1 1 1 1], L_0x5562061a80e0, L_0x5562061a8a40, L_0x5562061a9350, L_0x5562061a9de0;
L_0x5562061aa7d0 .concat8 [ 4 4 0 0], LS_0x5562061aa7d0_0_0, LS_0x5562061aa7d0_0_4;
L_0x5562061aaa50 .concat [ 1 7 0 0], L_0x5562061aa230, L_0x7f0a07a4b018;
S_0x55620619e4f0 .scope module, "rca0" "half_adder" 4 10, 2 8 0, S_0x55620619e300;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "c_out"
L_0x5562061a5f60 .functor XOR 1, L_0x5562061a6140, L_0x5562061a6230, C4<0>, C4<0>;
L_0x5562061a6000 .functor AND 1, L_0x5562061a6140, L_0x5562061a6230, C4<1>, C4<1>;
v0x55620619e750_0 .net "a", 0 0, L_0x5562061a6140;  1 drivers
v0x55620619e830_0 .net "b", 0 0, L_0x5562061a6230;  1 drivers
v0x55620619e8f0_0 .net "c_out", 0 0, L_0x5562061a6000;  1 drivers
v0x55620619e990_0 .net "s", 0 0, L_0x5562061a5f60;  1 drivers
S_0x55620619eb00 .scope module, "rca1" "full_adder" 4 11, 2 2 0, S_0x55620619e300;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x5562061a6320 .functor XOR 1, L_0x5562061a6950, L_0x5562061a6a80, C4<0>, C4<0>;
L_0x5562061a6390 .functor XOR 1, L_0x5562061a6320, L_0x5562061a6be0, C4<0>, C4<0>;
L_0x5562061a6450 .functor AND 1, L_0x5562061a6950, L_0x5562061a6a80, C4<1>, C4<1>;
L_0x5562061a6590 .functor AND 1, L_0x5562061a6a80, L_0x5562061a6be0, C4<1>, C4<1>;
L_0x5562061a6680 .functor OR 1, L_0x5562061a6450, L_0x5562061a6590, C4<0>, C4<0>;
L_0x5562061a6790 .functor AND 1, L_0x5562061a6950, L_0x5562061a6be0, C4<1>, C4<1>;
L_0x5562061a6840 .functor OR 1, L_0x5562061a6680, L_0x5562061a6790, C4<0>, C4<0>;
v0x55620619ed70_0 .net *"_s0", 0 0, L_0x5562061a6320;  1 drivers
v0x55620619ee50_0 .net *"_s10", 0 0, L_0x5562061a6790;  1 drivers
v0x55620619ef30_0 .net *"_s4", 0 0, L_0x5562061a6450;  1 drivers
v0x55620619f020_0 .net *"_s6", 0 0, L_0x5562061a6590;  1 drivers
v0x55620619f100_0 .net *"_s8", 0 0, L_0x5562061a6680;  1 drivers
v0x55620619f230_0 .net "a", 0 0, L_0x5562061a6950;  1 drivers
v0x55620619f2f0_0 .net "b", 0 0, L_0x5562061a6a80;  1 drivers
v0x55620619f3b0_0 .net "c_in", 0 0, L_0x5562061a6be0;  1 drivers
v0x55620619f470_0 .net "c_out", 0 0, L_0x5562061a6840;  1 drivers
v0x55620619f530_0 .net "s", 0 0, L_0x5562061a6390;  1 drivers
S_0x55620619f690 .scope module, "rca2" "full_adder" 4 12, 2 2 0, S_0x55620619e300;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x5562061a6d10 .functor XOR 1, L_0x5562061a7280, L_0x5562061a7480, C4<0>, C4<0>;
L_0x5562061a6d80 .functor XOR 1, L_0x5562061a6d10, L_0x5562061a7640, C4<0>, C4<0>;
L_0x5562061a6e20 .functor AND 1, L_0x5562061a7280, L_0x5562061a7480, C4<1>, C4<1>;
L_0x5562061a6ec0 .functor AND 1, L_0x5562061a7480, L_0x5562061a7640, C4<1>, C4<1>;
L_0x5562061a6fb0 .functor OR 1, L_0x5562061a6e20, L_0x5562061a6ec0, C4<0>, C4<0>;
L_0x5562061a70c0 .functor AND 1, L_0x5562061a7280, L_0x5562061a7640, C4<1>, C4<1>;
L_0x5562061a7170 .functor OR 1, L_0x5562061a6fb0, L_0x5562061a70c0, C4<0>, C4<0>;
v0x55620619f8c0_0 .net *"_s0", 0 0, L_0x5562061a6d10;  1 drivers
v0x55620619f9a0_0 .net *"_s10", 0 0, L_0x5562061a70c0;  1 drivers
v0x55620619fa80_0 .net *"_s4", 0 0, L_0x5562061a6e20;  1 drivers
v0x55620619fb70_0 .net *"_s6", 0 0, L_0x5562061a6ec0;  1 drivers
v0x55620619fc50_0 .net *"_s8", 0 0, L_0x5562061a6fb0;  1 drivers
v0x55620619fd80_0 .net "a", 0 0, L_0x5562061a7280;  1 drivers
v0x55620619fe40_0 .net "b", 0 0, L_0x5562061a7480;  1 drivers
v0x55620619ff00_0 .net "c_in", 0 0, L_0x5562061a7640;  1 drivers
v0x55620619ffc0_0 .net "c_out", 0 0, L_0x5562061a7170;  1 drivers
v0x5562061a0080_0 .net "s", 0 0, L_0x5562061a6d80;  1 drivers
S_0x5562061a01e0 .scope module, "rca3" "full_adder" 4 13, 2 2 0, S_0x55620619e300;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x5562061a77c0 .functor XOR 1, L_0x5562061a7c80, L_0x5562061a7db0, C4<0>, C4<0>;
L_0x5562061a7830 .functor XOR 1, L_0x5562061a77c0, L_0x5562061a7f40, C4<0>, C4<0>;
L_0x5562061a78a0 .functor AND 1, L_0x5562061a7c80, L_0x5562061a7db0, C4<1>, C4<1>;
L_0x5562061a7910 .functor AND 1, L_0x5562061a7db0, L_0x5562061a7f40, C4<1>, C4<1>;
L_0x5562061a79b0 .functor OR 1, L_0x5562061a78a0, L_0x5562061a7910, C4<0>, C4<0>;
L_0x5562061a7ac0 .functor AND 1, L_0x5562061a7c80, L_0x5562061a7f40, C4<1>, C4<1>;
L_0x5562061a7b70 .functor OR 1, L_0x5562061a79b0, L_0x5562061a7ac0, C4<0>, C4<0>;
v0x5562061a03e0_0 .net *"_s0", 0 0, L_0x5562061a77c0;  1 drivers
v0x5562061a04e0_0 .net *"_s10", 0 0, L_0x5562061a7ac0;  1 drivers
v0x5562061a05c0_0 .net *"_s4", 0 0, L_0x5562061a78a0;  1 drivers
v0x5562061a06b0_0 .net *"_s6", 0 0, L_0x5562061a7910;  1 drivers
v0x5562061a0790_0 .net *"_s8", 0 0, L_0x5562061a79b0;  1 drivers
v0x5562061a08c0_0 .net "a", 0 0, L_0x5562061a7c80;  1 drivers
v0x5562061a0980_0 .net "b", 0 0, L_0x5562061a7db0;  1 drivers
v0x5562061a0a40_0 .net "c_in", 0 0, L_0x5562061a7f40;  1 drivers
v0x5562061a0b00_0 .net "c_out", 0 0, L_0x5562061a7b70;  1 drivers
v0x5562061a0c50_0 .net "s", 0 0, L_0x5562061a7830;  1 drivers
S_0x5562061a0db0 .scope module, "rca4" "full_adder" 4 14, 2 2 0, S_0x55620619e300;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x5562061a8070 .functor XOR 1, L_0x5562061a8530, L_0x5562061a86d0, C4<0>, C4<0>;
L_0x5562061a80e0 .functor XOR 1, L_0x5562061a8070, L_0x5562061a8800, C4<0>, C4<0>;
L_0x5562061a8150 .functor AND 1, L_0x5562061a8530, L_0x5562061a86d0, C4<1>, C4<1>;
L_0x5562061a81c0 .functor AND 1, L_0x5562061a86d0, L_0x5562061a8800, C4<1>, C4<1>;
L_0x5562061a8260 .functor OR 1, L_0x5562061a8150, L_0x5562061a81c0, C4<0>, C4<0>;
L_0x5562061a8370 .functor AND 1, L_0x5562061a8530, L_0x5562061a8800, C4<1>, C4<1>;
L_0x5562061a8420 .functor OR 1, L_0x5562061a8260, L_0x5562061a8370, C4<0>, C4<0>;
v0x5562061a1000_0 .net *"_s0", 0 0, L_0x5562061a8070;  1 drivers
v0x5562061a1100_0 .net *"_s10", 0 0, L_0x5562061a8370;  1 drivers
v0x5562061a11e0_0 .net *"_s4", 0 0, L_0x5562061a8150;  1 drivers
v0x5562061a12a0_0 .net *"_s6", 0 0, L_0x5562061a81c0;  1 drivers
v0x5562061a1380_0 .net *"_s8", 0 0, L_0x5562061a8260;  1 drivers
v0x5562061a14b0_0 .net "a", 0 0, L_0x5562061a8530;  1 drivers
v0x5562061a1570_0 .net "b", 0 0, L_0x5562061a86d0;  1 drivers
v0x5562061a1630_0 .net "c_in", 0 0, L_0x5562061a8800;  1 drivers
v0x5562061a16f0_0 .net "c_out", 0 0, L_0x5562061a8420;  1 drivers
v0x5562061a1840_0 .net "s", 0 0, L_0x5562061a80e0;  1 drivers
S_0x5562061a19a0 .scope module, "rca5" "full_adder" 4 15, 2 2 0, S_0x55620619e300;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x5562061a8660 .functor XOR 1, L_0x5562061a8ec0, L_0x5562061a8ff0, C4<0>, C4<0>;
L_0x5562061a8a40 .functor XOR 1, L_0x5562061a8660, L_0x5562061a91b0, C4<0>, C4<0>;
L_0x5562061a8ab0 .functor AND 1, L_0x5562061a8ec0, L_0x5562061a8ff0, C4<1>, C4<1>;
L_0x5562061a8b50 .functor AND 1, L_0x5562061a8ff0, L_0x5562061a91b0, C4<1>, C4<1>;
L_0x5562061a8bf0 .functor OR 1, L_0x5562061a8ab0, L_0x5562061a8b50, C4<0>, C4<0>;
L_0x5562061a8d00 .functor AND 1, L_0x5562061a8ec0, L_0x5562061a91b0, C4<1>, C4<1>;
L_0x5562061a8db0 .functor OR 1, L_0x5562061a8bf0, L_0x5562061a8d00, C4<0>, C4<0>;
v0x5562061a1ba0_0 .net *"_s0", 0 0, L_0x5562061a8660;  1 drivers
v0x5562061a1ca0_0 .net *"_s10", 0 0, L_0x5562061a8d00;  1 drivers
v0x5562061a1d80_0 .net *"_s4", 0 0, L_0x5562061a8ab0;  1 drivers
v0x5562061a1e70_0 .net *"_s6", 0 0, L_0x5562061a8b50;  1 drivers
v0x5562061a1f50_0 .net *"_s8", 0 0, L_0x5562061a8bf0;  1 drivers
v0x5562061a2080_0 .net "a", 0 0, L_0x5562061a8ec0;  1 drivers
v0x5562061a2140_0 .net "b", 0 0, L_0x5562061a8ff0;  1 drivers
v0x5562061a2200_0 .net "c_in", 0 0, L_0x5562061a91b0;  1 drivers
v0x5562061a22c0_0 .net "c_out", 0 0, L_0x5562061a8db0;  1 drivers
v0x5562061a2410_0 .net "s", 0 0, L_0x5562061a8a40;  1 drivers
S_0x5562061a2570 .scope module, "rca6" "full_adder" 4 16, 2 2 0, S_0x55620619e300;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x5562061a92e0 .functor XOR 1, L_0x5562061a9820, L_0x5562061a99f0, C4<0>, C4<0>;
L_0x5562061a9350 .functor XOR 1, L_0x5562061a92e0, L_0x5562061a9a90, C4<0>, C4<0>;
L_0x5562061a93c0 .functor AND 1, L_0x5562061a9820, L_0x5562061a99f0, C4<1>, C4<1>;
L_0x5562061a9460 .functor AND 1, L_0x5562061a99f0, L_0x5562061a9a90, C4<1>, C4<1>;
L_0x5562061a9550 .functor OR 1, L_0x5562061a93c0, L_0x5562061a9460, C4<0>, C4<0>;
L_0x5562061a9660 .functor AND 1, L_0x5562061a9820, L_0x5562061a9a90, C4<1>, C4<1>;
L_0x5562061a9710 .functor OR 1, L_0x5562061a9550, L_0x5562061a9660, C4<0>, C4<0>;
v0x5562061a2770_0 .net *"_s0", 0 0, L_0x5562061a92e0;  1 drivers
v0x5562061a2870_0 .net *"_s10", 0 0, L_0x5562061a9660;  1 drivers
v0x5562061a2950_0 .net *"_s4", 0 0, L_0x5562061a93c0;  1 drivers
v0x5562061a2a40_0 .net *"_s6", 0 0, L_0x5562061a9460;  1 drivers
v0x5562061a2b20_0 .net *"_s8", 0 0, L_0x5562061a9550;  1 drivers
v0x5562061a2c50_0 .net "a", 0 0, L_0x5562061a9820;  1 drivers
v0x5562061a2d10_0 .net "b", 0 0, L_0x5562061a99f0;  1 drivers
v0x5562061a2dd0_0 .net "c_in", 0 0, L_0x5562061a9a90;  1 drivers
v0x5562061a2e90_0 .net "c_out", 0 0, L_0x5562061a9710;  1 drivers
v0x5562061a2fe0_0 .net "s", 0 0, L_0x5562061a9350;  1 drivers
S_0x5562061a3140 .scope module, "rca7" "full_adder" 4 17, 2 2 0, S_0x55620619e300;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c_in"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "c_out"
L_0x5562061a9d70 .functor XOR 1, L_0x5562061aa340, L_0x5562061aa4a0, C4<0>, C4<0>;
L_0x5562061a9de0 .functor XOR 1, L_0x5562061a9d70, L_0x5562061aa5d0, C4<0>, C4<0>;
L_0x5562061a9ea0 .functor AND 1, L_0x5562061aa340, L_0x5562061aa4a0, C4<1>, C4<1>;
L_0x5562061a9fb0 .functor AND 1, L_0x5562061aa4a0, L_0x5562061aa5d0, C4<1>, C4<1>;
L_0x5562061aa070 .functor OR 1, L_0x5562061a9ea0, L_0x5562061a9fb0, C4<0>, C4<0>;
L_0x5562061aa180 .functor AND 1, L_0x5562061aa340, L_0x5562061aa5d0, C4<1>, C4<1>;
L_0x5562061aa230 .functor OR 1, L_0x5562061aa070, L_0x5562061aa180, C4<0>, C4<0>;
v0x5562061a3340_0 .net *"_s0", 0 0, L_0x5562061a9d70;  1 drivers
v0x5562061a3440_0 .net *"_s10", 0 0, L_0x5562061aa180;  1 drivers
v0x5562061a3520_0 .net *"_s4", 0 0, L_0x5562061a9ea0;  1 drivers
v0x5562061a3610_0 .net *"_s6", 0 0, L_0x5562061a9fb0;  1 drivers
v0x5562061a36f0_0 .net *"_s8", 0 0, L_0x5562061aa070;  1 drivers
v0x5562061a3820_0 .net "a", 0 0, L_0x5562061aa340;  1 drivers
v0x5562061a38e0_0 .net "b", 0 0, L_0x5562061aa4a0;  1 drivers
v0x5562061a39a0_0 .net "c_in", 0 0, L_0x5562061aa5d0;  1 drivers
v0x5562061a3a60_0 .net "c_out", 0 0, L_0x5562061aa230;  1 drivers
v0x5562061a3bb0_0 .net "s", 0 0, L_0x5562061a9de0;  1 drivers
    .scope S_0x55620617a6b0;
T_0 ;
    %vpi_call 3 10 "$dumpfile", "RippleCarryAdder.vcd" {0 0 0};
    %vpi_call 3 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55620617a6b0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55620617a6b0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562061a48b0_0, 0, 1;
    %delay 125, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562061a48b0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55620617a6b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562061a43d0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55620617a6b0;
T_3 ;
    %delay 50, 0;
    %load/vec4 v0x5562061a43d0_0;
    %inv;
    %store/vec4 v0x5562061a43d0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55620617a6b0;
T_4 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5562061a4970, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5562061a4970, 4, 5;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5562061a4970, 4, 5;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5562061a4970, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5562061a4970, 4, 5;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5562061a4970, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5562061a4970, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5562061a4970, 4, 5;
    %pushi/vec4 175, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5562061a4970, 4, 5;
    %pushi/vec4 250, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5562061a4970, 4, 5;
    %pushi/vec4 241, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5562061a4970, 4, 5;
    %pushi/vec4 249, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5562061a4970, 4, 5;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5562061a4970, 4, 5;
    %pushi/vec4 187, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5562061a4970, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5562061a4970, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x5562061a4970, 4, 5;
    %end;
    .thread T_4;
    .scope S_0x55620617a6b0;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %store/vec4 v0x5562061a4720_0, 0, 8;
    %store/vec4 v0x5562061a4610_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x55620617a6b0;
T_6 ;
    %delay 60, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5562061a4530_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5562061a4530_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %delay 100, 0;
    %ix/getv/s 4, v0x5562061a4530_0;
    %load/vec4a v0x5562061a4970, 4;
    %pad/u 16;
    %split/vec4 8;
    %store/vec4 v0x5562061a4720_0, 0, 8;
    %store/vec4 v0x5562061a4610_0, 0, 8;
    %load/vec4 v0x5562061a4530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5562061a4530_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 1000, 0;
    %vpi_call 3 31 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "/home/aditya/VSProjects/RippleCarryAdder/.vpackage/repos/BasicModules/BasicModules.v";
    "testbench.v";
    "RippleCarryAdder.v";
