// Seed: 4118092887
module module_0 #(
    parameter id_60 = 32'd48
) (
    input tri1 id_0,
    input tri1 id_1,
    input uwire id_2,
    output wor id_3,
    input tri id_4,
    output tri id_5,
    output wor id_6,
    input wor id_7,
    input supply1 id_8,
    input tri1 id_9,
    input uwire id_10,
    input tri1 id_11
);
  tri  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  _id_60  ,  id_61  ,  id_62  ;
  tran (id_50 == -1, -1 * id_50 - 1);
  logic id_63 [-1 'b0 : id_60] = id_15;
  wire  id_64;
  assign id_21 = -1'h0;
  assign module_1.id_8 = 0;
  wire id_65, id_66;
endmodule
module module_1 #(
    parameter id_3 = 32'd39,
    parameter id_7 = 32'd64,
    parameter id_8 = 32'd42
) (
    output tri id_0,
    output supply1 id_1
    , id_14,
    input supply0 id_2,
    input supply0 _id_3,
    output supply0 id_4,
    output wire id_5,
    output wire id_6,
    output tri1 _id_7,
    output supply1 _id_8,
    output tri1 id_9,
    input supply1 id_10,
    output uwire id_11,
    output wire id_12
);
  logic id_15;
  wire [-1 : 1] id_16;
  wire id_17[1  ==  id_8  -  id_7 : id_3];
  module_0 modCall_1 (
      id_2,
      id_10,
      id_2,
      id_9,
      id_2,
      id_9,
      id_4,
      id_2,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
