
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013343                       # Number of seconds simulated
sim_ticks                                 13342995500                       # Number of ticks simulated
final_tick                                13342995500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34591                       # Simulator instruction rate (inst/s)
host_op_rate                                    60419                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               10915407                       # Simulator tick rate (ticks/s)
host_mem_usage                                1757672                       # Number of bytes of host memory used
host_seconds                                  1222.40                       # Real time elapsed on the host
sim_insts                                    42284562                       # Number of instructions simulated
sim_ops                                      73855773                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0      8550464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           8550464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1271552                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1271552                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       133601                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             133601                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        19868                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             19868                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    640820421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            640820421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     95297342                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            95297342                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    736117763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           736117763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     133601                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     19868                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   133601                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   19868                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               8550208                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    256                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1269824                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                8550464                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1271552                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             8306                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             8107                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             8248                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             8345                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             8019                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             7901                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             8072                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             8257                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             8190                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             8515                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            9050                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            8530                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            8961                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            9081                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            7912                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            8103                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1341                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1270                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1273                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1313                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1306                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             1257                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1240                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1206                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1193                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1180                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1132                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1102                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1234                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1329                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1213                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1252                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  13342014500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               133601                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               19868                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  64383                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  33965                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  17625                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   9419                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4619                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   2173                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    918                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    340                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    114                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     28                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                    10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   385                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   444                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1145                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1223                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1223                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1229                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1228                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1226                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1221                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1218                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1231                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1217                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1218                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1227                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1208                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1192                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1187                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    20                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        85283                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   115.136663                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    88.357014                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   129.396818                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        60992     71.52%     71.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        16170     18.96%     90.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3256      3.82%     94.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1788      2.10%     96.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1160      1.36%     97.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1334      1.56%     99.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          113      0.13%     99.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           87      0.10%     99.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          383      0.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        85283                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1183                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    112.919696                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    33.799343                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  1918.864014                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-4095         1182     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1183                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1183                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.771767                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.740910                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.035077                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             728     61.54%     61.54% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              54      4.56%     66.10% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             351     29.67%     95.77% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              47      3.97%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      0.08%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1183                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  3835806000                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             6340749750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 667985000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    28711.77                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               47461.77                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      640.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       95.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   640.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    95.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.75                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.01                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.57                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     10.69                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   62048                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   6100                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                46.44                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               30.70                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     86936.22                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   44.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               297909360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               158331195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              465920700                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              53275320                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1062097920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1357580400                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            26858880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     4318432860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      294684960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        27320175                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            8062711860                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           604.265467                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         10294979000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     16002250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    449430000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     57581000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    767199000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2581692000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN   9471091250                       # Time in different power states
system.mem_ctrls0_1.actEnergy               311061240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               165317790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              487961880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              50294700                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1056566160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1431008370                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            26289600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     4253729880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      278928000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        29589330                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            8090827620                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           606.372622                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         10132033250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     14546000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    447054000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     81449000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    726190000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2744794500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN   9328962000                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1      8624832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           8624832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1294848                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1294848                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       134763                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             134763                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        20232                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             20232                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    646393983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            646393983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     97043276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            97043276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    743437259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           743437259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     134763                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     20232                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   134763                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   20232                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               8624000                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    832                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1293504                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                8624832                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1294848                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                    13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             8316                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             8168                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             8353                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             8418                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             8092                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             8008                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             8129                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             8326                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             8264                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             8569                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            9114                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            8652                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            9025                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            9147                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            7980                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            8189                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1329                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1292                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1283                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1317                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1308                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             1279                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             1284                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             1215                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1213                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1178                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1151                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1146                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1295                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1401                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1235                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1285                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  13342594500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               134763                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               20232                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  64883                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  34206                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  17751                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   9510                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4707                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   2215                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    954                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    359                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    125                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     35                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   495                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   862                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1149                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1230                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1232                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1241                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1240                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1246                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1230                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1245                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1222                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1247                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1234                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1236                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1211                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1203                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    20                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        87257                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   113.653415                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    87.799883                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   126.498450                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        62678     71.83%     71.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        16531     18.95%     90.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3237      3.71%     94.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1813      2.08%     96.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1190      1.36%     97.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1247      1.43%     99.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          111      0.13%     99.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           88      0.10%     99.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          362      0.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        87257                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1198                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    112.479132                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    33.513454                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1915.001133                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095         1197     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1198                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1197                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.874687                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.839777                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.102294                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             695     58.06%     58.06% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              55      4.59%     62.66% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             365     30.49%     93.15% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              68      5.68%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              12      1.00%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               2      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1197                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  3869521250                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             6396083750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 673750000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    28716.30                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               47466.30                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      646.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       96.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   646.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    97.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.81                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.05                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.57                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     10.61                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   61598                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   6103                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                45.71                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               30.17                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     86084.03                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   43.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               303692760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               161401350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              469883400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              53781660                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1054722240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1363655460                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            26564640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     4305135900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      291057120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        28543905                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            8058525795                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           603.951739                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         10283525250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     14169500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    446262000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     84099000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    757723250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2599038750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN   9441703000                       # Time in different power states
system.mem_ctrls1_1.actEnergy               319336500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               169708605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              492231600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              51693660                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1057795440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1418710620                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            27116160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     4273601790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      263196000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        37680030                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            8111207505                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           607.900006                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         10161340250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     16059750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    447610000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    103527250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    685193250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2717985500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN   9372619750                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2      8540160                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           8540160                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1272320                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1272320                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       133440                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             133440                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        19880                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             19880                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    640048181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            640048181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     95354900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            95354900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    735403081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           735403081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     133440                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     19880                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   133440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   19880                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM               8539520                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    640                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1270592                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                8540160                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1272320                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                    10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             8198                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             8080                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             8241                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             8337                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             8052                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             7876                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             8039                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             8288                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             8156                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             8460                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            9072                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            8527                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            8964                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            9127                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            7920                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            8093                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1304                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1287                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1251                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1296                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1342                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5             1259                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6             1266                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             1202                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1192                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1127                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1121                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1105                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1260                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1380                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1201                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1260                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  13342164500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               133440                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               19880                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  63641                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  33750                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  17944                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   9503                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4904                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   2326                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    919                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    308                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                    110                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     22                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   438                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   479                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   849                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1136                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1221                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1216                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1228                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1211                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1219                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1210                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1220                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1205                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1204                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1222                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1222                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1196                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1181                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1182                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    24                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        85129                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   115.232177                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    88.428766                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   129.371273                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        60771     71.39%     71.39% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        16227     19.06%     90.45% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3230      3.79%     94.24% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         1790      2.10%     96.35% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1223      1.44%     97.78% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1328      1.56%     99.34% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895           97      0.11%     99.46% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023           75      0.09%     99.54% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          388      0.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        85129                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1178                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    113.254669                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    34.050937                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1918.051161                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-4095         1177     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1178                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1178                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.853141                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.819967                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     1.073190                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             690     58.57%     58.57% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              43      3.65%     62.22% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             382     32.43%     94.65% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19              57      4.84%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20               5      0.42%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::23               1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1178                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  3785881500                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             6287694000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 667150000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    28373.54                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               47123.54                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      640.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       95.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   640.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    95.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.74                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.00                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.57                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     10.88                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   61929                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   6221                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                46.41                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               31.29                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     87021.68                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   44.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               296502780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               157587375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              464892540                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              53280540                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1061483280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1357865970                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            26262240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     4325157150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      296886720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        20419215                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            8060624160                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           604.108890                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         10296006500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     15421250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    449158000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     38058750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    773357000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2582378000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN   9484622500                       # Time in different power states
system.mem_ctrls2_1.actEnergy               311346840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               165477180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              487797660                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              50352120                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1057180800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1425121980                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            26916960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     4252887420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      276955680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        35598945                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            8089738335                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           606.290985                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         10145192000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     15847500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    447326000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     99662250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    721053500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2731918000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN   9327188250                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3      8646464                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           8646464                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1301760                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1301760                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       135101                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             135101                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        20340                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             20340                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    648015208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            648015208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     97561301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            97561301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    745576509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           745576509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     135101                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     20340                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   135101                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   20340                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM               8645888                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    576                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1300544                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                8646464                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1301760                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             8339                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             8173                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             8344                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             8402                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             8111                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             7964                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             8177                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             8351                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             8303                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             8598                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            9153                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            8668                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            9040                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            9219                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            8054                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            8196                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1357                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1320                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1295                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1311                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1325                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5             1285                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6             1293                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1218                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1243                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1172                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1144                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1137                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1272                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1385                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1275                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1289                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  13342718500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               135101                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               20340                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  64819                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  34318                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  17777                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   9658                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4807                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   2299                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    941                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    327                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                    104                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     34                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   409                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   467                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   841                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1140                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1231                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1255                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1266                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1264                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1259                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1253                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1250                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1240                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1250                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1256                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1249                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1241                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1219                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1217                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    16                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        87796                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   113.282245                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    87.574537                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   126.121325                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        63276     72.07%     72.07% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        16483     18.77%     90.85% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3239      3.69%     94.54% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         1773      2.02%     96.55% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1184      1.35%     97.90% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1283      1.46%     99.36% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          126      0.14%     99.51% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023           79      0.09%     99.60% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          353      0.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        87796                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1209                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    111.735318                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    33.220504                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  1928.564315                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-4095         1208     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1209                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1209                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.808106                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.775084                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     1.070944                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             738     61.04%     61.04% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              46      3.80%     64.85% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             355     29.36%     94.21% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19              60      4.96%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20               9      0.74%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21               1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1209                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  3887026000                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             6420001000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 675460000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    28773.18                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               47523.18                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      647.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       97.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   648.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    97.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.82                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.06                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.58                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     11.07                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   61363                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   6246                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                45.42                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               30.71                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     85837.83                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   43.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               304999380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               162092040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              470247540                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              54308880                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1057180800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1358732940                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            26403360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     4315152510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      287952000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        30142470                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            8067299190                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           604.609268                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         10294634750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     14590250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    447320000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     81430500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    749745750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2586192000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN   9463717000                       # Time in different power states
system.mem_ctrls3_1.actEnergy               321921180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               171093780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              494309340                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              51766740                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1056566160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1426577760                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            27771840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     4262394450                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      275544960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        27938280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            8115884490                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           608.250526                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         10142771000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     17567750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    447072000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     77296500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    717336000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2735584750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN   9348138500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                139                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   13342995500                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       18904165                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   2823414                       # Number of instructions committed
system.cpu00.committedOps                     4965731                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             4893869                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu00.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       405150                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    4893869                       # number of integer instructions
system.cpu00.num_fp_insts                       72400                       # number of float instructions
system.cpu00.num_int_register_reads           9806115                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          4199969                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            2866096                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2206068                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1020524                       # number of memory refs
system.cpu00.num_load_insts                    720415                       # Number of load instructions
system.cpu00.num_store_insts                   300109                       # Number of store instructions
system.cpu00.num_idle_cycles             5512589.835321                       # Number of idle cycles
system.cpu00.num_busy_cycles             13391575.164679                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.708393                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.291607                       # Percentage of idle cycles
system.cpu00.Branches                          472778                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22438      0.45%      0.45% # Class of executed instruction
system.cpu00.op_class::IntAlu                 3824422     77.02%     77.47% # Class of executed instruction
system.cpu00.op_class::IntMult                   9623      0.19%     77.66% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36964      0.74%     78.41% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51760      1.04%     79.45% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     79.45% # Class of executed instruction
system.cpu00.op_class::MemRead                 705394     14.21%     93.65% # Class of executed instruction
system.cpu00.op_class::MemWrite                298280      6.01%     99.66% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15021      0.30%     99.96% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  4965731                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                151                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   13342995500                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       22766900                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3111403                       # Number of instructions committed
system.cpu01.committedOps                     5424534                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5352586                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu01.num_func_calls                     34538                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       439264                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5352586                       # number of integer instructions
system.cpu01.num_fp_insts                       72492                       # number of float instructions
system.cpu01.num_int_register_reads          10706251                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4590410                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3054218                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2376168                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1189478                       # number of memory refs
system.cpu01.num_load_insts                    855263                       # Number of load instructions
system.cpu01.num_store_insts                   334215                       # Number of store instructions
system.cpu01.num_idle_cycles             3343535.300104                       # Number of idle cycles
system.cpu01.num_busy_cycles             19423364.699896                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.853141                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.146859                       # Percentage of idle cycles
system.cpu01.Branches                          506976                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22452      0.41%      0.41% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4114153     75.84%     76.26% # Class of executed instruction
system.cpu01.op_class::IntMult                   9641      0.18%     76.44% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36978      0.68%     77.12% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51832      0.96%     78.07% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     78.07% # Class of executed instruction
system.cpu01.op_class::MemRead                 840234     15.49%     93.56% # Class of executed instruction
system.cpu01.op_class::MemWrite                332386      6.13%     99.69% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15029      0.28%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5424534                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                145                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   13342995500                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       22700471                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3101944                       # Number of instructions committed
system.cpu02.committedOps                     5408905                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5337000                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu02.num_func_calls                     34500                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       438055                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5337000                       # number of integer instructions
system.cpu02.num_fp_insts                       72446                       # number of float instructions
system.cpu02.num_int_register_reads          10675836                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4577274                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3047311                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2370397                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1184150                       # number of memory refs
system.cpu02.num_load_insts                    851113                       # Number of load instructions
system.cpu02.num_store_insts                   333037                       # Number of store instructions
system.cpu02.num_idle_cycles             3390287.481493                       # Number of idle cycles
system.cpu02.num_busy_cycles             19310183.518507                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.850651                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.149349                       # Percentage of idle cycles
system.cpu02.Branches                          505693                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22445      0.41%      0.41% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4103908     75.87%     76.29% # Class of executed instruction
system.cpu02.op_class::IntMult                   9635      0.18%     76.47% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36971      0.68%     77.15% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51796      0.96%     78.11% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     78.11% # Class of executed instruction
system.cpu02.op_class::MemRead                 836088     15.46%     93.57% # Class of executed instruction
system.cpu02.op_class::MemWrite                331208      6.12%     99.69% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15025      0.28%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  5408905                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                139                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   13342995500                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       18958950                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   2827576                       # Number of instructions committed
system.cpu03.committedOps                     4972503                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             4900641                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu03.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       405672                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    4900641                       # number of integer instructions
system.cpu03.num_fp_insts                       72400                       # number of float instructions
system.cpu03.num_int_register_reads           9819301                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          4205697                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            2868968                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2208676                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1022948                       # number of memory refs
system.cpu03.num_load_insts                    722319                       # Number of load instructions
system.cpu03.num_store_insts                   300629                       # Number of store instructions
system.cpu03.num_idle_cycles             5489643.760799                       # Number of idle cycles
system.cpu03.num_busy_cycles             13469306.239201                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.710446                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.289554                       # Percentage of idle cycles
system.cpu03.Branches                          473302                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22438      0.45%      0.45% # Class of executed instruction
system.cpu03.op_class::IntAlu                 3828770     77.00%     77.45% # Class of executed instruction
system.cpu03.op_class::IntMult                   9623      0.19%     77.64% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36964      0.74%     78.39% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51760      1.04%     79.43% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     79.43% # Class of executed instruction
system.cpu03.op_class::MemRead                 707298     14.22%     93.65% # Class of executed instruction
system.cpu03.op_class::MemWrite                298800      6.01%     99.66% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15021      0.30%     99.96% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  4972503                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                133                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   13342995500                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       16997479                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   2689617                       # Number of instructions committed
system.cpu04.committedOps                     4752214                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             4680395                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu04.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       389231                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    4680395                       # number of integer instructions
system.cpu04.num_fp_insts                       72354                       # number of float instructions
system.cpu04.num_int_register_reads           9387458                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4018365                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            2778294                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2126727                       # number of times the CC registers were written
system.cpu04.num_mem_refs                      942084                       # number of memory refs
system.cpu04.num_load_insts                    657883                       # Number of load instructions
system.cpu04.num_store_insts                   284201                       # Number of store instructions
system.cpu04.num_idle_cycles             6171038.552883                       # Number of idle cycles
system.cpu04.num_busy_cycles             10826440.447117                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.636944                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.363056                       # Percentage of idle cycles
system.cpu04.Branches                          456805                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22431      0.47%      0.47% # Class of executed instruction
system.cpu04.op_class::IntAlu                 3689401     77.64%     78.11% # Class of executed instruction
system.cpu04.op_class::IntMult                   9617      0.20%     78.31% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36957      0.78%     79.09% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51724      1.09%     80.18% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     80.18% # Class of executed instruction
system.cpu04.op_class::MemRead                 642866     13.53%     93.70% # Class of executed instruction
system.cpu04.op_class::MemWrite                282372      5.94%     99.65% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15017      0.32%     99.96% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  4752214                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                145                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   13342995500                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       20857048                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   2954817                       # Number of instructions committed
system.cpu05.committedOps                     5174789                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5102884                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu05.num_func_calls                     34500                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       420656                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5102884                       # number of integer instructions
system.cpu05.num_fp_insts                       72446                       # number of float instructions
system.cpu05.num_int_register_reads          10216366                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4377940                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            2951639                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2283319                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1097610                       # number of memory refs
system.cpu05.num_load_insts                    782031                       # Number of load instructions
system.cpu05.num_store_insts                   315579                       # Number of store instructions
system.cpu05.num_idle_cycles             4555744.022130                       # Number of idle cycles
system.cpu05.num_busy_cycles             16301303.977870                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.781573                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.218427                       # Percentage of idle cycles
system.cpu05.Branches                          488363                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22445      0.43%      0.43% # Class of executed instruction
system.cpu05.op_class::IntAlu                 3956338     76.45%     76.89% # Class of executed instruction
system.cpu05.op_class::IntMult                   9629      0.19%     77.07% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36971      0.71%     77.79% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51796      1.00%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     78.79% # Class of executed instruction
system.cpu05.op_class::MemRead                 767006     14.82%     93.61% # Class of executed instruction
system.cpu05.op_class::MemWrite                313750      6.06%     99.67% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15025      0.29%     99.96% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  5174789                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                163                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   13342995500                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       26685991                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3436702                       # Number of instructions committed
system.cpu06.committedOps                     5925629                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5853595                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72584                       # Number of float alu accesses
system.cpu06.num_func_calls                     34614                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       474372                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5853595                       # number of integer instructions
system.cpu06.num_fp_insts                       72584                       # number of float instructions
system.cpu06.num_int_register_reads          11699796                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5021135                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122799                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62495                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3247849                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2551120                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1382536                       # number of memory refs
system.cpu06.num_load_insts                   1013316                       # Number of load instructions
system.cpu06.num_store_insts                   369220                       # Number of store instructions
system.cpu06.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu06.num_busy_cycles             26685990.998000                       # Number of busy cycles
system.cpu06.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu06.Branches                          542277                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22466      0.38%      0.38% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4422078     74.63%     75.01% # Class of executed instruction
system.cpu06.op_class::IntMult                   9653      0.16%     75.17% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36992      0.62%     75.79% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51904      0.88%     76.67% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     76.67% # Class of executed instruction
system.cpu06.op_class::MemRead                 998279     16.85%     93.52% # Class of executed instruction
system.cpu06.op_class::MemWrite                367391      6.20%     99.72% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15037      0.25%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  5925629                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                133                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   13342995500                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       10620156                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2569036                       # Number of instructions committed
system.cpu07.committedOps                     4545496                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4473677                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu07.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       372003                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4473677                       # number of integer instructions
system.cpu07.num_fp_insts                       72354                       # number of float instructions
system.cpu07.num_int_register_reads           8991277                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3846101                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2683536                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2040599                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      873193                       # number of memory refs
system.cpu07.num_load_insts                    606210                       # Number of load instructions
system.cpu07.num_store_insts                   266983                       # Number of store instructions
system.cpu07.num_idle_cycles             6393679.514421                       # Number of idle cycles
system.cpu07.num_busy_cycles             4226476.485579                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.397967                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.602033                       # Percentage of idle cycles
system.cpu07.Branches                          439569                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22431      0.49%      0.49% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3551574     78.13%     78.63% # Class of executed instruction
system.cpu07.op_class::IntMult                   9617      0.21%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36957      0.81%     79.65% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51724      1.14%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::MemRead                 591193     13.01%     93.80% # Class of executed instruction
system.cpu07.op_class::MemWrite                265154      5.83%     99.63% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15017      0.33%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4545496                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                151                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   13342995500                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       24602524                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3233794                       # Number of instructions committed
system.cpu08.committedOps                     5616975                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             5545027                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu08.num_func_calls                     34538                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       453274                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    5545027                       # number of integer instructions
system.cpu08.num_fp_insts                       72492                       # number of float instructions
system.cpu08.num_int_register_reads          11085150                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          4754831                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3131288                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2446188                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1261692                       # number of memory refs
system.cpu08.num_load_insts                    913497                       # Number of load instructions
system.cpu08.num_store_insts                   348195                       # Number of store instructions
system.cpu08.num_idle_cycles             1920803.575032                       # Number of idle cycles
system.cpu08.num_busy_cycles             22681720.424968                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.921927                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.078073                       # Percentage of idle cycles
system.cpu08.Branches                          521016                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22452      0.40%      0.40% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4234380     75.39%     75.79% # Class of executed instruction
system.cpu08.op_class::IntMult                   9641      0.17%     75.96% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36978      0.66%     76.62% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51832      0.92%     77.54% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     77.54% # Class of executed instruction
system.cpu08.op_class::MemRead                 898468     16.00%     93.53% # Class of executed instruction
system.cpu08.op_class::MemWrite                346366      6.17%     99.70% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15029      0.27%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  5616975                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                163                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   13342995500                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       24832618                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   3281554                       # Number of instructions committed
system.cpu09.committedOps                     5679166                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             5607132                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72584                       # Number of float alu accesses
system.cpu09.num_func_calls                     34614                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       456109                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    5607132                       # number of integer instructions
system.cpu09.num_fp_insts                       72584                       # number of float instructions
system.cpu09.num_int_register_reads          11216124                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4811198                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122799                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62495                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            3147385                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2459840                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1291326                       # number of memory refs
system.cpu09.num_load_insts                    940334                       # Number of load instructions
system.cpu09.num_store_insts                   350992                       # Number of store instructions
system.cpu09.num_idle_cycles             1724654.099101                       # Number of idle cycles
system.cpu09.num_busy_cycles             23107963.900899                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.930549                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.069451                       # Percentage of idle cycles
system.cpu09.Branches                          523979                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22466      0.40%      0.40% # Class of executed instruction
system.cpu09.op_class::IntAlu                 4266825     75.13%     75.53% # Class of executed instruction
system.cpu09.op_class::IntMult                   9653      0.17%     75.70% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36992      0.65%     76.35% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51904      0.91%     77.26% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     77.26% # Class of executed instruction
system.cpu09.op_class::MemRead                 925297     16.29%     93.55% # Class of executed instruction
system.cpu09.op_class::MemWrite                349163      6.15%     99.70% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15037      0.26%     99.97% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  5679166                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                139                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   13342995500                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       20811207                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   2956672                       # Number of instructions committed
system.cpu10.committedOps                     5177749                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5105887                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu10.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       420902                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5105887                       # number of integer instructions
system.cpu10.num_fp_insts                       72400                       # number of float instructions
system.cpu10.num_int_register_reads          10221957                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4380483                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            2952752                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2284788                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1098808                       # number of memory refs
system.cpu10.num_load_insts                    782987                       # Number of load instructions
system.cpu10.num_store_insts                   315821                       # Number of store instructions
system.cpu10.num_idle_cycles             4581480.445555                       # Number of idle cycles
system.cpu10.num_busy_cycles             16229726.554445                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.779855                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.220145                       # Percentage of idle cycles
system.cpu10.Branches                          488570                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22438      0.43%      0.43% # Class of executed instruction
system.cpu10.op_class::IntAlu                 3958156     76.45%     76.88% # Class of executed instruction
system.cpu10.op_class::IntMult                   9623      0.19%     77.06% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36964      0.71%     77.78% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51760      1.00%     78.78% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     78.78% # Class of executed instruction
system.cpu10.op_class::MemRead                 767966     14.83%     93.61% # Class of executed instruction
system.cpu10.op_class::MemWrite                313992      6.06%     99.67% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15021      0.29%     99.96% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5177749                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                133                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   13342995500                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       17043548                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   2687217                       # Number of instructions committed
system.cpu11.committedOps                     4748119                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             4676300                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu11.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       388892                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    4676300                       # number of integer instructions
system.cpu11.num_fp_insts                       72354                       # number of float instructions
system.cpu11.num_int_register_reads           9379526                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4014948                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            2776443                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2125005                       # number of times the CC registers were written
system.cpu11.num_mem_refs                      940674                       # number of memory refs
system.cpu11.num_load_insts                    656839                       # Number of load instructions
system.cpu11.num_store_insts                   283835                       # Number of store instructions
system.cpu11.num_idle_cycles             6158341.285865                       # Number of idle cycles
system.cpu11.num_busy_cycles             10885206.714135                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.638670                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.361330                       # Percentage of idle cycles
system.cpu11.Branches                          456493                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22431      0.47%      0.47% # Class of executed instruction
system.cpu11.op_class::IntAlu                 3686716     77.65%     78.12% # Class of executed instruction
system.cpu11.op_class::IntMult                   9617      0.20%     78.32% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36957      0.78%     79.10% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51724      1.09%     80.19% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     80.19% # Class of executed instruction
system.cpu11.op_class::MemRead                 641822     13.52%     93.71% # Class of executed instruction
system.cpu11.op_class::MemWrite                282006      5.94%     99.65% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15017      0.32%     99.96% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  4748119                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                157                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   13342995500                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       26515539                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3378828                       # Number of instructions committed
system.cpu12.committedOps                     5849474                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5777483                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu12.num_func_calls                     34576                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       470742                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5777483                       # number of integer instructions
system.cpu12.num_fp_insts                       72538                       # number of float instructions
system.cpu12.num_int_register_reads          11540260                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          4952319                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3227627                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2533239                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1346544                       # number of memory refs
system.cpu12.num_load_insts                    980927                       # Number of load instructions
system.cpu12.num_store_insts                   365617                       # Number of store instructions
system.cpu12.num_idle_cycles             169363.270276                       # Number of idle cycles
system.cpu12.num_busy_cycles             26346175.729724                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.993613                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.006387                       # Percentage of idle cycles
system.cpu12.Branches                          538573                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22459      0.38%      0.38% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4381971     74.91%     75.30% # Class of executed instruction
system.cpu12.op_class::IntMult                   9647      0.16%     75.46% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36985      0.63%     76.09% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51868      0.89%     76.98% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     76.98% # Class of executed instruction
system.cpu12.op_class::MemRead                 965894     16.51%     93.49% # Class of executed instruction
system.cpu12.op_class::MemWrite                363788      6.22%     99.71% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15033      0.26%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  5849474                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                157                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   13342995500                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       24668866                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3231988                       # Number of instructions committed
system.cpu13.committedOps                     5614489                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5542498                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu13.num_func_calls                     34576                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       453113                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5542498                       # number of integer instructions
system.cpu13.num_fp_insts                       72538                       # number of float instructions
system.cpu13.num_int_register_reads          11080072                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4752592                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3130674                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2445081                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1260386                       # number of memory refs
system.cpu13.num_load_insts                    912411                       # Number of load instructions
system.cpu13.num_store_insts                   347975                       # Number of store instructions
system.cpu13.num_idle_cycles             1864655.743002                       # Number of idle cycles
system.cpu13.num_busy_cycles             22804210.256998                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.924413                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.075587                       # Percentage of idle cycles
system.cpu13.Branches                          520957                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22459      0.40%      0.40% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4233144     75.40%     75.80% # Class of executed instruction
system.cpu13.op_class::IntMult                   9647      0.17%     75.97% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36985      0.66%     76.63% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51868      0.92%     77.55% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     77.55% # Class of executed instruction
system.cpu13.op_class::MemRead                 897378     15.98%     93.53% # Class of executed instruction
system.cpu13.op_class::MemWrite                346146      6.17%     99.70% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15033      0.27%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5614489                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   13342995500                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        3882206                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   13342995500                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        3606080                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              418504                       # Transaction distribution
system.piobus.trans_dist::ReadResp             418504                       # Transaction distribution
system.piobus.trans_dist::WriteReq                451                       # Transaction distribution
system.piobus.trans_dist::WriteResp               451                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port        37526                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        37526                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        71260                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        71260                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        70198                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        70198                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        38050                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        38050                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        21774                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        21774                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        52890                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        52890                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       106118                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       106118                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         4538                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         4538                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port        85300                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total        85300                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        87820                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        87820                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        53318                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        53318                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        21462                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        21462                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       102636                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       102636                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        85020                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        85020                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                 837910                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       150104                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       150104                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       285040                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       285040                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       280792                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       280792                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       152200                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       152200                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        87096                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        87096                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       211560                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       211560                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       424472                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       424472                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        18152                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        18152                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       341200                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       341200                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       351280                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       351280                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       213272                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       213272                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        85848                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        85848                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       410544                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       410544                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       340080                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       340080                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 3351640                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           296415000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           222234500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.piobus.respLayer2.occupancy           41049000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           79269500                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.6                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           77924000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.6                       # Layer utilization (%)
system.piobus.respLayer8.occupancy           41544500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          23326000                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          58238000                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.4                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         117360000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           4516000                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy          94194000                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          97733000                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          58694000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.4                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          23035500                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer26.occupancy         115878000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          94399000                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.7                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     71002046                      
system.ruby.outstanding_req_hist_seqr::mean     1.000023                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000016                      
system.ruby.outstanding_req_hist_seqr::stdev     0.004824                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    71000394    100.00%    100.00% |        1652      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     71002046                      
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples       71002046                      
system.ruby.latency_hist_seqr::mean          3.134683                      
system.ruby.latency_hist_seqr::gmean         1.532147                      
system.ruby.latency_hist_seqr::stdev        15.961521                      
system.ruby.latency_hist_seqr            |    70586608     99.41%     99.41% |      395856      0.56%     99.97% |        9650      0.01%     99.99% |        2090      0.00%     99.99% |        3792      0.01%     99.99% |        3578      0.01%    100.00% |         413      0.00%    100.00% |          43      0.00%    100.00% |           2      0.00%    100.00% |          14      0.00%    100.00%
system.ruby.latency_hist_seqr::total         71002046                      
system.ruby.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.hit_latency_hist_seqr::samples     70462271                      
system.ruby.hit_latency_hist_seqr::mean      1.852915                      
system.ruby.hit_latency_hist_seqr::gmean     1.478392                      
system.ruby.hit_latency_hist_seqr::stdev     1.391883                      
system.ruby.hit_latency_hist_seqr        |    50660697     71.90%     71.90% |           0      0.00%     71.90% |    19710161     27.97%     99.87% |           0      0.00%     99.87% |           0      0.00%     99.87% |       73511      0.10%     99.97% |           0      0.00%     99.97% |       17902      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     70462271                      
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples       539775                      
system.ruby.miss_latency_hist_seqr::mean   170.456796                      
system.ruby.miss_latency_hist_seqr::gmean   162.211964                      
system.ruby.miss_latency_hist_seqr::stdev    71.052350                      
system.ruby.miss_latency_hist_seqr       |      124337     23.03%     23.03% |      395856     73.34%     96.37% |        9650      1.79%     98.16% |        2090      0.39%     98.55% |        3792      0.70%     99.25% |        3578      0.66%     99.91% |         413      0.08%     99.99% |          43      0.01%    100.00% |           2      0.00%    100.00% |          14      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       539775                      
system.ruby.dir_cntrl0.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl0.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl0.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl1.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl1.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl1.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.fully_busy_cycles            5                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl2.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl2.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl3.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl3.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits       969880                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        31999                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1001879                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      3744315                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1652                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      3745967                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L2cache.demand_hits         6400                       # Number of cache demand hits
system.ruby.l1_cntrl0.L2cache.demand_misses        27251                       # Number of cache demand misses
system.ruby.l1_cntrl0.L2cache.demand_accesses        33651                       # Number of cache demand accesses
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles             9                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1105341                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        48625                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1153966                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4067110                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1659                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4068769                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L2cache.demand_hits         6145                       # Number of cache demand hits
system.ruby.l1_cntrl1.L2cache.demand_misses        44139                       # Number of cache demand misses
system.ruby.l1_cntrl1.L2cache.demand_accesses        50284                       # Number of cache demand accesses
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.fully_busy_cycles           329                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1032775                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        39492                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1072267                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      3893542                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1653                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      3895195                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L2cache.demand_hits         6064                       # Number of cache demand hits
system.ruby.l1_cntrl10.L2cache.demand_misses        35081                       # Number of cache demand misses
system.ruby.l1_cntrl10.L2cache.demand_accesses        41145                       # Number of cache demand accesses
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.fully_busy_cycles           76                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.L1Dcache.demand_hits       906707                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        23354                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses       930061                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      3591163                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1661                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      3592824                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L2cache.demand_hits         5266                       # Number of cache demand hits
system.ruby.l1_cntrl11.L2cache.demand_misses        19749                       # Number of cache demand misses
system.ruby.l1_cntrl11.L2cache.demand_accesses        25015                       # Number of cache demand accesses
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.fully_busy_cycles            8                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1230876                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        64468                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1295344                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      4366100                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1656                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4367756                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L2cache.demand_hits         6054                       # Number of cache demand hits
system.ruby.l1_cntrl12.L2cache.demand_misses        60070                       # Number of cache demand misses
system.ruby.l1_cntrl12.L2cache.demand_accesses        66124                       # Number of cache demand accesses
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.fully_busy_cycles          369                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1162431                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        55563                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1217994                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4199793                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         2494                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4202287                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L2cache.demand_hits         6914                       # Number of cache demand hits
system.ruby.l1_cntrl13.L2cache.demand_misses        51143                       # Number of cache demand misses
system.ruby.l1_cntrl13.L2cache.demand_accesses        58057                       # Number of cache demand accesses
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.fully_busy_cycles          347                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L2cache.demand_accesses          889                       # Number of cache demand accesses
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L2cache.demand_accesses          889                       # Number of cache demand accesses
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1101020                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        48149                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1149169                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4055317                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         2481                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4057798                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L2cache.demand_hits         7009                       # Number of cache demand hits
system.ruby.l1_cntrl2.L2cache.demand_misses        43621                       # Number of cache demand misses
system.ruby.l1_cntrl2.L2cache.demand_accesses        50630                       # Number of cache demand accesses
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.fully_busy_cycles           218                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.L1Dcache.demand_hits       972222                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        31819                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1004041                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      3749042                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1701                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      3750743                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L2cache.demand_hits         6019                       # Number of cache demand hits
system.ruby.l1_cntrl3.L2cache.demand_misses        27501                       # Number of cache demand misses
system.ruby.l1_cntrl3.L2cache.demand_accesses        33520                       # Number of cache demand accesses
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.fully_busy_cycles             8                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.L1Dcache.demand_hits       907762                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        23553                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses       931315                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      3594057                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1662                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      3595719                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L2cache.demand_hits         5283                       # Number of cache demand hits
system.ruby.l1_cntrl4.L2cache.demand_misses        19932                       # Number of cache demand misses
system.ruby.l1_cntrl4.L2cache.demand_accesses        25215                       # Number of cache demand accesses
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1031889                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        39394                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1071283                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      3890550                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         2490                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      3893040                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L2cache.demand_hits         7009                       # Number of cache demand hits
system.ruby.l1_cntrl5.L2cache.demand_misses        34875                       # Number of cache demand misses
system.ruby.l1_cntrl5.L2cache.demand_accesses        41884                       # Number of cache demand accesses
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.fully_busy_cycles           113                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1262787                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        66808                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1329595                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4417807                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         2482                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4420289                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L2cache.demand_hits        10764                       # Number of cache demand hits
system.ruby.l1_cntrl6.L2cache.demand_misses        58526                       # Number of cache demand misses
system.ruby.l1_cntrl6.L2cache.demand_accesses        69290                       # Number of cache demand accesses
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.fully_busy_cycles           481                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.L1Dcache.demand_hits       855507                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        15535                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       871042                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3447634                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1659                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3449293                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L2cache.demand_hits         5128                       # Number of cache demand hits
system.ruby.l1_cntrl7.L2cache.demand_misses        12066                       # Number of cache demand misses
system.ruby.l1_cntrl7.L2cache.demand_accesses        17194                       # Number of cache demand accesses
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1163332                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        55828                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1219160                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4202417                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1656                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4204073                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L2cache.demand_hits         6186                       # Number of cache demand hits
system.ruby.l1_cntrl8.L2cache.demand_misses        51298                       # Number of cache demand misses
system.ruby.l1_cntrl8.L2cache.demand_accesses        57484                       # Number of cache demand accesses
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.fully_busy_cycles           345                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1190113                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        57421                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1247534                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      4244347                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         2496                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      4246843                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L2cache.demand_hits         7172                       # Number of cache demand hits
system.ruby.l1_cntrl9.L2cache.demand_misses        52745                       # Number of cache demand misses
system.ruby.l1_cntrl9.L2cache.demand_accesses        59917                       # Number of cache demand accesses
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.fully_busy_cycles           357                       # cycles for which number of transistions == max transitions
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2098228                      
system.ruby.network.routers00.buffer_writes      2098228                      
system.ruby.network.routers00.sw_input_arbiter_activity      2126124                      
system.ruby.network.routers00.sw_output_arbiter_activity      2098228                      
system.ruby.network.routers00.crossbar_activity      2098228                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      3009726                      
system.ruby.network.routers01.buffer_writes      3009726                      
system.ruby.network.routers01.sw_input_arbiter_activity      3096360                      
system.ruby.network.routers01.sw_output_arbiter_activity      3009726                      
system.ruby.network.routers01.crossbar_activity      3009726                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      2890530                      
system.ruby.network.routers02.buffer_writes      2890530                      
system.ruby.network.routers02.sw_input_arbiter_activity      2974637                      
system.ruby.network.routers02.sw_output_arbiter_activity      2890530                      
system.ruby.network.routers02.crossbar_activity      2890530                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      1980391                      
system.ruby.network.routers03.buffer_writes      1980391                      
system.ruby.network.routers03.sw_input_arbiter_activity      2013995                      
system.ruby.network.routers03.sw_output_arbiter_activity      1980391                      
system.ruby.network.routers03.crossbar_activity      1980391                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      7208278                      
system.ruby.network.routers04.buffer_writes      7208278                      
system.ruby.network.routers04.sw_input_arbiter_activity      7738293                      
system.ruby.network.routers04.sw_output_arbiter_activity      7208278                      
system.ruby.network.routers04.crossbar_activity      7208278                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads     10318521                      
system.ruby.network.routers05.buffer_writes     10318521                      
system.ruby.network.routers05.sw_input_arbiter_activity     11158120                      
system.ruby.network.routers05.sw_output_arbiter_activity     10318521                      
system.ruby.network.routers05.crossbar_activity     10318521                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      9935853                      
system.ruby.network.routers06.buffer_writes      9935853                      
system.ruby.network.routers06.sw_input_arbiter_activity     10661262                      
system.ruby.network.routers06.sw_output_arbiter_activity      9935853                      
system.ruby.network.routers06.crossbar_activity      9935853                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      6727602                      
system.ruby.network.routers07.buffer_writes      6727602                      
system.ruby.network.routers07.sw_input_arbiter_activity      7143868                      
system.ruby.network.routers07.sw_output_arbiter_activity      6727602                      
system.ruby.network.routers07.crossbar_activity      6727602                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      4258352                      
system.ruby.network.routers08.buffer_writes      4258352                      
system.ruby.network.routers08.sw_input_arbiter_activity      4584952                      
system.ruby.network.routers08.sw_output_arbiter_activity      4258352                      
system.ruby.network.routers08.crossbar_activity      4258352                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      4805494                      
system.ruby.network.routers09.buffer_writes      4805494                      
system.ruby.network.routers09.sw_input_arbiter_activity      5151088                      
system.ruby.network.routers09.sw_output_arbiter_activity      4805494                      
system.ruby.network.routers09.crossbar_activity      4805494                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      4115608                      
system.ruby.network.routers10.buffer_writes      4115608                      
system.ruby.network.routers10.sw_input_arbiter_activity      4389478                      
system.ruby.network.routers10.sw_output_arbiter_activity      4115608                      
system.ruby.network.routers10.crossbar_activity      4115608                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3492265                      
system.ruby.network.routers11.buffer_writes      3492265                      
system.ruby.network.routers11.sw_input_arbiter_activity      3795894                      
system.ruby.network.routers11.sw_output_arbiter_activity      3492265                      
system.ruby.network.routers11.crossbar_activity      3492265                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      2848145                      
system.ruby.network.routers12.buffer_writes      2848145                      
system.ruby.network.routers12.sw_input_arbiter_activity      3044634                      
system.ruby.network.routers12.sw_output_arbiter_activity      2848145                      
system.ruby.network.routers12.crossbar_activity      2848145                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      3377808                      
system.ruby.network.routers13.buffer_writes      3377808                      
system.ruby.network.routers13.sw_input_arbiter_activity      3549659                      
system.ruby.network.routers13.sw_output_arbiter_activity      3377808                      
system.ruby.network.routers13.crossbar_activity      3377808                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      2959447                      
system.ruby.network.routers14.buffer_writes      2959447                      
system.ruby.network.routers14.sw_input_arbiter_activity      3058853                      
system.ruby.network.routers14.sw_output_arbiter_activity      2959447                      
system.ruby.network.routers14.crossbar_activity      2959447                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2694738                      
system.ruby.network.routers15.buffer_writes      2694738                      
system.ruby.network.routers15.sw_input_arbiter_activity      2829073                      
system.ruby.network.routers15.sw_output_arbiter_activity      2694738                      
system.ruby.network.routers15.crossbar_activity      2694738                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |           0      0.00%      0.00% |           0      0.00%      0.00% |      668630      3.67%      3.67% |     8225480     45.20%     48.88% |     8633530     47.45%     96.33% |      668629      3.67%    100.00%
system.ruby.network.packets_received::total     18196269                      
system.ruby.network.packets_injected     |           0      0.00%      0.00% |           0      0.00%      0.00% |      668630      3.67%      3.67% |     8225480     45.20%     48.88% |     8633530     47.45%     96.33% |      668629      3.67%    100.00%
system.ruby.network.packets_injected::total     18196269                      
system.ruby.network.packet_network_latency |           0                       |           0                       |     6220086                       |    74312039                       |    91089701                       |     7846761                      
system.ruby.network.packet_queueing_latency |           0                       |           0                       |     1457254                       |   120166020                       |    82667153                       |     6686290                      
system.ruby.network.memory_received      |           0      0.00%      0.00% |           0      0.00%      0.00% |      668630     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |      668629     50.00%    100.00%
system.ruby.network.memory_received::total      1337259                      
system.ruby.network.memory_network_latency |           0                       |           0                       |     6220086                       |           0                       |           0                       |     7846761                      
system.ruby.network.memory_queueing_latency |           0                       |           0                       |     1457254                       |           0                       |           0                       |     6686290                      
system.ruby.network.average_packet_vnet_latency |         nan                       |         nan                       |    9.302732                       |    9.034371                       |   10.550690                       |   11.735598                      
system.ruby.network.average_packet_vqueue_latency |         nan                       |         nan                       |    2.179462                       |   14.608998                       |    9.575128                       |          10                      
system.ruby.network.average_packet_network_latency     9.862933                      
system.ruby.network.average_packet_queueing_latency    11.594504                      
system.ruby.network.average_packet_latency    21.457437                      
system.ruby.network.average_memory_network_latency    10.519164                      
system.ruby.network.average_memory_queueing_latency     6.089728                      
system.ruby.network.average_memory_latency    16.608893                      
system.ruby.network.flits_received       |           0      0.00%      0.00% |           0      0.00%      0.00% |      668630      3.23%      3.23% |     8225480     39.78%     43.02% |    10792630     52.20%     95.21% |      989909      4.79%    100.00%
system.ruby.network.flits_received::total     20676649                      
system.ruby.network.flits_injected       |           0      0.00%      0.00% |           0      0.00%      0.00% |      668630      3.23%      3.23% |     8225480     39.78%     43.02% |    10792630     52.20%     95.21% |      989909      4.79%    100.00%
system.ruby.network.flits_injected::total     20676649                      
system.ruby.network.flit_network_latency |           0                       |           0                       |     6220086                       |    74312039                       |   116649652                       |    13406674                      
system.ruby.network.flit_queueing_latency |           0                       |           0                       |     1457254                       |   120166020                       |    89585565                       |     9899090                      
system.ruby.network.average_flit_vnet_latency |         nan                       |         nan                       |    9.302732                       |    9.034371                       |   10.808269                       |   13.543340                      
system.ruby.network.average_flit_vqueue_latency |         nan                       |         nan                       |    2.179462                       |   14.608998                       |    8.300624                       |          10                      
system.ruby.network.average_flit_network_latency    10.184844                      
system.ruby.network.average_flit_queueing_latency    10.693606                      
system.ruby.network.average_flit_latency    20.878450                      
system.ruby.network.ext_in_link_utilization     20676649                      
system.ruby.network.ext_out_link_utilization     20676649                      
system.ruby.network.int_link_utilization     52044337                      
system.ruby.network.avg_link_utilization     3.499875                      
system.ruby.network.avg_vc_load          |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |    0.078503      2.24%      2.24% |    0.024200      0.69%      2.93% |    0.006620      0.19%      3.12% |    0.006403      0.18%      3.31% |    0.841712     24.05%     27.36% |    0.248053      7.09%     34.44% |    0.135076      3.86%     38.30% |    0.081731      2.34%     40.64% |    1.046589     29.90%     70.54% |    0.424639     12.13%     82.68% |    0.255389      7.30%     89.97% |    0.176684      5.05%     95.02% |    0.142073      4.06%     99.08% |    0.013528      0.39%     99.47% |    0.009195      0.26%     99.73% |    0.009480      0.27%    100.00%
system.ruby.network.avg_vc_load::total       3.499875                      
system.ruby.network.average_hops             2.517059                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  13342995500                       # Cumulative time (in ticks) in various power states
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples     10444716                      
system.ruby.LD.latency_hist_seqr::mean       8.440638                      
system.ruby.LD.latency_hist_seqr::gmean      1.770441                      
system.ruby.LD.latency_hist_seqr::stdev     35.744069                      
system.ruby.LD.latency_hist_seqr         |    10119614     96.89%     96.89% |      310508      2.97%     99.86% |        7426      0.07%     99.93% |        1394      0.01%     99.94% |        2716      0.03%     99.97% |        2704      0.03%    100.00% |         325      0.00%    100.00% |          24      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      10444716                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.LD.hit_latency_hist_seqr::samples     10047787                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.883243                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.479539                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.555362                      
system.ruby.LD.hit_latency_hist_seqr     |     7259913     72.25%     72.25% |           0      0.00%     72.25% |     2720749     27.08%     99.33% |           0      0.00%     99.33% |           0      0.00%     99.33% |       53410      0.53%     99.86% |           0      0.00%     99.86% |       13715      0.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10047787                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples       396929                      
system.ruby.LD.miss_latency_hist_seqr::mean   174.433307                      
system.ruby.LD.miss_latency_hist_seqr::gmean   166.502748                      
system.ruby.LD.miss_latency_hist_seqr::stdev    70.116094                      
system.ruby.LD.miss_latency_hist_seqr    |       71827     18.10%     18.10% |      310508     78.23%     96.32% |        7426      1.87%     98.19% |        1394      0.35%     98.55% |        2716      0.68%     99.23% |        2704      0.68%     99.91% |         325      0.08%     99.99% |          24      0.01%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       396929                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples      4525589                      
system.ruby.ST.latency_hist_seqr::mean       5.906387                      
system.ruby.ST.latency_hist_seqr::gmean      1.604187                      
system.ruby.ST.latency_hist_seqr::stdev     27.748401                      
system.ruby.ST.latency_hist_seqr         |     4454472     98.43%     98.43% |       66752      1.47%     99.90% |        1965      0.04%     99.95% |         634      0.01%     99.96% |         910      0.02%     99.98% |         744      0.02%    100.00% |          83      0.00%    100.00% |          19      0.00%    100.00% |           2      0.00%    100.00% |           8      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4525589                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.hit_latency_hist_seqr::samples      4405069                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.776032                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.417384                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.433924                      
system.ruby.ST.hit_latency_hist_seqr     |     3310024     75.14%     75.14% |           0      0.00%     75.14% |     1077732     24.47%     99.61% |           0      0.00%     99.61% |           0      0.00%     99.61% |       13264      0.30%     99.91% |           0      0.00%     99.91% |        4049      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4405069                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples       120520                      
system.ruby.ST.miss_latency_hist_seqr::mean   156.873042                      
system.ruby.ST.miss_latency_hist_seqr::gmean   148.075022                      
system.ruby.ST.miss_latency_hist_seqr::stdev    73.643235                      
system.ruby.ST.miss_latency_hist_seqr    |       49403     40.99%     40.99% |       66752     55.39%     96.38% |        1965      1.63%     98.01% |         634      0.53%     98.53% |         910      0.76%     99.29% |         744      0.62%     99.91% |          83      0.07%     99.98% |          19      0.02%     99.99% |           2      0.00%     99.99% |           8      0.01%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       120520                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     55490596                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.924307                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.490435                      
system.ruby.IFETCH.latency_hist_seqr::stdev     3.781777                      
system.ruby.IFETCH.latency_hist_seqr     |    55472709     99.97%     99.97% |       17318      0.03%    100.00% |         239      0.00%    100.00% |          54      0.00%    100.00% |         149      0.00%    100.00% |         121      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     55490596                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     55469874                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.860369                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.487810                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.359927                      
system.ruby.IFETCH.hit_latency_hist_seqr |    39577372     71.35%     71.35% |           0      0.00%     71.35% |    15885822     28.64%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |        6587      0.01%    100.00% |           0      0.00%    100.00% |          93      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     55469874                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        20722                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   173.077261                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   166.904684                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    63.589625                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2835     13.68%     13.68% |       17318     83.57%     97.25% |         239      1.15%     98.41% |          54      0.26%     98.67% |         149      0.72%     99.39% |         121      0.58%     99.97% |           5      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        20722                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       541145                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.659505                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.086237                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    10.094287                      
system.ruby.RMW_Read.latency_hist_seqr   |      539813     99.75%     99.75% |        1278      0.24%     99.99% |          20      0.00%     99.99% |           8      0.00%    100.00% |          17      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       541145                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       539541                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.149496                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.070120                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.685140                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      513388     95.15%     95.15% |           0      0.00%     95.15% |       25858      4.79%     99.95% |           0      0.00%     99.95% |           0      0.00%     99.95% |         250      0.05%     99.99% |           0      0.00%     99.99% |          45      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       539541                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1604                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   173.212594                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   165.856389                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    68.581540                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         272     16.96%     16.96% |        1278     79.68%     96.63% |          20      1.25%     97.88% |           8      0.50%     98.38% |          17      1.06%     99.44% |           9      0.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1604                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::samples     70370858                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::mean     1.840269                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::gmean     1.474453                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::stdev     1.347129                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |    50660697     71.99%     71.99% |           0      0.00%     71.99% |           0      0.00%     71.99% |    19710161     28.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.hit_mach_latency_hist_seqr::total     70370858                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::samples         2870                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::mean    59.258537                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::gmean    58.532203                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::stdev     9.855777                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |         222      7.74%      7.74% |        1879     65.47%     73.21% |         666     23.21%     96.41% |          77      2.68%     99.09% |          20      0.70%     99.79% |           4      0.14%     99.93% |           1      0.03%     99.97% |           1      0.03%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist_seqr::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::mean            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::gmean            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request |           0      0.00%      0.00% |        2870    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::bucket_size            4                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::max_bucket           39                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::mean    10.616028                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::gmean    10.333387                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::stdev     2.495088                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward |           0      0.00%      0.00% |         388     13.52%     13.52% |        1676     58.40%     71.92% |         711     24.77%     96.69% |          92      3.21%     99.90% |           3      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::bucket_size           16                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::max_bucket          159                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::mean    32.137282                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::gmean    31.502466                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::stdev     7.710063                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response |           0      0.00%      0.00% |        1944     67.74%     67.74% |         784     27.32%     95.05% |         104      3.62%     98.68% |          30      1.05%     99.72% |           5      0.17%     99.90% |           2      0.07%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::bucket_size            4                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::max_bucket           39                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::mean    15.505226                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::stdev     6.048123                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion |          11      0.38%      0.38% |         116      4.04%      4.43% |         713     24.84%     29.27% |         858     29.90%     59.16% |         462     16.10%     75.26% |         341     11.88%     87.14% |         224      7.80%     94.95% |         137      4.77%     99.72% |           7      0.24%     99.97% |           1      0.03%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::total         2870                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::samples        91413                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::mean    11.587509                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::gmean    11.531975                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::stdev     1.190536                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       73511     80.42%     80.42% |           0      0.00%     80.42% |       17902     19.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache.hit_mach_latency_hist_seqr::total        91413                      
system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.Directory.miss_mach_latency_hist_seqr::samples       536905                      
system.ruby.Directory.miss_mach_latency_hist_seqr::mean   171.051201                      
system.ruby.Directory.miss_mach_latency_hist_seqr::gmean   163.098231                      
system.ruby.Directory.miss_mach_latency_hist_seqr::stdev    70.770427                      
system.ruby.Directory.miss_mach_latency_hist_seqr |      121469     22.62%     22.62% |      395854     73.73%     96.35% |        9650      1.80%     98.15% |        2090      0.39%     98.54% |        3792      0.71%     99.25% |        3578      0.67%     99.91% |         413      0.08%     99.99% |          43      0.01%    100.00% |           2      0.00%    100.00% |          14      0.00%    100.00%
system.ruby.Directory.miss_mach_latency_hist_seqr::total       536905                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            8                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket           79                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples       536905                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::mean     1.280761                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::gmean     1.137715                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev     0.902324                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request |      536859     99.99%     99.99% |           0      0.00%     99.99% |          19      0.00%     99.99% |          23      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total       536905                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            8                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket           79                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples       536905                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::mean    12.452013                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::gmean    12.219740                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::stdev     2.419379                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward |        8045      1.50%      1.50% |      474068     88.30%     89.79% |       54745     10.20%     99.99% |          11      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          29      0.01%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total       536905                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size           32                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket          319                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples       536905                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::mean    35.468351                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::gmean    34.394272                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev    10.367510                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response |      216887     40.40%     40.40% |      304014     56.62%     97.02% |       14647      2.73%     99.75% |        1248      0.23%     99.98% |          97      0.02%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total       536905                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size          128                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket         1279                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples       536905                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::mean   121.850076                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean   112.059328                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev    70.064767                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion |      317143     59.07%     59.07% |      207135     38.58%     97.65% |        3531      0.66%     98.31% |        2423      0.45%     98.76% |        4697      0.87%     99.63% |        1777      0.33%     99.96% |         163      0.03%     99.99% |          21      0.00%    100.00% |           7      0.00%    100.00% |           8      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total       536905                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::samples      9980662                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.817806                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.459227                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.335894                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     7259913     72.74%     72.74% |           0      0.00%     72.74% |           0      0.00%     72.74% |     2720749     27.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::total      9980662                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples         1792                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean    59.269531                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean    58.562055                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::stdev     9.731367                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |         123      6.86%      6.86% |        1204     67.19%     74.05% |         399     22.27%     96.32% |          50      2.79%     99.11% |          11      0.61%     99.72% |           4      0.22%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::total         1792                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::samples        67125                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.612961                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.555593                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.209621                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       53410     79.57%     79.57% |           0      0.00%     79.57% |       13715     20.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::total        67125                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples       395137                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean   174.955590                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean   167.293657                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    69.840621                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr |       70036     17.72%     17.72% |      310507     78.58%     96.31% |        7426      1.88%     98.19% |        1394      0.35%     98.54% |        2716      0.69%     99.23% |        2704      0.68%     99.91% |         325      0.08%     99.99% |          24      0.01%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total       395137                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::samples      4387756                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.736868                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.405658                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.291367                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     3310024     75.44%     75.44% |           0      0.00%     75.44% |           0      0.00%     75.44% |     1077732     24.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::total      4387756                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples         1078                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean    59.240260                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean    58.482612                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::stdev    10.063714                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          99      9.18%      9.18% |         675     62.62%     71.80% |         267     24.77%     96.57% |          27      2.50%     99.07% |           9      0.83%     99.91% |           0      0.00%     99.91% |           0      0.00%     99.91% |           1      0.09%    100.00%
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::total         1078                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::samples        17313                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.701612                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.638237                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.269909                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       13264     76.61%     76.61% |           0      0.00%     76.61% |        4049     23.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::total        17313                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples       119442                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean   157.754207                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   149.321763                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    73.379511                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr |       48326     40.46%     40.46% |       66751     55.89%     96.35% |        1965      1.65%     97.99% |         634      0.53%     98.52% |         910      0.76%     99.28% |         744      0.62%     99.91% |          83      0.07%     99.98% |          19      0.02%     99.99% |           2      0.00%     99.99% |           8      0.01%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total       119442                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::samples     55463194                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.859263                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.487451                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.356265                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |    39577372     71.36%     71.36% |           0      0.00%     71.36% |           0      0.00%     71.36% |    15885822     28.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::total     55463194                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::samples         6680                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.041766                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.036995                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::stdev     0.351530                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        6587     98.61%     98.61% |           0      0.00%     98.61% |          93      1.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::total         6680                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples        20722                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean   173.077261                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean   166.904684                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    63.589625                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        2835     13.68%     13.68% |       17318     83.57%     97.25% |         239      1.15%     98.41% |          54      0.26%     98.67% |         149      0.72%     99.39% |         121      0.58%     99.97% |           5      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total        20722                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::samples       539246                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.143856                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.068735                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::stdev     0.640996                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |      513388     95.20%     95.20% |           0      0.00%     95.20% |           0      0.00%     95.20% |       25858      4.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::total       539246                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::samples          295                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.457627                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.412197                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.080470                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         250     84.75%     84.75% |           0      0.00%     84.75% |          45     15.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::total          295                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         1604                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean   173.212594                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean   165.856389                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    68.581540                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         272     16.96%     16.96% |        1278     79.68%     96.63% |          20      1.25%     97.88% |           8      0.50%     98.38% |          17      1.06%     99.44% |           9      0.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         1604                      
system.ruby.Directory_Controller.GETX    |       30458     24.94%     24.94% |       30537     25.00%     49.94% |       30615     25.07%     75.01% |       30519     24.99%    100.00%
system.ruby.Directory_Controller.GETX::total       122129                      
system.ruby.Directory_Controller.GETS    |      103821     24.86%     24.86% |      104982     25.13%     49.99% |      103580     24.80%     74.79% |      105309     25.21%    100.00%
system.ruby.Directory_Controller.GETS::total       417692                      
system.ruby.Directory_Controller.PUT     |       31984     24.82%     24.82% |       32387     25.13%     49.96% |       31880     24.74%     74.70% |       32604     25.30%    100.00%
system.ruby.Directory_Controller.PUT::total       128855                      
system.ruby.Directory_Controller.UnblockS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.UnblockS::total           14                      
system.ruby.Directory_Controller.UnblockM |      134273     24.88%     24.88% |      135505     25.10%     49.98% |      134167     24.86%     74.84% |      135815     25.16%    100.00%
system.ruby.Directory_Controller.UnblockM::total       539760                      
system.ruby.Directory_Controller.Writeback_Exclusive_Clean |       12116     24.96%     24.96% |       12155     25.04%     50.01% |       12000     24.72%     74.73% |       12264     25.27%    100.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Clean::total        48535                      
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty |       19868     24.74%     24.74% |       20232     25.19%     49.93% |       19880     24.75%     74.68% |       20340     25.32%    100.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty::total        80320                      
system.ruby.Directory_Controller.Memory_Data |      133601     24.88%     24.88% |      134763     25.10%     49.98% |      133440     24.85%     74.84% |      135101     25.16%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       536905                      
system.ruby.Directory_Controller.Memory_Ack |       19868     24.74%     24.74% |       20232     25.19%     49.93% |       19880     24.75%     74.68% |       20340     25.32%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        80320                      
system.ruby.Directory_Controller.NX.GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.NX.GETX::total           14                      
system.ruby.Directory_Controller.NO.GETX |         252     23.68%     23.68% |         280     26.32%     50.00% |         266     25.00%     75.00% |         266     25.00%    100.00%
system.ruby.Directory_Controller.NO.GETX::total         1064                      
system.ruby.Directory_Controller.NO.GETS |         420     23.44%     23.44% |         462     25.78%     49.22% |         462     25.78%     75.00% |         448     25.00%    100.00%
system.ruby.Directory_Controller.NO.GETS::total         1792                      
system.ruby.Directory_Controller.NO.PUT  |       31984     24.82%     24.82% |       32387     25.13%     49.96% |       31880     24.74%     74.70% |       32604     25.30%    100.00%
system.ruby.Directory_Controller.NO.PUT::total       128855                      
system.ruby.Directory_Controller.E.GETX  |       30204     24.95%     24.95% |       30256     25.00%     49.95% |       30334     25.06%     75.01% |       30252     24.99%    100.00%
system.ruby.Directory_Controller.E.GETX::total       121046                      
system.ruby.Directory_Controller.E.GETS  |      103397     24.86%     24.86% |      104507     25.13%     49.99% |      103106     24.79%     74.79% |      104849     25.21%    100.00%
system.ruby.Directory_Controller.E.GETS::total       415859                      
system.ruby.Directory_Controller.NO_B.UnblockS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.NO_B.UnblockS::total           14                      
system.ruby.Directory_Controller.NO_B.UnblockM |      134273     24.88%     24.88% |      135505     25.10%     49.98% |      134167     24.86%     74.84% |      135815     25.16%    100.00%
system.ruby.Directory_Controller.NO_B.UnblockM::total       539760                      
system.ruby.Directory_Controller.NO_B_W.Memory_Data |      133601     24.88%     24.88% |      134763     25.10%     49.98% |      133440     24.85%     74.84% |      135101     25.16%    100.00%
system.ruby.Directory_Controller.NO_B_W.Memory_Data::total       536905                      
system.ruby.Directory_Controller.WB.GETX |           2     40.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00%
system.ruby.Directory_Controller.WB.GETX::total            5                      
system.ruby.Directory_Controller.WB.GETS |           4      9.76%      9.76% |          13     31.71%     41.46% |          12     29.27%     70.73% |          12     29.27%    100.00%
system.ruby.Directory_Controller.WB.GETS::total           41                      
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean |       12116     24.96%     24.96% |       12155     25.04%     50.01% |       12000     24.72%     74.73% |       12264     25.27%    100.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean::total        48535                      
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty |       19868     24.74%     24.74% |       20232     25.19%     49.93% |       19880     24.75%     74.68% |       20340     25.32%    100.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty::total        80320                      
system.ruby.Directory_Controller.WB_E_W.Memory_Ack |       19868     24.74%     24.74% |       20232     25.19%     49.93% |       19880     24.75%     74.68% |       20340     25.32%    100.00%
system.ruby.Directory_Controller.WB_E_W.Memory_Ack::total        80320                      
system.ruby.L1Cache_Controller.Load      |      674218      6.46%      6.46% |      775297      7.42%     13.88% |      772195      7.39%     21.27% |      675600      6.47%     27.74% |      627445      6.01%     33.75% |        4200      0.04%     33.79% |        4200      0.04%     33.83% |      720488      6.90%     40.73% |      898557      8.60%     49.33% |      592999      5.68%     55.01% |      819524      7.85%     62.85% |      843849      8.08%     70.93% |      721040      6.90%     77.83% |      626740      6.00%     83.83% |      869642      8.33%     92.16% |      818761      7.84%    100.00%
system.ruby.L1Cache_Controller.Load::total     10444755                      
system.ruby.L1Cache_Controller.Ifetch    |     3745967      6.75%      6.75% |     4068769      7.33%     14.08% |     4057800      7.31%     21.40% |     3750743      6.76%     28.15% |     3595719      6.48%     34.63% |           0      0.00%     34.63% |           0      0.00%     34.63% |     3893040      7.02%     41.65% |     4420289      7.97%     49.62% |     3449293      6.22%     55.83% |     4204073      7.58%     63.41% |     4246843      7.65%     71.06% |     3895195      7.02%     78.08% |     3592824      6.47%     84.56% |     4367756      7.87%     92.43% |     4202287      7.57%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     55490598                      
system.ruby.L1Cache_Controller.Store     |      327661      6.47%      6.47% |      378673      7.47%     13.94% |      376979      7.44%     21.38% |      328441      6.48%     27.86% |      303870      6.00%     33.86% |        4200      0.08%     33.94% |        4200      0.08%     34.03% |      350795      6.92%     40.95% |      431041      8.51%     49.46% |      278043      5.49%     54.94% |      399644      7.89%     62.83% |      403696      7.97%     70.80% |      351229      6.93%     77.73% |      303321      5.99%     83.72% |      425705      8.40%     92.12% |      399242      7.88%    100.00%
system.ruby.L1Cache_Controller.Store::total      5066740                      
system.ruby.L1Cache_Controller.L2_Replacement |         305      0.24%      0.24% |        9946      7.72%      7.96% |        9463      7.34%     15.30% |         271      0.21%     15.51% |           6      0.00%     15.51% |           0      0.00%     15.51% |           0      0.00%     15.51% |        3001      2.33%     17.84% |       24322     18.88%     36.72% |           1      0.00%     36.72% |       17027     13.21%     49.93% |       18596     14.43%     64.37% |        3197      2.48%     66.85% |          95      0.07%     66.92% |       25747     19.98%     86.90% |       16878     13.10%    100.00%
system.ruby.L1Cache_Controller.L2_Replacement::total       128855                      
system.ruby.L1Cache_Controller.L1_to_L2  |       32016      5.28%      5.28% |       48655      8.02%     13.30% |       48992      8.08%     21.38% |       31884      5.26%     26.63% |       23576      3.89%     30.52% |           0      0.00%     30.52% |           0      0.00%     30.52% |       40246      6.64%     37.16% |       67663     11.16%     48.31% |       15556      2.56%     50.88% |       55864      9.21%     60.09% |       58279      9.61%     69.70% |       39515      6.51%     76.21% |       23377      3.85%     80.06% |       64492     10.63%     90.70% |       56427      9.30%    100.00%
system.ruby.L1Cache_Controller.L1_to_L2::total       606542                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D |        6218      7.34%      7.34% |        5963      7.04%     14.38% |        6007      7.09%     21.47% |        5787      6.83%     28.29% |        5090      6.01%     34.30% |           0      0.00%     34.30% |           0      0.00%     34.30% |        5991      7.07%     41.37% |        9786     11.55%     52.92% |        4938      5.83%     58.75% |        6017      7.10%     65.85% |        6168      7.28%     73.13% |        5884      6.94%     80.07% |        5074      5.99%     86.06% |        5897      6.96%     93.02% |        5913      6.98%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D::total        84733                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I |         182      2.72%      2.72% |         182      2.72%      5.45% |        1002     15.00%     20.45% |         232      3.47%     23.92% |         193      2.89%     26.81% |           0      0.00%     26.81% |           0      0.00%     26.81% |        1018     15.24%     42.05% |         978     14.64%     56.69% |         190      2.84%     59.54% |         169      2.53%     62.07% |        1004     15.03%     77.10% |         180      2.69%     79.79% |         192      2.87%     82.66% |         157      2.35%     85.01% |        1001     14.99%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I::total         6680                      
system.ruby.L1Cache_Controller.Complete_L2_to_L1 |        6400      7.00%      7.00% |        6145      6.72%     13.72% |        7009      7.67%     21.39% |        6019      6.58%     27.98% |        5283      5.78%     33.75% |           0      0.00%     33.75% |           0      0.00%     33.75% |        7009      7.67%     41.42% |       10764     11.78%     53.20% |        5128      5.61%     58.81% |        6186      6.77%     65.57% |        7172      7.85%     73.42% |        6064      6.63%     80.05% |        5266      5.76%     85.81% |        6054      6.62%     92.44% |        6914      7.56%    100.00%
system.ruby.L1Cache_Controller.Complete_L2_to_L1::total        91413                      
system.ruby.L1Cache_Controller.Other_GETX |      111847      6.11%      6.11% |      111421      6.08%     12.19% |      111511      6.09%     18.28% |      111761      6.10%     24.38% |      111712      6.10%     30.47% |      121599      6.64%     37.11% |      121599      6.64%     43.75% |      111868      6.11%     49.86% |      119629      6.53%     56.39% |      119578      6.53%     62.92% |      112383      6.13%     69.05% |      119640      6.53%     75.58% |      111666      6.10%     81.68% |      111895      6.11%     87.79% |      111322      6.08%     93.86% |      112429      6.14%    100.00%
system.ruby.L1Cache_Controller.Other_GETX::total      1831860                      
system.ruby.L1Cache_Controller.Other_GETS |      400677      6.40%      6.40% |      384215      6.13%     12.53% |      384643      6.14%     18.67% |      400513      6.39%     25.06% |      408131      6.51%     31.58% |      417287      6.66%     38.24% |      417287      6.66%     44.90% |      393032      6.27%     51.17% |      361620      5.77%     56.94% |      408131      6.51%     63.46% |      376094      6.00%     69.46% |      367390      5.86%     75.33% |      393028      6.27%     81.60% |      408131      6.51%     88.11% |      368383      5.88%     93.99% |      376203      6.01%    100.00%
system.ruby.L1Cache_Controller.Other_GETS::total      6264765                      
system.ruby.L1Cache_Controller.Ack       |      408662      5.05%      5.05% |      661982      8.18%     13.23% |      654212      8.08%     21.31% |      412412      5.10%     26.41% |      298877      3.69%     30.10% |       12621      0.16%     30.26% |       12621      0.16%     30.41% |      523022      6.46%     36.87% |      877787     10.85%     47.72% |      180887      2.23%     49.95% |      769367      9.51%     59.46% |      791072      9.77%     69.23% |      526112      6.50%     75.73% |      296132      3.66%     79.39% |      900947     11.13%     90.52% |      767042      9.48%    100.00%
system.ruby.L1Cache_Controller.Ack::total      8093755                      
system.ruby.L1Cache_Controller.Data      |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Data::total           14                      
system.ruby.L1Cache_Controller.Shared_Data |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Shared_Data::total           14                      
system.ruby.L1Cache_Controller.Exclusive_Data |       27249      5.05%      5.05% |       44137      8.18%     13.23% |       43619      8.08%     21.31% |       27499      5.09%     26.40% |       19930      3.69%     30.09% |         889      0.16%     30.26% |         889      0.16%     30.42% |       34873      6.46%     36.88% |       58524     10.84%     47.73% |       12064      2.24%     49.96% |       51296      9.50%     59.47% |       52743      9.77%     69.24% |       35079      6.50%     75.74% |       19747      3.66%     79.40% |       60068     11.13%     90.53% |       51141      9.47%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total       539747                      
system.ruby.L1Cache_Controller.Writeback_Ack |         305      0.24%      0.24% |        9946      7.72%      7.96% |        9463      7.34%     15.30% |         271      0.21%     15.51% |           6      0.00%     15.51% |           0      0.00%     15.51% |           0      0.00%     15.51% |        3001      2.33%     17.84% |       24322     18.88%     36.72% |           1      0.00%     36.72% |       17027     13.21%     49.93% |       18596     14.43%     64.37% |        3197      2.48%     66.85% |          95      0.07%     66.92% |       25747     19.98%     86.90% |       16878     13.10%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total       128855                      
system.ruby.L1Cache_Controller.All_acks  |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.All_acks::total           14                      
system.ruby.L1Cache_Controller.All_acks_no_sharers |       27250      5.05%      5.05% |       44138      8.18%     13.23% |       43620      8.08%     21.31% |       27500      5.09%     26.40% |       19931      3.69%     30.09% |         889      0.16%     30.26% |         889      0.16%     30.42% |       34874      6.46%     36.89% |       58525     10.84%     47.73% |       12065      2.24%     49.96% |       51297      9.50%     59.47% |       52744      9.77%     69.24% |       35080      6.50%     75.74% |       19748      3.66%     79.40% |       60069     11.13%     90.53% |       51142      9.47%    100.00%
system.ruby.L1Cache_Controller.All_acks_no_sharers::total       539761                      
system.ruby.L1Cache_Controller.I.Load    |       15504      3.91%      3.91% |       31959      8.05%     11.96% |       31529      7.94%     19.90% |       15669      3.95%     23.85% |        8051      2.03%     25.88% |         364      0.09%     25.97% |         364      0.09%     26.06% |       23147      5.83%     31.89% |       54527     13.74%     45.63% |        8051      2.03%     47.66% |       40070     10.10%     57.75% |       48769     12.29%     70.04% |       23150      5.83%     75.87% |        8051      2.03%     77.90% |       47769     12.03%     89.93% |       39955     10.07%    100.00%
system.ruby.L1Cache_Controller.I.Load::total       396929                      
system.ruby.L1Cache_Controller.I.Ifetch  |        1470      7.09%      7.09% |        1477      7.13%     14.22% |        1479      7.14%     21.36% |        1469      7.09%     28.45% |        1469      7.09%     35.54% |           0      0.00%     35.54% |           0      0.00%     35.54% |        1472      7.10%     42.64% |        1504      7.26%     49.90% |        1469      7.09%     56.99% |        1487      7.18%     64.16% |        1492      7.20%     71.36% |        1473      7.11%     78.47% |        1469      7.09%     85.56% |        1499      7.23%     92.80% |        1493      7.20%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total        20722                      
system.ruby.L1Cache_Controller.I.Store   |       10276      8.42%      8.42% |       10702      8.76%     17.18% |       10612      8.69%     25.87% |       10362      8.49%     34.36% |       10411      8.53%     42.88% |         525      0.43%     43.31% |         525      0.43%     43.74% |       10255      8.40%     52.14% |        2494      2.04%     54.18% |        2545      2.08%     56.27% |        9740      7.98%     64.24% |        2483      2.03%     66.28% |       10457      8.56%     74.84% |       10228      8.38%     83.22% |       10801      8.85%     92.06% |        9694      7.94%    100.00%
system.ruby.L1Cache_Controller.I.Store::total       122110                      
system.ruby.L1Cache_Controller.I.Other_GETX |      111797      6.11%      6.11% |      111371      6.08%     12.19% |      111461      6.09%     18.28% |      111711      6.10%     24.38% |      111662      6.10%     30.48% |      121410      6.63%     37.11% |      121410      6.63%     43.74% |      111818      6.11%     49.85% |      119579      6.53%     56.38% |      119528      6.53%     62.91% |      112333      6.14%     69.05% |      119590      6.53%     75.58% |      111616      6.10%     81.67% |      111845      6.11%     87.78% |      111272      6.08%     93.86% |      112379      6.14%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETX::total      1830782                      
system.ruby.L1Cache_Controller.I.Other_GETS |      400625      6.40%      6.40% |      384163      6.13%     12.53% |      384591      6.14%     18.67% |      400461      6.39%     25.07% |      408079      6.52%     31.58% |      416755      6.65%     38.24% |      416755      6.65%     44.89% |      392980      6.27%     51.16% |      361568      5.77%     56.94% |      408079      6.52%     63.45% |      376042      6.00%     69.46% |      367338      5.87%     75.32% |      392976      6.27%     81.60% |      408079      6.52%     88.11% |      368331      5.88%     93.99% |      376151      6.01%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETS::total      6262973                      
system.ruby.L1Cache_Controller.S.Store   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           14                      
system.ruby.L1Cache_Controller.O.Other_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Other_GETX::total           14                      
system.ruby.L1Cache_Controller.M.Load    |      192572      7.11%      7.11% |      192830      7.12%     14.24% |      192721      7.12%     21.35% |      192709      7.12%     28.47% |      192752      7.12%     35.59% |        3836      0.14%     35.73% |        3836      0.14%     35.88% |      192672      7.12%     42.99% |      193309      7.14%     50.13% |      192718      7.12%     57.25% |      192775      7.12%     64.37% |      193120      7.13%     71.51% |      192827      7.12%     78.63% |      192777      7.12%     85.75% |      192816      7.12%     92.87% |      193011      7.13%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      2707281                      
system.ruby.L1Cache_Controller.M.Ifetch  |     3744315      6.75%      6.75% |     4067110      7.33%     14.08% |     4055317      7.31%     21.40% |     3749042      6.76%     28.16% |     3594057      6.48%     34.64% |           0      0.00%     34.64% |           0      0.00%     34.64% |     3890550      7.01%     41.65% |     4417807      7.97%     49.62% |     3447634      6.22%     55.83% |     4202417      7.58%     63.41% |     4244347      7.65%     71.06% |     3893542      7.02%     78.08% |     3591163      6.47%     84.56% |     4366100      7.87%     92.43% |     4199793      7.57%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total     55463194                      
system.ruby.L1Cache_Controller.M.Store   |        8025      2.76%      2.76% |       24404      8.40%     11.16% |       24004      8.26%     19.42% |        8192      2.82%     22.23% |         577      0.20%     22.43% |           0      0.00%     22.43% |           0      0.00%     22.43% |       15649      5.38%     27.82% |       46883     16.13%     43.95% |         577      0.20%     44.15% |       32482     11.18%     55.32% |       41161     14.16%     69.48% |       15630      5.38%     74.86% |         577      0.20%     75.06% |       40141     13.81%     88.87% |       32352     11.13%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       290654                      
system.ruby.L1Cache_Controller.M.L2_Replacement |         196      0.40%      0.40% |        4812      9.91%     10.32% |        4582      9.44%     19.76% |         198      0.41%     20.17% |           6      0.01%     20.18% |           0      0.00%     20.18% |           0      0.00%     20.18% |        1626      3.35%     23.53% |        7528     15.51%     39.04% |           0      0.00%     39.04% |        6446     13.28%     52.32% |        6878     14.17%     66.49% |        1799      3.71%     70.20% |          50      0.10%     70.30% |        8035     16.56%     86.86% |        6379     13.14%    100.00%
system.ruby.L1Cache_Controller.M.L2_Replacement::total        48535                      
system.ruby.L1Cache_Controller.M.L1_to_L2 |       12055      7.02%      7.02% |       12031      7.00%     14.02% |       12840      7.47%     21.49% |       11970      6.97%     28.46% |       11851      6.90%     35.36% |           0      0.00%     35.36% |           0      0.00%     35.36% |       12839      7.47%     42.83% |       12748      7.42%     50.25% |       11866      6.91%     57.16% |       12093      7.04%     64.19% |       12847      7.48%     71.67% |       11868      6.91%     78.58% |       11827      6.88%     85.46% |       12141      7.07%     92.53% |       12837      7.47%    100.00%
system.ruby.L1Cache_Controller.M.L1_to_L2::total       171813                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D |        3564      7.37%      7.37% |        3507      7.25%     14.63% |        3500      7.24%     21.87% |        3431      7.10%     28.96% |        3355      6.94%     35.90% |           0      0.00%     35.90% |           0      0.00%     35.90% |        3501      7.24%     43.15% |        3356      6.94%     50.09% |        3389      7.01%     57.10% |        3546      7.34%     64.43% |        3468      7.17%     71.61% |        3356      6.94%     78.55% |        3330      6.89%     85.44% |        3584      7.41%     92.85% |        3455      7.15%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D::total        48342                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I |         182      2.72%      2.72% |         182      2.72%      5.45% |        1002     15.00%     20.45% |         232      3.47%     23.92% |         193      2.89%     26.81% |           0      0.00%     26.81% |           0      0.00%     26.81% |        1018     15.24%     42.05% |         978     14.64%     56.69% |         190      2.84%     59.54% |         169      2.53%     62.07% |        1004     15.03%     77.10% |         180      2.69%     79.79% |         192      2.87%     82.66% |         157      2.35%     85.01% |        1001     14.99%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I::total         6680                      
system.ruby.L1Cache_Controller.M.Other_GETX |          50      4.70%      4.70% |          50      4.70%      9.40% |          50      4.70%     14.10% |          50      4.70%     18.80% |          50      4.70%     23.50% |         182     17.11%     40.60% |         182     17.11%     57.71% |          50      4.70%     62.41% |          50      4.70%     67.11% |          50      4.70%     71.80% |          50      4.70%     76.50% |          50      4.70%     81.20% |          50      4.70%     85.90% |          50      4.70%     90.60% |          50      4.70%     95.30% |          50      4.70%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETX::total         1064                      
system.ruby.L1Cache_Controller.M.Other_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETS::total           14                      
system.ruby.L1Cache_Controller.MM.Load   |      461617      6.35%      6.35% |      546013      7.51%     13.85% |      543382      7.47%     21.32% |      462945      6.36%     27.69% |      422524      5.81%     33.50% |           0      0.00%     33.50% |           0      0.00%     33.50% |      500216      6.88%     40.38% |      642013      8.83%     49.20% |      387979      5.33%     54.54% |      581997      8.00%     62.54% |      596612      8.20%     70.74% |      500723      6.88%     77.63% |      421801      5.80%     83.43% |      624344      8.58%     92.01% |      581215      7.99%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total      7273381                      
system.ruby.L1Cache_Controller.MM.Store  |      307659      6.64%      6.64% |      342094      7.38%     14.01% |      340913      7.35%     21.37% |      308376      6.65%     28.02% |      291909      6.30%     34.31% |        3675      0.08%     34.39% |        3675      0.08%     34.47% |      323352      6.97%     41.45% |      380582      8.21%     49.66% |      274233      5.91%     55.57% |      356076      7.68%     63.25% |      359220      7.75%     71.00% |      323595      6.98%     77.98% |      291552      6.29%     84.27% |      373575      8.06%     92.32% |      355853      7.68%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total      4636339                      
system.ruby.L1Cache_Controller.MM.L2_Replacement |         109      0.14%      0.14% |        5134      6.39%      6.53% |        4881      6.08%     12.60% |          73      0.09%     12.70% |           0      0.00%     12.70% |           0      0.00%     12.70% |           0      0.00%     12.70% |        1375      1.71%     14.41% |       16794     20.91%     35.32% |           1      0.00%     35.32% |       10581     13.17%     48.49% |       11718     14.59%     63.08% |        1398      1.74%     64.82% |          45      0.06%     64.88% |       17712     22.05%     86.93% |       10499     13.07%    100.00%
system.ruby.L1Cache_Controller.MM.L2_Replacement::total        80320                      
system.ruby.L1Cache_Controller.MM.L1_to_L2 |       19961      4.59%      4.59% |       36624      8.42%     13.02% |       36152      8.32%     21.33% |       19914      4.58%     25.91% |       11725      2.70%     28.61% |           0      0.00%     28.61% |           0      0.00%     28.61% |       27407      6.30%     34.91% |       54915     12.63%     47.55% |        3690      0.85%     48.40% |       43771     10.07%     58.46% |       45432     10.45%     68.91% |       27647      6.36%     75.27% |       11550      2.66%     77.93% |       52351     12.04%     89.97% |       43590     10.03%    100.00%
system.ruby.L1Cache_Controller.MM.L1_to_L2::total       434729                      
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D |        2654      7.29%      7.29% |        2456      6.75%     14.04% |        2507      6.89%     20.93% |        2356      6.47%     27.41% |        1735      4.77%     32.17% |           0      0.00%     32.17% |           0      0.00%     32.17% |        2490      6.84%     39.02% |        6430     17.67%     56.68% |        1549      4.26%     60.94% |        2471      6.79%     67.73% |        2700      7.42%     75.15% |        2528      6.95%     82.10% |        1744      4.79%     86.89% |        2313      6.36%     93.25% |        2458      6.75%    100.00%
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D::total        36391                      
system.ruby.L1Cache_Controller.MM.Other_GETS |          52      2.92%      2.92% |          52      2.92%      5.85% |          52      2.92%      8.77% |          52      2.92%     11.70% |          52      2.92%     14.62% |         525     29.53%     44.15% |         525     29.53%     73.68% |          52      2.92%     76.60% |          52      2.92%     79.53% |          52      2.92%     82.45% |          52      2.92%     85.38% |          52      2.92%     88.30% |          52      2.92%     91.23% |          52      2.92%     94.15% |          52      2.92%     97.08% |          52      2.92%    100.00%
system.ruby.L1Cache_Controller.MM.Other_GETS::total         1778                      
system.ruby.L1Cache_Controller.MR.Load   |        3556      7.37%      7.37% |        3498      7.25%     14.63% |        3492      7.24%     21.87% |        3422      7.10%     28.97% |        3347      6.94%     35.91% |           0      0.00%     35.91% |           0      0.00%     35.91% |        3492      7.24%     43.15% |        3347      6.94%     50.09% |        3381      7.01%     57.10% |        3537      7.33%     64.44% |        3459      7.17%     71.61% |        3347      6.94%     78.55% |        3322      6.89%     85.44% |        3575      7.41%     92.85% |        3446      7.15%    100.00%
system.ruby.L1Cache_Controller.MR.Load::total        48221                      
system.ruby.L1Cache_Controller.MR.Ifetch |         182      2.72%      2.72% |         182      2.72%      5.45% |        1002     15.00%     20.45% |         232      3.47%     23.92% |         193      2.89%     26.81% |           0      0.00%     26.81% |           0      0.00%     26.81% |        1018     15.24%     42.05% |         978     14.64%     56.69% |         190      2.84%     59.54% |         169      2.53%     62.07% |        1004     15.03%     77.10% |         180      2.69%     79.79% |         192      2.87%     82.66% |         157      2.35%     85.01% |        1001     14.99%    100.00%
system.ruby.L1Cache_Controller.MR.Ifetch::total         6680                      
system.ruby.L1Cache_Controller.MR.Store  |           8      6.61%      6.61% |           9      7.44%     14.05% |           8      6.61%     20.66% |           9      7.44%     28.10% |           8      6.61%     34.71% |           0      0.00%     34.71% |           0      0.00%     34.71% |           9      7.44%     42.15% |           9      7.44%     49.59% |           8      6.61%     56.20% |           9      7.44%     63.64% |           9      7.44%     71.07% |           9      7.44%     78.51% |           8      6.61%     85.12% |           9      7.44%     92.56% |           9      7.44%    100.00%
system.ruby.L1Cache_Controller.MR.Store::total          121                      
system.ruby.L1Cache_Controller.MMR.Load  |         969      5.13%      5.13% |         993      5.25%     10.38% |        1068      5.65%     16.03% |         855      4.52%     20.55% |         771      4.08%     24.63% |           0      0.00%     24.63% |           0      0.00%     24.63% |         961      5.08%     29.71% |        5361     28.36%     58.07% |         870      4.60%     62.67% |        1138      6.02%     68.69% |        1878      9.93%     78.63% |         991      5.24%     83.87% |         789      4.17%     88.04% |        1135      6.00%     94.05% |        1125      5.95%    100.00%
system.ruby.L1Cache_Controller.MMR.Load::total        18904                      
system.ruby.L1Cache_Controller.MMR.Store |        1685      9.64%      9.64% |        1463      8.37%     18.00% |        1439      8.23%     26.23% |        1501      8.58%     34.81% |         964      5.51%     40.33% |           0      0.00%     40.33% |           0      0.00%     40.33% |        1529      8.74%     49.07% |        1069      6.11%     55.18% |         679      3.88%     59.07% |        1333      7.62%     66.69% |         822      4.70%     71.39% |        1537      8.79%     80.18% |         955      5.46%     85.64% |        1178      6.74%     92.38% |        1333      7.62%    100.00%
system.ruby.L1Cache_Controller.MMR.Store::total        17487                      
system.ruby.L1Cache_Controller.IM.Ack    |      153870      8.43%      8.43% |      160288      8.79%     17.22% |      158920      8.71%     25.93% |      155170      8.50%     34.43% |      155879      8.54%     42.98% |        5807      0.32%     43.30% |        5696      0.31%     43.61% |      153619      8.42%     52.03% |       37250      2.04%     54.07% |       37902      2.08%     56.15% |      145897      8.00%     64.14% |       37089      2.03%     66.18% |      156695      8.59%     74.77% |      153254      8.40%     83.17% |      161853      8.87%     92.04% |      145284      7.96%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total      1824473                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |       10276      8.42%      8.42% |       10702      8.76%     17.18% |       10612      8.69%     25.87% |       10362      8.49%     34.36% |       10411      8.53%     42.88% |         525      0.43%     43.31% |         525      0.43%     43.74% |       10255      8.40%     52.14% |        2494      2.04%     54.18% |        2545      2.08%     56.27% |        9740      7.98%     64.24% |        2483      2.03%     66.28% |       10457      8.56%     74.84% |       10228      8.38%     83.22% |       10801      8.85%     92.06% |        9694      7.94%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total       122110                      
system.ruby.L1Cache_Controller.SM.Ack    |           4      4.44%      4.44% |           7      7.78%     12.22% |           5      5.56%     17.78% |           4      4.44%     22.22% |           4      4.44%     26.67% |           0      0.00%     26.67% |           0      0.00%     26.67% |           4      4.44%     31.11% |          10     11.11%     42.22% |           3      3.33%     45.56% |           8      8.89%     54.44% |           8      8.89%     63.33% |           6      6.67%     70.00% |           9     10.00%     80.00% |          10     11.11%     91.11% |           8      8.89%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           90                      
system.ruby.L1Cache_Controller.SM.Data   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SM.Data::total           14                      
system.ruby.L1Cache_Controller.ISM.Ack   |          10      9.43%      9.43% |           7      6.60%     16.04% |           9      8.49%     24.53% |          10      9.43%     33.96% |          10      9.43%     43.40% |           0      0.00%     43.40% |           0      0.00%     43.40% |          10      9.43%     52.83% |           4      3.77%     56.60% |          11     10.38%     66.98% |           6      5.66%     72.64% |           6      5.66%     78.30% |           8      7.55%     85.85% |           5      4.72%     90.57% |           4      3.77%     94.34% |           6      5.66%    100.00%
system.ruby.L1Cache_Controller.ISM.Ack::total          106                      
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers::total           14                      
system.ruby.L1Cache_Controller.M_W.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total            2                      
system.ruby.L1Cache_Controller.M_W.Ack   |         703      6.26%      6.26% |         669      5.96%     12.22% |         654      5.82%     18.04% |         662      5.90%     23.94% |         736      6.55%     30.49% |        1759     15.66%     46.16% |        1832     16.31%     62.47% |         511      4.55%     67.02% |         398      3.54%     70.57% |         702      6.25%     76.82% |         573      5.10%     81.92% |         434      3.86%     85.79% |         385      3.43%     89.22% |         357      3.18%     92.39% |         513      4.57%     96.96% |         341      3.04%    100.00%
system.ruby.L1Cache_Controller.M_W.Ack::total        11229                      
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers |       16973      4.06%      4.06% |       33435      8.01%     12.07% |       33007      7.90%     19.97% |       17137      4.10%     24.08% |        9519      2.28%     26.36% |         364      0.09%     26.44% |         364      0.09%     26.53% |       24618      5.89%     32.42% |       56030     13.42%     45.84% |        9519      2.28%     48.12% |       41554      9.95%     58.07% |       50260     12.03%     70.10% |       24622      5.90%     76.00% |        9519      2.28%     78.28% |       49267     11.80%     90.08% |       41447      9.92%    100.00%
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers::total       417635                      
system.ruby.L1Cache_Controller.MM_W.Store |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total            7                      
system.ruby.L1Cache_Controller.MM_W.Ack  |         244      3.99%      3.99% |         216      3.53%      7.52% |         234      3.83%     11.35% |         234      3.83%     15.18% |         260      4.25%     19.43% |        1718     28.10%     47.54% |        1829     29.92%     77.46% |         180      2.94%     80.40% |         134      2.19%     82.59% |         247      4.04%     86.64% |         177      2.90%     89.53% |         130      2.13%     91.66% |         134      2.19%     93.85% |         140      2.29%     96.14% |         136      2.22%     98.36% |         100      1.64%    100.00%
system.ruby.L1Cache_Controller.MM_W.Ack::total         6113                      
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers |       10276      8.42%      8.42% |       10702      8.76%     17.18% |       10612      8.69%     25.87% |       10362      8.49%     34.36% |       10411      8.53%     42.88% |         525      0.43%     43.31% |         525      0.43%     43.74% |       10255      8.40%     52.14% |        2494      2.04%     54.18% |        2545      2.08%     56.27% |        9742      7.98%     64.24% |        2483      2.03%     66.28% |       10457      8.56%     74.84% |       10228      8.38%     83.22% |       10801      8.85%     92.06% |        9694      7.94%    100.00%
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers::total       122112                      
system.ruby.L1Cache_Controller.IS.Ack    |      253822      4.06%      4.06% |      500785      8.01%     12.07% |      494382      7.91%     19.98% |      256321      4.10%     24.08% |      141981      2.27%     26.35% |        3337      0.05%     26.40% |        3264      0.05%     26.46% |      368691      5.90%     32.35% |      839985     13.44%     45.79% |      142012      2.27%     48.06% |      622697      9.96%     58.02% |      753398     12.05%     70.07% |      368877      5.90%     75.97% |      142361      2.28%     78.25% |      738425     11.81%     90.06% |      621297      9.94%    100.00%
system.ruby.L1Cache_Controller.IS.Ack::total      6251635                      
system.ruby.L1Cache_Controller.IS.Shared_Data |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.IS.Shared_Data::total           14                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |       16973      4.06%      4.06% |       33435      8.01%     12.07% |       33007      7.90%     19.97% |       17137      4.10%     24.08% |        9519      2.28%     26.36% |         364      0.09%     26.44% |         364      0.09%     26.53% |       24618      5.89%     32.42% |       56030     13.42%     45.84% |        9519      2.28%     48.12% |       41556      9.95%     58.07% |       50260     12.03%     70.10% |       24622      5.90%     76.00% |        9519      2.28%     78.28% |       49267     11.80%     90.08% |       41447      9.92%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total       417637                      
system.ruby.L1Cache_Controller.SS.Ack    |           9      8.26%      8.26% |          10      9.17%     17.43% |           8      7.34%     24.77% |          11     10.09%     34.86% |           7      6.42%     41.28% |           0      0.00%     41.28% |           0      0.00%     41.28% |           7      6.42%     47.71% |           6      5.50%     53.21% |          10      9.17%     62.39% |           9      8.26%     70.64% |           7      6.42%     77.06% |           7      6.42%     83.49% |           6      5.50%     88.99% |           6      5.50%     94.50% |           6      5.50%    100.00%
system.ruby.L1Cache_Controller.SS.Ack::total          109                      
system.ruby.L1Cache_Controller.SS.All_acks |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SS.All_acks::total           14                      
system.ruby.L1Cache_Controller.MI.Load   |           0      0.00%      0.00% |           4     10.26%     10.26% |           3      7.69%     17.95% |           0      0.00%     17.95% |           0      0.00%     17.95% |           0      0.00%     17.95% |           0      0.00%     17.95% |           0      0.00%     17.95% |           0      0.00%     17.95% |           0      0.00%     17.95% |           7     17.95%     35.90% |          11     28.21%     64.10% |           2      5.13%     69.23% |           0      0.00%     69.23% |           3      7.69%     76.92% |           9     23.08%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total           39                      
system.ruby.L1Cache_Controller.MI.Ifetch |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Ifetch::total            2                      
system.ruby.L1Cache_Controller.MI.Store  |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     40.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           2     40.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Store::total            5                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack |         305      0.24%      0.24% |        9946      7.72%      7.96% |        9463      7.34%     15.30% |         271      0.21%     15.51% |           6      0.00%     15.51% |           0      0.00%     15.51% |           0      0.00%     15.51% |        3001      2.33%     17.84% |       24322     18.88%     36.72% |           1      0.00%     36.72% |       17027     13.21%     49.93% |       18596     14.43%     64.37% |        3197      2.48%     66.85% |          95      0.07%     66.92% |       25747     19.98%     86.90% |       16878     13.10%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack::total       128855                      
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1 |        3746      6.81%      6.81% |        3689      6.70%     13.51% |        4502      8.18%     21.69% |        3663      6.66%     28.35% |        3548      6.45%     34.80% |           0      0.00%     34.80% |           0      0.00%     34.80% |        4519      8.21%     43.01% |        4334      7.88%     50.89% |        3579      6.50%     57.40% |        3715      6.75%     64.15% |        4472      8.13%     72.27% |        3536      6.43%     78.70% |        3522      6.40%     85.10% |        3741      6.80%     91.90% |        4456      8.10%    100.00%
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1::total        55022                      
system.ruby.L1Cache_Controller.MMT.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MMT.Store::total            1                      
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1 |        2654      7.29%      7.29% |        2456      6.75%     14.04% |        2507      6.89%     20.93% |        2356      6.47%     27.41% |        1735      4.77%     32.17% |           0      0.00%     32.17% |           0      0.00%     32.17% |        2490      6.84%     39.02% |        6430     17.67%     56.68% |        1549      4.26%     60.94% |        2471      6.79%     67.73% |        2700      7.42%     75.15% |        2528      6.95%     82.10% |        1744      4.79%     86.89% |        2313      6.36%     93.25% |        2458      6.75%    100.00%
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1::total        36391                      

---------- End Simulation Statistics   ----------
