Analysis & Synthesis Status : Successful - Fri Aug 19 15:16:25 2016
Quartus Prime Version : 16.0.0 Build 211 04/27/2016 SJ Standard Edition
Revision Name : DE1_SoC_SDRAM_RTL_Test
Top-level Entity Name : DE1_SoC_SDRAM_RTL_Test
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 3248
Total pins : 241
Total virtual pins : 0
Total block memory bits : 1,474,560
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 2
Total DLLs : 0
