FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UNNUSED_MZ<0>";
2"UNNUSED_MZ<1>";
3"GND\G";
4"UNNUSED_MZ<2>";
5"UNNUSED_MZ<3>";
6"UNNUSED_MZ<4>";
7"UNNUSED_MZ<5>";
8"UNNUSED_MZ<6>";
9"UNNUSED_MZ<7>";
10"UNNUSED_MZ<12>";
11"UNNUSED_MZ<13>";
12"UNNUSED_MZ<14>";
13"UNNUSED_MZ<15>";
14"UNNUSED_MZ<10>";
15"UNNUSED_MZ<11>";
16"UNNUSED_MZ<8>";
17"UNNUSED_MZ<9>";
18"GND\G";
%"CONN16"
"1","(-425,3725)","0","misc","I1";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,225,125,-200";
"16"18;
"15"9;
"14"18;
"13"8;
"12"18;
"11"7;
"10"18;
"9"6;
"8"18;
"7"5;
"6"18;
"5"4;
"4"18;
"3"2;
"2"18;
"1"1;
%"INPORT"
"1","(-1250,2900)","0","standard","I10";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"13;
%"INPORT"
"1","(-1250,3725)","0","standard","I11";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"6;
%"INPORT"
"1","(-1250,3675)","0","standard","I12";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"7;
%"INPORT"
"1","(-1250,3625)","0","standard","I13";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"8;
%"INPORT"
"1","(-1250,3575)","0","standard","I14";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"9;
%"INPORT"
"1","(-1250,3925)","0","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"1;
%"INPORT"
"1","(-1250,3875)","0","standard","I16";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"2;
%"INPORT"
"1","(-1250,3825)","0","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"INPORT"
"1","(-1250,3775)","0","standard","I18";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"5;
%"CONN16"
"1","(-425,3050)","0","misc","I2";
;
CDS_LMAN_SYM_OUTLINE"-125,225,125,-200"
CDS_LIB"misc";
"16"3;
"15"13;
"14"3;
"13"12;
"12"3;
"11"11;
"10"3;
"9"10;
"8"3;
"7"15;
"6"3;
"5"14;
"4"3;
"3"17;
"2"3;
"1"16;
%"INPORT"
"1","(-1250,3250)","0","standard","I3";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"16;
%"INPORT"
"1","(-1250,3200)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"17;
%"INPORT"
"1","(-1250,3100)","0","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"15;
%"INPORT"
"1","(-1250,3150)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"14;
%"INPORT"
"1","(-1250,3050)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"10;
%"INPORT"
"1","(-1250,3000)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"11;
%"INPORT"
"1","(-1250,2950)","0","standard","I9";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"12;
END.
