#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun May 02 02:04:33 2021
# Process ID: 17084
# Log file: D:/Work Zone/FPGA/TX/TX_UART_Module/planAhead_run_4/planAhead.log
# Journal file: D:/Work Zone/FPGA/TX/TX_UART_Module/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/Work Zone/FPGA/TX/TX_UART_Module/pa.fromHdl.tcl}
# create_project -name TX_UART_Module -dir "D:/Work Zone/FPGA/TX/TX_UART_Module/planAhead_run_4" -part xc6slx45tfgg484-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "TOP.ucf" [current_fileset -constrset]
Adding file 'D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ipcore_dir/clk_gen.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {RX_MODULE.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {LED_CTR.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Rest Of sessions/uart_baud_gen/uart_baud_gen.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../Rest Of sessions/uart_baud_gen/meta_harden.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {TOP.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top TOP $srcset
# add_files [list {TOP.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/LogicAnalyzer.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx45tfgg484-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/Work Zone/FPGA/TX/TX_UART_Module/RX_MODULE.v" into library work
Analyzing Verilog file "D:/Work Zone/FPGA/TX/TX_UART_Module/LED_CTR.v" into library work
Analyzing Verilog file "D:/Work Zone/FPGA/TX/TX_UART_Module/ipcore_dir/clk_gen.v" into library work
Analyzing Verilog file "D:/Work Zone/FPGA/Rest Of sessions/uart_baud_gen/uart_baud_gen.v" into library work
Analyzing Verilog file "D:/Work Zone/FPGA/Rest Of sessions/uart_baud_gen/meta_harden.v" into library work
Analyzing Verilog file "D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.v" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lxt/xc6slx45t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lxt/xc6slx45t/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lxt/xc6slx45t/fgg484/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'D_Switches[2]' [D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.ucf:3]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'D_Switches[1]' [D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.ucf:4]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'D_Switches[0]' [D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.ucf:5]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Data_sent' [D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.ucf:9]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'TX_ACTIVE' [D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.ucf:10]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'TX_EN' [D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.ucf:11]
Finished Parsing UCF File [D:/Work Zone/FPGA/TX/TX_UART_Module/TOP.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: d0a1eb56
open_rtl_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 900.180 ; gain = 175.758
update_compile_order -fileset sim_1
startgroup
set_property package_pin H8 [get_ports rx_id]
endgroup
set_property is_loc_fixed false [get_ports [list  rx_id]]
set_property package_pin "" [get_ports [list  TX]]
startgroup
set_property package_pin H17 [get_ports rx_id]
endgroup
startgroup
set_property package_pin H8 [get_ports reset]
endgroup
startgroup
set_property package_pin B21 [get_ports TX]
endgroup
set_property is_loc_fixed false [get_ports [list  TX]]
set_property is_loc_fixed true [get_ports [list  TX]]
startgroup
set_property package_pin D17 [get_ports {Leds[0]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {Leds[0]}]]
set_property is_loc_fixed true [get_ports [list  {Leds[0]}]]
startgroup
set_property package_pin AB4 [get_ports {Leds[1]}]
endgroup
startgroup
set_property package_pin D21 [get_ports {Leds[2]}]
endgroup
startgroup
set_property package_pin W15 [get_ports {Leds[3]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/Work Zone/FPGA/TX/TX_UART_Module\planAhead_pid17084.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun May 02 02:08:59 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
