Info: constrained 'LED' to bel 'X13/Y11/io1'
Info: constrained 'CLK' to bel 'X0/Y8/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       12 LCs used as LUT4 only
Info:       27 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        0 LCs used as DFF only
Info: Packing carries..
Info:        1 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 27)
Info: promoting $abc$392$auto$rtlil.cc:1969:NotGate$338 [reset] (fanout 26)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0x10613208

Info: Annotating ports with timing budgets for target frequency 36.00 MHz
Info: Checksum: 0x44da930a

Info: Device utilisation:
Info: 	         ICESTORM_LC:    43/ 1280     3%
Info: 	        ICESTORM_RAM:     0/   16     0%
Info: 	               SB_IO:     2/  112     1%
Info: 	               SB_GB:     2/    8    25%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 2 cells based on constraints.
Info: Creating initial analytic placement for 19 cells, random placement wirelen = 596.
Info:     at initial placer iter 0, wirelen = 27
Info:     at initial placer iter 1, wirelen = 26
Info:     at initial placer iter 2, wirelen = 26
Info:     at initial placer iter 3, wirelen = 26
Info: Running main analytical placer.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 24, spread = 96, legal = 105; time = 0.00s
Info:     at iteration #1, type SB_GB: wirelen solved = 103, spread = 103, legal = 106; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 24, spread = 93, legal = 92; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 26, spread = 90, legal = 92; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 89, spread = 89, legal = 92; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 23, spread = 89, legal = 93; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 22, spread = 77, legal = 82; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 79, spread = 79, legal = 82; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 25, spread = 82, legal = 87; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 22, spread = 85, legal = 88; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 85, spread = 85, legal = 88; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 49, spread = 66, legal = 71; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 23, spread = 82, legal = 85; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 83, spread = 83, legal = 85; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 25, spread = 75, legal = 79; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 28, spread = 78, legal = 79; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 76, spread = 76, legal = 79; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 28, spread = 77, legal = 83; time = 0.00s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 29, spread = 70, legal = 72; time = 0.00s
Info:     at iteration #7, type SB_GB: wirelen solved = 71, spread = 71, legal = 72; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 30, spread = 79, legal = 81; time = 0.00s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 30, spread = 68, legal = 75; time = 0.01s
Info:     at iteration #8, type SB_GB: wirelen solved = 74, spread = 74, legal = 75; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 30, spread = 76, legal = 81; time = 0.00s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 30, spread = 70, legal = 74; time = 0.00s
Info:     at iteration #9, type SB_GB: wirelen solved = 72, spread = 72, legal = 74; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 33, spread = 80, legal = 85; time = 0.00s
Info: HeAP Placer Time: 0.07s
Info:   of which solving equations: 0.03s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 20, wirelen = 71
Info:   at iteration #5: temp = 0.000000, timing cost = 20, wirelen = 56
Info:   at iteration #10: temp = 0.000000, timing cost = 30, wirelen = 51
Info:   at iteration #12: temp = 0.000000, timing cost = 30, wirelen = 50 
Info: SA placement time 0.03s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 108.57 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 1.66 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 18566,  18944) |************************** 
Info: [ 18944,  19322) |* 
Info: [ 19322,  19700) |**** 
Info: [ 19700,  20078) |** 
Info: [ 20078,  20456) |** 
Info: [ 20456,  20834) |* 
Info: [ 20834,  21212) |** 
Info: [ 21212,  21590) |**** 
Info: [ 21590,  21968) |** 
Info: [ 21968,  22346) |** 
Info: [ 22346,  22724) | 
Info: [ 22724,  23102) |** 
Info: [ 23102,  23480) |** 
Info: [ 23480,  23858) |** 
Info: [ 23858,  24236) | 
Info: [ 24236,  24614) | 
Info: [ 24614,  24992) | 
Info: [ 24992,  25370) | 
Info: [ 25370,  25748) |*************************** 
Info: [ 25748,  26126) |* 
Info: Checksum: 0x1267b60b

Info: Routing..
Info: Setting up routing queue.
Info: Routing 136 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        148 |       11        116 |   11   116 |         0|       0.13       0.13|
Info: Routing complete.
Info: Router1 time 0.13s
Info: Checksum: 0x6ababc6c

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source $auto$alumacc.cc:474:replace_alu$15.slice[0].adder_LC.O
Info:  1.4  2.2    Net counter[0] budget 21.157000 ns (12,10) -> (11,8)
Info:                Sink $nextpnr_ICESTORM_LC_0.I1
Info:                Defined in:
Info:                  blink.v:6
Info:  0.4  2.6  Source $nextpnr_ICESTORM_LC_0.COUT
Info:  0.0  2.6    Net $nextpnr_ICESTORM_LC_0$O budget 0.000000 ns (11,8) -> (11,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[1].carry$CARRY.CIN
Info:  0.2  2.8  Source $auto$alumacc.cc:474:replace_alu$15.slice[1].carry$CARRY.COUT
Info:  0.0  2.8    Net $auto$alumacc.cc:474:replace_alu$15.C[2] budget 0.000000 ns (11,8) -> (11,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[2].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  3.0  Source $auto$alumacc.cc:474:replace_alu$15.slice[2].adder_LC.COUT
Info:  0.0  3.0    Net $auto$alumacc.cc:474:replace_alu$15.C[3] budget 0.000000 ns (11,8) -> (11,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[3].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  3.1  Source $auto$alumacc.cc:474:replace_alu$15.slice[3].adder_LC.COUT
Info:  0.0  3.1    Net $auto$alumacc.cc:474:replace_alu$15.C[4] budget 0.000000 ns (11,8) -> (11,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[4].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  3.3  Source $auto$alumacc.cc:474:replace_alu$15.slice[4].adder_LC.COUT
Info:  0.0  3.3    Net $auto$alumacc.cc:474:replace_alu$15.C[5] budget 0.000000 ns (11,8) -> (11,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[5].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  3.5  Source $auto$alumacc.cc:474:replace_alu$15.slice[5].adder_LC.COUT
Info:  0.0  3.5    Net $auto$alumacc.cc:474:replace_alu$15.C[6] budget 0.000000 ns (11,8) -> (11,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[6].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  3.7  Source $auto$alumacc.cc:474:replace_alu$15.slice[6].adder_LC.COUT
Info:  0.0  3.7    Net $auto$alumacc.cc:474:replace_alu$15.C[7] budget 0.000000 ns (11,8) -> (11,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[7].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  3.9  Source $auto$alumacc.cc:474:replace_alu$15.slice[7].adder_LC.COUT
Info:  0.3  4.2    Net $auto$alumacc.cc:474:replace_alu$15.C[8] budget 0.290000 ns (11,8) -> (11,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[8].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.4  Source $auto$alumacc.cc:474:replace_alu$15.slice[8].adder_LC.COUT
Info:  0.0  4.4    Net $auto$alumacc.cc:474:replace_alu$15.C[9] budget 0.000000 ns (11,9) -> (11,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[9].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.6  Source $auto$alumacc.cc:474:replace_alu$15.slice[9].adder_LC.COUT
Info:  0.0  4.6    Net $auto$alumacc.cc:474:replace_alu$15.C[10] budget 0.000000 ns (11,9) -> (11,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[10].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.7  Source $auto$alumacc.cc:474:replace_alu$15.slice[10].adder_LC.COUT
Info:  0.0  4.7    Net $auto$alumacc.cc:474:replace_alu$15.C[11] budget 0.000000 ns (11,9) -> (11,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[11].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.9  Source $auto$alumacc.cc:474:replace_alu$15.slice[11].adder_LC.COUT
Info:  0.0  4.9    Net $auto$alumacc.cc:474:replace_alu$15.C[12] budget 0.000000 ns (11,9) -> (11,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[12].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.1  Source $auto$alumacc.cc:474:replace_alu$15.slice[12].adder_LC.COUT
Info:  0.0  5.1    Net $auto$alumacc.cc:474:replace_alu$15.C[13] budget 0.000000 ns (11,9) -> (11,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[13].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.3  Source $auto$alumacc.cc:474:replace_alu$15.slice[13].adder_LC.COUT
Info:  0.0  5.3    Net $auto$alumacc.cc:474:replace_alu$15.C[14] budget 0.000000 ns (11,9) -> (11,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[14].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.5  Source $auto$alumacc.cc:474:replace_alu$15.slice[14].adder_LC.COUT
Info:  0.0  5.5    Net $auto$alumacc.cc:474:replace_alu$15.C[15] budget 0.000000 ns (11,9) -> (11,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[15].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.7  Source $auto$alumacc.cc:474:replace_alu$15.slice[15].adder_LC.COUT
Info:  0.3  6.0    Net $auto$alumacc.cc:474:replace_alu$15.C[16] budget 0.290000 ns (11,9) -> (11,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[16].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.1  Source $auto$alumacc.cc:474:replace_alu$15.slice[16].adder_LC.COUT
Info:  0.0  6.1    Net $auto$alumacc.cc:474:replace_alu$15.C[17] budget 0.000000 ns (11,10) -> (11,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[17].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.3  Source $auto$alumacc.cc:474:replace_alu$15.slice[17].adder_LC.COUT
Info:  0.0  6.3    Net $auto$alumacc.cc:474:replace_alu$15.C[18] budget 0.000000 ns (11,10) -> (11,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[18].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.5  Source $auto$alumacc.cc:474:replace_alu$15.slice[18].adder_LC.COUT
Info:  0.0  6.5    Net $auto$alumacc.cc:474:replace_alu$15.C[19] budget 0.000000 ns (11,10) -> (11,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[19].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.7  Source $auto$alumacc.cc:474:replace_alu$15.slice[19].adder_LC.COUT
Info:  0.0  6.7    Net $auto$alumacc.cc:474:replace_alu$15.C[20] budget 0.000000 ns (11,10) -> (11,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[20].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.9  Source $auto$alumacc.cc:474:replace_alu$15.slice[20].adder_LC.COUT
Info:  0.0  6.9    Net $auto$alumacc.cc:474:replace_alu$15.C[21] budget 0.000000 ns (11,10) -> (11,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[21].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  7.1  Source $auto$alumacc.cc:474:replace_alu$15.slice[21].adder_LC.COUT
Info:  0.0  7.1    Net $auto$alumacc.cc:474:replace_alu$15.C[22] budget 0.000000 ns (11,10) -> (11,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[22].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  7.3  Source $auto$alumacc.cc:474:replace_alu$15.slice[22].adder_LC.COUT
Info:  0.0  7.3    Net $auto$alumacc.cc:474:replace_alu$15.C[23] budget 0.000000 ns (11,10) -> (11,10)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[23].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  7.4  Source $auto$alumacc.cc:474:replace_alu$15.slice[23].adder_LC.COUT
Info:  0.3  7.7    Net $auto$alumacc.cc:474:replace_alu$15.C[24] budget 0.290000 ns (11,10) -> (11,11)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[24].adder_LC.CIN
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  7.9  Source $auto$alumacc.cc:474:replace_alu$15.slice[24].adder_LC.COUT
Info:  0.4  8.3    Net $auto$alumacc.cc:474:replace_alu$15.C[25] budget 0.380000 ns (11,11) -> (11,11)
Info:                Sink $auto$alumacc.cc:474:replace_alu$15.slice[25].adder_LC.I3
Info:                Defined in:
Info:                  blink.v:29
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.5  8.8  Setup $auto$alumacc.cc:474:replace_alu$15.slice[25].adder_LC.I3
Info: 6.1 ns logic, 2.7 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source $abc$392$auto$blifparse.cc:492:parse_blif$405_LC.O
Info:  0.9  1.7    Net LED$SB_IO_OUT budget 26.982000 ns (12,11) -> (13,11)
Info:                Sink LED$sb_io.D_OUT_0
Info:                Defined in:
Info:                  blink.v:7
Info: 0.8 ns logic, 0.9 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 113.68 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 1.66 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 18980,  19337) |*** 
Info: [ 19337,  19694) |** 
Info: [ 19694,  20051) |**************************** 
Info: [ 20051,  20408) |** 
Info: [ 20408,  20765) |** 
Info: [ 20765,  21122) |* 
Info: [ 21122,  21479) |* 
Info: [ 21479,  21836) |** 
Info: [ 21836,  22193) |** 
Info: [ 22193,  22550) |** 
Info: [ 22550,  22907) |* 
Info: [ 22907,  23264) |* 
Info: [ 23264,  23621) |** 
Info: [ 23621,  23978) |** 
Info: [ 23978,  24335) |* 
Info: [ 24335,  24692) | 
Info: [ 24692,  25049) | 
Info: [ 25049,  25406) | 
Info: [ 25406,  25763) |*************************** 
Info: [ 25763,  26120) |* 

Info: Program finished normally.
