
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2021.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'xcarril' on host 'picu' (Linux_x86_64 version 5.8.0-38-generic) on Fri Sep 15 11:01:29 CEST 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.3/.temps/k_kem_dec.hw.3/k_kem_dec'
Sourcing Tcl script 'k_kem_dec.tcl'
INFO: [HLS 200-1510] Running: open_project k_kem_dec 
INFO: [HLS 200-10] Creating and opening project '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.3/.temps/k_kem_dec.hw.3/k_kem_dec/k_kem_dec'.
INFO: [HLS 200-1510] Running: set_top k_kem_dec 
INFO: [HLS 200-1510] Running: add_files /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp -cflags  -D KYBER_K=3 -I /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xinclude  
INFO: [HLS 200-10] Adding design file '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xinclude/kernel.hpp -cflags  -D KYBER_K=3 -I /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xinclude  
INFO: [HLS 200-10] Adding design file '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xinclude/kernel.hpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.3/.temps/k_kem_dec.hw.3/k_kem_dec/k_kem_dec/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -fifo_depth 100 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 100.
INFO: [HLS 200-1510] Running: config_export -deadlock_detection none 
INFO: [HLS 200-1510] Running: config_export -version 0.0.1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname k_kem_dec 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] Analyzing design file '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp' ... 
WARNING: [HLS 207-5551] unexpected pragma argument 'End Of Pramga Line', expects '=' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:130:24)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1841:20)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1842:28)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1845:42)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1849:46)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1857:52)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1858:42)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1860:62)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1864:45)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1872:54)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1877:46)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1879:42)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1884:43)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1898:34)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1902:28)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1904:45)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1912:44)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1913:38)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1919:51)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1920:47)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1923:48)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1924:67)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1925:66)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1926:66)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1927:66)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1928:65)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1929:65)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1930:65)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1931:46)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1932:50)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1955:28)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 30 issue(s) in file /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.3 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.8 seconds; current allocated memory: 212.914 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1460_4' is marked as complete unroll implied by the pipeline pragma (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1460:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1488_6' is marked as complete unroll implied by the pipeline pragma (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1488:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_522_2' is marked as complete unroll implied by the pipeline pragma (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:522:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_503_2' is marked as complete unroll implied by the pipeline pragma (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:503:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_436_2' is marked as complete unroll implied by the pipeline pragma (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:436:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_354_4' is marked as complete unroll implied by the pipeline pragma (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:354:35)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_631_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:631:23) in function 'copy_state' completely with a factor of 25 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:630:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_651_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:651:23) in function 'keccak_init' completely with a factor of 25 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:650:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1460_4' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1460:21) in function 'compress' completely with a factor of 4 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1417:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1488_6' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1488:21) in function 'compress' completely with a factor of 8 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1417:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1226_4' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1226:36) in function 'gen_at' completely with a factor of 25 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1205:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1231_6' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1231:40) in function 'gen_at' completely with a factor of 25 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1205:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1233_7' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1233:21) in function 'gen_at' completely with a factor of 8 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1205:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1064_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1064:28) in function 'gen_at_absorb_init' completely with a factor of 34 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1055:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1058_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1058:28) in function 'gen_at_absorb_init' completely with a factor of 25 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1055:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1041_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1041:28) in function 'gen_at_ext_read' completely with a factor of 32 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1038:0)
INFO: [HLS 214-186] Unrolling loop 'squeeze' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:610:9) in function 'kyber_shake' completely with a factor of 25 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:576:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_542_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:542:27) in function 'absorb' completely with a factor of 33 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:530:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_536_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:536:20) in function 'absorb' completely with a factor of 25 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:530:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_522_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:522:27) in function 'get_key' completely with a factor of 7 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:515:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:503:27) in function 'make_coins' completely with a factor of 32 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:499:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_470_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:470:20) in function 'sha' completely with a factor of 25 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:462:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_436_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:436:27) in function 'tomsg' completely with a factor of 8 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:432:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_354_4' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:354:35) in function 'decompress' completely with a factor of 4 (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:303:0)
INFO: [HLS 214-178] Inlining function 'ntt_butterfly(short*, short*, short)' into 'ntt_layer(hls::stream<short, 0>&, hls::stream<short, 0>&, hls::stream<short, 0>&, hls::stream<short, 0>&, short, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:912:0)
INFO: [HLS 214-178] Inlining function 'reduce(short)' into 'bar_reduce(hls::stream<short, 0>&, hls::stream<short, 0>&, int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:968:0)
INFO: [HLS 214-178] Inlining function 'fqmul(short, short)' into 'basemul(short*, short const*, short const*, short)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1276:0)
INFO: [HLS 214-178] Inlining function 'basemul(short*, short const*, short const*, short)' into 'basemul_montgomery(hls::stream<short, 0>&, hls::stream<short, 0>&, hls::stream<short, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1286:0)
INFO: [HLS 214-178] Inlining function 'fqmul(short, short)' into 'inv_butterfly(short*, short*, short)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1330:0)
INFO: [HLS 214-178] Inlining function 'inv_butterfly(short*, short*, short)' into 'invntt_layer(hls::stream<short, 0>&, hls::stream<short, 0>&, hls::stream<short, 0>&, hls::stream<short, 0>&, short, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1347:0)
INFO: [HLS 214-178] Inlining function 'fqmul(short, short)' into 'stream_reverse_fqmul(hls::stream<short, 0>&, hls::stream<short, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1373:0)
INFO: [HLS 214-178] Inlining function 'gen_at_ext_index(unsigned char*, unsigned int, unsigned int)' into 'gen_at(hls::stream<short, 0>&, hls::stream<short, 0>&, hls::stream<ap_uint<256>, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1205:0)
INFO: [HLS 214-178] Inlining function 'reduce(short)' into 'add_reduce(hls::stream<short, 0>&, hls::stream<short, 0>&, hls::stream<short, 0>&, hls::stream<short, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1401:0)
INFO: [HLS 214-178] Inlining function 'copy_state(unsigned long*, unsigned long*)' into 'keccak_squeeze(hls::stream<unsigned char, 0>&, unsigned long, unsigned long*, unsigned int&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:694:0)
INFO: [HLS 214-178] Inlining function 'keccak_init(unsigned long*)' into 'rkprf(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:715:0)
INFO: [HLS 214-178] Inlining function 'keccak_absorb(unsigned long*, unsigned int&, unsigned int, hls::stream<unsigned char, 0>&, unsigned long)' into 'rkprf(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:715:0)
INFO: [HLS 214-178] Inlining function 'keccak_finalize(unsigned long*, unsigned int, unsigned int, bool)' into 'rkprf(hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&, unsigned int)' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:715:0)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:467:11)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:578:14)
INFO: [HLS 214-248] Applying array_partition to 's2': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:580:11)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1206:14)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1210:10)
INFO: [HLS 214-248] Applying array_partition to 'snext': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1212:11)
INFO: [HLS 214-248] Applying array_partition to 'extseed': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1214:10)
INFO: [HLS 214-248] Applying array_partition to 's2': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:695:14)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:716:14)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'readmem'(/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:245:5) has been inferred on bundle 'gmemct'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:245:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'readmem'(/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:245:5) has been inferred on bundle 'gmemsk'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:245:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'writemem'(/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1562:5) has been inferred on bundle 'gmemss'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1562:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint<256>s' into 'make_coins(hls::stream<ap_uint<256>, 0>&, hls::stream<unsigned char, 0>&, unsigned int) (.1)' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i264.s_struct.ap_uint<264>s' into 'get_key(hls::stream<ap_uint<264>, 0>&, hls::stream<ap_uint<256>, 0>&, unsigned int) (.1)' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint<256>s' into 'unpack(hls::stream<short, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<unsigned char, 0>&, unsigned int) (.1)' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.15 seconds. CPU system time: 0.2 seconds. Elapsed time: 5.69 seconds; current allocated memory: 214.562 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 214.562 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 224.516 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze' into 'rkprf' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:724) automatically.
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_ref.h:388: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 233.090 MB.
INFO: [XFORM 203-510] Pipelining loop 'writemem' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1562) in function 'writemem' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1535_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'verify' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_995_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'unpack' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1004_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'unpack' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_425_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:425) in function 'sub_reduce' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stream_reverse_fqmul' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1375) in function 'stream_reverse_fqmul.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stream_reverse_fqmul' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1375) in function 'stream_reverse_fqmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stream_split' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:881) in function 'split<unsigned char>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stream_split' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:881) in function 'split<short>.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stream_split' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:881) in function 'split<short>.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stream_split' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:881) in function 'split<short>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'stream_split' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:881) in function 'split<short>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_666_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:662) in function 'rkprf' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_673_3' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:662) in function 'rkprf' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_673_3' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:662) in function 'rkprf' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_979_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'repeat' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_984_4' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:984) in function 'repeat' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readmem' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:245) in function 'readmem<unsigned char>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'readmem' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:245) in function 'readmem<unsigned char>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:914) in function 'ntt_layer.9' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:914) in function 'ntt_layer.8' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:914) in function 'ntt_layer.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:914) in function 'ntt_layer.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:914) in function 'ntt_layer.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:914) in function 'ntt_layer.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:914) in function 'ntt_layer.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:914) in function 'ntt_layer.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:914) in function 'ntt_layer.13' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:914) in function 'ntt_layer.12' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:914) in function 'ntt_layer.11' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:914) in function 'ntt_layer.10' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:914) in function 'ntt_layer.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:914) in function 'ntt_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'merge' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:937) in function 'merge<unsigned char>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'merge' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:937) in function 'merge<short>.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'merge' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:937) in function 'merge<short>.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'merge' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:937) in function 'merge<short>.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'merge' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:937) in function 'merge<short>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1348) in function 'invntt_layer.9' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1348) in function 'invntt_layer.8' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1348) in function 'invntt_layer.7' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1348) in function 'invntt_layer.6' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1348) in function 'invntt_layer.5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1348) in function 'invntt_layer.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1348) in function 'invntt_layer.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1348) in function 'invntt_layer.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1348) in function 'invntt_layer.13' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1348) in function 'invntt_layer.12' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1348) in function 'invntt_layer.11' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1348) in function 'invntt_layer.10' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1348) in function 'invntt_layer.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'invntt_layer' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1348) in function 'invntt_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1261_8' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'gen_at' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1386_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'frommsg' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1546_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1546) in function 'cmov' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_846_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:846) in function 'cbd2.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_846_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:846) in function 'cbd2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'basemul_montgomery' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1289) in function 'basemul_montgomery.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'basemul_montgomery' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1289) in function 'basemul_montgomery' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1313_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'basemul_add.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1313_3' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'basemul_add' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bar_reduce' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:970) in function 'bar_reduce.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bar_reduce' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:970) in function 'bar_reduce' automatically.
INFO: [XFORM 203-510] Pipelining loop 'add_reduce_1' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'add_reduce' automatically.
INFO: [XFORM 203-510] Pipelining loop 'add_reduce_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'add_reduce' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1386_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'frommsg' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1546_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1546) in function 'cmov' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_846_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:846) in function 'cbd2.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_846_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:846) in function 'cbd2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1391_3' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1391) in function 'frommsg' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1549_2' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'cmov' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_861_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:861) in function 'cbd2.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_861_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:861) in function 'cbd2' completely with a factor of 8.
INFO: [XFORM 203-602] Inlining function 'keccak_squeeze' into 'rkprf' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:724) automatically.
WARNING: [HLS 200-805] An internal stream 's_ct' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'k_kem_dec' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1580), detected/extracted 78 process function(s): 
	 'entry_proc'
	 'Block_.split14_proc'
	 'readmem<unsigned char>'
	 'Block_.split1416_proc'
	 'readmem<unsigned char>.1'
	 'sk_split'
	 'triple<unsigned char>'
	 'decompress'
	 'frombytes'
	 'Block_.split1422_proc'
	 'split<short>'
	 'ntt_layer'
	 'ntt_layer.1'
	 'ntt_layer.2'
	 'ntt_layer.3'
	 'ntt_layer.4'
	 'ntt_layer.5'
	 'ntt_layer.6'
	 'merge<short>'
	 'bar_reduce'
	 'Block_.split1433_proc'
	 'basemul_montgomery'
	 'basemul_add'
	 'split<short>.1'
	 'invntt_layer'
	 'invntt_layer.1'
	 'invntt_layer.2'
	 'invntt_layer.3'
	 'invntt_layer.4'
	 'invntt_layer.5'
	 'invntt_layer.6'
	 'merge<short>.1'
	 'stream_reverse_fqmul'
	 'sub_reduce'
	 'tomsg'
	 'Block_.split1448_proc'
	 'duplicate<unsigned char>'
	 'merge<unsigned char>'
	 'sha'
	 'split<unsigned char>'
	 'make_coins'
	 'get_key'
	 'kyber_shake'
	 'cbd2'
	 'cbd2.1'
	 'split<short>.2'
	 'ntt_layer.7'
	 'ntt_layer.8'
	 'ntt_layer.9'
	 'ntt_layer.10'
	 'ntt_layer.11'
	 'ntt_layer.12'
	 'ntt_layer.13'
	 'merge<short>.2'
	 'bar_reduce.1'
	 'repeat'
	 'unpack'
	 'gen_at'
	 'Block_.split1471_proc'
	 'basemul_montgomery.1'
	 'basemul_add.1'
	 'split<short>.3'
	 'invntt_layer.7'
	 'invntt_layer.8'
	 'invntt_layer.9'
	 'invntt_layer.10'
	 'invntt_layer.11'
	 'invntt_layer.12'
	 'invntt_layer.13'
	 'merge<short>.3'
	 'stream_reverse_fqmul.1'
	 'frommsg'
	 'add_reduce'
	 'compress'
	 'verify'
	 'rkprf'
	 'cmov'
	 'writemem'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1056:9) to (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1072:1) in function 'gen_at_absorb_init'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'KeccakF1600_StatePermute' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:81)...35 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.09 seconds; current allocated memory: 272.941 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1532_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1532:42) in function 'verify'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_994_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1002:22) in function 'unpack' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_267_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:267:41) in function 'sk_split' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_664_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:662:15) in function 'rkprf' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_718_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:718:38) in function 'rkprf' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_983_3' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:983:45) in function 'repeat'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_977_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:977:41) in function 'repeat' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1222_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1222:42) in function 'gen_at' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1384_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1384:42) in function 'frommsg'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_342_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:342:45) in function 'decompress'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_305_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:305:41) in function 'decompress' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1457_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1457:41) in function 'compress'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1418_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1418:42) in function 'compress' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1312_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1312:46) in function 'basemul_add.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1310_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1310:42) in function 'basemul_add.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1312_2' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1312:46) in function 'basemul_add'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1310_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1310:42) in function 'basemul_add'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1402_1' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1402:42) in function 'add_reduce' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:980:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1316:28)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1322:28)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1316:28)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp' (/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1322:28)
WARNING: [HLS 200-1449] Process readmem<unsigned char> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process readmem<unsigned char>.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.59 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.86 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'k_kem_dec' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split14_proc' to 'Block_split14_proc'.
WARNING: [SYN 201-103] Legalizing function name 'readmem<unsigned char>_Pipeline_readmem' to 'readmem_unsigned_char_Pipeline_readmem'.
WARNING: [SYN 201-103] Legalizing function name 'readmem<unsigned char>' to 'readmem_unsigned_char_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1416_proc' to 'Block_split1416_proc'.
WARNING: [SYN 201-103] Legalizing function name 'readmem<unsigned char>.1_Pipeline_readmem' to 'readmem_unsigned_char_1_Pipeline_readmem'.
WARNING: [SYN 201-103] Legalizing function name 'readmem<unsigned char>.1' to 'readmem_unsigned_char_1'.
WARNING: [SYN 201-103] Legalizing function name 'triple<unsigned char>_Pipeline_duplicate' to 'triple_unsigned_char_Pipeline_duplicate'.
WARNING: [SYN 201-103] Legalizing function name 'triple<unsigned char>' to 'triple_unsigned_char_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1422_proc' to 'Block_split1422_proc'.
WARNING: [SYN 201-103] Legalizing function name 'split<short>_Pipeline_stream_split' to 'split_short_Pipeline_stream_split'.
WARNING: [SYN 201-103] Legalizing function name 'split<short>' to 'split_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.1_Pipeline_ntt_layer' to 'ntt_layer_1_Pipeline_ntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.1' to 'ntt_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.2_Pipeline_ntt_layer' to 'ntt_layer_2_Pipeline_ntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.2' to 'ntt_layer_2'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.3_Pipeline_ntt_layer' to 'ntt_layer_3_Pipeline_ntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.3' to 'ntt_layer_3'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.4_Pipeline_ntt_layer' to 'ntt_layer_4_Pipeline_ntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.4' to 'ntt_layer_4'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.5_Pipeline_ntt_layer' to 'ntt_layer_5_Pipeline_ntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.5' to 'ntt_layer_5'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.6_Pipeline_ntt_layer' to 'ntt_layer_6_Pipeline_ntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.6' to 'ntt_layer_6'.
WARNING: [SYN 201-103] Legalizing function name 'merge<short>_Pipeline_merge' to 'merge_short_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge<short>' to 'merge_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1433_proc' to 'Block_split1433_proc'.
WARNING: [SYN 201-103] Legalizing function name 'split<short>.1_Pipeline_stream_split' to 'split_short_1_Pipeline_stream_split'.
WARNING: [SYN 201-103] Legalizing function name 'split<short>.1' to 'split_short_1'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.1_Pipeline_invntt_layer' to 'invntt_layer_1_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.1' to 'invntt_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.2_Pipeline_invntt_layer' to 'invntt_layer_2_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.2' to 'invntt_layer_2'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.3_Pipeline_invntt_layer' to 'invntt_layer_3_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.3' to 'invntt_layer_3'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.4_Pipeline_invntt_layer' to 'invntt_layer_4_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.4' to 'invntt_layer_4'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.5_Pipeline_invntt_layer' to 'invntt_layer_5_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.5' to 'invntt_layer_5'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.6_Pipeline_invntt_layer' to 'invntt_layer_6_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.6' to 'invntt_layer_6'.
WARNING: [SYN 201-103] Legalizing function name 'merge<short>.1_Pipeline_merge' to 'merge_short_1_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge<short>.1' to 'merge_short_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1448_proc' to 'Block_split1448_proc'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<unsigned char>_Pipeline_duplicate' to 'duplicate_unsigned_char_Pipeline_duplicate'.
WARNING: [SYN 201-103] Legalizing function name 'duplicate<unsigned char>' to 'duplicate_unsigned_char_s'.
WARNING: [SYN 201-103] Legalizing function name 'merge<unsigned char>_Pipeline_merge' to 'merge_unsigned_char_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge<unsigned char>' to 'merge_unsigned_char_s'.
WARNING: [SYN 201-103] Legalizing function name 'split<unsigned char>_Pipeline_stream_split' to 'split_unsigned_char_Pipeline_stream_split'.
WARNING: [SYN 201-103] Legalizing function name 'split<unsigned char>' to 'split_unsigned_char_s'.
WARNING: [SYN 201-103] Legalizing function name 'cbd2.1' to 'cbd2_1'.
WARNING: [SYN 201-103] Legalizing function name 'split<short>.2_Pipeline_stream_split' to 'split_short_2_Pipeline_stream_split'.
WARNING: [SYN 201-103] Legalizing function name 'split<short>.2' to 'split_short_2'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.7_Pipeline_ntt_layer' to 'ntt_layer_7_Pipeline_ntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.7' to 'ntt_layer_7'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.8_Pipeline_ntt_layer' to 'ntt_layer_8_Pipeline_ntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.8' to 'ntt_layer_8'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.9_Pipeline_ntt_layer' to 'ntt_layer_9_Pipeline_ntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.9' to 'ntt_layer_9'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.10_Pipeline_ntt_layer' to 'ntt_layer_10_Pipeline_ntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.10' to 'ntt_layer_10'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.11_Pipeline_ntt_layer' to 'ntt_layer_11_Pipeline_ntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.11' to 'ntt_layer_11'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.12_Pipeline_ntt_layer' to 'ntt_layer_12_Pipeline_ntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.12' to 'ntt_layer_12'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.13_Pipeline_ntt_layer' to 'ntt_layer_13_Pipeline_ntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'ntt_layer.13' to 'ntt_layer_13'.
WARNING: [SYN 201-103] Legalizing function name 'merge<short>.2_Pipeline_merge' to 'merge_short_2_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge<short>.2' to 'merge_short_2'.
WARNING: [SYN 201-103] Legalizing function name 'bar_reduce.1_Pipeline_bar_reduce' to 'bar_reduce_1_Pipeline_bar_reduce'.
WARNING: [SYN 201-103] Legalizing function name 'bar_reduce.1' to 'bar_reduce_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1471_proc' to 'Block_split1471_proc'.
WARNING: [SYN 201-103] Legalizing function name 'basemul_montgomery.1' to 'basemul_montgomery_1'.
WARNING: [SYN 201-103] Legalizing function name 'basemul_add.1_Pipeline_VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3' to 'basemul_add_1_Pipeline_VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3'.
WARNING: [SYN 201-103] Legalizing function name 'basemul_add.1' to 'basemul_add_1'.
WARNING: [SYN 201-103] Legalizing function name 'split<short>.3_Pipeline_stream_split' to 'split_short_3_Pipeline_stream_split'.
WARNING: [SYN 201-103] Legalizing function name 'split<short>.3' to 'split_short_3'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.7_Pipeline_invntt_layer' to 'invntt_layer_7_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.7' to 'invntt_layer_7'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.8_Pipeline_invntt_layer' to 'invntt_layer_8_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.8' to 'invntt_layer_8'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.9_Pipeline_invntt_layer' to 'invntt_layer_9_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.9' to 'invntt_layer_9'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.10_Pipeline_invntt_layer' to 'invntt_layer_10_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.10' to 'invntt_layer_10'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.11_Pipeline_invntt_layer' to 'invntt_layer_11_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.11' to 'invntt_layer_11'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.12_Pipeline_invntt_layer' to 'invntt_layer_12_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.12' to 'invntt_layer_12'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.13_Pipeline_invntt_layer' to 'invntt_layer_13_Pipeline_invntt_layer'.
WARNING: [SYN 201-103] Legalizing function name 'invntt_layer.13' to 'invntt_layer_13'.
WARNING: [SYN 201-103] Legalizing function name 'merge<short>.3_Pipeline_merge' to 'merge_short_3_Pipeline_merge'.
WARNING: [SYN 201-103] Legalizing function name 'merge<short>.3' to 'merge_short_3'.
WARNING: [SYN 201-103] Legalizing function name 'stream_reverse_fqmul.1' to 'stream_reverse_fqmul_1'.
WARNING: [SYN 201-103] Legalizing function name 'repeat' to 'repeat_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.836 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split14_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.836 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_unsigned_char_Pipeline_readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readmem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readmem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.837 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.837 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1416_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.837 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_unsigned_char_1_Pipeline_readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readmem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'readmem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readmem_unsigned_char_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sk_split_Pipeline_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_268_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.838 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sk_split_Pipeline_VITIS_LOOP_272_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_272_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_272_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.839 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sk_split_Pipeline_VITIS_LOOP_276_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_276_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_276_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.839 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sk_split_Pipeline_VITIS_LOOP_280_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_280_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_280_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.839 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sk_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.839 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'triple_unsigned_char_Pipeline_duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'duplicate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'duplicate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.840 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.840 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'triple_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.840 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.840 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompress_Pipeline_VITIS_LOOP_342_2_VITIS_LOOP_343_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln355_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln355_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln355_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln355) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_2_VITIS_LOOP_343_3'.
WARNING: [HLS 200-880] The II Violation in module 'decompress_Pipeline_VITIS_LOOP_342_2_VITIS_LOOP_343_3' (loop 'VITIS_LOOP_342_2_VITIS_LOOP_343_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_ct_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_ct_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 5, Depth = 9, loop 'VITIS_LOOP_342_2_VITIS_LOOP_343_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.840 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.840 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompress_Pipeline_VITIS_LOOP_369_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln372) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 6, loop 'VITIS_LOOP_369_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.841 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompress' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.841 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'frombytes_Pipeline_VITIS_LOOP_409_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_409_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 4, loop 'VITIS_LOOP_409_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.841 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'frombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.842 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1422_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.842 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_short_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stream_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.842 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.842 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln903) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_d_nttl_6_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_d_nttl_6_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_d_nttl_6_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_d_nttl_6_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.843 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.843 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.843 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.843 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_1_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln903) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_1_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_d_nttl_5_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_d_nttl_5_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_d_nttl_5_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_d_nttl_5_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.843 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.843 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.844 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_2_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln903) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_2_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_d_nttl_4_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_d_nttl_4_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_d_nttl_4_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_d_nttl_4_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.844 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.844 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_3_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln903) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_3_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_d_nttl_3_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_d_nttl_3_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_d_nttl_3_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_d_nttl_3_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.845 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.845 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_4_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln903) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_4_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_d_nttl_2_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_d_nttl_2_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_d_nttl_2_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_d_nttl_2_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.846 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.846 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_5_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln903) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_5_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_d_nttl_1_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_d_nttl_1_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_d_nttl_1_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_d_nttl_1_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.846 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.847 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_6_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln903) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_6_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_d_nttl_0_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_d_nttl_0_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_d_nttl_0_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_d_nttl_0_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.847 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.847 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_short_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.848 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.848 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.848 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.848 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bar_reduce_Pipeline_bar_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln963) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln961) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'bar_reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'bar_reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.848 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.848 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bar_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.849 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1433_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.849 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'basemul_montgomery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'basemul_montgomery'.
WARNING: [HLS 200-880] The II Violation in module 'basemul_montgomery' (loop 'basemul_montgomery'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_skpv' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_skpv' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'basemul_montgomery' (loop 'basemul_montgomery'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_skpv' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_skpv' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'basemul_montgomery' (loop 'basemul_montgomery'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_skpv' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_skpv' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 25, loop 'basemul_montgomery'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.849 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'basemul_add_Pipeline_VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.850 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'basemul_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.851 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_short_1_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stream_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.851 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_short_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.852 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1336) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_d_invl_0_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_d_invl_0_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.852 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.852 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_1_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1336) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_1_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_d_invl_1_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_d_invl_1_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.853 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.853 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_2_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1336) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_2_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_d_invl_2_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_d_invl_2_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.854 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.854 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.854 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.854 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_3_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1336) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_3_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_d_invl_3_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_d_invl_3_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.855 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.855 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.855 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.855 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_4_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1336) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_4_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_d_invl_4_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_d_invl_4_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.855 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.855 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.856 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_5_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1336) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_5_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_d_invl_5_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_d_invl_5_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.856 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.857 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_6_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1336) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_6_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_d_invl_6_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_d_invl_6_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.857 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.858 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.858 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_short_1_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.858 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.858 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_short_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.858 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.858 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_reverse_fqmul_Pipeline_stream_reverse_fqmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'stream_reverse_fqmul'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'stream_reverse_fqmul'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.859 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_reverse_fqmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.859 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sub_reduce_Pipeline_VITIS_LOOP_425_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_425_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_425_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.859 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sub_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.859 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tomsg_Pipeline_VITIS_LOOP_433_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln439_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln439_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln439_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln439_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln439_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln439_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln439_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln439) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_433_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 14, loop 'VITIS_LOOP_433_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.860 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.861 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tomsg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.861 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.861 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1448_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.861 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.861 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_unsigned_char_Pipeline_duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'duplicate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'duplicate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.861 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.861 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duplicate_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.861 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.861 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_unsigned_char_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.862 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.862 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.862 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.862 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myxor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.862 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.862 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.862 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.865 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.865 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.865 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.865 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_unsigned_char_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stream_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.866 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.866 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_coins_Pipeline_VITIS_LOOP_500_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_500_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 32, Final II = 32, Depth = 33, loop 'VITIS_LOOP_500_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.868 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_coins' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.868 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_key_Pipeline_VITIS_LOOP_516_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_516_1'.
WARNING: [HLS 200-880] The II Violation in module 'get_key_Pipeline_VITIS_LOOP_516_1' (loop 'VITIS_LOOP_516_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'get_key_Pipeline_VITIS_LOOP_516_1' (loop 'VITIS_LOOP_516_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'get_key_Pipeline_VITIS_LOOP_516_1' (loop 'VITIS_LOOP_516_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'get_key_Pipeline_VITIS_LOOP_516_1' (loop 'VITIS_LOOP_516_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'get_key_Pipeline_VITIS_LOOP_516_1' (loop 'VITIS_LOOP_516_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'get_key_Pipeline_VITIS_LOOP_516_1' (loop 'VITIS_LOOP_516_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_key_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_key' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 8, loop 'VITIS_LOOP_516_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.868 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.868 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.868 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'absorb_permute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.868 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.869 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_556_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_556_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.869 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.869 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kyber_shake' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.870 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cbd2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_846_1'.
WARNING: [HLS 200-880] The II Violation in module 'cbd2' (loop 'VITIS_LOOP_846_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cbd2' (loop 'VITIS_LOOP_846_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cbd2' (loop 'VITIS_LOOP_846_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cbd2' (loop 'VITIS_LOOP_846_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('s_ntt_init_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_ntt_init' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_ntt_init_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_ntt_init' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cbd2' (loop 'VITIS_LOOP_846_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo write operation ('s_ntt_init_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_ntt_init' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_ntt_init_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_ntt_init' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 10, loop 'VITIS_LOOP_846_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.871 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.872 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cbd2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_846_1'.
WARNING: [HLS 200-880] The II Violation in module 'cbd2_1' (loop 'VITIS_LOOP_846_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_ep' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_ep' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cbd2_1' (loop 'VITIS_LOOP_846_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_ep' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_ep' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cbd2_1' (loop 'VITIS_LOOP_846_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_ep' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_shake_ep' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cbd2_1' (loop 'VITIS_LOOP_846_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('s_ep_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_ep' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_ep_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_ep' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cbd2_1' (loop 'VITIS_LOOP_846_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo write operation ('s_ep_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_ep' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_ep_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_ep' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 10, loop 'VITIS_LOOP_846_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.873 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_short_2_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stream_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.874 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_short_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.874 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.875 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_7_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln903) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_7_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('snttl_6_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_6_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('snttl_6_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_6_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.875 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.875 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.875 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.875 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_8_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln903) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_8_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('snttl_5_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_5_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('snttl_5_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_5_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.875 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.876 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.876 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.876 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_9_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln903) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_9_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('snttl_4_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_4_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('snttl_4_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_4_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.876 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.877 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.877 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.877 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_10_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln903) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_10_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('snttl_3_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_3_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('snttl_3_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_3_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.877 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.877 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.877 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_11_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln903) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_11_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('snttl_2_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_2_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('snttl_2_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_2_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.878 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.878 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_12_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln903) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_12_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('snttl_1_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_1_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('snttl_1_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_1_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.879 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.879 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.879 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.879 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_13_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln903) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'ntt_layer_13_Pipeline_ntt_layer' (loop 'ntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('snttl_0_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_0_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('snttl_0_0_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'snttl_0_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'ntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.879 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ntt_layer_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.880 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_short_2_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.880 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_short_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.880 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bar_reduce_1_Pipeline_bar_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln963) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln961) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'bar_reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'bar_reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.881 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.881 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bar_reduce_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.881 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.881 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeat_Pipeline_VITIS_LOOP_979_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_979_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_979_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.881 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.881 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeat_Pipeline_VITIS_LOOP_983_3_VITIS_LOOP_984_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_983_3_VITIS_LOOP_984_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_983_3_VITIS_LOOP_984_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.881 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'repeat_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.882 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_Pipeline_VITIS_LOOP_995_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_995_2'.
WARNING: [HLS 200-880] The II Violation in module 'unpack_Pipeline_VITIS_LOOP_995_2' (loop 'VITIS_LOOP_995_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_pk' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_pk' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'unpack_Pipeline_VITIS_LOOP_995_2' (loop 'VITIS_LOOP_995_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_pk' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_pk' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_995_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.882 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack_Pipeline_VITIS_LOOP_1004_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1004_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1004_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.882 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unpack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.883 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gen_at_ext_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.883 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.884 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gen_at_absorb_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.884 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.885 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gen_at_permute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.886 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.886 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gen_at_squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1090_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'VITIS_LOOP_1090_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gen_at_Pipeline_VITIS_LOOP_1261_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1261_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1261_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gen_at' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1471_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'basemul_montgomery_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'basemul_montgomery'.
WARNING: [HLS 200-880] The II Violation in module 'basemul_montgomery_1' (loop 'basemul_montgomery'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'basemul_montgomery_1' (loop 'basemul_montgomery'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'basemul_montgomery_1' (loop 'basemul_montgomery'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_sp' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 25, loop 'basemul_montgomery'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'basemul_add_1_Pipeline_VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'basemul_add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_short_3_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stream_split'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'stream_split'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split_short_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_7_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1336) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_7_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_0_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_0_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_8_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1336) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_8_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_1_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_1_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_9_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1336) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_9_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_2_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_2_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_10_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1336) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_10_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_3_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_3_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.904 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_11_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1336) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_11_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_4_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_4_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_12_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1336) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_12_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_5_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_5_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.906 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_13_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1336) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'invntt_layer'.
WARNING: [HLS 200-880] The II Violation in module 'invntt_layer_13_Pipeline_invntt_layer' (loop 'invntt_layer'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_6_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('tmp', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'sinvl_6_0' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'invntt_layer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.906 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invntt_layer_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_short_3_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'merge'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'merge'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_short_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.907 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_reverse_fqmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=t) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=pr) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'stream_reverse_fqmul'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'stream_reverse_fqmul'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.908 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'frommsg_Pipeline_VITIS_LOOP_1384_1_VITIS_LOOP_1386_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1384_1_VITIS_LOOP_1386_2'.
WARNING: [HLS 200-880] The II Violation in module 'frommsg_Pipeline_VITIS_LOOP_1384_1_VITIS_LOOP_1386_2' (loop 'VITIS_LOOP_1384_1_VITIS_LOOP_1386_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('s_k_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_k' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_k_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_k' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'frommsg_Pipeline_VITIS_LOOP_1384_1_VITIS_LOOP_1386_2' (loop 'VITIS_LOOP_1384_1_VITIS_LOOP_1386_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('s_k_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_k' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_k_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_k' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'frommsg_Pipeline_VITIS_LOOP_1384_1_VITIS_LOOP_1386_2' (loop 'VITIS_LOOP_1384_1_VITIS_LOOP_1386_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('s_k_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_k' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_k_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_k' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'frommsg_Pipeline_VITIS_LOOP_1384_1_VITIS_LOOP_1386_2' (loop 'VITIS_LOOP_1384_1_VITIS_LOOP_1386_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('s_k_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_k' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_k_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_k' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'frommsg_Pipeline_VITIS_LOOP_1384_1_VITIS_LOOP_1386_2' (loop 'VITIS_LOOP_1384_1_VITIS_LOOP_1386_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo write operation ('s_k_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_k' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and fifo write operation ('s_k_write_ln173', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 's_k' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'VITIS_LOOP_1384_1_VITIS_LOOP_1386_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.908 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'frommsg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.908 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_reduce_Pipeline_add_reduce_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln963) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln961) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'add_reduce_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'add_reduce_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.909 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_reduce_Pipeline_add_reduce_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln963) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln961) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'add_reduce_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'add_reduce_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.909 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.909 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compress_Pipeline_VITIS_LOOP_1457_2_VITIS_LOOP_1458_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1457_2_VITIS_LOOP_1458_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 10, loop 'VITIS_LOOP_1457_2_VITIS_LOOP_1458_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.910 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compress_Pipeline_VITIS_LOOP_1486_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1486_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 13, loop 'VITIS_LOOP_1486_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.911 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.911 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compress' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.911 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.911 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'verify_Pipeline_VITIS_LOOP_1532_1_VITIS_LOOP_1535_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1532_1_VITIS_LOOP_1535_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1532_1_VITIS_LOOP_1535_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.911 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.911 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'verify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.912 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.912 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rkprf_Pipeline_VITIS_LOOP_673_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_673_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_673_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.912 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.912 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rkprf_Pipeline_VITIS_LOOP_666_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_666_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_666_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.913 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rkprf_Pipeline_VITIS_LOOP_673_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_673_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_673_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.915 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'squeeze_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_641_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_641_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.915 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.916 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rkprf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.919 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.919 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cmov_Pipeline_VITIS_LOOP_1546_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1546_1'.
WARNING: [HLS 200-880] The II Violation in module 'cmov_Pipeline_VITIS_LOOP_1546_1' (loop 'VITIS_LOOP_1546_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('s_krl_read_1', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_krl' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('s_krl_read', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_krl' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cmov_Pipeline_VITIS_LOOP_1546_1' (loop 'VITIS_LOOP_1546_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('s_krl_read_2', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_krl' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('s_krl_read', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_krl' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cmov_Pipeline_VITIS_LOOP_1546_1' (loop 'VITIS_LOOP_1546_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('s_krl_read_3', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_krl' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('s_krl_read', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_krl' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cmov_Pipeline_VITIS_LOOP_1546_1' (loop 'VITIS_LOOP_1546_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('s_krl_read_4', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_krl' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('s_krl_read', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_krl' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cmov_Pipeline_VITIS_LOOP_1546_1' (loop 'VITIS_LOOP_1546_1'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between fifo read operation ('s_krl_read_19', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_krl' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('s_krl_read', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_krl' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cmov_Pipeline_VITIS_LOOP_1546_1' (loop 'VITIS_LOOP_1546_1'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between fifo read operation ('s_krl_read_27', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_krl' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('s_krl_read', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_krl' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'cmov_Pipeline_VITIS_LOOP_1546_1' (loop 'VITIS_LOOP_1546_1'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between fifo read operation ('s_krl_read_31', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_krl' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) and fifo read operation ('s_krl_read', /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_krl' (/opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 34, loop 'VITIS_LOOP_1546_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0 seconds. Elapsed time: 2.4 seconds; current allocated memory: 1.923 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cmov' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.923 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writemem_Pipeline_writemem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writemem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'writemem'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.923 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writemem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.923 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k_kem_dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (4.78963ns) exceeds the target (target clock period: 3.333ns, clock uncertainty: 0.89991ns, effective delay budget: 2.43309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'k_kem_dec' consists of the following:	'call' operation ('call_ret2') to 'Block_.split1433_proc' [608]  (2.36 ns)
	'call' operation ('_ln1860', /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp:1860) to 'basemul_montgomery' [616]  (2.43 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO shl_ln1841_1_loc_c225_channel (from Block_split14_proc_U0 to merge_unsigned_char_U0) to 30 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO sub_ln1849_loc_c222_channel (from Block_split1422_proc_U0 to split_short_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO shl_ln1849_loc_c223_channel (from Block_split1422_proc_U0 to split_short_1_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO shl_ln1860_loc_channel (from Block_split1433_proc_U0 to basemul_add_1_U0) to 48 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO sub_ln1860_loc_channel (from Block_split1433_proc_U0 to basemul_montgomery_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO sub_ln1860_cast_loc_channel (from Block_split1433_proc_U0 to cbd2_U0) to 35 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO shl_ln1860_cast7_loc_c_channel (from Block_split1433_proc_U0 to stream_reverse_fqmul_1_U0) to 58 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO shl_ln1860_cast7_loc_c211_channel (from Block_split1433_proc_U0 to cbd2_1_U0) to 35 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO shl_ln1860_cast8_loc_c217_channel (from Block_split1433_proc_U0 to invntt_layer_7_U0) to 50 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO shl_ln1877_loc_c210_channel (from Block_split1448_proc_U0 to duplicate_unsigned_char_U0) to 29 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO sub_ln1919_loc_channel (from Block_split1471_proc_U0 to basemul_montgomery_1_U0) to 46 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.924 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.08 seconds; current allocated memory: 1.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.23 seconds; current allocated memory: 1.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split14_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split14_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.927 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_unsigned_char_Pipeline_readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'readmem_unsigned_char_Pipeline_readmem' pipeline 'readmem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmemct_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmemct_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmemct_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmemct_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmemct_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmemct_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmemct_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmemct_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmemct_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmemct_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmemct_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_Pipeline_readmem/m_axi_gmemct_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_unsigned_char_Pipeline_readmem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_unsigned_char_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1416_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_13ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1416_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_unsigned_char_1_Pipeline_readmem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'readmem_unsigned_char_1_Pipeline_readmem' pipeline 'readmem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsk_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsk_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsk_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsk_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsk_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsk_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsk_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsk_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsk_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsk_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsk_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'readmem_unsigned_char_1_Pipeline_readmem/m_axi_gmemsk_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_unsigned_char_1_Pipeline_readmem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.931 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readmem_unsigned_char_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readmem_unsigned_char_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.932 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sk_split_Pipeline_VITIS_LOOP_268_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sk_split_Pipeline_VITIS_LOOP_268_2' pipeline 'VITIS_LOOP_268_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sk_split_Pipeline_VITIS_LOOP_268_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sk_split_Pipeline_VITIS_LOOP_272_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sk_split_Pipeline_VITIS_LOOP_272_3' pipeline 'VITIS_LOOP_272_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sk_split_Pipeline_VITIS_LOOP_272_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sk_split_Pipeline_VITIS_LOOP_276_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sk_split_Pipeline_VITIS_LOOP_276_4' pipeline 'VITIS_LOOP_276_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sk_split_Pipeline_VITIS_LOOP_276_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.19 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sk_split_Pipeline_VITIS_LOOP_280_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sk_split_Pipeline_VITIS_LOOP_280_5' pipeline 'VITIS_LOOP_280_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sk_split_Pipeline_VITIS_LOOP_280_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sk_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sk_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'triple_unsigned_char_Pipeline_duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'triple_unsigned_char_Pipeline_duplicate' pipeline 'duplicate' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'triple_unsigned_char_Pipeline_duplicate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'triple_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'triple_unsigned_char_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompress_Pipeline_VITIS_LOOP_342_2_VITIS_LOOP_343_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decompress_Pipeline_VITIS_LOOP_342_2_VITIS_LOOP_343_3' pipeline 'VITIS_LOOP_342_2_VITIS_LOOP_343_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_12ns_10ns_22_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompress_Pipeline_VITIS_LOOP_342_2_VITIS_LOOP_343_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompress_Pipeline_VITIS_LOOP_369_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decompress_Pipeline_VITIS_LOOP_369_5' pipeline 'VITIS_LOOP_369_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_12ns_4ns_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompress_Pipeline_VITIS_LOOP_369_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.941 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompress' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompress'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.942 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'frombytes_Pipeline_VITIS_LOOP_409_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'frombytes_Pipeline_VITIS_LOOP_409_1' pipeline 'VITIS_LOOP_409_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'frombytes_Pipeline_VITIS_LOOP_409_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.942 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'frombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'frombytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.943 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1422_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1422_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_short_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_short_Pipeline_stream_split' pipeline 'stream_split' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_short_Pipeline_stream_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_11s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.947 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_1_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_1_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_1_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.948 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_2_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_2_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_2_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.951 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_3_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_3_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_3_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_4_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_4_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_4_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_5_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_5_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_5_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_6_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_6_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_6_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_short_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_short_Pipeline_merge' pipeline 'merge' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_short_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.962 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bar_reduce_Pipeline_bar_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bar_reduce_Pipeline_bar_reduce' pipeline 'bar_reduce' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bar_reduce_Pipeline_bar_reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bar_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bar_reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1433_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1433_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'basemul_montgomery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'basemul_montgomery' pipeline 'basemul_montgomery' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_32s_32_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_32_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'basemul_montgomery'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'basemul_add_Pipeline_VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'basemul_add_Pipeline_VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3' pipeline 'VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'basemul_add_Pipeline_VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3_tmp_RAM_AUTO_1R1W' to 'basemul_add_Pipeline_VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3_tmbkb' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'basemul_add_Pipeline_VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.970 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'basemul_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'basemul_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_short_1_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_short_1_Pipeline_stream_split' pipeline 'stream_split' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_short_1_Pipeline_stream_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.972 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_short_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_short_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.974 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.976 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_1_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_1_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_1_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_2_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_2_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_2_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.980 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.981 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_3_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_3_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_3_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.983 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.984 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_4_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_4_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_4_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_5_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_5_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_5_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_6_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_6_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_6_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_short_1_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_short_1_Pipeline_merge' pipeline 'merge' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_short_1_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_short_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_short_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_reverse_fqmul_Pipeline_stream_reverse_fqmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stream_reverse_fqmul_Pipeline_stream_reverse_fqmul' pipeline 'stream_reverse_fqmul' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_11ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_reverse_fqmul_Pipeline_stream_reverse_fqmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_reverse_fqmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_reverse_fqmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.996 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sub_reduce_Pipeline_VITIS_LOOP_425_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sub_reduce_Pipeline_VITIS_LOOP_425_1' pipeline 'VITIS_LOOP_425_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sub_reduce_Pipeline_VITIS_LOOP_425_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.996 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sub_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sub_reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tomsg_Pipeline_VITIS_LOOP_433_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tomsg_Pipeline_VITIS_LOOP_433_1' pipeline 'VITIS_LOOP_433_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_19ns_38_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tomsg_Pipeline_VITIS_LOOP_433_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.998 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tomsg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tomsg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1448_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1448_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_unsigned_char_Pipeline_duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'duplicate_unsigned_char_Pipeline_duplicate' pipeline 'duplicate' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_unsigned_char_Pipeline_duplicate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duplicate_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'duplicate_unsigned_char_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_unsigned_char_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_unsigned_char_Pipeline_merge' pipeline 'merge' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_unsigned_char_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_unsigned_char_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myxor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myxor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_unsigned_char_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_unsigned_char_Pipeline_stream_split' pipeline 'stream_split' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_unsigned_char_Pipeline_stream_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 2.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_unsigned_char_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_unsigned_char_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_coins_Pipeline_VITIS_LOOP_500_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'make_coins_Pipeline_VITIS_LOOP_500_1' pipeline 'VITIS_LOOP_500_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_coins_Pipeline_VITIS_LOOP_500_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_coins' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_coins'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_key_Pipeline_VITIS_LOOP_516_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'get_key_Pipeline_VITIS_LOOP_516_1' pipeline 'VITIS_LOOP_516_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_key_Pipeline_VITIS_LOOP_516_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_key' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_key'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'absorb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'absorb_permute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'absorb_permute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'squeeze' pipeline 'VITIS_LOOP_556_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 2.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kyber_shake' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kyber_shake'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cbd2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cbd2' pipeline 'VITIS_LOOP_846_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cbd2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 2.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cbd2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cbd2_1' pipeline 'VITIS_LOOP_846_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cbd2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_short_2_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_short_2_Pipeline_stream_split' pipeline 'stream_split' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_short_2_Pipeline_stream_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_short_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_short_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_7_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_7_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_11s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_7_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_8_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_8_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_8_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_9_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_9_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_9_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_10_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_10_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_10_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_11_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_11_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_11_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_12_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_12_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_12_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_13_Pipeline_ntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ntt_layer_13_Pipeline_ntt_layer' pipeline 'ntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_13_Pipeline_ntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ntt_layer_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ntt_layer_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_short_2_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_short_2_Pipeline_merge' pipeline 'merge' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_short_2_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_short_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_short_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bar_reduce_1_Pipeline_bar_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bar_reduce_1_Pipeline_bar_reduce' pipeline 'bar_reduce' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bar_reduce_1_Pipeline_bar_reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bar_reduce_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'bar_reduce_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeat_Pipeline_VITIS_LOOP_979_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'repeat_Pipeline_VITIS_LOOP_979_2' pipeline 'VITIS_LOOP_979_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeat_Pipeline_VITIS_LOOP_979_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeat_Pipeline_VITIS_LOOP_983_3_VITIS_LOOP_984_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'repeat_Pipeline_VITIS_LOOP_983_3_VITIS_LOOP_984_4' pipeline 'VITIS_LOOP_983_3_VITIS_LOOP_984_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeat_Pipeline_VITIS_LOOP_983_3_VITIS_LOOP_984_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'repeat_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'repeat_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_Pipeline_VITIS_LOOP_995_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'unpack_Pipeline_VITIS_LOOP_995_2' pipeline 'VITIS_LOOP_995_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_Pipeline_VITIS_LOOP_995_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack_Pipeline_VITIS_LOOP_1004_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'unpack_Pipeline_VITIS_LOOP_1004_3' pipeline 'VITIS_LOOP_1004_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack_Pipeline_VITIS_LOOP_1004_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unpack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'unpack'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gen_at_ext_read' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gen_at_ext_read'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gen_at_absorb_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gen_at_absorb_init'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gen_at_permute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'gen_at_permute' is 6401 from HDL expression: ((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))
INFO: [RTGEN 206-100] Finished creating RTL model for 'gen_at_permute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gen_at_squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gen_at_squeeze' pipeline 'VITIS_LOOP_1090_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2129_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_225_8_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_8_1_1': 131 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gen_at_squeeze'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.16 seconds; current allocated memory: 2.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gen_at_Pipeline_VITIS_LOOP_1261_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gen_at_Pipeline_VITIS_LOOP_1261_8' pipeline 'VITIS_LOOP_1261_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gen_at_Pipeline_VITIS_LOOP_1261_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 2.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gen_at' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gen_at'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1471_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1471_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.5 seconds; current allocated memory: 2.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'basemul_montgomery_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'basemul_montgomery_1' pipeline 'basemul_montgomery' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_32s_32_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_32_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'basemul_montgomery_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'basemul_add_1_Pipeline_VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'basemul_add_1_Pipeline_VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3' pipeline 'VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'basemul_add_1_Pipeline_VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3_tmp_RAM_AUTO_1R1W' to 'basemul_add_1_Pipeline_VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3_cud' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'basemul_add_1_Pipeline_VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'basemul_add_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'basemul_add_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_short_3_Pipeline_stream_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'split_short_3_Pipeline_stream_split' pipeline 'stream_split' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_short_3_Pipeline_stream_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split_short_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split_short_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_7_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_7_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_7_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_8_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_8_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_8_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_9_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_9_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_9_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_10_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_10_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_10_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_11_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_11_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_11_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_12_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_12_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_12_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_13_Pipeline_invntt_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'invntt_layer_13_Pipeline_invntt_layer' pipeline 'invntt_layer' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_12s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_13_Pipeline_invntt_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 2.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invntt_layer_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'invntt_layer_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_short_3_Pipeline_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_short_3_Pipeline_merge' pipeline 'merge' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_short_3_Pipeline_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_short_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_short_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_reverse_fqmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stream_reverse_fqmul_1' pipeline 'stream_reverse_fqmul' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_13s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_11ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_reverse_fqmul_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'frommsg_Pipeline_VITIS_LOOP_1384_1_VITIS_LOOP_1386_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'frommsg_Pipeline_VITIS_LOOP_1384_1_VITIS_LOOP_1386_2' pipeline 'VITIS_LOOP_1384_1_VITIS_LOOP_1386_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'frommsg_Pipeline_VITIS_LOOP_1384_1_VITIS_LOOP_1386_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'frommsg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'frommsg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_reduce_Pipeline_add_reduce_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'add_reduce_Pipeline_add_reduce_1' pipeline 'add_reduce_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_reduce_Pipeline_add_reduce_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_reduce_Pipeline_add_reduce_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'add_reduce_Pipeline_add_reduce_2' pipeline 'add_reduce_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_26ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_13s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_reduce_Pipeline_add_reduce_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 2.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compress_Pipeline_VITIS_LOOP_1457_2_VITIS_LOOP_1458_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compress_Pipeline_VITIS_LOOP_1457_2_VITIS_LOOP_1458_3' pipeline 'VITIS_LOOP_1457_2_VITIS_LOOP_1458_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_27ns_29ns_49_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compress_Pipeline_VITIS_LOOP_1457_2_VITIS_LOOP_1458_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compress_Pipeline_VITIS_LOOP_1486_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compress_Pipeline_VITIS_LOOP_1486_5' pipeline 'VITIS_LOOP_1486_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_21ns_23ns_43_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compress_Pipeline_VITIS_LOOP_1486_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 2.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compress' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compress'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'verify_Pipeline_VITIS_LOOP_1532_1_VITIS_LOOP_1535_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'verify_Pipeline_VITIS_LOOP_1532_1_VITIS_LOOP_1535_2' pipeline 'VITIS_LOOP_1532_1_VITIS_LOOP_1535_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'verify_Pipeline_VITIS_LOOP_1532_1_VITIS_LOOP_1535_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'verify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'verify'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rkprf_Pipeline_VITIS_LOOP_673_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rkprf_Pipeline_VITIS_LOOP_673_3' pipeline 'VITIS_LOOP_673_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rkprf_Pipeline_VITIS_LOOP_673_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rkprf_Pipeline_VITIS_LOOP_666_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rkprf_Pipeline_VITIS_LOOP_666_2' pipeline 'VITIS_LOOP_666_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_215_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rkprf_Pipeline_VITIS_LOOP_666_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rkprf_Pipeline_VITIS_LOOP_673_31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rkprf_Pipeline_VITIS_LOOP_673_31' pipeline 'VITIS_LOOP_673_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2529_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rkprf_Pipeline_VITIS_LOOP_673_31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'squeeze_out' pipeline 'VITIS_LOOP_641_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rkprf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_1729_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rkprf'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cmov_Pipeline_VITIS_LOOP_1546_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cmov_Pipeline_VITIS_LOOP_1546_1' pipeline 'VITIS_LOOP_1546_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cmov_Pipeline_VITIS_LOOP_1546_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 2.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cmov' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cmov'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 2.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writemem_Pipeline_writemem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'writemem_Pipeline_writemem' pipeline 'writemem' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemss_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemss_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemss_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemss_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemss_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemss_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemss_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemss_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemss_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemss_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemss_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemss_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'writemem_Pipeline_writemem/m_axi_gmemss_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'writemem_Pipeline_writemem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 2.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writemem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writemem'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k_kem_dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_kem_dec/gmemss' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_kem_dec/gmemct' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_kem_dec/gmemsk' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_kem_dec/ss' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_kem_dec/ct' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_kem_dec/sk' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'k_kem_dec/packn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'k_kem_dec' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'ss', 'ct', 'sk', 'packn', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'k_kem_dec'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 2.222 GB.
INFO: [RTMG 210-279] Implementing memory 'k_kem_dec_ntt_layer_1_Pipeline_ntt_layer_zetas46_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k_kem_dec_basemul_add_Pipeline_VITIS_LOOP_1310_1_VITIS_LOOP_1312_2_VITIS_LOOP_1313_3_tmbkb_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'k_kem_dec_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'k_kem_dec_repeat_r_tmp_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ss_c_U(k_kem_dec_fifo_w64_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c198_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c206_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c208_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1841_loc_c224_channel_U(k_kem_dec_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1841_1_loc_c225_channel_U(k_kem_dec_fifo_w32_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1841_loc_c227_channel_U(k_kem_dec_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'packn_cast_loc_c228_channel_U(k_kem_dec_fifo_w26_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln1841_loc_c_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_ct_U(k_kem_dec_fifo_w8_d100_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c209_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln1842_loc_channel_U(k_kem_dec_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_sk_orig_U(k_kem_dec_fifo_w8_d4608_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c168_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c174_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c207_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_sk_U(k_kem_dec_fifo_w8_d4608_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_pk_U(k_kem_dec_fifo_w8_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_buf_h_U(k_kem_dec_fifo_w8_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_kr_ver_U(k_kem_dec_fifo_w8_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_ct_0_U(k_kem_dec_fifo_w8_d4352_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_ct_1_U(k_kem_dec_fifo_w8_d13056_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_ct_2_U(k_kem_dec_fifo_w8_d4352_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c205_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_b_U(k_kem_dec_fifo_w16_d1000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_v_U(k_kem_dec_fifo_w16_d2000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_skpv_U(k_kem_dec_fifo_w16_d1536_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1841_loc_c226_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1849_loc_c222_channel_U(k_kem_dec_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1849_loc_c223_channel_U(k_kem_dec_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1849_loc_c221_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_nttl_7_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_nttl_7_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c204_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_nttl_6_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_nttl_6_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c203_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_nttl_5_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_nttl_5_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c202_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_nttl_4_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_nttl_4_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c201_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_nttl_3_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_nttl_3_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c200_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_nttl_2_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_nttl_2_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c199_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_nttl_1_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_nttl_1_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c197_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_nttl_0_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_nttl_0_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1849_loc_c220_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_ntt_out_U(k_kem_dec_fifo_w16_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1849_loc_c219_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_ntt_red_U(k_kem_dec_fifo_w16_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_cast_loc_c_U(k_kem_dec_fifo_w26_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1860_loc_channel_U(k_kem_dec_fifo_w32_d48_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1860_cast_loc_channel_U(k_kem_dec_fifo_w26_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1860_loc_channel_U(k_kem_dec_fifo_w26_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1860_cast_loc_channel_U(k_kem_dec_fifo_w24_d35_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1860_cast7_loc_c_channel_U(k_kem_dec_fifo_w24_d58_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1860_cast7_loc_c211_channel_U(k_kem_dec_fifo_w24_d35_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1860_cast8_loc_c217_channel_U(k_kem_dec_fifo_w25_d50_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_d_basemul_out_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c196_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_mp_U(k_kem_dec_fifo_w16_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1849_loc_c_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_invl_0_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_invl_0_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c195_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_invl_1_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_invl_1_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c194_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_invl_2_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_invl_2_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c193_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_invl_3_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_invl_3_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c192_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_invl_4_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_invl_4_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c191_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_invl_5_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_invl_5_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c190_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_invl_6_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_invl_6_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c189_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_invl_7_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_invl_7_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_inv_merge_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c188_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_d_inv_out_U(k_kem_dec_fifo_w16_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c187_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_sub_U(k_kem_dec_fifo_w16_d1000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c172_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c186_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_buf_l_U(k_kem_dec_fifo_w8_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1877_loc_c210_channel_U(k_kem_dec_fifo_w32_d29_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1877_loc_c_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_buf_l_0_U(k_kem_dec_fifo_w8_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_buf_l_1_U(k_kem_dec_fifo_w8_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1841_1_loc_c_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_buf_sha_U(k_kem_dec_fifo_w8_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c185_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_kr_orig_U(k_kem_dec_fifo_w8_d128_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_krl_U(k_kem_dec_fifo_w8_d128_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_coins_orig_U(k_kem_dec_fifo_w8_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c184_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_coins_U(k_kem_dec_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c183_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_key_U(k_kem_dec_fifo_w264_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c182_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_shake_sp_U(k_kem_dec_fifo_w8_d50_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_shake_ep_U(k_kem_dec_fifo_w8_d768_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_ntt_init_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_ep_U(k_kem_dec_fifo_w16_d6144_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1849_loc_c218_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_7_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_7_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c181_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_6_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_6_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c180_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_5_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_5_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c179_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_4_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_4_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c178_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_3_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_3_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c177_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_2_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_2_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c176_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_1_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_1_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c175_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_0_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'snttl_0_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1849_loc_c_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_ntt_out_U(k_kem_dec_fifo_w16_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_ntt_red_U(k_kem_dec_fifo_w16_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c171_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_sp_U(k_kem_dec_fifo_w16_d6144_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c173_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_pkpv_U(k_kem_dec_fifo_w16_d4608_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_seed_U(k_kem_dec_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_at_U(k_kem_dec_fifo_w16_d6144_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sub_ln1919_loc_channel_U(k_kem_dec_fifo_w26_d46_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_basemul_out_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_basemul_add_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1841_loc_c_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_0_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_0_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1860_cast8_loc_c216_U(k_kem_dec_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_1_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_1_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1860_cast8_loc_c215_U(k_kem_dec_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_2_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_2_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1860_cast8_loc_c214_U(k_kem_dec_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_3_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_3_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1860_cast8_loc_c213_U(k_kem_dec_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_4_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_4_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1860_cast8_loc_c212_U(k_kem_dec_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_5_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_5_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'shl_ln1860_cast8_loc_c_U(k_kem_dec_fifo_w25_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_6_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_6_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_7_0_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sinvl_7_1_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_inv_merge_U(k_kem_dec_fifo_w16_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_inv_out_U(k_kem_dec_fifo_w16_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_k_U(k_kem_dec_fifo_w16_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c170_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_b_U(k_kem_dec_fifo_w16_d1088_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c169_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_cmp_U(k_kem_dec_fifo_w8_d4352_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'packn_c_U(k_kem_dec_fifo_w32_d100_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_fail_U(k_kem_dec_fifo_w32_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_ss_U(k_kem_dec_fifo_w8_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_ss_mov_U(k_kem_dec_fifo_w8_d200_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writemem_U0_U(k_kem_dec_start_for_writemem_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_decompress_U0_U(k_kem_dec_start_for_decompress_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_triple_unsigned_char_U0_U(k_kem_dec_start_for_triple_unsigned_char_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sk_split_U0_U(k_kem_dec_start_for_sk_split_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_frombytes_U0_U(k_kem_dec_start_for_frombytes_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_unpack_U0_U(k_kem_dec_start_for_unpack_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_rkprf_U0_U(k_kem_dec_start_for_rkprf_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_verify_U0_U(k_kem_dec_start_for_verify_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_U0_U(k_kem_dec_start_for_ntt_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sub_reduce_U0_U(k_kem_dec_start_for_sub_reduce_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_split_short_3_U0_U(k_kem_dec_start_for_split_short_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_short_U0_U(k_kem_dec_start_for_merge_short_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_1_U0_U(k_kem_dec_start_for_ntt_layer_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_2_U0_U(k_kem_dec_start_for_ntt_layer_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_3_U0_U(k_kem_dec_start_for_ntt_layer_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_4_U0_U(k_kem_dec_start_for_ntt_layer_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_5_U0_U(k_kem_dec_start_for_ntt_layer_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_6_U0_U(k_kem_dec_start_for_ntt_layer_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_bar_reduce_U0_U(k_kem_dec_start_for_bar_reduce_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_basemul_add_U0_U(k_kem_dec_start_for_basemul_add_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_U0_U(k_kem_dec_start_for_invntt_layer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_short_1_U0_U(k_kem_dec_start_for_merge_short_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_1_U0_U(k_kem_dec_start_for_invntt_layer_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_2_U0_U(k_kem_dec_start_for_invntt_layer_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_3_U0_U(k_kem_dec_start_for_invntt_layer_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_4_U0_U(k_kem_dec_start_for_invntt_layer_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_5_U0_U(k_kem_dec_start_for_invntt_layer_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_6_U0_U(k_kem_dec_start_for_invntt_layer_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_stream_reverse_fqmul_U0_U(k_kem_dec_start_for_stream_reverse_fqmul_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tomsg_U0_U(k_kem_dec_start_for_tomsg_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_frommsg_U0_U(k_kem_dec_start_for_frommsg_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sha_U0_U(k_kem_dec_start_for_sha_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_split_unsigned_char_U0_U(k_kem_dec_start_for_split_unsigned_char_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_make_coins_U0_U(k_kem_dec_start_for_make_coins_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_cmov_U0_U(k_kem_dec_start_for_cmov_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_get_key_U0_U(k_kem_dec_start_for_get_key_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_kyber_shake_U0_U(k_kem_dec_start_for_kyber_shake_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_split_short_2_U0_U(k_kem_dec_start_for_split_short_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_add_reduce_U0_U(k_kem_dec_start_for_add_reduce_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_7_U0_U(k_kem_dec_start_for_ntt_layer_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_short_2_U0_U(k_kem_dec_start_for_merge_short_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_8_U0_U(k_kem_dec_start_for_ntt_layer_8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_9_U0_U(k_kem_dec_start_for_ntt_layer_9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_10_U0_U(k_kem_dec_start_for_ntt_layer_10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_11_U0_U(k_kem_dec_start_for_ntt_layer_11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_12_U0_U(k_kem_dec_start_for_ntt_layer_12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ntt_layer_13_U0_U(k_kem_dec_start_for_ntt_layer_13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_bar_reduce_1_U0_U(k_kem_dec_start_for_bar_reduce_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_repeat_U0_U(k_kem_dec_start_for_repeat_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_gen_at_U0_U(k_kem_dec_start_for_gen_at_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_merge_short_3_U0_U(k_kem_dec_start_for_merge_short_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_8_U0_U(k_kem_dec_start_for_invntt_layer_8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_9_U0_U(k_kem_dec_start_for_invntt_layer_9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_10_U0_U(k_kem_dec_start_for_invntt_layer_10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_11_U0_U(k_kem_dec_start_for_invntt_layer_11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_12_U0_U(k_kem_dec_start_for_invntt_layer_12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_invntt_layer_13_U0_U(k_kem_dec_start_for_invntt_layer_13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compress_U0_U(k_kem_dec_start_for_compress_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 24.36 seconds. CPU system time: 0.94 seconds. Elapsed time: 34.95 seconds; current allocated memory: 2.235 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 12.31 seconds. CPU system time: 0.19 seconds. Elapsed time: 13.48 seconds; current allocated memory: 2.276 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for k_kem_dec.
INFO: [VLOG 209-307] Generating Verilog RTL for k_kem_dec.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 208.78 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 164.74 seconds. CPU system time: 5.61 seconds. Elapsed time: 238.91 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Running package_xo -xo_path /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.3/.temps/k_kem_dec.hw.3/k_kem_dec/k_kem_dec/solution/impl/export.xo -kernel_name k_kem_dec -kernel_xml /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.3/.temps/k_kem_dec.hw.3/k_kem_dec/k_kem_dec/solution/impl/ip/../kernel/kernel.xml -kernel_files /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xsrc/k_kem_dec.cpp -ip_directory /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.3/.temps/k_kem_dec.hw.3/k_kem_dec/k_kem_dec/solution/impl/ip/ip_unzip_dir -design_xml /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.3/.temps/k_kem_dec.hw.3/k_kem_dec/k_kem_dec/solution/.autopilot/db/k_kem_dec.design.xml -debug_directory /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.3/.temps/k_kem_dec.hw.3/k_kem_dec/k_kem_dec/solution/.debug -hls_directory /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/decapsulation/xout/hw.3/.temps/k_kem_dec.hw.3/k_kem_dec/k_kem_dec/solution/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Fri Sep 15 11:06:53 2023...
INFO: [HLS 200-802] Generated output file k_kem_dec/solution/impl/export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 74.8 seconds. CPU system time: 3.31 seconds. Elapsed time: 87.19 seconds; current allocated memory: 12.738 MB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 241.12 seconds. Total CPU system time: 9.24 seconds. Total elapsed time: 327.65 seconds; peak allocated memory: 2.289 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Sep 15 11:06:56 2023...
