// Seed: 3237369701
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input tri id_2
);
  wire id_4;
  id_5(
      .id_0(id_1), .id_1(1), .id_2(1)
  ); id_6(
      .id_0(id_1), .id_1(1)
  );
  wire id_7;
  assign id_5 = id_6;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    output wire id_2,
    input wor id_3,
    input wire id_4,
    output tri id_5,
    input wand id_6,
    input wire id_7,
    output tri1 id_8,
    input supply0 id_9,
    input uwire id_10,
    input tri id_11,
    input tri1 id_12
    , id_17,
    input wor id_13,
    inout uwire id_14,
    output tri0 id_15
);
  wire id_18;
  module_0(
      id_4, id_2, id_6
  );
endmodule
