$date
	Tue Dec 06 23:05:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module inst_rom_tb $end
$var wire 32 ! data_out [31:0] $end
$var reg 32 " addr_in [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module instruction_memory $end
$var wire 32 % addr_in [31:0] $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var wire 32 & data_out [31:0] $end
$var reg 32 ' out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
0$
0#
bx "
bx !
$end
#1000
1$
1#
#2000
0$
0#
#3000
b0 "
b0 %
1#
#4000
b1 "
b1 %
0#
#5000
b10001111 !
b10001111 &
b10001111000000000000000000000000 '
b10 "
b10 %
1#
#6000
b11 "
b11 %
0#
#7000
b100 "
b100 %
1#
#8000
0#
#9000
b11010110 !
b11010110 &
b11010110000000000000000000000000 '
1#
#10000
0#
#11000
1#
#12000
0#
#13000
1#
#14000
0#
#15000
1#
#16000
0#
#17000
1#
#18000
0#
#19000
1#
#20000
0#
#21000
1#
#22000
0#
