// Seed: 4133685875
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout supply1 id_2;
  inout wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    output wand id_2,
    input wire id_3,
    input tri1 id_4,
    input wire id_5,
    input tri1 id_6,
    input tri1 id_7,
    input wire id_8,
    output tri1 id_9,
    input tri1 id_10,
    input supply1 id_11,
    input uwire id_12,
    input wand id_13,
    input tri1 id_14,
    input wand id_15,
    input wor id_16,
    input supply0 id_17
    , id_29,
    output tri0 id_18,
    input supply0 id_19,
    output uwire id_20,
    input wire id_21,
    input tri1 id_22,
    output wand id_23,
    input tri id_24,
    input wand id_25,
    input supply0 id_26,
    output uwire id_27
);
  assign id_23 = (id_5) ? 1'b0 : 1'b0;
  xnor primCall (
      id_2,
      id_22,
      id_26,
      id_5,
      id_24,
      id_30,
      id_7,
      id_11,
      id_16,
      id_29,
      id_14,
      id_10,
      id_6,
      id_17,
      id_3,
      id_15,
      id_25,
      id_13,
      id_1
  );
  logic id_30;
  module_0 modCall_1 (
      id_30,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_30,
      id_30
  );
endmodule
