# Copyright (C) 1991-2008 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.


# The default values for assignments are stored in the file
#		Mino_Machine_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
#		assignment_defaults.qdf

# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.


set_global_assignment -name FAMILY "MAX II"
set_global_assignment -name DEVICE EPM240M100C5
set_global_assignment -name TOP_LEVEL_ENTITY Mino_Machine
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 8.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:32:49  MAY 24, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION 8.1
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name BDF_FILE Mino_Machine.bdf
set_global_assignment -name VHDL_FILE alu.vhd
set_global_assignment -name SOURCE_FILE decode2to4.cmp
set_global_assignment -name QIP_FILE decode2to4.qip
set_global_assignment -name VHDL_FILE decode2to4.vhd
set_global_assignment -name SOURCE_FILE Display_Count.cmp
set_global_assignment -name QIP_FILE Display_Count.qip
set_global_assignment -name VHDL_FILE Display_Count.vhd
set_global_assignment -name SOURCE_FILE Display_mux.cmp
set_global_assignment -name QIP_FILE Display_mux.qip
set_global_assignment -name VHDL_FILE Display_mux.vhd
set_global_assignment -name SOURCE_FILE mux4to1.cmp
set_global_assignment -name QIP_FILE mux4to1.qip
set_global_assignment -name VHDL_FILE mux4to1.vhd
set_global_assignment -name SOURCE_FILE register16.cmp
set_global_assignment -name QIP_FILE register16.qip
set_global_assignment -name VHDL_FILE register16.vhd
set_global_assignment -name VHDL_FILE Seven_Seg_Driver.vhd
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR 3.3V
set_global_assignment -name MISC_FILE "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Mino_Machine.dpf"