From c6b47cabf492412dbe1ec98d091c509c61fd1ef4 Mon Sep 17 00:00:00 2001
From: Zumeng Chen <zumeng.chen@windriver.com>
Date: Tue, 5 May 2015 20:45:33 +0800
Subject: [PATCH 244/256] arm: dts: add keystone k2l support

This patch comes from:
  git://git.ti.com/keystone-linux/linux.git

Signed-off-by: Zumeng Chen <zumeng.chen@windriver.com>
---
 arch/arm/boot/dts/k2l-clocks.dtsi |  263 +++++++++++
 arch/arm/boot/dts/k2l-evm.dts     |  144 ++++++
 arch/arm/boot/dts/k2l-net.dtsi    |  273 +++++++++++
 arch/arm/boot/dts/k2l.dtsi        |  893 +++++++++++++++++++++++++++++++++++++
 4 files changed, 1573 insertions(+), 0 deletions(-)
 create mode 100644 arch/arm/boot/dts/k2l-clocks.dtsi
 create mode 100644 arch/arm/boot/dts/k2l-evm.dts
 create mode 100644 arch/arm/boot/dts/k2l-net.dtsi
 create mode 100644 arch/arm/boot/dts/k2l.dtsi

diff --git a/arch/arm/boot/dts/k2l-clocks.dtsi b/arch/arm/boot/dts/k2l-clocks.dtsi
new file mode 100644
index 0000000..a4b7348
--- /dev/null
+++ b/arch/arm/boot/dts/k2l-clocks.dtsi
@@ -0,0 +1,263 @@
+/*
+ * Copyright 2014 Texas Instruments, Inc.
+ *
+ * Keystone Lamarr SoC specific clock driver device bindings
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+clocks {
+	mainpllclk: mainpllclk@2310110 {
+		#clock-cells = <0>;
+		compatible = "keystone,main-pll-clk";
+		clocks = <&refclkmain>;
+		reg = <0x02310110 4	/* PLLCTRL PLLM */
+			0x02620350 4>;	/* MAINPLL_CTL0 */
+		pll_has_pllctrl;
+		pllm_lower_mask	= <0x3f>;
+		pllm_upper_mask = <0x7f000>;
+		pllm_upper_shift = <6>;
+		plld_mask = <0x3f>;
+		fixed_postdiv = <2>;
+	};
+
+	armpllclk: armpllclk@2620370 {
+		#clock-cells = <0>;
+		compatible = "keystone,pll-clk";
+		clocks = <&refclkarm>;
+		clock-output-names = "arm-pll-clk";
+		reg = <0x02620370 4>;
+		pllm_upper_mask = <0x7ffc0>;
+		pllm_upper_shift = <6>;
+		plld_mask = <0x3f>;
+	};
+
+	papllclk: papllclk@2620358 {
+		#clock-cells = <0>;
+		compatible = "keystone,pll-clk";
+		clocks = <&refclkmain>;
+		reg = <0x02620358 4>;	/* PASSPLLCTL0 */
+		pllm_upper_mask = <0x7ffc0>;
+		pllm_upper_shift = <6>;
+		plld_mask = <0x3f>;
+	};
+
+	ddr3_clk: ddr3_clk@2620360 {
+		#clock-cells = <0>;
+		compatible = "keystone,pll-clk";
+		clocks = <&refclkddr3>;
+		clock-output-names = "ddr3-pll-clk";
+		reg = <0x02620360 4>;
+		pllm_upper_mask = <0x7ffc0>;
+		pllm_upper_shift = <6>;
+		plld_mask = <0x3f>;
+	};
+
+	clkdfe: clkdfe {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk12>;
+		clock-output-names = "dfe";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <1>;
+	};
+
+	clkusb: clkusb {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "usb";
+		reg = <0x02350000 4096>;
+		lpsc = <2>;
+	};
+
+	clkpcie1: clkpcie1 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk12>;
+		clock-output-names = "pcie1";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <11>;
+		pd = <4>;
+	};
+
+	clkgem1: clkgem1 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk1>;
+		clock-output-names = "gem1";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <16>;
+		pd = <9>;
+	};
+
+	clkgem2: clkgem2 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk1>;
+		clock-output-names = "gem2";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <17>;
+		pd = <10>;
+	};
+
+	clkgem3: clkgem3 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk1>;
+		clock-output-names = "gem3";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <18>;
+		pd = <11>;
+	};
+
+	clktac: clktac {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "tac";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <25>;
+		pd = <17>;
+	};
+
+	clkrac01: clktac01 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "rac-01";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <26>;
+		pd = <17>;
+	};
+
+	clkfftc0: clkfftc0 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "fftc-0";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <28>;
+		pd = <19>;
+	};
+
+	clkfftc1: clkfftc1 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "fftc-1";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <49>;
+		pd = <28>;
+	};
+
+	clkosr: clkosr {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "osr";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <34>;
+		pd = <21>;
+	};
+
+	clktcp3d0: clktcp3d0 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "tcp3d-0";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <35>;
+		pd = <22>;
+	};
+
+	clktcp3d1: clktcp3d1 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "tcp3d-1";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <37>;
+		pd = <23>;
+	};
+
+	clkvcp0: clkvcp0 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "vcp-0";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <39>;
+		pd = <24>;
+	};
+
+	clkvcp1: clkvcp1 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "vcp-1";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <40>;
+		pd = <24>;
+	};
+
+	clkvcp2: clkvcp2 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "vcp-2";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <41>;
+		pd = <24>;
+	};
+
+	clkvcp3: clkvcp3 {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "vcp-3";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <42>;
+		pd = <24>;
+	};
+
+	clkbcp: clkbcp {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "bcp";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <47>;
+		pd = <26>;
+	};
+
+	clkiqn: clkiqn {
+		#clock-cells = <0>;
+		compatible = "davinci,psc-clk";
+		clocks = <&chipclk13>;
+		clock-output-names = "iqn";
+		base-flags = "ignore-unused";
+		reg = <0x02350000 4096>;
+		lpsc = <50>;
+		pd = <29>;
+	};
+};
diff --git a/arch/arm/boot/dts/k2l-evm.dts b/arch/arm/boot/dts/k2l-evm.dts
new file mode 100644
index 0000000..3173e9a
--- /dev/null
+++ b/arch/arm/boot/dts/k2l-evm.dts
@@ -0,0 +1,144 @@
+/*
+ * Copyright 2014 Texas Instruments, Inc.
+ *
+ * Keystone 2 Lamarr EVM device tree file
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+/dts-v1/;
+
+/include/ "keystone.dtsi"
+/include/ "k2l.dtsi"
+
+/ {
+	compatible = "ti,k2l-evm", "ti,keystone";
+
+	qostree: qos-tree {
+		output-queue = <910>;		/* allowed only on root node */
+	};
+
+	qostree2: qos-tree-2 {
+		output-queue = <910>;		/* allowed only on root node */
+	};
+
+	/include/ "keystone-qostree.dtsi"
+
+	soc {
+		clocks {
+			refclkmain: refclkmain {
+				#clock-cells = <0>;
+				compatible = "fixed-clock";
+				clock-frequency = <122880000>;
+				clock-output-names = "refclk-main";
+			};
+
+			refclkarm: refclkarm {
+				#clock-cells = <0>;
+				compatible = "fixed-clock";
+				clock-frequency = <122880000>;
+				clock-output-names = "refclk-arm";
+			};
+
+			refclkddr3: refclkddr3 {
+				#clock-cells = <0>;
+				compatible = "fixed-clock";
+				clock-frequency = <100000000>;
+				clock-output-names = "refclk-ddr3";
+			};
+		};
+
+		aemif@30000000 {
+			nand_cs:cs2@30000000 {
+				compatible = "ti,davinci-cs";
+				#address-cells = <1>;
+				#size-cells = <1>;
+				/* all timings in nanoseconds */
+				ti,davinci-cs-ta = <12>;
+				ti,davinci-cs-rhold = <6>;
+				ti,davinci-cs-rstrobe = <23>;
+				ti,davinci-cs-rsetup = <9>;
+				ti,davinci-cs-whold = <8>;
+				ti,davinci-cs-wstrobe = <23>;
+				ti,davinci-cs-wsetup = <8>;
+			};
+
+			nand@2,0 {
+				compatible = "ti,davinci-nand";
+				reg = <2 0x0 0x8000000
+					6 0x0 0x100>;
+				#address-cells = <1>;
+				#size-cells = <1>;
+				ti,davinci-chipselect = <0>;
+				ti,davinci-mask-ale = <0x2000>;
+				ti,davinci-mask-cle = <0x4000>;
+				ti,davinci-mask-chipsel = <0>;
+				ti,davinci-ecc-mode = "hw";
+				ti,davinci-ecc-bits = <4>;
+				ti,davinci-nand-use-bbt;
+				ti,davinci-no-subpage-write;
+				clocks = <&clkaemif>;
+				clock-names = "aemif";
+
+				partition@0 {
+					label = "u-boot";
+					reg = <0x0 0x100000>;
+					read-only;
+				};
+
+				partition@100000 {
+					label = "params";
+					reg = <0x100000 0x80000>;
+					read-only;
+				};
+
+				partition@180000 {
+					label = "ubifs";
+					reg = <0x180000 0x7fe80000>;
+				};
+			};
+		};
+
+		hwqueue0: hwqueue@2a40000 {
+			queues {
+				qos-inputs-1 {
+					values			= <8000 192>;
+					pdsp-id			= <3>;
+					ticks-per-sec		= <10000>;
+					qos-cfg			= <4 50 1 1 0xf00 0 0>;
+					sched-port-configs	= <0 20 0x1c8>;
+					drop-out-profiles	= <0 36 0xc>;
+					drop-cfg-profiles	= <0 8 0x14>;
+					drop-queue-configs	= <0 80 0x4>;
+					drop-policies           = <&droppolicies>;
+					qos-tree                = <&qostree>;
+					statistics-profiles	= <0 48>;
+					reserved;
+				};
+				qos-inputs-2 {
+					values			= <6400 192>;
+					pdsp-id			= <7>;
+					ticks-per-sec		= <10000>;
+					qos-cfg			= <4 50 1 1 0xf00 0 0>;
+					sched-port-configs	= <0 20 0x1c8>;
+					drop-out-profiles	= <0 36 0xc>;
+					drop-cfg-profiles	= <0 8 0x14>;
+					drop-queue-configs	= <0 80 0x4>;
+					drop-policies           = <&droppolicies>;
+					qos-tree                = <&qostree2>;
+					statistics-profiles	= <0 48>;
+					reserved;
+				};
+			};
+		};
+
+		uio_srss: srss {
+			compatible = "ti,uio-module-drv";
+			mem  = <0x02330000 0x0000400>;
+			clocks=<&clksr>;
+			interrupts = <0 0x173 0xf01>;
+			label = "srss";
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/k2l-net.dtsi b/arch/arm/boot/dts/k2l-net.dtsi
new file mode 100644
index 0000000..9985725
--- /dev/null
+++ b/arch/arm/boot/dts/k2l-net.dtsi
@@ -0,0 +1,273 @@
+/*
+ * Copyright 2014 Texas Instruments, Inc.
+ *
+ * Keystone 2 K2L SoC network node
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+mdio: mdio@26200f00 {
+	compatible	= "ti,davinci_mdio";
+	#address-cells	= <1>;
+	#size-cells	= <0>;
+	reg		= <0x26200f00 0x100>;
+	bus_freq	= <2500000>;
+	clocks		= <&clkcpgmac>;
+	clock-names	= "fck";
+	phy0: phy@0 {
+		compatible = "marvell,88e1510";
+		reg = <0>;
+	};
+	phy1: phy@1 {
+		compatible = "marvell,88e1510";
+		reg = <1>;
+	};
+};
+
+netcp {
+	reg = <0x26000000 0xf00
+		0x2620110 0x8>;
+	compatible = "ti,keystone-netcp";
+	clocks = <&paclk13>, <&clkcpgmac>, <&chipclk12>;
+	clock-names = "clk_pa", "clk_cpgmac", "cpsw_cpts_rft_clk";
+	dma-coherent;
+	streaming-regs = <0x26000500 0x40>;
+
+	interfaces {
+		interface0: interface-0 {
+			rx-channel = "netrx0";
+			rx-queue-depth = <128 128 0 0>;
+			rx-buffer-size = <1536 4096 0 0>;
+			efuse-mac = <1>;
+			/* local-mac-address = [02 18 31 7e 3e 6e]; */
+		};
+		interface1: interface-1 {
+			rx-channel = "netrx1";
+			rx-queue-depth = <128 128 0 0>;
+			rx-buffer-size = <1536 4096 0 0>;
+			efuse-mac = <0>;
+			local-mac-address = [02 18 31 7e 3e 6f];
+		};
+		interface2: interface-2 {
+			rx-channel = "netrx2";
+			rx-queue-depth = <128 128 0 0>;
+			rx-buffer-size = <1536 4096 0 0>;
+			efuse-mac = <0>;
+			/*local-mac-address = [02 18 31 7e 3e 7e]; */
+		};
+		interface3: interface-3 {
+			rx-channel = "netrx3";
+			rx-queue-depth = <128 128 0 0>;
+			rx-buffer-size = <1536 4096 0 0>;
+			efuse-mac = <0>;
+			/*local-mac-address = [02 18 31 7e 3e 7f]; */
+		};
+	};
+
+	cpsw: cpsw@26200000 {
+		cpsw-ss-reg = <0x26200000 0x40000>;
+		label = "keystone-cpsw2";
+
+		/* serdes configuration registers */
+		serdes_reg = <0x0232a000 0x2000
+			      0x02320000 0x2000>;
+		serdes_at_probe = <1>;
+
+		/* Number of SerDes */
+		num-serdes = <2>;
+		/* Max number of lanes per each SerDes */
+		serdes-lanes = <2>;
+		/* SerDes reference clock 156.25 MHz */
+		serdes-ref-clk = <3>;
+		/* SerDes baud rate 5GBaud */
+		serdes-baud-rate = <1>;
+		/* SerDes quarter rate mode */
+		serdes-rate-mode = <2>;
+		/* SerDes loopback */
+		serdes-loopback = <0>;
+		/* SerDes PHY interface: SGMII */
+		serdes-phy-intf = <0>;
+
+		intf_tx_queues = <7>;
+
+		sgmii_module_ofs  = <0x100>;
+		switch_module_ofs = <0x20000>;
+		host_port_reg_ofs = <0x21000>;
+		slave_reg_ofs	  = <0x22000>;
+		hw_stats_reg_ofs  = <0x3a000>;
+		cpts_reg_ofs	  = <0x3d000>;
+		ale_reg_ofs	  = <0x3e000>;
+
+		num_slaves  = <4>;
+
+		ale_ageout  = <30>;
+		ale_entries = <1024>;
+		ale_ports   = <5>;
+
+		cpts_rftclk_sel = <0>;
+		/*cpts_rftclk_freq = <399360000>;*/
+		cpts_ts_comp_length = <3>;
+		cpts_ts_comp_polarity = <1>;  /* 1 - assert high */
+		/* cpts_clock_mult = <5000>; */
+		/* cpts_clock_shift = <10>; */
+		/* cpts_clock_div = <3>; */
+		/* force_no_hwtstamp; */
+
+		multi-interface;
+		num-interfaces = <4>;
+		slaves-per-interface = <1>;
+
+		interfaces {
+			interface-0 {
+				slave_port = <0>;
+				tx-channel = "nettx0";
+				tx_queue_depth = <32>;
+			};
+			interface-1 {
+				slave_port = <1>;
+				tx-channel = "nettx1";
+				tx_queue_depth = <32>;
+			};
+			interface-2 {
+				slave_port = <2>;
+				tx-channel = "nettx2";
+				tx_queue_depth = <32>;
+			};
+			interface-3 {
+				slave_port = <3>;
+				tx-channel = "nettx3";
+				tx_queue_depth = <32>;
+			};
+		};
+
+		slaves {
+			slave0 {
+				label		= "slave0";
+				link-interface	= <1>;
+				phy-handle      = <&phy0>;
+			};
+			slave1 {
+				label		= "slave1";
+				link-interface	= <1>;
+				phy-handle      = <&phy1>;
+			};
+			slave2 {
+				label		= "slave2";
+				link-interface	= <2>;
+			};
+			slave3 {
+				label		= "slave3";
+				link-interface	= <2>;
+			};
+		};
+	};
+
+	pa: pa@26000000 {
+		label = "keystone-pa2";
+		reg_base                = <0x26000000>;
+		checksum-offload        = <1>; /* 1 - HW offload */
+		txhook-order            = <10>;
+		txhook-softcsum         = <40>;
+		rxhook-order            = <10>;
+
+		tx_cmd_queue_depth      = <64>;
+		tx_data_queue_depth     = <1024>;
+		rx_pool_depth           = <64>;
+		rx_buffer_size          = <128>;
+		lut-ranges              = <0 43 248 255>;
+		/* mark_mcast_match	= <0x12345a00 0xffffff00>; */
+		firmware		=
+				"keystone/pa_in0_pdsp0.fw",	/*  0 */
+				"keystone/pa_in0_pdsp1.fw",	/*  1 */
+				"keystone/pa_in1_pdsp0.fw",	/*  2 */
+				"keystone/pa_in1_pdsp1.fw",	/*  3 */
+				"keystone/pa_in2_pdsp0.fw",	/*  4 */
+				"keystone/pa_in3_pdsp0.fw",	/*  5 */
+				"keystone/pa_in4_pdsp0.fw",	/*  6 */
+				"keystone/pa_in4_pdsp1.fw",	/*  7 */
+				"keystone/pa_post_pdsp0.fw",	/*  8 */
+				"keystone/pa_post_pdsp1.fw",	/*  9 */
+				"keystone/pa_eg0_pdsp0.fw",	/* 10 */
+				"keystone/pa_eg0_pdsp1.fw",	/* 11 */
+				"keystone/pa_eg0_pdsp2.fw",	/* 12 */
+				"keystone/pa_eg1_pdsp0.fw",	/* 13 */
+				"keystone/pa_eg2_pdsp0.fw";	/* 14 */
+	};
+
+	sa: sa@26080000 {
+		label = "keystone-sa";
+		multi-interface;
+		interface-0;
+		interface-1;
+		tx_queue_depth = <32>;
+		netcp_ver = <1>;	/* 0: NETCP v1.0, 1: NSS 1.0 */
+	};
+
+	qos: qos@0 {
+		label = "keystone-qos";
+		multi-interface;
+
+		interface-0 {
+			chan-0 {
+				tx-channel = "qos-bypass-0";
+				tx_queue_depth = <1024>;
+			};
+			chan-1 {
+				tx-channel = "qos0";
+				tx_queue_depth = <64>;
+			};
+			chan-2 {
+				tx-channel = "qos1";
+				tx_queue_depth = <64>;
+			};
+			chan-3 {
+				tx-channel = "qos2";
+				tx_queue_depth = <64>;
+			};
+			chan-4 {
+				tx-channel = "qos3";
+				tx_queue_depth = <64>;
+			};
+			chan-5 {
+				tx-channel = "qos4";
+				tx_queue_depth = <64>;
+			};
+			chan-6 {
+				tx-channel = "qos5";
+				tx_queue_depth = <64>;
+			};
+		};
+		interface-1 {
+			chan-0 {
+				tx-channel = "qos-bypass-1";
+				tx_queue_depth = <1024>;
+			};
+			chan-1 {
+				tx-channel = "qos6";
+				tx_queue_depth = <64>;
+			};
+			chan-2 {
+				tx-channel = "qos7";
+				tx_queue_depth = <64>;
+			};
+			chan-3 {
+				tx-channel = "qos8";
+				tx_queue_depth = <64>;
+			};
+			chan-4 {
+				tx-channel = "qos9";
+				tx_queue_depth = <64>;
+			};
+			chan-5 {
+				tx-channel = "qos10";
+				tx_queue_depth = <64>;
+			};
+			chan-6 {
+				tx-channel = "qos11";
+				tx_queue_depth = <64>;
+			};
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/k2l.dtsi b/arch/arm/boot/dts/k2l.dtsi
new file mode 100644
index 0000000..c8cabb9
--- /dev/null
+++ b/arch/arm/boot/dts/k2l.dtsi
@@ -0,0 +1,893 @@
+/*
+ * Copyright 2014 Texas Instruments, Inc.
+ *
+ * Keystone Lamarr SoC specific device tree bindings
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/ {
+	aliases {
+		ethernet1 = &interface1;
+		gpio1   = &gpio1;
+	};
+
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		interrupt-parent = <&gic>;
+
+		cpu@0 {
+			compatible = "arm,cortex-a15";
+			device_type = "cpu";
+			reg = <0x0>;
+			clocks = <&armpllclk>;
+		};
+
+		cpu@1 {
+			compatible = "arm,cortex-a15";
+			device_type = "cpu";
+			reg = <0x1>;
+			clocks = <&armpllclk>;
+		};
+	};
+
+	soc {
+		/include/ "k2l-clocks.dtsi"
+
+		gpio1: gpio@2348000 {
+			compatible = "ti,keystone-gpio";
+			reg = <0x02348000 0x38>;
+			gpio-controller;
+			#gpio-cells = <2>;
+			/* HW Interrupts mapped to GPIO pins */
+			interrupts = <0 152 0xf01 0 153 0xf01 0 154 0xf01 0 155 0xf01 0 156 0xf01
+					0 157 0xf01 0 158 0xf01 0 159 0xf01 0 160 0xf01 0 161 0xf01
+					0 162 0xf01 0 163 0xf01 0 164 0xf01 0 165 0xf01 0 166 0xf01
+					0 167 0xf01 0 168 0xf01 0 169 0xf01 0 170 0xf01 0 171 0xf01
+					0 172 0xf01 0 173 0xf01 0 174 0xf01 0 175 0xf01 0 176 0xf01
+					0 177 0xf01 0 178 0xf01 0 179 0xf01 0 180 0xf01 0 181 0xf01
+					0 182 0xf01 0 183 0xf01>;
+			interrupt-controller;
+			#interrupt-cells = <2>;
+			clocks = <&clkgpio>;
+			clock-names = "gpio";
+			/* Pin Muxed. So enable only if pin muxed. */
+			status = "disabled";
+		};
+
+		ipcgpio1: gpio@2620244 {
+			compatible = "ti,keystone-ipc-gpio";
+			reg = <0x02620244 4>;
+			gpio-controller;
+			#gpio-cells = <2>;
+		};
+
+		ipcgpio2: gpio@2620248 {
+			compatible = "ti,keystone-ipc-gpio";
+			reg = <0x02620248 4>;
+			gpio-controller;
+			#gpio-cells = <2>;
+		};
+
+		ipcgpio3: gpio@262024c {
+			compatible = "ti,keystone-ipc-gpio";
+			reg = <0x0262024c 4>;
+			gpio-controller;
+			#gpio-cells = <2>;
+		};
+
+		dsp0: dsp0 {
+			compatible = "linux,rproc-user";
+			mem = <0x10e00000 0x00008000
+			       0x10f00000 0x00008000
+			       0x10800000 0x00100000>;
+			reg = <0x02620844 4
+			       0x0235083c 4
+			       0x02350a3c 4
+			       0x02620240 4>;
+			reg-names = "boot-address", "psc-mdstat", "psc-mdctl",
+				"ipcgr";
+			interrupt-parent = <&ipcirq0>;
+			interrupts = <8 0 0 0>;
+			kick-gpio = <&ipcgpio0 27 0>;
+			clocks = <&clkgem0>;
+			label = "dsp0";
+		};
+
+		dsp1: dsp1 {
+			compatible = "linux,rproc-user";
+			mem = <0x11e00000 0x00008000
+			       0x11f00000 0x00008000
+			       0x11800000 0x00100000>;
+			reg = <0x02620848 4
+			       0x02350840 4
+			       0x02350a40 4
+			       0x02620244 4>;
+			reg-names = "boot-address", "psc-mdstat", "psc-mdctl",
+				"ipcgr";
+			interrupt-parent = <&ipcirq0>;
+			interrupts = <9 0 1 0>;
+			kick-gpio = <&ipcgpio1 27 0>;
+			clocks = <&clkgem1>;
+			label = "dsp1";
+		};
+
+		dsp2: dsp2 {
+			compatible = "linux,rproc-user";
+			mem = <0x12e00000 0x00008000
+			       0x12f00000 0x00008000
+			       0x12800000 0x00100000>;
+			reg = <0x0262084c 4
+			       0x02350844 4
+			       0x02350a44 4
+			       0x02620248 4>;
+			reg-names = "boot-address", "psc-mdstat", "psc-mdctl",
+				"ipcgr";
+			interrupt-parent = <&ipcirq0>;
+			interrupts = <10 0 2 0>;
+			kick-gpio = <&ipcgpio2 27 0>;
+			clocks = <&clkgem2>;
+			label = "dsp2";
+		};
+
+		dsp3: dsp3 {
+			compatible = "linux,rproc-user";
+			mem = <0x13e00000 0x00008000
+			       0x13f00000 0x00008000
+			       0x13800000 0x00100000>;
+			reg = <0x02620850 4
+			       0x02350848 4
+			       0x02350a48 4
+			       0x0262024c 4>;
+			reg-names = "boot-address", "psc-mdstat", "psc-mdctl",
+				"ipcgr";
+			interrupt-parent = <&ipcirq0>;
+			interrupts = <11 0 3 0>;
+			kick-gpio = <&ipcgpio3 27 0>;
+			clocks = <&clkgem3>;
+			label = "dsp3";
+		};
+
+		dspmem: dspmem {
+			compatible = "linux,rproc-user";
+			mem  = <0x0c000000 0x000200000
+					0xa0000000 0x20000000>;
+			label = "dspmem";
+		};
+
+		hwqueue0: hwqueue@2a40000 {
+			range		= <0 0x2000>;
+			linkram0	= <0x100000 0x4000>;
+			linkram1	= <0x70000000 0x10000>;	/* use 1MB OSR
+								   memory */
+
+			queues {
+				qpend-arm-hi {
+					values = <528 32>;
+					interrupts = <0 48 0xf04>,
+						<0 49 0xf04>,
+						<0 50 0xf04>,
+						<0 51 0xf04>,
+						<0 52 0xf04>,
+						<0 53 0xf04>,
+						<0 54 0xf04>,
+						<0 55 0xf04>,
+						<0 56 0xf04>,
+						<0 57 0xf04>,
+						<0 58 0xf04>,
+						<0 59 0xf04>,
+						<0 60 0xf04>,
+						<0 61 0xf04>,
+						<0 62 0xf04>,
+						<0 63 0xf04>,
+						<0 64 0xf04>,
+						<0 65 0xf04>,
+						<0 66 0xf04>,
+						<0 67 0xf04>,
+						<0 68 0xf04>,
+						<0 69 0xf04>,
+						<0 70 0xf04>,
+						<0 71 0xf04>,
+						<0 72 0xf04>,
+						<0 73 0xf04>,
+						<0 74 0xf04>,
+						<0 75 0xf04>,
+						<0 76 0xf04>,
+						<0 77 0xf04>,
+						<0 78 0xf04>,
+						<0 79 0xf04>;
+					reserved;
+				};
+				infradma {
+					values = <800 12>;
+					reserved;
+				};
+				cpsw {
+					values = <896 8>;
+					reserved;
+				};
+				pa {
+					values = <904 13>;
+					reserved;
+				};
+			};
+			regions {
+				#address-cells = <1>;
+				#size-cells = <1>;
+				ranges;
+				region-12 {
+					id = <12>;
+					values	= <12288 128>;	/* num_desc desc_size */
+					link-index = <0x4000>;
+				};
+				region-13 {
+					id = <13>;
+					values	= <2048 256>;	/* num_desc desc_size */
+					link-index = <0x7000>;
+				};
+				region-14 {
+					id = <14>;
+					values	= <2048 128>;	/* num_desc desc_size */
+					link-index = <0x7800>;
+				};
+			};
+			descriptors {
+				pool-net {
+					values = <11264 128>;	/* num_desc desc_size */
+					region-id = <12>;
+				};
+				pool-udma {
+					values = <1440 256>;	/* num_desc desc_size */
+					region-id = <13>;
+				};
+			};
+		}; /* hwqueue0 */
+
+		padma: pktdma@26186000 {
+			compatible = "ti,keystone-pktdma";
+			reg = <0x26186000 0x100		/* 0 - global  */
+			       0x26187000 0x2a0		/* 1 - txchan  */
+			       0x26188000 0xb60		/* 2 - rxchan  */
+			       0x26186100 0x80		/* 3 - txsched */
+			       0x26189000 0x1000>;	/* 4 - rxflow  */
+			/* loop-back;  */
+			/* bigendian; */
+			dma-coherent;
+			enable-all;
+			/* debug; */
+			/* rx-priority = <0>; */
+			/* tx-priority = <0>; */
+			rx-retry-timeout = <3500>; /* Number of pktdma cycles
+						      to wait before retry on
+						      buffer starvation */
+			logical-queue-managers	= <2>;
+			queues-per-queue-manager = <4096>;
+			qm-base-address = <0x23a80000 0x23a90000>;
+
+			channels {
+				nettx0 {
+					transmit;
+					label		= "nettx0";
+					pool		= "pool-net";
+					submit-queue	= <896>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <0>; */
+					/* priority = <1>; */
+				};
+				nettx1 {
+					transmit;
+					label		= "nettx1";
+					pool		= "pool-net";
+					submit-queue	= <896>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <0>; */
+					/* priority = <1>; */
+				};
+				nettx2 {
+					transmit;
+					label		= "nettx2";
+					pool		= "pool-net";
+					submit-queue	= <896>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <0>; */
+					/* priority = <1>; */
+				};
+				nettx3 {
+					transmit;
+					label		= "nettx3";
+					pool		= "pool-net";
+					submit-queue	= <896>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <0>; */
+					/* priority = <1>; */
+				};
+				netrx0 {
+					receive;
+					label		= "netrx0";
+					pool		= "pool-net";
+					/* submit-queue   = <xx>; */
+					complete-queue = <528>;
+					/* debug; */
+					/* channel = <0>; */
+					flow		= <22>;
+				};
+				netrx1 {
+					receive;
+					label		= "netrx1";
+					pool		= "pool-net";
+					/* submit-queue   = <xx>; */
+					complete-queue = <529>;
+					/* debug; */
+					/* channel = <0>; */
+					flow		= <23>;
+				};
+				netrx2 {
+					receive;
+					label		= "netrx2";
+					pool		= "pool-net";
+					/* submit-queue   = <xx>; */
+					complete-queue = <542>;
+					/* debug; */
+					/* channel = <0>; */
+					flow		= <24>;
+				};
+				netrx3 {
+					receive;
+					label		= "netrx3";
+					pool		= "pool-net";
+					/* submit-queue   = <xx>; */
+					complete-queue = <543>;
+					/* debug; */
+					/* channel = <0>; */
+					flow		= <25>;
+				};
+				satx-0 {
+					transmit;
+					label		= "satx-0";
+					pool		= "pool-net";
+					submit-queue	= <914>;
+				};
+				satx-1 {
+					transmit;
+					label		= "satx-1";
+					pool		= "pool-net";
+					submit-queue	= <914>;
+				};
+				patx-pdsp0 {
+					transmit;
+					label		= "patx-pdsp0";
+					pool		= "pool-net";
+					submit-queue	= <904>;
+					complete-queue  = <530>;
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				patx-pdsp5-0 {
+					transmit;
+					label		= "patx-pdsp5-0";
+					pool		= "pool-net";
+					submit-queue	= <910>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				patx-pdsp5-1 {
+					transmit;
+					label		= "patx-pdsp5-1";
+					pool		= "pool-net";
+					submit-queue	= <910>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				patx-pdsp5-2 {
+					transmit;
+					label		= "patx-pdsp5-2";
+					pool		= "pool-net";
+					submit-queue	= <910>;
+					complete-queue = <544>;
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				patx-pdsp5-3 {
+					transmit;
+					label		= "patx-pdsp5-3";
+					pool		= "pool-net";
+					submit-queue	= <910>;
+					complete-queue = <545>;
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos-bypass-0 {
+					transmit;
+					label		= "qos-bypass-0";
+					pool		= "pool-net";
+					submit-queue	= <910>;
+					complete-queue = <540>;
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos-bypass-1 {
+					transmit;
+					label		= "qos-bypass-1";
+					pool		= "pool-net";
+					submit-queue	= <910>;
+					complete-queue = <541>;
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				parx {
+					receive;
+					label		= "parx";
+					pool		= "pool-net";
+					/* submit-queue   = <xx>; */
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <0>; */
+					flow		= <31>;
+				};
+				crypto-rx0 {
+					receive;
+					label		= "crypto-rx0";
+					pool		= "pool-crypto";
+					complete-queue 	= <536>;
+					flow		= <26>;
+					rx-error-retry; /* enable retry on
+							   buffer starvation */
+					/* debug; */
+				};
+				crypto-tx {
+					transmit;
+					label		= "crypto-tx";
+					pool		= "pool-crypto";
+					submit-queue	= <914>;
+					complete-queue 	= <537>;
+					/* debug; */
+				};
+				qos0 {
+					transmit;
+					label		= "qos0";
+					pool		= "pool-net";
+					submit-queue	= <8072>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos1 {
+					transmit;
+					label		= "qos1";
+					pool		= "pool-net";
+					submit-queue	= <8073>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos2 {
+					transmit;
+					label		= "qos2";
+					pool		= "pool-net";
+					submit-queue	= <8074>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos3 {
+					transmit;
+					label		= "qos3";
+					pool		= "pool-net";
+					submit-queue	= <8075>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos4 {
+					transmit;
+					label		= "qos4";
+					pool		= "pool-net";
+					submit-queue	= <8076>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos5 {
+					transmit;
+					label		= "qos5";
+					pool		= "pool-net";
+					submit-queue	= <8077>;
+					complete-queue  = <531>;
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos6 {
+					transmit;
+					label		= "qos6";
+					pool		= "pool-net";
+					submit-queue	= <6472>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos7 {
+					transmit;
+					label		= "qos7";
+					pool		= "pool-net";
+					submit-queue	= <6473>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos8 {
+					transmit;
+					label		= "qos8";
+					pool		= "pool-net";
+					submit-queue	= <6474>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos9 {
+					transmit;
+					label		= "qos9";
+					pool		= "pool-net";
+					submit-queue	= <6475>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos10 {
+					transmit;
+					label		= "qos10";
+					pool		= "pool-net";
+					submit-queue	= <6476>;
+					/* complete-queue = <xx>; */
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+				qos11 {
+					transmit;
+					label		= "qos11";
+					pool		= "pool-net";
+					submit-queue	= <6477>;
+					complete-queue  = <532>;
+					/* debug; */
+					/* channel = <xx>; */
+					/* priority = <1>; */
+				};
+			};
+		};
+
+		infradma: pktdma@2a08000 {
+			logical-queue-managers	= <2>;
+			qm-base-address = <0x23a80000 0x23a90000>;
+
+			channels {
+				udmatx0 {
+					transmit;
+					label		= "udmatx0";
+					pool		= "pool-udma";
+					submit-queue	= <800>;
+					/* complete-queue  = <0> */
+					/* debug; */
+					channel		= <0>;
+					priority	= <1>;
+					flowtag		= <0>;
+				};
+				udmatx1 {
+					transmit;
+					label		= "udmatx1";
+					pool		= "pool-udma";
+					submit-queue	= <801>;
+					/* complete-queue  = <1> */
+					/* debug; */
+					channel		= <1>;
+					priority	= <1>;
+					flowtag		= <1>;
+				};
+				udmatx2 {
+					transmit;
+					label		= "udmatx2";
+					pool		= "pool-udma";
+					submit-queue	= <802>;
+					/* complete-queue  = <2> */
+					/* debug; */
+					channel		= <2>;
+					priority	= <1>;
+					flowtag		= <2>;
+				};
+				udmatx3 {
+					transmit;
+					label		= "udmatx3";
+					pool		= "pool-udma";
+					submit-queue	= <803>;
+					/* complete-queue  = <3> */
+					/* debug; */
+					channel		= <3>;
+					priority	= <1>;
+					flowtag		= <3>;
+				};
+				udmatx4 {
+					transmit;
+					label		= "udmatx4";
+					pool		= "pool-udma";
+					submit-queue	= <804>;
+					/* complete-queue  = <4> */
+					/* debug; */
+					channel		= <4>;
+					priority	= <1>;
+					flowtag		= <4>;
+				};
+				udmatx5 {
+					transmit;
+					label		= "udmatx5";
+					pool		= "pool-udma";
+					submit-queue	= <805>;
+					/* complete-queue  = <5> */
+					/* debug; */
+					channel		= <5>;
+					priority	= <1>;
+					flowtag		= <5>;
+				};
+				udmatx6 {
+					transmit;
+					label		= "udmatx6";
+					pool		= "pool-udma";
+					submit-queue	= <806>;
+					/* complete-queue  = <6> */
+					/* debug; */
+					channel		= <6>;
+					priority	= <1>;
+					flowtag		= <6>;
+				};
+				udmatx7 {
+					transmit;
+					label		= "udmatx7";
+					pool		= "pool-udma";
+					submit-queue	= <807>;
+					/* complete-queue  = <7> */
+					/* debug; */
+					channel		= <7>;
+					priority	= <1>;
+					flowtag		= <7>;
+				};
+				udmatx8 {
+					transmit;
+					label		= "udmatx8";
+					pool		= "pool-udma";
+					submit-queue	= <808>;
+					/* complete-queue  = <8> */
+					/* debug; */
+					channel		= <8>;
+					priority	= <1>;
+					flowtag		= <8>;
+				};
+				udmatx9 {
+					transmit;
+					label		= "udmatx9";
+					pool		= "pool-udma";
+					submit-queue	= <809>;
+					/* complete-queue  = <9> */
+					/* debug; */
+					channel		= <9>;
+					priority	= <1>;
+					flowtag		= <9>;
+				};
+				udmatx10 {
+					transmit;
+					label		= "udmatx10";
+					pool		= "pool-udma";
+					submit-queue	= <810>;
+					/* complete-queue  = <10> */
+					/* debug; */
+					channel		= <10>;
+					priority	= <1>;
+					flowtag		= <10>;
+				};
+				udmatx11 {
+					transmit;
+					label		= "udmatx11";
+					pool		= "pool-udma";
+					submit-queue	= <811>;
+					/* complete-queue  = <11> */
+					/* debug; */
+					channel		= <11>;
+					priority	= <1>;
+					flowtag		= <11>;
+				};
+				udmarx0 {
+					receive;
+					label		= "udmarx0";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <16> */
+					/* debug; */
+					channel		= <0>;
+					flow		= <0>;
+				};
+				udmarx1 {
+					receive;
+					label		= "udmarx1";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <17> */
+					/* debug; */
+					channel		= <1>;
+					flow		= <1>;
+				};
+				udmarx2 {
+					receive;
+					label		= "udmarx2";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <18> */
+					/* debug; */
+					channel		= <2>;
+					flow		= <2>;
+				};
+				udmarx3 {
+					receive;
+					label		= "udmarx3";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <19> */
+					/* debug; */
+					channel		= <3>;
+					flow		= <3>;
+				};
+				udmarx4 {
+					receive;
+					label		= "udmarx4";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <20> */
+					/* debug; */
+					channel		= <4>;
+					flow		= <4>;
+				};
+				udmarx5 {
+					receive;
+					label		= "udmarx5";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <21> */
+					/* debug; */
+					channel		= <5>;
+					flow		= <5>;
+				};
+				udmarx6 {
+					receive;
+					label		= "udmarx6";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <22> */
+					/* debug; */
+					channel		= <6>;
+					flow		= <6>;
+				};
+				udmarx7 {
+					receive;
+					label		= "udmarx7";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <23> */
+					/* debug; */
+					channel		= <7>;
+					flow		= <7>;
+				};
+				udmarx8 {
+					receive;
+					label		= "udmarx8";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <24> */
+					/* debug; */
+					channel		= <8>;
+					flow		= <8>;
+				};
+				udmarx9 {
+					receive;
+					label		= "udmarx9";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <25> */
+					/* debug; */
+					channel		= <9>;
+					flow		= <9>;
+				};
+				udmarx10 {
+					receive;
+					label		= "udmarx10";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <26> */
+					/* debug; */
+					channel		= <10>;
+					flow		= <10>;
+				};
+				udmarx11 {
+					receive;
+					label		= "udmarx11";
+					pool		= "pool-udma";
+					/* submit-queue = <xx>; */
+					/* complete-queue  = <27> */
+					/* debug; */
+					channel		= <11>;
+					flow		= <11>;
+				};
+			};
+		};
+
+		/include/ "k2l-net.dtsi"
+
+		crypto: crypto@26080000 {
+			compatible = "ti,keystone-crypto";
+			dma-coherent;
+			reg = <0x26080000 0x40000>;
+			clocks = <&clksa>;
+			tx_channel = "crypto-tx";
+			tx_queue_depth = <256>;
+
+			rx_channel = "crypto-rx0";
+			rx_queue_depth = <256 64 0 0>;
+			rx_buffer_size = <1500 4096 0 0>;
+
+			sc-id = <0x7000 0x71ff>;
+		};
+
+                debugss: debugss {
+                        compatible = "ti,keystone-debugss";
+                        clocks = <&mainpllclk>, <&armpllclk>, <&clkdebugsstrc>, <&gemtraceclk>, <&clktetbtrc>;
+                        clock-names = "mainpllclock", "armpllclock", "debugssclock", "gemtraceclock", "tetbclock";
+                };
+
+		sysctrl {
+			interrupts = <0 24 0xf01>, /* L1L2 ECC error interrupt */
+				     <0 448 0xf04>; /* DDR3 ECC error interrupt */
+		};
+
+		pmu {
+			compatible = "arm,cortex-a15-pmu";
+			interrupts = <0 20 0xf01>,
+				     <0 21 0xf01>;
+		};
+	};
+};
+
+&spi0 {
+	ti,davinci-spi-num-cs = <5>;
+};
+
+&spi1 {
+	ti,davinci-spi-num-cs = <3>;
+};
+
+&spi2 {
+	ti,davinci-spi-num-cs = <5>;
+	/* Pin muxed. Enable only if pin mux is configured for SPI2 */
+	status = "disabled";
+};
-- 
1.7.5.4

