xst -intstyle ise -ifn "E:/Proj/intro1/clock.xst" -ofn "E:/Proj/intro1/clock.syr" 
netgen -intstyle ise -ar Structure -tm clock -w -dir netgen/synthesis -ofmt vhdl -sim clock.ngc clock_synthesis.vhd 
xst -intstyle ise -ifn "E:/Proj/intro1/clock.xst" -ofn "E:/Proj/intro1/clock.syr" 
netgen -intstyle ise -ar Structure -tm clock -w -dir netgen/synthesis -ofmt vhdl -sim clock.ngc clock_synthesis.vhd 
xst -intstyle ise -ifn "E:/Proj/intro1/clock.xst" -ofn "E:/Proj/intro1/clock.syr" 
xst -intstyle ise -ifn "E:/Proj/intro1/clock.xst" -ofn "E:/Proj/intro1/clock.syr" 
netgen -intstyle ise -ar Structure -tm clock -w -dir netgen/synthesis -ofmt vhdl -sim clock.ngc clock_synthesis.vhd 
xst -intstyle ise -ifn "E:/Proj/intro1/clock.xst" -ofn "E:/Proj/intro1/clock.syr" 
netgen -intstyle ise -ar Structure -tm clock -w -dir netgen/synthesis -ofmt vhdl -sim clock.ngc clock_synthesis.vhd 
