<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p117" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_117{left:796px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_117{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_117{left:682px;bottom:1141px;letter-spacing:-0.14px;}
#t4_117{left:70px;bottom:586px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_117{left:70px;bottom:569px;letter-spacing:-0.16px;word-spacing:-1.41px;}
#t6_117{left:70px;bottom:552px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_117{left:70px;bottom:536px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_117{left:70px;bottom:519px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_117{left:70px;bottom:502px;letter-spacing:-0.13px;word-spacing:-0.97px;}
#ta_117{left:299px;bottom:509px;}
#tb_117{left:314px;bottom:502px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#tc_117{left:70px;bottom:485px;letter-spacing:-0.28px;word-spacing:0.2px;}
#td_117{left:70px;bottom:417px;letter-spacing:0.15px;}
#te_117{left:151px;bottom:417px;letter-spacing:0.22px;word-spacing:-0.04px;}
#tf_117{left:70px;bottom:392px;letter-spacing:-0.15px;word-spacing:-0.76px;}
#tg_117{left:70px;bottom:375px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_117{left:70px;bottom:358px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ti_117{left:70px;bottom:342px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tj_117{left:70px;bottom:325px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tk_117{left:70px;bottom:300px;letter-spacing:-0.16px;word-spacing:-1.33px;}
#tl_117{left:70px;bottom:283px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_117{left:70px;bottom:267px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_117{left:70px;bottom:242px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_117{left:70px;bottom:225px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tp_117{left:70px;bottom:167px;letter-spacing:0.12px;}
#tq_117{left:152px;bottom:167px;letter-spacing:0.15px;word-spacing:0.01px;}
#tr_117{left:70px;bottom:143px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#ts_117{left:70px;bottom:126px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_117{left:76px;bottom:1039px;letter-spacing:-0.11px;}
#tu_117{left:76px;bottom:1022px;letter-spacing:-0.11px;}
#tv_117{left:76px;bottom:1005px;letter-spacing:-0.14px;}
#tw_117{left:259px;bottom:1039px;letter-spacing:-0.12px;}
#tx_117{left:76px;bottom:981px;letter-spacing:-0.11px;}
#ty_117{left:76px;bottom:964px;letter-spacing:-0.12px;}
#tz_117{left:76px;bottom:943px;letter-spacing:-0.11px;}
#t10_117{left:76px;bottom:926px;letter-spacing:-0.12px;}
#t11_117{left:76px;bottom:909px;letter-spacing:-0.12px;}
#t12_117{left:76px;bottom:892px;letter-spacing:-0.12px;}
#t13_117{left:76px;bottom:875px;letter-spacing:-0.1px;}
#t14_117{left:259px;bottom:981px;letter-spacing:-0.12px;}
#t15_117{left:76px;bottom:851px;letter-spacing:-0.11px;}
#t16_117{left:259px;bottom:851px;letter-spacing:-0.12px;}
#t17_117{left:76px;bottom:826px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t18_117{left:259px;bottom:826px;letter-spacing:-0.11px;}
#t19_117{left:76px;bottom:802px;letter-spacing:-0.12px;}
#t1a_117{left:76px;bottom:785px;letter-spacing:-0.13px;}
#t1b_117{left:259px;bottom:802px;letter-spacing:-0.12px;}
#t1c_117{left:71px;bottom:758px;letter-spacing:-0.14px;}
#t1d_117{left:70px;bottom:739px;letter-spacing:-0.11px;}
#t1e_117{left:88px;bottom:719px;}
#t1f_117{left:96px;bottom:719px;letter-spacing:-0.12px;}
#t1g_117{left:675px;bottom:719px;}
#t1h_117{left:70px;bottom:699px;letter-spacing:-0.12px;}
#t1i_117{left:85px;bottom:679px;letter-spacing:-0.12px;}
#t1j_117{left:708px;bottom:679px;}
#t1k_117{left:70px;bottom:659px;letter-spacing:-0.12px;word-spacing:-0.65px;}
#t1l_117{left:85px;bottom:643px;letter-spacing:-0.13px;}
#t1m_117{left:145px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1n_117{left:222px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1o_117{left:76px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.54px;}
#t1p_117{left:259px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.04px;}

.s1_117{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_117{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_117{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_117{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_117{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_117{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_117{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_117{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_117{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_117{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts117" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg117Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg117" style="-webkit-user-select: none;"><object width="935" height="1210" data="117/117.svg" type="image/svg+xml" id="pdf117" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_117" class="t s1_117">Vol. 1 </span><span id="t2_117" class="t s1_117">5-5 </span>
<span id="t3_117" class="t s2_117">INSTRUCTION SET SUMMARY </span>
<span id="t4_117" class="t s3_117">The following sections list instructions in each major group and subgroup. Given for each instruction is its </span>
<span id="t5_117" class="t s3_117">mnemonic and descriptive names. When two or more mnemonics are given (for example, CMOVA/CMOVNBE), they </span>
<span id="t6_117" class="t s3_117">represent different mnemonics for the same instruction opcode. Assemblers support redundant mnemonics for </span>
<span id="t7_117" class="t s3_117">some instructions to make it easier to read code listings. For instance, CMOVA (Conditional move if above) and </span>
<span id="t8_117" class="t s3_117">CMOVNBE (Conditional move if not below or equal) represent the same condition. For detailed information about </span>
<span id="t9_117" class="t s3_117">specific instructions, see the Intel </span>
<span id="ta_117" class="t s4_117">® </span>
<span id="tb_117" class="t s3_117">64 and IA-32 Architectures Software Developer’s Manual, Volumes 2A, 2B, 2C, </span>
<span id="tc_117" class="t s3_117">&amp; 2D. </span>
<span id="td_117" class="t s5_117">5.1 </span><span id="te_117" class="t s5_117">GENERAL-PURPOSE INSTRUCTIONS </span>
<span id="tf_117" class="t s3_117">The general-purpose instructions perform basic data movement, arithmetic, logic, program flow, and string opera- </span>
<span id="tg_117" class="t s3_117">tions that programmers commonly use to write application and system software to run on Intel 64 and IA-32 </span>
<span id="th_117" class="t s3_117">processors. They operate on data contained in memory, in the general-purpose registers (EAX, EBX, ECX, EDX, </span>
<span id="ti_117" class="t s3_117">EDI, ESI, EBP, and ESP) and in the EFLAGS register. They also operate on address information contained in </span>
<span id="tj_117" class="t s3_117">memory, the general-purpose registers, and the segment registers (CS, DS, SS, ES, FS, and GS). </span>
<span id="tk_117" class="t s3_117">This group of instructions includes the data transfer, binary integer arithmetic, decimal arithmetic, logic operations, </span>
<span id="tl_117" class="t s3_117">shift and rotate, bit and byte operations, program control, string, flag control, segment register operations, and </span>
<span id="tm_117" class="t s3_117">miscellaneous subgroups. The sections that follow introduce each subgroup. </span>
<span id="tn_117" class="t s3_117">For more detailed information on general purpose-instructions, see Chapter 7, “Programming With General- </span>
<span id="to_117" class="t s3_117">Purpose Instructions.” </span>
<span id="tp_117" class="t s6_117">5.1.1 </span><span id="tq_117" class="t s6_117">Data Transfer Instructions </span>
<span id="tr_117" class="t s3_117">The data transfer instructions move data between memory and the general-purpose and segment registers. They </span>
<span id="ts_117" class="t s3_117">also perform specific operations such as conditional moves, stack access, and data conversion. </span>
<span id="tt_117" class="t s7_117">Intel® TSX Suspend Load </span>
<span id="tu_117" class="t s7_117">Address Tracking </span>
<span id="tv_117" class="t s7_117">(TSXLDTRK) </span>
<span id="tw_117" class="t s7_117">4th generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="tx_117" class="t s7_117">Intel® Advanced Matrix </span>
<span id="ty_117" class="t s7_117">Extensions (Intel® AMX) </span>
<span id="tz_117" class="t s7_117">Includes CPUID Leaf 1EH, </span>
<span id="t10_117" class="t s7_117">“TMUL Information Main </span>
<span id="t11_117" class="t s7_117">Leaf”, and CPUID bits AMX- </span>
<span id="t12_117" class="t s7_117">BF16, AMX-TILE, and AMX- </span>
<span id="t13_117" class="t s7_117">INT8. </span>
<span id="t14_117" class="t s7_117">4th generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t15_117" class="t s7_117">User Interrupts (UINTR) </span><span id="t16_117" class="t s7_117">4th generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t17_117" class="t s7_117">IPI Virtualization </span><span id="t18_117" class="t s7_117">4th generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t19_117" class="t s7_117">AVX512-FP16, for the FP16 </span>
<span id="t1a_117" class="t s7_117">Data Type </span>
<span id="t1b_117" class="t s7_117">4th generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t1c_117" class="t s8_117">NOTES: </span>
<span id="t1d_117" class="t s7_117">1. Details on Key Locker can be found in the Intel Key Locker Specification here: </span>
<span id="t1e_117" class="t s2_117">h </span><span id="t1f_117" class="t s2_117">ttps://software.intel.com/content/www/us/en/develop/download/intel-key-locker-specification.html </span><span id="t1g_117" class="t s7_117">. </span>
<span id="t1h_117" class="t s7_117">2. Further details on TME-MK usage can be found here: </span>
<span id="t1i_117" class="t s2_117">https://software.intel.com/sites/default/files/managed/a5/16/Multi-Key-Total-Memory-Encryption-Spec.pdf </span><span id="t1j_117" class="t s2_117">. </span>
<span id="t1k_117" class="t s7_117">3. Alder Lake performance hybrid architecture does not support Intel® AVX-512. ISA features such as Intel® AVX, AVX-VNNI, Intel® AVX2, </span>
<span id="t1l_117" class="t s7_117">and UMONITOR/UMWAIT/TPAUSE are supported. </span>
<span id="t1m_117" class="t s9_117">Table 5-2. </span><span id="t1n_117" class="t s9_117">Instruction Set Extensions Introduction in Intel® 64 and IA-32 Processors (Contd.) </span>
<span id="t1o_117" class="t sa_117">Instruction Set Architecture </span><span id="t1p_117" class="t sa_117">Processor Generation Introduction </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
