{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707762587261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707762587262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 13:29:47 2024 " "Processing started: Mon Feb 12 13:29:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707762587262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707762587262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-G2 -c CPU-G2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-G2 -c CPU-G2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707762587262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707762587828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707762587828 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "XOR " "Entity \"XOR\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "XOR.v" "" { Text "C:/Users/19cmb13/CPU-G2/XOR.v" 4 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1707762596496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor.v 1 1 " "Found 1 design units, including 1 entities, in source file xor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707762596497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotoonemultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotoonemultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirtyTwoToOneMultiplexer " "Found entity 1: thirtyTwoToOneMultiplexer" {  } { { "thirtyTwoToOneMultiplexer.v" "" { Text "C:/Users/19cmb13/CPU-G2/thirtyTwoToOneMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762596502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707762596502 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ThirtyTwoToFiveEncoder.v(35) " "Verilog HDL warning at ThirtyTwoToFiveEncoder.v(35): extended using \"x\" or \"z\"" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/Users/19cmb13/CPU-G2/ThirtyTwoToFiveEncoder.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1707762596505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotofiveencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotofiveencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToFiveEncoder " "Found entity 1: ThirtyTwoToFiveEncoder" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/Users/19cmb13/CPU-G2/ThirtyTwoToFiveEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762596506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707762596506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/Users/19cmb13/CPU-G2/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762596510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707762596510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/Users/19cmb13/CPU-G2/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762596514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707762596514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcadder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rcadder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAdder_tb " "Found entity 1: RCAdder_tb" {  } { { "RCAdder_tb.v" "" { Text "C:/Users/19cmb13/CPU-G2/RCAdder_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762596519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707762596519 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "OR " "Entity \"OR\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "OR.v" "" { Text "C:/Users/19cmb13/CPU-G2/OR.v" 4 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1707762596523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or.v 1 1 " "Found 1 design units, including 1 entities, in source file or.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707762596523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicaion " "Found entity 1: Multiplicaion" {  } { { "Multiplication.v" "" { Text "C:/Users/19cmb13/CPU-G2/Multiplication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762596527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707762596527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder4.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder4 " "Found entity 1: FullAdder4" {  } { { "FullAdder4.v" "" { Text "C:/Users/19cmb13/CPU-G2/FullAdder4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762596531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707762596531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "C:/Users/19cmb13/CPU-G2/FullAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762596536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707762596536 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "R0 Datapath.v(22) " "Verilog HDL Declaration error at Datapath.v(22): identifier \"R0\" is already declared in the present scope" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1707762596539 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "R1 Datapath.v(23) " "Verilog HDL Declaration error at Datapath.v(23): identifier \"R1\" is already declared in the present scope" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1707762596540 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "R2 Datapath.v(24) " "Verilog HDL Declaration error at Datapath.v(24): identifier \"R2\" is already declared in the present scope" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 24 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1707762596540 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "R3 Datapath.v(25) " "Verilog HDL Declaration error at Datapath.v(25): identifier \"R3\" is already declared in the present scope" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1707762596540 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "R4 Datapath.v(26) " "Verilog HDL Declaration error at Datapath.v(26): identifier \"R4\" is already declared in the present scope" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 26 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1707762596540 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "R5 Datapath.v(27) " "Verilog HDL Declaration error at Datapath.v(27): identifier \"R5\" is already declared in the present scope" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 27 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1707762596540 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "R6 Datapath.v(28) " "Verilog HDL Declaration error at Datapath.v(28): identifier \"R6\" is already declared in the present scope" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 28 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1707762596540 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "R7 Datapath.v(29) " "Verilog HDL Declaration error at Datapath.v(29): identifier \"R7\" is already declared in the present scope" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 29 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1707762596540 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "R8 Datapath.v(30) " "Verilog HDL Declaration error at Datapath.v(30): identifier \"R8\" is already declared in the present scope" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 30 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1707762596540 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "R9 Datapath.v(31) " "Verilog HDL Declaration error at Datapath.v(31): identifier \"R9\" is already declared in the present scope" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 31 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1707762596540 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "R10 Datapath.v(32) " "Verilog HDL Declaration error at Datapath.v(32): identifier \"R10\" is already declared in the present scope" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 32 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1707762596540 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "R11 Datapath.v(33) " "Verilog HDL Declaration error at Datapath.v(33): identifier \"R11\" is already declared in the present scope" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 33 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1707762596540 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "R12 Datapath.v(34) " "Verilog HDL Declaration error at Datapath.v(34): identifier \"R12\" is already declared in the present scope" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 34 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1707762596540 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "R13 Datapath.v(35) " "Verilog HDL Declaration error at Datapath.v(35): identifier \"R13\" is already declared in the present scope" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 35 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1707762596540 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "R14 Datapath.v(36) " "Verilog HDL Declaration error at Datapath.v(36): identifier \"R14\" is already declared in the present scope" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 36 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1707762596540 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "R15 Datapath.v(37) " "Verilog HDL Declaration error at Datapath.v(37): identifier \"R15\" is already declared in the present scope" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 37 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1707762596540 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Datapath Datapath.v(1) " "Ignored design unit \"Datapath\" at Datapath.v(1) due to previous errors" {  } { { "Datapath.v" "" { Text "C:/Users/19cmb13/CPU-G2/Datapath.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1707762596541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 0 0 " "Found 0 design units, including 0 entities, in source file datapath.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707762596541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/Users/19cmb13/CPU-G2/bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762596545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707762596545 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "AND " "Entity \"AND\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "AND.v" "" { Text "C:/Users/19cmb13/CPU-G2/AND.v" 3 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1707762596549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.v 1 1 " "Found 1 design units, including 1 entities, in source file and.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707762596549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/19cmb13/CPU-G2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762596553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707762596553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcadder.v 1 1 " "Found 1 design units, including 1 entities, in source file rcadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAdder " "Found entity 1: RCAdder" {  } { { "RCAdder.v" "" { Text "C:/Users/19cmb13/CPU-G2/RCAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707762596558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707762596558 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/19cmb13/CPU-G2/output_files/CPU-G2.map.smsg " "Generated suppressed messages file C:/Users/19cmb13/CPU-G2/output_files/CPU-G2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707762596581 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707762596627 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 12 13:29:56 2024 " "Processing ended: Mon Feb 12 13:29:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707762596627 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707762596627 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707762596627 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707762596627 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 19 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 19 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707762597231 ""}
