var searchData=
[
  ['dma1_5fchannel1_5fisr',['dma1_channel1_isr',['../group__CM3__nvic__isrprototypes__STM32G0.html#ga8e3d66f43880efbd56cc2f68347b9b19',1,'dma1_channel1_isr(void):&#160;nvic.h'],['../group__CM3__nvic__isrdecls__STM32G0.html#ga8e3d66f43880efbd56cc2f68347b9b19',1,'dma1_channel1_isr(void):&#160;vector_nvic.c']]],
  ['dma1_5fchannel2_5f3_5fisr',['dma1_channel2_3_isr',['../group__CM3__nvic__isrprototypes__STM32G0.html#ga8f2b7f6cb406ba7b5b62da71d6b34999',1,'dma1_channel2_3_isr(void):&#160;nvic.h'],['../group__CM3__nvic__isrdecls__STM32G0.html#ga8f2b7f6cb406ba7b5b62da71d6b34999',1,'dma1_channel2_3_isr(void):&#160;vector_nvic.c']]],
  ['dma1_5fchannel4_5f7_5fdmamux_5fisr',['dma1_channel4_7_dmamux_isr',['../group__CM3__nvic__isrprototypes__STM32G0.html#ga992e8c47f358f5dbae0041659ff06ba6',1,'dma1_channel4_7_dmamux_isr(void):&#160;nvic.h'],['../group__CM3__nvic__isrdecls__STM32G0.html#ga992e8c47f358f5dbae0041659ff06ba6',1,'dma1_channel4_7_dmamux_isr(void):&#160;vector_nvic.c']]],
  ['dwt_5fenable_5fcycle_5fcounter',['dwt_enable_cycle_counter',['../group__cm__fpb.html#ga493f84a3f4912c8c1dd8c1371fbbc8e4',1,'dwt_enable_cycle_counter(void):&#160;dwt.c'],['../group__CM3__dwt__file.html#ga493f84a3f4912c8c1dd8c1371fbbc8e4',1,'dwt_enable_cycle_counter(void):&#160;dwt.c']]],
  ['dwt_5fread_5fcycle_5fcounter',['dwt_read_cycle_counter',['../group__cm__fpb.html#ga4493afd58c9d262aa22776de5b51b6ee',1,'dwt_read_cycle_counter(void):&#160;dwt.c'],['../group__CM3__dwt__file.html#ga4493afd58c9d262aa22776de5b51b6ee',1,'dwt_read_cycle_counter(void):&#160;dwt.c']]]
];
