Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 15 15:42:16 2018
| Host         : LAPTOP-NJE0O93L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.457        0.000                      0                   67        0.192        0.000                      0                   67        3.000        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_in                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       18.457        0.000                      0                   67        0.192        0.000                      0                   67       19.500        0.000                       0                    34  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  A1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  A1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  A1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  A1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  A1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  A1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.457ns  (required time - arrival time)
  Source:                 A2/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A3/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.505ns  (logic 9.937ns (46.208%)  route 11.568ns (53.792%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.557    -0.955    A2/clk_out1
    SLICE_X9Y55          FDRE                                         r  A2/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  A2/hcount_reg[1]/Q
                         net (fo=50, routed)          1.785     1.286    A2/Q[1]
    SLICE_X13Y60         LUT3 (Prop_lut3_I2_O)        0.152     1.438 r  A2/red4__8_i_14/O
                         net (fo=3, routed)           0.595     2.033    A2/red4__8_i_14_n_0
    SLICE_X13Y61         LUT5 (Prop_lut5_I0_O)        0.352     2.385 f  A2/red4__8_i_13/O
                         net (fo=9, routed)           1.579     3.964    A2/red4__8_i_13_n_0
    SLICE_X11Y74         LUT4 (Prop_lut4_I1_O)        0.326     4.290 r  A2/red4__9_i_1/O
                         net (fo=4, routed)           0.601     4.891    A3/hcount_reg[9]_5[1]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.927 r  A3/red4__9/PCOUT[47]
                         net (fo=1, routed)           0.056     8.983    A3/red4__9_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.501 r  A3/red4__10/P[1]
                         net (fo=2, routed)           0.992    11.493    A3/red4__10_n_104
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.124    11.617 r  A3/i__carry_i_2__14/O
                         net (fo=1, routed)           0.000    11.617    A3/i__carry_i_2__14_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.015 r  A3/red4_inferred__8/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.015    A3/red4_inferred__8/i__carry_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.237 r  A3/red4_inferred__8/i__carry__0/O[0]
                         net (fo=2, routed)           0.857    13.094    A3/red4_inferred__8/i__carry__0_n_7
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.299    13.393 r  A3/i__carry__4_i_4__1/O
                         net (fo=1, routed)           0.000    13.393    A3/i__carry__4_i_4__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.925 r  A3/red3_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.925    A3/red3_inferred__3/i__carry__4_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.259 f  A3/red3_inferred__3/i__carry__5/O[1]
                         net (fo=1, routed)           0.825    15.084    A3/red3_inferred__3/i__carry__5_n_6
    SLICE_X12Y76         LUT2 (Prop_lut2_I1_O)        0.303    15.387 r  A3/i__carry__2_i_4__2/O
                         net (fo=1, routed)           0.000    15.387    A3/i__carry__2_i_4__2_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.900 r  A3/red2_inferred__1/i__carry__2/CO[3]
                         net (fo=4, routed)           2.151    18.052    A3/CO[0]
    SLICE_X8Y55          LUT2 (Prop_lut2_I0_O)        0.124    18.176 f  A3/green[3]_i_7/O
                         net (fo=1, routed)           1.076    19.251    A3/green[3]_i_7_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.124    19.375 f  A3/green[3]_i_4/O
                         net (fo=2, routed)           1.050    20.426    A3/green[3]_i_4_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I3_O)        0.124    20.550 r  A3/green[3]_i_1/O
                         net (fo=1, routed)           0.000    20.550    A3/green[3]_i_1_n_0
    SLICE_X8Y55          FDRE                                         r  A3/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.440    38.444    A3/clk_out1
    SLICE_X8Y55          FDRE                                         r  A3/green_reg[3]/C
                         clock pessimism              0.579    39.023    
                         clock uncertainty           -0.098    38.926    
    SLICE_X8Y55          FDRE (Setup_fdre_C_D)        0.081    39.007    A3/green_reg[3]
  -------------------------------------------------------------------
                         required time                         39.007    
                         arrival time                         -20.550    
  -------------------------------------------------------------------
                         slack                                 18.457    

Slack (MET) :             18.738ns  (required time - arrival time)
  Source:                 A2/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A3/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.274ns  (logic 9.937ns (46.711%)  route 11.337ns (53.289%))
  Logic Levels:           16  (CARRY4=5 DSP48E1=2 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.557    -0.955    A2/clk_out1
    SLICE_X9Y55          FDRE                                         r  A2/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  A2/hcount_reg[1]/Q
                         net (fo=50, routed)          1.785     1.286    A2/Q[1]
    SLICE_X13Y60         LUT3 (Prop_lut3_I2_O)        0.152     1.438 r  A2/red4__8_i_14/O
                         net (fo=3, routed)           0.595     2.033    A2/red4__8_i_14_n_0
    SLICE_X13Y61         LUT5 (Prop_lut5_I0_O)        0.352     2.385 f  A2/red4__8_i_13/O
                         net (fo=9, routed)           1.579     3.964    A2/red4__8_i_13_n_0
    SLICE_X11Y74         LUT4 (Prop_lut4_I1_O)        0.326     4.290 r  A2/red4__9_i_1/O
                         net (fo=4, routed)           0.601     4.891    A3/hcount_reg[9]_5[1]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.927 r  A3/red4__9/PCOUT[47]
                         net (fo=1, routed)           0.056     8.983    A3/red4__9_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.501 r  A3/red4__10/P[1]
                         net (fo=2, routed)           0.992    11.493    A3/red4__10_n_104
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.124    11.617 r  A3/i__carry_i_2__14/O
                         net (fo=1, routed)           0.000    11.617    A3/i__carry_i_2__14_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.015 r  A3/red4_inferred__8/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.015    A3/red4_inferred__8/i__carry_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.237 r  A3/red4_inferred__8/i__carry__0/O[0]
                         net (fo=2, routed)           0.857    13.094    A3/red4_inferred__8/i__carry__0_n_7
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.299    13.393 r  A3/i__carry__4_i_4__1/O
                         net (fo=1, routed)           0.000    13.393    A3/i__carry__4_i_4__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.925 r  A3/red3_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.925    A3/red3_inferred__3/i__carry__4_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.259 f  A3/red3_inferred__3/i__carry__5/O[1]
                         net (fo=1, routed)           0.825    15.084    A3/red3_inferred__3/i__carry__5_n_6
    SLICE_X12Y76         LUT2 (Prop_lut2_I1_O)        0.303    15.387 r  A3/i__carry__2_i_4__2/O
                         net (fo=1, routed)           0.000    15.387    A3/i__carry__2_i_4__2_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.900 r  A3/red2_inferred__1/i__carry__2/CO[3]
                         net (fo=4, routed)           2.151    18.052    A3/CO[0]
    SLICE_X8Y55          LUT2 (Prop_lut2_I0_O)        0.124    18.176 f  A3/green[3]_i_7/O
                         net (fo=1, routed)           1.076    19.251    A3/green[3]_i_7_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I0_O)        0.124    19.375 f  A3/green[3]_i_4/O
                         net (fo=2, routed)           0.819    20.195    A3/green[3]_i_4_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I2_O)        0.124    20.319 r  A3/green[1]_i_1/O
                         net (fo=1, routed)           0.000    20.319    A3/green[1]_i_1_n_0
    SLICE_X6Y55          FDRE                                         r  A3/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.507    38.511    A3/clk_out1
    SLICE_X6Y55          FDRE                                         r  A3/green_reg[1]/C
                         clock pessimism              0.562    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)        0.081    39.057    A3/green_reg[1]
  -------------------------------------------------------------------
                         required time                         39.057    
                         arrival time                         -20.319    
  -------------------------------------------------------------------
                         slack                                 18.738    

Slack (MET) :             19.458ns  (required time - arrival time)
  Source:                 A2/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A3/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.551ns  (logic 10.049ns (48.898%)  route 10.502ns (51.102%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.557    -0.955    A2/clk_out1
    SLICE_X9Y55          FDRE                                         r  A2/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  A2/hcount_reg[1]/Q
                         net (fo=50, routed)          1.785     1.286    A2/Q[1]
    SLICE_X13Y60         LUT3 (Prop_lut3_I2_O)        0.152     1.438 r  A2/red4__8_i_14/O
                         net (fo=3, routed)           0.595     2.033    A2/red4__8_i_14_n_0
    SLICE_X13Y61         LUT5 (Prop_lut5_I0_O)        0.352     2.385 f  A2/red4__8_i_13/O
                         net (fo=9, routed)           1.579     3.964    A2/red4__8_i_13_n_0
    SLICE_X11Y74         LUT4 (Prop_lut4_I1_O)        0.326     4.290 r  A2/red4__9_i_1/O
                         net (fo=4, routed)           0.601     4.891    A3/hcount_reg[9]_5[1]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.927 r  A3/red4__9/PCOUT[47]
                         net (fo=1, routed)           0.056     8.983    A3/red4__9_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.501 r  A3/red4__10/P[1]
                         net (fo=2, routed)           0.992    11.493    A3/red4__10_n_104
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.124    11.617 r  A3/i__carry_i_2__14/O
                         net (fo=1, routed)           0.000    11.617    A3/i__carry_i_2__14_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.015 r  A3/red4_inferred__8/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.015    A3/red4_inferred__8/i__carry_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.237 r  A3/red4_inferred__8/i__carry__0/O[0]
                         net (fo=2, routed)           0.857    13.094    A3/red4_inferred__8/i__carry__0_n_7
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.299    13.393 r  A3/i__carry__4_i_4__1/O
                         net (fo=1, routed)           0.000    13.393    A3/i__carry__4_i_4__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.925 r  A3/red3_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.925    A3/red3_inferred__3/i__carry__4_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.259 f  A3/red3_inferred__3/i__carry__5/O[1]
                         net (fo=1, routed)           0.825    15.084    A3/red3_inferred__3/i__carry__5_n_6
    SLICE_X12Y76         LUT2 (Prop_lut2_I1_O)        0.303    15.387 r  A3/i__carry__2_i_4__2/O
                         net (fo=1, routed)           0.000    15.387    A3/i__carry__2_i_4__2_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.900 f  A3/red2_inferred__1/i__carry__2/CO[3]
                         net (fo=4, routed)           2.151    18.052    A3/CO[0]
    SLICE_X8Y55          LUT3 (Prop_lut3_I1_O)        0.153    18.205 r  A3/red[3]_i_2/O
                         net (fo=2, routed)           1.060    19.265    A3/red[3]_i_2_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I1_O)        0.331    19.596 r  A3/red[1]_i_1/O
                         net (fo=1, routed)           0.000    19.596    A3/red[1]_i_1_n_0
    SLICE_X6Y55          FDRE                                         r  A3/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.507    38.511    A3/clk_out1
    SLICE_X6Y55          FDRE                                         r  A3/red_reg[1]/C
                         clock pessimism              0.562    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)        0.079    39.055    A3/red_reg[1]
  -------------------------------------------------------------------
                         required time                         39.055    
                         arrival time                         -19.596    
  -------------------------------------------------------------------
                         slack                                 19.458    

Slack (MET) :             19.610ns  (required time - arrival time)
  Source:                 A2/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A3/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.399ns  (logic 10.049ns (49.262%)  route 10.350ns (50.738%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.557    -0.955    A2/clk_out1
    SLICE_X9Y55          FDRE                                         r  A2/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  A2/hcount_reg[1]/Q
                         net (fo=50, routed)          1.785     1.286    A2/Q[1]
    SLICE_X13Y60         LUT3 (Prop_lut3_I2_O)        0.152     1.438 r  A2/red4__8_i_14/O
                         net (fo=3, routed)           0.595     2.033    A2/red4__8_i_14_n_0
    SLICE_X13Y61         LUT5 (Prop_lut5_I0_O)        0.352     2.385 f  A2/red4__8_i_13/O
                         net (fo=9, routed)           1.579     3.964    A2/red4__8_i_13_n_0
    SLICE_X11Y74         LUT4 (Prop_lut4_I1_O)        0.326     4.290 r  A2/red4__9_i_1/O
                         net (fo=4, routed)           0.601     4.891    A3/hcount_reg[9]_5[1]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.927 r  A3/red4__9/PCOUT[47]
                         net (fo=1, routed)           0.056     8.983    A3/red4__9_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.501 r  A3/red4__10/P[1]
                         net (fo=2, routed)           0.992    11.493    A3/red4__10_n_104
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.124    11.617 r  A3/i__carry_i_2__14/O
                         net (fo=1, routed)           0.000    11.617    A3/i__carry_i_2__14_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.015 r  A3/red4_inferred__8/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.015    A3/red4_inferred__8/i__carry_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.237 r  A3/red4_inferred__8/i__carry__0/O[0]
                         net (fo=2, routed)           0.857    13.094    A3/red4_inferred__8/i__carry__0_n_7
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.299    13.393 r  A3/i__carry__4_i_4__1/O
                         net (fo=1, routed)           0.000    13.393    A3/i__carry__4_i_4__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.925 r  A3/red3_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.925    A3/red3_inferred__3/i__carry__4_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.259 f  A3/red3_inferred__3/i__carry__5/O[1]
                         net (fo=1, routed)           0.825    15.084    A3/red3_inferred__3/i__carry__5_n_6
    SLICE_X12Y76         LUT2 (Prop_lut2_I1_O)        0.303    15.387 r  A3/i__carry__2_i_4__2/O
                         net (fo=1, routed)           0.000    15.387    A3/i__carry__2_i_4__2_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.900 r  A3/red2_inferred__1/i__carry__2/CO[3]
                         net (fo=4, routed)           2.151    18.052    A3/CO[0]
    SLICE_X8Y55          LUT3 (Prop_lut3_I1_O)        0.153    18.205 f  A3/red[3]_i_2/O
                         net (fo=2, routed)           0.908    19.113    A3/red[3]_i_2_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I1_O)        0.331    19.444 r  A3/red[3]_i_1/O
                         net (fo=1, routed)           0.000    19.444    A3/red[3]_i_1_n_0
    SLICE_X6Y55          FDRE                                         r  A3/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.507    38.511    A3/clk_out1
    SLICE_X6Y55          FDRE                                         r  A3/red_reg[3]/C
                         clock pessimism              0.562    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)        0.079    39.055    A3/red_reg[3]
  -------------------------------------------------------------------
                         required time                         39.055    
                         arrival time                         -19.444    
  -------------------------------------------------------------------
                         slack                                 19.610    

Slack (MET) :             19.864ns  (required time - arrival time)
  Source:                 A2/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A3/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.144ns  (logic 10.043ns (49.857%)  route 10.101ns (50.143%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.557    -0.955    A2/clk_out1
    SLICE_X9Y55          FDRE                                         r  A2/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  A2/hcount_reg[1]/Q
                         net (fo=50, routed)          1.785     1.286    A2/Q[1]
    SLICE_X13Y60         LUT3 (Prop_lut3_I2_O)        0.152     1.438 r  A2/red4__8_i_14/O
                         net (fo=3, routed)           0.595     2.033    A2/red4__8_i_14_n_0
    SLICE_X13Y61         LUT5 (Prop_lut5_I0_O)        0.352     2.385 f  A2/red4__8_i_13/O
                         net (fo=9, routed)           1.579     3.964    A2/red4__8_i_13_n_0
    SLICE_X11Y74         LUT4 (Prop_lut4_I1_O)        0.326     4.290 r  A2/red4__9_i_1/O
                         net (fo=4, routed)           0.601     4.891    A3/hcount_reg[9]_5[1]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.927 r  A3/red4__9/PCOUT[47]
                         net (fo=1, routed)           0.056     8.983    A3/red4__9_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.501 r  A3/red4__10/P[1]
                         net (fo=2, routed)           0.992    11.493    A3/red4__10_n_104
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.124    11.617 r  A3/i__carry_i_2__14/O
                         net (fo=1, routed)           0.000    11.617    A3/i__carry_i_2__14_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.015 r  A3/red4_inferred__8/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.015    A3/red4_inferred__8/i__carry_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.237 r  A3/red4_inferred__8/i__carry__0/O[0]
                         net (fo=2, routed)           0.857    13.094    A3/red4_inferred__8/i__carry__0_n_7
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.299    13.393 r  A3/i__carry__4_i_4__1/O
                         net (fo=1, routed)           0.000    13.393    A3/i__carry__4_i_4__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.925 r  A3/red3_inferred__3/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.925    A3/red3_inferred__3/i__carry__4_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.259 f  A3/red3_inferred__3/i__carry__5/O[1]
                         net (fo=1, routed)           0.825    15.084    A3/red3_inferred__3/i__carry__5_n_6
    SLICE_X12Y76         LUT2 (Prop_lut2_I1_O)        0.303    15.387 r  A3/i__carry__2_i_4__2/O
                         net (fo=1, routed)           0.000    15.387    A3/i__carry__2_i_4__2_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.900 f  A3/red2_inferred__1/i__carry__2/CO[3]
                         net (fo=4, routed)           1.759    17.659    A2/CO[0]
    SLICE_X8Y55          LUT4 (Prop_lut4_I2_O)        0.150    17.809 f  A2/green[3]_i_2/O
                         net (fo=3, routed)           1.051    18.861    A2/blue_reg[3]_0
    SLICE_X6Y55          LUT3 (Prop_lut3_I0_O)        0.328    19.189 r  A2/blue[3]_i_1/O
                         net (fo=1, routed)           0.000    19.189    A3/blue_reg[3]_8
    SLICE_X6Y55          FDRE                                         r  A3/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.507    38.511    A3/clk_out1
    SLICE_X6Y55          FDRE                                         r  A3/blue_reg[3]/C
                         clock pessimism              0.562    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)        0.077    39.053    A3/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         39.053    
                         arrival time                         -19.189    
  -------------------------------------------------------------------
                         slack                                 19.864    

Slack (MET) :             33.360ns  (required time - arrival time)
  Source:                 A2/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A2/blue_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 1.092ns (18.047%)  route 4.959ns (81.953%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.556    -0.956    A2/clk_out1
    SLICE_X13Y58         FDRE                                         r  A2/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  A2/vcount_reg[3]/Q
                         net (fo=44, routed)          1.703     1.204    A2/vcount_out__0[3]
    SLICE_X11Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.328 r  A2/vcount[9]_i_3/O
                         net (fo=4, routed)           0.682     2.009    A2/vcount[9]_i_3_n_0
    SLICE_X10Y59         LUT4 (Prop_lut4_I2_O)        0.157     2.166 r  A2/red[3]_i_2__0/O
                         net (fo=1, routed)           0.823     2.989    A2/red[3]_i_2__0_n_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I0_O)        0.355     3.344 r  A2/red[3]_i_1/O
                         net (fo=8, routed)           1.751     5.095    A2/red_reg[3]_0
    SLICE_X2Y52          FDRE                                         r  A2/blue_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.510    38.514    A2/clk_out1
    SLICE_X2Y52          FDRE                                         r  A2/blue_reg[3]/C
                         clock pessimism              0.562    39.076    
                         clock uncertainty           -0.098    38.979    
    SLICE_X2Y52          FDRE (Setup_fdre_C_R)       -0.524    38.455    A2/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.455    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 33.360    

Slack (MET) :             33.360ns  (required time - arrival time)
  Source:                 A2/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A2/green_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 1.092ns (18.047%)  route 4.959ns (81.953%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.556    -0.956    A2/clk_out1
    SLICE_X13Y58         FDRE                                         r  A2/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  A2/vcount_reg[3]/Q
                         net (fo=44, routed)          1.703     1.204    A2/vcount_out__0[3]
    SLICE_X11Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.328 r  A2/vcount[9]_i_3/O
                         net (fo=4, routed)           0.682     2.009    A2/vcount[9]_i_3_n_0
    SLICE_X10Y59         LUT4 (Prop_lut4_I2_O)        0.157     2.166 r  A2/red[3]_i_2__0/O
                         net (fo=1, routed)           0.823     2.989    A2/red[3]_i_2__0_n_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I0_O)        0.355     3.344 r  A2/red[3]_i_1/O
                         net (fo=8, routed)           1.751     5.095    A2/red_reg[3]_0
    SLICE_X2Y52          FDRE                                         r  A2/green_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.510    38.514    A2/clk_out1
    SLICE_X2Y52          FDRE                                         r  A2/green_reg[1]/C
                         clock pessimism              0.562    39.076    
                         clock uncertainty           -0.098    38.979    
    SLICE_X2Y52          FDRE (Setup_fdre_C_R)       -0.524    38.455    A2/green_reg[1]
  -------------------------------------------------------------------
                         required time                         38.455    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 33.360    

Slack (MET) :             33.360ns  (required time - arrival time)
  Source:                 A2/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A2/red_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 1.092ns (18.047%)  route 4.959ns (81.953%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.556    -0.956    A2/clk_out1
    SLICE_X13Y58         FDRE                                         r  A2/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  A2/vcount_reg[3]/Q
                         net (fo=44, routed)          1.703     1.204    A2/vcount_out__0[3]
    SLICE_X11Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.328 r  A2/vcount[9]_i_3/O
                         net (fo=4, routed)           0.682     2.009    A2/vcount[9]_i_3_n_0
    SLICE_X10Y59         LUT4 (Prop_lut4_I2_O)        0.157     2.166 r  A2/red[3]_i_2__0/O
                         net (fo=1, routed)           0.823     2.989    A2/red[3]_i_2__0_n_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I0_O)        0.355     3.344 r  A2/red[3]_i_1/O
                         net (fo=8, routed)           1.751     5.095    A2/red_reg[3]_0
    SLICE_X2Y52          FDRE                                         r  A2/red_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.510    38.514    A2/clk_out1
    SLICE_X2Y52          FDRE                                         r  A2/red_reg[1]/C
                         clock pessimism              0.562    39.076    
                         clock uncertainty           -0.098    38.979    
    SLICE_X2Y52          FDRE (Setup_fdre_C_R)       -0.524    38.455    A2/red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.455    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 33.360    

Slack (MET) :             33.360ns  (required time - arrival time)
  Source:                 A2/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A2/red_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 1.092ns (18.047%)  route 4.959ns (81.953%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.556    -0.956    A2/clk_out1
    SLICE_X13Y58         FDRE                                         r  A2/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  A2/vcount_reg[3]/Q
                         net (fo=44, routed)          1.703     1.204    A2/vcount_out__0[3]
    SLICE_X11Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.328 r  A2/vcount[9]_i_3/O
                         net (fo=4, routed)           0.682     2.009    A2/vcount[9]_i_3_n_0
    SLICE_X10Y59         LUT4 (Prop_lut4_I2_O)        0.157     2.166 r  A2/red[3]_i_2__0/O
                         net (fo=1, routed)           0.823     2.989    A2/red[3]_i_2__0_n_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I0_O)        0.355     3.344 r  A2/red[3]_i_1/O
                         net (fo=8, routed)           1.751     5.095    A2/red_reg[3]_0
    SLICE_X2Y52          FDRE                                         r  A2/red_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.510    38.514    A2/clk_out1
    SLICE_X2Y52          FDRE                                         r  A2/red_reg[3]/C
                         clock pessimism              0.562    39.076    
                         clock uncertainty           -0.098    38.979    
    SLICE_X2Y52          FDRE (Setup_fdre_C_R)       -0.524    38.455    A2/red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.455    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 33.360    

Slack (MET) :             33.630ns  (required time - arrival time)
  Source:                 A2/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A2/green_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 1.092ns (18.894%)  route 4.687ns (81.106%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.556    -0.956    A2/clk_out1
    SLICE_X13Y58         FDRE                                         r  A2/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  A2/vcount_reg[3]/Q
                         net (fo=44, routed)          1.703     1.204    A2/vcount_out__0[3]
    SLICE_X11Y59         LUT6 (Prop_lut6_I1_O)        0.124     1.328 r  A2/vcount[9]_i_3/O
                         net (fo=4, routed)           0.682     2.009    A2/vcount[9]_i_3_n_0
    SLICE_X10Y59         LUT4 (Prop_lut4_I2_O)        0.157     2.166 r  A2/red[3]_i_2__0/O
                         net (fo=1, routed)           0.823     2.989    A2/red[3]_i_2__0_n_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I0_O)        0.355     3.344 r  A2/red[3]_i_1/O
                         net (fo=8, routed)           1.479     4.824    A2/red_reg[3]_0
    SLICE_X2Y53          FDRE                                         r  A2/green_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          1.509    38.513    A2/clk_out1
    SLICE_X2Y53          FDRE                                         r  A2/green_reg[3]/C
                         clock pessimism              0.562    39.075    
                         clock uncertainty           -0.098    38.978    
    SLICE_X2Y53          FDRE (Setup_fdre_C_R)       -0.524    38.454    A2/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.454    
                         arrival time                          -4.824    
  -------------------------------------------------------------------
                         slack                                 33.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 A2/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A2/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.626%)  route 0.161ns (46.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.563    -0.618    A2/clk_out1
    SLICE_X9Y59          FDRE                                         r  A2/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  A2/vcount_reg[5]/Q
                         net (fo=41, routed)          0.161    -0.316    A2/vcount_out__0[5]
    SLICE_X10Y60         LUT6 (Prop_lut6_I2_O)        0.045    -0.271 r  A2/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    A2/plusOp__0[6]
    SLICE_X10Y60         FDRE                                         r  A2/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.831    -0.858    A2/clk_out1
    SLICE_X10Y60         FDRE                                         r  A2/vcount_reg[6]/C
                         clock pessimism              0.275    -0.583    
    SLICE_X10Y60         FDRE (Hold_fdre_C_D)         0.120    -0.463    A2/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 A3/red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A3/red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.591    -0.590    A3/clk_out1
    SLICE_X6Y55          FDRE                                         r  A3/red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  A3/red_reg[1]/Q
                         net (fo=2, routed)           0.151    -0.275    A3/red_out[0]
    SLICE_X6Y55          LUT5 (Prop_lut5_I0_O)        0.045    -0.230 r  A3/red[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    A3/red[1]_i_1_n_0
    SLICE_X6Y55          FDRE                                         r  A3/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.861    -0.828    A3/clk_out1
    SLICE_X6Y55          FDRE                                         r  A3/red_reg[1]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.121    -0.469    A3/red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 A3/blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A3/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.591    -0.590    A3/clk_out1
    SLICE_X6Y55          FDRE                                         r  A3/blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  A3/blue_reg[3]/Q
                         net (fo=2, routed)           0.177    -0.249    A2/blue_out[0]
    SLICE_X6Y55          LUT3 (Prop_lut3_I1_O)        0.045    -0.204 r  A2/blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    A3/blue_reg[3]_8
    SLICE_X6Y55          FDRE                                         r  A3/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.861    -0.828    A3/clk_out1
    SLICE_X6Y55          FDRE                                         r  A3/blue_reg[3]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.120    -0.470    A3/blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 A3/blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A2/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.417%)  route 0.232ns (58.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.591    -0.590    A3/clk_out1
    SLICE_X6Y55          FDRE                                         r  A3/blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  A3/blue_reg[3]/Q
                         net (fo=2, routed)           0.232    -0.194    A2/blue_out[0]
    SLICE_X2Y52          FDRE                                         r  A2/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.864    -0.825    A2/clk_out1
    SLICE_X2Y52          FDRE                                         r  A2/blue_reg[3]/C
                         clock pessimism              0.275    -0.550    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.085    -0.465    A2/blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 A2/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A2/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.035%)  route 0.199ns (48.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.562    -0.619    A2/clk_out1
    SLICE_X10Y61         FDRE                                         r  A2/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  A2/vcount_reg[2]/Q
                         net (fo=49, routed)          0.199    -0.257    A2/vcount_out__0[2]
    SLICE_X10Y61         LUT3 (Prop_lut3_I0_O)        0.043    -0.214 r  A2/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    A2/vcount[2]_i_1_n_0
    SLICE_X10Y61         FDRE                                         r  A2/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.831    -0.858    A2/clk_out1
    SLICE_X10Y61         FDRE                                         r  A2/vcount_reg[2]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X10Y61         FDRE (Hold_fdre_C_D)         0.133    -0.486    A2/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 A2/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A2/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.786%)  route 0.203ns (52.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.562    -0.619    A2/clk_out1
    SLICE_X9Y61          FDRE                                         r  A2/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  A2/vcount_reg[0]/Q
                         net (fo=41, routed)          0.203    -0.275    A2/red4[0]
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.045    -0.230 r  A2/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    A2/vcount[5]_i_1_n_0
    SLICE_X9Y59          FDRE                                         r  A2/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.832    -0.857    A2/clk_out1
    SLICE_X9Y59          FDRE                                         r  A2/vcount_reg[5]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X9Y59          FDRE (Hold_fdre_C_D)         0.092    -0.510    A2/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 A2/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A2/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.210ns (52.027%)  route 0.194ns (47.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.563    -0.618    A2/clk_out1
    SLICE_X10Y59         FDRE                                         r  A2/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  A2/vcount_reg[7]/Q
                         net (fo=55, routed)          0.194    -0.261    A2/vcount_out__0[7]
    SLICE_X11Y59         LUT4 (Prop_lut4_I1_O)        0.046    -0.215 r  A2/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    A2/plusOp__0[8]
    SLICE_X11Y59         FDRE                                         r  A2/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.832    -0.857    A2/clk_out1
    SLICE_X11Y59         FDRE                                         r  A2/vcount_reg[8]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X11Y59         FDRE (Hold_fdre_C_D)         0.105    -0.500    A2/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 A2/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A2/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.562    -0.619    A2/clk_out1
    SLICE_X12Y60         FDRE                                         r  A2/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  A2/hcount_reg[4]/Q
                         net (fo=55, routed)          0.200    -0.256    A2/Q[4]
    SLICE_X12Y60         LUT5 (Prop_lut5_I0_O)        0.045    -0.211 r  A2/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    A2/hcount[4]_i_1_n_0
    SLICE_X12Y60         FDRE                                         r  A2/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.831    -0.858    A2/clk_out1
    SLICE_X12Y60         FDRE                                         r  A2/hcount_reg[4]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X12Y60         FDRE (Hold_fdre_C_D)         0.120    -0.499    A2/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 A2/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A2/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.207ns (48.285%)  route 0.222ns (51.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.564    -0.617    A2/clk_out1
    SLICE_X12Y55         FDRE                                         r  A2/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  A2/hcount_reg[2]/Q
                         net (fo=45, routed)          0.222    -0.232    A2/Q[2]
    SLICE_X12Y55         LUT3 (Prop_lut3_I0_O)        0.043    -0.189 r  A2/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    A2/hcount[2]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  A2/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.833    -0.856    A2/clk_out1
    SLICE_X12Y55         FDRE                                         r  A2/hcount_reg[2]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.133    -0.484    A2/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 A3/red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            A2/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.965%)  route 0.268ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.591    -0.590    A3/clk_out1
    SLICE_X6Y55          FDRE                                         r  A3/red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  A3/red_reg[3]/Q
                         net (fo=2, routed)           0.268    -0.158    A2/red_out[1]
    SLICE_X2Y52          FDRE                                         r  A2/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    A1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  A1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    A1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  A1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    A1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  A1/inst/clkout1_buf/O
                         net (fo=32, routed)          0.864    -0.825    A2/clk_out1
    SLICE_X2Y52          FDRE                                         r  A2/red_reg[3]/C
                         clock pessimism              0.275    -0.550    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.084    -0.466    A2/red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { A1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    A1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  A1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y52      A2/blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y52      A2/green_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y53      A2/green_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y60      A2/hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y55      A2/hcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y55     A2/hcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y61     A2/hcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y60     A2/hcount_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  A1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y52      A2/blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y52      A2/blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y52      A2/green_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y52      A2/green_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y55      A2/hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y55     A2/hcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y61     A2/hcount_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y58      A2/hcount_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y58     A2/hcount_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y58     A2/hcount_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y52      A2/blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y52      A2/green_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y53      A2/green_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y60      A2/hcount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y60      A2/hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y55      A2/hcount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y55      A2/hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y55     A2/hcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y55     A2/hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y61     A2/hcount_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { A1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    A1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  A1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  A1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  A1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  A1/inst/mmcm_adv_inst/CLKFBOUT



