#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Nov 04 14:58:30 2022
# Process ID: 2624
# Log file: D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/planAhead_run_2/planAhead.log
# Journal file: D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Softwares/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Softwares/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Softwares/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/pa.fromNetlist.tcl}
# create_project -name KGP_RISC -dir "D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/planAhead_run_3" -part xc7a100tcsg324-1
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/KGP_RISC.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC} {ipcore_dir} }
# add_files [list {ipcore_dir/data_memory_bram.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/instr_memory_bram.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "timing.ucf" [current_fileset -constrset]
Adding file 'D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/timing.ucf' to fileset 'constrs_1'
# add_files [list {timing.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-1
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design KGP_RISC.ngc ...
WARNING:NetListWriters:298 - No output is written to KGP_RISC.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Data/mem_reg_out[29 : 0] on block
   KGP_RISC is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Data/result[31 : 5] on block KGP_RISC is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Data/alu/diff/tem4[31 : 2] on block
   KGP_RISC is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Data/alu/muxOut[31 : 0] on block
   KGP_RISC is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file KGP_RISC.edif ...
ngc2edif: Total memory usage is 4319648 kilobytes

Parsing EDIF File [./planAhead_run_3/KGP_RISC.data/cache/KGP_RISC_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/KGP_RISC.data/cache/KGP_RISC_ngc_zx.edif]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design data_memory_bram.ngc ...
WARNING:NetListWriters:298 - No output is written to data_memory_bram.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file data_memory_bram.edif ...
ngc2edif: Total memory usage is 4311776 kilobytes

Reading core file 'D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC/ipcore_dir/data_memory_bram.ngc' for (cell view 'data_memory_bram', library 'KGP_RISC_lib', file 'KGP_RISC.ngc')
Parsing EDIF File [./planAhead_run_3/KGP_RISC.data/cache/data_memory_bram_ngc_zx.edif]
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/KGP Semesters/SEM 5/COA LAB/COA-Lab-22/Assignments/Assign 6/KGP_RISC\planAhead_pid2624.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Nov 04 14:59:29 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
