
****** PlanAhead v13.4
  **** Build 157570 by hdbuild on Fri Dec 16 12:55:36 MST 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in -600 day(s)
INFO: [Device-25] Loading parts and site information from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\arch.xmlParsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
starting gui ...
source C:/Users/jdparry/Downloads/FinalCordicFinal/FinalCordic/pa.fromHdl.tcl
# create_project -name FinalCordic -dir "C:/Users/jdparry/Downloads/FinalCordicFinal/FinalCordic/planAhead_run_1" -part xc3s1200efg320-5
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Cordic_UAR_1.ucf" [current_fileset -constrset]
Adding file 'C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\Cordic_UAR_1.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {cordic_package.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {X_AddSub.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {XOR.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {slow_clk.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Shifter.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SerialTx.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {AddSub.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {uart.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {send_data.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {RegisterBank.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MultiplexerOutput.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MultiplexerInput.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Lookup_Table.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Controller.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Comparator.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ascii.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ALU.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SystemSchematic.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {parallel_2_serial.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Cordic_UAR_1.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top Cordic_UAR_1 $srcset
# add_files [list {Cordic_UAR_1.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s1200efg320-5
INFO: [PlanAhead-58] Using Verific elaboration
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing VHDL file "C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\cordic_package.vhd" into library work
Parsing VHDL file "C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\slow_clk.vhd" into library work
Parsing VHDL file "C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\SerialTx.vhd" into library work
Parsing VHDL file "C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\X_AddSub.vhd" into library work
Parsing VHDL file "C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\XOR.vhd" into library work
Parsing VHDL file "C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\uart.vhd" into library work
Parsing VHDL file "C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\Shifter.vhd" into library work
Parsing VHDL file "C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\send_data.vhd" into library work
Parsing VHDL file "C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\RegisterBank.vhd" into library work
Parsing VHDL file "C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\MultiplexerOutput.vhd" into library work
Parsing VHDL file "C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\MultiplexerInput.vhd" into library work
Parsing VHDL file "C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\Lookup_Table.vhd" into library work
Parsing VHDL file "C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\Controller.vhd" into library work
Parsing VHDL file "C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\Comparator.vhd" into library work
Parsing VHDL file "C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\ascii.vhd" into library work
Parsing VHDL file "C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\AddSub.vhd" into library work
Parsing VHDL file "C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\SystemSchematic.vhf" into library work
Parsing VHDL file "C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\parallel_2_serial.vhd" into library work
Parsing VHDL file "C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\Cordic_UAR_1.vhd" into library work
INFO: [PlanAhead-430] Reading macro library C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device-19] Loading pkg sso from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing-77] Reading timing library C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing-34] Done reading timing library C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\Cordic_UAR_1.ucf]
Finished Parsing UCF File [C:\Users\jdparry\Downloads\FinalCordicFinal\FinalCordic\Cordic_UAR_1.ucf]
INFO: [PlanAhead-566] Unisim Transformation Summary:
No Unisim elements were transformed.open_rtl_design: Time (s): 6.100w.  Memory (MB): 447.004p 59.250g
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
