*SPEF "IEEE 1481-1998"
*DESIGN "simple"
*DATE "Tue Sep 25 11:51:50 2012"
*VENDOR "TAU 2015 Contest"
*PROGRAM "Benchmark Parasitic Generator"
*VERSION "0.0"
*DESIGN_FLOW "NETLIST_TYPE_VERILOG"
*DIVIDER /
*DELIMITER :
*BUS_DELIMITER [ ]
*T_UNIT 1 PS
*C_UNIT 1 PF
*R_UNIT 1 KOHM
*L_UNIT 1 UH

*D_NET inp1 0.054
*CONN
*P inp1 I
*I u1:A I
*CAP
1 inp1 0.012
2 inp1:1 0.013
3 inp1:2 0.014
4 u1:A 0.015
*RES
1 inp1 inp1:1 3.4
2 inp1:1 inp1:2 3.5
3 inp1:2 u1:A 3.6
*END

*D_NET inp2 0.020
*CONN
*P inp2 I
*I u1:B I
*CAP
1 inp2 0.002
2 inp2:1 0.005
3 inp2:2 0.004
4 u1:B 0.009
*RES
1 inp2 inp2:1 1.4
2 inp2:1 inp2:2 1.5
3 inp2:2 u1:B 1.6
*END

*D_NET out 0.007
*CONN
*I u3:Y O
*P out O
*CAP
1 u3:Y 0.002
2 out 0.005
*RES
1 u3:Y out 1.4
*END

*D_NET n1 0.010
*CONN
*I u1:Y O
*I u4:A I
*CAP
1 u1:Y 0.002
1 n1:1 0.003
2 u4:A 0.005
*RES
1 u1:Y n1:1 1.1
2 n1:1 u4:A 1.0
*END

*D_NET n2 0.012
*CONN
*I u4:Y O
*I f1:D I
*CAP
1 u4:Y 0.007
2 f1:D 0.005
*RES
1 u4:Y f1:D 2.1
*END

*D_NET n3 0.0234
*CONN
*I f1:Q O
*I u2:A I
*I u4:B I
*CAP
1 n3:1 0.0067
2 n3:2 0.078
3 n3:3 0.0089
*RES
1 f1:Q n3:3 1.2
2 n3:3 n3:1 2.3
3 n3:1 u2:A 3.4
4 n3:3 n3:2 4.5
5 n3:2 u4:B 5.6
*END
