
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035064                       # Number of seconds simulated
sim_ticks                                 35064457893                       # Number of ticks simulated
final_tick                               563112918564                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 297322                       # Simulator instruction rate (inst/s)
host_op_rate                                   385018                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3241472                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907144                       # Number of bytes of host memory used
host_seconds                                 10817.45                       # Real time elapsed on the host
sim_insts                                  3216267909                       # Number of instructions simulated
sim_ops                                    4164907884                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       744960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1976192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1784960                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4511488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1273984                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1273984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5820                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15439                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13945                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35246                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9953                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9953                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21245445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47455                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     56358835                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        54756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     50905108                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               128662705                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51106                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47455                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        54756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             153318                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36332631                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36332631                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36332631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21245445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47455                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     56358835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        54756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     50905108                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              164995336                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84087430                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31094051                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25347946                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2074664                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13080023                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12151411                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3350034                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92015                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31102526                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170831921                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31094051                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15501445                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37952107                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11032110                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5172348                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15351983                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1004590                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83158879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.545975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45206772     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2511925      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4704938      5.66%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4660295      5.60%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2907661      3.50%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2300349      2.77%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1444676      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1360774      1.64%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18061489     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83158879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.369782                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.031599                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32428257                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5114096                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36460626                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224285                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8931607                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5262253                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     204993615                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1401                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8931607                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34781064                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         984902                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       905956                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34287468                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3267874                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197699023                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1358223                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1000599                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277560956                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922363339                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922363339                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105856387                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35203                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9098893                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18295714                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9346975                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117222                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2895393                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186352857                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148466329                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292222                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     62987950                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192660046                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83158879                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.785333                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.899480                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28390796     34.14%     34.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18185334     21.87%     56.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11809988     14.20%     70.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7856801      9.45%     79.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8298909      9.98%     89.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3995954      4.81%     94.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3168222      3.81%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717122      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       735753      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83158879                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         924351     72.35%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177087     13.86%     86.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176125     13.79%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124173330     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994867      1.34%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14355013      9.67%     94.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7926213      5.34%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148466329                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.765619                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277563                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008605                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381661322                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249374930                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145061363                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149743892                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       463204                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7102279                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1993                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2255933                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8931607                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         509378                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        89145                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186386674                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       371107                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18295714                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9346975                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         70023                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1295513                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1155469                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2450982                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146484052                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13696100                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1982277                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21427856                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20772340                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7731756                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.742045                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145102824                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145061363                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92469111                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265383627                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.725125                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348436                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63257751                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2099781                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74227272                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.658816                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151897                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28024521     37.76%     37.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20862804     28.11%     65.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8675681     11.69%     77.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4321047      5.82%     83.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4300515      5.79%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1730085      2.33%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1733646      2.34%     93.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       934036      1.26%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3644937      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74227272                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3644937                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256969502                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381711778                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 928551                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.840874                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.840874                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.189238                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.189238                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658033424                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201481014                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188296259                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84087430                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30403973                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24737040                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2075327                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12746677                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11855574                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3209437                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87959                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30516485                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168711655                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30403973                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15065011                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37103236                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11144679                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6119371                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14932295                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       875878                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82762435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.517881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45659199     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3263438      3.94%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2647183      3.20%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6396931      7.73%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1729844      2.09%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2223603      2.69%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1617229      1.95%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          903443      1.09%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18321565     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82762435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361576                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.006384                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31922905                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5932467                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35685089                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       239888                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8982081                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5176183                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41546                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     201686073                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        80420                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8982081                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34253119                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1317931                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1168282                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33539281                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3501736                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194611233                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        29874                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1450414                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1089587                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          888                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    272508239                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    908557918                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    908557918                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167008427                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105499796                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39575                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22134                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9606338                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18145346                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9234452                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       144441                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3092551                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         184008971                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38053                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146133355                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       281378                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63561239                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194299138                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5697                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82762435                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765697                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886585                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28599521     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17842058     21.56%     56.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11742708     14.19%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8655626     10.46%     80.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7431954      8.98%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3860304      4.66%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3306404      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       619637      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       704223      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82762435                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         854630     71.07%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        174783     14.53%     85.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173164     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121764590     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2080863      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16177      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14511312      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7760413      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146133355                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.737874                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1202584                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008229                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    376513107                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    247608908                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142427567                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147335939                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       548130                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7153934                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2886                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          646                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2360327                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8982081                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         533734                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        79269                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    184047025                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       459516                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18145346                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9234452                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21875                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71102                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          646                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1239255                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1168434                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2407689                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143831303                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13619876                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2302052                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21184322                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20288757                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7564446                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.710497                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142522262                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142427567                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92826225                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        262059352                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.693803                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354218                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97840219                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120157165                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63890609                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2079690                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     73780354                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628579                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140548                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28551513     38.70%     38.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20501349     27.79%     66.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8339641     11.30%     77.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4692952      6.36%     84.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3836002      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1558842      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1855286      2.51%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       930408      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3514361      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     73780354                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97840219                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120157165                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17865532                       # Number of memory references committed
system.switch_cpus1.commit.loads             10991412                       # Number of loads committed
system.switch_cpus1.commit.membars              16178                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17264336                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108265925                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2446229                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3514361                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           254313767                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          377083514                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42079                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1324995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97840219                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120157165                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97840219                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.859436                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.859436                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.163553                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.163553                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       647057824                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196872067                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      186116567                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32356                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84087430                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30693559                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26838252                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1943610                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15378174                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14773209                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2204887                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        61352                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36200326                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170814951                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30693559                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16978096                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35171660                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9543180                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4055641                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17844898                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       769911                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83016179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.368348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.171734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47844519     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1741950      2.10%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3197388      3.85%     63.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2990893      3.60%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4929173      5.94%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5123913      6.17%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1213789      1.46%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          913603      1.10%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15060951     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83016179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365020                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.031397                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        37341239                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      3918772                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34037760                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       135470                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7582930                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3335107                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5599                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     191083236                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1377                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7582930                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        38908077                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1317340                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       448915                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32591515                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2167394                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     186062353                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        743378                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       871412                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    246954574                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    846917583                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    846917583                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    160846269                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        86108272                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        21919                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10719                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5807399                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     28658686                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6225366                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       104022                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2058301                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         176127825                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21423                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        148689721                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       196517                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     52774306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    144955424                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83016179                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.791093                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.840611                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28634707     34.49%     34.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15516920     18.69%     53.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13527106     16.29%     69.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8287885      9.98%     79.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8677055     10.45%     89.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5113227      6.16%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2247304      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       599045      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       412930      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83016179                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         583397     66.21%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        188670     21.41%     87.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       109082     12.38%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116604365     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1170751      0.79%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10703      0.01%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25616816     17.23%     96.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5287086      3.56%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     148689721                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.768275                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             881149                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005926                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381473283                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    228924007                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143850916                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149570870                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       364816                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8172922                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          900                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          453                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1524348                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7582930                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         695263                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        62135                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    176149254                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       205935                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     28658686                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6225366                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10719                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         33157                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          219                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          453                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1037015                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1142568                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2179583                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145920431                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24626094                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2769286                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            29783362                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22058361                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5157268                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.735342                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144011741                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143850916                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         88379493                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        215622159                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.710730                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409881                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108077191                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122760347                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     53389611                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1948751                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75433249                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.627404                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.321431                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     34594345     45.86%     45.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16028360     21.25%     67.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8974341     11.90%     79.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3037789      4.03%     83.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2910180      3.86%     86.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1211993      1.61%     88.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3247789      4.31%     92.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       945097      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4483355      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75433249                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108077191                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122760347                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25186778                       # Number of memory references committed
system.switch_cpus2.commit.loads             20485760                       # Number of loads committed
system.switch_cpus2.commit.membars              10704                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19224631                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107160129                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1658660                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4483355                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           247099852                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          359889299                       # The number of ROB writes
system.switch_cpus2.timesIdled                  30691                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1071251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108077191                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122760347                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108077191                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.778031                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.778031                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.285295                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.285295                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       675066894                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      188499585                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      197023601                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21408                       # number of misc regfile writes
system.l2.replacements                          35248                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           942411                       # Total number of references to valid blocks.
system.l2.sampled_refs                          68016                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.855725                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           840.415313                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.272419                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2512.977296                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.585026                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5315.784221                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.019294                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6066.442397                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4815.838425                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5806.803086                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           7379.862523                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.025647                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000313                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.076690                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000293                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.162225                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000306                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.185133                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.146968                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.177210                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.225216                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33028                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        55639                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        39647                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  128314                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            40273                       # number of Writeback hits
system.l2.Writeback_hits::total                 40273                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33028                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        55639                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        39647                       # number of demand (read+write) hits
system.l2.demand_hits::total                   128314                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33028                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        55639                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        39647                       # number of overall hits
system.l2.overall_hits::total                  128314                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5820                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15439                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13945                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35246                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5820                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15439                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13945                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35246                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5820                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15439                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13945                       # number of overall misses
system.l2.overall_misses::total                 35246                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       666810                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    324109833                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       580632                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    797476981                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       615366                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    738642751                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1862092373                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       666810                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    324109833                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       580632                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    797476981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       615366                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    738642751                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1862092373                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       666810                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    324109833                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       580632                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    797476981                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       615366                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    738642751                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1862092373                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38848                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71078                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        53592                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              163560                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        40273                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             40273                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38848                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71078                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        53592                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               163560                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38848                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71078                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        53592                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              163560                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.149815                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.217212                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.260207                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.215493                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.149815                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.217212                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.260207                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.215493                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.149815                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.217212                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.260207                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.215493                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47629.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55688.974742                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        44664                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 51653.408964                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 41024.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52968.286196                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52831.310588                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47629.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55688.974742                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        44664                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 51653.408964                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 41024.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52968.286196                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52831.310588                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47629.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55688.974742                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        44664                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 51653.408964                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 41024.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52968.286196                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52831.310588                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9953                       # number of writebacks
system.l2.writebacks::total                      9953                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5820                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15439                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13945                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            35246                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5820                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13945                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35246                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13945                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35246                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       587231                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    290561784                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       504577                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    708074606                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       528510                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    657746908                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1658003616                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       587231                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    290561784                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       504577                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    708074606                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       528510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    657746908                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1658003616                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       587231                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    290561784                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       504577                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    708074606                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       528510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    657746908                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1658003616                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.149815                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.217212                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.260207                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.215493                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.149815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.217212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.260207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.215493                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.149815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.217212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.260207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.215493                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41945.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49924.705155                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38813.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 45862.724658                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        35234                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47167.221800                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47040.901549                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41945.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49924.705155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38813.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 45862.724658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        35234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47167.221800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47040.901549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41945.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49924.705155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38813.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 45862.724658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        35234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47167.221800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47040.901549                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996374                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015359616                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193001.330454                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996374                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15351967                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15351967                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15351967                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15351967                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15351967                       # number of overall hits
system.cpu0.icache.overall_hits::total       15351967                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       862545                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       862545                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       862545                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       862545                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       862545                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       862545                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15351983                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15351983                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15351983                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15351983                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15351983                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15351983                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53909.062500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53909.062500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53909.062500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53909.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53909.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53909.062500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       704820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       704820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       704820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       704820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       704820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       704820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50344.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 50344.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 50344.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 50344.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 50344.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 50344.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38848                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169190176                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39104                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.671849                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.597562                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.402438                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904678                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095322                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10448300                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10448300                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17506077                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17506077                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17506077                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17506077                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       101405                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       101405                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       101405                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        101405                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       101405                       # number of overall misses
system.cpu0.dcache.overall_misses::total       101405                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3243792048                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3243792048                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3243792048                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3243792048                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3243792048                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3243792048                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10549705                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10549705                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17607482                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17607482                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17607482                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17607482                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009612                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009612                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005759                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005759                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005759                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005759                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31988.482304                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31988.482304                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31988.482304                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31988.482304                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31988.482304                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31988.482304                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8799                       # number of writebacks
system.cpu0.dcache.writebacks::total             8799                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        62557                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        62557                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        62557                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        62557                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        62557                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        62557                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38848                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38848                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38848                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38848                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38848                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38848                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    567141906                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    567141906                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    567141906                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    567141906                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    567141906                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    567141906                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14598.998816                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14598.998816                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14598.998816                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14598.998816                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14598.998816                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14598.998816                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996331                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017052962                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050510.004032                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996331                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14932277                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14932277                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14932277                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14932277                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14932277                       # number of overall hits
system.cpu1.icache.overall_hits::total       14932277                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       804024                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       804024                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       804024                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       804024                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       804024                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       804024                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14932295                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14932295                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14932295                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14932295                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14932295                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14932295                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        44668                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        44668                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        44668                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        44668                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        44668                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        44668                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       600302                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       600302                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       600302                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       600302                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       600302                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       600302                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46177.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46177.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46177.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46177.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46177.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46177.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71078                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180510970                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71334                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2530.503967                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.430171                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.569829                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.900118                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.099882                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10349107                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10349107                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6841761                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6841761                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21481                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21481                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16178                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16178                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17190868                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17190868                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17190868                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17190868                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       150400                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       150400                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       150400                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        150400                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       150400                       # number of overall misses
system.cpu1.dcache.overall_misses::total       150400                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4657471435                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4657471435                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4657471435                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4657471435                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4657471435                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4657471435                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10499507                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10499507                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6841761                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6841761                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16178                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16178                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17341268                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17341268                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17341268                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17341268                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014324                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014324                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008673                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008673                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008673                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008673                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30967.230286                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30967.230286                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30967.230286                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30967.230286                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30967.230286                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30967.230286                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19783                       # number of writebacks
system.cpu1.dcache.writebacks::total            19783                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79322                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79322                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79322                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79322                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79322                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79322                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71078                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71078                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71078                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71078                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71078                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71078                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1289359867                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1289359867                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1289359867                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1289359867                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1289359867                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1289359867                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004099                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004099                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004099                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004099                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18140.069600                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18140.069600                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18140.069600                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18140.069600                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18140.069600                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18140.069600                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.996595                       # Cycle average of tags in use
system.cpu2.icache.total_refs               926114421                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1708698.193727                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.996595                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024033                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868584                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17844880                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17844880                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17844880                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17844880                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17844880                       # number of overall hits
system.cpu2.icache.overall_hits::total       17844880                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       764132                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       764132                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       764132                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       764132                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       764132                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       764132                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17844898                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17844898                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17844898                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17844898                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17844898                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17844898                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 42451.777778                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 42451.777778                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 42451.777778                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 42451.777778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 42451.777778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 42451.777778                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       631036                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       631036                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       631036                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       631036                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       631036                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       631036                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42069.066667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 42069.066667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 42069.066667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 42069.066667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 42069.066667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 42069.066667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53592                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               231426545                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53848                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4297.774198                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.575624                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.424376                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.834280                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.165720                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22364715                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22364715                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4679591                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4679591                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10719                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10719                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10704                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10704                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27044306                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27044306                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27044306                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27044306                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       166338                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       166338                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       166338                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        166338                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       166338                       # number of overall misses
system.cpu2.dcache.overall_misses::total       166338                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6536928800                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6536928800                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6536928800                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6536928800                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6536928800                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6536928800                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22531053                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22531053                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4679591                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4679591                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10704                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10704                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27210644                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27210644                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27210644                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27210644                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007383                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007383                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006113                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006113                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006113                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006113                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39299.070567                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39299.070567                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39299.070567                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39299.070567                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39299.070567                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39299.070567                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11691                       # number of writebacks
system.cpu2.dcache.writebacks::total            11691                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       112746                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       112746                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       112746                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       112746                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       112746                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       112746                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53592                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53592                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53592                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53592                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53592                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53592                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1061845123                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1061845123                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1061845123                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1061845123                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1061845123                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1061845123                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001970                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001970                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19813.500578                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19813.500578                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19813.500578                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19813.500578                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19813.500578                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19813.500578                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
