# verilog
Plan is to make some design projects using verilog and 1 more repo for systemverilog 
