git clone --depth 1 --no-tags https://github.com/swayam141102/Vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/654437038
git clone --depth 1 --no-tags https://github.com/WegdanAli13/ahb.git f:/verilog_sva_gh_scraper/data/full_repos/656650694
git clone --depth 1 --no-tags https://github.com/FW1212/EE-NTHU-LogicDesign-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/656256649
git clone --depth 1 --no-tags https://github.com/kareefardi/openlane-aes_user_project_wrapper.git f:/verilog_sva_gh_scraper/data/full_repos/656287676
git clone --depth 1 --no-tags https://github.com/richa-singh01/-UART-.git f:/verilog_sva_gh_scraper/data/full_repos/655837219
git clone --depth 1 --no-tags https://github.com/AkithaPathirana/8-bit-single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/655979705
git clone --depth 1 --no-tags https://github.com/dyannd/verilog-8bit-mcu.git f:/verilog_sva_gh_scraper/data/full_repos/655888357
git clone --depth 1 --no-tags https://github.com/harikrishnan4697/Unit2.git f:/verilog_sva_gh_scraper/data/full_repos/655863781
git clone --depth 1 --no-tags https://github.com/hungpio89/School_Project.git f:/verilog_sva_gh_scraper/data/full_repos/656560700
git clone --depth 1 --no-tags https://github.com/dgragnaniello/on-chip_spike_detection.git f:/verilog_sva_gh_scraper/data/full_repos/654126942
git clone --depth 1 --no-tags https://github.com/matztron/fabulous_fpga_clone.git f:/verilog_sva_gh_scraper/data/full_repos/649706876
git clone --depth 1 --no-tags https://github.com/leonow32/verilog-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/662667491
git clone --depth 1 --no-tags https://github.com/aq12138/Git_Bilbili.git f:/verilog_sva_gh_scraper/data/full_repos/658814105
git clone --depth 1 --no-tags https://github.com/linux1299/DandRiscvSoC.git f:/verilog_sva_gh_scraper/data/full_repos/658315926
git clone --depth 1 --no-tags https://github.com/suraj1singh2460/Verilog-HDL-.git f:/verilog_sva_gh_scraper/data/full_repos/660606364
git clone --depth 1 --no-tags https://github.com/johnwinans/Verilog-Examples.git f:/verilog_sva_gh_scraper/data/full_repos/658400668
git clone --depth 1 --no-tags https://github.com/greatscottgadgets/luna-soc.git f:/verilog_sva_gh_scraper/data/full_repos/657669877
git clone --depth 1 --no-tags https://github.com/ZhiyuanYan/RISCV-design.git f:/verilog_sva_gh_scraper/data/full_repos/663050865
git clone --depth 1 --no-tags https://github.com/antongale/arcade-taitosj.git f:/verilog_sva_gh_scraper/data/full_repos/661729675
git clone --depth 1 --no-tags https://github.com/skerr92/DungV.git f:/verilog_sva_gh_scraper/data/full_repos/657749049
git clone --depth 1 --no-tags https://github.com/Cocororoo/GenshinMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/659709378
git clone --depth 1 --no-tags https://github.com/maksyuki/StarrySky-res.git f:/verilog_sva_gh_scraper/data/full_repos/659518175
git clone --depth 1 --no-tags https://github.com/Hashmi-Vardhan/AHB-to-APB-Bridge.git f:/verilog_sva_gh_scraper/data/full_repos/663083400
git clone --depth 1 --no-tags https://github.com/ibraheemalayan/Verilog_RISC_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/658713494
git clone --depth 1 --no-tags https://github.com/Lucky8882/Reed_solomon-ECC-Encoder-Design-with-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/660038529
git clone --depth 1 --no-tags https://github.com/esl-epfl/x-heep-femu.git f:/verilog_sva_gh_scraper/data/full_repos/660582550
git clone --depth 1 --no-tags https://github.com/akash-ambekar/VSD-5-DAYS-TCL-SCRIPTING-WORKSHOP.git f:/verilog_sva_gh_scraper/data/full_repos/662227877
git clone --depth 1 --no-tags https://github.com/fardinabbasi/RISC-V_Processor_Pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/663937590
git clone --depth 1 --no-tags https://github.com/BogdanW3/nessy.git f:/verilog_sva_gh_scraper/data/full_repos/662780470
git clone --depth 1 --no-tags https://github.com/SinisterXV/SOUP.git f:/verilog_sva_gh_scraper/data/full_repos/662139288
git clone --depth 1 --no-tags https://github.com/yagnavivek/VSD_TCL_Workshop.git f:/verilog_sva_gh_scraper/data/full_repos/662408804
git clone --depth 1 --no-tags https://github.com/suchuankai/IC-contest.git f:/verilog_sva_gh_scraper/data/full_repos/661789902
git clone --depth 1 --no-tags https://github.com/RIOSMPW/CyberRio-V1.0.git f:/verilog_sva_gh_scraper/data/full_repos/659058969
git clone --depth 1 --no-tags https://github.com/yxsyxs/cameralink.git f:/verilog_sva_gh_scraper/data/full_repos/662837422
git clone --depth 1 --no-tags https://github.com/Haragopalakrishna/100-DAYS-OF-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/663555165
git clone --depth 1 --no-tags https://github.com/controlpaths/buck_rtl.git f:/verilog_sva_gh_scraper/data/full_repos/661115848
git clone --depth 1 --no-tags https://github.com/jaganmuthu/ATP-machine-controller-system.git f:/verilog_sva_gh_scraper/data/full_repos/658875374
git clone --depth 1 --no-tags https://github.com/SoulCalDan/Gamecube-to-Nintendo64-Adapter.git f:/verilog_sva_gh_scraper/data/full_repos/659051383
git clone --depth 1 --no-tags https://github.com/varunram2001/AHB2APB-Bridge-Design.git f:/verilog_sva_gh_scraper/data/full_repos/660445697
git clone --depth 1 --no-tags https://github.com/theuppercaseguy/FYP--Risc-V-32-bit-Matrix-Mac.git f:/verilog_sva_gh_scraper/data/full_repos/661995564
git clone --depth 1 --no-tags https://github.com/Mahfuzar148/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/663569519
git clone --depth 1 --no-tags https://github.com/JVMergulho/Infra_hard_CPU_project.git f:/verilog_sva_gh_scraper/data/full_repos/660821783
git clone --depth 1 --no-tags https://github.com/binocroc/TCLWorkshop.git f:/verilog_sva_gh_scraper/data/full_repos/662692082
git clone --depth 1 --no-tags https://github.com/Juliodelarosap/sistemas-digitales-.git f:/verilog_sva_gh_scraper/data/full_repos/660332320
git clone --depth 1 --no-tags https://github.com/sainavaneet/system-that-generates-detects-and-corrects-Hamming-Code.git f:/verilog_sva_gh_scraper/data/full_repos/657514564
git clone --depth 1 --no-tags https://github.com/XUAN131/AA22222222.git f:/verilog_sva_gh_scraper/data/full_repos/657669004
git clone --depth 1 --no-tags https://github.com/sainavaneet/32-bit-CPU-based-on-MIPS-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/657491668
git clone --depth 1 --no-tags https://github.com/koushikkalyani/Iverilog.git f:/verilog_sva_gh_scraper/data/full_repos/660578381
git clone --depth 1 --no-tags https://github.com/shihjimmy/Digital_System_Design.git f:/verilog_sva_gh_scraper/data/full_repos/658176464
git clone --depth 1 --no-tags https://github.com/CoreRasurae/Next186Simple.git f:/verilog_sva_gh_scraper/data/full_repos/661876999
git clone --depth 1 --no-tags https://github.com/replica455/VLSI-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/662019183
git clone --depth 1 --no-tags https://github.com/hayoniii/2023_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/662382604
git clone --depth 1 --no-tags https://github.com/ahmedemad9/DDR5_cont.git f:/verilog_sva_gh_scraper/data/full_repos/658798214
git clone --depth 1 --no-tags https://github.com/sidhaarthi/Cordic-Algorithm-Rotation.git f:/verilog_sva_gh_scraper/data/full_repos/660870655
git clone --depth 1 --no-tags https://github.com/momostafa18/CORDIC.git f:/verilog_sva_gh_scraper/data/full_repos/663653991
git clone --depth 1 --no-tags https://github.com/NicolaLino/multicycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/658073461
git clone --depth 1 --no-tags https://github.com/buffer404/streaming-crossbar.git f:/verilog_sva_gh_scraper/data/full_repos/663634646
git clone --depth 1 --no-tags https://github.com/PebPeb/BEAN-1.git f:/verilog_sva_gh_scraper/data/full_repos/659021451
git clone --depth 1 --no-tags https://github.com/FaisalJAbushanab/DES-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/657176679
git clone --depth 1 --no-tags https://github.com/juzizi44/multi-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/660945531
git clone --depth 1 --no-tags https://github.com/IvanCh3ung/CPEN311.git f:/verilog_sva_gh_scraper/data/full_repos/660885645
git clone --depth 1 --no-tags https://github.com/arvind2109/Round-Robin-Arbiter-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/661057535
git clone --depth 1 --no-tags https://github.com/pouyanasgari96/Power_Optimization.git f:/verilog_sva_gh_scraper/data/full_repos/659336130
git clone --depth 1 --no-tags https://github.com/ElTheScreeps/Lifo.git f:/verilog_sva_gh_scraper/data/full_repos/659407792
git clone --depth 1 --no-tags https://github.com/ElTheScreeps/Pipeline_Max.git f:/verilog_sva_gh_scraper/data/full_repos/660190072
git clone --depth 1 --no-tags https://github.com/pradumnk/LCD_FPGA_Integration.git f:/verilog_sva_gh_scraper/data/full_repos/662458104
git clone --depth 1 --no-tags https://github.com/kalai-rajan/Implementation-Verification-of-I2C-Master-Bus-controller-for-LM75A-sensor-On-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/658070982
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/ICCONTEST_2017_preliminary.git f:/verilog_sva_gh_scraper/data/full_repos/661976449
git clone --depth 1 --no-tags https://github.com/laksh-ms/TCL-script.git f:/verilog_sva_gh_scraper/data/full_repos/662850615
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/all-projects.git f:/verilog_sva_gh_scraper/data/full_repos/662771856
git clone --depth 1 --no-tags https://github.com/heriportre/EE314-DIGITAL-CIRCUITS-LABORATORY-Spring2023-Term-Project.git f:/verilog_sva_gh_scraper/data/full_repos/658333186
git clone --depth 1 --no-tags https://github.com/AsFigo/af_sva_apb.git f:/verilog_sva_gh_scraper/data/full_repos/661699536
git clone --depth 1 --no-tags https://github.com/Harshaprakash03/FPGA_Vivado.git f:/verilog_sva_gh_scraper/data/full_repos/663020078
git clone --depth 1 --no-tags https://github.com/MohammadrezaNazirii/16Bit-ISA.git f:/verilog_sva_gh_scraper/data/full_repos/661285693
git clone --depth 1 --no-tags https://github.com/SoumyaGupta0127/Debouncing_Circuits_and_Edge_Detection_using_FSMs.git f:/verilog_sva_gh_scraper/data/full_repos/661660774
git clone --depth 1 --no-tags https://github.com/Divyajyotipatra10/Uart-Transmitter-Protocol-Project.git f:/verilog_sva_gh_scraper/data/full_repos/657562316
git clone --depth 1 --no-tags https://github.com/Timmy-Liang/RAE_DNN.git f:/verilog_sva_gh_scraper/data/full_repos/662853595
git clone --depth 1 --no-tags https://github.com/negarhonarvar/Computer-architecture-.git f:/verilog_sva_gh_scraper/data/full_repos/664014839
git clone --depth 1 --no-tags https://github.com/LiN5BoY/FPGA_Learning.git f:/verilog_sva_gh_scraper/data/full_repos/658233569
git clone --depth 1 --no-tags https://github.com/Tylerd1208022/BloomFiltersExperiments.git f:/verilog_sva_gh_scraper/data/full_repos/657197817
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Clk-Division-By-3-Day-075-.git f:/verilog_sva_gh_scraper/data/full_repos/657722841
git clone --depth 1 --no-tags https://github.com/BitCrasher/BitCrasher_SaintgitsCollegeOfEngineering__RoverFSM.git f:/verilog_sva_gh_scraper/data/full_repos/660037268
git clone --depth 1 --no-tags https://github.com/AlyElruby/Sequential-8x8-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/662380837
git clone --depth 1 --no-tags https://github.com/Essenceia/SoupBinTCP.git f:/verilog_sva_gh_scraper/data/full_repos/657898597
git clone --depth 1 --no-tags https://github.com/PFCS33/single-cycle-cpu-RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/662092789
git clone --depth 1 --no-tags https://github.com/HsuSungTing/Scrolling-RPG-Kirby-s-Dream-Land-Remake.git f:/verilog_sva_gh_scraper/data/full_repos/659730834
git clone --depth 1 --no-tags https://github.com/KiuQuy/wb2apb_or1200.git f:/verilog_sva_gh_scraper/data/full_repos/663316012
git clone --depth 1 --no-tags https://github.com/Jerry-Terrasse/RISCU.git f:/verilog_sva_gh_scraper/data/full_repos/658603879
git clone --depth 1 --no-tags https://github.com/ericksuzart/FPGA-Genius.git f:/verilog_sva_gh_scraper/data/full_repos/660698207
git clone --depth 1 --no-tags https://github.com/HsuSungTing/Crossy-Road-Remake.git f:/verilog_sva_gh_scraper/data/full_repos/660440300
git clone --depth 1 --no-tags https://github.com/TAlmeida003/Sistema-de-gestao-de-vagas-para-estacionamento.git f:/verilog_sva_gh_scraper/data/full_repos/657331653
git clone --depth 1 --no-tags https://github.com/sai-709/IntelUnnati.git f:/verilog_sva_gh_scraper/data/full_repos/657173684
git clone --depth 1 --no-tags https://github.com/Anvitatadepalli/Synchronous-Fifo.git f:/verilog_sva_gh_scraper/data/full_repos/660060441
git clone --depth 1 --no-tags https://github.com/THU-DSP-LAB/ventus-driver.git f:/verilog_sva_gh_scraper/data/full_repos/662079801
git clone --depth 1 --no-tags https://github.com/SheidaAbedpour/Single-Cycle-Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/658498787
git clone --depth 1 --no-tags https://github.com/TahaErenKeles/VerySimpleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/663844818
git clone --depth 1 --no-tags https://github.com/anamariaaccilio/multicycle-project.git f:/verilog_sva_gh_scraper/data/full_repos/661820535
git clone --depth 1 --no-tags https://github.com/amohib177/MicroprocessorDesign.git f:/verilog_sva_gh_scraper/data/full_repos/659368405
git clone --depth 1 --no-tags https://github.com/ECEDong/verilog_for_beginners.git f:/verilog_sva_gh_scraper/data/full_repos/659722222
git clone --depth 1 --no-tags https://github.com/Navya23Toluchuri/100daysofrtl.git f:/verilog_sva_gh_scraper/data/full_repos/660064465
