// Seed: 3785164139
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = -1 - id_1;
endmodule
module module_1 (
    inout wand id_0,
    input supply0 id_1,
    output wor id_2,
    input tri id_3,
    output supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    output supply0 id_7,
    input wor id_8,
    output uwire id_9,
    input uwire id_10,
    output wire id_11,
    input uwire id_12,
    output tri0 id_13,
    output tri0 id_14,
    input supply1 id_15,
    output supply0 id_16,
    input uwire id_17,
    output tri0 id_18,
    input supply1 id_19,
    input wand id_20,
    input wor id_21
);
  initial begin : LABEL_0
    id_14 += id_5;
  end
  wire id_23;
  module_0 modCall_1 (
      id_23,
      id_23
  );
  assign modCall_1.id_1 = 0;
  wire \id_24 ;
  wire id_25;
  supply0 id_26, id_27 = 1;
  parameter id_28 = -1;
endmodule
