Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 08 Nov 2018 10:27:50 -0000
Received: from icoremail.net (unknown [209.85.215.177])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH7Z7zeNbla5dAQ--.28348S3;
	Thu, 08 Nov 2018 13:45:32 +0800 (CST)
Received: from mail-pg1-f177.google.com (unknown [209.85.215.177])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwBHHTl5zeNbXSUbAA--.451S3;
	Thu, 08 Nov 2018 13:45:29 +0800 (CST)
Received: by mail-pg1-f177.google.com with SMTP id 70so2798864pgh.8
        for <xuliker@zju.edu.cn>; Wed, 07 Nov 2018 21:45:29 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:date:from:to:cc
         :subject:message-id:references:mime-version:content-disposition
         :in-reply-to:user-agent:sender:precedence:list-id;
        bh=PipJVY5sFU16Qb6+h/dT5wHv56gIrPYtITAPBUsnwyY=;
        b=VIPF01i1xHiL65fgZu3/g6RAOMg3LcJsfBvxu7xfzkMgDS5tg8ElBMP9atHyxm042S
         Xxnon3vq7/b80bnttEJVJc1mx6ILcffQdcszEzN70oVKuOekutusA8vdYB+CGqBpdJbU
         db/z3qmCDLGu4L9PPYtodkc1QguKS1ab/0BuvzicuQGNSsP1sjiVmvAuynbKSoAtVeV4
         bQNRZVVdvKfetcBpiSr8jjzlyuQbC8hSnCu424D9Xl5X5I4+Sb5DWpw8ER2dyylIZ537
         Ia1EcgBqUpobwvp5jSYBafMlWQ3HytoEQrUNAt5ThLXoQVDFZaQx0S/CO0V7FCuVbjSj
         exwQ==
X-Gm-Message-State: AGRZ1gKYttd3zSgX83frasR9uFp+TZHmHur18zn0f/iLA+7+9qniJb7+
	MLBknEXSiEohRtTu1ixybnxlRNt9cF9av9EVNSGa1yCo5b9uLfNdPQ==
X-Received: by 2002:a63:460a:: with SMTP id t10-v6mr2754547pga.197.1541655929157;
        Wed, 07 Nov 2018 21:45:29 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp117280pjt;
        Wed, 7 Nov 2018 21:45:28 -0800 (PST)
X-Google-Smtp-Source: AJdET5c8BtPETrQlbfS3nULrVWlvPV08gMnXps2ugBPKL/wxr7JHa5vTOTpzMfoJhH+Yahhkev7l
X-Received: by 2002:a17:902:da8:: with SMTP id 37-v6mr3328818plv.12.1541655928207;
        Wed, 07 Nov 2018 21:45:28 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1541655928; cv=none;
        d=google.com; s=arc-20160816;
        b=aChEDxPfBY5LCxEuIlzokpfyM5tccPmsYp7ZJZhTkTifWNEgiSaHlLDuHR03cFzQeJ
         wuGsZ/cUt7JFdbd4SHwkvVBsycawTOJG78aVDA+AyqmI5hYaOR1oSoVQsg8YkMC2YUAx
         2FxJ4SxQdXjbZ+d+DXf+fA2qAr37TnWZskGtJD3nR5cEuJDDlmbaTJlN2BDn9h1OOMZu
         CgY+v9yyTRiUnxNpuzR8CH+eIG6UUGG+qFGSx6iswjW3xpbI61QPJdPw7t792mjgIxTI
         OMIPot2KBM/TGv2QEO8+3MsVRacZSLJt+Clw6z+JSFlLX/cn2Wcb75sSrxIH1PajkmVZ
         23HA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:user-agent:in-reply-to
         :content-disposition:mime-version:references:message-id:subject:cc
         :to:from:date:dkim-signature;
        bh=PipJVY5sFU16Qb6+h/dT5wHv56gIrPYtITAPBUsnwyY=;
        b=bS+ve2fqAlmIxAX7X9m1CrG4QSkfxIi2PAkbOdvNeVTFPgYV0dh5p3nk8dwTEsBpCP
         lafcBmHYiERicw9vjGo2tnB1/6a4JSyEY/PT09udW+Y3y8Sj8wJ6dnqbi8EEKRXs48uN
         dFq2pmQXeflTcpPNxD4NQfpfAJNJq+yPEtE/x+0tVoBgb2afsvmzCyldsVSxbYoZ8DOs
         Kw3lV9RtTdBtSNNKza2YiKCQkdUG+6/afLsme/sZMBUhLf+GnHLEP57lCnQPc7wD1k9g
         37spt3BdwDB/SxK6kNvmeg/iZ0FOMkIRSVf3tXBdckaoCnFfn2fBq6kRi4KMcjV6vTps
         4jtg==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@linaro.org header.s=google header.b=R92vinCB;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id q20si2912334pgl.268.2018.11.07.21.45.00;
        Wed, 07 Nov 2018 21:45:28 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726252AbeKHPSm (ORCPT <rfc822;ankurbansal210989@gmail.com>
        + 99 others); Thu, 8 Nov 2018 10:18:42 -0500
Received: from mail-pg1-f194.google.com ([209.85.215.194]:35538 "EHLO
        mail-pg1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1725945AbeKHPSm (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 8 Nov 2018 10:18:42 -0500
Received: by mail-pg1-f194.google.com with SMTP id 32-v6so8383632pgu.2
        for <linux-kernel@vger.kernel.org>; Wed, 07 Nov 2018 21:44:56 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=linaro.org; s=google;
        h=date:from:to:cc:subject:message-id:references:mime-version
         :content-disposition:in-reply-to:user-agent;
        bh=PipJVY5sFU16Qb6+h/dT5wHv56gIrPYtITAPBUsnwyY=;
        b=R92vinCBec0veUAkmYgsV3/GSuERVmuaXKcrOjOgvspe6hA91dbk155Xj5Wx43yXfq
         Z1J56Gsw/+0JRHP27I9egv+ZF39k09rkScTnEgTIxRx9lH0G1s9juFPHAr1DiM3veOzA
         3EdZj9OCDR7XA35+vYHCWOU5tVmeXUZakDEGY=
X-Received: by 2002:aa7:8348:: with SMTP id z8-v6mr3228077pfm.81.1541655895681;
        Wed, 07 Nov 2018 21:44:55 -0800 (PST)
Received: from tuxbook-pro (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28])
        by smtp.gmail.com with ESMTPSA id 3-v6sm3074259pfw.17.2018.11.07.21.44.54
        (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);
        Wed, 07 Nov 2018 21:44:54 -0800 (PST)
Date: Wed, 7 Nov 2018 21:44:52 -0800
From: Bjorn Andersson <bjorn.andersson@linaro.org>
To: Stephen Boyd <swboyd@chromium.org>
Cc: Stephen Boyd <sboyd@kernel.org>,
        Michael Turquette <mturquette@baylibre.com>,
        linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org,
        linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
        Rob Herring <robh+dt@kernel.org>,
        Taniya Das <tdas@codeaurora.org>
Subject: Re: [PATCH 1/2] dt-bindings: clk: Introduce 'protected-clocks'
 property
Message-ID: <20181108054452.GD2337@tuxbook-pro>
References: <20181105194011.43770-1-swboyd@chromium.org>
 <20181105194011.43770-2-swboyd@chromium.org>
 <20181106010426.GX2523@minitux>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20181106010426.GX2523@minitux>
User-Agent: Mutt/1.10.1 (2018-07-13)
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwBHHTl5zeNbXSUbAA--.451S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxZFWUGrWUKw4DGw13KFy7Awb_yoW5WF1rpF
	ZrW3Z5tF4qgF1xW3yIqF40kan5Xw18AayUJr17Jr1DZr98CF10qFW3tr95ua4kAr1xAa9F
	qFyY9r1UuFy7C3DanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUU92b7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Xr0_Ar1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvEwIxGrw
	CjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2Ix0
	cI8IcVAFwI0_Jr0_JF4lcIIF0xvE2Ix0cI8IcVCY1x0267AKxVWUJVW8JwCYIxAIcVC2z2
	80aVAFwI0_Cr1j6rxdMxvI42IY6I8E87Iv6xkF7I0E14v26F4UJVW0owCF04k20xvY0x0E
	wIxGrwCF04k20xvEw4C26cxK6c8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJV
	W8JwC20s026c02F40E14v26r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF
	1VAFwI0_Jw0_GFylIxkGc2Ij64vIr41lIxAIcVCF04k26cxKx2IYs7xG6rWUJVWrZr1UYx
	BIdaVFxhVjvjDU0xZFpf9x07bSCJQUUUUU=

On Mon 05 Nov 17:04 PST 2018, Bjorn Andersson wrote:

> On Mon 05 Nov 11:40 PST 2018, Stephen Boyd wrote:
> 
> > Add a generic clk property for clks which are not intended to be used by
> > the OS due to security restrictions put in place by firmware. For
> > example, on some Qualcomm firmwares reading or writing certain clk
> > registers causes the entire system to reboot, but on other firmwares
> > reading and writing those same registers is required to make devices
> > like QSPI work. Rather than adding one-off properties each time a new
> > set of clks appears to be protected, let's add a generic clk property to
> > describe any set of clks that shouldn't be touched by the OS. This way
> > we never need to register the clks or use them in certain firmware
> > configurations.
> > 
> > Cc: Rob Herring <robh+dt@kernel.org>
> > Cc: Bjorn Andersson <bjorn.andersson@linaro.org>
> 
> Reviewed-by: Bjorn Andersson <bjorn.andersson@linaro.org>
> 

Gave this some additional thought. The way this is blacklisting
protected clocks makes it impossible to be backwards compatible with an
older DT while adding new protected clocks to an existing driver.

I don't have better suggestion for handling this and the problem should
primarily be isolated to the beginning of the upstream life of a
platform, so perhaps we can just ignore this issue?

Regards,
Bjorn

> Regards,
> Bjorn
> 
> > Cc: Taniya Das <tdas@codeaurora.org>
> > Signed-off-by: Stephen Boyd <swboyd@chromium.org>
> > ---
> >  .../devicetree/bindings/clock/clock-bindings.txt | 16 ++++++++++++++++
> >  1 file changed, 16 insertions(+)
> > 
> > diff --git a/Documentation/devicetree/bindings/clock/clock-bindings.txt b/Documentation/devicetree/bindings/clock/clock-bindings.txt
> > index 2ec489eebe72..b646bbcf7f92 100644
> > --- a/Documentation/devicetree/bindings/clock/clock-bindings.txt
> > +++ b/Documentation/devicetree/bindings/clock/clock-bindings.txt
> > @@ -168,3 +168,19 @@ a shared clock is forbidden.
> >  
> >  Configuration of common clocks, which affect multiple consumer devices can
> >  be similarly specified in the clock provider node.
> > +
> > +==Protected clocks==
> > +
> > +Some platforms or firmwares may not fully expose all the clocks to the OS, such
> > +as in situations where those clks are used by drivers running in ARM secure
> > +execution levels. Such a configuration can be specified in device tree with the
> > +protected-clocks property in the form of a clock specifier list. This property should
> > +only be specified in the node that is providing the clocks being protected:
> > +
> > +   clock-controller@a000f000 {
> > +        compatible = "vendor,clk95;
> > +        reg = <0xa000f000 0x1000>
> > +        #clocks-cells = <1>;
> > +        ...
> > +        protected-clocks = <UART3_CLK>, <SPI5_CLK>;
> > +   };
> > -- 
> > Sent by a computer through tubes
> > 
