WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1250089 cumulative IPC: 4 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1250089 cumulative IPC: 4 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 10140395 heartbeat IPC: 0.9862 cumulative IPC: 0.5624 (Simulation time: 00 hr 03 min 18 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 8890308 cumulative IPC: 0.5624 (Simulation time: 00 hr 03 min 18 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 8890308 cumulative IPC: 0.5624 (Simulation time: 00 hr 03 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/GemsFDTD_716B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5624 instructions: 5000001 cycles: 8890308
CPU 0 Branch Prediction Accuracy: 88.92% MPKI: 9.073 Average ROB Occupancy at Mispredict: 126.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0386
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.58
BRANCH_DIRECT_CALL: 0.0008
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 4.45

LLC TOTAL        ACCESS:     134467 HIT:      58867 MISS:      75600
LLC LOAD         ACCESS:      83958 HIT:      27964 MISS:      55994
LLC RFO          ACCESS:      12668 HIT:       2796 MISS:       9872
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      27447 HIT:      27375 MISS:         72
LLC TRANSLATION  ACCESS:      10394 HIT:        732 MISS:       9662
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 824.5 cycles
cpu0_DTLB TOTAL        ACCESS:    1069564 HIT:    1004977 MISS:      64587
cpu0_DTLB LOAD         ACCESS:    1069564 HIT:    1004977 MISS:      64587
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 184.5 cycles
cpu0_ITLB TOTAL        ACCESS:        177 HIT:        157 MISS:         20
cpu0_ITLB LOAD         ACCESS:        177 HIT:        157 MISS:         20
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 155.8 cycles
cpu0_L1D TOTAL        ACCESS:    1351744 HIT:    1056233 MISS:     295511
cpu0_L1D LOAD         ACCESS:     836326 HIT:     585651 MISS:     250675
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     500070 HIT:     468493 MISS:      31577
cpu0_L1D TRANSLATION  ACCESS:      15348 HIT:       2089 MISS:      13259
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 215.1 cycles
cpu0_L1I TOTAL        ACCESS:        233 HIT:         35 MISS:        198
cpu0_L1I LOAD         ACCESS:        233 HIT:         35 MISS:        198
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 788.2 cycles
cpu0_L2C TOTAL        ACCESS:     239140 HIT:     132113 MISS:     107027
cpu0_L2C LOAD         ACCESS:     162012 HIT:      78054 MISS:      83958
cpu0_L2C RFO          ACCESS:      12724 HIT:         56 MISS:      12668
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      51202 HIT:      51195 MISS:          7
cpu0_L2C TRANSLATION  ACCESS:      13202 HIT:       2808 MISS:      10394
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 603.1 cycles
cpu0_STLB TOTAL        ACCESS:      48186 HIT:      36936 MISS:      11250
cpu0_STLB LOAD         ACCESS:      48186 HIT:      36936 MISS:      11250
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1143 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      22748
  ROW_BUFFER_MISS:      52770
 AVG DBUS CONGESTED CYCLE: 3.915
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        639
  FULL:      27901
