initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                        0 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                        0 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 0
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f99aae00000,65536
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-1-ctx_0x55c61387dff0.traceg.xz
-kernel name = _Z11srad_cuda_1PfS_S_S_S_S_iif
-kernel id = 1
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 6144
-nregs = 23
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f99c9000000
-local mem base_addr = 0x00007f99c7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-1-ctx_0x55c61387dff0.traceg.xz
launching kernel name: _Z11srad_cuda_1PfS_S_S_S_S_iif uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 112KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 1: size 0
kernel_name = _Z11srad_cuda_1PfS_S_S_S_S_iif 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 10056
gpu_sim_insn = 2899761
gpu_ipc =     288.3613
gpu_tot_sim_cycle = 10056
gpu_tot_sim_insn = 2899761
gpu_tot_ipc =     288.3613
gpu_tot_issued_cta = 64
gpu_occupancy = 23.3149% 
gpu_tot_occupancy = 23.3149% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.4511
partiton_level_parallism_total  =       1.4511
partiton_level_parallism_util =       5.9390
partiton_level_parallism_util_total  =       5.9390
L2_BW  =      52.5637 GB/Sec
L2_BW_total  =      52.5637 GB/Sec
gpu_total_sim_rate=1449880

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[1]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 130
	L1D_cache_core[2]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 130
	L1D_cache_core[3]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 131
	L1D_cache_core[4]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[5]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[6]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[7]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[8]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 56, Reservation_fails = 136
	L1D_cache_core[9]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 56, Reservation_fails = 132
	L1D_cache_core[10]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[11]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[12]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 150
	L1D_cache_core[13]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[14]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[15]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 130
	L1D_cache_core[16]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 130
	L1D_cache_core[17]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[18]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[19]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[20]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[21]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[22]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[23]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[24]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[25]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[26]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[27]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[28]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[29]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[30]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[31]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[32]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[33]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[34]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[35]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[36]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[37]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[38]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[39]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[40]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[41]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[42]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[43]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[44]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[45]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_total_cache_accesses = 16896
	L1D_total_cache_misses = 14592
	L1D_total_cache_miss_rate = 0.8636
	L1D_total_cache_pending_hits = 2016
	L1D_total_cache_reservation_fails = 4253
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2016
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10240

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 90
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4163
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
219, 196, 196, 196, 196, 196, 196, 220, 219, 196, 196, 196, 196, 196, 196, 220, 
gpgpu_n_tot_thrd_icount = 3334144
gpgpu_n_tot_w_icount = 104192
gpgpu_n_stall_shd_mem = 7744
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4352
gpgpu_n_mem_write_global = 10240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90112
gpgpu_n_store_insn = 81920
gpgpu_n_shmem_insn = 204800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 1024
gpgpu_n_l1cache_bkconflict = 6720
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1024
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6720
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:62060	W0_Idle:74324	W0_Scoreboard:525786	W1:3478	W2:4942	W3:210	W4:174	W5:146	W6:78	W7:64	W8:44	W9:24	W10:6	W11:2	W12:4	W13:2	W14:1408	W15:832	W16:0	W17:0	W18:0	W19:1	W20:2	W21:1	W22:3	W23:12	W24:22	W25:32	W26:39	W27:73	W28:855	W29:105	W30:2631	W31:363	W32:85269
single_issue_nums: WS0:26768	WS1:25296	WS2:25296	WS3:26832	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34816 {8:4352,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 409600 {40:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174080 {40:4352,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 81920 {8:10240,}
maxmflatency = 571 
max_icnt2mem_latency = 175 
maxmrqlatency = 48 
max_icnt2sh_latency = 20 
averagemflatency = 308 
avg_icnt2mem_latency = 79 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:1319 	146 	273 	256 	48 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4657 	9187 	748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6338 	6875 	1379 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14199 	311 	73 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5577      5548      5581         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5552      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5553      5552      5581         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5548      5548         0      5581         0         0         0         0         0         0         0         0         0         0         0      5570 
dram[6]:      5552      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5577      5552         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6136      5552         0         0         0         0         0         0         0         0         0         0         0         0      5570         0 
dram[9]:      5570      5548         0      5581         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5548      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5552      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5548      5570         0         0         0         0         0         0         0         0         0         0         0         0      5570         0 
dram[13]:      5548      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5552      6129         0         0         0         0         0         0         0         0         0         0         0         0         0      5570 
dram[15]:      6127      5552         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 80.000000 44.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 76.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 72.000000 76.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 68.000000 88.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 56.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 92.000000 60.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 
dram[6]: 56.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 72.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 36.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan 
dram[9]: 48.000000 60.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 72.000000 76.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan 
dram[13]: 44.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 84.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 
dram[15]: 56.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2080/40 = 52.000000
number of bytes read:
dram[0]:      2560      1408       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2432      2944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2304      2432         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2176      2816       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1792      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2944      1920         0       128         0         0         0         0         0         0         0         0         0         0         0       128 
dram[6]:      1792      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2304      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1152      2176         0         0         0         0         0         0         0         0         0         0         0         0       128         0 
dram[9]:      1536      1920         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1920      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2304      2432         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1664      1664         0         0         0         0         0         0         0         0         0         0         0         0       128         0 
dram[13]:      1408      2944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2688      1792         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[15]:      1792      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 66560
Bmin_bank_accesses = 0!
chip skew: 5376/3072 = 1.75
number of bytes accessed:
dram[0]:      2560      1408       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2432      2944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2304      2432         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2176      2816       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1792      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2944      1920         0       128         0         0         0         0         0         0         0         0         0         0         0       128 
dram[6]:      1792      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2304      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1152      2176         0         0         0         0         0         0         0         0         0         0         0         0       128         0 
dram[9]:      1536      1920         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1920      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2304      2432         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1664      1664         0         0         0         0         0         0         0         0         0         0         0         0       128         0 
dram[13]:      1408      2944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2688      1792         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[15]:      1792      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 66560
min_bank_accesses = 0!
chip skew: 5376/3072 = 1.75
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         24        24       168    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         24        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         24        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         24        24       217    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         24        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         24        23    none         153    none      none      none      none      none      none      none      none      none      none      none          15
dram[6]:         23        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         24        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         23        24    none      none      none      none      none      none      none      none      none      none      none      none          15    none  
dram[9]:         23        24    none         160    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         26        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         23        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         24        25    none      none      none      none      none      none      none      none      none      none      none      none          15    none  
dram[13]:         24        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         24        23    none      none      none      none      none      none      none      none      none      none      none      none      none          17
dram[15]:         23        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        547       524       509       360       352       352       348       358       352       364       356       364         0         0         0         0
dram[1]:        556       545       326       348       352       353       351       363       327       364       356       354         0         0         0         0
dram[2]:        549       542       341       366       335       354       353       362       345       364       353       364         0         0         0         0
dram[3]:        543       571       507       337       336       360       352       358       333       360       345       343         0         0         0         0
dram[4]:        529       547       354       347       331       336       350       359       350       360       337       364         0         0         0         0
dram[5]:        533       551       329       505       329       352       333       364       352       343       340       363         0         0         0       507
dram[6]:        538       532       346       347       352       356       348       359       352       359       350       359         0         0         0         0
dram[7]:        542       528       351       352       342       360       351       362       336       359       352       363         0         0         0         0
dram[8]:        547       551       335       359       331       352       350       359       352       363       332       351         0         0       506         0
dram[9]:        546       536       336       505       335       358       340       352       352       354       352       356         0         0         0         0
dram[10]:        530       540       337       340       352       354       335       362       350       360       350       365         0         0         0         0
dram[11]:        558       548       340       352       338       355       353       363       353       363       353       348         0         0         0         0
dram[12]:        538       530       324       352       349       351       349       359       329       360       352       364         0         0       507         0
dram[13]:        547       571       307       342       341       360       352       359       334       363       350       359         0         0         0         0
dram[14]:        538       543       334       352       342       356       350       356       344       358       351       359         0         0         0       506
dram[15]:        558       534       341       352       341       352       352       343       351       359       338       364         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44525 n_nop=44394 n_act=3 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0115
n_activity=1042 dram_eff=0.4914
bk0: 80a 44156i bk1: 44a 44362i bk2: 4a 44475i bk3: 0a 44523i bk4: 0a 44524i bk5: 0a 44524i bk6: 0a 44525i bk7: 0a 44525i bk8: 0a 44525i bk9: 0a 44525i bk10: 0a 44525i bk11: 0a 44525i bk12: 0a 44526i bk13: 0a 44526i bk14: 0a 44526i bk15: 0a 44526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976562
Row_Buffer_Locality_read = 0.976562
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333962
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.011499 
total_CMD = 44525 
util_bw = 512 
Wasted_Col = 111 
Wasted_Row = 0 
Idle = 43902 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44525 
n_nop = 44394 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 128 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.002875 
Either_Row_CoL_Bus_Util = 0.002942 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0337339
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44525 n_nop=44355 n_act=2 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01509
n_activity=1202 dram_eff=0.5591
bk0: 76a 44128i bk1: 92a 44109i bk2: 0a 44523i bk3: 0a 44525i bk4: 0a 44525i bk5: 0a 44525i bk6: 0a 44525i bk7: 0a 44525i bk8: 0a 44525i bk9: 0a 44525i bk10: 0a 44525i bk11: 0a 44525i bk12: 0a 44525i bk13: 0a 44525i bk14: 0a 44525i bk15: 0a 44526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.988095
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.659899
Bank_Level_Parallism_Col = 1.640678
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.640678 

BW Util details:
bwutil = 0.015093 
total_CMD = 44525 
util_bw = 672 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 43782 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44525 
n_nop = 44355 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 168 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.003773 
Either_Row_CoL_Bus_Util = 0.003818 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.074475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.074475
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44525 n_nop=44375 n_act=2 n_pre=0 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0133
n_activity=1212 dram_eff=0.4884
bk0: 72a 44297i bk1: 76a 44330i bk2: 0a 44523i bk3: 0a 44525i bk4: 0a 44525i bk5: 0a 44525i bk6: 0a 44525i bk7: 0a 44525i bk8: 0a 44525i bk9: 0a 44525i bk10: 0a 44525i bk11: 0a 44525i bk12: 0a 44525i bk13: 0a 44525i bk14: 0a 44525i bk15: 0a 44526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986486
Row_Buffer_Locality_read = 0.986486
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.214894
Bank_Level_Parallism_Col = 1.213220
Bank_Level_Parallism_Ready = 1.013514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.213220 

BW Util details:
bwutil = 0.013296 
total_CMD = 44525 
util_bw = 592 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 43845 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44525 
n_nop = 44375 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 148 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.003324 
Either_Row_CoL_Bus_Util = 0.003369 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0117911
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44525 n_nop=44362 n_act=3 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01437
n_activity=1011 dram_eff=0.633
bk0: 68a 44150i bk1: 88a 44021i bk2: 4a 44483i bk3: 0a 44524i bk4: 0a 44524i bk5: 0a 44524i bk6: 0a 44524i bk7: 0a 44524i bk8: 0a 44524i bk9: 0a 44524i bk10: 0a 44524i bk11: 0a 44526i bk12: 0a 44526i bk13: 0a 44526i bk14: 0a 44526i bk15: 0a 44527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.642857
Bank_Level_Parallism_Col = 1.631098
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.631098 

BW Util details:
bwutil = 0.014374 
total_CMD = 44525 
util_bw = 640 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 43799 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44525 
n_nop = 44362 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 160 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.003593 
Either_Row_CoL_Bus_Util = 0.003661 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.118967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.118967
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44525 n_nop=44427 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008624
n_activity=963 dram_eff=0.3988
bk0: 56a 44389i bk1: 40a 44426i bk2: 0a 44525i bk3: 0a 44525i bk4: 0a 44525i bk5: 0a 44525i bk6: 0a 44525i bk7: 0a 44525i bk8: 0a 44525i bk9: 0a 44525i bk10: 0a 44525i bk11: 0a 44525i bk12: 0a 44525i bk13: 0a 44525i bk14: 0a 44525i bk15: 0a 44525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230483
Bank_Level_Parallism_Col = 1.186567
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.186567 

BW Util details:
bwutil = 0.008624 
total_CMD = 44525 
util_bw = 384 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 44066 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44525 
n_nop = 44427 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.002156 
Either_Row_CoL_Bus_Util = 0.002201 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00478383
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44525 n_nop=44361 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01437
n_activity=1242 dram_eff=0.5153
bk0: 92a 44067i bk1: 60a 44323i bk2: 0a 44523i bk3: 4a 44485i bk4: 0a 44524i bk5: 0a 44524i bk6: 0a 44524i bk7: 0a 44525i bk8: 0a 44525i bk9: 0a 44525i bk10: 0a 44525i bk11: 0a 44525i bk12: 0a 44526i bk13: 0a 44526i bk14: 0a 44526i bk15: 4a 44481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.301153
Bank_Level_Parallism_Col = 1.285094
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.285094 

BW Util details:
bwutil = 0.014374 
total_CMD = 44525 
util_bw = 640 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 43711 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44525 
n_nop = 44361 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000090 
CoL_Bus_Util = 0.003593 
Either_Row_CoL_Bus_Util = 0.003683 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0607524
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44525 n_nop=44415 n_act=2 n_pre=0 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009702
n_activity=1017 dram_eff=0.4248
bk0: 56a 44436i bk1: 52a 44296i bk2: 0a 44524i bk3: 0a 44524i bk4: 0a 44524i bk5: 0a 44525i bk6: 0a 44525i bk7: 0a 44525i bk8: 0a 44525i bk9: 0a 44525i bk10: 0a 44525i bk11: 0a 44525i bk12: 0a 44525i bk13: 0a 44525i bk14: 0a 44525i bk15: 0a 44526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.981481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067500
Bank_Level_Parallism_Col = 1.067839
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067839 

BW Util details:
bwutil = 0.009702 
total_CMD = 44525 
util_bw = 432 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 43965 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44525 
n_nop = 44415 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 108 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.002426 
Either_Row_CoL_Bus_Util = 0.002471 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0075014
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44525 n_nop=44391 n_act=2 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01186
n_activity=1190 dram_eff=0.4437
bk0: 72a 44258i bk1: 60a 44386i bk2: 0a 44523i bk3: 0a 44524i bk4: 0a 44524i bk5: 0a 44524i bk6: 0a 44524i bk7: 0a 44524i bk8: 0a 44525i bk9: 0a 44525i bk10: 0a 44526i bk11: 0a 44526i bk12: 0a 44526i bk13: 0a 44526i bk14: 0a 44526i bk15: 0a 44526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984848
Row_Buffer_Locality_read = 0.984848
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.095918
Bank_Level_Parallism_Col = 1.096311
Bank_Level_Parallism_Ready = 1.007576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096311 

BW Util details:
bwutil = 0.011859 
total_CMD = 44525 
util_bw = 528 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 43854 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44525 
n_nop = 44391 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 132 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.002965 
Either_Row_CoL_Bus_Util = 0.003010 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00734419
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44525 n_nop=44414 n_act=3 n_pre=0 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009702
n_activity=988 dram_eff=0.4372
bk0: 36a 44467i bk1: 68a 44240i bk2: 0a 44522i bk3: 0a 44523i bk4: 0a 44523i bk5: 0a 44523i bk6: 0a 44524i bk7: 0a 44525i bk8: 0a 44526i bk9: 0a 44526i bk10: 0a 44526i bk11: 0a 44527i bk12: 0a 44527i bk13: 0a 44527i bk14: 4a 44487i bk15: 0a 44525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.061002
Bank_Level_Parallism_Col = 1.061404
Bank_Level_Parallism_Ready = 1.009259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061404 

BW Util details:
bwutil = 0.009702 
total_CMD = 44525 
util_bw = 432 
Wasted_Col = 161 
Wasted_Row = 0 
Idle = 43932 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 104 
rwq = 0 
CCDLc_limit_alone = 104 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44525 
n_nop = 44414 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 108 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.002426 
Either_Row_CoL_Bus_Util = 0.002493 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0238742
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44525 n_nop=44410 n_act=3 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01006
n_activity=1178 dram_eff=0.3803
bk0: 48a 44440i bk1: 60a 44332i bk2: 0a 44524i bk3: 4a 44485i bk4: 0a 44523i bk5: 0a 44523i bk6: 0a 44523i bk7: 0a 44523i bk8: 0a 44524i bk9: 0a 44525i bk10: 0a 44526i bk11: 0a 44526i bk12: 0a 44526i bk13: 0a 44526i bk14: 0a 44526i bk15: 0a 44527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973214
Row_Buffer_Locality_read = 0.973214
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.061728
Bank_Level_Parallism_Col = 1.062189
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062189 

BW Util details:
bwutil = 0.010062 
total_CMD = 44525 
util_bw = 448 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 43934 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44525 
n_nop = 44410 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 112 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.002515 
Either_Row_CoL_Bus_Util = 0.002583 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.016575
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44525 n_nop=44411 n_act=2 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01006
n_activity=871 dram_eff=0.5144
bk0: 60a 44333i bk1: 52a 44250i bk2: 0a 44524i bk3: 0a 44524i bk4: 0a 44524i bk5: 0a 44524i bk6: 0a 44524i bk7: 0a 44524i bk8: 0a 44524i bk9: 0a 44524i bk10: 0a 44526i bk11: 0a 44526i bk12: 0a 44526i bk13: 0a 44526i bk14: 0a 44526i bk15: 0a 44526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.260870
Bank_Level_Parallism_Col = 1.262009
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.262009 

BW Util details:
bwutil = 0.010062 
total_CMD = 44525 
util_bw = 448 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 43971 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44525 
n_nop = 44411 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 112 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.002515 
Either_Row_CoL_Bus_Util = 0.002560 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0232903
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44525 n_nop=44375 n_act=2 n_pre=0 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0133
n_activity=1152 dram_eff=0.5139
bk0: 72a 44184i bk1: 76a 44244i bk2: 0a 44523i bk3: 0a 44525i bk4: 0a 44525i bk5: 0a 44525i bk6: 0a 44525i bk7: 0a 44525i bk8: 0a 44525i bk9: 0a 44525i bk10: 0a 44525i bk11: 0a 44525i bk12: 0a 44525i bk13: 0a 44525i bk14: 0a 44525i bk15: 0a 44526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986486
Row_Buffer_Locality_read = 0.986486
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466667
Bank_Level_Parallism_Col = 1.465649
Bank_Level_Parallism_Ready = 1.006757
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.465649 

BW Util details:
bwutil = 0.013296 
total_CMD = 44525 
util_bw = 592 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 43846 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44525 
n_nop = 44375 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 148 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.003324 
Either_Row_CoL_Bus_Util = 0.003369 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0230657
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44525 n_nop=44414 n_act=3 n_pre=0 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009702
n_activity=1115 dram_eff=0.3874
bk0: 52a 44460i bk1: 52a 44375i bk2: 0a 44523i bk3: 0a 44524i bk4: 0a 44524i bk5: 0a 44525i bk6: 0a 44525i bk7: 0a 44525i bk8: 0a 44525i bk9: 0a 44526i bk10: 0a 44526i bk11: 0a 44526i bk12: 0a 44526i bk13: 0a 44526i bk14: 4a 44480i bk15: 0a 44524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.176849
Bank_Level_Parallism_Col = 1.139159
Bank_Level_Parallism_Ready = 1.037037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139159 

BW Util details:
bwutil = 0.009702 
total_CMD = 44525 
util_bw = 432 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 43996 

BW Util Bottlenecks: 
RCDc_limit = 52 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44525 
n_nop = 44414 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 108 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.002426 
Either_Row_CoL_Bus_Util = 0.002493 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0218754
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44525 n_nop=44387 n_act=2 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01222
n_activity=983 dram_eff=0.5534
bk0: 44a 44368i bk1: 92a 44029i bk2: 0a 44524i bk3: 0a 44524i bk4: 0a 44524i bk5: 0a 44525i bk6: 0a 44525i bk7: 0a 44525i bk8: 0a 44525i bk9: 0a 44525i bk10: 0a 44525i bk11: 0a 44525i bk12: 0a 44525i bk13: 0a 44525i bk14: 0a 44525i bk15: 0a 44526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.985294
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219136
Bank_Level_Parallism_Col = 1.219814
Bank_Level_Parallism_Ready = 1.022059
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219814 

BW Util details:
bwutil = 0.012218 
total_CMD = 44525 
util_bw = 544 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 43817 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44525 
n_nop = 44387 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 136 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.003054 
Either_Row_CoL_Bus_Util = 0.003099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.212937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.212937
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44525 n_nop=44378 n_act=3 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01294
n_activity=1087 dram_eff=0.5299
bk0: 84a 44125i bk1: 56a 44228i bk2: 0a 44523i bk3: 0a 44523i bk4: 0a 44523i bk5: 0a 44524i bk6: 0a 44524i bk7: 0a 44524i bk8: 0a 44524i bk9: 0a 44524i bk10: 0a 44526i bk11: 0a 44527i bk12: 0a 44527i bk13: 0a 44527i bk14: 0a 44527i bk15: 4a 44487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.457711
Bank_Level_Parallism_Col = 1.458333
Bank_Level_Parallism_Ready = 1.006944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.458333 

BW Util details:
bwutil = 0.012937 
total_CMD = 44525 
util_bw = 576 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 43842 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44525 
n_nop = 44378 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 144 
Row_Bus_Util =  0.000067 
CoL_Bus_Util = 0.003234 
Either_Row_CoL_Bus_Util = 0.003302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.070926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0709264
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44525 n_nop=44411 n_act=2 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01006
n_activity=1019 dram_eff=0.4396
bk0: 56a 44380i bk1: 56a 44361i bk2: 0a 44523i bk3: 0a 44524i bk4: 0a 44524i bk5: 0a 44524i bk6: 0a 44524i bk7: 0a 44524i bk8: 0a 44525i bk9: 0a 44525i bk10: 0a 44526i bk11: 0a 44526i bk12: 0a 44526i bk13: 0a 44526i bk14: 0a 44526i bk15: 0a 44526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.102362
Bank_Level_Parallism_Col = 1.102902
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.102902 

BW Util details:
bwutil = 0.010062 
total_CMD = 44525 
util_bw = 448 
Wasted_Col = 105 
Wasted_Row = 0 
Idle = 43972 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44525 
n_nop = 44411 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 112 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.002515 
Either_Row_CoL_Bus_Util = 0.002560 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00393038

========= L2 cache stats =========
L2_cache_bank[0]: Access = 320, Miss = 284, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 541, Miss = 436, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 472, Miss = 372, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 496, Miss = 412, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 452, Miss = 376, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 480, Miss = 388, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 532, Miss = 432, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 500, Miss = 424, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 460, Miss = 408, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 472, Miss = 416, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 480, Miss = 388, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 460, Miss = 380, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 420, Miss = 352, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 460, Miss = 412, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 459, Miss = 392, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 432, Miss = 356, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 380, Miss = 336, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 480, Miss = 416, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 436, Miss = 364, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 416, Miss = 360, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 448, Miss = 384, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 520, Miss = 448, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 408, Miss = 336, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 511, Miss = 420, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 416, Miss = 368, Miss_rate = 0.885, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 420, Miss = 340, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 464, Miss = 396, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 400, Miss = 320, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 501, Miss = 436, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 528, Miss = 444, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 372, Miss = 328, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 456, Miss = 380, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 14592
L2_total_cache_misses = 12304
L2_total_cache_miss_rate = 0.8432
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2272
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2556
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10240
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=14592
icnt_total_pkts_simt_to_mem=14592
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14592
Req_Network_cycles = 10056
Req_Network_injected_packets_per_cycle =       1.4511 
Req_Network_conflicts_per_cycle =       0.4317
Req_Network_conflicts_per_cycle_util =       1.7668
Req_Bank_Level_Parallism =       5.9390
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5245
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0453

Reply_Network_injected_packets_num = 14592
Reply_Network_cycles = 10056
Reply_Network_injected_packets_per_cycle =        1.4511
Reply_Network_conflicts_per_cycle =        0.0916
Reply_Network_conflicts_per_cycle_util =       0.3530
Reply_Bank_Level_Parallism =       5.5929
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0063
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0315
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 966587 (inst/sec)
gpgpu_simulation_rate = 3352 (cycle/sec)
gpgpu_silicon_slowdown = 337708x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-2-ctx_0x55c61387dff0.traceg.xz
-kernel name = _Z11srad_cuda_2PfS_S_S_S_S_iiff
-kernel id = 2
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 5120
-nregs = 28
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f99c9000000
-local mem base_addr = 0x00007f99c7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-2-ctx_0x55c61387dff0.traceg.xz
launching kernel name: _Z11srad_cuda_2PfS_S_S_S_S_iiff uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim: Reconfigure L1 cache to 112KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 2: size 0
kernel_name = _Z11srad_cuda_2PfS_S_S_S_S_iiff 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 7835
gpu_sim_insn = 1278784
gpu_ipc =     163.2143
gpu_tot_sim_cycle = 17891
gpu_tot_sim_insn = 4178545
gpu_tot_ipc =     233.5557
gpu_tot_issued_cta = 128
gpu_occupancy = 22.9328% 
gpu_tot_occupancy = 23.1739% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9768
partiton_level_parallism_total  =       1.6813
partiton_level_parallism_util =       8.7900
partiton_level_parallism_util_total  =       7.1297
L2_BW  =      71.6065 GB/Sec
L2_BW_total  =      60.9031 GB/Sec
gpu_total_sim_rate=1044636

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[1]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 185
	L1D_cache_core[2]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 179
	L1D_cache_core[3]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 184
	L1D_cache_core[4]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[5]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 185
	L1D_cache_core[6]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 184
	L1D_cache_core[7]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 183
	L1D_cache_core[8]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 70, Reservation_fails = 187
	L1D_cache_core[9]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 70, Reservation_fails = 181
	L1D_cache_core[10]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 185
	L1D_cache_core[11]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[12]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 199
	L1D_cache_core[13]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[14]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 185
	L1D_cache_core[15]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[16]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 179
	L1D_cache_core[17]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[18]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 185
	L1D_cache_core[19]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 189
	L1D_cache_core[20]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 182
	L1D_cache_core[21]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 186
	L1D_cache_core[22]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 180
	L1D_cache_core[23]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 190
	L1D_cache_core[24]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 187
	L1D_cache_core[25]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 164
	L1D_cache_core[26]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 196
	L1D_cache_core[27]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 168
	L1D_cache_core[28]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 175
	L1D_cache_core[29]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 187
	L1D_cache_core[30]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 185
	L1D_cache_core[31]: Access = 800, Miss = 648, Miss_rate = 0.810, Pending_hits = 70, Reservation_fails = 176
	L1D_cache_core[32]: Access = 800, Miss = 648, Miss_rate = 0.810, Pending_hits = 70, Reservation_fails = 175
	L1D_cache_core[33]: Access = 800, Miss = 648, Miss_rate = 0.810, Pending_hits = 70, Reservation_fails = 196
	L1D_cache_core[34]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 179
	L1D_cache_core[35]: Access = 800, Miss = 648, Miss_rate = 0.810, Pending_hits = 70, Reservation_fails = 178
	L1D_cache_core[36]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 118
	L1D_cache_core[37]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 120
	L1D_cache_core[38]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 122
	L1D_cache_core[39]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 42, Reservation_fails = 120
	L1D_cache_core[40]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 42, Reservation_fails = 114
	L1D_cache_core[41]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 42, Reservation_fails = 116
	L1D_cache_core[42]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 119
	L1D_cache_core[43]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 122
	L1D_cache_core[44]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 118
	L1D_cache_core[45]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 118
	L1D_total_cache_accesses = 33536
	L1D_total_cache_misses = 28032
	L1D_total_cache_miss_rate = 0.8359
	L1D_total_cache_pending_hits = 3024
	L1D_total_cache_reservation_fails = 7767
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3024
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3542
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4225
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
311, 288, 288, 288, 288, 288, 288, 313, 219, 196, 196, 196, 196, 196, 196, 220, 
gpgpu_n_tot_thrd_icount = 4843520
gpgpu_n_tot_w_icount = 151360
gpgpu_n_stall_shd_mem = 14054
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17792
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 225280
gpgpu_n_store_insn = 98304
gpgpu_n_shmem_insn = 368640
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 1600
gpgpu_n_l1cache_bkconflict = 12454
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1600
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12454
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84373	W0_Idle:130434	W0_Scoreboard:850831	W1:3798	W2:7246	W3:210	W4:174	W5:146	W6:78	W7:64	W8:44	W9:24	W10:6	W11:2	W12:4	W13:2	W14:1408	W15:1088	W16:0	W17:0	W18:0	W19:1	W20:2	W21:1	W22:3	W23:12	W24:22	W25:32	W26:39	W27:73	W28:855	W29:105	W30:4551	W31:363	W32:123157
single_issue_nums: WS0:38544	WS1:37072	WS2:37072	WS3:38672	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 142336 {8:17792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 711680 {40:17792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 571 
max_icnt2mem_latency = 270 
maxmrqlatency = 48 
max_icnt2sh_latency = 20 
averagemflatency = 298 
avg_icnt2mem_latency = 89 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:1319 	146 	273 	256 	48 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11049 	18283 	748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	12573 	12182 	5251 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29687 	311 	73 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5577      5548      5581         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5552      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5553      5552      5581         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5548      5548         0      5581         0         0         0         0         0         0         0         0         0         0         0      5570 
dram[6]:      5552      5575         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5577      5552         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6136      5552         0         0         0         0         0         0         0         0         0         0         0         0      5570         0 
dram[9]:      5570      5548         0      5581         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5548      5571         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5552      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5548      5570         0         0         0         0         0         0         0         0         0         0         0         0      5570         0 
dram[13]:      5548      5577         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5552      6129         0         0         0         0         0         0         0         0         0         0         0         0         0      5570 
dram[15]:      6127      5552         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 80.000000 44.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 76.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 72.000000 76.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 68.000000 88.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 56.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 92.000000 60.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 
dram[6]: 56.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 72.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 36.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan 
dram[9]: 48.000000 60.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 72.000000 76.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan 
dram[13]: 44.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 84.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 
dram[15]: 56.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2080/40 = 52.000000
number of bytes read:
dram[0]:      2560      1408       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2432      2944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2304      2432         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2176      2816       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1792      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2944      1920         0       128         0         0         0         0         0         0         0         0         0         0         0       128 
dram[6]:      1792      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2304      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1152      2176         0         0         0         0         0         0         0         0         0         0         0         0       128         0 
dram[9]:      1536      1920         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1920      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2304      2432         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1664      1664         0         0         0         0         0         0         0         0         0         0         0         0       128         0 
dram[13]:      1408      2944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2688      1792         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[15]:      1792      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 66560
Bmin_bank_accesses = 0!
chip skew: 5376/3072 = 1.75
number of bytes accessed:
dram[0]:      2560      1408       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2432      2944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2304      2432         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2176      2816       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1792      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2944      1920         0       128         0         0         0         0         0         0         0         0         0         0         0       128 
dram[6]:      1792      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      2304      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1152      2176         0         0         0         0         0         0         0         0         0         0         0         0       128         0 
dram[9]:      1536      1920         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1920      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2304      2432         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1664      1664         0         0         0         0         0         0         0         0         0         0         0         0       128         0 
dram[13]:      1408      2944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      2688      1792         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[15]:      1792      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 66560
min_bank_accesses = 0!
chip skew: 5376/3072 = 1.75
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         40        40       373    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         40        40    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         40        40    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         40        40       499    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         40        40    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         40        39    none         337    none      none      none      none      none      none      none      none      none      none      none          15
dram[6]:         39        39    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         40        40    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         39        40    none      none      none      none      none      none      none      none      none      none      none      none          15    none  
dram[9]:         40        40    none         373    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         42        40    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         39        41    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         40        42    none      none      none      none      none      none      none      none      none      none      none      none          15    none  
dram[13]:         40        40    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         40        39    none      none      none      none      none      none      none      none      none      none      none      none      none          17
dram[15]:         39        40    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        547       524       509       360       449       440       461       437       422       407       443       448         0         0         0         0
dram[1]:        556       545       326       348       444       449       447       449       408       447       453       441         0         0         0         0
dram[2]:        549       542       341       366       447       422       458       446       432       436       447       432         0         0         0         0
dram[3]:        543       571       507       337       410       452       452       450       404       439       419       432         0         0         0         0
dram[4]:        529       547       354       347       461       450       459       449       404       447       450       441         0         0         0         0
dram[5]:        533       551       329       505       447       445       447       441       399       377       443       445         0         0         0       507
dram[6]:        538       532       346       347       460       450       447       449       435       433       459       445         0         0         0         0
dram[7]:        542       528       351       352       450       443       461       432       391       440       450       448         0         0         0         0
dram[8]:        547       551       335       359       436       449       459       446       416       433       459       445         0         0       506         0
dram[9]:        546       536       336       505       420       439       414       427       378       424       446       438         0         0         0         0
dram[10]:        530       540       337       341       416       415       459       438       423       441       451       435         0         0         0         0
dram[11]:        558       548       340       352       414       442       450       370       438       447       418       443         0         0         0         0
dram[12]:        538       530       324       352       461       443       459       449       416       440       453       443         0         0       507         0
dram[13]:        547       571       307       342       459       452       416       436       410       433       447       427         0         0         0         0
dram[14]:        538       543       334       352       461       440       458       442       435       447       407       437         0         0         0       506
dram[15]:        558       534       341       352       416       442       447       440       440       425       420       440         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79218 n_nop=79087 n_act=3 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006463
n_activity=1042 dram_eff=0.4914
bk0: 80a 78849i bk1: 44a 79055i bk2: 4a 79168i bk3: 0a 79216i bk4: 0a 79217i bk5: 0a 79217i bk6: 0a 79218i bk7: 0a 79218i bk8: 0a 79218i bk9: 0a 79218i bk10: 0a 79218i bk11: 0a 79218i bk12: 0a 79219i bk13: 0a 79219i bk14: 0a 79219i bk15: 0a 79219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976562
Row_Buffer_Locality_read = 0.976562
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333962
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.006463 
total_CMD = 79218 
util_bw = 512 
Wasted_Col = 111 
Wasted_Row = 0 
Idle = 78595 

BW Util Bottlenecks: 
RCDc_limit = 59 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79218 
n_nop = 79087 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 128 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.001616 
Either_Row_CoL_Bus_Util = 0.001654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0189603
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79218 n_nop=79048 n_act=2 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008483
n_activity=1202 dram_eff=0.5591
bk0: 76a 78821i bk1: 92a 78802i bk2: 0a 79216i bk3: 0a 79218i bk4: 0a 79218i bk5: 0a 79218i bk6: 0a 79218i bk7: 0a 79218i bk8: 0a 79218i bk9: 0a 79218i bk10: 0a 79218i bk11: 0a 79218i bk12: 0a 79218i bk13: 0a 79218i bk14: 0a 79218i bk15: 0a 79219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.988095
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.659899
Bank_Level_Parallism_Col = 1.640678
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.640678 

BW Util details:
bwutil = 0.008483 
total_CMD = 79218 
util_bw = 672 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 78475 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 47 
rwq = 0 
CCDLc_limit_alone = 47 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79218 
n_nop = 79048 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 168 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.002121 
Either_Row_CoL_Bus_Util = 0.002146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0418592
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79218 n_nop=79068 n_act=2 n_pre=0 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007473
n_activity=1212 dram_eff=0.4884
bk0: 72a 78990i bk1: 76a 79023i bk2: 0a 79216i bk3: 0a 79218i bk4: 0a 79218i bk5: 0a 79218i bk6: 0a 79218i bk7: 0a 79218i bk8: 0a 79218i bk9: 0a 79218i bk10: 0a 79218i bk11: 0a 79218i bk12: 0a 79218i bk13: 0a 79218i bk14: 0a 79218i bk15: 0a 79219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986486
Row_Buffer_Locality_read = 0.986486
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.214894
Bank_Level_Parallism_Col = 1.213220
Bank_Level_Parallism_Ready = 1.013514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.213220 

BW Util details:
bwutil = 0.007473 
total_CMD = 79218 
util_bw = 592 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 78538 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79218 
n_nop = 79068 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 148 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001868 
Either_Row_CoL_Bus_Util = 0.001894 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00662728
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79218 n_nop=79055 n_act=3 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008079
n_activity=1011 dram_eff=0.633
bk0: 68a 78843i bk1: 88a 78714i bk2: 4a 79176i bk3: 0a 79217i bk4: 0a 79217i bk5: 0a 79217i bk6: 0a 79217i bk7: 0a 79217i bk8: 0a 79217i bk9: 0a 79217i bk10: 0a 79217i bk11: 0a 79219i bk12: 0a 79219i bk13: 0a 79219i bk14: 0a 79219i bk15: 0a 79220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.642857
Bank_Level_Parallism_Col = 1.631098
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.631098 

BW Util details:
bwutil = 0.008079 
total_CMD = 79218 
util_bw = 640 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 78492 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79218 
n_nop = 79055 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 160 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.002020 
Either_Row_CoL_Bus_Util = 0.002058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.066866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0668661
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79218 n_nop=79120 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004847
n_activity=963 dram_eff=0.3988
bk0: 56a 79082i bk1: 40a 79119i bk2: 0a 79218i bk3: 0a 79218i bk4: 0a 79218i bk5: 0a 79218i bk6: 0a 79218i bk7: 0a 79218i bk8: 0a 79218i bk9: 0a 79218i bk10: 0a 79218i bk11: 0a 79218i bk12: 0a 79218i bk13: 0a 79218i bk14: 0a 79218i bk15: 0a 79218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230483
Bank_Level_Parallism_Col = 1.186567
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.186567 

BW Util details:
bwutil = 0.004847 
total_CMD = 79218 
util_bw = 384 
Wasted_Col = 75 
Wasted_Row = 0 
Idle = 78759 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79218 
n_nop = 79120 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001212 
Either_Row_CoL_Bus_Util = 0.001237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00268878
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79218 n_nop=79054 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008079
n_activity=1242 dram_eff=0.5153
bk0: 92a 78760i bk1: 60a 79016i bk2: 0a 79216i bk3: 4a 79178i bk4: 0a 79217i bk5: 0a 79217i bk6: 0a 79217i bk7: 0a 79218i bk8: 0a 79218i bk9: 0a 79218i bk10: 0a 79218i bk11: 0a 79218i bk12: 0a 79219i bk13: 0a 79219i bk14: 0a 79219i bk15: 4a 79174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.301153
Bank_Level_Parallism_Col = 1.285094
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.285094 

BW Util details:
bwutil = 0.008079 
total_CMD = 79218 
util_bw = 640 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 78404 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79218 
n_nop = 79054 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.002020 
Either_Row_CoL_Bus_Util = 0.002070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0341463
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79218 n_nop=79108 n_act=2 n_pre=0 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005453
n_activity=1017 dram_eff=0.4248
bk0: 56a 79129i bk1: 52a 78989i bk2: 0a 79217i bk3: 0a 79217i bk4: 0a 79217i bk5: 0a 79218i bk6: 0a 79218i bk7: 0a 79218i bk8: 0a 79218i bk9: 0a 79218i bk10: 0a 79218i bk11: 0a 79218i bk12: 0a 79218i bk13: 0a 79218i bk14: 0a 79218i bk15: 0a 79219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.981481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067500
Bank_Level_Parallism_Col = 1.067839
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067839 

BW Util details:
bwutil = 0.005453 
total_CMD = 79218 
util_bw = 432 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 78658 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79218 
n_nop = 79108 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 108 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001363 
Either_Row_CoL_Bus_Util = 0.001389 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00421621
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79218 n_nop=79084 n_act=2 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006665
n_activity=1190 dram_eff=0.4437
bk0: 72a 78951i bk1: 60a 79079i bk2: 0a 79216i bk3: 0a 79217i bk4: 0a 79217i bk5: 0a 79217i bk6: 0a 79217i bk7: 0a 79217i bk8: 0a 79218i bk9: 0a 79218i bk10: 0a 79219i bk11: 0a 79219i bk12: 0a 79219i bk13: 0a 79219i bk14: 0a 79219i bk15: 0a 79219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984848
Row_Buffer_Locality_read = 0.984848
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.095918
Bank_Level_Parallism_Col = 1.096311
Bank_Level_Parallism_Ready = 1.007576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096311 

BW Util details:
bwutil = 0.006665 
total_CMD = 79218 
util_bw = 528 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 78547 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79218 
n_nop = 79084 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 132 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001666 
Either_Row_CoL_Bus_Util = 0.001692 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00412785
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79218 n_nop=79107 n_act=3 n_pre=0 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005453
n_activity=988 dram_eff=0.4372
bk0: 36a 79160i bk1: 68a 78933i bk2: 0a 79215i bk3: 0a 79216i bk4: 0a 79216i bk5: 0a 79216i bk6: 0a 79217i bk7: 0a 79218i bk8: 0a 79219i bk9: 0a 79219i bk10: 0a 79219i bk11: 0a 79220i bk12: 0a 79220i bk13: 0a 79220i bk14: 4a 79180i bk15: 0a 79218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.061002
Bank_Level_Parallism_Col = 1.061404
Bank_Level_Parallism_Ready = 1.009259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061404 

BW Util details:
bwutil = 0.005453 
total_CMD = 79218 
util_bw = 432 
Wasted_Col = 161 
Wasted_Row = 0 
Idle = 78625 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 104 
rwq = 0 
CCDLc_limit_alone = 104 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79218 
n_nop = 79107 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 108 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.001363 
Either_Row_CoL_Bus_Util = 0.001401 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0134187
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79218 n_nop=79103 n_act=3 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005655
n_activity=1178 dram_eff=0.3803
bk0: 48a 79133i bk1: 60a 79025i bk2: 0a 79217i bk3: 4a 79178i bk4: 0a 79216i bk5: 0a 79216i bk6: 0a 79216i bk7: 0a 79216i bk8: 0a 79217i bk9: 0a 79218i bk10: 0a 79219i bk11: 0a 79219i bk12: 0a 79219i bk13: 0a 79219i bk14: 0a 79219i bk15: 0a 79220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973214
Row_Buffer_Locality_read = 0.973214
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.061728
Bank_Level_Parallism_Col = 1.062189
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062189 

BW Util details:
bwutil = 0.005655 
total_CMD = 79218 
util_bw = 448 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 78627 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79218 
n_nop = 79103 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 112 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.001414 
Either_Row_CoL_Bus_Util = 0.001452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00931606
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79218 n_nop=79104 n_act=2 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005655
n_activity=871 dram_eff=0.5144
bk0: 60a 79026i bk1: 52a 78943i bk2: 0a 79217i bk3: 0a 79217i bk4: 0a 79217i bk5: 0a 79217i bk6: 0a 79217i bk7: 0a 79217i bk8: 0a 79217i bk9: 0a 79217i bk10: 0a 79219i bk11: 0a 79219i bk12: 0a 79219i bk13: 0a 79219i bk14: 0a 79219i bk15: 0a 79219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.260870
Bank_Level_Parallism_Col = 1.262009
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.262009 

BW Util details:
bwutil = 0.005655 
total_CMD = 79218 
util_bw = 448 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 78664 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79218 
n_nop = 79104 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 112 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001414 
Either_Row_CoL_Bus_Util = 0.001439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0130905
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79218 n_nop=79068 n_act=2 n_pre=0 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007473
n_activity=1152 dram_eff=0.5139
bk0: 72a 78877i bk1: 76a 78937i bk2: 0a 79216i bk3: 0a 79218i bk4: 0a 79218i bk5: 0a 79218i bk6: 0a 79218i bk7: 0a 79218i bk8: 0a 79218i bk9: 0a 79218i bk10: 0a 79218i bk11: 0a 79218i bk12: 0a 79218i bk13: 0a 79218i bk14: 0a 79218i bk15: 0a 79219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986486
Row_Buffer_Locality_read = 0.986486
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.466667
Bank_Level_Parallism_Col = 1.465649
Bank_Level_Parallism_Ready = 1.006757
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.465649 

BW Util details:
bwutil = 0.007473 
total_CMD = 79218 
util_bw = 592 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 78539 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79218 
n_nop = 79068 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 148 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001868 
Either_Row_CoL_Bus_Util = 0.001894 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0129642
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79218 n_nop=79107 n_act=3 n_pre=0 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005453
n_activity=1115 dram_eff=0.3874
bk0: 52a 79153i bk1: 52a 79068i bk2: 0a 79216i bk3: 0a 79217i bk4: 0a 79217i bk5: 0a 79218i bk6: 0a 79218i bk7: 0a 79218i bk8: 0a 79218i bk9: 0a 79219i bk10: 0a 79219i bk11: 0a 79219i bk12: 0a 79219i bk13: 0a 79219i bk14: 4a 79173i bk15: 0a 79217i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.176849
Bank_Level_Parallism_Col = 1.139159
Bank_Level_Parallism_Ready = 1.037037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139159 

BW Util details:
bwutil = 0.005453 
total_CMD = 79218 
util_bw = 432 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 78689 

BW Util Bottlenecks: 
RCDc_limit = 52 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79218 
n_nop = 79107 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 108 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.001363 
Either_Row_CoL_Bus_Util = 0.001401 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0122952
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79218 n_nop=79080 n_act=2 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006867
n_activity=983 dram_eff=0.5534
bk0: 44a 79061i bk1: 92a 78722i bk2: 0a 79217i bk3: 0a 79217i bk4: 0a 79217i bk5: 0a 79218i bk6: 0a 79218i bk7: 0a 79218i bk8: 0a 79218i bk9: 0a 79218i bk10: 0a 79218i bk11: 0a 79218i bk12: 0a 79218i bk13: 0a 79218i bk14: 0a 79218i bk15: 0a 79219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.985294
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219136
Bank_Level_Parallism_Col = 1.219814
Bank_Level_Parallism_Ready = 1.022059
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.219814 

BW Util details:
bwutil = 0.006867 
total_CMD = 79218 
util_bw = 544 
Wasted_Col = 164 
Wasted_Row = 0 
Idle = 78510 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79218 
n_nop = 79080 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 136 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001717 
Either_Row_CoL_Bus_Util = 0.001742 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.119682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.119682
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79218 n_nop=79071 n_act=3 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007271
n_activity=1087 dram_eff=0.5299
bk0: 84a 78818i bk1: 56a 78921i bk2: 0a 79216i bk3: 0a 79216i bk4: 0a 79216i bk5: 0a 79217i bk6: 0a 79217i bk7: 0a 79217i bk8: 0a 79217i bk9: 0a 79217i bk10: 0a 79219i bk11: 0a 79220i bk12: 0a 79220i bk13: 0a 79220i bk14: 0a 79220i bk15: 4a 79180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.457711
Bank_Level_Parallism_Col = 1.458333
Bank_Level_Parallism_Ready = 1.006944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.458333 

BW Util details:
bwutil = 0.007271 
total_CMD = 79218 
util_bw = 576 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 78535 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79218 
n_nop = 79071 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 144 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.001818 
Either_Row_CoL_Bus_Util = 0.001856 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0398647
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=79218 n_nop=79104 n_act=2 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005655
n_activity=1019 dram_eff=0.4396
bk0: 56a 79073i bk1: 56a 79054i bk2: 0a 79216i bk3: 0a 79217i bk4: 0a 79217i bk5: 0a 79217i bk6: 0a 79217i bk7: 0a 79217i bk8: 0a 79218i bk9: 0a 79218i bk10: 0a 79219i bk11: 0a 79219i bk12: 0a 79219i bk13: 0a 79219i bk14: 0a 79219i bk15: 0a 79219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.102362
Bank_Level_Parallism_Col = 1.102902
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.102902 

BW Util details:
bwutil = 0.005655 
total_CMD = 79218 
util_bw = 448 
Wasted_Col = 105 
Wasted_Row = 0 
Idle = 78665 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79218 
n_nop = 79104 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 112 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001414 
Either_Row_CoL_Bus_Util = 0.001439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00220909

========= L2 cache stats =========
L2_cache_bank[0]: Access = 674, Miss = 284, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1116, Miss = 436, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 954, Miss = 372, Miss_rate = 0.390, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1022, Miss = 412, Miss_rate = 0.403, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 926, Miss = 376, Miss_rate = 0.406, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 990, Miss = 388, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1106, Miss = 432, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1028, Miss = 424, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 950, Miss = 408, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 970, Miss = 416, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 974, Miss = 388, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 944, Miss = 380, Miss_rate = 0.403, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 862, Miss = 352, Miss_rate = 0.408, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 952, Miss = 412, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 951, Miss = 392, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 868, Miss = 356, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 807, Miss = 336, Miss_rate = 0.416, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 984, Miss = 416, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 896, Miss = 364, Miss_rate = 0.406, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 860, Miss = 360, Miss_rate = 0.419, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 912, Miss = 384, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1070, Miss = 448, Miss_rate = 0.419, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 840, Miss = 336, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1047, Miss = 420, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 864, Miss = 368, Miss_rate = 0.426, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 864, Miss = 340, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 950, Miss = 396, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 810, Miss = 320, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1057, Miss = 436, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1096, Miss = 444, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 780, Miss = 328, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 956, Miss = 380, Miss_rate = 0.397, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 30080
L2_total_cache_misses = 12304
L2_total_cache_miss_rate = 0.4090
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15712
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2556
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=30080
icnt_total_pkts_simt_to_mem=30080
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30080
Req_Network_cycles = 17891
Req_Network_injected_packets_per_cycle =       1.6813 
Req_Network_conflicts_per_cycle =       0.7217
Req_Network_conflicts_per_cycle_util =       3.0604
Req_Bank_Level_Parallism =       7.1297
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0015
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0525

Reply_Network_injected_packets_num = 30080
Reply_Network_cycles = 17891
Reply_Network_injected_packets_per_cycle =        1.6813
Reply_Network_conflicts_per_cycle =        0.0515
Reply_Network_conflicts_per_cycle_util =       0.2107
Reply_Bank_Level_Parallism =       6.8817
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0036
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0365
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 1044636 (inst/sec)
gpgpu_simulation_rate = 4472 (cycle/sec)
gpgpu_silicon_slowdown = 253130x
launching memcpy command : MemcpyHtoD,0x00007f99aaf60000,65536
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-3-ctx_0x55c61387dff0.traceg.xz
-kernel name = _Z11srad_cuda_1PfS_S_S_S_S_iif
-kernel id = 3
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 6144
-nregs = 23
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f99c9000000
-local mem base_addr = 0x00007f99c7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-3-ctx_0x55c61387dff0.traceg.xz
launching kernel name: _Z11srad_cuda_1PfS_S_S_S_S_iif uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim: Reconfigure L1 cache to 112KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 3: size 0
kernel_name = _Z11srad_cuda_1PfS_S_S_S_S_iif 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 10125
gpu_sim_insn = 2901005
gpu_ipc =     286.5190
gpu_tot_sim_cycle = 28016
gpu_tot_sim_insn = 7079550
gpu_tot_ipc =     252.6967
gpu_tot_issued_cta = 192
gpu_occupancy = 23.4411% 
gpu_tot_occupancy = 23.2774% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.4412
partiton_level_parallism_total  =       1.5945
partiton_level_parallism_util =       5.9245
partiton_level_parallism_util_total  =       6.6854
L2_BW  =      52.2055 GB/Sec
L2_BW_total  =      57.7598 GB/Sec
gpu_total_sim_rate=1011364

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1344, Miss = 1122, Miss_rate = 0.835, Pending_hits = 154, Reservation_fails = 313
	L1D_cache_core[1]: Access = 1328, Miss = 1122, Miss_rate = 0.845, Pending_hits = 154, Reservation_fails = 317
	L1D_cache_core[2]: Access = 1328, Miss = 1122, Miss_rate = 0.845, Pending_hits = 154, Reservation_fails = 311
	L1D_cache_core[3]: Access = 1328, Miss = 1122, Miss_rate = 0.845, Pending_hits = 154, Reservation_fails = 316
	L1D_cache_core[4]: Access = 1312, Miss = 1122, Miss_rate = 0.855, Pending_hits = 154, Reservation_fails = 313
	L1D_cache_core[5]: Access = 1328, Miss = 1122, Miss_rate = 0.845, Pending_hits = 154, Reservation_fails = 316
	L1D_cache_core[6]: Access = 1328, Miss = 1122, Miss_rate = 0.845, Pending_hits = 154, Reservation_fails = 328
	L1D_cache_core[7]: Access = 1344, Miss = 1122, Miss_rate = 0.835, Pending_hits = 154, Reservation_fails = 315
	L1D_cache_core[8]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 98, Reservation_fails = 254
	L1D_cache_core[9]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 98, Reservation_fails = 248
	L1D_cache_core[10]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 252
	L1D_cache_core[11]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 248
	L1D_cache_core[12]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 112, Reservation_fails = 266
	L1D_cache_core[13]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 246
	L1D_cache_core[14]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 250
	L1D_cache_core[15]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 248
	L1D_cache_core[16]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 246
	L1D_cache_core[17]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 248
	L1D_cache_core[18]: Access = 1024, Miss = 876, Miss_rate = 0.855, Pending_hits = 84, Reservation_fails = 252
	L1D_cache_core[19]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 256
	L1D_cache_core[20]: Access = 1024, Miss = 876, Miss_rate = 0.855, Pending_hits = 84, Reservation_fails = 249
	L1D_cache_core[21]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 251
	L1D_cache_core[22]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 245
	L1D_cache_core[23]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 257
	L1D_cache_core[24]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 254
	L1D_cache_core[25]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 231
	L1D_cache_core[26]: Access = 1024, Miss = 876, Miss_rate = 0.855, Pending_hits = 84, Reservation_fails = 263
	L1D_cache_core[27]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 235
	L1D_cache_core[28]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 98, Reservation_fails = 242
	L1D_cache_core[29]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 252
	L1D_cache_core[30]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 250
	L1D_cache_core[31]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 243
	L1D_cache_core[32]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 242
	L1D_cache_core[33]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 263
	L1D_cache_core[34]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 98, Reservation_fails = 246
	L1D_cache_core[35]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 245
	L1D_cache_core[36]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 250
	L1D_cache_core[37]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 250
	L1D_cache_core[38]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 252
	L1D_cache_core[39]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 252
	L1D_cache_core[40]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 246
	L1D_cache_core[41]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 248
	L1D_cache_core[42]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 112, Reservation_fails = 251
	L1D_cache_core[43]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 254
	L1D_cache_core[44]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 98, Reservation_fails = 250
	L1D_cache_core[45]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 98, Reservation_fails = 249
	L1D_total_cache_accesses = 50432
	L1D_total_cache_misses = 42624
	L1D_total_cache_miss_rate = 0.8452
	L1D_total_cache_pending_hits = 5040
	L1D_total_cache_reservation_fails = 12013
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.045
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5040
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22528

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3615
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8398
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
530, 484, 484, 484, 484, 484, 484, 533, 444, 398, 398, 398, 398, 398, 398, 446, 
gpgpu_n_tot_thrd_icount = 8177664
gpgpu_n_tot_w_icount = 255552
gpgpu_n_stall_shd_mem = 21833
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22144
gpgpu_n_mem_write_global = 22528
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 315392
gpgpu_n_store_insn = 180224
gpgpu_n_shmem_insn = 573440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 2624
gpgpu_n_l1cache_bkconflict = 19209
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2624
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19209
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:145142	W0_Idle:204285	W0_Scoreboard:1379775	W1:7226	W2:12102	W3:288	W4:300	W5:274	W6:204	W7:190	W8:140	W9:88	W10:74	W11:48	W12:36	W13:16	W14:2826	W15:1926	W16:6	W17:3	W18:5	W19:8	W20:18	W21:24	W22:37	W23:44	W24:70	W25:95	W26:102	W27:137	W28:1686	W29:144	W30:7139	W31:701	W32:208409
single_issue_nums: WS0:65312	WS1:62368	WS2:62368	WS3:65504	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 177152 {8:22144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 901120 {40:22528,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 885760 {40:22144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 180224 {8:22528,}
maxmflatency = 585 
max_icnt2mem_latency = 270 
maxmrqlatency = 48 
max_icnt2sh_latency = 20 
averagemflatency = 300 
avg_icnt2mem_latency = 85 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:2739 	308 	533 	394 	125 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15679 	27535 	1458 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	18747 	19324 	6527 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	43983 	594 	86 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5577      5548      5581         0         0         0         0         0         0         0         0         0      5552      5551         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0      5566      5548         0         0 
dram[2]:      5552      5548         0         0         0         0         0         0         0         0         0         0      5570      5548         0         0 
dram[3]:      5553      5552      5581         0         0         0         0         0         0         0      5570         0      5548      5549         0      5582 
dram[4]:      5548      5548         0         0         0         0         0         0         0         0      5566         0      5548      5566         0         0 
dram[5]:      5548      5548         0      5581         0         0         0         0         0         0         0         0      5548      5551      5580      5570 
dram[6]:      5552      5575         0         0         0         0         0         0         0         0         0         0      6126      5548         0      5583 
dram[7]:      5577      5552         0         0         0         0         0         0         0         0         0         0      5552      6131         0         0 
dram[8]:      6136      5552         0         0         0         0         0         0         0         0         0         0      5551      5552      5570         0 
dram[9]:      5570      5548         0      5581         0         0         0         0         0         0         0      5566      5549      5548         0         0 
dram[10]:      5548      5571         0         0         0         0         0         0         0         0         0         0      5572      5569      5574         0 
dram[11]:      5552      5548         0         0         0         0         0         0         0         0         0      5566      5552      5548         0         0 
dram[12]:      5548      5570         0         0         0         0         0         0         0         0         0         0      5548      6127      5570         0 
dram[13]:      5548      5577         0         0         0         0         0         0         0         0         0         0      5548      5549         0         0 
dram[14]:      5552      6129         0         0         0         0         0         0         0         0         0         0      5548      5581         0      5570 
dram[15]:      6127      5552         0         0         0         0         0         0         0         0         0         0      5574      5552         0         0 
average row accesses per activate:
dram[0]: 80.000000 44.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 56.000000 64.000000      -nan      -nan 
dram[1]: 76.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 76.000000 68.000000      -nan      -nan 
dram[2]: 72.000000 76.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 44.000000 80.000000      -nan      -nan 
dram[3]: 68.000000 88.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan 104.000000 68.000000      -nan  4.000000 
dram[4]: 56.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan 56.000000 48.000000      -nan      -nan 
dram[5]: 92.000000 60.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 80.000000 52.000000  4.000000  4.000000 
dram[6]: 56.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 56.000000 64.000000      -nan  4.000000 
dram[7]: 72.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 60.000000 68.000000      -nan      -nan 
dram[8]: 36.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 52.000000 68.000000  4.000000      -nan 
dram[9]: 48.000000 60.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 84.000000 40.000000      -nan      -nan 
dram[10]: 60.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 48.000000 76.000000  4.000000      -nan 
dram[11]: 72.000000 76.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 68.000000 72.000000      -nan      -nan 
dram[12]: 52.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 48.000000 48.000000  4.000000      -nan 
dram[13]: 44.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 68.000000      -nan      -nan 
dram[14]: 84.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 80.000000 84.000000      -nan  4.000000 
dram[15]: 56.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 48.000000 56.000000      -nan      -nan 
average row locality = 4160/80 = 52.000000
number of bytes read:
dram[0]:      2560      1408       128         0         0         0         0         0         0         0         0         0      1792      2048         0         0 
dram[1]:      2432      2944         0         0         0         0         0         0         0         0         0         0      2432      2176         0         0 
dram[2]:      2304      2432         0         0         0         0         0         0         0         0         0         0      1408      2560         0         0 
dram[3]:      2176      2816       128         0         0         0         0         0         0         0       128         0      3328      2176         0       128 
dram[4]:      1792      1280         0         0         0         0         0         0         0         0       128         0      1792      1536         0         0 
dram[5]:      2944      1920         0       128         0         0         0         0         0         0         0         0      2560      1664       128       128 
dram[6]:      1792      1664         0         0         0         0         0         0         0         0         0         0      1792      2048         0       128 
dram[7]:      2304      1920         0         0         0         0         0         0         0         0         0         0      1920      2176         0         0 
dram[8]:      1152      2176         0         0         0         0         0         0         0         0         0         0      1664      2176       128         0 
dram[9]:      1536      1920         0       128         0         0         0         0         0         0         0       128      2688      1280         0         0 
dram[10]:      1920      1664         0         0         0         0         0         0         0         0         0         0      1536      2432       128         0 
dram[11]:      2304      2432         0         0         0         0         0         0         0         0         0       128      2176      2304         0         0 
dram[12]:      1664      1664         0         0         0         0         0         0         0         0         0         0      1536      1536       128         0 
dram[13]:      1408      2944         0         0         0         0         0         0         0         0         0         0      2048      2176         0         0 
dram[14]:      2688      1792         0         0         0         0         0         0         0         0         0         0      2560      2688         0       128 
dram[15]:      1792      1792         0         0         0         0         0         0         0         0         0         0      1536      1792         0         0 
total bytes read: 133120
Bmin_bank_accesses = 0!
chip skew: 10880/6528 = 1.67
number of bytes accessed:
dram[0]:      2560      1408       128         0         0         0         0         0         0         0         0         0      1792      2048         0         0 
dram[1]:      2432      2944         0         0         0         0         0         0         0         0         0         0      2432      2176         0         0 
dram[2]:      2304      2432         0         0         0         0         0         0         0         0         0         0      1408      2560         0         0 
dram[3]:      2176      2816       128         0         0         0         0         0         0         0       128         0      3328      2176         0       128 
dram[4]:      1792      1280         0         0         0         0         0         0         0         0       128         0      1792      1536         0         0 
dram[5]:      2944      1920         0       128         0         0         0         0         0         0         0         0      2560      1664       128       128 
dram[6]:      1792      1664         0         0         0         0         0         0         0         0         0         0      1792      2048         0       128 
dram[7]:      2304      1920         0         0         0         0         0         0         0         0         0         0      1920      2176         0         0 
dram[8]:      1152      2176         0         0         0         0         0         0         0         0         0         0      1664      2176       128         0 
dram[9]:      1536      1920         0       128         0         0         0         0         0         0         0       128      2688      1280         0         0 
dram[10]:      1920      1664         0         0         0         0         0         0         0         0         0         0      1536      2432       128         0 
dram[11]:      2304      2432         0         0         0         0         0         0         0         0         0       128      2176      2304         0         0 
dram[12]:      1664      1664         0         0         0         0         0         0         0         0         0         0      1536      1536       128         0 
dram[13]:      1408      2944         0         0         0         0         0         0         0         0         0         0      2048      2176         0         0 
dram[14]:      2688      1792         0         0         0         0         0         0         0         0         0         0      2560      2688         0       128 
dram[15]:      1792      1792         0         0         0         0         0         0         0         0         0         0      1536      1792         0         0 
total dram bytes accesed = 133120
min_bank_accesses = 0!
chip skew: 10880/6528 = 1.67
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         47        53       509    none      none      none      none      none      none      none      none      none          24        24    none      none  
dram[1]:         48        45    none      none      none      none      none      none      none      none      none      none          24        24    none      none  
dram[2]:         48        48    none      none      none      none      none      none      none      none      none      none          24        24    none      none  
dram[3]:         45        46       641    none      none      none      none      none      none      none         220    none          25        24    none         128
dram[4]:         51        53    none      none      none      none      none      none      none      none         406    none          24        24    none      none  
dram[5]:         46        51    none         487    none      none      none      none      none      none      none      none          23        25       159       137
dram[6]:         46        52    none      none      none      none      none      none      none      none      none      none          23        24    none         173
dram[7]:         48        49    none      none      none      none      none      none      none      none      none      none          24        23    none      none  
dram[8]:         56        46    none      none      none      none      none      none      none      none      none      none          24        24       161    none  
dram[9]:         51        47    none         472    none      none      none      none      none      none      none         417        24        24    none      none  
dram[10]:         48        44    none      none      none      none      none      none      none      none      none      none          23        24       142    none  
dram[11]:         50        46    none      none      none      none      none      none      none      none      none         364        24        24    none      none  
dram[12]:         53        59    none      none      none      none      none      none      none      none      none      none          24        23       152    none  
dram[13]:         53        46    none      none      none      none      none      none      none      none      none      none          24        24    none      none  
dram[14]:         47        49    none      none      none      none      none      none      none      none      none      none          24        24    none         179
dram[15]:         47        52    none      none      none      none      none      none      none      none      none      none          24        24    none      none  
maximum mf latency per bank:
dram[0]:        547       524       509       360       449       440       461       437       422       407       443       448       551       550       339       331
dram[1]:        556       545       357       348       444       449       447       449       408       447       453       441       551       554       344       332
dram[2]:        549       542       356       366       447       422       458       446       432       436       447       432       544       543       330       326
dram[3]:        543       571       507       355       410       452       452       450       404       439       507       432       574       546       334       507
dram[4]:        529       547       356       350       461       450       459       449       404       447       505       441       537       547       347       331
dram[5]:        533       551       344       505       447       445       447       441       399       377       443       445       551       549       503       507
dram[6]:        538       532       359       347       460       450       447       449       435       433       459       445       551       533       329       502
dram[7]:        542       528       357       355       450       443       461       432       391       440       450       448       551       558       368       349
dram[8]:        547       551       347       359       436       449       459       446       416       433       459       445       550       558       506       329
dram[9]:        546       536       352       505       420       439       414       427       378       424       446       503       557       545       366       334
dram[10]:        530       540       359       348       416       415       459       438       423       441       451       435       530       550       512       326
dram[11]:        558       548       359       352       414       442       450       370       438       447       418       503       557       527       347       357
dram[12]:        538       530       352       352       461       443       459       449       416       440       453       443       553       544       507       316
dram[13]:        547       571       342       351       459       452       416       436       410       433       447       427       535       553       348       331
dram[14]:        538       543       354       352       461       440       458       442       435       447       407       437       537       585       347       506
dram[15]:        558       534       359       352       416       442       447       440       440       425       420       440       550       552       346       336
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124052 n_nop=123799 n_act=5 n_pre=0 n_ref_event=0 n_req=248 n_rd=248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007997
n_activity=2041 dram_eff=0.486
bk0: 80a 123683i bk1: 44a 123889i bk2: 4a 124002i bk3: 0a 124050i bk4: 0a 124051i bk5: 0a 124051i bk6: 0a 124052i bk7: 0a 124052i bk8: 0a 124052i bk9: 0a 124052i bk10: 0a 124052i bk11: 0a 124053i bk12: 56a 123815i bk13: 64a 123850i bk14: 0a 124052i bk15: 0a 124053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979839
Row_Buffer_Locality_read = 0.979839
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.324974
Bank_Level_Parallism_Col = 1.317610
Bank_Level_Parallism_Ready = 1.024194
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.317610 

BW Util details:
bwutil = 0.007997 
total_CMD = 124052 
util_bw = 992 
Wasted_Col = 210 
Wasted_Row = 0 
Idle = 122850 

BW Util Bottlenecks: 
RCDc_limit = 99 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124052 
n_nop = 123799 
Read = 248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 248 
total_req = 248 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 248 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.001999 
Either_Row_CoL_Bus_Util = 0.002039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0145987
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124052 n_nop=123736 n_act=4 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01006
n_activity=2187 dram_eff=0.5706
bk0: 76a 123653i bk1: 92a 123634i bk2: 0a 124048i bk3: 0a 124050i bk4: 0a 124052i bk5: 0a 124052i bk6: 0a 124053i bk7: 0a 124053i bk8: 0a 124054i bk9: 0a 124054i bk10: 0a 124054i bk11: 0a 124054i bk12: 76a 123702i bk13: 68a 123672i bk14: 0a 124050i bk15: 0a 124051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987179
Row_Buffer_Locality_read = 0.987179
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.564081
Bank_Level_Parallism_Col = 1.555368
Bank_Level_Parallism_Ready = 1.009615
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555368 

BW Util details:
bwutil = 0.010060 
total_CMD = 124052 
util_bw = 1248 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 122625 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124052 
n_nop = 123736 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 312 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.002515 
Either_Row_CoL_Bus_Util = 0.002547 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0577419
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124052 n_nop=123776 n_act=4 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008771
n_activity=2242 dram_eff=0.4853
bk0: 72a 123822i bk1: 76a 123855i bk2: 0a 124048i bk3: 0a 124050i bk4: 0a 124052i bk5: 0a 124052i bk6: 0a 124053i bk7: 0a 124053i bk8: 0a 124054i bk9: 0a 124054i bk10: 0a 124054i bk11: 0a 124054i bk12: 44a 123944i bk13: 80a 123720i bk14: 0a 124050i bk15: 0a 124051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.985294
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.187238
Bank_Level_Parallism_Col = 1.186779
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.186779 

BW Util details:
bwutil = 0.008771 
total_CMD = 124052 
util_bw = 1088 
Wasted_Col = 215 
Wasted_Row = 0 
Idle = 122749 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124052 
n_nop = 123776 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 272 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.002193 
Either_Row_CoL_Bus_Util = 0.002225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0139216
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124052 n_nop=123705 n_act=7 n_pre=0 n_ref_event=0 n_req=340 n_rd=340 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01096
n_activity=2124 dram_eff=0.6403
bk0: 68a 123675i bk1: 88a 123546i bk2: 4a 124009i bk3: 0a 124051i bk4: 0a 124051i bk5: 0a 124051i bk6: 0a 124051i bk7: 0a 124051i bk8: 0a 124052i bk9: 0a 124053i bk10: 4a 124007i bk11: 0a 124053i bk12: 104a 123505i bk13: 68a 123770i bk14: 0a 124053i bk15: 4a 124002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979412
Row_Buffer_Locality_read = 0.979412
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550673
Bank_Level_Parallism_Col = 1.539446
Bank_Level_Parallism_Ready = 1.023460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539446 

BW Util details:
bwutil = 0.010963 
total_CMD = 124052 
util_bw = 1360 
Wasted_Col = 214 
Wasted_Row = 0 
Idle = 122478 

BW Util Bottlenecks: 
RCDc_limit = 99 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124052 
n_nop = 123705 
Read = 340 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 340 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 340 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002741 
Either_Row_CoL_Bus_Util = 0.002797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.082627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0826266
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124052 n_nop=123843 n_act=5 n_pre=0 n_ref_event=0 n_req=204 n_rd=204 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006578
n_activity=2038 dram_eff=0.4004
bk0: 56a 123914i bk1: 40a 123953i bk2: 0a 124052i bk3: 0a 124052i bk4: 0a 124052i bk5: 0a 124053i bk6: 0a 124053i bk7: 0a 124053i bk8: 0a 124053i bk9: 0a 124054i bk10: 4a 124024i bk11: 0a 124052i bk12: 56a 123942i bk13: 48a 123947i bk14: 0a 124049i bk15: 0a 124049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975490
Row_Buffer_Locality_read = 0.975490
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.188482
Bank_Level_Parallism_Col = 1.147368
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.147368 

BW Util details:
bwutil = 0.006578 
total_CMD = 124052 
util_bw = 816 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 123064 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124052 
n_nop = 123843 
Read = 204 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 204 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 204 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.001644 
Either_Row_CoL_Bus_Util = 0.001685 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00447393
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124052 n_nop=123749 n_act=7 n_pre=0 n_ref_event=0 n_req=296 n_rd=296 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009544
n_activity=2417 dram_eff=0.4899
bk0: 92a 123592i bk1: 60a 123850i bk2: 0a 124050i bk3: 4a 124012i bk4: 0a 124051i bk5: 0a 124051i bk6: 0a 124051i bk7: 0a 124052i bk8: 0a 124052i bk9: 0a 124053i bk10: 0a 124053i bk11: 0a 124053i bk12: 80a 123874i bk13: 52a 123889i bk14: 4a 124013i bk15: 4a 124006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976351
Row_Buffer_Locality_read = 0.976351
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.228176
Bank_Level_Parallism_Col = 1.217882
Bank_Level_Parallism_Ready = 1.006757
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.217882 

BW Util details:
bwutil = 0.009544 
total_CMD = 124052 
util_bw = 1184 
Wasted_Col = 319 
Wasted_Row = 0 
Idle = 122549 

BW Util Bottlenecks: 
RCDc_limit = 139 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 213 
rwq = 0 
CCDLc_limit_alone = 213 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124052 
n_nop = 123749 
Read = 296 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 296 
total_req = 296 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 296 
Row_Bus_Util =  0.000056 
CoL_Bus_Util = 0.002386 
Either_Row_CoL_Bus_Util = 0.002443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0243446
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124052 n_nop=123815 n_act=5 n_pre=0 n_ref_event=0 n_req=232 n_rd=232 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007481
n_activity=2087 dram_eff=0.4447
bk0: 56a 123960i bk1: 52a 123820i bk2: 0a 124049i bk3: 0a 124049i bk4: 0a 124050i bk5: 0a 124051i bk6: 0a 124053i bk7: 0a 124053i bk8: 0a 124053i bk9: 0a 124053i bk10: 0a 124055i bk11: 0a 124055i bk12: 56a 123902i bk13: 64a 123785i bk14: 0a 124051i bk15: 4a 124021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978448
Row_Buffer_Locality_read = 0.978448
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.122334
Bank_Level_Parallism_Col = 1.123025
Bank_Level_Parallism_Ready = 1.021552
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123025 

BW Util details:
bwutil = 0.007481 
total_CMD = 124052 
util_bw = 928 
Wasted_Col = 271 
Wasted_Row = 0 
Idle = 122853 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124052 
n_nop = 123815 
Read = 232 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 232 
total_req = 232 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 232 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.001870 
Either_Row_CoL_Bus_Util = 0.001910 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00731951
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124052 n_nop=123788 n_act=4 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008384
n_activity=2214 dram_eff=0.4697
bk0: 72a 123784i bk1: 60a 123912i bk2: 0a 124049i bk3: 0a 124050i bk4: 0a 124050i bk5: 0a 124051i bk6: 0a 124051i bk7: 0a 124052i bk8: 0a 124053i bk9: 0a 124053i bk10: 0a 124054i bk11: 0a 124055i bk12: 60a 123887i bk13: 68a 123795i bk14: 0a 124051i bk15: 0a 124052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.984615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.168455
Bank_Level_Parallism_Col = 1.169181
Bank_Level_Parallism_Ready = 1.011539
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169181 

BW Util details:
bwutil = 0.008384 
total_CMD = 124052 
util_bw = 1040 
Wasted_Col = 238 
Wasted_Row = 0 
Idle = 122774 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 159 
rwq = 0 
CCDLc_limit_alone = 159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124052 
n_nop = 123788 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 260 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.002096 
Either_Row_CoL_Bus_Util = 0.002128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00678748
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124052 n_nop=123819 n_act=5 n_pre=0 n_ref_event=0 n_req=228 n_rd=228 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007352
n_activity=1783 dram_eff=0.5115
bk0: 36a 123993i bk1: 68a 123767i bk2: 0a 124049i bk3: 0a 124050i bk4: 0a 124050i bk5: 0a 124050i bk6: 0a 124051i bk7: 0a 124052i bk8: 0a 124053i bk9: 0a 124054i bk10: 0a 124054i bk11: 0a 124055i bk12: 52a 123769i bk13: 68a 123640i bk14: 4a 124013i bk15: 0a 124051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978070
Row_Buffer_Locality_read = 0.978070
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360793
Bank_Level_Parallism_Col = 1.354974
Bank_Level_Parallism_Ready = 1.008772
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.354974 

BW Util details:
bwutil = 0.007352 
total_CMD = 124052 
util_bw = 912 
Wasted_Col = 229 
Wasted_Row = 0 
Idle = 122911 

BW Util Bottlenecks: 
RCDc_limit = 101 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 148 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124052 
n_nop = 123819 
Read = 228 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 228 
total_req = 228 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 228 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.001838 
Either_Row_CoL_Bus_Util = 0.001878 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.034018
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124052 n_nop=123806 n_act=6 n_pre=0 n_ref_event=0 n_req=240 n_rd=240 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007739
n_activity=2303 dram_eff=0.4168
bk0: 48a 123965i bk1: 60a 123857i bk2: 0a 124049i bk3: 4a 124010i bk4: 0a 124051i bk5: 0a 124051i bk6: 0a 124051i bk7: 0a 124051i bk8: 0a 124053i bk9: 0a 124054i bk10: 0a 124055i bk11: 4a 124009i bk12: 84a 123796i bk13: 40a 123943i bk14: 0a 124050i bk15: 0a 124052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143868
Bank_Level_Parallism_Col = 1.135231
Bank_Level_Parallism_Ready = 1.008333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.135231 

BW Util details:
bwutil = 0.007739 
total_CMD = 124052 
util_bw = 960 
Wasted_Col = 253 
Wasted_Row = 0 
Idle = 122839 

BW Util Bottlenecks: 
RCDc_limit = 121 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 148 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124052 
n_nop = 123806 
Read = 240 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 240 
total_req = 240 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 240 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.001935 
Either_Row_CoL_Bus_Util = 0.001983 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0124786
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124052 n_nop=123807 n_act=5 n_pre=0 n_ref_event=0 n_req=240 n_rd=240 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007739
n_activity=1991 dram_eff=0.4822
bk0: 60a 123859i bk1: 52a 123776i bk2: 0a 124050i bk3: 0a 124051i bk4: 0a 124051i bk5: 0a 124051i bk6: 0a 124051i bk7: 0a 124051i bk8: 0a 124051i bk9: 0a 124052i bk10: 0a 124054i bk11: 0a 124055i bk12: 48a 123964i bk13: 76a 123846i bk14: 4a 123982i bk15: 0a 124052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.319410
Bank_Level_Parallism_Col = 1.316893
Bank_Level_Parallism_Ready = 1.029167
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.316893 

BW Util details:
bwutil = 0.007739 
total_CMD = 124052 
util_bw = 960 
Wasted_Col = 187 
Wasted_Row = 0 
Idle = 122905 

BW Util Bottlenecks: 
RCDc_limit = 79 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 131 
rwq = 0 
CCDLc_limit_alone = 131 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124052 
n_nop = 123807 
Read = 240 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 240 
total_req = 240 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 240 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.001935 
Either_Row_CoL_Bus_Util = 0.001975 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0122207
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124052 n_nop=123755 n_act=5 n_pre=0 n_ref_event=0 n_req=292 n_rd=292 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009415
n_activity=2222 dram_eff=0.5257
bk0: 72a 123709i bk1: 76a 123769i bk2: 0a 124048i bk3: 0a 124051i bk4: 0a 124052i bk5: 0a 124053i bk6: 0a 124053i bk7: 0a 124053i bk8: 0a 124054i bk9: 0a 124054i bk10: 0a 124054i bk11: 4a 124008i bk12: 68a 123764i bk13: 72a 123807i bk14: 0a 124049i bk15: 0a 124051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982877
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.445736
Bank_Level_Parallism_Col = 1.445092
Bank_Level_Parallism_Ready = 1.034247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.445092 

BW Util details:
bwutil = 0.009415 
total_CMD = 124052 
util_bw = 1168 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 122712 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124052 
n_nop = 123755 
Read = 292 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 292 
total_req = 292 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 292 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.002354 
Either_Row_CoL_Bus_Util = 0.002394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0158159
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124052 n_nop=123843 n_act=5 n_pre=0 n_ref_event=0 n_req=204 n_rd=204 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006578
n_activity=2019 dram_eff=0.4042
bk0: 52a 123985i bk1: 52a 123900i bk2: 0a 124049i bk3: 0a 124050i bk4: 0a 124050i bk5: 0a 124052i bk6: 0a 124052i bk7: 0a 124053i bk8: 0a 124054i bk9: 0a 124055i bk10: 0a 124055i bk11: 0a 124055i bk12: 48a 123951i bk13: 48a 123867i bk14: 4a 124005i bk15: 0a 124049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975490
Row_Buffer_Locality_read = 0.975490
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.148545
Bank_Level_Parallism_Col = 1.130971
Bank_Level_Parallism_Ready = 1.024510
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.130971 

BW Util details:
bwutil = 0.006578 
total_CMD = 124052 
util_bw = 816 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 123047 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 110 
rwq = 0 
CCDLc_limit_alone = 110 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124052 
n_nop = 123843 
Read = 204 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 204 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 204 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.001644 
Either_Row_CoL_Bus_Util = 0.001685 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0103344
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124052 n_nop=123780 n_act=4 n_pre=0 n_ref_event=0 n_req=268 n_rd=268 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008642
n_activity=2036 dram_eff=0.5265
bk0: 44a 123894i bk1: 92a 123555i bk2: 0a 124050i bk3: 0a 124050i bk4: 0a 124051i bk5: 0a 124052i bk6: 0a 124053i bk7: 0a 124053i bk8: 0a 124053i bk9: 0a 124053i bk10: 0a 124053i bk11: 0a 124053i bk12: 64a 123804i bk13: 68a 123789i bk14: 0a 124051i bk15: 0a 124052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.985075
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297101
Bank_Level_Parallism_Col = 1.290645
Bank_Level_Parallism_Ready = 1.026119
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.290645 

BW Util details:
bwutil = 0.008642 
total_CMD = 124052 
util_bw = 1072 
Wasted_Col = 247 
Wasted_Row = 0 
Idle = 122733 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 175 
rwq = 0 
CCDLc_limit_alone = 175 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124052 
n_nop = 123780 
Read = 268 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 268 
total_req = 268 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 268 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.002160 
Either_Row_CoL_Bus_Util = 0.002193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.084690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0846903
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124052 n_nop=123739 n_act=5 n_pre=0 n_ref_event=0 n_req=308 n_rd=308 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009931
n_activity=2285 dram_eff=0.5392
bk0: 84a 123650i bk1: 56a 123753i bk2: 0a 124048i bk3: 0a 124048i bk4: 0a 124049i bk5: 0a 124051i bk6: 0a 124052i bk7: 0a 124053i bk8: 0a 124053i bk9: 0a 124053i bk10: 0a 124055i bk11: 0a 124056i bk12: 80a 123709i bk13: 84a 123592i bk14: 0a 124052i bk15: 4a 124012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983766
Row_Buffer_Locality_read = 0.983766
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.436335
Bank_Level_Parallism_Col = 1.437256
Bank_Level_Parallism_Ready = 1.003247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.437256 

BW Util details:
bwutil = 0.009931 
total_CMD = 124052 
util_bw = 1232 
Wasted_Col = 241 
Wasted_Row = 0 
Idle = 122579 

BW Util Bottlenecks: 
RCDc_limit = 89 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 162 
rwq = 0 
CCDLc_limit_alone = 162 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124052 
n_nop = 123739 
Read = 308 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 308 
total_req = 308 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 308 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.002483 
Either_Row_CoL_Bus_Util = 0.002523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.086625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.086625
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=124052 n_nop=123832 n_act=4 n_pre=0 n_ref_event=0 n_req=216 n_rd=216 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006965
n_activity=2058 dram_eff=0.4198
bk0: 56a 123905i bk1: 56a 123886i bk2: 0a 124049i bk3: 0a 124051i bk4: 0a 124051i bk5: 0a 124051i bk6: 0a 124051i bk7: 0a 124051i bk8: 0a 124053i bk9: 0a 124054i bk10: 0a 124055i bk11: 0a 124055i bk12: 48a 123934i bk13: 56a 123932i bk14: 0a 124051i bk15: 0a 124051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.981481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.086771
Bank_Level_Parallism_Col = 1.087268
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087268 

BW Util details:
bwutil = 0.006965 
total_CMD = 124052 
util_bw = 864 
Wasted_Col = 207 
Wasted_Row = 0 
Idle = 122981 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 124052 
n_nop = 123832 
Read = 216 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 216 
total_req = 216 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 216 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.001741 
Either_Row_CoL_Bus_Util = 0.001773 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00266824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1178, Miss = 692, Miss_rate = 0.587, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1480, Miss = 760, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1410, Miss = 732, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1458, Miss = 788, Miss_rate = 0.540, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1458, Miss = 804, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1326, Miss = 692, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1522, Miss = 784, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1628, Miss = 884, Miss_rate = 0.543, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1470, Miss = 868, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1406, Miss = 792, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1475, Miss = 804, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1360, Miss = 728, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1270, Miss = 692, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1432, Miss = 828, Miss_rate = 0.578, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1383, Miss = 760, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1364, Miss = 780, Miss_rate = 0.572, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1211, Miss = 688, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1483, Miss = 836, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1377, Miss = 764, Miss_rate = 0.555, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1280, Miss = 724, Miss_rate = 0.566, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1304, Miss = 696, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1470, Miss = 784, Miss_rate = 0.533, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1332, Miss = 740, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1551, Miss = 848, Miss_rate = 0.547, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1288, Miss = 748, Miss_rate = 0.581, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1276, Miss = 692, Miss_rate = 0.542, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1406, Miss = 780, Miss_rate = 0.555, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1278, Miss = 712, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1604, Miss = 900, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1552, Miss = 808, Miss_rate = 0.521, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1256, Miss = 736, Miss_rate = 0.586, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1384, Miss = 764, Miss_rate = 0.552, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 44672
L2_total_cache_misses = 24608
L2_total_cache_miss_rate = 0.5509
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22528
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=44672
icnt_total_pkts_simt_to_mem=44672
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 44672
Req_Network_cycles = 28016
Req_Network_injected_packets_per_cycle =       1.5945 
Req_Network_conflicts_per_cycle =       0.6271
Req_Network_conflicts_per_cycle_util =       2.6293
Req_Bank_Level_Parallism =       6.6854
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.8294
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0498

Reply_Network_injected_packets_num = 44672
Reply_Network_cycles = 28016
Reply_Network_injected_packets_per_cycle =        1.5945
Reply_Network_conflicts_per_cycle =        0.0572
Reply_Network_conflicts_per_cycle_util =       0.2302
Reply_Bank_Level_Parallism =       6.4184
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0037
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0347
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 1011364 (inst/sec)
gpgpu_simulation_rate = 4002 (cycle/sec)
gpgpu_silicon_slowdown = 282858x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-4-ctx_0x55c61387dff0.traceg.xz
-kernel name = _Z11srad_cuda_2PfS_S_S_S_S_iiff
-kernel id = 4
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 5120
-nregs = 28
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f99c9000000
-local mem base_addr = 0x00007f99c7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-4-ctx_0x55c61387dff0.traceg.xz
launching kernel name: _Z11srad_cuda_2PfS_S_S_S_S_iiff uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim: Reconfigure L1 cache to 112KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 4: size 0
kernel_name = _Z11srad_cuda_2PfS_S_S_S_S_iiff 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 7872
gpu_sim_insn = 1278784
gpu_ipc =     162.4472
gpu_tot_sim_cycle = 35888
gpu_tot_sim_insn = 8358334
gpu_tot_ipc =     232.9005
gpu_tot_issued_cta = 256
gpu_occupancy = 22.9451% 
gpu_tot_occupancy = 23.2161% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9675
partiton_level_parallism_total  =       1.6763
partiton_level_parallism_util =       8.4128
partiton_level_parallism_util_total  =       7.0585
L2_BW  =      71.2700 GB/Sec
L2_BW_total  =      60.7232 GB/Sec
gpu_total_sim_rate=1044791

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1600, Miss = 1332, Miss_rate = 0.833, Pending_hits = 168, Reservation_fails = 366
	L1D_cache_core[1]: Access = 1600, Miss = 1332, Miss_rate = 0.833, Pending_hits = 168, Reservation_fails = 366
	L1D_cache_core[2]: Access = 1584, Miss = 1332, Miss_rate = 0.841, Pending_hits = 168, Reservation_fails = 362
	L1D_cache_core[3]: Access = 1584, Miss = 1332, Miss_rate = 0.841, Pending_hits = 168, Reservation_fails = 369
	L1D_cache_core[4]: Access = 1568, Miss = 1332, Miss_rate = 0.849, Pending_hits = 168, Reservation_fails = 362
	L1D_cache_core[5]: Access = 1584, Miss = 1332, Miss_rate = 0.841, Pending_hits = 168, Reservation_fails = 365
	L1D_cache_core[6]: Access = 1584, Miss = 1332, Miss_rate = 0.841, Pending_hits = 168, Reservation_fails = 377
	L1D_cache_core[7]: Access = 1600, Miss = 1332, Miss_rate = 0.833, Pending_hits = 168, Reservation_fails = 366
	L1D_cache_core[8]: Access = 1552, Miss = 1314, Miss_rate = 0.847, Pending_hits = 126, Reservation_fails = 376
	L1D_cache_core[9]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 126, Reservation_fails = 348
	L1D_cache_core[10]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 140, Reservation_fails = 383
	L1D_cache_core[11]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 140, Reservation_fails = 371
	L1D_cache_core[12]: Access = 1552, Miss = 1314, Miss_rate = 0.847, Pending_hits = 140, Reservation_fails = 395
	L1D_cache_core[13]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 140, Reservation_fails = 374
	L1D_cache_core[14]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 140, Reservation_fails = 379
	L1D_cache_core[15]: Access = 1584, Miss = 1314, Miss_rate = 0.830, Pending_hits = 140, Reservation_fails = 366
	L1D_cache_core[16]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 140, Reservation_fails = 366
	L1D_cache_core[17]: Access = 1584, Miss = 1314, Miss_rate = 0.830, Pending_hits = 140, Reservation_fails = 356
	L1D_cache_core[18]: Access = 1552, Miss = 1296, Miss_rate = 0.835, Pending_hits = 126, Reservation_fails = 365
	L1D_cache_core[19]: Access = 1568, Miss = 1296, Miss_rate = 0.827, Pending_hits = 126, Reservation_fails = 366
	L1D_cache_core[20]: Access = 1552, Miss = 1296, Miss_rate = 0.835, Pending_hits = 126, Reservation_fails = 363
	L1D_cache_core[21]: Access = 1568, Miss = 1296, Miss_rate = 0.827, Pending_hits = 126, Reservation_fails = 365
	L1D_cache_core[22]: Access = 1568, Miss = 1296, Miss_rate = 0.827, Pending_hits = 126, Reservation_fails = 359
	L1D_cache_core[23]: Access = 1584, Miss = 1296, Miss_rate = 0.818, Pending_hits = 126, Reservation_fails = 376
	L1D_cache_core[24]: Access = 1568, Miss = 1296, Miss_rate = 0.827, Pending_hits = 126, Reservation_fails = 365
	L1D_cache_core[25]: Access = 1584, Miss = 1296, Miss_rate = 0.818, Pending_hits = 126, Reservation_fails = 339
	L1D_cache_core[26]: Access = 1280, Miss = 1086, Miss_rate = 0.848, Pending_hits = 98, Reservation_fails = 312
	L1D_cache_core[27]: Access = 1296, Miss = 1086, Miss_rate = 0.838, Pending_hits = 98, Reservation_fails = 286
	L1D_cache_core[28]: Access = 1296, Miss = 1086, Miss_rate = 0.838, Pending_hits = 112, Reservation_fails = 293
	L1D_cache_core[29]: Access = 1312, Miss = 1086, Miss_rate = 0.828, Pending_hits = 112, Reservation_fails = 303
	L1D_cache_core[30]: Access = 1312, Miss = 1086, Miss_rate = 0.828, Pending_hits = 112, Reservation_fails = 301
	L1D_cache_core[31]: Access = 1328, Miss = 1086, Miss_rate = 0.818, Pending_hits = 112, Reservation_fails = 292
	L1D_cache_core[32]: Access = 1312, Miss = 1086, Miss_rate = 0.828, Pending_hits = 112, Reservation_fails = 293
	L1D_cache_core[33]: Access = 1312, Miss = 1086, Miss_rate = 0.828, Pending_hits = 112, Reservation_fails = 314
	L1D_cache_core[34]: Access = 1296, Miss = 1086, Miss_rate = 0.838, Pending_hits = 112, Reservation_fails = 301
	L1D_cache_core[35]: Access = 1312, Miss = 1086, Miss_rate = 0.828, Pending_hits = 112, Reservation_fails = 296
	L1D_cache_core[36]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 305
	L1D_cache_core[37]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 301
	L1D_cache_core[38]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 301
	L1D_cache_core[39]: Access = 1328, Miss = 1104, Miss_rate = 0.831, Pending_hits = 126, Reservation_fails = 301
	L1D_cache_core[40]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 297
	L1D_cache_core[41]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 297
	L1D_cache_core[42]: Access = 1296, Miss = 1104, Miss_rate = 0.852, Pending_hits = 126, Reservation_fails = 306
	L1D_cache_core[43]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 305
	L1D_cache_core[44]: Access = 1296, Miss = 1104, Miss_rate = 0.852, Pending_hits = 112, Reservation_fails = 299
	L1D_cache_core[45]: Access = 1296, Miss = 1104, Miss_rate = 0.852, Pending_hits = 112, Reservation_fails = 298
	L1D_total_cache_accesses = 67072
	L1D_total_cache_misses = 56064
	L1D_total_cache_miss_rate = 0.8359
	L1D_total_cache_pending_hits = 6048
	L1D_total_cache_reservation_fails = 15546
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6048
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7084
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8462
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
622, 576, 576, 576, 576, 576, 576, 626, 444, 398, 398, 398, 398, 398, 398, 446, 
gpgpu_n_tot_thrd_icount = 9687040
gpgpu_n_tot_w_icount = 302720
gpgpu_n_stall_shd_mem = 28175
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35584
gpgpu_n_mem_write_global = 24576
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 450560
gpgpu_n_store_insn = 196608
gpgpu_n_shmem_insn = 737280
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 3200
gpgpu_n_l1cache_bkconflict = 24975
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 24975
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:166941	W0_Idle:260778	W0_Scoreboard:1704963	W1:7546	W2:14406	W3:288	W4:300	W5:274	W6:204	W7:190	W8:140	W9:88	W10:74	W11:48	W12:36	W13:16	W14:2826	W15:2182	W16:6	W17:3	W18:5	W19:8	W20:18	W21:24	W22:37	W23:44	W24:70	W25:95	W26:102	W27:137	W28:1686	W29:144	W30:9059	W31:701	W32:246297
single_issue_nums: WS0:77088	WS1:74144	WS2:74144	WS3:77344	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 284672 {8:35584,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 983040 {40:24576,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1423360 {40:35584,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 196608 {8:24576,}
maxmflatency = 585 
max_icnt2mem_latency = 270 
maxmrqlatency = 48 
max_icnt2sh_latency = 20 
averagemflatency = 297 
avg_icnt2mem_latency = 88 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:2739 	308 	533 	394 	125 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22338 	36364 	1458 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	25263 	24334 	10433 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	59471 	594 	86 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5577      5548      5581         0         0         0         0         0         0         0         0         0      5552      5551         0         0 
dram[1]:      5548      5548         0         0         0         0         0         0         0         0         0         0      5566      5548         0         0 
dram[2]:      5552      5548         0         0         0         0         0         0         0         0         0         0      5570      5548         0         0 
dram[3]:      5553      5552      5581         0         0         0         0         0         0         0      5570         0      5548      5549         0      5582 
dram[4]:      5548      5548         0         0         0         0         0         0         0         0      5566         0      5548      5566         0         0 
dram[5]:      5548      5548         0      5581         0         0         0         0         0         0         0         0      5548      5551      5580      5570 
dram[6]:      5552      5575         0         0         0         0         0         0         0         0         0         0      6126      5548         0      5583 
dram[7]:      5577      5552         0         0         0         0         0         0         0         0         0         0      5552      6131         0         0 
dram[8]:      6136      5552         0         0         0         0         0         0         0         0         0         0      5551      5552      5570         0 
dram[9]:      5570      5548         0      5581         0         0         0         0         0         0         0      5566      5549      5548         0         0 
dram[10]:      5548      5571         0         0         0         0         0         0         0         0         0         0      5572      5569      5574         0 
dram[11]:      5552      5548         0         0         0         0         0         0         0         0         0      5566      5552      5548         0         0 
dram[12]:      5548      5570         0         0         0         0         0         0         0         0         0         0      5548      6127      5570         0 
dram[13]:      5548      5577         0         0         0         0         0         0         0         0         0         0      5548      5549         0         0 
dram[14]:      5552      6129         0         0         0         0         0         0         0         0         0         0      5548      5581         0      5570 
dram[15]:      6127      5552         0         0         0         0         0         0         0         0         0         0      5574      5552         0         0 
average row accesses per activate:
dram[0]: 80.000000 44.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 56.000000 64.000000      -nan      -nan 
dram[1]: 76.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 76.000000 68.000000      -nan      -nan 
dram[2]: 72.000000 76.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 44.000000 80.000000      -nan      -nan 
dram[3]: 68.000000 88.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan 104.000000 68.000000      -nan  4.000000 
dram[4]: 56.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan 56.000000 48.000000      -nan      -nan 
dram[5]: 92.000000 60.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 80.000000 52.000000  4.000000  4.000000 
dram[6]: 56.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 56.000000 64.000000      -nan  4.000000 
dram[7]: 72.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 60.000000 68.000000      -nan      -nan 
dram[8]: 36.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 52.000000 68.000000  4.000000      -nan 
dram[9]: 48.000000 60.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 84.000000 40.000000      -nan      -nan 
dram[10]: 60.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 48.000000 76.000000  4.000000      -nan 
dram[11]: 72.000000 76.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 68.000000 72.000000      -nan      -nan 
dram[12]: 52.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 48.000000 48.000000  4.000000      -nan 
dram[13]: 44.000000 92.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 68.000000      -nan      -nan 
dram[14]: 84.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 80.000000 84.000000      -nan  4.000000 
dram[15]: 56.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 48.000000 56.000000      -nan      -nan 
average row locality = 4160/80 = 52.000000
number of bytes read:
dram[0]:      2560      1408       128         0         0         0         0         0         0         0         0         0      1792      2048         0         0 
dram[1]:      2432      2944         0         0         0         0         0         0         0         0         0         0      2432      2176         0         0 
dram[2]:      2304      2432         0         0         0         0         0         0         0         0         0         0      1408      2560         0         0 
dram[3]:      2176      2816       128         0         0         0         0         0         0         0       128         0      3328      2176         0       128 
dram[4]:      1792      1280         0         0         0         0         0         0         0         0       128         0      1792      1536         0         0 
dram[5]:      2944      1920         0       128         0         0         0         0         0         0         0         0      2560      1664       128       128 
dram[6]:      1792      1664         0         0         0         0         0         0         0         0         0         0      1792      2048         0       128 
dram[7]:      2304      1920         0         0         0         0         0         0         0         0         0         0      1920      2176         0         0 
dram[8]:      1152      2176         0         0         0         0         0         0         0         0         0         0      1664      2176       128         0 
dram[9]:      1536      1920         0       128         0         0         0         0         0         0         0       128      2688      1280         0         0 
dram[10]:      1920      1664         0         0         0         0         0         0         0         0         0         0      1536      2432       128         0 
dram[11]:      2304      2432         0         0         0         0         0         0         0         0         0       128      2176      2304         0         0 
dram[12]:      1664      1664         0         0         0         0         0         0         0         0         0         0      1536      1536       128         0 
dram[13]:      1408      2944         0         0         0         0         0         0         0         0         0         0      2048      2176         0         0 
dram[14]:      2688      1792         0         0         0         0         0         0         0         0         0         0      2560      2688         0       128 
dram[15]:      1792      1792         0         0         0         0         0         0         0         0         0         0      1536      1792         0         0 
total bytes read: 133120
Bmin_bank_accesses = 0!
chip skew: 10880/6528 = 1.67
number of bytes accessed:
dram[0]:      2560      1408       128         0         0         0         0         0         0         0         0         0      1792      2048         0         0 
dram[1]:      2432      2944         0         0         0         0         0         0         0         0         0         0      2432      2176         0         0 
dram[2]:      2304      2432         0         0         0         0         0         0         0         0         0         0      1408      2560         0         0 
dram[3]:      2176      2816       128         0         0         0         0         0         0         0       128         0      3328      2176         0       128 
dram[4]:      1792      1280         0         0         0         0         0         0         0         0       128         0      1792      1536         0         0 
dram[5]:      2944      1920         0       128         0         0         0         0         0         0         0         0      2560      1664       128       128 
dram[6]:      1792      1664         0         0         0         0         0         0         0         0         0         0      1792      2048         0       128 
dram[7]:      2304      1920         0         0         0         0         0         0         0         0         0         0      1920      2176         0         0 
dram[8]:      1152      2176         0         0         0         0         0         0         0         0         0         0      1664      2176       128         0 
dram[9]:      1536      1920         0       128         0         0         0         0         0         0         0       128      2688      1280         0         0 
dram[10]:      1920      1664         0         0         0         0         0         0         0         0         0         0      1536      2432       128         0 
dram[11]:      2304      2432         0         0         0         0         0         0         0         0         0       128      2176      2304         0         0 
dram[12]:      1664      1664         0         0         0         0         0         0         0         0         0         0      1536      1536       128         0 
dram[13]:      1408      2944         0         0         0         0         0         0         0         0         0         0      2048      2176         0         0 
dram[14]:      2688      1792         0         0         0         0         0         0         0         0         0         0      2560      2688         0       128 
dram[15]:      1792      1792         0         0         0         0         0         0         0         0         0         0      1536      1792         0         0 
total dram bytes accesed = 133120
min_bank_accesses = 0!
chip skew: 10880/6528 = 1.67
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         58        69       664    none      none      none      none      none      none      none      none      none          40        40    none      none  
dram[1]:         59        52    none      none      none      none      none      none      none      none      none      none          40        40    none      none  
dram[2]:         58        59    none      none      none      none      none      none      none      none      none      none          40        40    none      none  
dram[3]:         52        53       811    none      none      none      none      none      none      none         220    none          41        40    none         300
dram[4]:         66        69    none      none      none      none      none      none      none      none         406    none          40        40    none      none  
dram[5]:         53        66    none         666    none      none      none      none      none      none      none      none          39        41       352       309
dram[6]:         55        67    none      none      none      none      none      none      none      none      none      none          39        40    none         389
dram[7]:         58        60    none      none      none      none      none      none      none      none      none      none          40        39    none      none  
dram[8]:         78        54    none      none      none      none      none      none      none      none      none      none          40        40       356    none  
dram[9]:         66        54    none         582    none      none      none      none      none      none      none         417        40        40    none      none  
dram[10]:         55        50    none      none      none      none      none      none      none      none      none      none          40        40       320    none  
dram[11]:         65        52    none      none      none      none      none      none      none      none      none         364        40        40    none      none  
dram[12]:         68        80    none      none      none      none      none      none      none      none      none      none          40        39       341    none  
dram[13]:         70        54    none      none      none      none      none      none      none      none      none      none          40        40    none      none  
dram[14]:         56        61    none      none      none      none      none      none      none      none      none      none          40        40    none         411
dram[15]:         56        67    none      none      none      none      none      none      none      none      none      none          40        40    none      none  
maximum mf latency per bank:
dram[0]:        547       524       509       409       449       440       461       437       422       407       443       448       551       550       339       362
dram[1]:        556       545       444       424       444       449       449       449       408       447       453       441       551       554       344       368
dram[2]:        549       542       442       402       447       422       458       446       432       436       447       432       544       543       330       326
dram[3]:        543       571       507       424       440       452       452       450       404       439       507       432       574       546       334       507
dram[4]:        529       547       456       399       461       450       459       449       404       447       505       441       537       547       347       366
dram[5]:        533       551       433       505       452       445       454       441       399       377       443       445       551       549       503       507
dram[6]:        538       532       446       403       460       450       447       449       435       433       459       445       551       533       329       502
dram[7]:        542       528       454       413       450       443       461       432       391       440       450       448       551       558       368       365
dram[8]:        547       551       456       412       455       449       459       446       416       433       459       445       550       558       506       368
dram[9]:        546       536       453       505       451       439       447       427       378       424       446       503       557       545       366       368
dram[10]:        530       540       446       399       440       415       459       438       423       441       451       435       530       550       512       326
dram[11]:        558       548       445       400       453       442       452       402       438       447       418       503       557       527       347       357
dram[12]:        538       530       454       402       461       443       459       449       416       440       453       443       553       544       507       368
dram[13]:        547       571       456       424       459       452       433       436       410       433       447       427       535       553       348       364
dram[14]:        538       543       457       424       461       440       458       442       435       447       407       437       537       585       347       506
dram[15]:        558       534       456       417       416       442       454       440       440       425       420       440       550       552       346       336
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158908 n_nop=158655 n_act=5 n_pre=0 n_ref_event=0 n_req=248 n_rd=248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006243
n_activity=2041 dram_eff=0.486
bk0: 80a 158539i bk1: 44a 158745i bk2: 4a 158858i bk3: 0a 158906i bk4: 0a 158907i bk5: 0a 158907i bk6: 0a 158908i bk7: 0a 158908i bk8: 0a 158908i bk9: 0a 158908i bk10: 0a 158908i bk11: 0a 158909i bk12: 56a 158671i bk13: 64a 158706i bk14: 0a 158908i bk15: 0a 158909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979839
Row_Buffer_Locality_read = 0.979839
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.324974
Bank_Level_Parallism_Col = 1.317610
Bank_Level_Parallism_Ready = 1.024194
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.317610 

BW Util details:
bwutil = 0.006243 
total_CMD = 158908 
util_bw = 992 
Wasted_Col = 210 
Wasted_Row = 0 
Idle = 157706 

BW Util Bottlenecks: 
RCDc_limit = 99 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158908 
n_nop = 158655 
Read = 248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 248 
total_req = 248 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 248 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001561 
Either_Row_CoL_Bus_Util = 0.001592 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0113965
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158908 n_nop=158592 n_act=4 n_pre=0 n_ref_event=0 n_req=312 n_rd=312 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007854
n_activity=2187 dram_eff=0.5706
bk0: 76a 158509i bk1: 92a 158490i bk2: 0a 158904i bk3: 0a 158906i bk4: 0a 158908i bk5: 0a 158908i bk6: 0a 158909i bk7: 0a 158909i bk8: 0a 158910i bk9: 0a 158910i bk10: 0a 158910i bk11: 0a 158910i bk12: 76a 158558i bk13: 68a 158528i bk14: 0a 158906i bk15: 0a 158907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987179
Row_Buffer_Locality_read = 0.987179
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.564081
Bank_Level_Parallism_Col = 1.555368
Bank_Level_Parallism_Ready = 1.009615
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555368 

BW Util details:
bwutil = 0.007854 
total_CMD = 158908 
util_bw = 1248 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 157481 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158908 
n_nop = 158592 
Read = 312 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 312 
total_req = 312 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 312 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001963 
Either_Row_CoL_Bus_Util = 0.001989 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0450764
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158908 n_nop=158632 n_act=4 n_pre=0 n_ref_event=0 n_req=272 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006847
n_activity=2242 dram_eff=0.4853
bk0: 72a 158678i bk1: 76a 158711i bk2: 0a 158904i bk3: 0a 158906i bk4: 0a 158908i bk5: 0a 158908i bk6: 0a 158909i bk7: 0a 158909i bk8: 0a 158910i bk9: 0a 158910i bk10: 0a 158910i bk11: 0a 158910i bk12: 44a 158800i bk13: 80a 158576i bk14: 0a 158906i bk15: 0a 158907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.985294
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.187238
Bank_Level_Parallism_Col = 1.186779
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.186779 

BW Util details:
bwutil = 0.006847 
total_CMD = 158908 
util_bw = 1088 
Wasted_Col = 215 
Wasted_Row = 0 
Idle = 157605 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158908 
n_nop = 158632 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 272 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001712 
Either_Row_CoL_Bus_Util = 0.001737 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0108679
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158908 n_nop=158561 n_act=7 n_pre=0 n_ref_event=0 n_req=340 n_rd=340 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008558
n_activity=2124 dram_eff=0.6403
bk0: 68a 158531i bk1: 88a 158402i bk2: 4a 158865i bk3: 0a 158907i bk4: 0a 158907i bk5: 0a 158907i bk6: 0a 158907i bk7: 0a 158907i bk8: 0a 158908i bk9: 0a 158909i bk10: 4a 158863i bk11: 0a 158909i bk12: 104a 158361i bk13: 68a 158626i bk14: 0a 158909i bk15: 4a 158858i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979412
Row_Buffer_Locality_read = 0.979412
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.550673
Bank_Level_Parallism_Col = 1.539446
Bank_Level_Parallism_Ready = 1.023460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.539446 

BW Util details:
bwutil = 0.008558 
total_CMD = 158908 
util_bw = 1360 
Wasted_Col = 214 
Wasted_Row = 0 
Idle = 157334 

BW Util Bottlenecks: 
RCDc_limit = 99 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158908 
n_nop = 158561 
Read = 340 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 340 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 340 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.002140 
Either_Row_CoL_Bus_Util = 0.002184 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.064503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0645027
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158908 n_nop=158699 n_act=5 n_pre=0 n_ref_event=0 n_req=204 n_rd=204 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005135
n_activity=2038 dram_eff=0.4004
bk0: 56a 158770i bk1: 40a 158809i bk2: 0a 158908i bk3: 0a 158908i bk4: 0a 158908i bk5: 0a 158909i bk6: 0a 158909i bk7: 0a 158909i bk8: 0a 158909i bk9: 0a 158910i bk10: 4a 158880i bk11: 0a 158908i bk12: 56a 158798i bk13: 48a 158803i bk14: 0a 158905i bk15: 0a 158905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975490
Row_Buffer_Locality_read = 0.975490
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.188482
Bank_Level_Parallism_Col = 1.147368
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.147368 

BW Util details:
bwutil = 0.005135 
total_CMD = 158908 
util_bw = 816 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 157920 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158908 
n_nop = 158699 
Read = 204 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 204 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 204 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001284 
Either_Row_CoL_Bus_Util = 0.001315 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00349259
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158908 n_nop=158605 n_act=7 n_pre=0 n_ref_event=0 n_req=296 n_rd=296 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007451
n_activity=2417 dram_eff=0.4899
bk0: 92a 158448i bk1: 60a 158706i bk2: 0a 158906i bk3: 4a 158868i bk4: 0a 158907i bk5: 0a 158907i bk6: 0a 158907i bk7: 0a 158908i bk8: 0a 158908i bk9: 0a 158909i bk10: 0a 158909i bk11: 0a 158909i bk12: 80a 158730i bk13: 52a 158745i bk14: 4a 158869i bk15: 4a 158862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976351
Row_Buffer_Locality_read = 0.976351
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.228176
Bank_Level_Parallism_Col = 1.217882
Bank_Level_Parallism_Ready = 1.006757
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.217882 

BW Util details:
bwutil = 0.007451 
total_CMD = 158908 
util_bw = 1184 
Wasted_Col = 319 
Wasted_Row = 0 
Idle = 157405 

BW Util Bottlenecks: 
RCDc_limit = 139 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 213 
rwq = 0 
CCDLc_limit_alone = 213 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158908 
n_nop = 158605 
Read = 296 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 296 
total_req = 296 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 296 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.001863 
Either_Row_CoL_Bus_Util = 0.001907 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0190047
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158908 n_nop=158671 n_act=5 n_pre=0 n_ref_event=0 n_req=232 n_rd=232 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00584
n_activity=2087 dram_eff=0.4447
bk0: 56a 158816i bk1: 52a 158676i bk2: 0a 158905i bk3: 0a 158905i bk4: 0a 158906i bk5: 0a 158907i bk6: 0a 158909i bk7: 0a 158909i bk8: 0a 158909i bk9: 0a 158909i bk10: 0a 158911i bk11: 0a 158911i bk12: 56a 158758i bk13: 64a 158641i bk14: 0a 158907i bk15: 4a 158877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978448
Row_Buffer_Locality_read = 0.978448
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.122334
Bank_Level_Parallism_Col = 1.123025
Bank_Level_Parallism_Ready = 1.021552
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123025 

BW Util details:
bwutil = 0.005840 
total_CMD = 158908 
util_bw = 928 
Wasted_Col = 271 
Wasted_Row = 0 
Idle = 157709 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158908 
n_nop = 158671 
Read = 232 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 232 
total_req = 232 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 232 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001460 
Either_Row_CoL_Bus_Util = 0.001491 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.005714
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158908 n_nop=158644 n_act=4 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006545
n_activity=2214 dram_eff=0.4697
bk0: 72a 158640i bk1: 60a 158768i bk2: 0a 158905i bk3: 0a 158906i bk4: 0a 158906i bk5: 0a 158907i bk6: 0a 158907i bk7: 0a 158908i bk8: 0a 158909i bk9: 0a 158909i bk10: 0a 158910i bk11: 0a 158911i bk12: 60a 158743i bk13: 68a 158651i bk14: 0a 158907i bk15: 0a 158908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.984615
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.168455
Bank_Level_Parallism_Col = 1.169181
Bank_Level_Parallism_Ready = 1.011539
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.169181 

BW Util details:
bwutil = 0.006545 
total_CMD = 158908 
util_bw = 1040 
Wasted_Col = 238 
Wasted_Row = 0 
Idle = 157630 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 159 
rwq = 0 
CCDLc_limit_alone = 159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158908 
n_nop = 158644 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 260 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001636 
Either_Row_CoL_Bus_Util = 0.001661 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00529866
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158908 n_nop=158675 n_act=5 n_pre=0 n_ref_event=0 n_req=228 n_rd=228 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005739
n_activity=1783 dram_eff=0.5115
bk0: 36a 158849i bk1: 68a 158623i bk2: 0a 158905i bk3: 0a 158906i bk4: 0a 158906i bk5: 0a 158906i bk6: 0a 158907i bk7: 0a 158908i bk8: 0a 158909i bk9: 0a 158910i bk10: 0a 158910i bk11: 0a 158911i bk12: 52a 158625i bk13: 68a 158496i bk14: 4a 158869i bk15: 0a 158907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978070
Row_Buffer_Locality_read = 0.978070
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.360793
Bank_Level_Parallism_Col = 1.354974
Bank_Level_Parallism_Ready = 1.008772
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.354974 

BW Util details:
bwutil = 0.005739 
total_CMD = 158908 
util_bw = 912 
Wasted_Col = 229 
Wasted_Row = 0 
Idle = 157767 

BW Util Bottlenecks: 
RCDc_limit = 101 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 148 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158908 
n_nop = 158675 
Read = 228 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 228 
total_req = 228 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 228 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001435 
Either_Row_CoL_Bus_Util = 0.001466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0265562
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158908 n_nop=158662 n_act=6 n_pre=0 n_ref_event=0 n_req=240 n_rd=240 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006041
n_activity=2303 dram_eff=0.4168
bk0: 48a 158821i bk1: 60a 158713i bk2: 0a 158905i bk3: 4a 158866i bk4: 0a 158907i bk5: 0a 158907i bk6: 0a 158907i bk7: 0a 158907i bk8: 0a 158909i bk9: 0a 158910i bk10: 0a 158911i bk11: 4a 158865i bk12: 84a 158652i bk13: 40a 158799i bk14: 0a 158906i bk15: 0a 158908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143868
Bank_Level_Parallism_Col = 1.135231
Bank_Level_Parallism_Ready = 1.008333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.135231 

BW Util details:
bwutil = 0.006041 
total_CMD = 158908 
util_bw = 960 
Wasted_Col = 253 
Wasted_Row = 0 
Idle = 157695 

BW Util Bottlenecks: 
RCDc_limit = 121 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 148 
rwq = 0 
CCDLc_limit_alone = 148 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158908 
n_nop = 158662 
Read = 240 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 240 
total_req = 240 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 240 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.001510 
Either_Row_CoL_Bus_Util = 0.001548 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00974149
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158908 n_nop=158663 n_act=5 n_pre=0 n_ref_event=0 n_req=240 n_rd=240 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006041
n_activity=1991 dram_eff=0.4822
bk0: 60a 158715i bk1: 52a 158632i bk2: 0a 158906i bk3: 0a 158907i bk4: 0a 158907i bk5: 0a 158907i bk6: 0a 158907i bk7: 0a 158907i bk8: 0a 158907i bk9: 0a 158908i bk10: 0a 158910i bk11: 0a 158911i bk12: 48a 158820i bk13: 76a 158702i bk14: 4a 158838i bk15: 0a 158908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.319410
Bank_Level_Parallism_Col = 1.316893
Bank_Level_Parallism_Ready = 1.029167
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.316893 

BW Util details:
bwutil = 0.006041 
total_CMD = 158908 
util_bw = 960 
Wasted_Col = 187 
Wasted_Row = 0 
Idle = 157761 

BW Util Bottlenecks: 
RCDc_limit = 79 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 131 
rwq = 0 
CCDLc_limit_alone = 131 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158908 
n_nop = 158663 
Read = 240 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 240 
total_req = 240 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 240 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001510 
Either_Row_CoL_Bus_Util = 0.001542 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00954011
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158908 n_nop=158611 n_act=5 n_pre=0 n_ref_event=0 n_req=292 n_rd=292 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00735
n_activity=2222 dram_eff=0.5257
bk0: 72a 158565i bk1: 76a 158625i bk2: 0a 158904i bk3: 0a 158907i bk4: 0a 158908i bk5: 0a 158909i bk6: 0a 158909i bk7: 0a 158909i bk8: 0a 158910i bk9: 0a 158910i bk10: 0a 158910i bk11: 4a 158864i bk12: 68a 158620i bk13: 72a 158663i bk14: 0a 158905i bk15: 0a 158907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982877
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.445736
Bank_Level_Parallism_Col = 1.445092
Bank_Level_Parallism_Ready = 1.034247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.445092 

BW Util details:
bwutil = 0.007350 
total_CMD = 158908 
util_bw = 1168 
Wasted_Col = 172 
Wasted_Row = 0 
Idle = 157568 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 123 
rwq = 0 
CCDLc_limit_alone = 123 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158908 
n_nop = 158611 
Read = 292 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 292 
total_req = 292 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 292 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001838 
Either_Row_CoL_Bus_Util = 0.001869 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0123468
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158908 n_nop=158699 n_act=5 n_pre=0 n_ref_event=0 n_req=204 n_rd=204 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005135
n_activity=2019 dram_eff=0.4042
bk0: 52a 158841i bk1: 52a 158756i bk2: 0a 158905i bk3: 0a 158906i bk4: 0a 158906i bk5: 0a 158908i bk6: 0a 158908i bk7: 0a 158909i bk8: 0a 158910i bk9: 0a 158911i bk10: 0a 158911i bk11: 0a 158911i bk12: 48a 158807i bk13: 48a 158723i bk14: 4a 158861i bk15: 0a 158905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975490
Row_Buffer_Locality_read = 0.975490
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.148545
Bank_Level_Parallism_Col = 1.130971
Bank_Level_Parallism_Ready = 1.024510
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.130971 

BW Util details:
bwutil = 0.005135 
total_CMD = 158908 
util_bw = 816 
Wasted_Col = 189 
Wasted_Row = 0 
Idle = 157903 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 110 
rwq = 0 
CCDLc_limit_alone = 110 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158908 
n_nop = 158699 
Read = 204 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 204 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 204 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001284 
Either_Row_CoL_Bus_Util = 0.001315 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00806756
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158908 n_nop=158636 n_act=4 n_pre=0 n_ref_event=0 n_req=268 n_rd=268 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006746
n_activity=2036 dram_eff=0.5265
bk0: 44a 158750i bk1: 92a 158411i bk2: 0a 158906i bk3: 0a 158906i bk4: 0a 158907i bk5: 0a 158908i bk6: 0a 158909i bk7: 0a 158909i bk8: 0a 158909i bk9: 0a 158909i bk10: 0a 158909i bk11: 0a 158909i bk12: 64a 158660i bk13: 68a 158645i bk14: 0a 158907i bk15: 0a 158908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.985075
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.297101
Bank_Level_Parallism_Col = 1.290645
Bank_Level_Parallism_Ready = 1.026119
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.290645 

BW Util details:
bwutil = 0.006746 
total_CMD = 158908 
util_bw = 1072 
Wasted_Col = 247 
Wasted_Row = 0 
Idle = 157589 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 175 
rwq = 0 
CCDLc_limit_alone = 175 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158908 
n_nop = 158636 
Read = 268 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 268 
total_req = 268 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 268 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001687 
Either_Row_CoL_Bus_Util = 0.001712 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.066114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0661137
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158908 n_nop=158595 n_act=5 n_pre=0 n_ref_event=0 n_req=308 n_rd=308 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007753
n_activity=2285 dram_eff=0.5392
bk0: 84a 158506i bk1: 56a 158609i bk2: 0a 158904i bk3: 0a 158904i bk4: 0a 158905i bk5: 0a 158907i bk6: 0a 158908i bk7: 0a 158909i bk8: 0a 158909i bk9: 0a 158909i bk10: 0a 158911i bk11: 0a 158912i bk12: 80a 158565i bk13: 84a 158448i bk14: 0a 158908i bk15: 4a 158868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983766
Row_Buffer_Locality_read = 0.983766
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.436335
Bank_Level_Parallism_Col = 1.437256
Bank_Level_Parallism_Ready = 1.003247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.437256 

BW Util details:
bwutil = 0.007753 
total_CMD = 158908 
util_bw = 1232 
Wasted_Col = 241 
Wasted_Row = 0 
Idle = 157435 

BW Util Bottlenecks: 
RCDc_limit = 89 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 162 
rwq = 0 
CCDLc_limit_alone = 162 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158908 
n_nop = 158595 
Read = 308 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 308 
total_req = 308 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 308 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001938 
Either_Row_CoL_Bus_Util = 0.001970 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.067624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.067624
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=158908 n_nop=158688 n_act=4 n_pre=0 n_ref_event=0 n_req=216 n_rd=216 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005437
n_activity=2058 dram_eff=0.4198
bk0: 56a 158761i bk1: 56a 158742i bk2: 0a 158905i bk3: 0a 158907i bk4: 0a 158907i bk5: 0a 158907i bk6: 0a 158907i bk7: 0a 158907i bk8: 0a 158909i bk9: 0a 158910i bk10: 0a 158911i bk11: 0a 158911i bk12: 48a 158790i bk13: 56a 158788i bk14: 0a 158907i bk15: 0a 158907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.981481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.086771
Bank_Level_Parallism_Col = 1.087268
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087268 

BW Util details:
bwutil = 0.005437 
total_CMD = 158908 
util_bw = 864 
Wasted_Col = 207 
Wasted_Row = 0 
Idle = 157837 

BW Util Bottlenecks: 
RCDc_limit = 91 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 158908 
n_nop = 158688 
Read = 216 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 216 
total_req = 216 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 216 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001359 
Either_Row_CoL_Bus_Util = 0.001384 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00208297

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1692, Miss = 692, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1874, Miss = 760, Miss_rate = 0.406, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1896, Miss = 732, Miss_rate = 0.386, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1924, Miss = 788, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2004, Miss = 804, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1694, Miss = 692, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1970, Miss = 784, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2244, Miss = 884, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2020, Miss = 868, Miss_rate = 0.430, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1858, Miss = 792, Miss_rate = 0.426, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1996, Miss = 804, Miss_rate = 0.403, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1802, Miss = 728, Miss_rate = 0.404, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1704, Miss = 692, Miss_rate = 0.406, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1932, Miss = 828, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1833, Miss = 760, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1912, Miss = 780, Miss_rate = 0.408, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1645, Miss = 688, Miss_rate = 0.418, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2011, Miss = 836, Miss_rate = 0.416, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1877, Miss = 764, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1754, Miss = 724, Miss_rate = 0.413, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1704, Miss = 696, Miss_rate = 0.408, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1904, Miss = 784, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1840, Miss = 740, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2088, Miss = 848, Miss_rate = 0.406, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1750, Miss = 748, Miss_rate = 0.427, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1706, Miss = 692, Miss_rate = 0.406, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1898, Miss = 780, Miss_rate = 0.411, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1778, Miss = 712, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2208, Miss = 900, Miss_rate = 0.408, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2036, Miss = 808, Miss_rate = 0.397, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1758, Miss = 736, Miss_rate = 0.419, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1848, Miss = 764, Miss_rate = 0.413, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 60160
L2_total_cache_misses = 24608
L2_total_cache_miss_rate = 0.4090
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 35584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=60160
icnt_total_pkts_simt_to_mem=60160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 60160
Req_Network_cycles = 35888
Req_Network_injected_packets_per_cycle =       1.6763 
Req_Network_conflicts_per_cycle =       0.7251
Req_Network_conflicts_per_cycle_util =       3.0532
Req_Bank_Level_Parallism =       7.0585
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9892
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0524

Reply_Network_injected_packets_num = 60160
Reply_Network_cycles = 35888
Reply_Network_injected_packets_per_cycle =        1.6763
Reply_Network_conflicts_per_cycle =        0.0446
Reply_Network_conflicts_per_cycle_util =       0.1820
Reply_Bank_Level_Parallism =       6.8356
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0029
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0364
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 1044791 (inst/sec)
gpgpu_simulation_rate = 4486 (cycle/sec)
gpgpu_silicon_slowdown = 252340x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

