// Seed: 3222250278
module module_0 (
    output wor id_0,
    input wor id_1,
    input supply0 id_2,
    output supply0 id_3,
    input wor id_4
);
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input tri id_2,
    output wor id_3,
    input uwire id_4,
    output uwire id_5,
    input wand id_6,
    output tri0 id_7,
    input tri id_8,
    input tri id_9,
    output wand id_10,
    input wand id_11,
    input supply1 id_12
);
  if ((1)) begin : id_14
    assign id_7 = id_12;
    assign id_1 = id_6;
  end
  module_0(
      id_7, id_11, id_8, id_5, id_11
  );
endmodule
