`timescale 1ns / 1ps
//*************************************************************************
//   > æ–‡ä»¶å?: pipeline_cpu.v
//   > æè¿°  :äº”çº§æµæ°´CPUæ¨¡å—ï¼Œå…±å®ç°XXæ¡æŒ‡ä»?
//   >        æŒ‡ä»¤romå’Œæ•°æ®ramå‡å®ä¾‹åŒ–xilinx IPå¾—åˆ°ï¼Œä¸ºåŒæ­¥è¯»å†™
//   > ä½œè??  : TernenceCao
//   > æ—¥æœŸ  : 2021-06-12
//*************************************************************************
module pipeline_cpu(  // å¤šå‘¨æœŸcpu
    input clk,           // æ—¶é’Ÿ
    input resetn,        // å¤ä½ä¿¡å·ï¼Œä½ç”µå¹³æœ‰æ•ˆ
    
    //display data
    input  [ 4:0] rf_addr,
    input  [31:0] mem_addr,
    output [31:0] rf_data,
    output [31:0] mem_data,
    output [31:0] IF_pc,
    output [31:0] IF_inst,
    output [31:0] ID_pc,
    output [31:0] EXE_pc,
    output [31:0] MEM_pc,
    output [31:0] WB_pc,
    
    //5çº§æµæ°´æ–°å¢?
    output [31:0] cpu_5_valid,
    output [31:0] HI_data,
    output [31:0] LO_data
    );
//------------------------{5çº§æµæ°´æ§åˆ¶ä¿¡å·}begin-------------------------//
    //5æ¨¡å—çš„validä¿¡å·
    reg IF_valid;
    reg ID_valid;
    reg EXE_valid;
    reg MEM_valid;
    reg WB_valid;
    //5æ¨¡å—æ‰§è¡Œå®Œæˆä¿¡å·,æ¥è‡ªå„æ¨¡å—çš„è¾“å‡º
    wire IF_over;
    wire ID_over;
    wire EXE_over;
    wire MEM_over;
    wire WB_over;
    //5æ¨¡å—å…è®¸ä¸‹ä¸€çº§æŒ‡ä»¤è¿›å…?
    wire IF_allow_in;
    wire ID_allow_in;
    wire EXE_allow_in;
    wire MEM_allow_in;
    wire WB_allow_in;
    
    // syscallå’Œeretåˆ°è¾¾å†™å›çº§æ—¶ä¼šå‘å‡ºcancelä¿¡å·ï¼?
    wire cancel;    // å–æ¶ˆå·²ç»å–å‡ºçš„æ­£åœ¨å…¶ä»–æµæ°´çº§æ‰§è¡Œçš„æŒ‡ä»?
    
    //å„çº§å…è®¸è¿›å…¥ä¿¡å·:æœ¬çº§æ— æ•ˆï¼Œæˆ–æœ¬çº§æ‰§è¡Œå®Œæˆä¸”ä¸‹çº§å…è®¸è¿›å…?
    assign IF_allow_in  = (IF_over & ID_allow_in) | cancel;
    assign ID_allow_in  = ~ID_valid  | (ID_over  & EXE_allow_in);
    assign EXE_allow_in = ~EXE_valid | (EXE_over & MEM_allow_in);
    assign MEM_allow_in = ~MEM_valid | (MEM_over & WB_allow_in );
    assign WB_allow_in  = ~WB_valid  | WB_over;
   
    //IF_validï¼Œåœ¨å¤ä½åï¼Œä¸?ç›´æœ‰æ•?
   always @(posedge clk)
    begin
        if (!resetn)
        begin
            IF_valid <= 1'b0;
        end
        else
        begin
            IF_valid <= 1'b1;
        end
    end
    
    //ID_valid
    always @(posedge clk)
    begin
        if (!resetn || cancel)
        begin
            ID_valid <= 1'b0;
        end
        else if (ID_allow_in)
        begin
            ID_valid <= IF_over;
        end
    end
    
    //EXE_valid
    always @(posedge clk)
    begin
        if (!resetn || cancel)
        begin
            EXE_valid <= 1'b0;
        end
        else if (EXE_allow_in)
        begin
            EXE_valid <= ID_over;
        end
    end
    
    //MEM_valid
    always @(posedge clk)
    begin
        if (!resetn || cancel)
        begin
            MEM_valid <= 1'b0;
        end
        else if (MEM_allow_in)
        begin
            MEM_valid <= EXE_over;
        end
    end
    
    //WB_valid
    always @(posedge clk)
    begin
        if (!resetn || cancel)
        begin
            WB_valid <= 1'b0;
        end
        else if (WB_allow_in)
        begin
            WB_valid <= MEM_over;
        end
    end
    
    //å±•ç¤º5çº§çš„validä¿¡å·
    assign cpu_5_valid = {12'd0         ,{4{IF_valid }},{4{ID_valid}},
                          {4{EXE_valid}},{4{MEM_valid}},{4{WB_valid}}};
//-------------------------{5çº§æµæ°´æ§åˆ¶ä¿¡å·}end--------------------------//

//--------------------------{5çº§é—´çš„æ?»çº¿}begin---------------------------//
    wire [ 63:0] IF_ID_bus;   // IF->IDçº§æ?»çº¿
    wire [167:0] ID_EXE_bus;  // ID->EXEçº§æ?»çº¿
    wire [154:0] EXE_MEM_bus; // EXE->MEMçº§æ?»çº¿
    wire [118:0] MEM_WB_bus;  // MEM->WBçº§æ?»çº¿
    
    //é”å­˜ä»¥ä¸Šæ€»çº¿ä¿¡å·
    reg [ 63:0] IF_ID_bus_r;
    reg [167:0] ID_EXE_bus_r;
    reg [154:0] EXE_MEM_bus_r;
    reg [118:0] MEM_WB_bus_r;
    
    //IFåˆ°IDçš„é”å­˜ä¿¡å?
    always @(posedge clk)
    begin
        if(IF_over && ID_allow_in)
        begin
            IF_ID_bus_r <= IF_ID_bus;
        end
    end
    //IDåˆ°EXEçš„é”å­˜ä¿¡å?
    always @(posedge clk)
    begin
        if(ID_over && EXE_allow_in)
        begin
            ID_EXE_bus_r <= ID_EXE_bus;
        end
    end
    //EXEåˆ°MEMçš„é”å­˜ä¿¡å?
    always @(posedge clk)
    begin
        if(EXE_over && MEM_allow_in)
        begin
            EXE_MEM_bus_r <= EXE_MEM_bus;
        end
    end    
    //MEMåˆ°WBçš„é”å­˜ä¿¡å?
    always @(posedge clk)
    begin
        if(MEM_over && WB_allow_in)
        begin
            MEM_WB_bus_r <= MEM_WB_bus;
        end
    end
//---------------------------{5çº§é—´çš„æ?»çº¿}end----------------------------//

//--------------------------{å…¶ä»–äº¤äº’ä¿¡å·}begin--------------------------//
    //è·³è½¬æ€»çº¿
    wire [ 32:0] jbr_bus;    

    //IFä¸inst_romäº¤äº’
    wire [31:0] inst_addr;
    wire [31:0] inst;

    //IDä¸EXEã€MEMã€WBäº¤äº’
    wire [ 4:0] EXE_wdest;
    wire [ 4:0] MEM_wdest;
    wire [ 4:0] WB_wdest;
    
    //æ—è·¯æ–°å¢
    wire        EXE_bypass_en;
    wire [31:0] EXE_rs_value;
    wire        MEM_bypass_en;
    wire [31:0] MEM_rs_value;
    wire        WB_bypass_en;
    wire [31:0] WB_rs_value;
    
    
    //MEMä¸data_ramäº¤äº’    
    wire [ 3:0] dm_wen;
    wire [31:0] dm_addr;
    wire [31:0] dm_wdata;
    wire [31:0] dm_rdata;

    //IDä¸regfileäº¤äº’
    wire [ 4:0] rs;
    wire [ 4:0] rt;   
    wire [31:0] rs_value;
    wire [31:0] rt_value;
    
    //WBä¸regfileäº¤äº’
    wire        rf_wen;
    wire [ 4:0] rf_wdest;
    wire [31:0] rf_wdata;    
    
    //WBä¸IFé—´çš„äº¤äº’ä¿¡å·
    wire [32:0] exc_bus;
//---------------------------{å…¶ä»–äº¤äº’ä¿¡å·}end---------------------------//

//-------------------------{å„æ¨¡å—å®ä¾‹åŒ–}begin---------------------------//
    wire next_fetch; //å³å°†è¿è¡Œå–æŒ‡æ¨¡å—ï¼Œéœ€è¦å…ˆé”å­˜PCå€?
    //IFå…è®¸è¿›å…¥æ—¶ï¼Œå³é”å­˜PCå€¼ï¼Œå–ä¸‹ä¸?æ¡æŒ‡ä»?
    assign next_fetch = IF_allow_in;
    fetch IF_module(             // å–æŒ‡çº?
        .clk       (clk       ),  // I, 1
        .resetn    (resetn    ),  // I, 1
        .IF_valid  (IF_valid  ),  // I, 1
        .next_fetch(next_fetch),  // I, 1
        .inst      (inst      ),  // I, 32
        .jbr_bus   (jbr_bus   ),  // I, 33
        .inst_addr (inst_addr ),  // O, 32
        .IF_over   (IF_over   ),  // O, 1
        .IF_ID_bus (IF_ID_bus ),  // O, 64
        
        //5çº§æµæ°´æ–°å¢æ¥å?
        .exc_bus   (exc_bus   ),  // I, 32
        
        //å±•ç¤ºPCå’Œå–å‡ºçš„æŒ‡ä»¤
        .IF_pc     (IF_pc     ),  // O, 32
        .IF_inst   (IF_inst   )   // O, 32
    );

    decode ID_module(               // è¯‘ç çº?
        .ID_valid   (ID_valid   ),  // I, 1
        .IF_ID_bus_r(IF_ID_bus_r),  // I, 64
        .rs_value   (rs_value   ),  // I, 32
        .rt_value   (rt_value   ),  // I, 32
        .rs         (rs         ),  // O, 5
        .rt         (rt         ),  // O, 5
        .jbr_bus    (jbr_bus    ),  // O, 33
//        .inst_jbr   (inst_jbr   ),  // O, 1
        .ID_over    (ID_over    ),  // O, 1
        .ID_EXE_bus (ID_EXE_bus ),  // O, 167
        
        //5çº§æµæ°´æ–°å¢?
        .IF_over     (IF_over     ),// I, 1
        .EXE_wdest   (EXE_wdest   ),// I, 5
        .MEM_wdest   (MEM_wdest   ),// I, 5
        .WB_wdest    (WB_wdest    ),// I, 5
        
        //æ—è·¯æ–°å¢
        .EXE_over    (EXE_over),
        .MEM_over    (MEM_over),
        .WB_over     (WB_over),
        .EXE_rs_value(EXE_rs_value),
        .MEM_rs_value(MEM_rs_value),
        .WB_rs_value (WB_rs_value),
        .EXE_bypass_en(EXE_bypass_en),
        .MEM_bypass_en(MEM_bypass_en),
        .WB_bypass_en (WB_bypass_en),
        
        //å±•ç¤ºPC
        .ID_pc       (ID_pc       ) // O, 32
    ); 

    exe EXE_module(                   // æ‰§è¡Œçº?
        .EXE_valid   (EXE_valid   ),  // I, 1
        .ID_EXE_bus_r(ID_EXE_bus_r),  // I, 167
        .EXE_over    (EXE_over    ),  // O, 1 
        .EXE_MEM_bus (EXE_MEM_bus ),  // O, 154
        
        //5çº§æµæ°´æ–°å¢?
        .clk         (clk         ),  // I, 1
        .EXE_wdest   (EXE_wdest   ),  // O, 5
        
        //æ—è·¯æ–°å¢
        .EXE_rs_value(EXE_rs_value),    //O, 32
        .EXE_bypass_en(EXE_bypass_en),  //I, 1
        
        //å±•ç¤ºPC
        .EXE_pc      (EXE_pc      )   // O, 32
    );

    mem MEM_module(                     // è®¿å­˜çº?
        .clk          (clk          ),  // I, 1 
        .MEM_valid    (MEM_valid    ),  // I, 1
        .EXE_MEM_bus_r(EXE_MEM_bus_r),  // I, 154
        .dm_rdata     (dm_rdata     ),  // I, 32
        .dm_addr      (dm_addr      ),  // O, 32
        .dm_wen       (dm_wen       ),  // O, 4 
        .dm_wdata     (dm_wdata     ),  // O, 32
        .MEM_over     (MEM_over     ),  // O, 1
        .MEM_WB_bus   (MEM_WB_bus   ),  // O, 118
        
        //5çº§æµæ°´æ–°å¢æ¥å?
        .MEM_allow_in (MEM_allow_in ),  // I, 1
        .MEM_wdest    (MEM_wdest    ),  // O, 5
        
        //æ—è·¯æ–°å¢
        .MEM_rs_value(MEM_rs_value),    //O, 32
        .MEM_bypass_en(MEM_bypass_en),  //I, 1
        
        //å±•ç¤ºPC
        .MEM_pc       (MEM_pc       )   // O, 32
    );          
 
    wb WB_module(                     // å†™å›çº?
        .WB_valid    (WB_valid    ),  // I, 1
        .MEM_WB_bus_r(MEM_WB_bus_r),  // I, 118
        .rf_wen      (rf_wen      ),  // O, 1
        .rf_wdest    (rf_wdest    ),  // O, 5
        .rf_wdata    (rf_wdata    ),  // O, 32
          .WB_over     (WB_over     ),  // O, 1
        
        //5çº§æµæ°´æ–°å¢æ¥å?
        .clk         (clk         ),  // I, 1
      .resetn      (resetn      ),  // I, 1
        .exc_bus     (exc_bus     ),  // O, 32
        .WB_wdest    (WB_wdest    ),  // O, 5
        .cancel      (cancel      ),  // O, 1
        
        //æ—è·¯æ–°å¢
        .WB_rs_value(WB_rs_value),   //O, 32
        .WB_bypass_en(WB_bypass_en), //I, 1
        
        //å±•ç¤ºPCå’ŒHI/LOå€?
        .WB_pc       (WB_pc       ),  // O, 32
        .HI_data     (HI_data     ),  // O, 32
        .LO_data     (LO_data     ),   // O, 32
        
        
        //ĞÂ¼Ó
        .pc_new(MEM_pc)
        
    );

    inst_rom inst_rom_module(         // æŒ‡ä»¤å­˜å‚¨å™?
        .clka       (clk           ),  // I, 1 ,æ—¶é’Ÿ
        .addra      (inst_addr[9:2]),  // I, 8 ,æŒ‡ä»¤åœ°å€
        .douta      (inst          )   // O, 32,æŒ‡ä»¤
    );

    regfile rf_module(        // å¯„å­˜å™¨å †æ¨¡å—
        .clk    (clk      ),  // I, 1
        .wen    (rf_wen   ),  // I, 1
        .raddr1 (rs       ),  // I, 5
        .raddr2 (rt       ),  // I, 5
        .waddr  (rf_wdest ),  // I, 5
        .wdata  (rf_wdata ),  // I, 32
        .rdata1 (rs_value ),  // O, 32
        .rdata2 (rt_value ),  // O, 32

        //display rf
        .test_addr(rf_addr),  // I, 5
        .test_data(rf_data)   // O, 32
    );
    
    data_ram data_ram_module(   // æ•°æ®å­˜å‚¨æ¨¡å—
        .clka   (clk         ),  // I, 1,  æ—¶é’Ÿ
        .wea    (dm_wen      ),  // I, 1,  å†™ä½¿èƒ?
        .addra  (dm_addr[9:2]),  // I, 8,  è¯»åœ°å?
        .dina   (dm_wdata    ),  // I, 32, å†™æ•°æ?
        .douta  (dm_rdata    ),  // O, 32, è¯»æ•°æ?

        //display mem
        .clkb   (clk          ),  // I, 1,  æ—¶é’Ÿ
        .web    (4'd0         ),  // ä¸ä½¿ç”¨ç«¯å?2çš„å†™åŠŸèƒ½
        .addrb  (mem_addr[9:2]),  // I, 8,  è¯»åœ°å?
        .doutb  (mem_data     ),  // I, 32, å†™æ•°æ?
        .dinb   (32'd0        )   // ä¸ä½¿ç”¨ç«¯å?2çš„å†™åŠŸèƒ½
    );
//--------------------------{å„æ¨¡å—å®ä¾‹åŒ–}end----------------------------//
endmodule