
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109500                       # Number of seconds simulated
sim_ticks                                109499990802                       # Number of ticks simulated
final_tick                               636602053710                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163355                       # Simulator instruction rate (inst/s)
host_op_rate                                   204995                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2018421                       # Simulator tick rate (ticks/s)
host_mem_usage                               67371476                       # Number of bytes of host memory used
host_seconds                                 54250.32                       # Real time elapsed on the host
sim_insts                                  8862086736                       # Number of instructions simulated
sim_ops                                   11121034215                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1796992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       825856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1112704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      3626752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       826112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1806848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1793920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      3039488                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14867200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      6038528                       # Number of bytes written to this memory
system.physmem.bytes_written::total           6038528                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14039                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6452                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8693                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        28334                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         6454                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        14116                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        14015                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        23746                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                116150                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           47176                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                47176                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        43251                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16410887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        39744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7542065                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10161681                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        47927                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33121026                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        45589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      7544402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        43251                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     16500896                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        42082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16382832                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        43251                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     27757884                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               135773527                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        43251                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        39744                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46758                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        47927                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        45589                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        43251                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        42082                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        43251                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             351854                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          55146379                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               55146379                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          55146379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        43251                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16410887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        39744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7542065                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46758                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10161681                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        47927                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33121026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        45589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      7544402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        43251                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     16500896                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        42082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16382832                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        43251                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     27757884                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              190919906                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               262589907                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20682569                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16962925                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2024889                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8569693                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8091886                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2123405                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91231                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    197462537                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117558138                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20682569                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10215291                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25863201                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5740762                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      10566432                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12164061                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2011009                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    237575310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.604990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.951063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       211712109     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2801405      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3241708      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1783719      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2067501      0.87%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1127854      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          769873      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2003043      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12068098      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    237575310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078764                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.447687                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       195877735                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     12181462                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25658285                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       193651                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3664171                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3355001                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18970                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143499013                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        94168                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3664171                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       196180836                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4345143                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6977842                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25560182                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       847130                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143412600                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          212                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        225531                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       390011                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    199311287                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667765058                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667765058                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170291697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29019563                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37443                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20828                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2264400                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13687071                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7458394                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       196637                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1653660                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143194819                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37531                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135346061                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       188174                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17838654                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41251795                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4082                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    237575310                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.569698                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.260303                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    180531246     75.99%     75.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22958323      9.66%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12319614      5.19%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8532858      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7457477      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3820950      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       914091      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       595276      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       445475      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    237575310                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          35567     12.23%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        123893     42.59%     54.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       131425     45.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113291157     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2118254      1.57%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12514634      9.25%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7405432      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135346061                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.515428                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             290885                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002149                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508746488                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161072290                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133114725                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135636946                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       342340                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2403389                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          862                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1289                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       157723                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8292                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         1370                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3664171                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3845615                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       148858                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143232467                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62688                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13687071                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7458394                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20823                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        103558                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1289                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1175839                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1134382                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2310221                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133364142                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11755975                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1981916                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  117                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19159778                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18661503                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7403803                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.507880                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133116703                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133114725                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79128979                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        207222615                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.506930                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381855                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122687897                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20545968                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33449                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2036492                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    233911139                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.524506                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.342729                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    183788609     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23244875      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9738344      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5857829      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4050558      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2617949      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1355496      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1091938      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2165541      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    233911139                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122687897                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18584353                       # Number of memory references committed
system.switch_cpus0.commit.loads             11283682                       # Number of loads committed
system.switch_cpus0.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17558823                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110607969                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2496074                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2165541                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           374978787                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290131987                       # The number of ROB writes
system.switch_cpus0.timesIdled                3024403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25014597                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122687897                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.625899                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.625899                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380822                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380822                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       601617446                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184759622                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133937000                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33418                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus1.numCycles               262589907                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23538359                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19598146                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2135996                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8989075                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8612491                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2532349                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99136                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    204746781                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129104786                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23538359                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11144840                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26913915                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5948364                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      10226713                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         12712311                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2042137                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    245680417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.645857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.017551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       218766502     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1650912      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2082979      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3310738      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1388734      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1786788      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         2080502      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          952646      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13660616      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    245680417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089639                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491659                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       203540738                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     11548403                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26786029                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        12871                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3792374                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3582822                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          622                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157822891                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3057                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3792374                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       203746757                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         658661                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     10313350                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26592779                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       576489                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156854258                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          130                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83534                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       401646                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    219076618                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    729415376                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    729415376                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    183386276                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        35690314                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37951                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19765                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2026871                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14689453                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7681931                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        86755                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1738682                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153156968                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38091                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146954928                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       146867                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18531496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37709885                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1408                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    245680417                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.598155                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.320079                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    183415088     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     28392575     11.56%     86.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11617869      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6505940      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8815793      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2715169      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2668799      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1436488      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       112696      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    245680417                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1011164     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        138482     10.81%     89.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       131002     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123803670     84.25%     84.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2009071      1.37%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18186      0.01%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13464994      9.16%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7659007      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146954928                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.559637                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1280648                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008715                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    541017787                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171727248                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143135987                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148235576                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       109770                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2770179                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          698                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       107882                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3792374                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         500476                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63201                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153195068                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       120625                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14689453                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7681931                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19765                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         55305                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           68                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          698                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1264138                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1202570                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2466708                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144399278                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13246352                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2555649                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20904680                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20423884                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7658328                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549904                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143136416                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143135987                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85763166                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        230376703                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.545093                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372274                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106690313                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    131467483                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21728197                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36683                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2154244                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    241888043                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.543506                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.363601                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    186247660     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28198594     11.66%     88.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10235445      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5102614      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4665626      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1957637      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1940493      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       923282      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2616692      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    241888043                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106690313                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     131467483                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19493318                       # Number of memory references committed
system.switch_cpus1.commit.loads             11919274                       # Number of loads committed
system.switch_cpus1.commit.membars              18300                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19056184                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        118363287                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2714796                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2616692                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           392466290                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310183771                       # The number of ROB writes
system.switch_cpus1.timesIdled                3103191                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               16909490                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106690313                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            131467483                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106690313                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.461235                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.461235                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.406300                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.406300                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       649728719                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200006949                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145959877                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36652                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus2.numCycles               262589907                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21323439                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17448094                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2085089                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8873232                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8400506                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2204149                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95114                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    205468052                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             119217563                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21323439                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10604655                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24897476                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5679174                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5557229                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12568911                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2086336                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    239489738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.611304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.952503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       214592262     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1165623      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1850373      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2499411      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2567846      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2174456      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1210756      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1803889      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11625122      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    239489738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081204                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.454007                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       203357047                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7686473                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24851353                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        28258                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3566605                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3508883                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     146286743                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1971                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3566605                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       203916247                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1515245                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4881512                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24326932                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1283195                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     146230705                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          182                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        188774                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       551768                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    204069108                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    680268626                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    680268626                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177100337                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26968754                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36486                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19075                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3812277                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13689468                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7419282                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        87577                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1746290                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         146048941                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36615                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138773705                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        19142                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     16009000                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     38244103                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1504                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    239489738                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579456                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270661                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    180758230     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24153773     10.09%     85.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12238855      5.11%     90.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9233240      3.86%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7242372      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2925951      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1847172      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       960933      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       129212      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    239489738                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          25587     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         84490     36.57%     47.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       120950     52.35%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116715365     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2070187      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17407      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12574744      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7396002      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138773705                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528481                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             231027                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001665                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    517287317                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    162095118                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    136694152                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     139004732                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       280668                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2184348                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          565                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       100127                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3566605                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1205443                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       125710                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    146085701                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        56689                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13689468                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7419282                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19079                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        106169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          565                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1215282                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1168256                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2383538                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    136860679                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11836656                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1913026                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  145                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19232370                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19454740                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7395714                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521196                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             136694384                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            136694152                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         78472866                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        211411212                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520561                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371186                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103237921                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127033116                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19052591                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35111                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2111432                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    235923133                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538451                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.387035                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    183815334     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25821476     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9758938      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4654147      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3919124      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2251783      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1966178      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       890380      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2845773      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    235923133                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103237921                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127033116                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18824275                       # Number of memory references committed
system.switch_cpus2.commit.loads             11505120                       # Number of loads committed
system.switch_cpus2.commit.membars              17516                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18318416                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114455294                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2615893                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2845773                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           379162352                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          295738075                       # The number of ROB writes
system.switch_cpus2.timesIdled                3113980                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               23100169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103237921                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127033116                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103237921                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.543541                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.543541                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393153                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393153                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       615995843                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190418415                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      135624537                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35080                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus3.numCycles               262589907                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19493853                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17590098                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1022629                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7241916                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         6969262                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1077344                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        45061                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    206716988                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122595407                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19493853                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      8046606                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24244060                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        3216428                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      13707633                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11863358                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1027490                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    246836967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.582708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.900529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       222592907     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          864737      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1767536      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          746911      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         4028973      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3588455      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          693419      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1457481      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11096548      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    246836967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074237                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.466870                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       205317903                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     15119357                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24155109                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        76822                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       2167771                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1711264                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          515                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     143766286                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2829                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       2167771                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       205545072                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       13299798                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1082771                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24023880                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       717668                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     143690436                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          276                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        325452                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       252853                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         5872                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    168699119                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    676786180                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    676786180                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    149646258                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        19052850                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16684                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8427                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1748676                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     33906534                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     17148744                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       155779                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       830726                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         143413817                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16736                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        137878811                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        76355                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     11070245                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     26559014                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           94                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    246836967                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.558583                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.353901                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    197664425     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     14822723      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12103968      4.90%     90.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      5243181      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6597395      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      6341987      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3601511      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       284188      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       177589      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    246836967                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         348794     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2694827     86.32%     97.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        78117      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     86497175     62.73%     62.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1204869      0.87%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8256      0.01%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     33059188     23.98%     87.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     17109323     12.41%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     137878811                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.525073                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            3121738                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022641                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    525792682                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    154504382                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    136696609                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     141000549                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       247017                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1311995                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          527                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         3590                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       105909                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        12177                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       2167771                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       12844231                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       207732                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    143430640                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1308                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     33906534                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     17148744                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8428                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        137894                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           80                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         3590                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       595161                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       605212                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1200373                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    136908085                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     32948063                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       970726                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   87                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            50055806                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17939895                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          17107743                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521376                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             136700349                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            136696609                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         73840839                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        145616293                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520571                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507092                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    111072650                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    130529163                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     12916913                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16642                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1045035                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    244669196                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533492                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.355694                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    197275074     80.63%     80.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     17343201      7.09%     87.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8119198      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      8008613      3.27%     94.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      2193175      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      9261864      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       698457      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       507947      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      1261667      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    244669196                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    111072650                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     130529163                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              49637374                       # Number of memory references committed
system.switch_cpus3.commit.loads             32594539                       # Number of loads committed
system.switch_cpus3.commit.membars               8308                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17237162                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        116071996                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1264458                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      1261667                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           386853267                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          289060118                       # The number of ROB writes
system.switch_cpus3.timesIdled                4496882                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               15752940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          111072650                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            130529163                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    111072650                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.364128                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.364128                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.422989                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.422989                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       676822371                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      158744874                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      171182097                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16616                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus4.numCycles               262589907                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        23540206                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19599517                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2137647                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8989407                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8615208                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2532821                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        99480                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    204771669                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             129115743                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           23540206                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     11148029                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             26917885                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5950339                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      10184442                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines         12715518                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2043495                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    245667332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.645950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.017677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       218749447     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1651701      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2084798      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3312686      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1386622      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1787111      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         2079878      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          952584      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        13662505      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    245667332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089646                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491701                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       203568302                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     11503902                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         26789819                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        12614                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3792693                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3583320                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          631                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     157834776                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2730                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3792693                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       203773941                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         656979                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles     10271815                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         26596749                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       575148                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     156864831                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          140                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         82643                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       401451                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    219091917                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    729468523                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    729468523                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    183390005                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        35701900                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        37999                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        19813                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2020723                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     14691043                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7681311                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        85941                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1736836                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         153163134                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        38135                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        146962944                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       146914                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     18534836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     37706498                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1452                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    245667332                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.598219                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.320152                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    183400771     74.65%     74.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     28391407     11.56%     86.21% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11618617      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      6506189      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8816291      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2715102      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2670448      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1435682      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       112825      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    245667332                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu        1011933     78.98%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        138368     10.80%     89.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       131002     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    123813393     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2009210      1.37%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        18186      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     13463832      9.16%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7658323      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     146962944                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.559667                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            1281303                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008719                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    541021434                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    171736796                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    143143480                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     148244247                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       108965                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2771545                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          694                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       107126                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3792693                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         499477                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        62924                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    153201276                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts       120686                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     14691043                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7681311                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        19813                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         54963                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           67                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          694                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1264809                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1203239                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2468048                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    144407276                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     13245532                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2555665                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            20903395                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        20425184                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7657863                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.549935                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             143143779                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            143143480                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         85768812                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        230392516                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.545122                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372273                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    106692447                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    131470109                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21731774                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        36683                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2155887                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    241874639                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.543546                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.363667                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    186234189     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     28199628     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2     10233516      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5102227      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4666532      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1958114      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1939637      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       924120      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2616676      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    241874639                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    106692447                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     131470109                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              19493683                       # Number of memory references committed
system.switch_cpus4.commit.loads             11919498                       # Number of loads committed
system.switch_cpus4.commit.membars              18300                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          19056574                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        118365631                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2714846                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2616676                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           392459105                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          310196484                       # The number of ROB writes
system.switch_cpus4.timesIdled                3105240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               16922575                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          106692447                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            131470109                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    106692447                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.461186                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.461186                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.406308                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.406308                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       649762635                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      200021359                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      145968835                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         36652                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus5.numCycles               262589907                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20699755                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16975977                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2024028                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8575209                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8097485                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2124158                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        91157                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    197565959                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             117652605                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20699755                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10221643                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             25883127                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5740834                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles      10533140                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12169239                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2010173                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    237666311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.605252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.951496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       211783184     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         2804838      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         3242645      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         1783842      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         2070467      0.87%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1128375      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          769120      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         2002921      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12080919      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    237666311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078829                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.448047                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       195978315                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     12151006                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         25678184                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles       193673                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3665127                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3358931                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        18958                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     143617453                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        93948                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3665127                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       196281855                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        4256799                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      7036387                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         25579685                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       846452                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     143530491                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          215                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        223952                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       390532                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    199468967                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    668311576                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    668311576                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    170421609                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        29047345                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        37507                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        20882                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2266782                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13694289                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7465188                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       197422                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1657954                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         143311633                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        37581                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        135450815                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       187577                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17861784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     41307704                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         4108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    237666311                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.569920                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.260536                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    180583781     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     22967185      9.66%     85.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12332070      5.19%     90.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8538381      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7464154      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      3823737      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       915972      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       595034      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       445997      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    237666311                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          35439     12.19%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        124042     42.66%     54.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       131264     45.15%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    113380507     83.71%     83.71% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2119790      1.56%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16597      0.01%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12521283      9.24%     94.53% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7412638      5.47%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     135450815                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.515826                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             290745                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002146                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    509046262                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    161212268                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    133218898                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     135741560                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       342260                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2401991                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          881                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1273                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       158940                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8299                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked         1344                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3665127                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3755312                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       148718                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    143349330                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        62517                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13694289                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7465188                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        20860                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        103994                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1273                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1174928                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1134839                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2309767                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    133467169                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11761675                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1983645                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  116                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            19172622                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18676324                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7410947                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.508272                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             133220904                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            133218898                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         79185504                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        207387785                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.507327                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.381823                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    100076268                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    122781565                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20569231                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        33473                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2035677                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    234001184                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.524705                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.342982                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    183843463     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     23259702      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9745557      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5861008      2.50%     95.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4054108      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2619899      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1357371      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1093036      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2167040      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    234001184                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    100076268                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     122781565                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18598538                       # Number of memory references committed
system.switch_cpus5.commit.loads             11292292                       # Number of loads committed
system.switch_cpus5.commit.membars              16700                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17572264                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        110692406                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2497993                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2167040                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           375184264                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          290366802                       # The number of ROB writes
system.switch_cpus5.timesIdled                3025028                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               24923596                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          100076268                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            122781565                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    100076268                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.623898                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.623898                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.381112                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.381112                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       602073490                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      184900275                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      134043563                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         33442                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus6.numCycles               262589907                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        20665581                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16949193                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2022272                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8570145                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8084607                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2121948                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        91093                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    197315123                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             117465833                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           20665581                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10206555                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             25842560                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5734205                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      10718879                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12153719                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2008313                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    237555896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.604590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.950506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       211713336     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2798770      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3238257      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         1781409      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2067023      0.87%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1127888      0.47%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          768658      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1999524      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        12061031      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    237555896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078699                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.447336                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       195729592                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     12334479                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         25638247                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       193123                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3660449                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3352020                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        18886                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     143393879                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        93920                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3660449                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       196032152                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        4350567                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      7125185                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         25540285                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       847252                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     143307115                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          222                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        225001                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       390776                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    199165380                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    667283563                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    667283563                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    170173544                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        28991836                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        37622                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        21022                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2259456                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13678302                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7453236                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       196390                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1650143                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         143091077                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        37678                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        135249725                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       187855                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17829752                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     41229786                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4252                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    237555896                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.569339                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.260035                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    180550762     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     22947703      9.66%     85.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12311760      5.18%     90.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8517638      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7454917      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3819057      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       913385      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       595067      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       445607      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    237555896                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35315     12.17%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        123578     42.60%     54.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       131173     45.22%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    113209531     83.70%     83.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2116302      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16572      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12506904      9.25%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7400416      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     135249725                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.515061                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             290066                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002145                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    508533267                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    160959796                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    133017637                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     135539791                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       340545                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2402438                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          830                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1294                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       157623                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         8291                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked         1191                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3660449                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3852785                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       149711                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    143128878                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        60858                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13678302                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7453236                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        20985                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        103623                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1294                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1175127                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1133114                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2308241                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    133266735                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11745873                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1982990                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  123                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            19144586                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18647264                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7398713                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.507509                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             133019576                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            133017637                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         79067162                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        207079938                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506560                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381820                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     99930649                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    122602823                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20527407                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        33426                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2034001                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    233895447                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.524178                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.342361                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    183807978     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     23227613      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9732664      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5852852      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4048323      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2616660      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1354622      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1090878      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2163857      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    233895447                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     99930649                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     122602823                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18571477                       # Number of memory references committed
system.switch_cpus6.commit.loads             11275864                       # Number of loads committed
system.switch_cpus6.commit.membars              16676                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17546646                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        110531260                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2494340                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2163857                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           374861144                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          289920978                       # The number of ROB writes
system.switch_cpus6.timesIdled                3021344                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               25034011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           99930649                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            122602823                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     99930649                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.627721                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.627721                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.380558                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.380558                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       601176759                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      184625203                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      133831564                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         33396                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus7.numCycles               262589907                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20347013                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16640577                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1983961                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8406895                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8023396                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2092587                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        88133                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    197384709                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             115488756                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20347013                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10115983                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24198651                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5770571                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5340810                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12136181                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1997928                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    230667459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.611712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.961207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       206468808     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1313753      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2072400      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3299442      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1365057      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1524632      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1631957      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1061216      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11930194      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    230667459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077486                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.439807                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       195564680                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7175394                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24123862                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        60693                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3742829                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3336033                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          461                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     141016076                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2843                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3742829                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       195862452                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1832453                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4480873                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23890614                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       858225                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     140931757                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        24487                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        239863                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       321653                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        44835                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    195669032                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    655620698                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    655620698                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    167029528                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        28639500                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        35789                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19633                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2575850                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13418506                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7217629                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       217124                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1639066                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         140738621                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        35894                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        133195296                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       165644                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     17788218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     39788304                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3323                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    230667459                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.577434                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.269769                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    174502175     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     22544710      9.77%     85.42% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12327840      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8403777      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7856347      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2258950      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1763872      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       598099      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       411689      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    230667459                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          30990     12.58%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         95020     38.57%     51.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       120366     48.85%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    111579913     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2107948      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16150      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12309259      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7182026      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     133195296                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.507237                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             246376                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001850                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    497470071                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    158564188                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    131061907                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     133441672                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       402041                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2394445                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          367                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1484                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       209547                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         8312                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3742829                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1179142                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       119128                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    140774655                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        58197                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13418506                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7217629                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19623                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         87596                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1484                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1159269                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1133192                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2292461                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    131305605                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11576016                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1889691                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  140                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18756257                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18479272                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7180241                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.500041                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             131062784                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            131061907                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         76625907                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        200192099                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.499113                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382762                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     98112146                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    120260637                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     20514310                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        32571                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2025830                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    226924630                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.529959                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.383224                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    178106407     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     23642261     10.42%     88.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9205443      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4956905      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3711955      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2073370      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1280441      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1143325      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2804523      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    226924630                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     98112146                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     120260637                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18032141                       # Number of memory references committed
system.switch_cpus7.commit.loads             11024059                       # Number of loads committed
system.switch_cpus7.commit.membars              16250                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17262812                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        108363963                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2443094                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2804523                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           364894404                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          285292959                       # The number of ROB writes
system.switch_cpus7.timesIdled                3186732                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               31922448                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           98112146                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            120260637                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     98112146                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.676426                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.676426                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.373633                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.373633                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       592112877                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      181677483                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      131535660                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         32542                       # number of misc regfile writes
system.l20.replacements                         14078                       # number of replacements
system.l20.tagsinuse                      4095.474664                       # Cycle average of tags in use
system.l20.total_refs                          406219                       # Total number of references to valid blocks.
system.l20.sampled_refs                         18174                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.351656                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           83.076221                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.728926                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2806.898270                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1197.771247                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.020282                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001887                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.685278                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.292425                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999872                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        41938                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  41939                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           23750                       # number of Writeback hits
system.l20.Writeback_hits::total                23750                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          156                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  156                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        42094                       # number of demand (read+write) hits
system.l20.demand_hits::total                   42095                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        42094                       # number of overall hits
system.l20.overall_hits::total                  42095                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14035                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14072                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            4                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14039                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14076                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14039                       # number of overall misses
system.l20.overall_misses::total                14076                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     32211044                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7035001279                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7067212323                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      2526352                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      2526352                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     32211044                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7037527631                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7069738675                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     32211044                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7037527631                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7069738675                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        55973                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              56011                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        23750                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            23750                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          160                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              160                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        56133                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               56171                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        56133                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              56171                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.250746                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.251236                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.025000                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.025000                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.250102                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.250592                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.250102                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.250592                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 870568.756757                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 501246.973922                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 502218.044557                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       631588                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       631588                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 870568.756757                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 501284.110763                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 502254.807829                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 870568.756757                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 501284.110763                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 502254.807829                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                8510                       # number of writebacks
system.l20.writebacks::total                     8510                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14035                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14072                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            4                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14039                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14076                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14039                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14076                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     29553995                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6026726651                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6056280646                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      2239152                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      2239152                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     29553995                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6028965803                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6058519798                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     29553995                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6028965803                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6058519798                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.250746                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.251236                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.025000                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.025000                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.250102                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.250592                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.250102                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.250592                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 798756.621622                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 429406.957677                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 430378.101620                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       559788                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       559788                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 798756.621622                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 429444.105919                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 430414.876243                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 798756.621622                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 429444.105919                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 430414.876243                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6486                       # number of replacements
system.l21.tagsinuse                      4095.179748                       # Cycle average of tags in use
system.l21.total_refs                          290339                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10582                       # Sample count of references to valid blocks.
system.l21.avg_refs                         27.437063                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          121.085533                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.240297                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2267.248544                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1691.605374                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.029562                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003721                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.553527                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.412990                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999800                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        30988                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30990                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9854                       # number of Writeback hits
system.l21.Writeback_hits::total                 9854                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          219                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  219                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        31207                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31209                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        31207                       # number of overall hits
system.l21.overall_hits::total                  31209                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6452                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6486                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6452                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6486                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6452                       # number of overall misses
system.l21.overall_misses::total                 6486                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     51419815                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3012905408                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3064325223                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     51419815                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3012905408                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3064325223                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     51419815                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3012905408                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3064325223                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        37440                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              37476                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9854                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9854                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          219                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              219                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        37659                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               37695                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        37659                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              37695                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.944444                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.172329                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.173071                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.944444                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.171327                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.172065                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.944444                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.171327                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.172065                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1512347.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 466972.319901                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 472452.239130                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1512347.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 466972.319901                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 472452.239130                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1512347.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 466972.319901                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 472452.239130                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3801                       # number of writebacks
system.l21.writebacks::total                     3801                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6452                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6486                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6452                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6486                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6452                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6486                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     48971115                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2548967305                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2597938420                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     48971115                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2548967305                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2597938420                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     48971115                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2548967305                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2597938420                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.172329                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.173071                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.944444                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.171327                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.172065                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.944444                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.171327                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.172065                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1440326.911765                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 395066.228301                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 400545.547333                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 1440326.911765                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 395066.228301                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 400545.547333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 1440326.911765                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 395066.228301                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 400545.547333                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8736                       # number of replacements
system.l22.tagsinuse                      4095.365887                       # Cycle average of tags in use
system.l22.total_refs                          305308                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12831                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.794560                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.914290                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.969857                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2512.574814                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1491.906925                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019266                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002922                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.613422                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.364235                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        33353                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  33355                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10347                       # number of Writeback hits
system.l22.Writeback_hits::total                10347                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          158                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  158                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        33511                       # number of demand (read+write) hits
system.l22.demand_hits::total                   33513                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        33511                       # number of overall hits
system.l22.overall_hits::total                  33513                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8694                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8734                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8694                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8734                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8694                       # number of overall misses
system.l22.overall_misses::total                 8734                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     40022555                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3912837623                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3952860178                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     40022555                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3912837623                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3952860178                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     40022555                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3912837623                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3952860178                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        42047                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              42089                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10347                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10347                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          158                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              158                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        42205                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               42247                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        42205                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              42247                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.206769                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.207513                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.205995                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.206737                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.205995                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.206737                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1000563.875000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 450061.838394                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 452583.029311                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1000563.875000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 450061.838394                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 452583.029311                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1000563.875000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 450061.838394                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 452583.029311                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4596                       # number of writebacks
system.l22.writebacks::total                     4596                       # number of writebacks
system.l22.ReadReq_mshr_hits::switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.l22.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l22.demand_mshr_hits::switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l22.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l22.overall_mshr_hits::switch_cpus2.data            1                       # number of overall MSHR hits
system.l22.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8693                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8733                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8693                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8733                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8693                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8733                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     37150555                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3287559365                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3324709920                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     37150555                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3287559365                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3324709920                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     37150555                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3287559365                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3324709920                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.206745                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.207489                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.205971                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.206713                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.205971                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.206713                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 928763.875000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 378184.673300                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 380706.506355                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 928763.875000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 378184.673300                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 380706.506355                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 928763.875000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 378184.673300                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 380706.506355                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         28375                       # number of replacements
system.l23.tagsinuse                      4095.907843                       # Cycle average of tags in use
system.l23.total_refs                          391645                       # Total number of references to valid blocks.
system.l23.sampled_refs                         32471                       # Sample count of references to valid blocks.
system.l23.avg_refs                         12.061378                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           10.096985                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     4.398898                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3345.887692                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           735.524268                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.002465                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001074                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.816867                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.179571                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        51968                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  51969                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           21236                       # number of Writeback hits
system.l23.Writeback_hits::total                21236                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           80                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   80                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        52048                       # number of demand (read+write) hits
system.l23.demand_hits::total                   52049                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        52048                       # number of overall hits
system.l23.overall_hits::total                  52049                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        28334                       # number of ReadReq misses
system.l23.ReadReq_misses::total                28375                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        28334                       # number of demand (read+write) misses
system.l23.demand_misses::total                 28375                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        28334                       # number of overall misses
system.l23.overall_misses::total                28375                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     33205923                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data  14880984227                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total    14914190150                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     33205923                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data  14880984227                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total     14914190150                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     33205923                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data  14880984227                       # number of overall miss cycles
system.l23.overall_miss_latency::total    14914190150                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        80302                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              80344                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        21236                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            21236                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           80                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               80                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        80382                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               80424                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        80382                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              80424                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.352843                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.353169                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.352492                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.352818                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.352492                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.352818                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 809900.560976                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 525198.850392                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 525610.225551                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 809900.560976                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 525198.850392                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 525610.225551                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 809900.560976                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 525198.850392                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 525610.225551                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                5201                       # number of writebacks
system.l23.writebacks::total                     5201                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        28334                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           28375                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        28334                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            28375                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        28334                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           28375                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     30259660                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data  12845477405                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total  12875737065                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     30259660                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data  12845477405                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total  12875737065                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     30259660                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data  12845477405                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total  12875737065                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.352843                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.353169                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.352492                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.352818                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.352492                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.352818                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 738040.487805                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 453359.123491                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 453770.469251                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 738040.487805                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 453359.123491                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 453770.469251                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 738040.487805                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 453359.123491                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 453770.469251                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          6493                       # number of replacements
system.l24.tagsinuse                      4095.180962                       # Cycle average of tags in use
system.l24.total_refs                          290318                       # Total number of references to valid blocks.
system.l24.sampled_refs                         10589                       # Sample count of references to valid blocks.
system.l24.avg_refs                         27.416942                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          121.090127                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    17.533577                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2267.875495                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1688.681763                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.029563                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.004281                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.553681                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.412276                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999800                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        30968                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  30970                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            9853                       # number of Writeback hits
system.l24.Writeback_hits::total                 9853                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          218                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  218                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        31186                       # number of demand (read+write) hits
system.l24.demand_hits::total                   31188                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        31186                       # number of overall hits
system.l24.overall_hits::total                  31188                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         6454                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 6493                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         6454                       # number of demand (read+write) misses
system.l24.demand_misses::total                  6493                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         6454                       # number of overall misses
system.l24.overall_misses::total                 6493                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     53396110                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   2997639449                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     3051035559                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     53396110                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   2997639449                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      3051035559                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     53396110                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   2997639449                       # number of overall miss cycles
system.l24.overall_miss_latency::total     3051035559                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           41                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        37422                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              37463                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         9853                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             9853                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          218                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              218                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           41                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        37640                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               37681                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           41                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        37640                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              37681                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.172465                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.173318                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.171467                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.172315                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.171467                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.172315                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1369131.025641                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 464462.263557                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 469896.127984                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1369131.025641                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 464462.263557                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 469896.127984                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1369131.025641                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 464462.263557                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 469896.127984                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                3801                       # number of writebacks
system.l24.writebacks::total                     3801                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         6454                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            6493                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         6454                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             6493                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         6454                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            6493                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     50594077                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   2533990534                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   2584584611                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     50594077                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   2533990534                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   2584584611                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     50594077                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   2533990534                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   2584584611                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.172465                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.173318                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.171467                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.172315                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.171467                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.172315                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1297284.025641                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 392623.262163                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 398057.078546                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1297284.025641                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 392623.262163                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 398057.078546                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1297284.025641                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 392623.262163                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 398057.078546                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         14156                       # number of replacements
system.l25.tagsinuse                      4095.477075                       # Cycle average of tags in use
system.l25.total_refs                          406246                       # Total number of references to valid blocks.
system.l25.sampled_refs                         18252                       # Sample count of references to valid blocks.
system.l25.avg_refs                         22.257616                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           82.939098                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     7.642037                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2809.582143                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1195.313797                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.020249                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001866                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.685933                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.291825                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999872                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        41948                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  41949                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           23768                       # number of Writeback hits
system.l25.Writeback_hits::total                23768                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          156                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  156                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        42104                       # number of demand (read+write) hits
system.l25.demand_hits::total                   42105                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        42104                       # number of overall hits
system.l25.overall_hits::total                  42105                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        14112                       # number of ReadReq misses
system.l25.ReadReq_misses::total                14149                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            4                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        14116                       # number of demand (read+write) misses
system.l25.demand_misses::total                 14153                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        14116                       # number of overall misses
system.l25.overall_misses::total                14153                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     33009171                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   6990709029                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     7023718200                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data      2637678                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total      2637678                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     33009171                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   6993346707                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      7026355878                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     33009171                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   6993346707                       # number of overall miss cycles
system.l25.overall_miss_latency::total     7026355878                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        56060                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              56098                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        23768                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            23768                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          160                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              160                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        56220                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               56258                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        56220                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              56258                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.251730                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.252219                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.025000                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.025000                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.251085                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.251573                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.251085                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.251573                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 892139.756757                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 495373.372236                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 496410.926567                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data 659419.500000                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total 659419.500000                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 892139.756757                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 495419.857396                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 496456.996962                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 892139.756757                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 495419.857396                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 496456.996962                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                8507                       # number of writebacks
system.l25.writebacks::total                     8507                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        14112                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           14149                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            4                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        14116                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            14153                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        14116                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           14153                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     30352146                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   5977032038                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   6007384184                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data      2350478                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total      2350478                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     30352146                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   5979382516                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   6009734662                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     30352146                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   5979382516                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   6009734662                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.251730                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.252219                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.025000                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.025000                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.251085                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.251573                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.251085                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.251573                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 820328.270270                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 423542.519700                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 424580.124673                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 587619.500000                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total 587619.500000                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 820328.270270                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 423589.013602                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 424626.203773                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 820328.270270                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 423589.013602                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 424626.203773                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         14053                       # number of replacements
system.l26.tagsinuse                      4095.478745                       # Cycle average of tags in use
system.l26.total_refs                          406239                       # Total number of references to valid blocks.
system.l26.sampled_refs                         18149                       # Sample count of references to valid blocks.
system.l26.avg_refs                         22.383547                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           82.847498                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     7.654178                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2796.670663                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1208.306406                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.020226                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001869                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.682781                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.294997                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999873                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        41944                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  41945                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           23763                       # number of Writeback hits
system.l26.Writeback_hits::total                23763                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          156                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  156                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        42100                       # number of demand (read+write) hits
system.l26.demand_hits::total                   42101                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        42100                       # number of overall hits
system.l26.overall_hits::total                  42101                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        14012                       # number of ReadReq misses
system.l26.ReadReq_misses::total                14048                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            3                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        14015                       # number of demand (read+write) misses
system.l26.demand_misses::total                 14051                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        14015                       # number of overall misses
system.l26.overall_misses::total                14051                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     29257320                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   7129609310                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     7158866630                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data      1505701                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total      1505701                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     29257320                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   7131115011                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      7160372331                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     29257320                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   7131115011                       # number of overall miss cycles
system.l26.overall_miss_latency::total     7160372331                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        55956                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              55993                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        23763                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            23763                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          159                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              159                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        56115                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               56152                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        56115                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              56152                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.250411                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.250889                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.018868                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.018868                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.249755                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.250232                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.249755                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.250232                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 812703.333333                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 508821.674993                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 509600.415006                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 501900.333333                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 501900.333333                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 812703.333333                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 508820.193436                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 509598.770977                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 812703.333333                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 508820.193436                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 509598.770977                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                8466                       # number of writebacks
system.l26.writebacks::total                     8466                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        14012                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           14048                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            3                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        14015                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            14051                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        14015                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           14051                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     26670291                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   6122671961                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   6149342252                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data      1290301                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total      1290301                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     26670291                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   6123962262                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   6150632553                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     26670291                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   6123962262                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   6150632553                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.250411                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.250889                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.018868                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.249755                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.250232                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.249755                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.250232                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 740841.416667                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 436959.175064                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 437737.916572                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 430100.333333                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 430100.333333                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 740841.416667                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 436957.706885                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 437736.285887                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 740841.416667                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 436957.706885                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 437736.285887                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         23785                       # number of replacements
system.l27.tagsinuse                      4095.577707                       # Cycle average of tags in use
system.l27.total_refs                          380543                       # Total number of references to valid blocks.
system.l27.sampled_refs                         27881                       # Sample count of references to valid blocks.
system.l27.avg_refs                         13.648829                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           37.297155                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    10.371580                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2641.743925                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1406.165046                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009106                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002532                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.644957                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.343302                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999897                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        47587                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  47588                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           14358                       # number of Writeback hits
system.l27.Writeback_hits::total                14358                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          130                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  130                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        47717                       # number of demand (read+write) hits
system.l27.demand_hits::total                   47718                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        47717                       # number of overall hits
system.l27.overall_hits::total                  47718                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        23745                       # number of ReadReq misses
system.l27.ReadReq_misses::total                23782                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        23746                       # number of demand (read+write) misses
system.l27.demand_misses::total                 23783                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        23746                       # number of overall misses
system.l27.overall_misses::total                23783                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     30321523                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data  12122387279                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total    12152708802                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       179420                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       179420                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     30321523                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data  12122566699                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total     12152888222                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     30321523                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data  12122566699                       # number of overall miss cycles
system.l27.overall_miss_latency::total    12152888222                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        71332                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              71370                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        14358                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            14358                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          131                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              131                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        71463                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               71501                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        71463                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              71501                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.332880                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.333221                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.007634                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.007634                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.332284                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.332625                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.332284                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.332625                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 819500.621622                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 510523.785176                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 511004.490875                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       179420                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       179420                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 819500.621622                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 510509.841615                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 510990.548795                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 819500.621622                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 510509.841615                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 510990.548795                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4294                       # number of writebacks
system.l27.writebacks::total                     4294                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        23745                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           23782                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        23746                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            23783                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        23746                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           23783                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     27662970                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data  10417110577                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total  10444773547                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       107620                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       107620                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     27662970                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data  10417218197                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total  10444881167                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     27662970                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data  10417218197                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total  10444881167                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.332880                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.333221                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.007634                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.007634                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.332284                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.332625                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.332284                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.332625                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 747647.837838                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 438707.541672                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 439188.190522                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       107620                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       107620                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 747647.837838                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 438693.598796                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 439174.249128                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 747647.837838                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 438693.598796                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 439174.249128                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               519.113344                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012172103                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1946484.813462                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.113344                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.059477                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.831912                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12164011                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12164011                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12164011                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12164011                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12164011                       # number of overall hits
system.cpu0.icache.overall_hits::total       12164011                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           50                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           50                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           50                       # number of overall misses
system.cpu0.icache.overall_misses::total           50                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     38248276                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38248276                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     38248276                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38248276                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     38248276                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38248276                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12164061                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12164061                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12164061                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12164061                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12164061                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12164061                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 764965.520000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 764965.520000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 764965.520000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 764965.520000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 764965.520000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 764965.520000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     32593010                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     32593010                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     32593010                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     32593010                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     32593010                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     32593010                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 857710.789474                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 857710.789474                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 857710.789474                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 857710.789474                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 857710.789474                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 857710.789474                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 56133                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172657344                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 56389                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3061.897604                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.815235                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.184765                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.913341                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.086659                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8579481                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8579481                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7259224                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7259224                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17670                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17670                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16709                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16709                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15838705                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15838705                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15838705                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15838705                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       191607                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       191607                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         5656                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5656                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       197263                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        197263                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       197263                       # number of overall misses
system.cpu0.dcache.overall_misses::total       197263                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  44777146876                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  44777146876                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   2261351012                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2261351012                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  47038497888                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47038497888                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  47038497888                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47038497888                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8771088                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8771088                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7264880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7264880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16709                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16709                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16035968                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16035968                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16035968                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16035968                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021845                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021845                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000779                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000779                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012301                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012301                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012301                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012301                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 233692.646281                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 233692.646281                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 399814.535361                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 399814.535361                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 238455.756467                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 238455.756467                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 238455.756467                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 238455.756467                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     15562964                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             90                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 172921.822222                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23750                       # number of writebacks
system.cpu0.dcache.writebacks::total            23750                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135634                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135634                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         5496                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5496                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       141130                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       141130                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       141130                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       141130                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        55973                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        55973                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          160                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          160                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        56133                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        56133                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        56133                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        56133                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9905940844                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9905940844                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     12661893                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     12661893                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9918602737                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9918602737                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9918602737                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9918602737                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003500                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003500                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003500                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003500                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 176977.129044                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 176977.129044                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 79136.831250                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79136.831250                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 176698.247680                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 176698.247680                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 176698.247680                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 176698.247680                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               489.647487                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014501221                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2066193.932790                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    34.647487                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.055525                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.784691                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12712263                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12712263                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12712263                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12712263                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12712263                       # number of overall hits
system.cpu1.icache.overall_hits::total       12712263                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           48                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.cpu1.icache.overall_misses::total           48                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     77418256                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     77418256                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     77418256                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     77418256                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     77418256                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     77418256                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12712311                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12712311                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12712311                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12712311                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12712311                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12712311                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 1612880.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1612880.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 1612880.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1612880.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 1612880.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1612880.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       811846                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs       811846                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     51876075                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     51876075                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     51876075                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     51876075                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     51876075                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     51876075                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1441002.083333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1441002.083333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1441002.083333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1441002.083333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1441002.083333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1441002.083333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 37659                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164751482                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 37915                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4345.285032                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.502777                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.497223                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912120                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087880                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10141907                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10141907                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7534815                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7534815                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19476                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19476                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18326                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17676722                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17676722                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17676722                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17676722                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        97019                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        97019                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2204                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2204                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        99223                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         99223                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        99223                       # number of overall misses
system.cpu1.dcache.overall_misses::total        99223                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13363339718                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13363339718                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    142658047                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    142658047                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13505997765                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13505997765                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13505997765                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13505997765                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10238926                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10238926                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7537019                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7537019                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18326                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18326                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17775945                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17775945                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17775945                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17775945                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009476                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009476                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000292                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000292                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005582                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005582                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005582                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005582                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 137739.408961                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 137739.408961                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 64726.881579                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64726.881579                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 136117.611491                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 136117.611491                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 136117.611491                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 136117.611491                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           20                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           10                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9854                       # number of writebacks
system.cpu1.dcache.writebacks::total             9854                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        59579                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        59579                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         1985                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1985                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        61564                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        61564                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        61564                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        61564                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        37440                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        37440                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          219                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          219                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        37659                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        37659                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        37659                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        37659                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5083086135                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5083086135                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     16014843                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     16014843                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5099100978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5099100978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5099100978                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5099100978                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003657                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003657                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002119                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002119                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002119                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002119                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 135766.189503                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 135766.189503                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 73127.136986                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73127.136986                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 135401.921931                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 135401.921931                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 135401.921931                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 135401.921931                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               516.250425                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1011264689                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1956024.543520                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.250425                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.066106                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.827324                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12568854                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12568854                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12568854                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12568854                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12568854                       # number of overall hits
system.cpu2.icache.overall_hits::total       12568854                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           57                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           57                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           57                       # number of overall misses
system.cpu2.icache.overall_misses::total           57                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     51605727                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     51605727                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     51605727                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     51605727                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     51605727                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     51605727                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12568911                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12568911                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12568911                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12568911                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12568911                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12568911                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 905363.631579                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 905363.631579                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 905363.631579                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 905363.631579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 905363.631579                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 905363.631579                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     40505009                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     40505009                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     40505009                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     40505009                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     40505009                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     40505009                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 964404.976190                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 964404.976190                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 964404.976190                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 964404.976190                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 964404.976190                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 964404.976190                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 42205                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166873510                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42461                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3930.041921                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.704478                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.295522                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912908                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087092                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8656861                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8656861                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7284530                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7284530                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18953                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18953                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17540                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17540                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15941391                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15941391                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15941391                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15941391                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       135269                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       135269                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          931                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       136200                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        136200                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       136200                       # number of overall misses
system.cpu2.dcache.overall_misses::total       136200                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  24940385508                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  24940385508                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     78533171                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     78533171                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25018918679                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25018918679                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25018918679                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25018918679                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8792130                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8792130                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7285461                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7285461                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17540                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17540                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16077591                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16077591                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16077591                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16077591                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015385                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015385                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000128                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008471                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008471                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008471                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008471                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 184376.209686                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 184376.209686                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84353.567132                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84353.567132                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 183692.501314                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 183692.501314                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 183692.501314                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 183692.501314                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10347                       # number of writebacks
system.cpu2.dcache.writebacks::total            10347                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        93222                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        93222                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          773                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          773                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        93995                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        93995                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        93995                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        93995                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        42047                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42047                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          158                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        42205                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        42205                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        42205                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        42205                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6158707757                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6158707757                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     10183504                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     10183504                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6168891261                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6168891261                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6168891261                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6168891261                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002625                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002625                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146471.989845                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 146471.989845                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64452.556962                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64452.556962                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 146164.939249                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 146164.939249                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 146164.939249                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 146164.939249                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     3                       # number of replacements
system.cpu3.icache.tagsinuse               580.694702                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1041446080                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1780249.709402                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    40.252250                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   540.442451                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.064507                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.866094                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.930600                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11863299                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11863299                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11863299                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11863299                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11863299                       # number of overall hits
system.cpu3.icache.overall_hits::total       11863299                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           59                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           59                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           59                       # number of overall misses
system.cpu3.icache.overall_misses::total           59                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     45721804                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     45721804                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     45721804                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     45721804                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     45721804                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     45721804                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11863358                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11863358                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11863358                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11863358                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11863358                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11863358                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 774945.830508                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 774945.830508                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 774945.830508                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 774945.830508                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 774945.830508                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 774945.830508                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           17                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           17                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     33643314                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     33643314                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     33643314                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     33643314                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     33643314                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     33643314                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 801031.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 801031.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 801031.285714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 801031.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 801031.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 801031.285714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 80382                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               449675537                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 80638                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5576.471850                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.908515                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.091485                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.437143                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.562857                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     31088983                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       31088983                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     17025682                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      17025682                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8320                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8320                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8308                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8308                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     48114665                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        48114665                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     48114665                       # number of overall hits
system.cpu3.dcache.overall_hits::total       48114665                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       289485                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       289485                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          294                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          294                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       289779                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        289779                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       289779                       # number of overall misses
system.cpu3.dcache.overall_misses::total       289779                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  72686575427                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  72686575427                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     30837140                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     30837140                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  72717412567                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  72717412567                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  72717412567                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  72717412567                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     31378468                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     31378468                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     17025976                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     17025976                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8308                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8308                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     48404444                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     48404444                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     48404444                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     48404444                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009226                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009226                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000017                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005987                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005987                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005987                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005987                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 251089.263440                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 251089.263440                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 104888.231293                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 104888.231293                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 250940.932804                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 250940.932804                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 250940.932804                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 250940.932804                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        21236                       # number of writebacks
system.cpu3.dcache.writebacks::total            21236                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       209183                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       209183                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          214                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          214                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       209397                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       209397                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       209397                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       209397                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        80302                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        80302                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           80                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           80                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        80382                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        80382                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        80382                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        80382                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  18675507376                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18675507376                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      5545019                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      5545019                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  18681052395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  18681052395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  18681052395                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  18681052395                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002559                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002559                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001661                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001661                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001661                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001661                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 232565.905905                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 232565.905905                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69312.737500                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69312.737500                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 232403.428566                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 232403.428566                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 232403.428566                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 232403.428566                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               494.471719                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1014504424                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2045371.822581                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    39.471719                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.063256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.792423                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12715466                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12715466                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12715466                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12715466                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12715466                       # number of overall hits
system.cpu4.icache.overall_hits::total       12715466                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           52                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           52                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           52                       # number of overall misses
system.cpu4.icache.overall_misses::total           52                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     78395011                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     78395011                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     78395011                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     78395011                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     78395011                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     78395011                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12715518                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12715518                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12715518                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12715518                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12715518                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12715518                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1507596.365385                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1507596.365385                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1507596.365385                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1507596.365385                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1507596.365385                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1507596.365385                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       171831                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs       171831                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     53866541                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     53866541                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     53866541                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     53866541                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     53866541                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     53866541                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1313818.073171                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1313818.073171                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1313818.073171                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1313818.073171                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1313818.073171                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1313818.073171                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 37640                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               164751700                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 37896                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4347.469390                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.506675                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.493325                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912135                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087865                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     10141973                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       10141973                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7534923                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7534923                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        19520                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        19520                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        18326                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        18326                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     17676896                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        17676896                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     17676896                       # number of overall hits
system.cpu4.dcache.overall_hits::total       17676896                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        96815                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        96815                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2237                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2237                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        99052                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         99052                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        99052                       # number of overall misses
system.cpu4.dcache.overall_misses::total        99052                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  13300288527                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  13300288527                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    143725302                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    143725302                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  13444013829                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  13444013829                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  13444013829                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  13444013829                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     10238788                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     10238788                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7537160                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7537160                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        19520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        19520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        18326                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        18326                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     17775948                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     17775948                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     17775948                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     17775948                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009456                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009456                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000297                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000297                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005572                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005572                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005572                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005572                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 137378.386893                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 137378.386893                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 64249.129191                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 64249.129191                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 135726.828625                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 135726.828625                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 135726.828625                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 135726.828625                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets        26364                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets         6591                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         9853                       # number of writebacks
system.cpu4.dcache.writebacks::total             9853                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        59393                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        59393                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         2019                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         2019                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        61412                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        61412                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        61412                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        61412                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        37422                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        37422                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          218                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          218                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        37640                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        37640                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        37640                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        37640                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5066592349                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5066592349                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     15898897                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     15898897                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5082491246                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5082491246                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5082491246                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5082491246                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003655                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003655                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002117                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002117                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 135390.742050                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 135390.742050                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 72930.720183                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 72930.720183                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 135028.991658                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 135028.991658                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 135028.991658                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 135028.991658                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               519.113566                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1012177280                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1946494.769231                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.113566                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          482                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.059477                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.772436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.831913                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12169188                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12169188                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12169188                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12169188                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12169188                       # number of overall hits
system.cpu5.icache.overall_hits::total       12169188                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     43816411                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     43816411                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     43816411                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     43816411                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     43816411                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     43816411                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12169239                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12169239                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12169239                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12169239                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12169239                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12169239                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 859145.313725                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 859145.313725                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 859145.313725                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 859145.313725                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 859145.313725                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 859145.313725                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     33403572                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     33403572                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     33403572                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     33403572                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     33403572                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     33403572                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 879041.368421                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 879041.368421                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 879041.368421                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 879041.368421                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 879041.368421                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 879041.368421                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 56220                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               172666754                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 56476                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               3057.347440                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.816314                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.183686                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.913345                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.086655                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8583305                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8583305                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7264760                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7264760                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        17708                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        17708                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16721                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16721                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15848065                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15848065                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15848065                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15848065                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       191563                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       191563                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         5668                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         5668                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       197231                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        197231                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       197231                       # number of overall misses
system.cpu5.dcache.overall_misses::total       197231                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  44466607933                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  44466607933                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data   2230590025                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   2230590025                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  46697197958                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  46697197958                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  46697197958                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  46697197958                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8774868                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8774868                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7270428                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7270428                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        17708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        17708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16721                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16721                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     16045296                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     16045296                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     16045296                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     16045296                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021831                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021831                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000780                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000780                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012292                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012292                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012292                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012292                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 232125.243043                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 232125.243043                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 393540.935956                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 393540.935956                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 236763.987193                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 236763.987193                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 236763.987193                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 236763.987193                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets     15368511                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets             85                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets 180806.011765                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        23768                       # number of writebacks
system.cpu5.dcache.writebacks::total            23768                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       135503                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       135503                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         5508                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         5508                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       141011                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       141011                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       141011                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       141011                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        56060                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        56060                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          160                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          160                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        56220                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        56220                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        56220                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        56220                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   9862846372                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   9862846372                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     12793998                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     12793998                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   9875640370                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   9875640370                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   9875640370                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   9875640370                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.006389                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.006389                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.003504                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.003504                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.003504                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.003504                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 175933.756190                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 175933.756190                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 79962.487500                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 79962.487500                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 175660.625578                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 175660.625578                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 175660.625578                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 175660.625578                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               518.227004                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1012161762                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1950215.341040                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    36.227004                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.058056                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.830492                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12153670                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12153670                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12153670                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12153670                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12153670                       # number of overall hits
system.cpu6.icache.overall_hits::total       12153670                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           49                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           49                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           49                       # number of overall misses
system.cpu6.icache.overall_misses::total           49                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     34248550                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     34248550                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     34248550                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     34248550                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     34248550                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     34248550                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12153719                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12153719                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12153719                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12153719                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12153719                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12153719                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst       698950                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total       698950                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst       698950                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total       698950                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst       698950                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total       698950                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     29630099                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     29630099                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     29630099                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     29630099                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     29630099                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     29630099                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 800813.486486                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 800813.486486                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 800813.486486                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 800813.486486                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 800813.486486                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 800813.486486                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 56115                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               172646217                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 56371                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3062.677919                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.817691                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.182309                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.913350                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.086650                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8573247                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8573247                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7254216                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7254216                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        17796                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17796                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16698                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16698                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15827463                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15827463                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15827463                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15827463                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       191430                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       191430                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         5629                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         5629                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       197059                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        197059                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       197059                       # number of overall misses
system.cpu6.dcache.overall_misses::total       197059                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  45210993255                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  45210993255                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   2167966113                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   2167966113                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  47378959368                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  47378959368                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  47378959368                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  47378959368                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8764677                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8764677                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7259845                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7259845                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        17796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16698                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16698                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     16024522                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     16024522                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     16024522                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     16024522                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021841                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021841                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000775                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000775                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012297                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012297                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012297                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012297                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 236175.067936                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 236175.067936                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 385142.318884                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 385142.318884                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 240430.324766                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 240430.324766                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 240430.324766                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 240430.324766                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets     13587182                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets             85                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 159849.200000                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        23763                       # number of writebacks
system.cpu6.dcache.writebacks::total            23763                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       135474                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       135474                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         5470                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         5470                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       140944                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       140944                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       140944                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       140944                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        55956                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        55956                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          159                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          159                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        56115                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        56115                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        56115                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        56115                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  10000630718                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  10000630718                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     11709609                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     11709609                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  10012340327                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  10012340327                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  10012340327                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  10012340327                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006384                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006384                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003502                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003502                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003502                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003502                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 178723.116699                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 178723.116699                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 73645.339623                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 73645.339623                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 178425.382286                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 178425.382286                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 178425.382286                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 178425.382286                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               526.494328                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1016594176                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1925367.757576                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    36.494328                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.058484                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.843741                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12136131                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12136131                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12136131                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12136131                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12136131                       # number of overall hits
system.cpu7.icache.overall_hits::total       12136131                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           50                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           50                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           50                       # number of overall misses
system.cpu7.icache.overall_misses::total           50                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     41026490                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     41026490                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     41026490                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     41026490                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     41026490                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     41026490                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12136181                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12136181                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12136181                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12136181                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12136181                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12136181                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 820529.800000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 820529.800000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 820529.800000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 820529.800000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 820529.800000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 820529.800000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     30721796                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     30721796                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     30721796                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     30721796                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     30721796                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     30721796                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 808468.315789                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 808468.315789                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 808468.315789                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 808468.315789                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 808468.315789                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 808468.315789                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 71463                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               181087668                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 71719                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2524.960861                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.158621                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.841379                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.914682                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.085318                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8417477                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8417477                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6974416                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6974416                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19439                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19439                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16271                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16271                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15391893                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15391893                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15391893                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15391893                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       182619                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       182619                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          795                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          795                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       183414                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        183414                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       183414                       # number of overall misses
system.cpu7.dcache.overall_misses::total       183414                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  41405207824                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  41405207824                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     68028801                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     68028801                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  41473236625                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  41473236625                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  41473236625                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  41473236625                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8600096                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8600096                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6975211                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6975211                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16271                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16271                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15575307                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15575307                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15575307                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15575307                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021235                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021235                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000114                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000114                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011776                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011776                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011776                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011776                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 226730.010700                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 226730.010700                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85570.818868                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85570.818868                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 226118.162327                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 226118.162327                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 226118.162327                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 226118.162327                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        14358                       # number of writebacks
system.cpu7.dcache.writebacks::total            14358                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       111287                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       111287                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          664                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          664                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       111951                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       111951                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       111951                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       111951                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        71332                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        71332                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          131                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        71463                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        71463                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        71463                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        71463                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  15446013099                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  15446013099                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8649265                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8649265                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  15454662364                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  15454662364                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  15454662364                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  15454662364                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008294                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008294                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004588                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004588                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004588                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004588                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 216536.941331                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 216536.941331                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66024.923664                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66024.923664                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 216261.035277                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 216261.035277                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 216261.035277                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 216261.035277                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
