
---------- Begin Simulation Statistics ----------
final_tick                                10668357500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    270                       # Simulator instruction rate (inst/s)
host_mem_usage                                7627216                       # Number of bytes of host memory used
host_op_rate                                      277                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26740.08                       # Real time elapsed on the host
host_tick_rate                                 266459                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7229977                       # Number of instructions simulated
sim_ops                                       7405282                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007125                       # Number of seconds simulated
sim_ticks                                  7125123125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.261969                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  264821                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               272276                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                361                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2245                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            269348                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2121                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2563                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              442                       # Number of indirect misses.
system.cpu.branchPred.lookups                  287179                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5343                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          416                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1691819                       # Number of instructions committed
system.cpu.committedOps                       1718558                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.360991                       # CPI: cycles per instruction
system.cpu.discardedOps                          6439                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             861260                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             56240                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           524556                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1730920                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297531                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.numCycles                          5686189                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1121334     65.25%     65.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                    784      0.05%     65.29% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::MemRead                  60590      3.53%     68.82% # Class of committed instruction
system.cpu.op_class_0::MemWrite                535850     31.18%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1718558                       # Class of committed instruction
system.cpu.quiesceCycles                      5714008                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3955269                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          265                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        494118                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              165225                       # Transaction distribution
system.membus.trans_dist::ReadResp             165490                       # Transaction distribution
system.membus.trans_dist::WriteReq              85168                       # Transaction distribution
system.membus.trans_dist::WriteResp             85168                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          113                       # Transaction distribution
system.membus.trans_dist::WriteClean               65                       # Transaction distribution
system.membus.trans_dist::CleanEvict               75                       # Transaction distribution
system.membus.trans_dist::ReadExReq                91                       # Transaction distribution
system.membus.trans_dist::ReadExResp               91                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            185                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            80                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       246784                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        246784                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           32                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       494111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       501361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       493568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       493568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 995319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        21376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7942                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        33166                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15839182                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744447                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000019                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004337                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744433    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              744447                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1239986734                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7284500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              341281                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1448750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4947480                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          994594640                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy             926500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       332615                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       332615                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3374                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5774                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       987136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       987136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       992910                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5302                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7942                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15802118                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1700351625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1354198459                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    824135000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       164864                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       164864                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81920                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81920                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       493568                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       493568                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       300214                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       300214    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       300214                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    682381750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    906240000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19398656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10551296                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18415616                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3702784                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       329728                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2295808                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1986741247                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    735830091                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2722571338                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1103745137                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1480858059                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2584603196                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3090486384                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2216688150                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5307174534                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12800                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11840                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11840                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          185                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          200                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1661726                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       134735                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1796460                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1661726                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1661726                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1661726                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       134735                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1796460                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10551296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           9984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10561280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        11392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5254272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       164864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              165020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          178                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              82098                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1480858059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1401239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1482259298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1598850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    735830091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            737428941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1598850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2216688150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1401239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2219688239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    246643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000356767750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           83                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           83                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              296791                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              87646                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      165020                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      82098                       # Number of write requests accepted
system.mem_ctrls.readBursts                    165020                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    82098                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    142                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5136                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5314536205                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  824390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9642583705                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32233.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58483.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       124                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   153832                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   76464                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                165020                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                82098                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  146095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    249                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    947.260591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   879.976701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   222.546025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          316      1.89%      1.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          338      2.03%      3.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          358      2.15%      6.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          193      1.16%      7.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          241      1.44%      8.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          221      1.32%      9.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          340      2.04%     12.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          250      1.50%     13.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14432     86.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16689                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           83                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1986.493976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    977.322429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             3      3.61%      3.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.20%      4.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           22     26.51%     31.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           41     49.40%     80.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      9.64%     90.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            8      9.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            83                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           83                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     989.144578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    892.301753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    188.442469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              3      3.61%      3.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           16     19.28%     22.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           64     77.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            83                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10552192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5254336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10561280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5254272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1480.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       737.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1482.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    737.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7125055625                       # Total gap between requests
system.mem_ctrls.avgGap                      28832.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10542272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         9920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        12480                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5241856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1479591554.426647186279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1392256.642582579982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1751548.679378084606                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 735686374.542475104332                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       164864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          178                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9635766685                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      6817020                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   8170190500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 122363952625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58446.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43698.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  45899946.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1493700.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3816874125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    385560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2925311375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9893069.944598                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2322893.572988                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5630625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11973750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7096959250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3571398250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       892175                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           892175                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       892175                       # number of overall hits
system.cpu.icache.overall_hits::total          892175                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          185                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            185                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          185                       # number of overall misses
system.cpu.icache.overall_misses::total           185                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8026875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8026875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8026875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8026875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       892360                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       892360                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       892360                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       892360                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000207                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000207                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000207                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000207                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43388.513514                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43388.513514                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43388.513514                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43388.513514                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          185                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          185                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          185                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          185                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7735875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7735875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7735875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7735875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000207                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000207                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000207                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000207                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41815.540541                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41815.540541                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41815.540541                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41815.540541                       # average overall mshr miss latency
system.cpu.icache.replacements                     20                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       892175                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          892175                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          185                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           185                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8026875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8026875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       892360                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       892360                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000207                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000207                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43388.513514                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43388.513514                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7735875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7735875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41815.540541                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41815.540541                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           314.750262                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              524651                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                20                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          26232.550000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   314.750262                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.614747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.614747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          322                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          241                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.628906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1784905                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1784905                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       100492                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           100492                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       100492                       # number of overall hits
system.cpu.dcache.overall_hits::total          100492                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          251                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            251                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          251                       # number of overall misses
system.cpu.dcache.overall_misses::total           251                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19133125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19133125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19133125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19133125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       100743                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       100743                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       100743                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       100743                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002491                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002491                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002491                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002491                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76227.589641                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76227.589641                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76227.589641                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76227.589641                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          113                       # number of writebacks
system.cpu.dcache.writebacks::total               113                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           80                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           80                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          171                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          171                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          171                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3609                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3609                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12518750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12518750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12518750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12518750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7847500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7847500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001697                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001697                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001697                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001697                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73209.064327                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73209.064327                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73209.064327                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73209.064327                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2174.425048                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2174.425048                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    168                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        61725                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           61725                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           85                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            85                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5741875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5741875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        61810                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        61810                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001375                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001375                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67551.470588                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67551.470588                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           80                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          361                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          361                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5436625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5436625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7847500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7847500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001294                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001294                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67957.812500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67957.812500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21738.227147                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21738.227147                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        38767                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          38767                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          166                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     13391250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13391250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        38933                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        38933                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004264                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004264                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80670.180723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80670.180723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           75                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3248                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3248                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7082125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7082125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002337                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002337                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77825.549451                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77825.549451                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       246784                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       246784                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2569145500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2569145500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10410.502707                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10410.502707                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        56711                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        56711                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       190073                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       190073                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2489365234                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2489365234                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13096.890321                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13096.890321                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.219863                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3952                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               233                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.961373                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.219863                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984804                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984804                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          432                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2377415                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2377415                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10668357500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10668508125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    270                       # Simulator instruction rate (inst/s)
host_mem_usage                                7627216                       # Number of bytes of host memory used
host_op_rate                                      277                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26740.22                       # Real time elapsed on the host
host_tick_rate                                 266463                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7229986                       # Number of instructions simulated
sim_ops                                       7405297                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007125                       # Number of seconds simulated
sim_ticks                                  7125273750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.259836                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  264822                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               272283                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                362                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2247                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            269348                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2121                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2563                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              442                       # Number of indirect misses.
system.cpu.branchPred.lookups                  287188                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5345                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          416                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1691828                       # Number of instructions committed
system.cpu.committedOps                       1718573                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.361116                       # CPI: cycles per instruction
system.cpu.discardedOps                          6446                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             861281                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             56240                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           524557                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1731113                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297520                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.numCycles                          5686430                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1121342     65.25%     65.25% # Class of committed instruction
system.cpu.op_class_0::IntMult                    784      0.05%     65.29% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.29% # Class of committed instruction
system.cpu.op_class_0::MemRead                  60596      3.53%     68.82% # Class of committed instruction
system.cpu.op_class_0::MemWrite                535850     31.18%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1718573                       # Class of committed instruction
system.cpu.quiesceCycles                      5714008                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3955317                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        494122                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              165225                       # Transaction distribution
system.membus.trans_dist::ReadResp             165492                       # Transaction distribution
system.membus.trans_dist::WriteReq              85168                       # Transaction distribution
system.membus.trans_dist::WriteResp             85168                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          114                       # Transaction distribution
system.membus.trans_dist::WriteClean               65                       # Transaction distribution
system.membus.trans_dist::CleanEvict               76                       # Transaction distribution
system.membus.trans_dist::ReadExReq                91                       # Transaction distribution
system.membus.trans_dist::ReadExResp               91                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            185                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            82                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       246784                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        246784                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           32                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       494117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       501367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       493568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       493568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 995325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        21568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7942                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        33358                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15839374                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744449                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000019                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004337                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744435    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              744449                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1239996609                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7284500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              341281                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1448750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4958980                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          994594640                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy             926500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163840                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       332615                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       332615                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3374                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5774                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       987136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       987136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       992910                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5302                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7942                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15802118                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1700351625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1354198459                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    824135000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       164864                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       164864                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81920                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81920                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       493568                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       493568                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       300214                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       300214    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       300214                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    682381750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    906240000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19398656                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10551296                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18415616                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3702784                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       329728                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2295808                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1986699248                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    735814536                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2722513784                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1103721804                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1480826754                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2584548559                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3090421052                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2216641290                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5307062343                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12800                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11840                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11840                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          185                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          200                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1661691                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       134732                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1796422                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1661691                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1661691                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1661691                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       134732                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1796422                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10551296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10561408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        11456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5254336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       164864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              165022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          179                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              82099                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1480826754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1419174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1482245928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1607798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    735814536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            737422334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1607798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2216641290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1419174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2219668262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    246643.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000356767750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           83                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           83                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              296796                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              87646                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      165022                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      82099                       # Number of write requests accepted
system.mem_ctrls.readBursts                    165022                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    82099                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    142                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5136                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5314536205                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  824400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9642636205                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32232.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58482.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       124                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   153834                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   76464                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                165022                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                82099                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  146095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    249                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    947.260591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   879.976701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   222.546025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          316      1.89%      1.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          338      2.03%      3.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          358      2.15%      6.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          193      1.16%      7.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          241      1.44%      8.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          221      1.32%      9.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          340      2.04%     12.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          250      1.50%     13.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14432     86.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16689                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           83                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1986.493976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    977.322429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             3      3.61%      3.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.20%      4.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           22     26.51%     31.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           41     49.40%     80.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      9.64%     90.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            8      9.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            83                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           83                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     989.144578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    892.301753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    188.442469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              3      3.61%      3.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           16     19.28%     22.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           64     77.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            83                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10552320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5254336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10561408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5254336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1480.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       737.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1482.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    737.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7125405625                       # Total gap between requests
system.mem_ctrls.avgGap                      28833.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10542272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        10048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        12480                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5241856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1479560276.543760776520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1410191.432995819952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1751511.652447037632                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 735670822.471908569336                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       164864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          179                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9635766685                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      6869520                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   8170190500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 122363952625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58446.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43477.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  45643522.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1493700.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3816874125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    385560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2925462000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9893069.944598                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2322893.572988                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5630625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11973750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7097109875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3571398250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       892187                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           892187                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       892187                       # number of overall hits
system.cpu.icache.overall_hits::total          892187                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          185                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            185                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          185                       # number of overall misses
system.cpu.icache.overall_misses::total           185                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8026875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8026875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8026875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8026875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       892372                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       892372                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       892372                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       892372                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000207                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000207                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000207                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000207                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43388.513514                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43388.513514                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43388.513514                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43388.513514                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          185                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          185                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          185                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          185                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7735875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7735875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7735875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7735875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000207                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000207                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000207                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000207                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41815.540541                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41815.540541                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41815.540541                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41815.540541                       # average overall mshr miss latency
system.cpu.icache.replacements                     20                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       892187                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          892187                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          185                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           185                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8026875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8026875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       892372                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       892372                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000207                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000207                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43388.513514                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43388.513514                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7735875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7735875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41815.540541                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41815.540541                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           314.750416                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2470069                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               342                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7222.423977                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   314.750416                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.614747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.614747                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          322                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          241                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.628906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1784929                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1784929                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       100496                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           100496                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       100496                       # number of overall hits
system.cpu.dcache.overall_hits::total          100496                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          253                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            253                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          253                       # number of overall misses
system.cpu.dcache.overall_misses::total           253                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19253750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19253750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19253750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19253750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       100749                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       100749                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       100749                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       100749                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002511                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002511                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002511                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002511                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76101.778656                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76101.778656                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76101.778656                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76101.778656                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          114                       # number of writebacks
system.cpu.dcache.writebacks::total               114                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           80                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           80                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          173                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          173                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3609                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3609                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12636250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12636250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12636250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12636250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7847500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7847500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001717                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001717                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001717                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001717                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73041.907514                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73041.907514                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73041.907514                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73041.907514                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2174.425048                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2174.425048                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    170                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        61729                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           61729                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           87                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            87                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5862500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5862500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        61816                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        61816                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001407                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001407                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67385.057471                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67385.057471                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           82                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           82                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          361                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          361                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5554125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5554125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7847500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7847500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001327                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001327                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67733.231707                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67733.231707                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21738.227147                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21738.227147                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        38767                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          38767                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          166                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     13391250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13391250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        38933                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        38933                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004264                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004264                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80670.180723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80670.180723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           75                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3248                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3248                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7082125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7082125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002337                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002337                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77825.549451                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77825.549451                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       246784                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       246784                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2569145500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2569145500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10410.502707                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10410.502707                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        56711                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        56711                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       190073                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       190073                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2489365234                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2489365234                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13096.890321                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13096.890321                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.218717                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              105170                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               685                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            153.532847                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.218717                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984802                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984802                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          430                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2377441                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2377441                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10668508125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
