Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Feb  8 13:43:58 2021
| Host         : DESKTOP-1NPBEFB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rvfpga_timing_summary_routed.rpt -pb rvfpga_timing_summary_routed.pb -rpx rvfpga_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 97 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.710    -6325.333                   3219                58544        0.050        0.000                      0                58544        0.264        0.000                       0                 20874  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
rojoClk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_75_clk_wiz_0    {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  soc_s7pll0_clkout0  {0.000 5.000}        10.000          100.000         
    clk_core          {0.000 10.000}       20.000          50.000          
    clkfb             {0.000 5.000}        10.000          100.000         
  soc_s7pll0_clkout1  {0.000 2.500}        5.000           200.000         
  soc_s7pll0_clkout2  {1.250 3.750}        5.000           200.000         
  soc_s7pll1_clkout   {0.000 2.500}        5.000           200.000         
  vns_pll_fb0         {0.000 5.000}        10.000          100.000         
  vns_pll_fb1         {0.000 5.000}        10.000          100.000         
tck_dmi               {0.000 50.000}       100.000         10.000          
tck_dtmcs             {0.000 50.000}       100.000         10.000          
tck_idcode            {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
rojoClk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_75_clk_wiz_0          3.289        0.000                      0                  601        0.100        0.000                      0                  601        5.417        0.000                       0                   210  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     2  
  soc_s7pll0_clkout0        0.040        0.000                      0                 7882        0.069        0.000                      0                 7882        3.000        0.000                       0                  2912  
    clk_core               -4.710    -5920.884                   3103                33247        0.050        0.000                      0                33247        8.750        0.000                       0                 17535  
    clkfb                                                                                                                                                               8.751        0.000                       0                     2  
  soc_s7pll0_clkout1                                                                                                                                                    2.845        0.000                       0                    75  
  soc_s7pll0_clkout2                                                                                                                                                    2.845        0.000                       0                     4  
  soc_s7pll1_clkout         2.729        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  
  vns_pll_fb0                                                                                                                                                           8.751        0.000                       0                     2  
  vns_pll_fb1                                                                                                                                                           8.751        0.000                       0                     2  
tck_dmi                    97.907        0.000                      0                   31        0.337        0.000                      0                   31       49.500        0.000                       0                    32  
tck_dtmcs                  97.696        0.000                      0                   81        0.169        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                 98.890        0.000                      0                    1        0.282        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core            clk_75_clk_wiz_0         -4.399      -42.736                     10                   10        2.400        0.000                      0                   10  
clk_core            soc_s7pll0_clkout0        3.288        0.000                      0                  155        1.070        0.000                      0                  155  
clk_75_clk_wiz_0    clk_core                 -2.921      -38.386                     27                   32        0.197        0.000                      0                   32  
soc_s7pll0_clkout0  clk_core                  3.532        0.000                      0                   91        0.055        0.000                      0                   91  
tck_dtmcs           clk_core                 14.071        0.000                      0                    2        1.400        0.000                      0                    2  
clk_core            tck_dtmcs                10.570        0.000                      0                   32        1.691        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_core            clk_75_clk_wiz_0         -4.289     -323.327                     79                   79        2.449        0.000                      0                   79  
**async_default**   clk_core            clk_core                  3.531        0.000                      0                16228        0.250        0.000                      0                16228  
**async_default**   soc_s7pll0_clkout0  soc_s7pll0_clkout0        0.796        0.000                      0                  326        1.109        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rojoClk/inst/clk_in1
  To Clock:  rojoClk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rojoClk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rojoClk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  rojoClk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  rojoClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  rojoClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  rojoClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  rojoClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  rojoClk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_75_clk_wiz_0
  To Clock:  clk_75_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tiffanisBot/BOTREGIF/MapX_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 3.320ns (35.260%)  route 6.096ns (64.740%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 15.021 - 13.333 ) 
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.636     1.636    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.861     1.863    tiffanisBot/BOTSIMPGM/clk_75
    RAMB18_X0Y1          RAMB18E1                                     r  tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.317 r  tiffanisBot/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.051     6.368    tiffanisBot/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X30Y0          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     6.521 f  tiffanisBot/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.618     8.138    tiffanisBot/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y7          LUT5 (Prop_lut5_I0_O)        0.359     8.497 f  tiffanisBot/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=35, routed)          1.336     9.833    tiffanisBot/BOTCPU/port_id[2]
    SLICE_X39Y6          LUT5 (Prop_lut5_I3_O)        0.354    10.187 r  tiffanisBot/BOTCPU/MapX[6]_i_1/O
                         net (fo=7, routed)           1.091    11.279    tiffanisBot/BOTREGIF/MapX_reg[6]_0[0]
    SLICE_X23Y7          FDCE                                         r  tiffanisBot/BOTREGIF/MapX_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.333 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    14.850    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.615 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    13.245    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.336 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.685    15.021    tiffanisBot/BOTREGIF/clk_75
    SLICE_X23Y7          FDCE                                         r  tiffanisBot/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.087    15.109    
                         clock uncertainty           -0.128    14.981    
    SLICE_X23Y7          FDCE (Setup_fdce_C_CE)      -0.413    14.568    tiffanisBot/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tiffanisBot/BOTREGIF/MapX_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 3.320ns (36.566%)  route 5.760ns (63.434%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 15.018 - 13.333 ) 
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.636     1.636    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.861     1.863    tiffanisBot/BOTSIMPGM/clk_75
    RAMB18_X0Y1          RAMB18E1                                     r  tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.317 r  tiffanisBot/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.051     6.368    tiffanisBot/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X30Y0          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     6.521 f  tiffanisBot/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.618     8.138    tiffanisBot/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y7          LUT5 (Prop_lut5_I0_O)        0.359     8.497 f  tiffanisBot/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=35, routed)          1.336     9.833    tiffanisBot/BOTCPU/port_id[2]
    SLICE_X39Y6          LUT5 (Prop_lut5_I3_O)        0.354    10.187 r  tiffanisBot/BOTCPU/MapX[6]_i_1/O
                         net (fo=7, routed)           0.755    10.942    tiffanisBot/BOTREGIF/MapX_reg[6]_0[0]
    SLICE_X35Y3          FDCE                                         r  tiffanisBot/BOTREGIF/MapX_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.333 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    14.850    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.615 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    13.245    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.336 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.682    15.018    tiffanisBot/BOTREGIF/clk_75
    SLICE_X35Y3          FDCE                                         r  tiffanisBot/BOTREGIF/MapX_reg[4]/C
                         clock pessimism              0.087    15.106    
                         clock uncertainty           -0.128    14.978    
    SLICE_X35Y3          FDCE (Setup_fdce_C_CE)      -0.413    14.565    tiffanisBot/BOTREGIF/MapX_reg[4]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tiffanisBot/BOTREGIF/LocY_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 3.292ns (35.778%)  route 5.909ns (64.222%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 15.020 - 13.333 ) 
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.636     1.636    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.861     1.863    tiffanisBot/BOTSIMPGM/clk_75
    RAMB18_X0Y1          RAMB18E1                                     r  tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.317 r  tiffanisBot/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.051     6.368    tiffanisBot/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X30Y0          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     6.521 f  tiffanisBot/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.618     8.138    tiffanisBot/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y7          LUT5 (Prop_lut5_I0_O)        0.359     8.497 f  tiffanisBot/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=35, routed)          1.336     9.833    tiffanisBot/BOTCPU/port_id[2]
    SLICE_X39Y6          LUT5 (Prop_lut5_I3_O)        0.326    10.159 r  tiffanisBot/BOTCPU/LocY_int[7]_i_1/O
                         net (fo=8, routed)           0.905    11.064    tiffanisBot/BOTREGIF/LocY_int_reg[7]_0[0]
    SLICE_X21Y9          FDCE                                         r  tiffanisBot/BOTREGIF/LocY_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.333 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    14.850    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.615 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    13.245    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.336 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.684    15.020    tiffanisBot/BOTREGIF/clk_75
    SLICE_X21Y9          FDCE                                         r  tiffanisBot/BOTREGIF/LocY_int_reg[3]/C
                         clock pessimism              0.087    15.108    
                         clock uncertainty           -0.128    14.980    
    SLICE_X21Y9          FDCE (Setup_fdce_C_CE)      -0.205    14.775    tiffanisBot/BOTREGIF/LocY_int_reg[3]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tiffanisBot/BOTREGIF/LocY_int_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 3.292ns (35.778%)  route 5.909ns (64.222%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 15.020 - 13.333 ) 
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.636     1.636    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.861     1.863    tiffanisBot/BOTSIMPGM/clk_75
    RAMB18_X0Y1          RAMB18E1                                     r  tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.317 r  tiffanisBot/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.051     6.368    tiffanisBot/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X30Y0          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     6.521 f  tiffanisBot/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.618     8.138    tiffanisBot/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y7          LUT5 (Prop_lut5_I0_O)        0.359     8.497 f  tiffanisBot/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=35, routed)          1.336     9.833    tiffanisBot/BOTCPU/port_id[2]
    SLICE_X39Y6          LUT5 (Prop_lut5_I3_O)        0.326    10.159 r  tiffanisBot/BOTCPU/LocY_int[7]_i_1/O
                         net (fo=8, routed)           0.905    11.064    tiffanisBot/BOTREGIF/LocY_int_reg[7]_0[0]
    SLICE_X21Y9          FDCE                                         r  tiffanisBot/BOTREGIF/LocY_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.333 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    14.850    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.615 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    13.245    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.336 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.684    15.020    tiffanisBot/BOTREGIF/clk_75
    SLICE_X21Y9          FDCE                                         r  tiffanisBot/BOTREGIF/LocY_int_reg[5]/C
                         clock pessimism              0.087    15.108    
                         clock uncertainty           -0.128    14.980    
    SLICE_X21Y9          FDCE (Setup_fdce_C_CE)      -0.205    14.775    tiffanisBot/BOTREGIF/LocY_int_reg[5]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tiffanisBot/BOTREGIF/LocY_int_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 3.292ns (35.778%)  route 5.909ns (64.222%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 15.020 - 13.333 ) 
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.636     1.636    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.861     1.863    tiffanisBot/BOTSIMPGM/clk_75
    RAMB18_X0Y1          RAMB18E1                                     r  tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.317 r  tiffanisBot/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.051     6.368    tiffanisBot/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X30Y0          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     6.521 f  tiffanisBot/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.618     8.138    tiffanisBot/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y7          LUT5 (Prop_lut5_I0_O)        0.359     8.497 f  tiffanisBot/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=35, routed)          1.336     9.833    tiffanisBot/BOTCPU/port_id[2]
    SLICE_X39Y6          LUT5 (Prop_lut5_I3_O)        0.326    10.159 r  tiffanisBot/BOTCPU/LocY_int[7]_i_1/O
                         net (fo=8, routed)           0.905    11.064    tiffanisBot/BOTREGIF/LocY_int_reg[7]_0[0]
    SLICE_X21Y9          FDCE                                         r  tiffanisBot/BOTREGIF/LocY_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.333 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    14.850    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.615 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    13.245    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.336 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.684    15.020    tiffanisBot/BOTREGIF/clk_75
    SLICE_X21Y9          FDCE                                         r  tiffanisBot/BOTREGIF/LocY_int_reg[6]/C
                         clock pessimism              0.087    15.108    
                         clock uncertainty           -0.128    14.980    
    SLICE_X21Y9          FDCE (Setup_fdce_C_CE)      -0.205    14.775    tiffanisBot/BOTREGIF/LocY_int_reg[6]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tiffanisBot/BOTREGIF/LocY_int_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 3.292ns (35.778%)  route 5.909ns (64.222%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 15.020 - 13.333 ) 
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.636     1.636    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.861     1.863    tiffanisBot/BOTSIMPGM/clk_75
    RAMB18_X0Y1          RAMB18E1                                     r  tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.317 r  tiffanisBot/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.051     6.368    tiffanisBot/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X30Y0          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     6.521 f  tiffanisBot/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.618     8.138    tiffanisBot/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y7          LUT5 (Prop_lut5_I0_O)        0.359     8.497 f  tiffanisBot/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=35, routed)          1.336     9.833    tiffanisBot/BOTCPU/port_id[2]
    SLICE_X39Y6          LUT5 (Prop_lut5_I3_O)        0.326    10.159 r  tiffanisBot/BOTCPU/LocY_int[7]_i_1/O
                         net (fo=8, routed)           0.905    11.064    tiffanisBot/BOTREGIF/LocY_int_reg[7]_0[0]
    SLICE_X21Y9          FDCE                                         r  tiffanisBot/BOTREGIF/LocY_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.333 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    14.850    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.615 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    13.245    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.336 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.684    15.020    tiffanisBot/BOTREGIF/clk_75
    SLICE_X21Y9          FDCE                                         r  tiffanisBot/BOTREGIF/LocY_int_reg[7]/C
                         clock pessimism              0.087    15.108    
                         clock uncertainty           -0.128    14.980    
    SLICE_X21Y9          FDCE (Setup_fdce_C_CE)      -0.205    14.775    tiffanisBot/BOTREGIF/LocY_int_reg[7]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tiffanisBot/BOTREGIF/MapY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 3.315ns (37.244%)  route 5.586ns (62.756%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 15.020 - 13.333 ) 
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.636     1.636    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.861     1.863    tiffanisBot/BOTSIMPGM/clk_75
    RAMB18_X0Y1          RAMB18E1                                     r  tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.317 r  tiffanisBot/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.963     6.280    tiffanisBot/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X30Y0          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.430 r  tiffanisBot/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.258     7.688    tiffanisBot/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y2          LUT5 (Prop_lut5_I0_O)        0.353     8.041 r  tiffanisBot/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=47, routed)          1.527     9.568    tiffanisBot/BOTCPU/kcpsm6_rom[0]
    SLICE_X34Y7          LUT5 (Prop_lut5_I2_O)        0.358     9.926 r  tiffanisBot/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.838    10.764    tiffanisBot/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X33Y1          FDCE                                         r  tiffanisBot/BOTREGIF/MapY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.333 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    14.850    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.615 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    13.245    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.336 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.684    15.020    tiffanisBot/BOTREGIF/clk_75
    SLICE_X33Y1          FDCE                                         r  tiffanisBot/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.087    15.108    
                         clock uncertainty           -0.128    14.980    
    SLICE_X33Y1          FDCE (Setup_fdce_C_CE)      -0.409    14.571    tiffanisBot/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tiffanisBot/BOTREGIF/MapY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 3.315ns (37.244%)  route 5.586ns (62.756%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 15.020 - 13.333 ) 
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.636     1.636    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.861     1.863    tiffanisBot/BOTSIMPGM/clk_75
    RAMB18_X0Y1          RAMB18E1                                     r  tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.317 r  tiffanisBot/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.963     6.280    tiffanisBot/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X30Y0          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.430 r  tiffanisBot/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.258     7.688    tiffanisBot/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y2          LUT5 (Prop_lut5_I0_O)        0.353     8.041 r  tiffanisBot/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=47, routed)          1.527     9.568    tiffanisBot/BOTCPU/kcpsm6_rom[0]
    SLICE_X34Y7          LUT5 (Prop_lut5_I2_O)        0.358     9.926 r  tiffanisBot/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.838    10.764    tiffanisBot/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X33Y1          FDCE                                         r  tiffanisBot/BOTREGIF/MapY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.333 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    14.850    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.615 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    13.245    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.336 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.684    15.020    tiffanisBot/BOTREGIF/clk_75
    SLICE_X33Y1          FDCE                                         r  tiffanisBot/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.087    15.108    
                         clock uncertainty           -0.128    14.980    
    SLICE_X33Y1          FDCE (Setup_fdce_C_CE)      -0.409    14.571    tiffanisBot/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tiffanisBot/BOTREGIF/MapY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 3.315ns (37.244%)  route 5.586ns (62.756%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 15.020 - 13.333 ) 
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.636     1.636    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.861     1.863    tiffanisBot/BOTSIMPGM/clk_75
    RAMB18_X0Y1          RAMB18E1                                     r  tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.317 r  tiffanisBot/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.963     6.280    tiffanisBot/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X30Y0          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.430 r  tiffanisBot/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.258     7.688    tiffanisBot/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y2          LUT5 (Prop_lut5_I0_O)        0.353     8.041 r  tiffanisBot/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=47, routed)          1.527     9.568    tiffanisBot/BOTCPU/kcpsm6_rom[0]
    SLICE_X34Y7          LUT5 (Prop_lut5_I2_O)        0.358     9.926 r  tiffanisBot/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.838    10.764    tiffanisBot/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X33Y1          FDCE                                         r  tiffanisBot/BOTREGIF/MapY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.333 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    14.850    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.615 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    13.245    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.336 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.684    15.020    tiffanisBot/BOTREGIF/clk_75
    SLICE_X33Y1          FDCE                                         r  tiffanisBot/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.087    15.108    
                         clock uncertainty           -0.128    14.980    
    SLICE_X33Y1          FDCE (Setup_fdce_C_CE)      -0.409    14.571    tiffanisBot/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tiffanisBot/BOTREGIF/MapY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75_clk_wiz_0 rise@13.333ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 3.315ns (37.244%)  route 5.586ns (62.756%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 15.020 - 13.333 ) 
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.636     1.636    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.861     1.863    tiffanisBot/BOTSIMPGM/clk_75
    RAMB18_X0Y1          RAMB18E1                                     r  tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.317 r  tiffanisBot/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.963     6.280    tiffanisBot/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X30Y0          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.430 r  tiffanisBot/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.258     7.688    tiffanisBot/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y2          LUT5 (Prop_lut5_I0_O)        0.353     8.041 r  tiffanisBot/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=47, routed)          1.527     9.568    tiffanisBot/BOTCPU/kcpsm6_rom[0]
    SLICE_X34Y7          LUT5 (Prop_lut5_I2_O)        0.358     9.926 r  tiffanisBot/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.838    10.764    tiffanisBot/BOTREGIF/MapY_reg[6]_0[0]
    SLICE_X33Y1          FDCE                                         r  tiffanisBot/BOTREGIF/MapY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.333 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    14.850    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    11.615 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    13.245    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.336 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.684    15.020    tiffanisBot/BOTREGIF/clk_75
    SLICE_X33Y1          FDCE                                         r  tiffanisBot/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.087    15.108    
                         clock uncertainty           -0.128    14.980    
    SLICE_X33Y1          FDCE (Setup_fdce_C_CE)      -0.409    14.571    tiffanisBot/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  3.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 tiffanisBot/BOTCPU/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tiffanisBot/BOTCPU/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.761%)  route 0.142ns (50.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     0.558    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.637     0.639    tiffanisBot/BOTCPU/clk_75
    SLICE_X28Y1          FDRE                                         r  tiffanisBot/BOTCPU/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     0.780 r  tiffanisBot/BOTCPU/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.142     0.923    tiffanisBot/BOTCPU/stack_ram_high/DIA0
    SLICE_X30Y2          RAMD32                                       r  tiffanisBot/BOTCPU/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.911     0.913    tiffanisBot/BOTCPU/stack_ram_high/WCLK
    SLICE_X30Y2          RAMD32                                       r  tiffanisBot/BOTCPU/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.237     0.675    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.822    tiffanisBot/BOTCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 tiffanisBot/BOTCPU/address_loop[10].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tiffanisBot/BOTCPU/stack_ram_high/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.439%)  route 0.144ns (50.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     0.558    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.637     0.639    tiffanisBot/BOTCPU/clk_75
    SLICE_X28Y2          FDRE                                         r  tiffanisBot/BOTCPU/address_loop[10].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.141     0.780 r  tiffanisBot/BOTCPU/address_loop[10].pc_flop/Q
                         net (fo=3, routed)           0.144     0.924    tiffanisBot/BOTCPU/stack_ram_high/DID0
    SLICE_X30Y2          RAMS32                                       r  tiffanisBot/BOTCPU/stack_ram_high/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.911     0.913    tiffanisBot/BOTCPU/stack_ram_high/WCLK
    SLICE_X30Y2          RAMS32                                       r  tiffanisBot/BOTCPU/stack_ram_high/RAMD/CLK
                         clock pessimism             -0.237     0.675    
    SLICE_X30Y2          RAMS32 (Hold_rams32_CLK_I)
                                                      0.144     0.819    tiffanisBot/BOTCPU/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 tiffanisBot/BOTCPU/address_loop[5].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tiffanisBot/BOTCPU/stack_ram_high/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.385%)  route 0.128ns (47.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     0.558    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.637     0.639    tiffanisBot/BOTCPU/clk_75
    SLICE_X28Y1          FDRE                                         r  tiffanisBot/BOTCPU/address_loop[5].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     0.780 r  tiffanisBot/BOTCPU/address_loop[5].pc_flop/Q
                         net (fo=3, routed)           0.128     0.908    tiffanisBot/BOTCPU/stack_ram_high/DIA1
    SLICE_X30Y2          RAMD32                                       r  tiffanisBot/BOTCPU/stack_ram_high/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.911     0.913    tiffanisBot/BOTCPU/stack_ram_high/WCLK
    SLICE_X30Y2          RAMD32                                       r  tiffanisBot/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism             -0.237     0.675    
    SLICE_X30Y2          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.795    tiffanisBot/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 tiffanisBot/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tiffanisBot/BOTCPU/lower_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.082%)  route 0.220ns (60.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     0.558    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.638     0.640    tiffanisBot/BOTCPU/clk_75
    SLICE_X27Y1          FDRE                                         r  tiffanisBot/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.141     0.781 r  tiffanisBot/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.220     1.001    tiffanisBot/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y0          RAMD32                                       r  tiffanisBot/BOTCPU/lower_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.911     0.913    tiffanisBot/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y0          RAMD32                                       r  tiffanisBot/BOTCPU/lower_reg_banks/RAMA/CLK
                         clock pessimism             -0.237     0.675    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.875    tiffanisBot/BOTCPU/lower_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 tiffanisBot/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tiffanisBot/BOTCPU/lower_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.082%)  route 0.220ns (60.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     0.558    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.638     0.640    tiffanisBot/BOTCPU/clk_75
    SLICE_X27Y1          FDRE                                         r  tiffanisBot/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.141     0.781 r  tiffanisBot/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.220     1.001    tiffanisBot/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y0          RAMD32                                       r  tiffanisBot/BOTCPU/lower_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.911     0.913    tiffanisBot/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y0          RAMD32                                       r  tiffanisBot/BOTCPU/lower_reg_banks/RAMA_D1/CLK
                         clock pessimism             -0.237     0.675    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.875    tiffanisBot/BOTCPU/lower_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 tiffanisBot/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tiffanisBot/BOTCPU/lower_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.082%)  route 0.220ns (60.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     0.558    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.638     0.640    tiffanisBot/BOTCPU/clk_75
    SLICE_X27Y1          FDRE                                         r  tiffanisBot/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.141     0.781 r  tiffanisBot/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.220     1.001    tiffanisBot/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y0          RAMD32                                       r  tiffanisBot/BOTCPU/lower_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.911     0.913    tiffanisBot/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y0          RAMD32                                       r  tiffanisBot/BOTCPU/lower_reg_banks/RAMB/CLK
                         clock pessimism             -0.237     0.675    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.875    tiffanisBot/BOTCPU/lower_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 tiffanisBot/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tiffanisBot/BOTCPU/lower_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.082%)  route 0.220ns (60.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     0.558    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.638     0.640    tiffanisBot/BOTCPU/clk_75
    SLICE_X27Y1          FDRE                                         r  tiffanisBot/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.141     0.781 r  tiffanisBot/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.220     1.001    tiffanisBot/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y0          RAMD32                                       r  tiffanisBot/BOTCPU/lower_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.911     0.913    tiffanisBot/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y0          RAMD32                                       r  tiffanisBot/BOTCPU/lower_reg_banks/RAMB_D1/CLK
                         clock pessimism             -0.237     0.675    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.875    tiffanisBot/BOTCPU/lower_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 tiffanisBot/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tiffanisBot/BOTCPU/lower_reg_banks/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.082%)  route 0.220ns (60.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     0.558    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.638     0.640    tiffanisBot/BOTCPU/clk_75
    SLICE_X27Y1          FDRE                                         r  tiffanisBot/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.141     0.781 r  tiffanisBot/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.220     1.001    tiffanisBot/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y0          RAMD32                                       r  tiffanisBot/BOTCPU/lower_reg_banks/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.911     0.913    tiffanisBot/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y0          RAMD32                                       r  tiffanisBot/BOTCPU/lower_reg_banks/RAMC/CLK
                         clock pessimism             -0.237     0.675    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.875    tiffanisBot/BOTCPU/lower_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 tiffanisBot/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tiffanisBot/BOTCPU/lower_reg_banks/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.082%)  route 0.220ns (60.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     0.558    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.638     0.640    tiffanisBot/BOTCPU/clk_75
    SLICE_X27Y1          FDRE                                         r  tiffanisBot/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.141     0.781 r  tiffanisBot/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.220     1.001    tiffanisBot/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y0          RAMD32                                       r  tiffanisBot/BOTCPU/lower_reg_banks/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.911     0.913    tiffanisBot/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y0          RAMD32                                       r  tiffanisBot/BOTCPU/lower_reg_banks/RAMC_D1/CLK
                         clock pessimism             -0.237     0.675    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.875    tiffanisBot/BOTCPU/lower_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 tiffanisBot/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tiffanisBot/BOTCPU/lower_reg_banks/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.082%)  route 0.220ns (60.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     0.558    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.638     0.640    tiffanisBot/BOTCPU/clk_75
    SLICE_X27Y1          FDRE                                         r  tiffanisBot/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.141     0.781 r  tiffanisBot/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.220     1.001    tiffanisBot/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y0          RAMS32                                       r  tiffanisBot/BOTCPU/lower_reg_banks/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.911     0.913    tiffanisBot/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y0          RAMS32                                       r  tiffanisBot/BOTCPU/lower_reg_banks/RAMD/CLK
                         clock pessimism             -0.237     0.675    
    SLICE_X30Y0          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     0.875    tiffanisBot/BOTCPU/lower_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_75_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { rojoClk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y1      partAmap/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y1      partAmap/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y1      tiffanisBot/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y3    rojoClk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.333      12.084     MMCME2_ADV_X0Y1  rojoClk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X28Y0      tiffanisBot/BOTCPU/address_loop[0].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X30Y3      tiffanisBot/BOTCPU/address_loop[0].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X28Y2      tiffanisBot/BOTCPU/address_loop[10].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X30Y2      tiffanisBot/BOTCPU/address_loop[10].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X28Y2      tiffanisBot/BOTCPU/address_loop[11].pc_flop/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y1  rojoClk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X34Y2      tiffanisBot/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X34Y2      tiffanisBot/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X34Y2      tiffanisBot/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X34Y2      tiffanisBot/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X34Y2      tiffanisBot/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X34Y2      tiffanisBot/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X34Y2      tiffanisBot/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X34Y2      tiffanisBot/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X34Y1      tiffanisBot/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X34Y1      tiffanisBot/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y0      tiffanisBot/BOTCPU/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y0      tiffanisBot/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y0      tiffanisBot/BOTCPU/lower_reg_banks/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y0      tiffanisBot/BOTCPU/lower_reg_banks/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y0      tiffanisBot/BOTCPU/lower_reg_banks/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y0      tiffanisBot/BOTCPU/lower_reg_banks/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y0      tiffanisBot/BOTCPU/lower_reg_banks/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y0      tiffanisBot/BOTCPU/lower_reg_banks/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y2      tiffanisBot/BOTCPU/stack_ram_high/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y2      tiffanisBot/BOTCPU/stack_ram_high/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { rojoClk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y11   rojoClk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  rojoClk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  rojoClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  rojoClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  rojoClk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout0
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_18/D4
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.083ns  (logic 1.572ns (17.308%)  route 7.511ns (82.692%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.049ns = ( 16.049 - 10.000 ) 
    Source Clock Delay      (SCD):    6.488ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.792     6.488    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X68Y30         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y30         FDRE (Prop_fdre_C_Q)         0.456     6.944 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.685     7.629    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X68Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.753 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.496     8.249    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X68Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.326     8.699    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X70Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.823 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.530     9.353    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X73Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.477 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           0.838    10.315    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X74Y35         LUT3 (Prop_lut3_I2_O)        0.124    10.439 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.492    10.931    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r_reg[0]
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.124    11.055 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8/O
                         net (fo=1, routed)           0.567    11.622    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8_n_0
    SLICE_X76Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.746 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=7, routed)           0.495    12.242    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_sdram_phaseinjector0_wrdata_storage_reg[24]_0
    SLICE_X76Y43         LUT6 (Prop_lut6_I5_O)        0.124    12.366 f  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3/O
                         net (fo=31, routed)          0.922    13.287    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_0
    SLICE_X80Y48         LUT6 (Prop_lut6_I3_O)        0.124    13.411 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_18_i_2/O
                         net (fo=2, routed)           2.159    15.570    ddr2/ldc/soc_a7ddrphy_dfi_p1_cas_n
    OLOGIC_X1Y98         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_18/D4
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.589    16.049    ddr2/ldc/PLLE2_ADV_0
    OLOGIC_X1Y98         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_18/CLKDIV
                         clock pessimism              0.243    16.292    
                         clock uncertainty           -0.057    16.235    
    OLOGIC_X1Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    15.610    ddr2/ldc/OSERDESE2_18
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -15.570    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_18/D3
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 1.572ns (17.320%)  route 7.504ns (82.680%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.049ns = ( 16.049 - 10.000 ) 
    Source Clock Delay      (SCD):    6.488ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.792     6.488    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X68Y30         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y30         FDRE (Prop_fdre_C_Q)         0.456     6.944 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.685     7.629    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X68Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.753 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.496     8.249    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X68Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.326     8.699    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X70Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.823 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.530     9.353    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X73Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.477 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           0.838    10.315    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X74Y35         LUT3 (Prop_lut3_I2_O)        0.124    10.439 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.492    10.931    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r_reg[0]
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.124    11.055 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8/O
                         net (fo=1, routed)           0.567    11.622    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8_n_0
    SLICE_X76Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.746 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=7, routed)           0.495    12.242    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_sdram_phaseinjector0_wrdata_storage_reg[24]_0
    SLICE_X76Y43         LUT6 (Prop_lut6_I5_O)        0.124    12.366 f  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3/O
                         net (fo=31, routed)          0.922    13.287    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_0
    SLICE_X80Y48         LUT6 (Prop_lut6_I3_O)        0.124    13.411 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_18_i_2/O
                         net (fo=2, routed)           2.152    15.564    ddr2/ldc/soc_a7ddrphy_dfi_p1_cas_n
    OLOGIC_X1Y98         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_18/D3
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.589    16.049    ddr2/ldc/PLLE2_ADV_0
    OLOGIC_X1Y98         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_18/CLKDIV
                         clock pessimism              0.243    16.292    
                         clock uncertainty           -0.057    16.235    
    OLOGIC_X1Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    15.610    ddr2/ldc/OSERDESE2_18
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -15.564    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_23/D4
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 1.572ns (17.420%)  route 7.452ns (82.580%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.049ns = ( 16.049 - 10.000 ) 
    Source Clock Delay      (SCD):    6.488ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.792     6.488    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X68Y30         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y30         FDRE (Prop_fdre_C_Q)         0.456     6.944 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.685     7.629    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X68Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.753 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.496     8.249    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X68Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.326     8.699    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X70Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.823 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.530     9.353    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X73Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.477 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           0.838    10.315    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X74Y35         LUT3 (Prop_lut3_I2_O)        0.124    10.439 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.492    10.931    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r_reg[0]
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.124    11.055 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8/O
                         net (fo=1, routed)           0.567    11.622    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8_n_0
    SLICE_X76Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.746 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=7, routed)           0.495    12.242    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_sdram_phaseinjector0_wrdata_storage_reg[24]_0
    SLICE_X76Y43         LUT6 (Prop_lut6_I5_O)        0.124    12.366 f  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3/O
                         net (fo=31, routed)          1.312    13.677    ddr2/ldc/serv_rf_top/cpu/ctrl/OSERDESE2_23_2
    SLICE_X89Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.801 r  ddr2/ldc/serv_rf_top/cpu/ctrl/OSERDESE2_23_i_2/O
                         net (fo=2, routed)           1.710    15.512    ddr2/ldc/soc_a7ddrphy_dfi_p1_cs_n
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/D4
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.589    16.049    ddr2/ldc/PLLE2_ADV_0
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/CLKDIV
                         clock pessimism              0.243    16.292    
                         clock uncertainty           -0.057    16.235    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    15.610    ddr2/ldc/OSERDESE2_23
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -15.512    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_19/D2
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 1.572ns (17.442%)  route 7.440ns (82.558%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 16.047 - 10.000 ) 
    Source Clock Delay      (SCD):    6.488ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.792     6.488    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X68Y30         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y30         FDRE (Prop_fdre_C_Q)         0.456     6.944 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.685     7.629    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X68Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.753 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.496     8.249    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X68Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.326     8.699    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X70Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.823 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.530     9.353    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X73Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.477 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           0.838    10.315    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X74Y35         LUT3 (Prop_lut3_I2_O)        0.124    10.439 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.492    10.931    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r_reg[0]
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.124    11.055 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8/O
                         net (fo=1, routed)           0.567    11.622    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8_n_0
    SLICE_X76Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.746 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=7, routed)           0.495    12.242    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_sdram_phaseinjector0_wrdata_storage_reg[24]_0
    SLICE_X76Y43         LUT6 (Prop_lut6_I5_O)        0.124    12.366 f  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3/O
                         net (fo=31, routed)          0.988    13.353    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_0
    SLICE_X79Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.477 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_19_i_1/O
                         net (fo=2, routed)           2.023    15.500    ddr2/ldc/soc_a7ddrphy_dfi_p0_we_n
    OLOGIC_X1Y94         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_19/D2
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.587    16.047    ddr2/ldc/PLLE2_ADV_0
    OLOGIC_X1Y94         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_19/CLKDIV
                         clock pessimism              0.243    16.290    
                         clock uncertainty           -0.057    16.233    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    15.608    ddr2/ldc/OSERDESE2_19
  -------------------------------------------------------------------
                         required time                         15.608    
                         arrival time                         -15.500    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_19/D1
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.992ns  (logic 1.572ns (17.482%)  route 7.420ns (82.518%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 16.047 - 10.000 ) 
    Source Clock Delay      (SCD):    6.488ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.792     6.488    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X68Y30         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y30         FDRE (Prop_fdre_C_Q)         0.456     6.944 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.685     7.629    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X68Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.753 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.496     8.249    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X68Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.326     8.699    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X70Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.823 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.530     9.353    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X73Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.477 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           0.838    10.315    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X74Y35         LUT3 (Prop_lut3_I2_O)        0.124    10.439 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.492    10.931    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r_reg[0]
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.124    11.055 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8/O
                         net (fo=1, routed)           0.567    11.622    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8_n_0
    SLICE_X76Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.746 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=7, routed)           0.495    12.242    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_sdram_phaseinjector0_wrdata_storage_reg[24]_0
    SLICE_X76Y43         LUT6 (Prop_lut6_I5_O)        0.124    12.366 f  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3/O
                         net (fo=31, routed)          0.988    13.353    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_0
    SLICE_X79Y55         LUT6 (Prop_lut6_I3_O)        0.124    13.477 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_19_i_1/O
                         net (fo=2, routed)           2.002    15.480    ddr2/ldc/soc_a7ddrphy_dfi_p0_we_n
    OLOGIC_X1Y94         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_19/D1
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.587    16.047    ddr2/ldc/PLLE2_ADV_0
    OLOGIC_X1Y94         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_19/CLKDIV
                         clock pessimism              0.243    16.290    
                         clock uncertainty           -0.057    16.233    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    15.608    ddr2/ldc/OSERDESE2_19
  -------------------------------------------------------------------
                         required time                         15.608    
                         arrival time                         -15.480    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_23/D1
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.988ns  (logic 1.448ns (16.110%)  route 7.540ns (83.890%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.049ns = ( 16.049 - 10.000 ) 
    Source Clock Delay      (SCD):    6.488ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.792     6.488    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X68Y30         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y30         FDRE (Prop_fdre_C_Q)         0.456     6.944 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.685     7.629    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X68Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.753 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.496     8.249    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X68Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.326     8.699    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X70Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.823 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.530     9.353    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X73Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.477 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           0.838    10.315    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X74Y35         LUT3 (Prop_lut3_I2_O)        0.124    10.439 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.999    11.438    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_interface0_bank_bus_dat_r_reg[0]
    SLICE_X80Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.562 f  ddr2/ldc/serv_rf_top/cpu/bufreg/IDELAYE2_2_i_5/O
                         net (fo=36, routed)          0.874    12.436    ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[3]_0
    SLICE_X79Y48         LUT2 (Prop_lut2_I1_O)        0.124    12.560 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_4/O
                         net (fo=10, routed)          1.366    13.926    ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[4]_0
    SLICE_X88Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.050 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_23_i_1/O
                         net (fo=2, routed)           1.426    15.476    ddr2/ldc/soc_a7ddrphy_dfi_p0_cs_n
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/D1
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.589    16.049    ddr2/ldc/PLLE2_ADV_0
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/CLKDIV
                         clock pessimism              0.243    16.292    
                         clock uncertainty           -0.057    16.235    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    15.610    ddr2/ldc/OSERDESE2_23
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -15.476    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_23/D2
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 1.448ns (16.117%)  route 7.536ns (83.883%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.049ns = ( 16.049 - 10.000 ) 
    Source Clock Delay      (SCD):    6.488ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.792     6.488    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X68Y30         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y30         FDRE (Prop_fdre_C_Q)         0.456     6.944 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.685     7.629    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X68Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.753 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.496     8.249    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X68Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.326     8.699    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X70Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.823 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.530     9.353    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X73Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.477 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           0.838    10.315    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X74Y35         LUT3 (Prop_lut3_I2_O)        0.124    10.439 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.999    11.438    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_interface0_bank_bus_dat_r_reg[0]
    SLICE_X80Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.562 f  ddr2/ldc/serv_rf_top/cpu/bufreg/IDELAYE2_2_i_5/O
                         net (fo=36, routed)          0.874    12.436    ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[3]_0
    SLICE_X79Y48         LUT2 (Prop_lut2_I1_O)        0.124    12.560 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_4/O
                         net (fo=10, routed)          1.366    13.926    ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[4]_0
    SLICE_X88Y67         LUT6 (Prop_lut6_I4_O)        0.124    14.050 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_23_i_1/O
                         net (fo=2, routed)           1.422    15.472    ddr2/ldc/soc_a7ddrphy_dfi_p0_cs_n
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/D2
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.589    16.049    ddr2/ldc/PLLE2_ADV_0
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/CLKDIV
                         clock pessimism              0.243    16.292    
                         clock uncertainty           -0.057    16.235    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    15.610    ddr2/ldc/OSERDESE2_23
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -15.472    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_18/D2
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 1.572ns (17.692%)  route 7.313ns (82.308%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.049ns = ( 16.049 - 10.000 ) 
    Source Clock Delay      (SCD):    6.488ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.792     6.488    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X68Y30         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y30         FDRE (Prop_fdre_C_Q)         0.456     6.944 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.685     7.629    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X68Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.753 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.496     8.249    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X68Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.326     8.699    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X70Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.823 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.530     9.353    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X73Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.477 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           0.838    10.315    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X74Y35         LUT3 (Prop_lut3_I2_O)        0.124    10.439 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.492    10.931    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r_reg[0]
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.124    11.055 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8/O
                         net (fo=1, routed)           0.567    11.622    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8_n_0
    SLICE_X76Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.746 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=7, routed)           0.495    12.242    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_sdram_phaseinjector0_wrdata_storage_reg[24]_0
    SLICE_X76Y43         LUT6 (Prop_lut6_I5_O)        0.124    12.366 f  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3/O
                         net (fo=31, routed)          1.245    13.610    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_0
    SLICE_X88Y50         LUT6 (Prop_lut6_I3_O)        0.124    13.734 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_18_i_1/O
                         net (fo=2, routed)           1.639    15.373    ddr2/ldc/soc_a7ddrphy_dfi_p0_cas_n
    OLOGIC_X1Y98         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_18/D2
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.589    16.049    ddr2/ldc/PLLE2_ADV_0
    OLOGIC_X1Y98         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_18/CLKDIV
                         clock pessimism              0.243    16.292    
                         clock uncertainty           -0.057    16.235    
    OLOGIC_X1Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    15.610    ddr2/ldc/OSERDESE2_18
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -15.373    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_18/D1
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 1.572ns (17.716%)  route 7.301ns (82.284%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.049ns = ( 16.049 - 10.000 ) 
    Source Clock Delay      (SCD):    6.488ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.792     6.488    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X68Y30         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y30         FDRE (Prop_fdre_C_Q)         0.456     6.944 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.685     7.629    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X68Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.753 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.496     8.249    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X68Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.326     8.699    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X70Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.823 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.530     9.353    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X73Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.477 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           0.838    10.315    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X74Y35         LUT3 (Prop_lut3_I2_O)        0.124    10.439 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.492    10.931    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r_reg[0]
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.124    11.055 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8/O
                         net (fo=1, routed)           0.567    11.622    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8_n_0
    SLICE_X76Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.746 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=7, routed)           0.495    12.242    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_sdram_phaseinjector0_wrdata_storage_reg[24]_0
    SLICE_X76Y43         LUT6 (Prop_lut6_I5_O)        0.124    12.366 f  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3/O
                         net (fo=31, routed)          1.245    13.610    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_grant_reg_rep_0
    SLICE_X88Y50         LUT6 (Prop_lut6_I3_O)        0.124    13.734 r  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_18_i_1/O
                         net (fo=2, routed)           1.627    15.361    ddr2/ldc/soc_a7ddrphy_dfi_p0_cas_n
    OLOGIC_X1Y98         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_18/D1
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.589    16.049    ddr2/ldc/PLLE2_ADV_0
    OLOGIC_X1Y98         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_18/CLKDIV
                         clock pessimism              0.243    16.292    
                         clock uncertainty           -0.057    16.235    
    OLOGIC_X1Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    15.610    ddr2/ldc/OSERDESE2_18
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/OSERDESE2_23/D3
                            (rising edge-triggered cell OSERDESE2 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 1.572ns (17.723%)  route 7.298ns (82.277%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.049ns = ( 16.049 - 10.000 ) 
    Source Clock Delay      (SCD):    6.488ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.792     6.488    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[31]_0
    SLICE_X68Y30         FDRE                                         r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y30         FDRE (Prop_fdre_C_Q)         0.456     6.944 r  ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]/Q
                         net (fo=3, routed)           0.685     7.629    ddr2/ldc/serv_rf_top/cpu/ctrl/Q[25]
    SLICE_X68Y30         LUT5 (Prop_lut5_I0_O)        0.124     7.753 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[3]_i_4/O
                         net (fo=3, routed)           0.496     8.249    ddr2/ldc/serv_rf_top/cpu/ctrl/o_ibus_adr_reg[26]_0
    SLICE_X68Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_5/O
                         net (fo=3, routed)           0.326     8.699    ddr2/ldc/serv_rf_top/cpu/ctrl/data_reg[18]
    SLICE_X70Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.823 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_slave_sel_r[2]_i_2/O
                         net (fo=2, routed)           0.530     9.353    ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r_reg[2]_1
    SLICE_X73Y32         LUT5 (Prop_lut5_I0_O)        0.124     9.477 f  ddr2/ldc/serv_rf_top/cpu/bufreg/vns_slave_sel_r[2]_i_1/O
                         net (fo=2, routed)           0.838    10.315    ddr2/ldc/serv_rf_top/cpu/state/vns_wb2csr_state_reg_2[0]
    SLICE_X74Y35         LUT3 (Prop_lut3_I2_O)        0.124    10.439 f  ddr2/ldc/serv_rf_top/cpu/state/vns_interface2_bank_bus_dat_r[4]_i_3/O
                         net (fo=27, routed)          0.492    10.931    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r_reg[0]
    SLICE_X76Y36         LUT4 (Prop_lut4_I3_O)        0.124    11.055 f  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8/O
                         net (fo=1, routed)           0.567    11.622    ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_8_n_0
    SLICE_X76Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.746 r  ddr2/ldc/serv_rf_top/cpu/ctrl/vns_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=7, routed)           0.495    12.242    ddr2/ldc/serv_rf_top/cpu/bufreg/soc_sdram_phaseinjector0_wrdata_storage_reg[24]_0
    SLICE_X76Y43         LUT6 (Prop_lut6_I5_O)        0.124    12.366 f  ddr2/ldc/serv_rf_top/cpu/bufreg/OSERDESE2_17_i_3/O
                         net (fo=31, routed)          1.312    13.677    ddr2/ldc/serv_rf_top/cpu/ctrl/OSERDESE2_23_2
    SLICE_X89Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.801 r  ddr2/ldc/serv_rf_top/cpu/ctrl/OSERDESE2_23_i_2/O
                         net (fo=2, routed)           1.556    15.358    ddr2/ldc/soc_a7ddrphy_dfi_p1_cs_n
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/D3
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.589    16.049    ddr2/ldc/PLLE2_ADV_0
    OLOGIC_X1Y99         OSERDESE2                                    r  ddr2/ldc/OSERDESE2_23/CLKDIV
                         clock pessimism              0.243    16.292    
                         clock uncertainty           -0.057    16.235    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    15.610    ddr2/ldc/OSERDESE2_23
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -15.358    
  -------------------------------------------------------------------
                         slack                                  0.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/soc_read_ar_buffer_source_payload_size_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.185ns (42.122%)  route 0.254ns (57.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.625     1.928    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X51Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDCE (Prop_fdce_C_Q)         0.141     2.069 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/Q
                         net (fo=2, routed)           0.254     2.323    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg_n_0_[19]
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.044     2.367 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/soc_read_ar_buffer_source_payload_size[0]_i_1/O
                         net (fo=1, routed)           0.000     2.367    ddr2/ldc/soc_read_ar_buffer_source_payload_size_reg[2]_0[0]
    SLICE_X55Y13         FDRE                                         r  ddr2/ldc/soc_read_ar_buffer_source_payload_size_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.897     2.483    ddr2/ldc/PLLE2_ADV_0
    SLICE_X55Y13         FDRE                                         r  ddr2/ldc/soc_read_ar_buffer_source_payload_size_reg[0]/C
                         clock pessimism             -0.292     2.191    
    SLICE_X55Y13         FDRE (Hold_fdre_C_D)         0.107     2.298    ddr2/ldc/soc_read_ar_buffer_source_payload_size_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_18_21/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.648%)  route 0.278ns (66.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.630     1.933    ddr2/ldc/PLLE2_ADV_0
    SLICE_X68Y11         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y11         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.278     2.352    ddr2/ldc/storage_3_reg_0_15_18_21/ADDRD0
    SLICE_X66Y10         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.906     2.492    ddr2/ldc/storage_3_reg_0_15_18_21/WCLK
    SLICE_X66Y10         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMA/CLK
                         clock pessimism             -0.521     1.971    
    SLICE_X66Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.281    ddr2/ldc/storage_3_reg_0_15_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_18_21/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.648%)  route 0.278ns (66.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.630     1.933    ddr2/ldc/PLLE2_ADV_0
    SLICE_X68Y11         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y11         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.278     2.352    ddr2/ldc/storage_3_reg_0_15_18_21/ADDRD0
    SLICE_X66Y10         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.906     2.492    ddr2/ldc/storage_3_reg_0_15_18_21/WCLK
    SLICE_X66Y10         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMA_D1/CLK
                         clock pessimism             -0.521     1.971    
    SLICE_X66Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.281    ddr2/ldc/storage_3_reg_0_15_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_18_21/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.648%)  route 0.278ns (66.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.630     1.933    ddr2/ldc/PLLE2_ADV_0
    SLICE_X68Y11         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y11         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.278     2.352    ddr2/ldc/storage_3_reg_0_15_18_21/ADDRD0
    SLICE_X66Y10         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.906     2.492    ddr2/ldc/storage_3_reg_0_15_18_21/WCLK
    SLICE_X66Y10         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMB/CLK
                         clock pessimism             -0.521     1.971    
    SLICE_X66Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.281    ddr2/ldc/storage_3_reg_0_15_18_21/RAMB
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_18_21/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.648%)  route 0.278ns (66.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.630     1.933    ddr2/ldc/PLLE2_ADV_0
    SLICE_X68Y11         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y11         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.278     2.352    ddr2/ldc/storage_3_reg_0_15_18_21/ADDRD0
    SLICE_X66Y10         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.906     2.492    ddr2/ldc/storage_3_reg_0_15_18_21/WCLK
    SLICE_X66Y10         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMB_D1/CLK
                         clock pessimism             -0.521     1.971    
    SLICE_X66Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.281    ddr2/ldc/storage_3_reg_0_15_18_21/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_18_21/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.648%)  route 0.278ns (66.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.630     1.933    ddr2/ldc/PLLE2_ADV_0
    SLICE_X68Y11         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y11         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.278     2.352    ddr2/ldc/storage_3_reg_0_15_18_21/ADDRD0
    SLICE_X66Y10         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.906     2.492    ddr2/ldc/storage_3_reg_0_15_18_21/WCLK
    SLICE_X66Y10         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMC/CLK
                         clock pessimism             -0.521     1.971    
    SLICE_X66Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.281    ddr2/ldc/storage_3_reg_0_15_18_21/RAMC
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_18_21/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.648%)  route 0.278ns (66.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.630     1.933    ddr2/ldc/PLLE2_ADV_0
    SLICE_X68Y11         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y11         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.278     2.352    ddr2/ldc/storage_3_reg_0_15_18_21/ADDRD0
    SLICE_X66Y10         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.906     2.492    ddr2/ldc/storage_3_reg_0_15_18_21/WCLK
    SLICE_X66Y10         RAMD32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMC_D1/CLK
                         clock pessimism             -0.521     1.971    
    SLICE_X66Y10         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.281    ddr2/ldc/storage_3_reg_0_15_18_21/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_18_21/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.648%)  route 0.278ns (66.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.630     1.933    ddr2/ldc/PLLE2_ADV_0
    SLICE_X68Y11         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y11         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.278     2.352    ddr2/ldc/storage_3_reg_0_15_18_21/ADDRD0
    SLICE_X66Y10         RAMS32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.906     2.492    ddr2/ldc/storage_3_reg_0_15_18_21/WCLK
    SLICE_X66Y10         RAMS32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMD/CLK
                         clock pessimism             -0.521     1.971    
    SLICE_X66Y10         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.281    ddr2/ldc/storage_3_reg_0_15_18_21/RAMD
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_3_reg_0_15_18_21/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.648%)  route 0.278ns (66.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.630     1.933    ddr2/ldc/PLLE2_ADV_0
    SLICE_X68Y11         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y11         FDRE (Prop_fdre_C_Q)         0.141     2.074 r  ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.278     2.352    ddr2/ldc/storage_3_reg_0_15_18_21/ADDRD0
    SLICE_X66Y10         RAMS32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.906     2.492    ddr2/ldc/storage_3_reg_0_15_18_21/WCLK
    SLICE_X66Y10         RAMS32                                       r  ddr2/ldc/storage_3_reg_0_15_18_21/RAMD_D1/CLK
                         clock pessimism             -0.521     1.971    
    SLICE_X66Y10         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.281    ddr2/ldc/storage_3_reg_0_15_18_21/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_2_reg_0_15_18_21/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.702%)  route 0.254ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.649     1.952    ddr2/ldc/PLLE2_ADV_0
    SLICE_X75Y15         FDRE                                         r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y15         FDRE (Prop_fdre_C_Q)         0.141     2.093 r  ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=36, routed)          0.254     2.347    ddr2/ldc/storage_2_reg_0_15_18_21/ADDRD0
    SLICE_X74Y15         RAMD32                                       r  ddr2/ldc/storage_2_reg_0_15_18_21/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.922     2.508    ddr2/ldc/storage_2_reg_0_15_18_21/WCLK
    SLICE_X74Y15         RAMD32                                       r  ddr2/ldc/storage_2_reg_0_15_18_21/RAMA/CLK
                         clock pessimism             -0.543     1.965    
    SLICE_X74Y15         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.275    ddr2/ldc/storage_2_reg_0_15_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6     ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y6     ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y7     ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y7     ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4     ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4     ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y6     ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5     ddr2/ldc/mem_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7     ddr2/ldc/memdat_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8     ddr2/ldc/memdat_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y3  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y5     ddr2/ldc/storage_6_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y5     ddr2/ldc/storage_6_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y5     ddr2/ldc/storage_6_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y5     ddr2/ldc/storage_6_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y5     ddr2/ldc/storage_6_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y5     ddr2/ldc/storage_6_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y5     ddr2/ldc/storage_6_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y5     ddr2/ldc/storage_6_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y3  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y13    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y13    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y13    ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y13    ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y13    ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y13    ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y13    ddr2/ldc/storage_11_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y13    ddr2/ldc/storage_11_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :         3103  Failing Endpoints,  Worst Slack       -4.710ns,  Total Violation    -5920.884ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.710ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.861ns  (logic 3.567ns (17.099%)  route 17.294ns (82.901%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=11)
  Clock Path Skew:        -3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.752ns = ( 29.752 - 20.000 ) 
    Source Clock Delay      (SCD):    13.863ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.958     9.570    clk_gen/clk_core
    SLICE_X50Y150        LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           2.448    12.142    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    12.238 r  dout_reg[31]_i_2__2/O
                         net (fo=79, routed)          1.625    13.863    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X41Y105        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDCE (Prop_fdce_C_Q)         0.456    14.319 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.299    14.618    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X40Y105        LUT4 (Prop_lut4_I2_O)        0.124    14.742 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.559    15.301    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.425 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.868    16.293    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I0_O)        0.124    16.417 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.426    16.843    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    16.967 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          1.241    18.208    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X50Y91         LUT4 (Prop_lut4_I2_O)        0.124    18.332 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    18.332    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.910 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          0.813    19.723    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X41Y91         LUT2 (Prop_lut2_I1_O)        0.301    20.024 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.485    20.509    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.124    20.633 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.730    21.363    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X43Y96         LUT4 (Prop_lut4_I2_O)        0.124    21.487 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           1.149    22.635    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X42Y82         LUT5 (Prop_lut5_I0_O)        0.124    22.759 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_10__8/O
                         net (fo=1, routed)           0.943    23.702    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_1
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    23.826 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.856    24.682    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124    24.806 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.670    25.476    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X53Y65         LUT6 (Prop_lut6_I3_O)        0.124    25.600 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.657    26.257    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    26.381 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.804    27.184    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    27.308 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.287    27.595    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X59Y64         LUT6 (Prop_lut6_I4_O)        0.124    27.719 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           0.898    28.617    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X57Y64         LUT6 (Prop_lut6_I2_O)        0.124    28.741 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.939    30.680    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    30.804 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           1.157    31.962    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.086 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         1.606    33.691    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dma_dccm_req
    SLICE_X63Y94         LUT3 (Prop_lut3_I1_O)        0.124    33.815 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[14]_i_1__101/O
                         net (fo=1, routed)           0.909    34.724    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[14]_0
    SLICE_X53Y94         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.504    29.752    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y94         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[14]/C
                         clock pessimism              0.367    30.119    
                         clock uncertainty           -0.062    30.057    
    SLICE_X53Y94         FDCE (Setup_fdce_C_D)       -0.043    30.014    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         30.014    
                         arrival time                         -34.724    
  -------------------------------------------------------------------
                         slack                                 -4.710    

Slack (VIOLATED) :        -4.699ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.926ns  (logic 3.815ns (18.231%)  route 17.111ns (81.769%))
  Logic Levels:           22  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=13)
  Clock Path Skew:        -3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.752ns = ( 29.752 - 20.000 ) 
    Source Clock Delay      (SCD):    13.863ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.958     9.570    clk_gen/clk_core
    SLICE_X50Y150        LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           2.448    12.142    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    12.238 r  dout_reg[31]_i_2__2/O
                         net (fo=79, routed)          1.625    13.863    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X41Y105        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDCE (Prop_fdce_C_Q)         0.456    14.319 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.299    14.618    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X40Y105        LUT4 (Prop_lut4_I2_O)        0.124    14.742 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.559    15.301    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.425 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.868    16.293    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I0_O)        0.124    16.417 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.426    16.843    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    16.967 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          1.241    18.208    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X50Y91         LUT4 (Prop_lut4_I2_O)        0.124    18.332 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    18.332    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.910 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          0.813    19.723    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X41Y91         LUT2 (Prop_lut2_I1_O)        0.301    20.024 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.485    20.509    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.124    20.633 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.730    21.363    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X43Y96         LUT4 (Prop_lut4_I2_O)        0.124    21.487 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           1.149    22.635    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X42Y82         LUT5 (Prop_lut5_I0_O)        0.124    22.759 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_10__8/O
                         net (fo=1, routed)           0.943    23.702    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_1
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    23.826 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.856    24.682    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124    24.806 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.670    25.476    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X53Y65         LUT6 (Prop_lut6_I3_O)        0.124    25.600 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.657    26.257    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    26.381 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.804    27.184    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    27.308 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.287    27.595    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X59Y64         LUT6 (Prop_lut6_I4_O)        0.124    27.719 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           0.898    28.617    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X57Y64         LUT6 (Prop_lut6_I2_O)        0.124    28.741 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.939    30.680    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    30.804 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           1.157    31.962    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.086 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.484    32.569    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X52Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.693 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          1.020    33.714    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.124    33.838 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.827    34.665    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I5_O)        0.124    34.789 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[61]_i_1__4/O
                         net (fo=1, routed)           0.000    34.789    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[29]
    SLICE_X52Y95         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.504    29.752    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y95         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[61]/C
                         clock pessimism              0.367    30.119    
                         clock uncertainty           -0.062    30.057    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)        0.032    30.089    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[61]
  -------------------------------------------------------------------
                         required time                         30.089    
                         arrival time                         -34.789    
  -------------------------------------------------------------------
                         slack                                 -4.699    

Slack (VIOLATED) :        -4.648ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.873ns  (logic 3.815ns (18.277%)  route 17.058ns (81.723%))
  Logic Levels:           22  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=13)
  Clock Path Skew:        -3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.752ns = ( 29.752 - 20.000 ) 
    Source Clock Delay      (SCD):    13.863ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.958     9.570    clk_gen/clk_core
    SLICE_X50Y150        LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           2.448    12.142    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    12.238 r  dout_reg[31]_i_2__2/O
                         net (fo=79, routed)          1.625    13.863    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X41Y105        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDCE (Prop_fdce_C_Q)         0.456    14.319 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.299    14.618    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X40Y105        LUT4 (Prop_lut4_I2_O)        0.124    14.742 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.559    15.301    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.425 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.868    16.293    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I0_O)        0.124    16.417 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.426    16.843    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    16.967 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          1.241    18.208    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X50Y91         LUT4 (Prop_lut4_I2_O)        0.124    18.332 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    18.332    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.910 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          0.813    19.723    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X41Y91         LUT2 (Prop_lut2_I1_O)        0.301    20.024 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.485    20.509    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.124    20.633 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.730    21.363    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X43Y96         LUT4 (Prop_lut4_I2_O)        0.124    21.487 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           1.149    22.635    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X42Y82         LUT5 (Prop_lut5_I0_O)        0.124    22.759 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_10__8/O
                         net (fo=1, routed)           0.943    23.702    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_1
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    23.826 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.856    24.682    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124    24.806 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.670    25.476    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X53Y65         LUT6 (Prop_lut6_I3_O)        0.124    25.600 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.657    26.257    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    26.381 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.804    27.184    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    27.308 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.287    27.595    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X59Y64         LUT6 (Prop_lut6_I4_O)        0.124    27.719 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           0.898    28.617    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X57Y64         LUT6 (Prop_lut6_I2_O)        0.124    28.741 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.939    30.680    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    30.804 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           1.157    31.962    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.086 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.484    32.569    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X52Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.693 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          1.020    33.714    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.124    33.838 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.775    34.612    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124    34.736 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[60]_i_1__6/O
                         net (fo=1, routed)           0.000    34.736    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[28]
    SLICE_X53Y96         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.504    29.752    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y96         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[60]/C
                         clock pessimism              0.367    30.119    
                         clock uncertainty           -0.062    30.057    
    SLICE_X53Y96         FDCE (Setup_fdce_C_D)        0.031    30.088    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[60]
  -------------------------------------------------------------------
                         required time                         30.088    
                         arrival time                         -34.736    
  -------------------------------------------------------------------
                         slack                                 -4.648    

Slack (VIOLATED) :        -4.646ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.872ns  (logic 3.815ns (18.278%)  route 17.057ns (81.722%))
  Logic Levels:           22  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=13)
  Clock Path Skew:        -3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.752ns = ( 29.752 - 20.000 ) 
    Source Clock Delay      (SCD):    13.863ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.958     9.570    clk_gen/clk_core
    SLICE_X50Y150        LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           2.448    12.142    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    12.238 r  dout_reg[31]_i_2__2/O
                         net (fo=79, routed)          1.625    13.863    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X41Y105        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDCE (Prop_fdce_C_Q)         0.456    14.319 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.299    14.618    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X40Y105        LUT4 (Prop_lut4_I2_O)        0.124    14.742 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.559    15.301    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.425 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.868    16.293    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I0_O)        0.124    16.417 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.426    16.843    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    16.967 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          1.241    18.208    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X50Y91         LUT4 (Prop_lut4_I2_O)        0.124    18.332 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    18.332    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.910 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          0.813    19.723    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X41Y91         LUT2 (Prop_lut2_I1_O)        0.301    20.024 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.485    20.509    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.124    20.633 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.730    21.363    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X43Y96         LUT4 (Prop_lut4_I2_O)        0.124    21.487 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           1.149    22.635    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X42Y82         LUT5 (Prop_lut5_I0_O)        0.124    22.759 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_10__8/O
                         net (fo=1, routed)           0.943    23.702    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_1
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    23.826 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.856    24.682    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124    24.806 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.670    25.476    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X53Y65         LUT6 (Prop_lut6_I3_O)        0.124    25.600 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.657    26.257    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    26.381 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.804    27.184    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    27.308 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.287    27.595    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X59Y64         LUT6 (Prop_lut6_I4_O)        0.124    27.719 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           0.898    28.617    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X57Y64         LUT6 (Prop_lut6_I2_O)        0.124    28.741 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.939    30.680    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    30.804 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           1.157    31.962    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.086 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.484    32.569    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X52Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.693 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          1.020    33.714    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.124    33.838 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.774    34.611    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124    34.735 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[62]_i_1__5/O
                         net (fo=1, routed)           0.000    34.735    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[30]
    SLICE_X53Y96         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.504    29.752    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y96         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[62]/C
                         clock pessimism              0.367    30.119    
                         clock uncertainty           -0.062    30.057    
    SLICE_X53Y96         FDCE (Setup_fdce_C_D)        0.032    30.089    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[62]
  -------------------------------------------------------------------
                         required time                         30.089    
                         arrival time                         -34.735    
  -------------------------------------------------------------------
                         slack                                 -4.646    

Slack (VIOLATED) :        -4.583ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.817ns  (logic 3.815ns (18.327%)  route 17.002ns (81.673%))
  Logic Levels:           22  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=13)
  Clock Path Skew:        -3.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.760ns = ( 29.760 - 20.000 ) 
    Source Clock Delay      (SCD):    13.863ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.958     9.570    clk_gen/clk_core
    SLICE_X50Y150        LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           2.448    12.142    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    12.238 r  dout_reg[31]_i_2__2/O
                         net (fo=79, routed)          1.625    13.863    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X41Y105        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDCE (Prop_fdce_C_Q)         0.456    14.319 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.299    14.618    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X40Y105        LUT4 (Prop_lut4_I2_O)        0.124    14.742 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.559    15.301    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.425 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.868    16.293    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I0_O)        0.124    16.417 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.426    16.843    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    16.967 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          1.241    18.208    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X50Y91         LUT4 (Prop_lut4_I2_O)        0.124    18.332 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    18.332    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.910 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          0.813    19.723    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X41Y91         LUT2 (Prop_lut2_I1_O)        0.301    20.024 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.485    20.509    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.124    20.633 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.730    21.363    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X43Y96         LUT4 (Prop_lut4_I2_O)        0.124    21.487 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           1.149    22.635    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X42Y82         LUT5 (Prop_lut5_I0_O)        0.124    22.759 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_10__8/O
                         net (fo=1, routed)           0.943    23.702    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_1
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    23.826 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.856    24.682    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124    24.806 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.670    25.476    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X53Y65         LUT6 (Prop_lut6_I3_O)        0.124    25.600 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.657    26.257    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    26.381 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.804    27.184    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    27.308 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.287    27.595    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X59Y64         LUT6 (Prop_lut6_I4_O)        0.124    27.719 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           0.898    28.617    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X57Y64         LUT6 (Prop_lut6_I2_O)        0.124    28.741 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.939    30.680    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    30.804 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           1.157    31.962    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.086 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.484    32.569    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X52Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.693 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          1.020    33.714    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.124    33.838 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.718    34.556    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I5_O)        0.124    34.680 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[57]_i_1__10/O
                         net (fo=1, routed)           0.000    34.680    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[25]
    SLICE_X51Y99         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.512    29.760    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y99         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[57]/C
                         clock pessimism              0.367    30.127    
                         clock uncertainty           -0.062    30.065    
    SLICE_X51Y99         FDCE (Setup_fdce_C_D)        0.031    30.096    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[57]
  -------------------------------------------------------------------
                         required time                         30.096    
                         arrival time                         -34.680    
  -------------------------------------------------------------------
                         slack                                 -4.583    

Slack (VIOLATED) :        -4.567ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.790ns  (logic 3.815ns (18.350%)  route 16.975ns (81.650%))
  Logic Levels:           22  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=13)
  Clock Path Skew:        -3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.752ns = ( 29.752 - 20.000 ) 
    Source Clock Delay      (SCD):    13.863ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.958     9.570    clk_gen/clk_core
    SLICE_X50Y150        LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           2.448    12.142    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    12.238 r  dout_reg[31]_i_2__2/O
                         net (fo=79, routed)          1.625    13.863    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X41Y105        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDCE (Prop_fdce_C_Q)         0.456    14.319 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.299    14.618    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X40Y105        LUT4 (Prop_lut4_I2_O)        0.124    14.742 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.559    15.301    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.425 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.868    16.293    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I0_O)        0.124    16.417 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.426    16.843    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    16.967 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          1.241    18.208    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X50Y91         LUT4 (Prop_lut4_I2_O)        0.124    18.332 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    18.332    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.910 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          0.813    19.723    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X41Y91         LUT2 (Prop_lut2_I1_O)        0.301    20.024 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.485    20.509    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.124    20.633 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.730    21.363    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X43Y96         LUT4 (Prop_lut4_I2_O)        0.124    21.487 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           1.149    22.635    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X42Y82         LUT5 (Prop_lut5_I0_O)        0.124    22.759 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_10__8/O
                         net (fo=1, routed)           0.943    23.702    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_1
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    23.826 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.856    24.682    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124    24.806 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.670    25.476    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X53Y65         LUT6 (Prop_lut6_I3_O)        0.124    25.600 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.657    26.257    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    26.381 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.804    27.184    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    27.308 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.287    27.595    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X59Y64         LUT6 (Prop_lut6_I4_O)        0.124    27.719 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           0.898    28.617    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X57Y64         LUT6 (Prop_lut6_I2_O)        0.124    28.741 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.939    30.680    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    30.804 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           1.157    31.962    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.086 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.484    32.569    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X52Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.693 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          1.020    33.714    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.124    33.838 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.692    34.529    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124    34.653 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[56]_i_1__10/O
                         net (fo=1, routed)           0.000    34.653    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[24]
    SLICE_X52Y93         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.504    29.752    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y93         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[56]/C
                         clock pessimism              0.367    30.119    
                         clock uncertainty           -0.062    30.057    
    SLICE_X52Y93         FDCE (Setup_fdce_C_D)        0.029    30.086    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[56]
  -------------------------------------------------------------------
                         required time                         30.086    
                         arrival time                         -34.653    
  -------------------------------------------------------------------
                         slack                                 -4.567    

Slack (VIOLATED) :        -4.562ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.787ns  (logic 3.815ns (18.353%)  route 16.972ns (81.647%))
  Logic Levels:           22  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=13)
  Clock Path Skew:        -3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.752ns = ( 29.752 - 20.000 ) 
    Source Clock Delay      (SCD):    13.863ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.958     9.570    clk_gen/clk_core
    SLICE_X50Y150        LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           2.448    12.142    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    12.238 r  dout_reg[31]_i_2__2/O
                         net (fo=79, routed)          1.625    13.863    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X41Y105        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDCE (Prop_fdce_C_Q)         0.456    14.319 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.299    14.618    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X40Y105        LUT4 (Prop_lut4_I2_O)        0.124    14.742 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.559    15.301    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.425 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.868    16.293    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I0_O)        0.124    16.417 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.426    16.843    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    16.967 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          1.241    18.208    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X50Y91         LUT4 (Prop_lut4_I2_O)        0.124    18.332 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    18.332    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.910 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          0.813    19.723    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X41Y91         LUT2 (Prop_lut2_I1_O)        0.301    20.024 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.485    20.509    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.124    20.633 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.730    21.363    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X43Y96         LUT4 (Prop_lut4_I2_O)        0.124    21.487 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           1.149    22.635    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X42Y82         LUT5 (Prop_lut5_I0_O)        0.124    22.759 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_10__8/O
                         net (fo=1, routed)           0.943    23.702    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_1
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    23.826 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.856    24.682    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124    24.806 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.670    25.476    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X53Y65         LUT6 (Prop_lut6_I3_O)        0.124    25.600 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.657    26.257    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    26.381 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.804    27.184    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    27.308 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.287    27.595    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X59Y64         LUT6 (Prop_lut6_I4_O)        0.124    27.719 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           0.898    28.617    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X57Y64         LUT6 (Prop_lut6_I2_O)        0.124    28.741 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.939    30.680    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    30.804 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           1.157    31.962    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.086 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.484    32.569    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X52Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.693 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          1.020    33.714    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.124    33.838 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.689    34.526    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124    34.650 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[58]_i_1__7/O
                         net (fo=1, routed)           0.000    34.650    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[26]
    SLICE_X52Y93         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.504    29.752    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y93         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[58]/C
                         clock pessimism              0.367    30.119    
                         clock uncertainty           -0.062    30.057    
    SLICE_X52Y93         FDCE (Setup_fdce_C_D)        0.031    30.088    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[58]
  -------------------------------------------------------------------
                         required time                         30.088    
                         arrival time                         -34.650    
  -------------------------------------------------------------------
                         slack                                 -4.562    

Slack (VIOLATED) :        -4.501ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.780ns  (logic 3.815ns (18.359%)  route 16.965ns (81.641%))
  Logic Levels:           22  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=13)
  Clock Path Skew:        -3.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.760ns = ( 29.760 - 20.000 ) 
    Source Clock Delay      (SCD):    13.863ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.958     9.570    clk_gen/clk_core
    SLICE_X50Y150        LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           2.448    12.142    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    12.238 r  dout_reg[31]_i_2__2/O
                         net (fo=79, routed)          1.625    13.863    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X41Y105        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDCE (Prop_fdce_C_Q)         0.456    14.319 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.299    14.618    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X40Y105        LUT4 (Prop_lut4_I2_O)        0.124    14.742 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.559    15.301    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.425 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.868    16.293    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I0_O)        0.124    16.417 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.426    16.843    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    16.967 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          1.241    18.208    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X50Y91         LUT4 (Prop_lut4_I2_O)        0.124    18.332 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    18.332    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.910 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          0.813    19.723    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X41Y91         LUT2 (Prop_lut2_I1_O)        0.301    20.024 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.485    20.509    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.124    20.633 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.730    21.363    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X43Y96         LUT4 (Prop_lut4_I2_O)        0.124    21.487 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           1.149    22.635    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X42Y82         LUT5 (Prop_lut5_I0_O)        0.124    22.759 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_10__8/O
                         net (fo=1, routed)           0.943    23.702    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_1
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    23.826 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.856    24.682    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124    24.806 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.670    25.476    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X53Y65         LUT6 (Prop_lut6_I3_O)        0.124    25.600 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.657    26.257    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    26.381 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.804    27.184    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    27.308 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.287    27.595    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X59Y64         LUT6 (Prop_lut6_I4_O)        0.124    27.719 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           0.898    28.617    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X57Y64         LUT6 (Prop_lut6_I2_O)        0.124    28.741 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.939    30.680    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    30.804 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           1.157    31.962    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.086 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.484    32.569    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X52Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.693 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          1.020    33.714    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.124    33.838 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.681    34.519    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.124    34.643 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[59]_i_1__6/O
                         net (fo=1, routed)           0.000    34.643    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[27]
    SLICE_X50Y99         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.512    29.760    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X50Y99         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[59]/C
                         clock pessimism              0.367    30.127    
                         clock uncertainty           -0.062    30.065    
    SLICE_X50Y99         FDCE (Setup_fdce_C_D)        0.077    30.142    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[59]
  -------------------------------------------------------------------
                         required time                         30.142    
                         arrival time                         -34.643    
  -------------------------------------------------------------------
                         slack                                 -4.501    

Slack (VIOLATED) :        -4.482ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.708ns  (logic 3.815ns (18.423%)  route 16.893ns (81.577%))
  Logic Levels:           22  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=13)
  Clock Path Skew:        -3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.752ns = ( 29.752 - 20.000 ) 
    Source Clock Delay      (SCD):    13.863ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.958     9.570    clk_gen/clk_core
    SLICE_X50Y150        LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           2.448    12.142    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    12.238 r  dout_reg[31]_i_2__2/O
                         net (fo=79, routed)          1.625    13.863    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X41Y105        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDCE (Prop_fdce_C_Q)         0.456    14.319 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.299    14.618    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X40Y105        LUT4 (Prop_lut4_I2_O)        0.124    14.742 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.559    15.301    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.425 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.868    16.293    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I0_O)        0.124    16.417 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.426    16.843    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    16.967 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          1.241    18.208    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X50Y91         LUT4 (Prop_lut4_I2_O)        0.124    18.332 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    18.332    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.910 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          0.813    19.723    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X41Y91         LUT2 (Prop_lut2_I1_O)        0.301    20.024 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.485    20.509    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.124    20.633 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.730    21.363    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X43Y96         LUT4 (Prop_lut4_I2_O)        0.124    21.487 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           1.149    22.635    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X42Y82         LUT5 (Prop_lut5_I0_O)        0.124    22.759 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_10__8/O
                         net (fo=1, routed)           0.943    23.702    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_1
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    23.826 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.856    24.682    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124    24.806 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.670    25.476    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X53Y65         LUT6 (Prop_lut6_I3_O)        0.124    25.600 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.657    26.257    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    26.381 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.804    27.184    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    27.308 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.287    27.595    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X59Y64         LUT6 (Prop_lut6_I4_O)        0.124    27.719 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           0.898    28.617    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X57Y64         LUT6 (Prop_lut6_I2_O)        0.124    28.741 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.939    30.680    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    30.804 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           1.157    31.962    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.086 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         0.484    32.569    swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dma_dccm_req
    SLICE_X52Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.693 r  swervolf/swerv_eh1/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout[31]_i_1__132/O
                         net (fo=65, routed)          1.020    33.714    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/lsu_store_c1_dc1_clken
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.124    33.838 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3/O
                         net (fo=8, routed)           0.609    34.446    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_2__3_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I2_O)        0.124    34.570 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[63]_i_1__5/O
                         net (fo=1, routed)           0.000    34.570    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]_1[31]
    SLICE_X52Y93         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.504    29.752    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y93         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]/C
                         clock pessimism              0.367    30.119    
                         clock uncertainty           -0.062    30.057    
    SLICE_X52Y93         FDCE (Setup_fdce_C_D)        0.031    30.088    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[63]
  -------------------------------------------------------------------
                         required time                         30.088    
                         arrival time                         -34.570    
  -------------------------------------------------------------------
                         slack                                 -4.482    

Slack (VIOLATED) :        -4.421ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        20.405ns  (logic 3.593ns (17.609%)  route 16.812ns (82.391%))
  Logic Levels:           20  (CARRY4=1 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=11)
  Clock Path Skew:        -3.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.757ns = ( 29.757 - 20.000 ) 
    Source Clock Delay      (SCD):    13.863ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.958     9.570    clk_gen/clk_core
    SLICE_X50Y150        LUT2 (Prop_lut2_I0_O)        0.124     9.694 r  clk_gen/dout[31]_i_5__52/O
                         net (fo=1, routed)           2.448    12.142    clk_gen_n_19
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    12.238 r  dout_reg[31]_i_2__2/O
                         net (fo=79, routed)          1.625    13.863    swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/CLK
    SLICE_X41Y105        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDCE (Prop_fdce_C_Q)         0.456    14.319 r  swervolf/swerv_eh1/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_data_lo_ff/dout_reg[25]/Q
                         net (fo=8, routed)           0.299    14.618    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_i_2__1[25]
    SLICE_X40Y105        LUT4 (Prop_lut4_I2_O)        0.124    14.742 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[25]_i_8__14/O
                         net (fo=2, routed)           0.559    15.301    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[31]_0[0]
    SLICE_X41Y101        LUT6 (Prop_lut6_I0_O)        0.124    15.425 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[9]_i_5__25/O
                         net (fo=2, routed)           0.868    16.293    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[1]_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I0_O)        0.124    16.417 r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout[1]_i_4__38/O
                         net (fo=1, routed)           0.426    16.843    swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/lsu_ld_data_dc3[1]
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124    16.967 r  swervolf/swerv_eh1/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout[1]_i_2__50/O
                         net (fo=12, routed)          1.241    18.208    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[3]_3
    SLICE_X50Y91         LUT4 (Prop_lut4_I2_O)        0.124    18.332 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout[3]_i_5__19/O
                         net (fo=1, routed)           0.000    18.332    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_0[1]
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.910 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/offsetff/genblock.dff/dffs/dout_reg[3]_i_1__0/O[2]
                         net (fo=26, routed)          0.813    19.723    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[0]_2[0]
    SLICE_X41Y91         LUT2 (Prop_lut2_I1_O)        0.301    20.024 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout[0]_i_1__397/O
                         net (fo=4, routed)           0.485    20.509    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8_1
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.124    20.633 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5/O
                         net (fo=2, routed)           0.730    21.363    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_22__5_n_0
    SLICE_X43Y96         LUT4 (Prop_lut4_I2_O)        0.124    21.487 f  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_18__8/O
                         net (fo=2, routed)           1.149    22.635    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_3__27
    SLICE_X42Y82         LUT5 (Prop_lut5_I0_O)        0.124    22.759 f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[5].stbuf_data_vldff/dffsc/dout[10]_i_10__8/O
                         net (fo=1, routed)           0.943    23.702    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[10]_1
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    23.826 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout[10]_i_3__27/O
                         net (fo=2, routed)           0.856    24.682    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/lsu_stbuf_full_any
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124    24.806 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/i__i_51/O
                         net (fo=8, routed)           0.670    25.476    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/lsu_store_stall_any
    SLICE_X53Y65         LUT6 (Prop_lut6_I3_O)        0.124    25.600 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_35/O
                         net (fo=1, routed)           0.657    26.257    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124    26.381 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27/O
                         net (fo=1, routed)           0.804    27.184    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_27_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.124    27.308 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/i__i_16/O
                         net (fo=1, routed)           0.287    27.595    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[36]_i_4__1_1
    SLICE_X59Y64         LUT6 (Prop_lut6_I4_O)        0.124    27.719 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/i__i_5/O
                         net (fo=5, routed)           0.898    28.617    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[2]_18
    SLICE_X57Y64         LUT6 (Prop_lut6_I2_O)        0.124    28.741 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/i__i_1/O
                         net (fo=60, routed)          1.939    30.680    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[4]_16
    SLICE_X52Y81         LUT6 (Prop_lut6_I1_O)        0.124    30.804 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[31]_i_3__0/O
                         net (fo=7, routed)           1.157    31.962    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/lsu_p[valid]
    SLICE_X53Y75         LUT6 (Prop_lut6_I1_O)        0.124    32.086 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/lsu_pkt_dc1ff/genblock.dff/dffs/dout[10]_i_1__187/O
                         net (fo=131, routed)         1.606    33.691    swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dma_dccm_req
    SLICE_X63Y94         LUT3 (Prop_lut3_I1_O)        0.150    33.841 r  swervolf/swerv_eh1/swerv/dma_ctrl/RdPtr_dff/dffs/dout[17]_i_1__97/O
                         net (fo=1, routed)           0.426    34.268    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[17]_5
    SLICE_X60Y94         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.509    29.757    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X60Y94         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[17]/C
                         clock pessimism              0.367    30.124    
                         clock uncertainty           -0.062    30.062    
    SLICE_X60Y94         FDCE (Setup_fdce_C_D)       -0.215    29.847    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/rs1ff/genblock.dff/dffs/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         29.847    
                         arrival time                         -34.268    
  -------------------------------------------------------------------
                         slack                                 -4.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.251ns (18.095%)  route 1.136ns (81.905%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.061ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     3.255    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X41Y113        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113        FDCE (Prop_fdce_C_Q)         0.141     3.396 r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_dataff/genblock.dff/dffs/dout_reg[29]/Q
                         net (fo=6, routed)           0.426     3.822    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/p_6_in98_in[5]
    SLICE_X44Y112        LUT6 (Prop_lut6_I0_O)        0.045     3.867 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_1_i_30/O
                         net (fo=1, routed)           0.000     3.867    swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_1_i_30_n_0
    SLICE_X44Y112        MUXF7 (Prop_muxf7_I1_O)      0.065     3.932 r  swervolf/swerv_eh1/swerv/lsu/stbuf/RdPtrff/dffs/ram_core_reg_1_i_5/O
                         net (fo=11, routed)          0.710     4.642    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/D[29]
    RAMB36_X1Y21         RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.259     3.814    swervolf/swerv_eh1/mem/clk_core
    SLICE_X34Y150        LUT2 (Prop_lut2_I0_O)        0.056     3.870 r  swervolf/swerv_eh1/mem/ram_core_reg_0_i_1__2/O
                         net (fo=3, routed)           1.191     5.061    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_0_0
    RAMB36_X1Y21         RAMB36E1                                     r  swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1/CLKARDCLK
                         clock pessimism             -0.560     4.500    
    RAMB36_X1Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.092     4.592    swervolf/swerv_eh1/mem/Gen_dccm_enable.dccm/mem_bank[3].dccm_bank/ram_core_reg_1
  -------------------------------------------------------------------
                         required time                         -4.592    
                         arrival time                           4.642    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.262%)  route 0.216ns (53.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.206ns
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.624     3.322    swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X43Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.141     3.463 r  swervolf/swerv_eh1/swerv/dbg/dbg_sbaddress0_reg/genblock.dff/dffs/dout_reg[30]/Q
                         net (fo=15, routed)          0.216     3.679    swervolf/swerv_eh1/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dffs/Q[14]
    SLICE_X52Y27         LUT6 (Prop_lut6_I3_O)        0.045     3.724 r  swervolf/swerv_eh1/swerv/dbg/dbg_sbdata0_reg/genblock.dff/dffs/dout[30]_i_1__127/O
                         net (fo=1, routed)           0.000     3.724    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dmi_reg_rdata_din[29]
    SLICE_X52Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.891     4.206    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X52Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
                         clock pessimism             -0.626     3.580    
    SLICE_X52Y27         FDCE (Hold_fdce_C_D)         0.092     3.672    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.672    
                         arrival time                           3.724    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i0_alu_e4/brimmff/genblock.dff/dffs/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.043%)  route 0.217ns (56.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.134ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.552     3.249    swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X50Y74         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDCE (Prop_fdce_C_Q)         0.164     3.413 r  swervolf/swerv_eh1/swerv/exu/i0_src_e3_ff/genblock.dff/dffs/dout_reg[7]/Q
                         net (fo=1, routed)           0.217     3.630    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/brimmff/genblock.dff/dffs/dout_reg[7]_0
    SLICE_X55Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e4/brimmff/genblock.dff/dffs/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.819     4.134    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/brimmff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X55Y73         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i0_alu_e4/brimmff/genblock.dff/dffs/dout_reg[7]/C
                         clock pessimism             -0.623     3.511    
    SLICE_X55Y73         FDCE (Hold_fdce_C_D)         0.066     3.577    swervolf/swerv_eh1/swerv/exu/i0_alu_e4/brimmff/genblock.dff/dffs/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.577    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.141%)  route 0.249ns (63.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.147ns
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.566     3.263    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y97         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.141     3.404 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[39]/Q
                         net (fo=1, routed)           0.249     3.653    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[39]_1
    SLICE_X48Y101        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.832     4.147    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X48Y101        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[39]/C
                         clock pessimism             -0.618     3.529    
    SLICE_X48Y101        FDCE (Hold_fdce_C_D)         0.070     3.599    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc3ff/genblock.dff/dffs/dout_reg[39]
  -------------------------------------------------------------------
                         required time                         -3.599    
                         arrival time                           3.653    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 swervolf/timer_ptc/rptc_cntr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.194%)  route 0.552ns (74.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.487ns
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.820     2.814    swervolf/timer_ptc/clk_core
    SLICE_X35Y150        LUT3 (Prop_lut3_I2_O)        0.045     2.859 r  swervolf/timer_ptc/rptc_cntr[31]_i_3/O
                         net (fo=32, routed)          1.555     4.414    swervolf/timer_ptc/cntr_clk
    SLICE_X32Y15         FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.141     4.555 r  swervolf/timer_ptc/rptc_cntr_reg[4]/Q
                         net (fo=6, routed)           0.552     5.108    swervolf/axi2wb/rptc_lrc_reg[31][4]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.045     5.153 r  swervolf/axi2wb/rptc_hrc[4]_i_1/O
                         net (fo=1, routed)           0.000     5.153    swervolf/timer_ptc/D[4]
    SLICE_X29Y18         FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.174     3.728    clk_gen/clk_core
    SLICE_X36Y150        LUT2 (Prop_lut2_I0_O)        0.057     3.785 r  clk_gen/rptc_hrc[31]_i_3/O
                         net (fo=32, routed)          1.702     5.487    swervolf/timer_ptc/rptc_hrc_reg[0]_1
    SLICE_X29Y18         FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[4]/C
                         clock pessimism             -0.560     4.927    
    SLICE_X29Y18         FDCE (Hold_fdce_C_D)         0.170     5.097    swervolf/timer_ptc/rptc_hrc_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.097    
                         arrival time                           5.153    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.153%)  route 0.207ns (55.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.144ns
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.566     3.263    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X50Y99         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164     3.427 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc1ff/genblock.dff/dffs/dout_reg[59]/Q
                         net (fo=2, routed)           0.207     3.634    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[63]_1[27]
    SLICE_X50Y104        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.829     4.144    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X50Y104        FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[59]/C
                         clock pessimism             -0.618     3.526    
    SLICE_X50Y104        FDCE (Hold_fdce_C_D)         0.052     3.578    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sddc2ff/genblock.dff/dffs/dout_reg[59]
  -------------------------------------------------------------------
                         required time                         -3.578    
                         arrival time                           3.634    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 swervolf/timer_ptc/rptc_cntr_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.209ns (23.483%)  route 0.681ns (76.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.487ns
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.820     2.814    swervolf/timer_ptc/clk_core
    SLICE_X35Y150        LUT3 (Prop_lut3_I2_O)        0.045     2.859 r  swervolf/timer_ptc/rptc_cntr[31]_i_3/O
                         net (fo=32, routed)          1.406     4.265    swervolf/timer_ptc/cntr_clk
    SLICE_X34Y19         FDCE                                         r  swervolf/timer_ptc/rptc_cntr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDCE (Prop_fdce_C_Q)         0.164     4.429 r  swervolf/timer_ptc/rptc_cntr_reg[20]/Q
                         net (fo=6, routed)           0.681     5.110    swervolf/axi2wb/rptc_lrc_reg[31][20]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.045     5.155 r  swervolf/axi2wb/rptc_hrc[20]_i_1/O
                         net (fo=1, routed)           0.000     5.155    swervolf/timer_ptc/D[20]
    SLICE_X29Y18         FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.174     3.728    clk_gen/clk_core
    SLICE_X36Y150        LUT2 (Prop_lut2_I0_O)        0.057     3.785 r  clk_gen/rptc_hrc[31]_i_3/O
                         net (fo=32, routed)          1.702     5.487    swervolf/timer_ptc/rptc_hrc_reg[0]_1
    SLICE_X29Y18         FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[20]/C
                         clock pessimism             -0.560     4.927    
    SLICE_X29Y18         FDCE (Hold_fdce_C_D)         0.170     5.097    swervolf/timer_ptc/rptc_hrc_reg[20]
  -------------------------------------------------------------------
                         required time                         -5.097    
                         arrival time                           5.155    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc3ff/genblock.dff/dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.447%)  route 0.184ns (56.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.154ns
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.635     3.333    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X45Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc3ff/genblock.dff/dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.141     3.474 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc3ff/genblock.dff/dffs/dout_reg[21]/Q
                         net (fo=3, routed)           0.184     3.657    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/D[21]
    SLICE_X45Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.839     4.154    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/clk_core_BUFG
    SLICE_X45Y50         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[21]/C
                         clock pessimism             -0.623     3.531    
    SLICE_X45Y50         FDCE (Hold_fdce_C_D)         0.066     3.597    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/end_addr_dc4ff/dout_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.597    
                         arrival time                           3.657    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/axi_rdata_ff/genblock.dff/dffs/dout_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dffs/dout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.575%)  route 0.204ns (49.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.203ns
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.618     3.316    swervolf/swerv_eh1/swerv/dbg/axi_rdata_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X50Y24         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/axi_rdata_ff/genblock.dff/dffs/dout_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDCE (Prop_fdce_C_Q)         0.164     3.480 r  swervolf/swerv_eh1/swerv/dbg/axi_rdata_ff/genblock.dff/dffs/dout_reg[56]/Q
                         net (fo=3, routed)           0.204     3.684    swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/dout_reg[31][40]
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.045     3.729 r  swervolf/swerv_eh1/swerv/dbg/sbcs_misc_reg/dffs/dout[24]_i_1__154/O
                         net (fo=1, routed)           0.000     3.729    swervolf/swerv_eh1/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dffs/D[24]
    SLICE_X53Y24         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dffs/dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.888     4.203    swervolf/swerv_eh1/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dffs/clk_core_BUFG
    SLICE_X53Y24         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dffs/dout_reg[24]/C
                         clock pessimism             -0.626     3.577    
    SLICE_X53Y24         FDCE (Hold_fdce_C_D)         0.092     3.669    swervolf/swerv_eh1/swerv/dbg/dbg_sbdata1_reg/genblock.dff/dffs/dout_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           3.729    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.061%)  route 0.235ns (58.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.216ns
    Source Clock Delay      (SCD):    3.323ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.625     3.323    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X54Y16         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.164     3.487 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/Q
                         net (fo=2, routed)           0.235     3.722    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg_n_0_[73]
    SLICE_X48Y15         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.901     4.216    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X48Y15         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[73]/C
                         clock pessimism             -0.626     3.590    
    SLICE_X48Y15         FDCE (Hold_fdce_C_D)         0.072     3.662    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[73]
  -------------------------------------------------------------------
                         required time                         -3.662    
                         arrival time                           3.722    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y5     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y5     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y10    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y10    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y11    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y11    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4     swervolf/bootrom/ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4     swervolf/bootrom/ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y7     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y7     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[0].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y3  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y2      swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y2      swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y2      swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y2      swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y2      swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y2      swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y2      swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y2      swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y6      swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y6      swervolf/uart16550_0/regs/transmitter/fifo_tx/tfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y19    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y19    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y19    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y19    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y19    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y19    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y19    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y19    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y17    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y17    swervolf/spi/rfifo/mem_reg_0_3_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y3  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y3  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y3  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y3  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout1
  To Clock:  soc_s7pll0_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   ddr2/ldc/BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout2
  To Clock:  soc_s7pll0_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll0_clkout2
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2   ddr2/ldc/BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_27/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll1_clkout
  To Clock:  soc_s7pll1_clkout

Setup :            0  Failing Endpoints,  Worst Slack        2.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.419ns (29.622%)  route 0.995ns (70.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns = ( 11.013 - 5.000 ) 
    Source Clock Delay      (SCD):    6.349ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.735    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.717     6.349    ddr2/ldc/iodelay_clk
    SLICE_X89Y101        FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDPE (Prop_fdpe_C_Q)         0.419     6.768 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.995     7.764    ddr2/ldc/iodelay_rst
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.592    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.612    11.013    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism              0.232    11.245    
                         clock uncertainty           -0.053    11.192    
    SLICE_X88Y93         FDSE (Setup_fdse_C_S)       -0.699    10.493    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.493    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.419ns (29.622%)  route 0.995ns (70.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns = ( 11.013 - 5.000 ) 
    Source Clock Delay      (SCD):    6.349ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.735    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.717     6.349    ddr2/ldc/iodelay_clk
    SLICE_X89Y101        FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDPE (Prop_fdpe_C_Q)         0.419     6.768 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.995     7.764    ddr2/ldc/iodelay_rst
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.592    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.612    11.013    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism              0.232    11.245    
                         clock uncertainty           -0.053    11.192    
    SLICE_X88Y93         FDSE (Setup_fdse_C_S)       -0.699    10.493    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.493    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.419ns (29.622%)  route 0.995ns (70.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns = ( 11.013 - 5.000 ) 
    Source Clock Delay      (SCD):    6.349ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.735    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.717     6.349    ddr2/ldc/iodelay_clk
    SLICE_X89Y101        FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDPE (Prop_fdpe_C_Q)         0.419     6.768 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.995     7.764    ddr2/ldc/iodelay_rst
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.592    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.612    11.013    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism              0.232    11.245    
                         clock uncertainty           -0.053    11.192    
    SLICE_X88Y93         FDSE (Setup_fdse_C_S)       -0.699    10.493    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.493    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.419ns (29.622%)  route 0.995ns (70.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns = ( 11.013 - 5.000 ) 
    Source Clock Delay      (SCD):    6.349ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.735    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.717     6.349    ddr2/ldc/iodelay_clk
    SLICE_X89Y101        FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDPE (Prop_fdpe_C_Q)         0.419     6.768 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.995     7.764    ddr2/ldc/iodelay_rst
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.592    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.612    11.013    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism              0.232    11.245    
                         clock uncertainty           -0.053    11.192    
    SLICE_X88Y93         FDSE (Setup_fdse_C_S)       -0.699    10.493    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.493    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.718ns (37.949%)  route 1.174ns (62.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns = ( 11.013 - 5.000 ) 
    Source Clock Delay      (SCD):    6.349ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.735    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.717     6.349    ddr2/ldc/iodelay_clk
    SLICE_X89Y101        FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDPE (Prop_fdpe_C_Q)         0.419     6.768 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           1.174     7.942    ddr2/ldc/iodelay_rst
    SLICE_X87Y93         LUT6 (Prop_lut6_I5_O)        0.299     8.241 r  ddr2/ldc/soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.241    ddr2/ldc/soc_ic_reset_i_1_n_0
    SLICE_X87Y93         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.592    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.612    11.013    ddr2/ldc/iodelay_clk
    SLICE_X87Y93         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/C
                         clock pessimism              0.232    11.245    
                         clock uncertainty           -0.053    11.192    
    SLICE_X87Y93         FDRE (Setup_fdre_C_D)        0.029    11.221    ddr2/ldc/soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.221    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns = ( 11.013 - 5.000 ) 
    Source Clock Delay      (SCD):    6.365ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.735    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.732     6.365    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDSE (Prop_fdse_C_Q)         0.518     6.883 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.765    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y93         LUT4 (Prop_lut4_I2_O)        0.124     7.889 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.079    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.592    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.612    11.013    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism              0.352    11.365    
                         clock uncertainty           -0.053    11.312    
    SLICE_X88Y93         FDSE (Setup_fdse_C_CE)      -0.169    11.143    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns = ( 11.013 - 5.000 ) 
    Source Clock Delay      (SCD):    6.365ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.735    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.732     6.365    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDSE (Prop_fdse_C_Q)         0.518     6.883 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.765    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y93         LUT4 (Prop_lut4_I2_O)        0.124     7.889 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.079    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.592    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.612    11.013    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism              0.352    11.365    
                         clock uncertainty           -0.053    11.312    
    SLICE_X88Y93         FDSE (Setup_fdse_C_CE)      -0.169    11.143    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns = ( 11.013 - 5.000 ) 
    Source Clock Delay      (SCD):    6.365ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.735    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.732     6.365    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDSE (Prop_fdse_C_Q)         0.518     6.883 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.765    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y93         LUT4 (Prop_lut4_I2_O)        0.124     7.889 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.079    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.592    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.612    11.013    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism              0.352    11.365    
                         clock uncertainty           -0.053    11.312    
    SLICE_X88Y93         FDSE (Setup_fdse_C_CE)      -0.169    11.143    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.449%)  route 1.072ns (62.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns = ( 11.013 - 5.000 ) 
    Source Clock Delay      (SCD):    6.365ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.735    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.732     6.365    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDSE (Prop_fdse_C_Q)         0.518     6.883 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.765    ddr2/ldc/soc_reset_counter[2]
    SLICE_X88Y93         LUT4 (Prop_lut4_I2_O)        0.124     7.889 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.079    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.592    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.612    11.013    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism              0.352    11.365    
                         clock uncertainty           -0.053    11.312    
    SLICE_X88Y93         FDSE (Setup_fdse_C_CE)      -0.169    11.143    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_s7pll1_clkout rise@5.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.642ns (36.079%)  route 1.137ns (63.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns = ( 11.013 - 5.000 ) 
    Source Clock Delay      (SCD):    6.365ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.735    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.732     6.365    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDSE (Prop_fdse_C_Q)         0.518     6.883 r  ddr2/ldc/soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.137     8.020    ddr2/ldc/soc_reset_counter[0]
    SLICE_X88Y93         LUT3 (Prop_lut3_I1_O)        0.124     8.144 r  ddr2/ldc/soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.144    ddr2/ldc/soc_reset_counter[2]_i_1_n_0
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.592    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.675 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           1.634     9.309    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.400 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           1.612    11.013    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism              0.352    11.365    
                         clock uncertainty           -0.053    11.312    
    SLICE_X88Y93         FDSE (Setup_fdse_C_D)        0.081    11.393    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  3.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.602     1.881    ddr2/ldc/iodelay_clk
    SLICE_X89Y101        FDPE                                         r  ddr2/ldc/FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDPE (Prop_fdpe_C_Q)         0.141     2.022 r  ddr2/ldc/FDPE_6/Q
                         net (fo=1, routed)           0.056     2.078    ddr2/ldc/vns_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X89Y101        FDPE                                         r  ddr2/ldc/FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.919    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.873     2.434    ddr2/ldc/iodelay_clk
    SLICE_X89Y101        FDPE                                         r  ddr2/ldc/FDPE_7/C
                         clock pessimism             -0.552     1.881    
    SLICE_X89Y101        FDPE (Hold_fdpe_C_D)         0.075     1.956    ddr2/ldc/FDPE_7
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.515%)  route 0.148ns (41.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.607     1.886    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDSE (Prop_fdse_C_Q)         0.164     2.050 r  ddr2/ldc/soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.148     2.199    ddr2/ldc/soc_reset_counter[2]
    SLICE_X87Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.244 r  ddr2/ldc/soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.244    ddr2/ldc/soc_ic_reset_i_1_n_0
    SLICE_X87Y93         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.919    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.879     2.439    ddr2/ldc/iodelay_clk
    SLICE_X87Y93         FDRE                                         r  ddr2/ldc/soc_ic_reset_reg/C
                         clock pessimism             -0.536     1.902    
    SLICE_X87Y93         FDRE (Hold_fdre_C_D)         0.091     1.993    ddr2/ldc/soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.128ns (26.311%)  route 0.358ns (73.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.602     1.881    ddr2/ldc/iodelay_clk
    SLICE_X89Y101        FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDPE (Prop_fdpe_C_Q)         0.128     2.009 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.358     2.368    ddr2/ldc/iodelay_rst
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.919    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.879     2.439    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism             -0.280     2.158    
    SLICE_X88Y93         FDSE (Hold_fdse_C_S)        -0.045     2.113    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.128ns (26.311%)  route 0.358ns (73.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.602     1.881    ddr2/ldc/iodelay_clk
    SLICE_X89Y101        FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDPE (Prop_fdpe_C_Q)         0.128     2.009 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.358     2.368    ddr2/ldc/iodelay_rst
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.919    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.879     2.439    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism             -0.280     2.158    
    SLICE_X88Y93         FDSE (Hold_fdse_C_S)        -0.045     2.113    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.128ns (26.311%)  route 0.358ns (73.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.602     1.881    ddr2/ldc/iodelay_clk
    SLICE_X89Y101        FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDPE (Prop_fdpe_C_Q)         0.128     2.009 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.358     2.368    ddr2/ldc/iodelay_rst
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.919    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.879     2.439    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism             -0.280     2.158    
    SLICE_X88Y93         FDSE (Hold_fdse_C_S)        -0.045     2.113    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.128ns (26.311%)  route 0.358ns (73.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.602     1.881    ddr2/ldc/iodelay_clk
    SLICE_X89Y101        FDPE                                         r  ddr2/ldc/FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDPE (Prop_fdpe_C_Q)         0.128     2.009 r  ddr2/ldc/FDPE_7/Q
                         net (fo=5, routed)           0.358     2.368    ddr2/ldc/iodelay_rst
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.919    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.879     2.439    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism             -0.280     2.158    
    SLICE_X88Y93         FDSE (Hold_fdse_C_S)        -0.045     2.113    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.177%)  route 0.186ns (42.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.607     1.886    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDSE (Prop_fdse_C_Q)         0.148     2.034 r  ddr2/ldc/soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.186     2.221    ddr2/ldc/soc_reset_counter[1]
    SLICE_X88Y93         LUT2 (Prop_lut2_I1_O)        0.101     2.322 r  ddr2/ldc/soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.322    ddr2/ldc/soc_reset_counter[1]_i_1_n_0
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.919    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.879     2.439    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
                         clock pessimism             -0.552     1.886    
    SLICE_X88Y93         FDSE (Hold_fdse_C_D)         0.131     2.017    ddr2/ldc/soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.249ns (56.656%)  route 0.190ns (43.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.607     1.886    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDSE (Prop_fdse_C_Q)         0.148     2.034 r  ddr2/ldc/soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.190     2.225    ddr2/ldc/soc_reset_counter[1]
    SLICE_X88Y93         LUT4 (Prop_lut4_I2_O)        0.101     2.326 r  ddr2/ldc/soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.326    ddr2/ldc/soc_reset_counter[3]_i_2_n_0
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.919    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.879     2.439    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
                         clock pessimism             -0.552     1.886    
    SLICE_X88Y93         FDSE (Hold_fdse_C_D)         0.131     2.017    ddr2/ldc/soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.246ns (56.359%)  route 0.190ns (43.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.607     1.886    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDSE (Prop_fdse_C_Q)         0.148     2.034 r  ddr2/ldc/soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.190     2.225    ddr2/ldc/soc_reset_counter[1]
    SLICE_X88Y93         LUT3 (Prop_lut3_I0_O)        0.098     2.323 r  ddr2/ldc/soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.323    ddr2/ldc/soc_reset_counter[2]_i_1_n_0
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.919    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.879     2.439    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[2]/C
                         clock pessimism             -0.552     1.886    
    SLICE_X88Y93         FDSE (Hold_fdse_C_D)         0.121     2.007    ddr2/ldc/soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 ddr2/ldc/soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_s7pll1_clkout  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_s7pll1_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll1_clkout rise@0.000ns - soc_s7pll1_clkout rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.690    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.607     1.886    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93         FDSE (Prop_fdse_C_Q)         0.148     2.034 r  ddr2/ldc/soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.158    ddr2/ldc/soc_reset_counter[3]
    SLICE_X88Y93         LUT4 (Prop_lut4_I3_O)        0.099     2.257 r  ddr2/ldc/soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.313    ddr2/ldc/soc_reset_counter[3]_i_1_n_0
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll1_clkout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.919    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  ddr2/ldc/PLLE2_ADV_1/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    ddr2/ldc/soc_s7pll1_clkout
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  ddr2/ldc/BUFG_3/O
                         net (fo=8, routed)           0.879     2.439    ddr2/ldc/iodelay_clk
    SLICE_X88Y93         FDSE                                         r  ddr2/ldc/soc_reset_counter_reg[0]/C
                         clock pessimism             -0.552     1.886    
    SLICE_X88Y93         FDSE (Hold_fdse_C_CE)       -0.016     1.870    ddr2/ldc/soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_s7pll1_clkout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV_1/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   ddr2/ldc/BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV_1/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y93     ddr2/ldc/soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y93     ddr2/ldc/soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y93     ddr2/ldc/soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y93     ddr2/ldc/soc_reset_counter_reg[3]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y101    ddr2/ldc/FDPE_6/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y101    ddr2/ldc/FDPE_7/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X87Y93     ddr2/ldc/soc_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   ddr2/ldc/PLLE2_ADV_1/CLKOUT0
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y93     ddr2/ldc/soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y93     ddr2/ldc/soc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y93     ddr2/ldc/soc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y93     ddr2/ldc/soc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y101    ddr2/ldc/FDPE_6/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y101    ddr2/ldc/FDPE_7/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X87Y93     ddr2/ldc/soc_ic_reset_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y101    ddr2/ldc/FDPE_6/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y101    ddr2/ldc/FDPE_7/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y93     ddr2/ldc/soc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y93     ddr2/ldc/soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y93     ddr2/ldc/soc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y93     ddr2/ldc/soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y93     ddr2/ldc/soc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y93     ddr2/ldc/soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y93     ddr2/ldc/soc_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y93     ddr2/ldc/soc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y93     ddr2/ldc/soc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y101    ddr2/ldc/FDPE_6/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y101    ddr2/ldc/FDPE_7/C



---------------------------------------------------------------------------------------------------
From Clock:  vns_pll_fb0
  To Clock:  vns_pll_fb0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vns_pll_fb0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vns_pll_fb1
  To Clock:  vns_pll_fb1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vns_pll_fb1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  ddr2/ldc/PLLE2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       97.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.907ns  (required time - arrival time)
  Source:                 tap/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.518ns (28.313%)  route 1.312ns (71.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 101.802 - 100.000 ) 
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.240     2.240    tap/dmi_tck
    SLICE_X6Y110         FDRE                                         r  tap/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.518     2.758 r  tap/dmi_reg[1]/Q
                         net (fo=1, routed)           1.312     4.070    tap/dmi[1]
    SLICE_X6Y108         FDSE                                         r  tap/dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.802   101.802    tap/dmi_tck
    SLICE_X6Y108         FDSE                                         r  tap/dmi_reg[0]/C
                         clock pessimism              0.241   102.043    
                         clock uncertainty           -0.035   102.008    
    SLICE_X6Y108         FDSE (Setup_fdse_C_D)       -0.031   101.977    tap/dmi_reg[0]
  -------------------------------------------------------------------
                         required time                        101.977    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                 97.907    

Slack (MET) :             97.979ns  (required time - arrival time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.456ns (29.443%)  route 1.093ns (70.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.198ns = ( 102.198 - 100.000 ) 
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.899     2.899    tap/dmi_tck
    SLICE_X3Y113         FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDSE (Prop_fdse_C_Q)         0.456     3.355 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           1.093     4.448    tap/dmi[4]
    SLICE_X5Y113         FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.198   102.198    tap/dmi_tck
    SLICE_X5Y113         FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism              0.331   102.529    
                         clock uncertainty           -0.035   102.494    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)       -0.067   102.427    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                        102.427    
                         arrival time                          -4.448    
  -------------------------------------------------------------------
                         slack                                 97.979    

Slack (MET) :             97.997ns  (required time - arrival time)
  Source:                 tap/dmi_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.456ns (23.799%)  route 1.460ns (76.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.363ns = ( 102.363 - 100.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.740     2.740    tap/dmi_tck
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.456     3.196 r  tap/dmi_reg[19]/Q
                         net (fo=1, routed)           1.460     4.656    tap/dmi[19]
    SLICE_X2Y112         FDRE                                         r  tap/dmi_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.363   102.363    tap/dmi_tck
    SLICE_X2Y112         FDRE                                         r  tap/dmi_reg[18]/C
                         clock pessimism              0.355   102.718    
                         clock uncertainty           -0.035   102.683    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)       -0.030   102.653    tap/dmi_reg[18]
  -------------------------------------------------------------------
                         required time                        102.653    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 97.997    

Slack (MET) :             98.070ns  (required time - arrival time)
  Source:                 tap/dmi_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.478ns (28.191%)  route 1.218ns (71.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.363ns = ( 102.363 - 100.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.740     2.740    tap/dmi_tck
    SLICE_X2Y112         FDRE                                         r  tap/dmi_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.478     3.218 r  tap/dmi_reg[17]/Q
                         net (fo=1, routed)           1.218     4.435    tap/dmi[17]
    SLICE_X2Y112         FDRE                                         r  tap/dmi_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.363   102.363    tap/dmi_tck
    SLICE_X2Y112         FDRE                                         r  tap/dmi_reg[16]/C
                         clock pessimism              0.377   102.740    
                         clock uncertainty           -0.035   102.705    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)       -0.199   102.506    tap/dmi_reg[16]
  -------------------------------------------------------------------
                         required time                        102.506    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                 98.070    

Slack (MET) :             98.088ns  (required time - arrival time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.419ns (24.866%)  route 1.266ns (75.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 102.494 - 100.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.740     2.740    tap/dmi_tck
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.419     3.159 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           1.266     4.425    tap/dmi[7]
    SLICE_X3Y113         FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.494   102.494    tap/dmi_tck
    SLICE_X3Y113         FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism              0.287   102.781    
                         clock uncertainty           -0.035   102.746    
    SLICE_X3Y113         FDSE (Setup_fdse_C_D)       -0.233   102.513    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                        102.513    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                 98.088    

Slack (MET) :             98.105ns  (required time - arrival time)
  Source:                 tap/dmi_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.419ns (25.789%)  route 1.206ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.363ns = ( 102.363 - 100.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.740     2.740    tap/dmi_tck
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.419     3.159 r  tap/dmi_reg[8]/Q
                         net (fo=1, routed)           1.206     4.365    tap/dmi[8]
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.363   102.363    tap/dmi_tck
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism              0.377   102.740    
                         clock uncertainty           -0.035   102.705    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)       -0.235   102.470    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                        102.470    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                 98.105    

Slack (MET) :             98.107ns  (required time - arrival time)
  Source:                 tap/dmi_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.419ns (26.334%)  route 1.172ns (73.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.363ns = ( 102.363 - 100.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.740     2.740    tap/dmi_tck
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.419     3.159 r  tap/dmi_reg[20]/Q
                         net (fo=1, routed)           1.172     4.331    tap/dmi[20]
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.363   102.363    tap/dmi_tck
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[19]/C
                         clock pessimism              0.377   102.740    
                         clock uncertainty           -0.035   102.705    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)       -0.267   102.438    tap/dmi_reg[19]
  -------------------------------------------------------------------
                         required time                        102.438    
                         arrival time                          -4.331    
  -------------------------------------------------------------------
                         slack                                 98.107    

Slack (MET) :             98.127ns  (required time - arrival time)
  Source:                 tap/dmi_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.456ns (25.962%)  route 1.300ns (74.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.080ns = ( 102.080 - 100.000 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.410     2.410    tap/dmi_tck
    SLICE_X5Y112         FDRE                                         r  tap/dmi_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.456     2.866 r  tap/dmi_reg[23]/Q
                         net (fo=1, routed)           1.300     4.166    tap/dmi[23]
    SLICE_X5Y112         FDRE                                         r  tap/dmi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.080   102.080    tap/dmi_tck
    SLICE_X5Y112         FDRE                                         r  tap/dmi_reg[22]/C
                         clock pessimism              0.330   102.410    
                         clock uncertainty           -0.035   102.374    
    SLICE_X5Y112         FDRE (Setup_fdre_C_D)       -0.081   102.293    tap/dmi_reg[22]
  -------------------------------------------------------------------
                         required time                        102.293    
                         arrival time                          -4.166    
  -------------------------------------------------------------------
                         slack                                 98.127    

Slack (MET) :             98.140ns  (required time - arrival time)
  Source:                 tap/dmi_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.456ns (28.882%)  route 1.123ns (71.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.080ns = ( 102.080 - 100.000 ) 
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.551     2.551    tap/dmi_tck
    SLICE_X4Y113         FDRE                                         r  tap/dmi_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_fdre_C_Q)         0.456     3.007 r  tap/dmi_reg[24]/Q
                         net (fo=1, routed)           1.123     4.130    tap/dmi[24]
    SLICE_X5Y112         FDRE                                         r  tap/dmi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.080   102.080    tap/dmi_tck
    SLICE_X5Y112         FDRE                                         r  tap/dmi_reg[23]/C
                         clock pessimism              0.287   102.367    
                         clock uncertainty           -0.035   102.331    
    SLICE_X5Y112         FDRE (Setup_fdre_C_D)       -0.061   102.270    tap/dmi_reg[23]
  -------------------------------------------------------------------
                         required time                        102.270    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                 98.140    

Slack (MET) :             98.145ns  (required time - arrival time)
  Source:                 tap/dmi_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.419ns (26.154%)  route 1.183ns (73.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.363ns = ( 102.363 - 100.000 ) 
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.740     2.740    tap/dmi_tck
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.419     3.159 r  tap/dmi_reg[9]/Q
                         net (fo=1, routed)           1.183     4.342    tap/dmi[9]
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          2.363   102.363    tap/dmi_tck
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[8]/C
                         clock pessimism              0.377   102.740    
                         clock uncertainty           -0.035   102.705    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)       -0.218   102.487    tap/dmi_reg[8]
  -------------------------------------------------------------------
                         required time                        102.487    
                         arrival time                          -4.342    
  -------------------------------------------------------------------
                         slack                                 98.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 tap/dmi_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.141ns (24.172%)  route 0.442ns (75.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.132     1.132    tap/dmi_tck
    SLICE_X5Y112         FDRE                                         r  tap/dmi_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.141     1.273 r  tap/dmi_reg[21]/Q
                         net (fo=1, routed)           0.442     1.715    tap/dmi[21]
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.438     1.438    tap/dmi_tck
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[20]/C
                         clock pessimism             -0.135     1.303    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.075     1.378    tap/dmi_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 tap/dmi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.141ns (24.976%)  route 0.424ns (75.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.272     1.272    tap/dmi_tck
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.413 r  tap/dmi_reg[10]/Q
                         net (fo=1, routed)           0.424     1.836    tap/dmi[10]
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.438     1.438    tap/dmi_tck
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[9]/C
                         clock pessimism             -0.166     1.272    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.078     1.350    tap/dmi_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 tap/dmi_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.274%)  route 0.417ns (74.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.176ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.318     1.318    tap/dmi_tck
    SLICE_X3Y113         FDSE                                         r  tap/dmi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDSE (Prop_fdse_C_Q)         0.141     1.459 r  tap/dmi_reg[6]/Q
                         net (fo=1, routed)           0.417     1.876    tap/dmi[6]
    SLICE_X3Y113         FDSE                                         r  tap/dmi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.494     1.494    tap/dmi_tck
    SLICE_X3Y113         FDSE                                         r  tap/dmi_reg[5]/C
                         clock pessimism             -0.176     1.318    
    SLICE_X3Y113         FDSE (Hold_fdse_C_D)         0.066     1.384    tap/dmi_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 tap/dmi_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.141ns (24.957%)  route 0.424ns (75.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.132     1.132    tap/dmi_tck
    SLICE_X4Y112         FDRE                                         r  tap/dmi_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141     1.273 r  tap/dmi_reg[29]/Q
                         net (fo=1, routed)           0.424     1.697    tap/dmi[29]
    SLICE_X4Y112         FDRE                                         r  tap/dmi_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.280     1.280    tap/dmi_tck
    SLICE_X4Y112         FDRE                                         r  tap/dmi_reg[28]/C
                         clock pessimism             -0.148     1.132    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.070     1.202    tap/dmi_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 tap/dmi_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.148ns (28.575%)  route 0.370ns (71.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.272     1.272    tap/dmi_tck
    SLICE_X2Y112         FDRE                                         r  tap/dmi_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.148     1.420 r  tap/dmi_reg[18]/Q
                         net (fo=1, routed)           0.370     1.790    tap/dmi[18]
    SLICE_X2Y112         FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.438     1.438    tap/dmi_tck
    SLICE_X2Y112         FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism             -0.166     1.272    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.006     1.278    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 tap/dmi_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.164ns (27.855%)  route 0.425ns (72.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.272     1.272    tap/dmi_tck
    SLICE_X2Y112         FDRE                                         r  tap/dmi_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.436 r  tap/dmi_reg[15]/Q
                         net (fo=1, routed)           0.425     1.861    tap/dmi[15]
    SLICE_X2Y112         FDRE                                         r  tap/dmi_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.438     1.438    tap/dmi_tck
    SLICE_X2Y112         FDRE                                         r  tap/dmi_reg[14]/C
                         clock pessimism             -0.166     1.272    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.076     1.348    tap/dmi_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 tap/dmi_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.128ns (23.761%)  route 0.411ns (76.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.272     1.272    tap/dmi_tck
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.128     1.400 r  tap/dmi_reg[8]/Q
                         net (fo=1, routed)           0.411     1.811    tap/dmi[8]
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.438     1.438    tap/dmi_tck
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism             -0.166     1.272    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.018     1.290    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 tap/dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.038%)  route 0.422ns (74.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.187     1.187    tap/dmi_tck
    SLICE_X5Y113         FDRE                                         r  tap/dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.141     1.328 r  tap/dmi_reg[3]/Q
                         net (fo=1, routed)           0.422     1.751    tap/dmi[3]
    SLICE_X5Y112         FDRE                                         r  tap/dmi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.280     1.280    tap/dmi_tck
    SLICE_X5Y112         FDRE                                         r  tap/dmi_reg[2]/C
                         clock pessimism             -0.127     1.153    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.072     1.225    tap/dmi_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 tap/dmi_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.164ns (27.182%)  route 0.439ns (72.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.272     1.272    tap/dmi_tck
    SLICE_X2Y112         FDRE                                         r  tap/dmi_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.436 r  tap/dmi_reg[14]/Q
                         net (fo=1, routed)           0.439     1.875    tap/dmi[14]
    SLICE_X2Y112         FDRE                                         r  tap/dmi_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.438     1.438    tap/dmi_tck
    SLICE_X2Y112         FDRE                                         r  tap/dmi_reg[13]/C
                         clock pessimism             -0.166     1.272    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.075     1.347    tap/dmi_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 tap/dmi_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.401%)  route 0.437ns (75.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.272     1.272    tap/dmi_tck
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.413 r  tap/dmi_reg[12]/Q
                         net (fo=1, routed)           0.437     1.850    tap/dmi[12]
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=32, routed)          1.438     1.438    tap/dmi_tck
    SLICE_X3Y112         FDRE                                         r  tap/dmi_reg[11]/C
                         clock pessimism             -0.166     1.272    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.047     1.319    tap/dmi_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.531    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X6Y108  tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y112  tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y112  tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y112  tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y112  tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y112  tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y112  tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y112  tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y112  tap/dmi_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y112  tap/dmi_reg[18]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X6Y108  tap/dmi_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y112  tap/dmi_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y112  tap/dmi_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y112  tap/dmi_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y112  tap/dmi_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y112  tap/dmi_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y112  tap/dmi_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y112  tap/dmi_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y112  tap/dmi_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y112  tap/dmi_reg[18]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X6Y108  tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X6Y108  tap/dmi_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y112  tap/dmi_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y112  tap/dmi_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y112  tap/dmi_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y112  tap/dmi_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y112  tap/dmi_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y112  tap/dmi_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y112  tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y112  tap/dmi_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.696ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.478ns (24.577%)  route 1.467ns (75.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.211ns = ( 103.211 - 100.000 ) 
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.799     3.587    tap/dtmcs_tck
    SLICE_X34Y30         FDRE                                         r  tap/dtmcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.478     4.065 r  tap/dtmcs_reg[9]/Q
                         net (fo=2, routed)           1.467     5.532    tap/dtmcs[9]
    SLICE_X41Y29         FDRE                                         r  tap/dtmcs_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.669   103.211    tap/dtmcs_tck
    SLICE_X41Y29         FDRE                                         r  tap/dtmcs_r_reg[9]/C
                         clock pessimism              0.334   103.545    
                         clock uncertainty           -0.035   103.510    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)       -0.282   103.228    tap/dtmcs_r_reg[9]
  -------------------------------------------------------------------
                         required time                        103.228    
                         arrival time                          -5.532    
  -------------------------------------------------------------------
                         slack                                 97.696    

Slack (MET) :             97.730ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.671ns (28.522%)  route 1.682ns (71.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 103.203 - 100.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.788     3.576    tap/dtmcs_tck
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         FDRE (Prop_fdre_C_Q)         0.518     4.094 r  tap/dtmcs_reg[32]/Q
                         net (fo=2, routed)           1.682     5.776    tap/dtmcs[32]
    SLICE_X46Y27         LUT3 (Prop_lut3_I2_O)        0.153     5.929 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     5.929    tap/dtmcs[31]_i_1_n_0
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.661   103.203    tap/dtmcs_tck
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.373   103.576    
                         clock uncertainty           -0.035   103.541    
    SLICE_X46Y27         FDRE (Setup_fdre_C_D)        0.118   103.659    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                        103.659    
                         arrival time                          -5.929    
  -------------------------------------------------------------------
                         slack                                 97.730    

Slack (MET) :             97.734ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.772ns (34.172%)  route 1.487ns (65.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 103.207 - 100.000 ) 
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.799     3.587    tap/dtmcs_tck
    SLICE_X34Y30         FDRE                                         r  tap/dtmcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.478     4.065 r  tap/dtmcs_reg[9]/Q
                         net (fo=2, routed)           1.487     5.553    tap/dtmcs[9]
    SLICE_X45Y28         LUT3 (Prop_lut3_I2_O)        0.294     5.847 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000     5.847    tap/dtmcs[8]_i_1_n_0
    SLICE_X45Y28         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.665   103.207    tap/dtmcs_tck
    SLICE_X45Y28         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.334   103.541    
                         clock uncertainty           -0.035   103.506    
    SLICE_X45Y28         FDRE (Setup_fdre_C_D)        0.075   103.581    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                        103.581    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                 97.734    

Slack (MET) :             98.030ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.580ns (29.510%)  route 1.385ns (70.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 103.205 - 100.000 ) 
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.791     3.579    tap/dtmcs_tck
    SLICE_X47Y28         FDRE                                         r  tap/dtmcs_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.456     4.035 r  tap/dtmcs_reg[19]/Q
                         net (fo=2, routed)           1.385     5.421    tap/dtmcs[19]
    SLICE_X47Y28         LUT3 (Prop_lut3_I2_O)        0.124     5.545 r  tap/dtmcs[18]_i_1/O
                         net (fo=1, routed)           0.000     5.545    tap/dtmcs[18]_i_1_n_0
    SLICE_X47Y28         FDRE                                         r  tap/dtmcs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663   103.205    tap/dtmcs_tck
    SLICE_X47Y28         FDRE                                         r  tap/dtmcs_reg[18]/C
                         clock pessimism              0.374   103.579    
                         clock uncertainty           -0.035   103.544    
    SLICE_X47Y28         FDRE (Setup_fdre_C_D)        0.031   103.575    tap/dtmcs_reg[18]
  -------------------------------------------------------------------
                         required time                        103.575    
                         arrival time                          -5.545    
  -------------------------------------------------------------------
                         slack                                 98.030    

Slack (MET) :             98.246ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.580ns (32.860%)  route 1.185ns (67.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 103.213 - 100.000 ) 
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.794     3.582    tap/dtmcs_tck
    SLICE_X45Y28         FDRE                                         r  tap/dtmcs_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.456     4.038 r  tap/dtmcs_reg[11]/Q
                         net (fo=2, routed)           1.185     5.223    tap/dtmcs[11]
    SLICE_X34Y30         LUT3 (Prop_lut3_I2_O)        0.124     5.347 r  tap/dtmcs[10]_i_1/O
                         net (fo=1, routed)           0.000     5.347    tap/dtmcs[10]_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  tap/dtmcs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.671   103.213    tap/dtmcs_tck
    SLICE_X34Y30         FDRE                                         r  tap/dtmcs_reg[10]/C
                         clock pessimism              0.334   103.547    
                         clock uncertainty           -0.035   103.512    
    SLICE_X34Y30         FDRE (Setup_fdre_C_D)        0.081   103.593    tap/dtmcs_reg[10]
  -------------------------------------------------------------------
                         required time                        103.593    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                 98.246    

Slack (MET) :             98.252ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.580ns (33.703%)  route 1.141ns (66.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 103.214 - 100.000 ) 
    Source Clock Delay      (SCD):    3.587ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.799     3.587    tap/dtmcs_tck
    SLICE_X36Y30         FDRE                                         r  tap/dtmcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456     4.043 r  tap/dtmcs_reg[0]/Q
                         net (fo=2, routed)           1.141     5.184    tap/dtmcs_reg_n_0_[0]
    SLICE_X36Y31         LUT3 (Prop_lut3_I0_O)        0.124     5.308 r  tap/dtmcs_r[0]_i_1/O
                         net (fo=1, routed)           0.000     5.308    tap/dtmcs_r[0]_i_1_n_0
    SLICE_X36Y31         FDRE                                         r  tap/dtmcs_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672   103.214    tap/dtmcs_tck
    SLICE_X36Y31         FDRE                                         r  tap/dtmcs_r_reg[0]/C
                         clock pessimism              0.350   103.564    
                         clock uncertainty           -0.035   103.529    
    SLICE_X36Y31         FDRE (Setup_fdre_C_D)        0.031   103.560    tap/dtmcs_r_reg[0]
  -------------------------------------------------------------------
                         required time                        103.560    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                 98.252    

Slack (MET) :             98.256ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.776ns (43.400%)  route 1.012ns (56.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 103.203 - 100.000 ) 
    Source Clock Delay      (SCD):    3.576ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.788     3.576    tap/dtmcs_tck
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         FDRE (Prop_fdre_C_Q)         0.478     4.054 r  tap/dtmcs_reg[33]/Q
                         net (fo=2, routed)           1.012     5.066    tap/dtmcs[33]
    SLICE_X46Y27         LUT3 (Prop_lut3_I2_O)        0.298     5.364 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000     5.364    tap/dtmcs[32]_i_1_n_0
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.661   103.203    tap/dtmcs_tck
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_reg[32]/C
                         clock pessimism              0.373   103.576    
                         clock uncertainty           -0.035   103.541    
    SLICE_X46Y27         FDRE (Setup_fdre_C_D)        0.079   103.620    tap/dtmcs_reg[32]
  -------------------------------------------------------------------
                         required time                        103.620    
                         arrival time                          -5.364    
  -------------------------------------------------------------------
                         slack                                 98.256    

Slack (MET) :             98.341ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.419ns (30.634%)  route 0.949ns (69.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 103.205 - 100.000 ) 
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.791     3.579    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.419     3.998 r  tap/dtmcs_reg[28]/Q
                         net (fo=2, routed)           0.949     4.947    tap/dtmcs[28]
    SLICE_X46Y28         FDRE                                         r  tap/dtmcs_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663   103.205    tap/dtmcs_tck
    SLICE_X46Y28         FDRE                                         r  tap/dtmcs_r_reg[28]/C
                         clock pessimism              0.351   103.556    
                         clock uncertainty           -0.035   103.521    
    SLICE_X46Y28         FDRE (Setup_fdre_C_D)       -0.233   103.288    tap/dtmcs_r_reg[28]
  -------------------------------------------------------------------
                         required time                        103.288    
                         arrival time                          -4.947    
  -------------------------------------------------------------------
                         slack                                 98.341    

Slack (MET) :             98.403ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.456ns (31.842%)  route 0.976ns (68.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 103.205 - 100.000 ) 
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.794     3.582    tap/dtmcs_tck
    SLICE_X45Y28         FDRE                                         r  tap/dtmcs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.456     4.038 r  tap/dtmcs_reg[14]/Q
                         net (fo=2, routed)           0.976     5.015    tap/dtmcs[14]
    SLICE_X45Y27         FDRE                                         r  tap/dtmcs_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663   103.205    tap/dtmcs_tck
    SLICE_X45Y27         FDRE                                         r  tap/dtmcs_r_reg[14]/C
                         clock pessimism              0.352   103.557    
                         clock uncertainty           -0.035   103.522    
    SLICE_X45Y27         FDRE (Setup_fdre_C_D)       -0.105   103.417    tap/dtmcs_r_reg[14]
  -------------------------------------------------------------------
                         required time                        103.417    
                         arrival time                          -5.015    
  -------------------------------------------------------------------
                         slack                                 98.403    

Slack (MET) :             98.412ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.718ns (45.310%)  route 0.867ns (54.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 103.207 - 100.000 ) 
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.794     3.582    tap/dtmcs_tck
    SLICE_X45Y28         FDRE                                         r  tap/dtmcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.419     4.001 r  tap/dtmcs_reg[8]/Q
                         net (fo=2, routed)           0.867     4.868    tap/dtmcs[8]
    SLICE_X45Y28         LUT3 (Prop_lut3_I2_O)        0.299     5.167 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000     5.167    tap/dtmcs[7]_i_1_n_0
    SLICE_X45Y28         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.665   103.207    tap/dtmcs_tck
    SLICE_X45Y28         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.375   103.582    
                         clock uncertainty           -0.035   103.547    
    SLICE_X45Y28         FDRE (Setup_fdre_C_D)        0.032   103.579    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                        103.579    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                 98.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.622     1.297    tap/dtmcs_tck
    SLICE_X45Y28         FDRE                                         r  tap/dtmcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     1.438 r  tap/dtmcs_reg[7]/Q
                         net (fo=2, routed)           0.112     1.550    tap/dtmcs[7]
    SLICE_X43Y28         FDRE                                         r  tap/dtmcs_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.895     1.679    tap/dtmcs_tck
    SLICE_X43Y28         FDRE                                         r  tap/dtmcs_r_reg[7]/C
                         clock pessimism             -0.367     1.311    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.070     1.381    tap/dtmcs_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (62.981%)  route 0.075ns (37.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.620     1.295    tap/dtmcs_tck
    SLICE_X47Y28         FDRE                                         r  tap/dtmcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.128     1.423 r  tap/dtmcs_reg[3]/Q
                         net (fo=2, routed)           0.075     1.498    tap/dtmcs[3]
    SLICE_X46Y28         FDRE                                         r  tap/dtmcs_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.893     1.677    tap/dtmcs_tck
    SLICE_X46Y28         FDRE                                         r  tap/dtmcs_r_reg[3]/C
                         clock pessimism             -0.368     1.308    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.011     1.319    tap/dtmcs_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.030%)  route 0.130ns (47.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.620     1.295    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.141     1.436 r  tap/dtmcs_reg[22]/Q
                         net (fo=2, routed)           0.130     1.566    tap/dtmcs[22]
    SLICE_X48Y29         FDRE                                         r  tap/dtmcs_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.894     1.678    tap/dtmcs_tck
    SLICE_X48Y29         FDRE                                         r  tap/dtmcs_r_reg[22]/C
                         clock pessimism             -0.367     1.310    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.070     1.380    tap/dtmcs_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.253%)  route 0.151ns (51.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.620     1.295    tap/dtmcs_tck
    SLICE_X47Y28         FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.436 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           0.151     1.587    tap/dtmcs[18]
    SLICE_X46Y28         FDRE                                         r  tap/dtmcs_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.893     1.677    tap/dtmcs_tck
    SLICE_X46Y28         FDRE                                         r  tap/dtmcs_r_reg[18]/C
                         clock pessimism             -0.368     1.308    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.087     1.395    tap/dtmcs_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.620     1.295    tap/dtmcs_tck
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         FDRE (Prop_fdre_C_Q)         0.164     1.459 r  tap/dtmcs_reg[27]/Q
                         net (fo=2, routed)           0.128     1.588    tap/dtmcs[27]
    SLICE_X47Y27         FDRE                                         r  tap/dtmcs_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.892     1.676    tap/dtmcs_tck
    SLICE_X47Y27         FDRE                                         r  tap/dtmcs_r_reg[27]/C
                         clock pessimism             -0.367     1.308    
    SLICE_X47Y27         FDRE (Hold_fdre_C_D)         0.075     1.383    tap/dtmcs_r_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.432%)  route 0.136ns (51.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.627     1.302    tap/dtmcs_tck
    SLICE_X35Y30         FDRE                                         r  tap/dtmcs_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.128     1.430 r  tap/dtmcs_reg[40]/Q
                         net (fo=2, routed)           0.136     1.567    tap/dtmcs[40]
    SLICE_X39Y30         FDRE                                         r  tap/dtmcs_r_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.898     1.682    tap/dtmcs_tck
    SLICE_X39Y30         FDRE                                         r  tap/dtmcs_r_reg[40]/C
                         clock pessimism             -0.346     1.335    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.025     1.360    tap/dtmcs_r_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.596%)  route 0.155ns (52.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.620     1.295    tap/dtmcs_tck
    SLICE_X47Y28         FDRE                                         r  tap/dtmcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.436 r  tap/dtmcs_reg[5]/Q
                         net (fo=2, routed)           0.155     1.591    tap/dtmcs[5]
    SLICE_X47Y27         FDRE                                         r  tap/dtmcs_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.892     1.676    tap/dtmcs_tck
    SLICE_X47Y27         FDRE                                         r  tap/dtmcs_r_reg[5]/C
                         clock pessimism             -0.367     1.308    
    SLICE_X47Y27         FDRE (Hold_fdre_C_D)         0.076     1.384    tap/dtmcs_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.265%)  route 0.145ns (50.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.620     1.295    tap/dtmcs_tck
    SLICE_X47Y28         FDRE                                         r  tap/dtmcs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.436 r  tap/dtmcs_reg[17]/Q
                         net (fo=2, routed)           0.145     1.581    tap/dtmcs[17]
    SLICE_X47Y27         FDRE                                         r  tap/dtmcs_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.892     1.676    tap/dtmcs_tck
    SLICE_X47Y27         FDRE                                         r  tap/dtmcs_r_reg[17]/C
                         clock pessimism             -0.367     1.308    
    SLICE_X47Y27         FDRE (Hold_fdre_C_D)         0.057     1.365    tap/dtmcs_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.764%)  route 0.189ns (57.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.627     1.302    tap/dtmcs_tck
    SLICE_X35Y30         FDRE                                         r  tap/dtmcs_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.443 r  tap/dtmcs_reg[37]/Q
                         net (fo=2, routed)           0.189     1.632    tap/dtmcs[37]
    SLICE_X39Y30         FDRE                                         r  tap/dtmcs_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.898     1.682    tap/dtmcs_tck
    SLICE_X39Y30         FDRE                                         r  tap/dtmcs_r_reg[37]/C
                         clock pessimism             -0.346     1.335    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.075     1.410    tap/dtmcs_r_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.229ns (69.451%)  route 0.101ns (30.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.620     1.295    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.128     1.423 r  tap/dtmcs_reg[26]/Q
                         net (fo=2, routed)           0.101     1.524    tap/dtmcs[26]
    SLICE_X49Y28         LUT3 (Prop_lut3_I2_O)        0.101     1.625 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     1.625    tap/dtmcs[25]_i_1_n_0
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.893     1.677    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism             -0.381     1.295    
    SLICE_X49Y28         FDRE (Hold_fdre_C_D)         0.107     1.402    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X36Y31   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X39Y30   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X41Y29   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X43Y28   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X45Y27   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X45Y27   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X43Y28   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X45Y27   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X47Y27   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X36Y31   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X43Y28   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y27   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y27   tap/dtmcs_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y27   tap/dtmcs_r_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y27   tap/dtmcs_r_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X43Y28   tap/dtmcs_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y27   tap/dtmcs_r_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y27   tap/dtmcs_r_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y28   tap/dtmcs_r_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y29   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y29   tap/dtmcs_r_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X36Y31   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X39Y30   tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y29   tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X43Y28   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X43Y28   tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y27   tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y27   tap/dtmcs_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y27   tap/dtmcs_r_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.890ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.580ns (52.538%)  route 0.524ns (47.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.929ns = ( 100.929 - 100.000 ) 
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.093     1.093    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     1.549 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.524     2.073    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.124     2.197 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.197    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.929   100.929    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.164   101.093    
                         clock uncertainty           -0.035   101.057    
    SLICE_X28Y80         FDRE (Setup_fdre_C_D)        0.029   101.086    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.086    
                         arrival time                          -2.197    
  -------------------------------------------------------------------
                         slack                                 98.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.479ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.410     0.410    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.187     0.738    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.783 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.783    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.479     0.479    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.069     0.410    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.091     0.501    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.501    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_75_clk_wiz_0

Setup :           10  Failing Endpoints,  Worst Slack       -4.399ns,  Total Violation      -42.736ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.399ns  (required time - arrival time)
  Source:                 swervolf/rojo_module/ext_pad_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.886ns  (logic 0.828ns (43.893%)  route 1.058ns (56.107%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -8.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 28.351 - 26.667 ) 
    Source Clock Delay      (SCD):    10.526ns = ( 30.526 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    22.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    26.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    28.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    28.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.812    30.526    swervolf/rojo_module/clk_core_BUFG
    SLICE_X40Y3          FDCE                                         r  swervolf/rojo_module/ext_pad_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDCE (Prop_fdce_C_Q)         0.456    30.982 r  swervolf/rojo_module/ext_pad_o_reg[7]/Q
                         net (fo=1, routed)           0.428    31.410    swervolf/rojo_module/o_rojo[7]
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.124    31.534 r  swervolf/rojo_module/DataOut[7]_i_5/O
                         net (fo=1, routed)           0.482    32.016    tiffanisBot/BOTREGIF/DataOut_reg[7]_1
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.124    32.140 r  tiffanisBot/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.149    32.289    tiffanisBot/BOTCPU/DataOut_reg[7]
    SLICE_X41Y0          LUT6 (Prop_lut6_I3_O)        0.124    32.413 r  tiffanisBot/BOTCPU/DataOut[7]_i_1_comp/O
                         net (fo=1, routed)           0.000    32.413    tiffanisBot/BOTREGIF/DataOut_reg[7]_2[7]
    SLICE_X41Y0          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.667 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    28.183    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    24.949 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.579    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    26.670 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.681    28.351    tiffanisBot/BOTREGIF/clk_75
    SLICE_X41Y0          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.000    28.351    
                         clock uncertainty           -0.368    27.983    
    SLICE_X41Y0          FDRE (Setup_fdre_C_D)        0.031    28.014    tiffanisBot/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         28.014    
                         arrival time                         -32.413    
  -------------------------------------------------------------------
                         slack                                 -4.399    

Slack (VIOLATED) :        -4.371ns  (required time - arrival time)
  Source:                 swervolf/rojo_module/rgpio_oe_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.860ns  (logic 0.828ns (44.524%)  route 1.032ns (55.476%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -8.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 28.354 - 26.667 ) 
    Source Clock Delay      (SCD):    10.528ns = ( 30.528 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    22.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    26.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    28.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    28.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.814    30.528    swervolf/rojo_module/clk_core_BUFG
    SLICE_X35Y2          FDCE                                         r  swervolf/rojo_module/rgpio_oe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDCE (Prop_fdce_C_Q)         0.456    30.984 r  swervolf/rojo_module/rgpio_oe_reg[3]/Q
                         net (fo=2, routed)           0.434    31.419    swervolf/rojo_module/en_rojo[3]
    SLICE_X34Y3          LUT2 (Prop_lut2_I1_O)        0.124    31.543 r  swervolf/rojo_module/DataOut[3]_i_5/O
                         net (fo=1, routed)           0.297    31.840    tiffanisBot/BOTREGIF/DataOut_reg[3]_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I5_O)        0.124    31.964 r  tiffanisBot/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.300    32.264    tiffanisBot/BOTCPU/DataOut_reg[3]
    SLICE_X32Y2          LUT6 (Prop_lut6_I3_O)        0.124    32.388 r  tiffanisBot/BOTCPU/DataOut[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    32.388    tiffanisBot/BOTREGIF/DataOut_reg[7]_2[3]
    SLICE_X32Y2          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.667 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    28.183    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    24.949 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.579    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    26.670 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.684    28.354    tiffanisBot/BOTREGIF/clk_75
    SLICE_X32Y2          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.000    28.354    
                         clock uncertainty           -0.368    27.986    
    SLICE_X32Y2          FDRE (Setup_fdre_C_D)        0.031    28.017    tiffanisBot/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         28.017    
                         arrival time                         -32.388    
  -------------------------------------------------------------------
                         slack                                 -4.371    

Slack (VIOLATED) :        -4.367ns  (required time - arrival time)
  Source:                 swervolf/rojo_module/ext_pad_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.854ns  (logic 0.828ns (44.657%)  route 1.026ns (55.343%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -8.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 28.354 - 26.667 ) 
    Source Clock Delay      (SCD):    10.529ns = ( 30.529 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    22.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    26.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    28.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    28.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.815    30.529    swervolf/rojo_module/clk_core_BUFG
    SLICE_X33Y4          FDCE                                         r  swervolf/rojo_module/ext_pad_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.456    30.985 r  swervolf/rojo_module/ext_pad_o_reg[0]/Q
                         net (fo=1, routed)           0.427    31.412    swervolf/rojo_module/o_rojo[0]
    SLICE_X35Y3          LUT2 (Prop_lut2_I0_O)        0.124    31.536 r  swervolf/rojo_module/DataOut[0]_i_5/O
                         net (fo=1, routed)           0.319    31.856    tiffanisBot/BOTREGIF/DataOut[0]_i_2
    SLICE_X32Y2          LUT6 (Prop_lut6_I5_O)        0.124    31.980 r  tiffanisBot/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.280    32.259    tiffanisBot/BOTCPU/DataOut_reg[0]
    SLICE_X32Y2          LUT6 (Prop_lut6_I3_O)        0.124    32.383 r  tiffanisBot/BOTCPU/DataOut[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    32.383    tiffanisBot/BOTREGIF/DataOut_reg[7]_2[0]
    SLICE_X32Y2          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.667 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    28.183    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    24.949 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.579    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    26.670 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.684    28.354    tiffanisBot/BOTREGIF/clk_75
    SLICE_X32Y2          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.000    28.354    
                         clock uncertainty           -0.368    27.986    
    SLICE_X32Y2          FDRE (Setup_fdre_C_D)        0.031    28.017    tiffanisBot/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         28.017    
                         arrival time                         -32.383    
  -------------------------------------------------------------------
                         slack                                 -4.367    

Slack (VIOLATED) :        -4.319ns  (required time - arrival time)
  Source:                 swervolf/rojo_module/ext_pad_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.807ns  (logic 0.704ns (38.955%)  route 1.103ns (61.045%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -8.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 28.353 - 26.667 ) 
    Source Clock Delay      (SCD):    10.527ns = ( 30.527 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    22.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    26.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    28.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    28.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.813    30.527    swervolf/rojo_module/clk_core_BUFG
    SLICE_X36Y5          FDCE                                         r  swervolf/rojo_module/ext_pad_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE (Prop_fdce_C_Q)         0.456    30.983 r  swervolf/rojo_module/ext_pad_o_reg[9]/Q
                         net (fo=1, routed)           0.560    31.543    swervolf/rojo_module/o_rojo[9]
    SLICE_X35Y2          LUT2 (Prop_lut2_I0_O)        0.124    31.667 r  swervolf/rojo_module/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.543    32.210    tiffanisBot/BOTCPU/botConfig_in[1]
    SLICE_X37Y0          LUT6 (Prop_lut6_I5_O)        0.124    32.334 r  tiffanisBot/BOTCPU/DataOut[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    32.334    tiffanisBot/BOTREGIF/DataOut_reg[7]_2[1]
    SLICE_X37Y0          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.667 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    28.183    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    24.949 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.579    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    26.670 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.683    28.353    tiffanisBot/BOTREGIF/clk_75
    SLICE_X37Y0          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.000    28.353    
                         clock uncertainty           -0.368    27.985    
    SLICE_X37Y0          FDRE (Setup_fdre_C_D)        0.031    28.016    tiffanisBot/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         28.016    
                         arrival time                         -32.334    
  -------------------------------------------------------------------
                         slack                                 -4.319    

Slack (VIOLATED) :        -4.305ns  (required time - arrival time)
  Source:                 swervolf/rojo_module/ext_pad_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.794ns  (logic 0.766ns (42.705%)  route 1.028ns (57.295%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -8.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 28.354 - 26.667 ) 
    Source Clock Delay      (SCD):    10.528ns = ( 30.528 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    22.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    26.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    28.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    28.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.814    30.528    swervolf/rojo_module/clk_core_BUFG
    SLICE_X34Y0          FDCE                                         r  swervolf/rojo_module/ext_pad_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDCE (Prop_fdce_C_Q)         0.518    31.046 r  swervolf/rojo_module/ext_pad_o_reg[4]/Q
                         net (fo=1, routed)           0.736    31.783    tiffanisBot/BOTREGIF/o_rojo[4]_alias
    SLICE_X33Y3          LUT6 (Prop_lut6_I5_O)        0.124    31.907 r  tiffanisBot/BOTREGIF/DataOut[4]_i_3_comp/O
                         net (fo=1, routed)           0.291    32.198    tiffanisBot/BOTCPU/DataOut_reg[4]
    SLICE_X31Y2          LUT6 (Prop_lut6_I3_O)        0.124    32.322 r  tiffanisBot/BOTCPU/DataOut[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    32.322    tiffanisBot/BOTREGIF/DataOut_reg[7]_2[4]
    SLICE_X31Y2          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.667 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    28.183    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    24.949 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.579    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    26.670 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.684    28.354    tiffanisBot/BOTREGIF/clk_75
    SLICE_X31Y2          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.000    28.354    
                         clock uncertainty           -0.368    27.986    
    SLICE_X31Y2          FDRE (Setup_fdre_C_D)        0.031    28.017    tiffanisBot/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         28.017    
                         arrival time                         -32.322    
  -------------------------------------------------------------------
                         slack                                 -4.305    

Slack (VIOLATED) :        -4.244ns  (required time - arrival time)
  Source:                 swervolf/rojo_module/ext_pad_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.732ns  (logic 0.897ns (51.775%)  route 0.835ns (48.225%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -8.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 28.353 - 26.667 ) 
    Source Clock Delay      (SCD):    10.528ns = ( 30.528 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    22.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    26.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    28.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    28.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.814    30.528    swervolf/rojo_module/clk_core_BUFG
    SLICE_X34Y0          FDCE                                         r  swervolf/rojo_module/ext_pad_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDCE (Prop_fdce_C_Q)         0.478    31.006 r  swervolf/rojo_module/ext_pad_o_reg[2]/Q
                         net (fo=1, routed)           0.432    31.439    tiffanisBot/BOTREGIF/o_rojo[2]_alias
    SLICE_X37Y1          LUT6 (Prop_lut6_I5_O)        0.295    31.734 r  tiffanisBot/BOTREGIF/DataOut[2]_i_2_comp/O
                         net (fo=1, routed)           0.403    32.137    tiffanisBot/BOTCPU/DataOut_reg[2]
    SLICE_X37Y0          LUT6 (Prop_lut6_I3_O)        0.124    32.261 r  tiffanisBot/BOTCPU/DataOut[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    32.261    tiffanisBot/BOTREGIF/DataOut_reg[7]_2[2]
    SLICE_X37Y0          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.667 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    28.183    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    24.949 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.579    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    26.670 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.683    28.353    tiffanisBot/BOTREGIF/clk_75
    SLICE_X37Y0          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.000    28.353    
                         clock uncertainty           -0.368    27.985    
    SLICE_X37Y0          FDRE (Setup_fdre_C_D)        0.032    28.017    tiffanisBot/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         28.017    
                         arrival time                         -32.261    
  -------------------------------------------------------------------
                         slack                                 -4.244    

Slack (VIOLATED) :        -4.237ns  (required time - arrival time)
  Source:                 swervolf/rojo_module/rgpio_oe_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.724ns  (logic 0.842ns (48.842%)  route 0.882ns (51.158%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -8.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 28.351 - 26.667 ) 
    Source Clock Delay      (SCD):    10.527ns = ( 30.527 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    22.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    26.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    28.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    28.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.813    30.527    swervolf/rojo_module/clk_core_BUFG
    SLICE_X40Y2          FDCE                                         r  swervolf/rojo_module/rgpio_oe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDCE (Prop_fdce_C_Q)         0.419    30.946 r  swervolf/rojo_module/rgpio_oe_reg[6]/Q
                         net (fo=2, routed)           0.457    31.403    tiffanisBot/BOTREGIF/en_rojo[6]_alias
    SLICE_X40Y2          LUT6 (Prop_lut6_I4_O)        0.299    31.702 r  tiffanisBot/BOTREGIF/DataOut[6]_i_2_comp/O
                         net (fo=1, routed)           0.425    32.127    tiffanisBot/BOTCPU/DataOut_reg[6]
    SLICE_X40Y1          LUT6 (Prop_lut6_I3_O)        0.124    32.251 r  tiffanisBot/BOTCPU/DataOut[6]_i_1_comp/O
                         net (fo=1, routed)           0.000    32.251    tiffanisBot/BOTREGIF/DataOut_reg[7]_2[6]
    SLICE_X40Y1          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.667 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    28.183    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    24.949 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.579    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    26.670 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.681    28.351    tiffanisBot/BOTREGIF/clk_75
    SLICE_X40Y1          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.000    28.351    
                         clock uncertainty           -0.368    27.983    
    SLICE_X40Y1          FDRE (Setup_fdre_C_D)        0.032    28.015    tiffanisBot/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         28.015    
                         arrival time                         -32.251    
  -------------------------------------------------------------------
                         slack                                 -4.237    

Slack (VIOLATED) :        -4.236ns  (required time - arrival time)
  Source:                 swervolf/rojo_module/ext_pad_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.723ns  (logic 0.766ns (44.460%)  route 0.957ns (55.540%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -8.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 28.353 - 26.667 ) 
    Source Clock Delay      (SCD):    10.526ns = ( 30.526 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    22.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    26.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    28.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    28.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.812    30.526    swervolf/rojo_module/clk_core_BUFG
    SLICE_X38Y3          FDCE                                         r  swervolf/rojo_module/ext_pad_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDCE (Prop_fdce_C_Q)         0.518    31.044 r  swervolf/rojo_module/ext_pad_o_reg[13]/Q
                         net (fo=1, routed)           0.414    31.458    swervolf/rojo_module/o_rojo[13]
    SLICE_X37Y2          LUT2 (Prop_lut2_I0_O)        0.124    31.582 r  swervolf/rojo_module/DataOut[5]_i_4/O
                         net (fo=1, routed)           0.543    32.125    tiffanisBot/BOTCPU/botConfig_in[5]
    SLICE_X37Y0          LUT6 (Prop_lut6_I4_O)        0.124    32.249 r  tiffanisBot/BOTCPU/DataOut[5]_i_1_comp/O
                         net (fo=1, routed)           0.000    32.249    tiffanisBot/BOTREGIF/DataOut_reg[7]_2[5]
    SLICE_X37Y0          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.667 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    28.183    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    24.949 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.579    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    26.670 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.683    28.353    tiffanisBot/BOTREGIF/clk_75
    SLICE_X37Y0          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.000    28.353    
                         clock uncertainty           -0.368    27.985    
    SLICE_X37Y0          FDRE (Setup_fdre_C_D)        0.029    28.014    tiffanisBot/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         28.014    
                         arrival time                         -32.249    
  -------------------------------------------------------------------
                         slack                                 -4.236    

Slack (VIOLATED) :        -4.155ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.644ns  (logic 0.642ns (39.046%)  route 1.002ns (60.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -8.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 28.351 - 26.667 ) 
    Source Clock Delay      (SCD):    10.522ns = ( 30.522 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    22.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    26.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    28.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    28.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.808    30.522    clk_gen/clk_core_BUFG
    SLICE_X42Y9          FDRE                                         r  clk_gen/o_rst_core_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.518    31.040 r  clk_gen/o_rst_core_reg_replica_1/Q
                         net (fo=128, routed)         1.002    32.043    tiffanisBot/BOTCPU/reset_lut/I4
    SLICE_X41Y0          LUT6 (Prop_lut6_I4_O)        0.124    32.167 r  tiffanisBot/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000    32.167    tiffanisBot/BOTCPU/internal_reset_value
    SLICE_X41Y0          FDRE                                         r  tiffanisBot/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.667 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    28.183    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    24.949 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.579    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    26.670 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.681    28.351    tiffanisBot/BOTCPU/clk_75
    SLICE_X41Y0          FDRE                                         r  tiffanisBot/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.000    28.351    
                         clock uncertainty           -0.368    27.983    
    SLICE_X41Y0          FDRE (Setup_fdre_C_D)        0.029    28.012    tiffanisBot/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         28.012    
                         arrival time                         -32.167    
  -------------------------------------------------------------------
                         slack                                 -4.155    

Slack (VIOLATED) :        -4.103ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.638ns  (logic 0.636ns (38.823%)  route 1.002ns (61.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -8.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 28.351 - 26.667 ) 
    Source Clock Delay      (SCD):    10.522ns = ( 30.522 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    22.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    26.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    28.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    28.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.808    30.522    clk_gen/clk_core_BUFG
    SLICE_X42Y9          FDRE                                         r  clk_gen/o_rst_core_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.518    31.040 f  clk_gen/o_rst_core_reg_replica_1/Q
                         net (fo=128, routed)         1.002    32.043    tiffanisBot/BOTCPU/reset_lut/I4
    SLICE_X41Y0          LUT5 (Prop_lut5_I4_O)        0.118    32.161 r  tiffanisBot/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000    32.161    tiffanisBot/BOTCPU/run_value
    SLICE_X41Y0          FDRE                                         r  tiffanisBot/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.667 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    28.183    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    24.949 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.579    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    26.670 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.681    28.351    tiffanisBot/BOTCPU/clk_75
    SLICE_X41Y0          FDRE                                         r  tiffanisBot/BOTCPU/run_flop/C
                         clock pessimism              0.000    28.351    
                         clock uncertainty           -0.368    27.983    
    SLICE_X41Y0          FDRE (Setup_fdre_C_D)        0.075    28.058    tiffanisBot/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         28.058    
                         arrival time                         -32.161    
  -------------------------------------------------------------------
                         slack                                 -4.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.400ns  (arrival time - required time)
  Source:                 swervolf/rojo_module/rgpio_oe_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.231ns (52.705%)  route 0.207ns (47.295%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.635     3.333    swervolf/rojo_module/clk_core_BUFG
    SLICE_X40Y2          FDCE                                         r  swervolf/rojo_module/rgpio_oe_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDCE (Prop_fdce_C_Q)         0.141     3.474 r  swervolf/rojo_module/rgpio_oe_reg[15]/Q
                         net (fo=2, routed)           0.125     3.599    swervolf/rojo_module/en_rojo[15]
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.045     3.644 r  swervolf/rojo_module/DataOut[7]_i_4/O
                         net (fo=1, routed)           0.082     3.726    tiffanisBot/BOTCPU/botConfig_in[7]
    SLICE_X41Y0          LUT6 (Prop_lut6_I5_O)        0.045     3.771 r  tiffanisBot/BOTCPU/DataOut[7]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.771    tiffanisBot/BOTREGIF/DataOut_reg[7]_2[7]
    SLICE_X41Y0          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.909     0.911    tiffanisBot/BOTREGIF/clk_75
    SLICE_X41Y0          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.368     1.279    
    SLICE_X41Y0          FDRE (Hold_fdre_C_D)         0.092     1.371    tiffanisBot/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           3.771    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.405ns  (arrival time - required time)
  Source:                 swervolf/rojo_module/rgpio_oe_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.231ns (52.078%)  route 0.213ns (47.922%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.635     3.333    swervolf/rojo_module/clk_core_BUFG
    SLICE_X40Y2          FDCE                                         r  swervolf/rojo_module/rgpio_oe_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDCE (Prop_fdce_C_Q)         0.141     3.474 r  swervolf/rojo_module/rgpio_oe_reg[14]/Q
                         net (fo=2, routed)           0.098     3.571    swervolf/rojo_module/en_rojo[14]
    SLICE_X41Y2          LUT2 (Prop_lut2_I1_O)        0.045     3.616 r  swervolf/rojo_module/DataOut[6]_i_5/O
                         net (fo=1, routed)           0.115     3.731    tiffanisBot/BOTCPU/botConfig_in[6]
    SLICE_X40Y1          LUT6 (Prop_lut6_I4_O)        0.045     3.776 r  tiffanisBot/BOTCPU/DataOut[6]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.776    tiffanisBot/BOTREGIF/DataOut_reg[7]_2[6]
    SLICE_X40Y1          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.909     0.911    tiffanisBot/BOTREGIF/clk_75
    SLICE_X40Y1          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.368     1.279    
    SLICE_X40Y1          FDRE (Hold_fdre_C_D)         0.092     1.371    tiffanisBot/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           3.776    
  -------------------------------------------------------------------
                         slack                                  2.405    

Slack (MET) :             2.468ns  (arrival time - required time)
  Source:                 swervolf/rojo_module/ext_pad_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.254ns (50.482%)  route 0.249ns (49.518%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.638     3.336    swervolf/rojo_module/clk_core_BUFG
    SLICE_X34Y0          FDCE                                         r  swervolf/rojo_module/ext_pad_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDCE (Prop_fdce_C_Q)         0.164     3.500 r  swervolf/rojo_module/ext_pad_o_reg[5]/Q
                         net (fo=1, routed)           0.141     3.641    tiffanisBot/BOTREGIF/o_rojo[5]_alias
    SLICE_X36Y1          LUT6 (Prop_lut6_I5_O)        0.045     3.686 r  tiffanisBot/BOTREGIF/DataOut[5]_i_3_comp/O
                         net (fo=1, routed)           0.108     3.794    tiffanisBot/BOTCPU/DataOut_reg[5]
    SLICE_X37Y0          LUT6 (Prop_lut6_I3_O)        0.045     3.839 r  tiffanisBot/BOTCPU/DataOut[5]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.839    tiffanisBot/BOTREGIF/DataOut_reg[7]_2[5]
    SLICE_X37Y0          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.910     0.912    tiffanisBot/BOTREGIF/clk_75
    SLICE_X37Y0          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            0.368     1.280    
    SLICE_X37Y0          FDRE (Hold_fdre_C_D)         0.091     1.371    tiffanisBot/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           3.839    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.490ns  (arrival time - required time)
  Source:                 swervolf/rojo_module/ext_pad_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.231ns (43.786%)  route 0.297ns (56.214%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.638     3.336    swervolf/rojo_module/clk_core_BUFG
    SLICE_X33Y4          FDCE                                         r  swervolf/rojo_module/ext_pad_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.141     3.477 r  swervolf/rojo_module/ext_pad_o_reg[11]/Q
                         net (fo=1, routed)           0.141     3.618    swervolf/rojo_module/o_rojo[11]
    SLICE_X33Y2          LUT2 (Prop_lut2_I0_O)        0.045     3.663 r  swervolf/rojo_module/DataOut[3]_i_4/O
                         net (fo=1, routed)           0.155     3.818    tiffanisBot/BOTCPU/botConfig_in[3]
    SLICE_X32Y2          LUT6 (Prop_lut6_I5_O)        0.045     3.863 r  tiffanisBot/BOTCPU/DataOut[3]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.863    tiffanisBot/BOTREGIF/DataOut_reg[7]_2[3]
    SLICE_X32Y2          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.911     0.913    tiffanisBot/BOTREGIF/clk_75
    SLICE_X32Y2          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.368     1.281    
    SLICE_X32Y2          FDRE (Hold_fdre_C_D)         0.092     1.373    tiffanisBot/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           3.863    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.503ns  (arrival time - required time)
  Source:                 swervolf/rojo_module/ext_pad_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.254ns (46.996%)  route 0.286ns (53.004%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.638     3.336    swervolf/rojo_module/clk_core_BUFG
    SLICE_X34Y0          FDCE                                         r  swervolf/rojo_module/ext_pad_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDCE (Prop_fdce_C_Q)         0.164     3.500 r  swervolf/rojo_module/ext_pad_o_reg[12]/Q
                         net (fo=1, routed)           0.082     3.582    swervolf/rojo_module/o_rojo[12]
    SLICE_X35Y0          LUT2 (Prop_lut2_I0_O)        0.045     3.627 r  swervolf/rojo_module/DataOut[4]_i_4/O
                         net (fo=1, routed)           0.204     3.831    tiffanisBot/BOTCPU/botConfig_in[4]
    SLICE_X31Y2          LUT6 (Prop_lut6_I5_O)        0.045     3.876 r  tiffanisBot/BOTCPU/DataOut[4]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.876    tiffanisBot/BOTREGIF/DataOut_reg[7]_2[4]
    SLICE_X31Y2          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.911     0.913    tiffanisBot/BOTREGIF/clk_75
    SLICE_X31Y2          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.368     1.281    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.092     1.373    tiffanisBot/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.508ns  (arrival time - required time)
  Source:                 swervolf/rojo_module/rgpio_oe_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.254ns (46.436%)  route 0.293ns (53.564%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.635     3.333    swervolf/rojo_module/clk_core_BUFG
    SLICE_X38Y2          FDCE                                         r  swervolf/rojo_module/rgpio_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDCE (Prop_fdce_C_Q)         0.164     3.497 r  swervolf/rojo_module/rgpio_oe_reg[2]/Q
                         net (fo=2, routed)           0.157     3.654    tiffanisBot/BOTREGIF/en_rojo[2]_alias
    SLICE_X37Y1          LUT6 (Prop_lut6_I3_O)        0.045     3.699 r  tiffanisBot/BOTREGIF/DataOut[2]_i_2_comp/O
                         net (fo=1, routed)           0.136     3.835    tiffanisBot/BOTCPU/DataOut_reg[2]
    SLICE_X37Y0          LUT6 (Prop_lut6_I3_O)        0.045     3.880 r  tiffanisBot/BOTCPU/DataOut[2]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.880    tiffanisBot/BOTREGIF/DataOut_reg[7]_2[2]
    SLICE_X37Y0          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.910     0.912    tiffanisBot/BOTREGIF/clk_75
    SLICE_X37Y0          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            0.368     1.280    
    SLICE_X37Y0          FDRE (Hold_fdre_C_D)         0.092     1.372    tiffanisBot/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           3.880    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.543ns  (arrival time - required time)
  Source:                 swervolf/rojo_module/ext_pad_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.254ns (43.800%)  route 0.326ns (56.200%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -2.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.638     3.336    swervolf/rojo_module/clk_core_BUFG
    SLICE_X34Y0          FDCE                                         r  swervolf/rojo_module/ext_pad_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDCE (Prop_fdce_C_Q)         0.164     3.500 r  swervolf/rojo_module/ext_pad_o_reg[8]/Q
                         net (fo=1, routed)           0.165     3.665    swervolf/rojo_module/o_rojo[8]
    SLICE_X33Y2          LUT2 (Prop_lut2_I0_O)        0.045     3.710 r  swervolf/rojo_module/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.161     3.870    tiffanisBot/BOTCPU/botConfig_in[0]
    SLICE_X32Y2          LUT6 (Prop_lut6_I5_O)        0.045     3.915 r  tiffanisBot/BOTCPU/DataOut[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.915    tiffanisBot/BOTREGIF/DataOut_reg[7]_2[0]
    SLICE_X32Y2          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.911     0.913    tiffanisBot/BOTREGIF/clk_75
    SLICE_X32Y2          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.368     1.281    
    SLICE_X32Y2          FDRE (Hold_fdre_C_D)         0.092     1.373    tiffanisBot/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           3.915    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.564ns  (arrival time - required time)
  Source:                 swervolf/rojo_module/ext_pad_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.231ns (38.450%)  route 0.370ns (61.550%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.637     3.335    swervolf/rojo_module/clk_core_BUFG
    SLICE_X36Y5          FDCE                                         r  swervolf/rojo_module/ext_pad_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDCE (Prop_fdce_C_Q)         0.141     3.476 r  swervolf/rojo_module/ext_pad_o_reg[1]/Q
                         net (fo=1, routed)           0.199     3.675    tiffanisBot/BOTREGIF/o_rojo[1]_alias
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.045     3.720 r  tiffanisBot/BOTREGIF/DataOut[1]_i_4_comp/O
                         net (fo=1, routed)           0.171     3.890    tiffanisBot/BOTCPU/DataOut_reg[1]
    SLICE_X37Y0          LUT6 (Prop_lut6_I3_O)        0.045     3.935 r  tiffanisBot/BOTCPU/DataOut[1]_i_1_comp/O
                         net (fo=1, routed)           0.000     3.935    tiffanisBot/BOTREGIF/DataOut_reg[7]_2[1]
    SLICE_X37Y0          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.910     0.912    tiffanisBot/BOTREGIF/clk_75
    SLICE_X37Y0          FDRE                                         r  tiffanisBot/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            0.368     1.280    
    SLICE_X37Y0          FDRE (Hold_fdre_C_D)         0.092     1.372    tiffanisBot/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           3.935    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.583ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.212ns (33.217%)  route 0.426ns (66.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    3.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.633     3.331    clk_gen/clk_core_BUFG
    SLICE_X42Y9          FDRE                                         r  clk_gen/o_rst_core_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164     3.495 f  clk_gen/o_rst_core_reg_replica_1/Q
                         net (fo=128, routed)         0.426     3.921    tiffanisBot/BOTCPU/reset_lut/I4
    SLICE_X41Y0          LUT5 (Prop_lut5_I4_O)        0.048     3.969 r  tiffanisBot/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     3.969    tiffanisBot/BOTCPU/run_value
    SLICE_X41Y0          FDRE                                         r  tiffanisBot/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.909     0.911    tiffanisBot/BOTCPU/clk_75
    SLICE_X41Y0          FDRE                                         r  tiffanisBot/BOTCPU/run_flop/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.368     1.279    
    SLICE_X41Y0          FDRE (Hold_fdre_C_D)         0.107     1.386    tiffanisBot/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           3.969    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.596ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.209ns (32.902%)  route 0.426ns (67.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    3.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.633     3.331    clk_gen/clk_core_BUFG
    SLICE_X42Y9          FDRE                                         r  clk_gen/o_rst_core_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164     3.495 r  clk_gen/o_rst_core_reg_replica_1/Q
                         net (fo=128, routed)         0.426     3.921    tiffanisBot/BOTCPU/reset_lut/I4
    SLICE_X41Y0          LUT6 (Prop_lut6_I4_O)        0.045     3.966 r  tiffanisBot/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     3.966    tiffanisBot/BOTCPU/internal_reset_value
    SLICE_X41Y0          FDRE                                         r  tiffanisBot/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.909     0.911    tiffanisBot/BOTCPU/clk_75
    SLICE_X41Y0          FDRE                                         r  tiffanisBot/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.368     1.279    
    SLICE_X41Y0          FDRE (Hold_fdre_C_D)         0.091     1.370    tiffanisBot/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           3.966    
  -------------------------------------------------------------------
                         slack                                  2.596    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.288ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.518ns (21.951%)  route 1.842ns (78.049%))
  Logic Levels:           0  
  Clock Path Skew:        -4.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 16.175 - 10.000 ) 
    Source Clock Delay      (SCD):    10.497ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.783    10.497    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/clk_core_BUFG
    SLICE_X60Y24         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518    11.015 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/rptr_q_reg[0]/Q
                         net (fo=75, routed)          1.842    12.857    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]_0[0]
    SLICE_X75Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.715    16.175    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/user_clk
    SLICE_X75Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.235    16.410    
                         clock uncertainty           -0.172    16.238    
    SLICE_X75Y17         FDCE (Setup_fdce_C_D)       -0.093    16.145    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         16.145    
                         arrival time                         -12.857    
  -------------------------------------------------------------------
                         slack                                  3.288    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][68]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.716ns (32.817%)  route 1.466ns (67.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.119ns = ( 16.119 - 10.000 ) 
    Source Clock Delay      (SCD):    10.500ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.786    10.500    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X67Y24         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y24         FDRE (Prop_fdre_C_Q)         0.419    10.919 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][68]/Q
                         net (fo=1, routed)           1.466    12.385    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][68]
    SLICE_X67Y26         LUT4 (Prop_lut4_I3_O)        0.297    12.682 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[68]_i_1/O
                         net (fo=1, routed)           0.000    12.682    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[67]
    SLICE_X67Y26         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.659    16.119    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X67Y26         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism              0.235    16.354    
                         clock uncertainty           -0.172    16.182    
    SLICE_X67Y26         FDCE (Setup_fdce_C_D)        0.032    16.214    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         16.214    
                         arrival time                         -12.682    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][59]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.580ns (28.250%)  route 1.473ns (71.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.125ns = ( 16.125 - 10.000 ) 
    Source Clock Delay      (SCD):    10.515ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.801    10.515    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X68Y13         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y13         FDRE (Prop_fdre_C_Q)         0.456    10.971 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][59]/Q
                         net (fo=1, routed)           1.473    12.444    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[27]
    SLICE_X61Y15         LUT4 (Prop_lut4_I1_O)        0.124    12.568 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[59]_i_1/O
                         net (fo=1, routed)           0.000    12.568    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[27]
    SLICE_X61Y15         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.665    16.125    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X61Y15         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/C
                         clock pessimism              0.235    16.360    
                         clock uncertainty           -0.172    16.188    
    SLICE_X61Y15         FDCE (Setup_fdce_C_D)        0.031    16.219    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         16.219    
                         arrival time                         -12.568    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/wptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.456ns (24.067%)  route 1.439ns (75.933%))
  Logic Levels:           0  
  Clock Path Skew:        -4.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.122ns = ( 16.122 - 10.000 ) 
    Source Clock Delay      (SCD):    10.517ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.803    10.517    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X51Y10         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/wptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDCE (Prop_fdce_C_Q)         0.456    10.973 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/wptr_q_reg[1]/Q
                         net (fo=7, routed)           1.439    12.412    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[1].i_sync/async_wptr[0]
    SLICE_X56Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.662    16.122    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[1].i_sync/user_clk
    SLICE_X56Y13         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.235    16.357    
                         clock uncertainty           -0.172    16.185    
    SLICE_X56Y13         FDCE (Setup_fdce_C_D)       -0.028    16.157    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         16.157    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][59]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.580ns (29.509%)  route 1.386ns (70.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.117ns = ( 16.117 - 10.000 ) 
    Source Clock Delay      (SCD):    10.500ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.786    10.500    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X67Y24         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y24         FDRE (Prop_fdre_C_Q)         0.456    10.956 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][59]/Q
                         net (fo=1, routed)           1.386    12.342    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][59]
    SLICE_X68Y24         LUT4 (Prop_lut4_I3_O)        0.124    12.466 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[59]_i_1/O
                         net (fo=1, routed)           0.000    12.466    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[58]
    SLICE_X68Y24         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    16.117    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X68Y24         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/C
                         clock pessimism              0.235    16.352    
                         clock uncertainty           -0.172    16.180    
    SLICE_X68Y24         FDCE (Setup_fdce_C_D)        0.031    16.211    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         16.211    
                         arrival time                         -12.466    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 0.580ns (30.790%)  route 1.304ns (69.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.173ns = ( 16.173 - 10.000 ) 
    Source Clock Delay      (SCD):    10.555ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.841    10.555    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y21         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y21         FDRE (Prop_fdre_C_Q)         0.456    11.011 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][28]/Q
                         net (fo=1, routed)           1.304    12.315    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][28]
    SLICE_X72Y19         LUT4 (Prop_lut4_I0_O)        0.124    12.439 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[28]_i_1/O
                         net (fo=1, routed)           0.000    12.439    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[27]
    SLICE_X72Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.713    16.173    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/C
                         clock pessimism              0.235    16.408    
                         clock uncertainty           -0.172    16.236    
    SLICE_X72Y19         FDCE (Setup_fdce_C_D)        0.031    16.267    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                         16.267    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.642ns (34.147%)  route 1.238ns (65.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.119ns = ( 16.119 - 10.000 ) 
    Source Clock Delay      (SCD):    10.499ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.785    10.499    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X62Y24         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.518    11.017 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][30]/Q
                         net (fo=1, routed)           1.238    12.255    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][30]
    SLICE_X71Y23         LUT4 (Prop_lut4_I3_O)        0.124    12.379 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[30]_i_1/O
                         net (fo=1, routed)           0.000    12.379    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[29]
    SLICE_X71Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.659    16.119    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y23         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/C
                         clock pessimism              0.235    16.354    
                         clock uncertainty           -0.172    16.182    
    SLICE_X71Y23         FDCE (Setup_fdce_C_D)        0.031    16.213    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         16.213    
                         arrival time                         -12.379    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][56]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.716ns (38.186%)  route 1.159ns (61.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.117ns = ( 16.117 - 10.000 ) 
    Source Clock Delay      (SCD):    10.502ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.788    10.502    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X67Y23         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y23         FDRE (Prop_fdre_C_Q)         0.419    10.921 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][56]/Q
                         net (fo=1, routed)           1.159    12.080    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][56]
    SLICE_X69Y25         LUT4 (Prop_lut4_I3_O)        0.297    12.377 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[56]_i_1/O
                         net (fo=1, routed)           0.000    12.377    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[55]
    SLICE_X69Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.657    16.117    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X69Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/C
                         clock pessimism              0.235    16.352    
                         clock uncertainty           -0.172    16.180    
    SLICE_X69Y25         FDCE (Setup_fdce_C_D)        0.031    16.211    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         16.211    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][49]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.718ns (38.634%)  route 1.140ns (61.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.121ns = ( 16.121 - 10.000 ) 
    Source Clock Delay      (SCD):    10.509ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.795    10.509    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X61Y16         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.419    10.928 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][49]/Q
                         net (fo=1, routed)           1.140    12.069    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][23]
    SLICE_X61Y18         LUT4 (Prop_lut4_I0_O)        0.299    12.368 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[49]_i_1/O
                         net (fo=1, routed)           0.000    12.368    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[23]
    SLICE_X61Y18         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.661    16.121    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X61Y18         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
                         clock pessimism              0.235    16.356    
                         clock uncertainty           -0.172    16.184    
    SLICE_X61Y18         FDCE (Setup_fdce_C_D)        0.031    16.215    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         16.215    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][45]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.580ns (31.390%)  route 1.268ns (68.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns = ( 16.126 - 10.000 ) 
    Source Clock Delay      (SCD):    10.508ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.794    10.508    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X61Y17         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.456    10.964 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][45]/Q
                         net (fo=1, routed)           1.268    12.232    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[19]
    SLICE_X61Y14         LUT4 (Prop_lut4_I1_O)        0.124    12.356 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[45]_i_1/O
                         net (fo=1, routed)           0.000    12.356    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[19]
    SLICE_X61Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.666    16.126    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X61Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/C
                         clock pessimism              0.235    16.361    
                         clock uncertainty           -0.172    16.189    
    SLICE_X61Y14         FDCE (Setup_fdce_C_D)        0.031    16.220    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]
  -------------------------------------------------------------------
                         required time                         16.220    
                         arrival time                         -12.356    
  -------------------------------------------------------------------
                         slack                                  3.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    3.328ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.630     3.328    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X57Y9          FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.141     3.469 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][39]/Q
                         net (fo=1, routed)           0.054     3.523    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][7]
    SLICE_X56Y9          LUT4 (Prop_lut4_I0_O)        0.045     3.568 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[39]_i_1/O
                         net (fo=1, routed)           0.000     3.568    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[7]
    SLICE_X56Y9          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.902     2.488    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X56Y9          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism             -0.283     2.204    
                         clock uncertainty            0.172     2.377    
    SLICE_X56Y9          FDCE (Hold_fdce_C_D)         0.121     2.498    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           3.568    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][63]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.647     3.345    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y30         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDRE (Prop_fdre_C_Q)         0.141     3.486 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][63]/Q
                         net (fo=1, routed)           0.054     3.540    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][63]
    SLICE_X74Y30         LUT4 (Prop_lut4_I3_O)        0.045     3.585 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[63]_i_1/O
                         net (fo=1, routed)           0.000     3.585    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[62]
    SLICE_X74Y30         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.918     2.504    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y30         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism             -0.283     2.220    
                         clock uncertainty            0.172     2.393    
    SLICE_X74Y30         FDCE (Hold_fdce_C_D)         0.121     2.514    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.642     3.340    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y25         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y25         FDRE (Prop_fdre_C_Q)         0.141     3.481 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][29]/Q
                         net (fo=1, routed)           0.054     3.535    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][29]
    SLICE_X74Y25         LUT4 (Prop_lut4_I0_O)        0.045     3.580 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[29]_i_1/O
                         net (fo=1, routed)           0.000     3.580    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[28]
    SLICE_X74Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.912     2.498    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]/C
                         clock pessimism             -0.283     2.214    
                         clock uncertainty            0.172     2.387    
    SLICE_X74Y25         FDCE (Hold_fdce_C_D)         0.121     2.508    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           3.580    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][50]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    3.339ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.641     3.339    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X73Y24         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y24         FDRE (Prop_fdre_C_Q)         0.141     3.480 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][50]/Q
                         net (fo=1, routed)           0.057     3.537    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][50]
    SLICE_X72Y24         LUT4 (Prop_lut4_I3_O)        0.045     3.582 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[50]_i_1/O
                         net (fo=1, routed)           0.000     3.582    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[49]
    SLICE_X72Y24         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.912     2.498    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X72Y24         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]/C
                         clock pessimism             -0.283     2.214    
                         clock uncertainty            0.172     2.387    
    SLICE_X72Y24         FDCE (Hold_fdce_C_D)         0.092     2.479    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][70]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.631     3.329    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X58Y9          FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDRE (Prop_fdre_C_Q)         0.164     3.493 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][70]/Q
                         net (fo=1, routed)           0.049     3.542    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[33]
    SLICE_X59Y9          LUT4 (Prop_lut4_I1_O)        0.045     3.587 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[70]_i_1/O
                         net (fo=1, routed)           0.000     3.587    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[33]
    SLICE_X59Y9          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.904     2.490    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X59Y9          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/C
                         clock pessimism             -0.283     2.206    
                         clock uncertainty            0.172     2.379    
    SLICE_X59Y9          FDCE (Hold_fdce_C_D)         0.092     2.471    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           3.587    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.629     3.327    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X56Y11         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.164     3.491 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[1].data_q_reg[1][36]/Q
                         net (fo=1, routed)           0.050     3.541    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73][4]
    SLICE_X57Y11         LUT4 (Prop_lut4_I0_O)        0.045     3.586 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[36]_i_1/O
                         net (fo=1, routed)           0.000     3.586    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[4]
    SLICE_X57Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.901     2.487    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X57Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism             -0.283     2.203    
                         clock uncertainty            0.172     2.376    
    SLICE_X57Y11         FDCE (Hold_fdce_C_D)         0.092     2.468    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.468    
                         arrival time                           3.586    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.749%)  route 0.101ns (35.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.626     3.324    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X52Y13         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.141     3.465 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][36]/Q
                         net (fo=1, routed)           0.101     3.566    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][10]
    SLICE_X54Y14         LUT4 (Prop_lut4_I0_O)        0.045     3.611 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[36]_i_1/O
                         net (fo=1, routed)           0.000     3.611    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[10]
    SLICE_X54Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.897     2.483    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X54Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism             -0.283     2.199    
                         clock uncertainty            0.172     2.372    
    SLICE_X54Y14         FDCE (Hold_fdce_C_D)         0.121     2.493    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           3.611    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][40]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    3.328ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.630     3.328    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X56Y8          FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     3.492 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][40]/Q
                         net (fo=1, routed)           0.051     3.543    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[8]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.045     3.588 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[40]_i_1/O
                         net (fo=1, routed)           0.000     3.588    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[8]
    SLICE_X57Y8          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.902     2.488    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X57Y8          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/C
                         clock pessimism             -0.283     2.204    
                         clock uncertainty            0.172     2.377    
    SLICE_X57Y8          FDCE (Hold_fdce_C_D)         0.091     2.468    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.468    
                         arrival time                           3.588    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][46]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.642     3.340    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y24         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y24         FDRE (Prop_fdre_C_Q)         0.141     3.481 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][46]/Q
                         net (fo=1, routed)           0.102     3.583    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][46]
    SLICE_X76Y24         LUT4 (Prop_lut4_I0_O)        0.045     3.628 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[46]_i_1/O
                         net (fo=1, routed)           0.000     3.628    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[45]
    SLICE_X76Y24         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.912     2.498    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y24         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/C
                         clock pessimism             -0.283     2.214    
                         clock uncertainty            0.172     2.387    
    SLICE_X76Y24         FDCE (Hold_fdce_C_D)         0.120     2.507    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           3.628    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_s7pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.754%)  route 0.106ns (36.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.624     3.322    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X64Y21         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.141     3.463 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][16]/Q
                         net (fo=1, routed)           0.106     3.568    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][16]
    SLICE_X66Y21         LUT4 (Prop_lut4_I0_O)        0.045     3.613 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[16]_i_1/O
                         net (fo=1, routed)           0.000     3.613    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[15]
    SLICE_X66Y21         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.896     2.482    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X66Y21         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/C
                         clock pessimism             -0.283     2.198    
                         clock uncertainty            0.172     2.371    
    SLICE_X66Y21         FDCE (Hold_fdce_C_D)         0.120     2.491    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           3.613    
  -------------------------------------------------------------------
                         slack                                  1.123    





---------------------------------------------------------------------------------------------------
From Clock:  clk_75_clk_wiz_0
  To Clock:  clk_core

Setup :           27  Failing Endpoints,  Worst Slack       -2.921ns,  Total Violation      -38.386ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.921ns  (required time - arrival time)
  Source:                 tiffanisBot/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojo_module/sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        17.123ns  (logic 0.419ns (2.447%)  route 16.704ns (97.553%))
  Logic Levels:           0  
  Clock Path Skew:        8.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.935ns = ( 29.935 - 20.000 ) 
    Source Clock Delay      (SCD):    1.815ns = ( 15.149 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.333 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.636    14.970    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    11.529 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    13.239    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.335 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.813    15.149    tiffanisBot/BOTREGIF/clk_75
    SLICE_X31Y3          FDCE                                         r  tiffanisBot/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDCE (Prop_fdce_C_Q)         0.419    15.568 r  tiffanisBot/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)          16.704    32.272    swervolf/rojo_module/ext_pad_i[0]
    SLICE_X28Y5          FDCE                                         r  swervolf/rojo_module/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.687    29.935    swervolf/rojo_module/clk_core_BUFG
    SLICE_X28Y5          FDCE                                         r  swervolf/rojo_module/sync_reg[0]/C
                         clock pessimism              0.000    29.935    
                         clock uncertainty           -0.368    29.566    
    SLICE_X28Y5          FDCE (Setup_fdce_C_D)       -0.216    29.350    swervolf/rojo_module/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         29.350    
                         arrival time                         -32.272    
  -------------------------------------------------------------------
                         slack                                 -2.921    

Slack (VIOLATED) :        -2.556ns  (required time - arrival time)
  Source:                 tiffanisBot/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojo_module/sync_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        16.910ns  (logic 0.456ns (2.697%)  route 16.454ns (97.303%))
  Logic Levels:           0  
  Clock Path Skew:        8.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.933ns = ( 29.933 - 20.000 ) 
    Source Clock Delay      (SCD):    1.815ns = ( 15.149 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.333 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.636    14.970    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    11.529 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    13.239    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.335 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.813    15.149    tiffanisBot/BOTREGIF/clk_75
    SLICE_X31Y3          FDCE                                         r  tiffanisBot/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDCE (Prop_fdce_C_Q)         0.456    15.605 r  tiffanisBot/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)          16.454    32.059    swervolf/rojo_module/ext_pad_i[12]
    SLICE_X37Y3          FDCE                                         r  swervolf/rojo_module/sync_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.685    29.933    swervolf/rojo_module/clk_core_BUFG
    SLICE_X37Y3          FDCE                                         r  swervolf/rojo_module/sync_reg[12]/C
                         clock pessimism              0.000    29.933    
                         clock uncertainty           -0.368    29.564    
    SLICE_X37Y3          FDCE (Setup_fdce_C_D)       -0.062    29.502    swervolf/rojo_module/sync_reg[12]
  -------------------------------------------------------------------
                         required time                         29.502    
                         arrival time                         -32.059    
  -------------------------------------------------------------------
                         slack                                 -2.556    

Slack (VIOLATED) :        -2.357ns  (required time - arrival time)
  Source:                 tiffanisBot/BOTREGIF/BotInfo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojo_module/sync_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        16.732ns  (logic 0.456ns (2.725%)  route 16.276ns (97.275%))
  Logic Levels:           0  
  Clock Path Skew:        8.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.932ns = ( 29.932 - 20.000 ) 
    Source Clock Delay      (SCD):    1.815ns = ( 15.149 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.333 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.636    14.970    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    11.529 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    13.239    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.335 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.813    15.149    tiffanisBot/BOTREGIF/clk_75
    SLICE_X31Y3          FDCE                                         r  tiffanisBot/BOTREGIF/BotInfo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDCE (Prop_fdce_C_Q)         0.456    15.605 r  tiffanisBot/BOTREGIF/BotInfo_reg[5]/Q
                         net (fo=1, routed)          16.276    31.881    swervolf/rojo_module/ext_pad_i[13]
    SLICE_X39Y1          FDCE                                         r  swervolf/rojo_module/sync_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.684    29.932    swervolf/rojo_module/clk_core_BUFG
    SLICE_X39Y1          FDCE                                         r  swervolf/rojo_module/sync_reg[13]/C
                         clock pessimism              0.000    29.932    
                         clock uncertainty           -0.368    29.563    
    SLICE_X39Y1          FDCE (Setup_fdce_C_D)       -0.040    29.523    swervolf/rojo_module/sync_reg[13]
  -------------------------------------------------------------------
                         required time                         29.523    
                         arrival time                         -31.881    
  -------------------------------------------------------------------
                         slack                                 -2.357    

Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 tiffanisBot/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojo_module/sync_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        16.512ns  (logic 0.419ns (2.537%)  route 16.093ns (97.462%))
  Logic Levels:           0  
  Clock Path Skew:        8.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.934ns = ( 29.934 - 20.000 ) 
    Source Clock Delay      (SCD):    1.815ns = ( 15.149 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.333 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.636    14.970    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    11.529 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    13.239    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.335 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.813    15.149    tiffanisBot/BOTREGIF/clk_75
    SLICE_X29Y4          FDCE                                         r  tiffanisBot/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.419    15.568 r  tiffanisBot/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)          16.093    31.661    swervolf/rojo_module/ext_pad_i[5]
    SLICE_X32Y5          FDCE                                         r  swervolf/rojo_module/sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.686    29.934    swervolf/rojo_module/clk_core_BUFG
    SLICE_X32Y5          FDCE                                         r  swervolf/rojo_module/sync_reg[5]/C
                         clock pessimism              0.000    29.934    
                         clock uncertainty           -0.368    29.565    
    SLICE_X32Y5          FDCE (Setup_fdce_C_D)       -0.215    29.350    swervolf/rojo_module/sync_reg[5]
  -------------------------------------------------------------------
                         required time                         29.350    
                         arrival time                         -31.661    
  -------------------------------------------------------------------
                         slack                                 -2.311    

Slack (VIOLATED) :        -2.237ns  (required time - arrival time)
  Source:                 tiffanisBot/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojo_module/sync_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        16.438ns  (logic 0.419ns (2.549%)  route 16.020ns (97.451%))
  Logic Levels:           0  
  Clock Path Skew:        8.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.932ns = ( 29.932 - 20.000 ) 
    Source Clock Delay      (SCD):    1.813ns = ( 15.147 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.333 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.636    14.970    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    11.529 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    13.239    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.335 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.811    15.147    tiffanisBot/BOTREGIF/clk_75
    SLICE_X36Y4          FDCE                                         r  tiffanisBot/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_fdce_C_Q)         0.419    15.566 r  tiffanisBot/BOTREGIF/LocX_reg[6]/Q
                         net (fo=1, routed)          16.020    31.585    swervolf/rojo_module/ext_pad_i[30]
    SLICE_X37Y7          FDCE                                         r  swervolf/rojo_module/sync_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.684    29.932    swervolf/rojo_module/clk_core_BUFG
    SLICE_X37Y7          FDCE                                         r  swervolf/rojo_module/sync_reg[30]/C
                         clock pessimism              0.000    29.932    
                         clock uncertainty           -0.368    29.563    
    SLICE_X37Y7          FDCE (Setup_fdce_C_D)       -0.215    29.348    swervolf/rojo_module/sync_reg[30]
  -------------------------------------------------------------------
                         required time                         29.348    
                         arrival time                         -31.585    
  -------------------------------------------------------------------
                         slack                                 -2.237    

Slack (VIOLATED) :        -2.196ns  (required time - arrival time)
  Source:                 tiffanisBot/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojo_module/sync_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        16.591ns  (logic 0.456ns (2.749%)  route 16.135ns (97.251%))
  Logic Levels:           0  
  Clock Path Skew:        8.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.929ns = ( 29.929 - 20.000 ) 
    Source Clock Delay      (SCD):    1.816ns = ( 15.150 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.333 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.636    14.970    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    11.529 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    13.239    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.335 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.814    15.150    tiffanisBot/BOTREGIF/clk_75
    SLICE_X32Y0          FDCE                                         r  tiffanisBot/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDCE (Prop_fdce_C_Q)         0.456    15.606 r  tiffanisBot/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)          16.135    31.740    swervolf/rojo_module/ext_pad_i[15]
    SLICE_X42Y1          FDCE                                         r  swervolf/rojo_module/sync_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.681    29.929    swervolf/rojo_module/clk_core_BUFG
    SLICE_X42Y1          FDCE                                         r  swervolf/rojo_module/sync_reg[15]/C
                         clock pessimism              0.000    29.929    
                         clock uncertainty           -0.368    29.560    
    SLICE_X42Y1          FDCE (Setup_fdce_C_D)       -0.016    29.544    swervolf/rojo_module/sync_reg[15]
  -------------------------------------------------------------------
                         required time                         29.544    
                         arrival time                         -31.740    
  -------------------------------------------------------------------
                         slack                                 -2.196    

Slack (VIOLATED) :        -1.902ns  (required time - arrival time)
  Source:                 tiffanisBot/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojo_module/sync_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        16.081ns  (logic 0.419ns (2.605%)  route 15.662ns (97.395%))
  Logic Levels:           0  
  Clock Path Skew:        8.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.934ns = ( 29.934 - 20.000 ) 
    Source Clock Delay      (SCD):    1.816ns = ( 15.150 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.333 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.636    14.970    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    11.529 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    13.239    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.335 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.814    15.150    tiffanisBot/BOTREGIF/clk_75
    SLICE_X32Y0          FDCE                                         r  tiffanisBot/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDCE (Prop_fdce_C_Q)         0.419    15.569 r  tiffanisBot/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=1, routed)          15.662    31.231    swervolf/rojo_module/ext_pad_i[10]
    SLICE_X32Y3          FDCE                                         r  swervolf/rojo_module/sync_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.686    29.934    swervolf/rojo_module/clk_core_BUFG
    SLICE_X32Y3          FDCE                                         r  swervolf/rojo_module/sync_reg[10]/C
                         clock pessimism              0.000    29.934    
                         clock uncertainty           -0.368    29.565    
    SLICE_X32Y3          FDCE (Setup_fdce_C_D)       -0.236    29.329    swervolf/rojo_module/sync_reg[10]
  -------------------------------------------------------------------
                         required time                         29.329    
                         arrival time                         -31.231    
  -------------------------------------------------------------------
                         slack                                 -1.902    

Slack (VIOLATED) :        -1.855ns  (required time - arrival time)
  Source:                 tiffanisBot/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojo_module/sync_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        16.057ns  (logic 0.419ns (2.609%)  route 15.638ns (97.391%))
  Logic Levels:           0  
  Clock Path Skew:        8.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.932ns = ( 29.932 - 20.000 ) 
    Source Clock Delay      (SCD):    1.813ns = ( 15.147 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.333 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.636    14.970    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    11.529 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    13.239    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.335 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.811    15.147    tiffanisBot/BOTREGIF/clk_75
    SLICE_X36Y4          FDCE                                         r  tiffanisBot/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_fdce_C_Q)         0.419    15.566 r  tiffanisBot/BOTREGIF/LocX_reg[5]/Q
                         net (fo=1, routed)          15.638    31.204    swervolf/rojo_module/ext_pad_i[29]
    SLICE_X41Y1          FDCE                                         r  swervolf/rojo_module/sync_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.684    29.932    swervolf/rojo_module/clk_core_BUFG
    SLICE_X41Y1          FDCE                                         r  swervolf/rojo_module/sync_reg[29]/C
                         clock pessimism              0.000    29.932    
                         clock uncertainty           -0.368    29.563    
    SLICE_X41Y1          FDCE (Setup_fdce_C_D)       -0.215    29.348    swervolf/rojo_module/sync_reg[29]
  -------------------------------------------------------------------
                         required time                         29.348    
                         arrival time                         -31.204    
  -------------------------------------------------------------------
                         slack                                 -1.855    

Slack (VIOLATED) :        -1.760ns  (required time - arrival time)
  Source:                 tiffanisBot/BOTREGIF/LocY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojo_module/sync_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        15.956ns  (logic 0.419ns (2.626%)  route 15.537ns (97.374%))
  Logic Levels:           0  
  Clock Path Skew:        8.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.936ns = ( 29.936 - 20.000 ) 
    Source Clock Delay      (SCD):    1.815ns = ( 15.149 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.333 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.636    14.970    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    11.529 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    13.239    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.335 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.813    15.149    tiffanisBot/BOTREGIF/clk_75
    SLICE_X31Y3          FDCE                                         r  tiffanisBot/BOTREGIF/LocY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDCE (Prop_fdce_C_Q)         0.419    15.568 r  tiffanisBot/BOTREGIF/LocY_reg[2]/Q
                         net (fo=1, routed)          15.537    31.105    swervolf/rojo_module/ext_pad_i[18]
    SLICE_X25Y6          FDCE                                         r  swervolf/rojo_module/sync_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.688    29.936    swervolf/rojo_module/clk_core_BUFG
    SLICE_X25Y6          FDCE                                         r  swervolf/rojo_module/sync_reg[18]/C
                         clock pessimism              0.000    29.936    
                         clock uncertainty           -0.368    29.567    
    SLICE_X25Y6          FDCE (Setup_fdce_C_D)       -0.222    29.345    swervolf/rojo_module/sync_reg[18]
  -------------------------------------------------------------------
                         required time                         29.345    
                         arrival time                         -31.105    
  -------------------------------------------------------------------
                         slack                                 -1.760    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 tiffanisBot/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojo_module/sync_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_core rise@20.000ns - clk_75_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        15.911ns  (logic 0.419ns (2.633%)  route 15.492ns (97.367%))
  Logic Levels:           0  
  Clock Path Skew:        8.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.934ns = ( 29.934 - 20.000 ) 
    Source Clock Delay      (SCD):    1.815ns = ( 15.149 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    13.333 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.636    14.970    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    11.529 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    13.239    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    13.335 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.813    15.149    tiffanisBot/BOTREGIF/clk_75
    SLICE_X29Y4          FDCE                                         r  tiffanisBot/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.419    15.568 r  tiffanisBot/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)          15.492    31.060    swervolf/rojo_module/ext_pad_i[2]
    SLICE_X32Y5          FDCE                                         r  swervolf/rojo_module/sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.686    29.934    swervolf/rojo_module/clk_core_BUFG
    SLICE_X32Y5          FDCE                                         r  swervolf/rojo_module/sync_reg[2]/C
                         clock pessimism              0.000    29.934    
                         clock uncertainty           -0.368    29.565    
    SLICE_X32Y5          FDCE (Setup_fdce_C_D)       -0.235    29.330    swervolf/rojo_module/sync_reg[2]
  -------------------------------------------------------------------
                         required time                         29.330    
                         arrival time                         -31.060    
  -------------------------------------------------------------------
                         slack                                 -1.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 tiffanisBot/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojo_module/sync_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.128ns (3.067%)  route 4.046ns (96.933%))
  Logic Levels:           0  
  Clock Path Skew:        3.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     0.558    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.637     0.639    tiffanisBot/BOTREGIF/clk_75
    SLICE_X32Y0          FDCE                                         r  tiffanisBot/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDCE (Prop_fdce_C_Q)         0.128     0.767 r  tiffanisBot/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           4.046     4.813    swervolf/rojo_module/ext_pad_i[4]
    SLICE_X36Y5          FDCE                                         r  swervolf/rojo_module/sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.911     4.226    swervolf/rojo_module/clk_core_BUFG
    SLICE_X36Y5          FDCE                                         r  swervolf/rojo_module/sync_reg[4]/C
                         clock pessimism              0.000     4.226    
                         clock uncertainty            0.368     4.594    
    SLICE_X36Y5          FDCE (Hold_fdce_C_D)         0.022     4.616    swervolf/rojo_module/sync_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.616    
                         arrival time                           4.813    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.986ns  (arrival time - required time)
  Source:                 tiffanisBot/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojo_module/sync_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 0.141ns (2.811%)  route 4.875ns (97.189%))
  Logic Levels:           0  
  Clock Path Skew:        3.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.230ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     0.558    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.636     0.638    tiffanisBot/BOTREGIF/clk_75
    SLICE_X26Y7          FDCE                                         r  tiffanisBot/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.141     0.779 r  tiffanisBot/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           4.875     5.654    swervolf/rojo_module/ext_pad_i[23]
    SLICE_X25Y6          FDCE                                         r  swervolf/rojo_module/sync_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.915     4.230    swervolf/rojo_module/clk_core_BUFG
    SLICE_X25Y6          FDCE                                         r  swervolf/rojo_module/sync_reg[23]/C
                         clock pessimism              0.000     4.230    
                         clock uncertainty            0.368     4.598    
    SLICE_X25Y6          FDCE (Hold_fdce_C_D)         0.071     4.669    swervolf/rojo_module/sync_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.669    
                         arrival time                           5.654    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.478ns  (arrival time - required time)
  Source:                 tiffanisBot/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojo_module/sync_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 0.128ns (2.348%)  route 5.324ns (97.652%))
  Logic Levels:           0  
  Clock Path Skew:        3.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.227ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     0.558    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.636     0.638    tiffanisBot/BOTREGIF/clk_75
    SLICE_X31Y3          FDCE                                         r  tiffanisBot/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDCE (Prop_fdce_C_Q)         0.128     0.766 r  tiffanisBot/BOTREGIF/LocY_reg[4]/Q
                         net (fo=1, routed)           5.324     6.090    swervolf/rojo_module/ext_pad_i[20]
    SLICE_X31Y5          FDCE                                         r  swervolf/rojo_module/sync_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.912     4.227    swervolf/rojo_module/clk_core_BUFG
    SLICE_X31Y5          FDCE                                         r  swervolf/rojo_module/sync_reg[20]/C
                         clock pessimism              0.000     4.227    
                         clock uncertainty            0.368     4.595    
    SLICE_X31Y5          FDCE (Hold_fdce_C_D)         0.018     4.613    swervolf/rojo_module/sync_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.613    
                         arrival time                           6.090    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.660ns  (arrival time - required time)
  Source:                 tiffanisBot/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojo_module/sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 0.128ns (2.269%)  route 5.514ns (97.731%))
  Logic Levels:           0  
  Clock Path Skew:        3.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.228ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     0.558    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.636     0.638    tiffanisBot/BOTREGIF/clk_75
    SLICE_X29Y4          FDCE                                         r  tiffanisBot/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.128     0.766 r  tiffanisBot/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           5.514     6.280    swervolf/rojo_module/ext_pad_i[1]
    SLICE_X28Y6          FDCE                                         r  swervolf/rojo_module/sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.913     4.228    swervolf/rojo_module/clk_core_BUFG
    SLICE_X28Y6          FDCE                                         r  swervolf/rojo_module/sync_reg[1]/C
                         clock pessimism              0.000     4.228    
                         clock uncertainty            0.368     4.596    
    SLICE_X28Y6          FDCE (Hold_fdce_C_D)         0.025     4.621    swervolf/rojo_module/sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.621    
                         arrival time                           6.280    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.756ns  (arrival time - required time)
  Source:                 tiffanisBot/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojo_module/sync_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.785ns  (logic 0.141ns (2.437%)  route 5.644ns (97.563%))
  Logic Levels:           0  
  Clock Path Skew:        3.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.227ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     0.558    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.636     0.638    tiffanisBot/BOTREGIF/clk_75
    SLICE_X26Y7          FDCE                                         r  tiffanisBot/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y7          FDCE (Prop_fdce_C_Q)         0.141     0.779 r  tiffanisBot/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=1, routed)           5.644     6.423    swervolf/rojo_module/ext_pad_i[8]
    SLICE_X32Y3          FDCE                                         r  swervolf/rojo_module/sync_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.912     4.227    swervolf/rojo_module/clk_core_BUFG
    SLICE_X32Y3          FDCE                                         r  swervolf/rojo_module/sync_reg[8]/C
                         clock pessimism              0.000     4.227    
                         clock uncertainty            0.368     4.595    
    SLICE_X32Y3          FDCE (Hold_fdce_C_D)         0.072     4.667    swervolf/rojo_module/sync_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.667    
                         arrival time                           6.423    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.765ns  (arrival time - required time)
  Source:                 tiffanisBot/BOTREGIF/LocY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojo_module/sync_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 0.141ns (2.433%)  route 5.653ns (97.567%))
  Logic Levels:           0  
  Clock Path Skew:        3.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.225ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     0.558    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.637     0.639    tiffanisBot/BOTREGIF/clk_75
    SLICE_X32Y0          FDCE                                         r  tiffanisBot/BOTREGIF/LocY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDCE (Prop_fdce_C_Q)         0.141     0.780 r  tiffanisBot/BOTREGIF/LocY_reg[0]/Q
                         net (fo=1, routed)           5.653     6.433    swervolf/rojo_module/ext_pad_i[16]
    SLICE_X36Y8          FDCE                                         r  swervolf/rojo_module/sync_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.910     4.225    swervolf/rojo_module/clk_core_BUFG
    SLICE_X36Y8          FDCE                                         r  swervolf/rojo_module/sync_reg[16]/C
                         clock pessimism              0.000     4.225    
                         clock uncertainty            0.368     4.593    
    SLICE_X36Y8          FDCE (Hold_fdce_C_D)         0.076     4.669    swervolf/rojo_module/sync_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.669    
                         arrival time                           6.433    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.802ns  (arrival time - required time)
  Source:                 tiffanisBot/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojo_module/sync_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 0.141ns (2.417%)  route 5.693ns (97.583%))
  Logic Levels:           0  
  Clock Path Skew:        3.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     0.558    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.636     0.638    tiffanisBot/BOTREGIF/clk_75
    SLICE_X29Y4          FDCE                                         r  tiffanisBot/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.141     0.779 r  tiffanisBot/BOTREGIF/LocX_reg[4]/Q
                         net (fo=1, routed)           5.693     6.472    swervolf/rojo_module/ext_pad_i[28]
    SLICE_X41Y1          FDCE                                         r  swervolf/rojo_module/sync_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.911     4.226    swervolf/rojo_module/clk_core_BUFG
    SLICE_X41Y1          FDCE                                         r  swervolf/rojo_module/sync_reg[28]/C
                         clock pessimism              0.000     4.226    
                         clock uncertainty            0.368     4.594    
    SLICE_X41Y1          FDCE (Hold_fdce_C_D)         0.076     4.670    swervolf/rojo_module/sync_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.670    
                         arrival time                           6.472    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.979ns  (arrival time - required time)
  Source:                 tiffanisBot/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojo_module/sync_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 0.141ns (2.345%)  route 5.872ns (97.655%))
  Logic Levels:           0  
  Clock Path Skew:        3.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.227ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     0.558    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.635     0.637    tiffanisBot/BOTREGIF/clk_75
    SLICE_X36Y4          FDCE                                         r  tiffanisBot/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDCE (Prop_fdce_C_Q)         0.141     0.778 r  tiffanisBot/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           5.872     6.650    swervolf/rojo_module/ext_pad_i[31]
    SLICE_X32Y5          FDCE                                         r  swervolf/rojo_module/sync_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.912     4.227    swervolf/rojo_module/clk_core_BUFG
    SLICE_X32Y5          FDCE                                         r  swervolf/rojo_module/sync_reg[31]/C
                         clock pessimism              0.000     4.227    
                         clock uncertainty            0.368     4.595    
    SLICE_X32Y5          FDCE (Hold_fdce_C_D)         0.076     4.671    swervolf/rojo_module/sync_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.671    
                         arrival time                           6.650    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.999ns  (arrival time - required time)
  Source:                 tiffanisBot/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojo_module/sync_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 0.141ns (2.338%)  route 5.891ns (97.662%))
  Logic Levels:           0  
  Clock Path Skew:        3.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.227ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     0.558    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.636     0.638    tiffanisBot/BOTREGIF/clk_75
    SLICE_X29Y4          FDCE                                         r  tiffanisBot/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDCE (Prop_fdce_C_Q)         0.141     0.779 r  tiffanisBot/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           5.891     6.670    swervolf/rojo_module/ext_pad_i[11]
    SLICE_X33Y4          FDCE                                         r  swervolf/rojo_module/sync_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.912     4.227    swervolf/rojo_module/clk_core_BUFG
    SLICE_X33Y4          FDCE                                         r  swervolf/rojo_module/sync_reg[11]/C
                         clock pessimism              0.000     4.227    
                         clock uncertainty            0.368     4.595    
    SLICE_X33Y4          FDCE (Hold_fdce_C_D)         0.076     4.671    swervolf/rojo_module/sync_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.671    
                         arrival time                           6.670    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.244ns  (arrival time - required time)
  Source:                 tiffanisBot/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            swervolf/rojo_module/sync_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_75_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.128ns (2.057%)  route 6.095ns (97.943%))
  Logic Levels:           0  
  Clock Path Skew:        3.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.225ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.558     0.558    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.637     0.639    tiffanisBot/BOTREGIF/clk_75
    SLICE_X32Y0          FDCE                                         r  tiffanisBot/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDCE (Prop_fdce_C_Q)         0.128     0.767 r  tiffanisBot/BOTREGIF/LocX_reg[3]/Q
                         net (fo=1, routed)           6.095     6.862    swervolf/rojo_module/ext_pad_i[27]
    SLICE_X36Y8          FDCE                                         r  swervolf/rojo_module/sync_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.910     4.225    swervolf/rojo_module/clk_core_BUFG
    SLICE_X36Y8          FDCE                                         r  swervolf/rojo_module/sync_reg[27]/C
                         clock pessimism              0.000     4.225    
                         clock uncertainty            0.368     4.593    
    SLICE_X36Y8          FDCE (Hold_fdce_C_D)         0.025     4.618    swervolf/rojo_module/sync_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.618    
                         arrival time                           6.862    
  -------------------------------------------------------------------
                         slack                                  2.244    





---------------------------------------------------------------------------------------------------
From Clock:  soc_s7pll0_clkout0
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        9.986ns  (logic 0.718ns (7.190%)  route 9.268ns (92.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.925ns = ( 29.925 - 20.000 ) 
    Source Clock Delay      (SCD):    6.500ns = ( 16.500 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    12.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.804    16.500    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X63Y0          FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDRE (Prop_fdre_C_Q)         0.419    16.919 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/Q
                         net (fo=1, routed)           9.268    26.186    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8]_0[4]
    SLICE_X63Y1          LUT4 (Prop_lut4_I1_O)        0.299    26.485 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[5]_i_1/O
                         net (fo=1, routed)           0.000    26.485    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[4]
    SLICE_X63Y1          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.677    29.925    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X63Y1          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism              0.235    30.160    
                         clock uncertainty           -0.173    29.987    
    SLICE_X63Y1          FDCE (Setup_fdce_C_D)        0.031    30.018    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         30.018    
                         arrival time                         -26.485    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][71]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        9.636ns  (logic 0.718ns (7.451%)  route 8.918ns (92.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.910ns = ( 29.910 - 20.000 ) 
    Source Clock Delay      (SCD):    6.485ns = ( 16.485 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    12.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.789    16.485    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X57Y16         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.419    16.904 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][71]/Q
                         net (fo=1, routed)           8.918    25.822    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][71]
    SLICE_X54Y16         LUT4 (Prop_lut4_I3_O)        0.299    26.121 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[71]_i_1__0/O
                         net (fo=1, routed)           0.000    26.121    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[68]
    SLICE_X54Y16         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.662    29.910    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X54Y16         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/C
                         clock pessimism              0.235    30.145    
                         clock uncertainty           -0.173    29.972    
    SLICE_X54Y16         FDCE (Setup_fdce_C_D)        0.081    30.053    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]
  -------------------------------------------------------------------
                         required time                         30.053    
                         arrival time                         -26.121    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][47]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        9.377ns  (logic 0.773ns (8.243%)  route 8.604ns (91.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.917ns = ( 29.917 - 20.000 ) 
    Source Clock Delay      (SCD):    6.491ns = ( 16.491 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    12.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.795    16.491    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X66Y17         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y17         FDRE (Prop_fdre_C_Q)         0.478    16.969 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][47]/Q
                         net (fo=1, routed)           8.604    25.573    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][47]
    SLICE_X64Y17         LUT4 (Prop_lut4_I3_O)        0.295    25.868 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[47]_i_1__0/O
                         net (fo=1, routed)           0.000    25.868    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[44]
    SLICE_X64Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.669    29.917    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X64Y17         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/C
                         clock pessimism              0.235    30.152    
                         clock uncertainty           -0.173    29.979    
    SLICE_X64Y17         FDCE (Setup_fdce_C_D)        0.029    30.008    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         30.008    
                         arrival time                         -25.868    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        9.086ns  (logic 0.773ns (8.508%)  route 8.313ns (91.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.911ns = ( 29.911 - 20.000 ) 
    Source Clock Delay      (SCD):    6.482ns = ( 16.482 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    12.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.786    16.482    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X70Y23         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y23         FDRE (Prop_fdre_C_Q)         0.478    16.960 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][66]/Q
                         net (fo=1, routed)           8.313    25.272    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][66]
    SLICE_X68Y22         LUT4 (Prop_lut4_I3_O)        0.295    25.567 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[66]_i_1__0/O
                         net (fo=1, routed)           0.000    25.567    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[63]
    SLICE_X68Y22         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.663    29.911    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y22         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]/C
                         clock pessimism              0.235    30.146    
                         clock uncertainty           -0.173    29.973    
    SLICE_X68Y22         FDCE (Setup_fdce_C_D)        0.032    30.005    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[66]
  -------------------------------------------------------------------
                         required time                         30.005    
                         arrival time                         -25.567    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.792ns  (logic 0.642ns (7.302%)  route 8.150ns (92.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.914ns = ( 29.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.480ns = ( 16.480 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    12.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.784    16.480    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X66Y25         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y25         FDRE (Prop_fdre_C_Q)         0.518    16.998 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][26]/Q
                         net (fo=1, routed)           8.150    25.148    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][26]
    SLICE_X66Y19         LUT4 (Prop_lut4_I3_O)        0.124    25.272 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[26]_i_1__0/O
                         net (fo=1, routed)           0.000    25.272    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[23]
    SLICE_X66Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.666    29.914    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X66Y19         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/C
                         clock pessimism              0.235    30.149    
                         clock uncertainty           -0.173    29.976    
    SLICE_X66Y19         FDCE (Setup_fdce_C_D)        0.081    30.057    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         30.057    
                         arrival time                         -25.272    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][59]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.696ns  (logic 0.580ns (6.669%)  route 8.116ns (93.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.901ns = ( 29.901 - 20.000 ) 
    Source Clock Delay      (SCD):    6.473ns = ( 16.473 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    12.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.777    16.473    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X57Y25         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.456    16.929 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][59]/Q
                         net (fo=1, routed)           8.116    25.045    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][59]
    SLICE_X56Y25         LUT4 (Prop_lut4_I3_O)        0.124    25.169 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[59]_i_1__0/O
                         net (fo=1, routed)           0.000    25.169    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[56]
    SLICE_X56Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.653    29.901    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X56Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/C
                         clock pessimism              0.235    30.136    
                         clock uncertainty           -0.173    29.963    
    SLICE_X56Y25         FDCE (Setup_fdce_C_D)        0.081    30.044    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                         -25.169    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][35]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.254ns  (logic 0.642ns (7.778%)  route 7.612ns (92.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.913ns = ( 29.913 - 20.000 ) 
    Source Clock Delay      (SCD):    6.482ns = ( 16.482 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    12.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.786    16.482    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X62Y22         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.518    17.000 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][35]/Q
                         net (fo=1, routed)           7.612    24.611    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][35]
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.124    24.735 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[35]_i_1__0/O
                         net (fo=1, routed)           0.000    24.735    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[32]
    SLICE_X62Y20         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.665    29.913    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X62Y20         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]/C
                         clock pessimism              0.235    30.148    
                         clock uncertainty           -0.173    29.975    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)        0.079    30.054    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[35]
  -------------------------------------------------------------------
                         required time                         30.054    
                         arrival time                         -24.735    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        8.154ns  (logic 0.718ns (8.806%)  route 7.436ns (91.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.907ns = ( 29.907 - 20.000 ) 
    Source Clock Delay      (SCD):    6.481ns = ( 16.481 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    12.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.785    16.481    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X63Y23         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.419    16.900 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][9]/Q
                         net (fo=1, routed)           7.436    24.335    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][9]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.299    24.634 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000    24.634    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[6]
    SLICE_X63Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.659    29.907    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X63Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]/C
                         clock pessimism              0.235    30.142    
                         clock uncertainty           -0.173    29.969    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.029    29.998    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         29.998    
                         arrival time                         -24.634    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/rptr_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.846ns  (logic 0.419ns (5.341%)  route 7.427ns (94.659%))
  Logic Levels:           0  
  Clock Path Skew:        3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.919ns = ( 29.919 - 20.000 ) 
    Source Clock Delay      (SCD):    6.486ns = ( 16.486 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    12.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.790    16.486    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/user_clk
    SLICE_X61Y18         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/rptr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.419    16.905 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/rptr_q_reg[1]/Q
                         net (fo=40, routed)          7.427    24.331    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[1].i_sync/reg_q_reg[0]_0[0]
    SLICE_X60Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.671    29.919    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[1].i_sync/clk_core_BUFG
    SLICE_X60Y11         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.235    30.154    
                         clock uncertainty           -0.173    29.981    
    SLICE_X60Y11         FDCE (Setup_fdce_C_D)       -0.238    29.743    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         29.743    
                         arrival time                         -24.331    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][16]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - soc_s7pll0_clkout0 rise@10.000ns)
  Data Path Delay:        7.687ns  (logic 0.580ns (7.545%)  route 7.107ns (92.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.905ns = ( 29.905 - 20.000 ) 
    Source Clock Delay      (SCD):    6.479ns = ( 16.479 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    12.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    14.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.783    16.479    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X59Y23         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.456    16.935 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][16]/Q
                         net (fo=1, routed)           7.107    24.042    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][16]
    SLICE_X59Y25         LUT4 (Prop_lut4_I3_O)        0.124    24.166 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[16]_i_1__0/O
                         net (fo=1, routed)           0.000    24.166    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[13]
    SLICE_X59Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.657    29.905    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X59Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]/C
                         clock pessimism              0.235    30.140    
                         clock uncertainty           -0.173    29.967    
    SLICE_X59Y25         FDCE (Setup_fdce_C_D)        0.029    29.996    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[16]
  -------------------------------------------------------------------
                         required time                         29.996    
                         arrival time                         -24.166    
  -------------------------------------------------------------------
                         slack                                  5.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 0.467ns (10.050%)  route 4.180ns (89.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.520ns
    Source Clock Delay      (SCD):    6.135ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     2.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.675     6.135    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X64Y1          FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          FDRE (Prop_fdre_C_Q)         0.367     6.502 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[1].data_q_reg[1][1]/Q
                         net (fo=1, routed)           4.180    10.682    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8][0]
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.100    10.782 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[1]_i_1/O
                         net (fo=1, routed)           0.000    10.782    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[0]
    SLICE_X63Y1          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.806    10.520    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X63Y1          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/C
                         clock pessimism             -0.235    10.285    
                         clock uncertainty            0.173    10.458    
    SLICE_X63Y1          FDCE (Hold_fdce_C_D)         0.269    10.727    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.727    
                         arrival time                          10.782    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.518ns (11.011%)  route 4.186ns (88.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.493ns
    Source Clock Delay      (SCD):    6.112ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     2.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.652     6.112    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X56Y23         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.418     6.530 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][25]/Q
                         net (fo=1, routed)           4.186    10.717    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][25]
    SLICE_X56Y25         LUT4 (Prop_lut4_I0_O)        0.100    10.817 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[25]_i_1__0/O
                         net (fo=1, routed)           0.000    10.817    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[22]
    SLICE_X56Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.779    10.493    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X56Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]/C
                         clock pessimism             -0.235    10.258    
                         clock uncertainty            0.173    10.431    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.330    10.761    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[25]
  -------------------------------------------------------------------
                         required time                        -10.761    
                         arrival time                          10.817    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][73]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 0.577ns (12.248%)  route 4.134ns (87.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.504ns
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     2.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.660     6.120    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X57Y16         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.337     6.457 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][73]/Q
                         net (fo=1, routed)           4.134    10.591    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][73]
    SLICE_X54Y16         LUT4 (Prop_lut4_I3_O)        0.240    10.831 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[73]_i_1__0/O
                         net (fo=1, routed)           0.000    10.831    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[70]
    SLICE_X54Y16         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.790    10.504    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X54Y16         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]/C
                         clock pessimism             -0.235    10.269    
                         clock uncertainty            0.173    10.442    
    SLICE_X54Y16         FDCE (Hold_fdce_C_D)         0.331    10.773    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]
  -------------------------------------------------------------------
                         required time                        -10.773    
                         arrival time                          10.831    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][59]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 0.518ns (10.994%)  route 4.194ns (89.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.493ns
    Source Clock Delay      (SCD):    6.112ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     2.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.652     6.112    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X56Y23         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.418     6.530 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][59]/Q
                         net (fo=1, routed)           4.194    10.724    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][59]
    SLICE_X56Y25         LUT4 (Prop_lut4_I0_O)        0.100    10.824 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[59]_i_1__0/O
                         net (fo=1, routed)           0.000    10.824    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[56]
    SLICE_X56Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.779    10.493    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X56Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/C
                         clock pessimism             -0.235    10.258    
                         clock uncertainty            0.173    10.431    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.333    10.764    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                        -10.764    
                         arrival time                          10.824    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][36]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.186ns (7.873%)  route 2.176ns (92.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.216ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.626     1.929    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X68Y17         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y17         FDRE (Prop_fdre_C_Q)         0.141     2.070 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][36]/Q
                         net (fo=1, routed)           2.176     4.246    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][36]
    SLICE_X66Y18         LUT4 (Prop_lut4_I3_O)        0.045     4.291 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[36]_i_1__0/O
                         net (fo=1, routed)           0.000     4.291    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[33]
    SLICE_X66Y18         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.901     4.216    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X66Y18         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism             -0.283     3.932    
                         clock uncertainty            0.173     4.105    
    SLICE_X66Y18         FDCE (Hold_fdce_C_D)         0.120     4.225    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -4.225    
                         arrival time                           4.291    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.209ns (8.953%)  route 2.125ns (91.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.216ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.626     1.929    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X66Y17         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y17         FDRE (Prop_fdre_C_Q)         0.164     2.093 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][24]/Q
                         net (fo=1, routed)           2.125     4.218    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][24]
    SLICE_X64Y18         LUT4 (Prop_lut4_I3_O)        0.045     4.263 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[24]_i_1__0/O
                         net (fo=1, routed)           0.000     4.263    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[21]
    SLICE_X64Y18         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.901     4.216    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X64Y18         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]/C
                         clock pessimism             -0.283     3.932    
                         clock uncertainty            0.173     4.105    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.091     4.196    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.196    
                         arrival time                           4.263    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ddr2/init_error_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            swervolf/syscon/o_wb_rdt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.518ns (11.104%)  route 4.147ns (88.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.513ns
    Source Clock Delay      (SCD):    6.124ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     2.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.664     6.124    ddr2/user_clk
    SLICE_X46Y29         FDRE                                         r  ddr2/init_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDRE (Prop_fdre_C_Q)         0.418     6.542 r  ddr2/init_error_reg/Q
                         net (fo=1, routed)           4.147    10.689    swervolf/axi2wb/init_error
    SLICE_X35Y28         LUT6 (Prop_lut6_I4_O)        0.100    10.789 r  swervolf/axi2wb/o_wb_rdt[17]_i_1/O
                         net (fo=1, routed)           0.000    10.789    swervolf/syscon/o_wb_rdt_reg[31]_2[17]
    SLICE_X35Y28         FDRE                                         r  swervolf/syscon/o_wb_rdt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.799    10.513    swervolf/syscon/clk_core_BUFG
    SLICE_X35Y28         FDRE                                         r  swervolf/syscon/o_wb_rdt_reg[17]/C
                         clock pessimism             -0.235    10.278    
                         clock uncertainty            0.173    10.451    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.270    10.721    swervolf/syscon/o_wb_rdt_reg[17]
  -------------------------------------------------------------------
                         required time                        -10.721    
                         arrival time                          10.789    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][32]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 0.518ns (10.956%)  route 4.210ns (89.044%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.506ns
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241     2.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634     4.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.659     6.119    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X62Y22         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.418     6.537 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][32]/Q
                         net (fo=1, routed)           4.210    10.747    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][32]
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.100    10.847 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[32]_i_1__0/O
                         net (fo=1, routed)           0.000    10.847    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[29]
    SLICE_X62Y20         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.792    10.506    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X62Y20         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/C
                         clock pessimism             -0.235    10.271    
                         clock uncertainty            0.173    10.444    
    SLICE_X62Y20         FDCE (Hold_fdce_C_D)         0.333    10.777    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                        -10.777    
                         arrival time                          10.847    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.186ns (7.946%)  route 2.155ns (92.054%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.622     1.925    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X68Y21         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y21         FDRE (Prop_fdre_C_Q)         0.141     2.066 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][19]/Q
                         net (fo=1, routed)           2.155     4.221    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][19]
    SLICE_X68Y20         LUT4 (Prop_lut4_I0_O)        0.045     4.266 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[19]_i_1__0/O
                         net (fo=1, routed)           0.000     4.266    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/D[16]
    SLICE_X68Y20         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.899     4.214    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X68Y20         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/C
                         clock pessimism             -0.283     3.930    
                         clock uncertainty            0.173     4.103    
    SLICE_X68Y20         FDCE (Hold_fdce_C_D)         0.091     4.194    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.194    
                         arrival time                           4.266    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.186ns (7.934%)  route 2.158ns (92.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.633     1.936    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X63Y0          FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y0          FDRE (Prop_fdre_C_Q)         0.141     2.077 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][4]/Q
                         net (fo=1, routed)           2.158     4.235    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8]_0[3]
    SLICE_X64Y0          LUT4 (Prop_lut4_I1_O)        0.045     4.280 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[4]_i_1/O
                         net (fo=1, routed)           0.000     4.280    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[3]
    SLICE_X64Y0          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.911     4.226    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X64Y0          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]/C
                         clock pessimism             -0.283     3.942    
                         clock uncertainty            0.173     4.115    
    SLICE_X64Y0          FDCE (Hold_fdce_C_D)         0.092     4.207    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.207    
                         arrival time                           4.280    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       14.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.071ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        12.054ns  (logic 0.456ns (3.783%)  route 11.598ns (96.217%))
  Logic Levels:           0  
  Clock Path Skew:        6.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.921ns = ( 29.921 - 20.000 ) 
    Source Clock Delay      (SCD):    3.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.800     3.588    tap/dtmcs_tck
    SLICE_X36Y31         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.456     4.044 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          11.598    15.642    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X40Y31         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.673    29.921    tap/clk_core_BUFG
    SLICE_X40Y31         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    29.921    
                         clock uncertainty           -0.140    29.781    
    SLICE_X40Y31         FDCE (Setup_fdce_C_D)       -0.067    29.714    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         29.714    
                         arrival time                         -15.642    
  -------------------------------------------------------------------
                         slack                                 14.071    

Slack (MET) :             15.497ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        10.450ns  (logic 0.419ns (4.010%)  route 10.031ns (95.990%))
  Logic Levels:           0  
  Clock Path Skew:        6.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.916ns = ( 29.916 - 20.000 ) 
    Source Clock Delay      (SCD):    3.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.800     3.588    tap/dtmcs_tck
    SLICE_X36Y31         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.419     4.007 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          10.031    14.038    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X49Y31         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.668    29.916    tap/clk_core_BUFG
    SLICE_X49Y31         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    29.916    
                         clock uncertainty           -0.140    29.776    
    SLICE_X49Y31         FDCE (Setup_fdce_C_D)       -0.240    29.536    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         29.536    
                         arrival time                         -14.038    
  -------------------------------------------------------------------
                         slack                                 15.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.400ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 0.337ns (3.792%)  route 8.551ns (96.208%))
  Logic Levels:           0  
  Clock Path Skew:        7.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.510ns
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.672     3.214    tap/dtmcs_tck
    SLICE_X36Y31         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.337     3.551 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)           8.551    12.102    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X49Y31         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.796    10.510    tap/clk_core_BUFG
    SLICE_X49Y31         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty            0.140    10.650    
    SLICE_X49Y31         FDCE (Hold_fdce_C_D)         0.052    10.702    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.702    
                         arrival time                          12.102    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.833ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.141ns (2.846%)  route 4.814ns (97.154%))
  Logic Levels:           0  
  Clock Path Skew:        2.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.216ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.628     1.303    tap/dtmcs_tck
    SLICE_X36Y31         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141     1.444 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           4.814     6.258    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X40Y31         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.901     4.216    tap/clk_core_BUFG
    SLICE_X40Y31         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     4.216    
                         clock uncertainty            0.140     4.355    
    SLICE_X40Y31         FDCE (Hold_fdce_C_D)         0.070     4.425    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.425    
                         arrival time                           6.258    
  -------------------------------------------------------------------
                         slack                                  1.833    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       10.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.570ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        2.012ns  (logic 0.642ns (31.910%)  route 1.370ns (68.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 103.207 - 100.000 ) 
    Source Clock Delay      (SCD):    10.516ns = ( 90.516 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    82.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    86.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    88.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    88.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.802    90.516    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X50Y38         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.518    91.034 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/Q
                         net (fo=1, routed)           1.370    92.404    tap/dmi_reg_rdata[12]
    SLICE_X45Y28         LUT3 (Prop_lut3_I0_O)        0.124    92.528 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000    92.528    tap/dtmcs[14]_i_1_n_0
    SLICE_X45Y28         FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.665   103.207    tap/dtmcs_tck
    SLICE_X45Y28         FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.000   103.207    
                         clock uncertainty           -0.140   103.067    
    SLICE_X45Y28         FDRE (Setup_fdre_C_D)        0.031   103.098    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                        103.098    
                         arrival time                         -92.528    
  -------------------------------------------------------------------
                         slack                                 10.570    

Slack (MET) :             11.009ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.638ns  (logic 0.580ns (35.416%)  route 1.058ns (64.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 103.203 - 100.000 ) 
    Source Clock Delay      (SCD):    10.495ns = ( 90.495 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    82.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    86.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    88.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    88.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.781    90.495    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X52Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.456    90.951 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[30]/Q
                         net (fo=1, routed)           1.058    92.009    tap/dmi_reg_rdata[30]
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.124    92.133 r  tap/dtmcs[32]_i_1/O
                         net (fo=1, routed)           0.000    92.133    tap/dtmcs[32]_i_1_n_0
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.661   103.203    tap/dtmcs_tck
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_reg[32]/C
                         clock pessimism              0.000   103.203    
                         clock uncertainty           -0.140   103.063    
    SLICE_X46Y27         FDRE (Setup_fdre_C_D)        0.079   103.142    tap/dtmcs_reg[32]
  -------------------------------------------------------------------
                         required time                        103.142    
                         arrival time                         -92.133    
  -------------------------------------------------------------------
                         slack                                 11.009    

Slack (MET) :             11.020ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.619ns  (logic 0.670ns (41.385%)  route 0.949ns (58.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 103.205 - 100.000 ) 
    Source Clock Delay      (SCD):    10.501ns = ( 90.501 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    82.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    86.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    88.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    88.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.787    90.501    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X50Y26         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDCE (Prop_fdce_C_Q)         0.518    91.019 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/Q
                         net (fo=1, routed)           0.949    91.968    tap/dmi_reg_rdata[26]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.152    92.120 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000    92.120    tap/dtmcs[28]_i_1_n_0
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663   103.205    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.000   103.205    
                         clock uncertainty           -0.140   103.065    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.075   103.140    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                        103.140    
                         arrival time                         -92.120    
  -------------------------------------------------------------------
                         slack                                 11.020    

Slack (MET) :             11.066ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.564ns  (logic 0.608ns (38.873%)  route 0.956ns (61.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 103.207 - 100.000 ) 
    Source Clock Delay      (SCD):    10.512ns = ( 90.512 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    82.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    86.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    88.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    88.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.798    90.512    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X45Y30         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.456    90.968 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/Q
                         net (fo=1, routed)           0.956    91.924    tap/dmi_reg_rdata[10]
    SLICE_X45Y28         LUT3 (Prop_lut3_I0_O)        0.152    92.076 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000    92.076    tap/dtmcs[12]_i_1_n_0
    SLICE_X45Y28         FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.665   103.207    tap/dtmcs_tck
    SLICE_X45Y28         FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.000   103.207    
                         clock uncertainty           -0.140   103.067    
    SLICE_X45Y28         FDRE (Setup_fdre_C_D)        0.075   103.142    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                        103.142    
                         arrival time                         -92.076    
  -------------------------------------------------------------------
                         slack                                 11.066    

Slack (MET) :             11.073ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.572ns  (logic 0.609ns (38.740%)  route 0.963ns (61.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 103.205 - 100.000 ) 
    Source Clock Delay      (SCD):    10.495ns = ( 90.495 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    82.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    86.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    88.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    88.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.781    90.495    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X52Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.456    90.951 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/Q
                         net (fo=1, routed)           0.963    91.914    tap/dmi_reg_rdata[24]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.153    92.067 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000    92.067    tap/dtmcs[26]_i_1_n_0
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663   103.205    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.000   103.205    
                         clock uncertainty           -0.140   103.065    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.075   103.140    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                        103.140    
                         arrival time                         -92.067    
  -------------------------------------------------------------------
                         slack                                 11.073    

Slack (MET) :             11.147ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.531ns  (logic 0.606ns (39.580%)  route 0.925ns (60.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 103.203 - 100.000 ) 
    Source Clock Delay      (SCD):    10.503ns = ( 90.503 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    82.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    86.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    88.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    88.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.789    90.503    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X48Y26         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.456    90.959 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[14]/Q
                         net (fo=1, routed)           0.925    91.884    tap/dmi_reg_rdata[14]
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.150    92.034 r  tap/dtmcs[16]_i_1/O
                         net (fo=1, routed)           0.000    92.034    tap/dtmcs[16]_i_1_n_0
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.661   103.203    tap/dtmcs_tck
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_reg[16]/C
                         clock pessimism              0.000   103.203    
                         clock uncertainty           -0.140   103.063    
    SLICE_X46Y27         FDRE (Setup_fdre_C_D)        0.118   103.181    tap/dtmcs_reg[16]
  -------------------------------------------------------------------
                         required time                        103.181    
                         arrival time                         -92.034    
  -------------------------------------------------------------------
                         slack                                 11.147    

Slack (MET) :             11.153ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.440ns  (logic 0.642ns (44.574%)  route 0.798ns (55.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 103.205 - 100.000 ) 
    Source Clock Delay      (SCD):    10.501ns = ( 90.501 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    82.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    86.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    88.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    88.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.787    90.501    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X50Y26         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDCE (Prop_fdce_C_Q)         0.518    91.019 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/Q
                         net (fo=1, routed)           0.798    91.818    tap/dmi_reg_rdata[20]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124    91.942 r  tap/dtmcs[22]_i_1/O
                         net (fo=1, routed)           0.000    91.942    tap/dtmcs[22]_i_1_n_0
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663   103.205    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[22]/C
                         clock pessimism              0.000   103.205    
                         clock uncertainty           -0.140   103.065    
    SLICE_X49Y28         FDRE (Setup_fdre_C_D)        0.029   103.094    tap/dtmcs_reg[22]
  -------------------------------------------------------------------
                         required time                        103.094    
                         arrival time                         -91.942    
  -------------------------------------------------------------------
                         slack                                 11.153    

Slack (MET) :             11.177ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.455ns  (logic 0.606ns (41.644%)  route 0.849ns (58.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 103.207 - 100.000 ) 
    Source Clock Delay      (SCD):    10.510ns = ( 90.510 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    82.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    86.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    88.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    88.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.796    90.510    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X44Y28         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.456    90.966 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[6]/Q
                         net (fo=1, routed)           0.849    91.816    tap/dmi_reg_rdata[6]
    SLICE_X45Y28         LUT3 (Prop_lut3_I0_O)        0.150    91.966 r  tap/dtmcs[8]_i_1/O
                         net (fo=1, routed)           0.000    91.966    tap/dtmcs[8]_i_1_n_0
    SLICE_X45Y28         FDRE                                         r  tap/dtmcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.665   103.207    tap/dtmcs_tck
    SLICE_X45Y28         FDRE                                         r  tap/dtmcs_reg[8]/C
                         clock pessimism              0.000   103.207    
                         clock uncertainty           -0.140   103.067    
    SLICE_X45Y28         FDRE (Setup_fdre_C_D)        0.075   103.142    tap/dtmcs_reg[8]
  -------------------------------------------------------------------
                         required time                        103.142    
                         arrival time                         -91.965    
  -------------------------------------------------------------------
                         slack                                 11.177    

Slack (MET) :             11.196ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.438ns  (logic 0.608ns (42.273%)  route 0.830ns (57.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 103.207 - 100.000 ) 
    Source Clock Delay      (SCD):    10.508ns = ( 90.508 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    82.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    86.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    88.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    88.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.794    90.508    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X47Y29         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDCE (Prop_fdce_C_Q)         0.456    90.964 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/Q
                         net (fo=1, routed)           0.830    91.795    tap/dmi_reg_rdata[0]
    SLICE_X45Y28         LUT3 (Prop_lut3_I0_O)        0.152    91.947 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000    91.947    tap/dtmcs[2]_i_1_n_0
    SLICE_X45Y28         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.665   103.207    tap/dtmcs_tck
    SLICE_X45Y28         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.000   103.207    
                         clock uncertainty           -0.140   103.067    
    SLICE_X45Y28         FDRE (Setup_fdre_C_D)        0.075   103.142    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        103.142    
                         arrival time                         -91.947    
  -------------------------------------------------------------------
                         slack                                 11.196    

Slack (MET) :             11.203ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.389ns  (logic 0.580ns (41.749%)  route 0.809ns (58.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 103.205 - 100.000 ) 
    Source Clock Delay      (SCD):    10.504ns = ( 90.504 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    82.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    82.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    84.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    84.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    86.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    86.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    88.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    88.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.790    90.504    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X48Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.456    90.960 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[17]/Q
                         net (fo=1, routed)           0.809    91.770    tap/dmi_reg_rdata[17]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.124    91.894 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000    91.894    tap/dtmcs[19]_i_1_n_0
    SLICE_X47Y28         FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.663   103.205    tap/dtmcs_tck
    SLICE_X47Y28         FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.000   103.205    
                         clock uncertainty           -0.140   103.065    
    SLICE_X47Y28         FDRE (Setup_fdre_C_D)        0.031   103.096    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                        103.096    
                         arrival time                         -91.894    
  -------------------------------------------------------------------
                         slack                                 11.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.691ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.190ns (59.748%)  route 0.128ns (40.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.622     3.320    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X48Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.141     3.461 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[31]/Q
                         net (fo=1, routed)           0.128     3.589    tap/dmi_reg_rdata[31]
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.049     3.638 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     3.638    tap/dtmcs[33]_i_2_n_0
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.892     1.676    tap/dtmcs_tck
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.000     1.676    
                         clock uncertainty            0.140     1.816    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.131     1.947    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           3.638    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.718ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.190ns (55.435%)  route 0.153ns (44.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.624     3.322    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X44Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDCE (Prop_fdce_C_Q)         0.141     3.463 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/Q
                         net (fo=1, routed)           0.153     3.615    tap/dmi_reg_rdata[29]
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.049     3.664 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     3.664    tap/dtmcs[31]_i_1_n_0
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.892     1.676    tap/dtmcs_tck
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.000     1.676    
                         clock uncertainty            0.140     1.816    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.131     1.947    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.742ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.464%)  route 0.143ns (43.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.626     3.324    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X45Y30         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.141     3.465 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.143     3.608    tap/dmi_reg_rdata[11]
    SLICE_X45Y28         LUT3 (Prop_lut3_I0_O)        0.045     3.653 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     3.653    tap/dtmcs[13]_i_1_n_0
    SLICE_X45Y28         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.895     1.679    tap/dtmcs_tck
    SLICE_X45Y28         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000     1.679    
                         clock uncertainty            0.140     1.819    
    SLICE_X45Y28         FDRE (Hold_fdre_C_D)         0.092     1.911    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           3.653    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.766ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.188ns (48.024%)  route 0.203ns (51.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.624     3.322    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X44Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDCE (Prop_fdce_C_Q)         0.141     3.463 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/Q
                         net (fo=1, routed)           0.203     3.666    tap/dmi_reg_rdata[27]
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.047     3.713 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000     3.713    tap/dtmcs[29]_i_1_n_0
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.892     1.676    tap/dtmcs_tck
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.000     1.676    
                         clock uncertainty            0.140     1.816    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.131     1.947    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.097%)  route 0.201ns (51.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.624     3.322    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X44Y27         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDCE (Prop_fdce_C_Q)         0.141     3.463 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[28]/Q
                         net (fo=1, routed)           0.201     3.663    tap/dmi_reg_rdata[28]
    SLICE_X46Y27         LUT3 (Prop_lut3_I0_O)        0.045     3.708 r  tap/dtmcs[30]_i_1/O
                         net (fo=1, routed)           0.000     3.708    tap/dtmcs[30]_i_1_n_0
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.892     1.676    tap/dtmcs_tck
    SLICE_X46Y27         FDRE                                         r  tap/dtmcs_reg[30]/C
                         clock pessimism              0.000     1.676    
                         clock uncertainty            0.140     1.816    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.121     1.937    tap/dtmcs_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.784ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.189ns (45.662%)  route 0.225ns (54.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.626     3.324    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X41Y30         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141     3.465 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/Q
                         net (fo=1, routed)           0.225     3.689    tap/dmi_reg_rdata[7]
    SLICE_X34Y30         LUT3 (Prop_lut3_I0_O)        0.048     3.737 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000     3.737    tap/dtmcs[9]_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.899     1.683    tap/dtmcs_tck
    SLICE_X34Y30         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000     1.683    
                         clock uncertainty            0.140     1.823    
    SLICE_X34Y30         FDRE (Hold_fdre_C_D)         0.131     1.954    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           3.737    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.792ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.925%)  route 0.194ns (51.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    3.321ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.623     3.321    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X47Y29         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDCE (Prop_fdce_C_Q)         0.141     3.462 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/Q
                         net (fo=1, routed)           0.194     3.656    tap/dmi_reg_rdata[3]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.045     3.701 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     3.701    tap/dtmcs[5]_i_1_n_0
    SLICE_X47Y28         FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.893     1.677    tap/dtmcs_tck
    SLICE_X47Y28         FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.000     1.677    
                         clock uncertainty            0.140     1.817    
    SLICE_X47Y28         FDRE (Hold_fdre_C_D)         0.092     1.909    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           3.701    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.793ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.184ns (46.444%)  route 0.212ns (53.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    3.321ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.623     3.321    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X47Y29         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDCE (Prop_fdce_C_Q)         0.141     3.462 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/Q
                         net (fo=1, routed)           0.212     3.674    tap/dmi_reg_rdata[1]
    SLICE_X47Y28         LUT3 (Prop_lut3_I0_O)        0.043     3.717 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000     3.717    tap/dtmcs[3]_i_1_n_0
    SLICE_X47Y28         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.893     1.677    tap/dtmcs_tck
    SLICE_X47Y28         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000     1.677    
                         clock uncertainty            0.140     1.817    
    SLICE_X47Y28         FDRE (Hold_fdre_C_D)         0.107     1.924    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           3.717    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.818ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (50.937%)  route 0.201ns (49.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.619     3.317    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X50Y26         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDCE (Prop_fdce_C_Q)         0.164     3.481 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[22]/Q
                         net (fo=1, routed)           0.201     3.682    tap/dmi_reg_rdata[22]
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.045     3.727 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     3.727    tap/dtmcs[24]_i_1_n_0
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.893     1.677    tap/dtmcs_tck
    SLICE_X49Y28         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.000     1.677    
                         clock uncertainty            0.140     1.817    
    SLICE_X49Y28         FDRE (Hold_fdre_C_D)         0.092     1.909    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           3.727    
  -------------------------------------------------------------------
                         slack                                  1.818    

Slack (MET) :             1.824ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.071%)  route 0.227ns (54.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.624     3.322    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X44Y28         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDCE (Prop_fdce_C_Q)         0.141     3.463 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/Q
                         net (fo=1, routed)           0.227     3.689    tap/dmi_reg_rdata[5]
    SLICE_X45Y28         LUT3 (Prop_lut3_I0_O)        0.045     3.734 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000     3.734    tap/dtmcs[7]_i_1_n_0
    SLICE_X45Y28         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.895     1.679    tap/dtmcs_tck
    SLICE_X45Y28         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.000     1.679    
                         clock uncertainty            0.140     1.819    
    SLICE_X45Y28         FDRE (Hold_fdre_C_D)         0.092     1.911    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  1.824    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_75_clk_wiz_0

Setup :           79  Failing Endpoints,  Worst Slack       -4.289ns,  Total Violation     -323.327ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.289ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/MapX_reg[4]/CLR
                            (recovery check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.338ns  (logic 0.456ns (34.090%)  route 0.882ns (65.910%))
  Logic Levels:           0  
  Clock Path Skew:        -8.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 28.352 - 26.667 ) 
    Source Clock Delay      (SCD):    10.530ns = ( 30.530 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    22.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    26.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    28.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    28.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.816    30.530    clk_gen/clk_core_BUFG
    SLICE_X33Y0          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.456    30.986 f  clk_gen/o_rst_core_reg/Q
                         net (fo=40, routed)          0.882    31.868    tiffanisBot/BOTREGIF/rst_core
    SLICE_X35Y3          FDCE                                         f  tiffanisBot/BOTREGIF/MapX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.667 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    28.183    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    24.949 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.579    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    26.670 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.682    28.352    tiffanisBot/BOTREGIF/clk_75
    SLICE_X35Y3          FDCE                                         r  tiffanisBot/BOTREGIF/MapX_reg[4]/C
                         clock pessimism              0.000    28.352    
                         clock uncertainty           -0.368    27.984    
    SLICE_X35Y3          FDCE (Recov_fdce_C_CLR)     -0.405    27.579    tiffanisBot/BOTREGIF/MapX_reg[4]
  -------------------------------------------------------------------
                         required time                         27.579    
                         arrival time                         -31.868    
  -------------------------------------------------------------------
                         slack                                 -4.289    

Slack (VIOLATED) :        -4.242ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/BotInfo_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.292ns  (logic 0.456ns (35.301%)  route 0.836ns (64.699%))
  Logic Levels:           0  
  Clock Path Skew:        -8.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 28.353 - 26.667 ) 
    Source Clock Delay      (SCD):    10.530ns = ( 30.530 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    22.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    26.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    28.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    28.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.816    30.530    clk_gen/clk_core_BUFG
    SLICE_X33Y0          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.456    30.986 f  clk_gen/o_rst_core_reg/Q
                         net (fo=40, routed)          0.836    31.822    tiffanisBot/BOTREGIF/rst_core
    SLICE_X37Y2          FDCE                                         f  tiffanisBot/BOTREGIF/BotInfo_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.667 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    28.183    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    24.949 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.579    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    26.670 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.683    28.353    tiffanisBot/BOTREGIF/clk_75
    SLICE_X37Y2          FDCE                                         r  tiffanisBot/BOTREGIF/BotInfo_int_reg[0]/C
                         clock pessimism              0.000    28.353    
                         clock uncertainty           -0.368    27.985    
    SLICE_X37Y2          FDCE (Recov_fdce_C_CLR)     -0.405    27.580    tiffanisBot/BOTREGIF/BotInfo_int_reg[0]
  -------------------------------------------------------------------
                         required time                         27.580    
                         arrival time                         -31.822    
  -------------------------------------------------------------------
                         slack                                 -4.242    

Slack (VIOLATED) :        -4.230ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/BotInfo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.279ns  (logic 0.456ns (35.649%)  route 0.823ns (64.351%))
  Logic Levels:           0  
  Clock Path Skew:        -8.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 28.353 - 26.667 ) 
    Source Clock Delay      (SCD):    10.530ns = ( 30.530 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    22.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    26.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    28.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    28.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.816    30.530    clk_gen/clk_core_BUFG
    SLICE_X33Y0          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.456    30.986 f  clk_gen/o_rst_core_reg/Q
                         net (fo=40, routed)          0.823    31.809    tiffanisBot/BOTREGIF/rst_core
    SLICE_X31Y3          FDCE                                         f  tiffanisBot/BOTREGIF/BotInfo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.667 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    28.183    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    24.949 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.579    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    26.670 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.683    28.353    tiffanisBot/BOTREGIF/clk_75
    SLICE_X31Y3          FDCE                                         r  tiffanisBot/BOTREGIF/BotInfo_reg[1]/C
                         clock pessimism              0.000    28.353    
                         clock uncertainty           -0.368    27.985    
    SLICE_X31Y3          FDCE (Recov_fdce_C_CLR)     -0.405    27.580    tiffanisBot/BOTREGIF/BotInfo_reg[1]
  -------------------------------------------------------------------
                         required time                         27.580    
                         arrival time                         -31.809    
  -------------------------------------------------------------------
                         slack                                 -4.230    

Slack (VIOLATED) :        -4.230ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/BotInfo_reg[4]/CLR
                            (recovery check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.279ns  (logic 0.456ns (35.649%)  route 0.823ns (64.351%))
  Logic Levels:           0  
  Clock Path Skew:        -8.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 28.353 - 26.667 ) 
    Source Clock Delay      (SCD):    10.530ns = ( 30.530 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    22.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    26.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    28.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    28.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.816    30.530    clk_gen/clk_core_BUFG
    SLICE_X33Y0          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.456    30.986 f  clk_gen/o_rst_core_reg/Q
                         net (fo=40, routed)          0.823    31.809    tiffanisBot/BOTREGIF/rst_core
    SLICE_X31Y3          FDCE                                         f  tiffanisBot/BOTREGIF/BotInfo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.667 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    28.183    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    24.949 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.579    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    26.670 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.683    28.353    tiffanisBot/BOTREGIF/clk_75
    SLICE_X31Y3          FDCE                                         r  tiffanisBot/BOTREGIF/BotInfo_reg[4]/C
                         clock pessimism              0.000    28.353    
                         clock uncertainty           -0.368    27.985    
    SLICE_X31Y3          FDCE (Recov_fdce_C_CLR)     -0.405    27.580    tiffanisBot/BOTREGIF/BotInfo_reg[4]
  -------------------------------------------------------------------
                         required time                         27.580    
                         arrival time                         -31.809    
  -------------------------------------------------------------------
                         slack                                 -4.230    

Slack (VIOLATED) :        -4.230ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/BotInfo_reg[5]/CLR
                            (recovery check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.279ns  (logic 0.456ns (35.649%)  route 0.823ns (64.351%))
  Logic Levels:           0  
  Clock Path Skew:        -8.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 28.353 - 26.667 ) 
    Source Clock Delay      (SCD):    10.530ns = ( 30.530 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    22.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    26.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    28.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    28.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.816    30.530    clk_gen/clk_core_BUFG
    SLICE_X33Y0          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.456    30.986 f  clk_gen/o_rst_core_reg/Q
                         net (fo=40, routed)          0.823    31.809    tiffanisBot/BOTREGIF/rst_core
    SLICE_X31Y3          FDCE                                         f  tiffanisBot/BOTREGIF/BotInfo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.667 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    28.183    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    24.949 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.579    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    26.670 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.683    28.353    tiffanisBot/BOTREGIF/clk_75
    SLICE_X31Y3          FDCE                                         r  tiffanisBot/BOTREGIF/BotInfo_reg[5]/C
                         clock pessimism              0.000    28.353    
                         clock uncertainty           -0.368    27.985    
    SLICE_X31Y3          FDCE (Recov_fdce_C_CLR)     -0.405    27.580    tiffanisBot/BOTREGIF/BotInfo_reg[5]
  -------------------------------------------------------------------
                         required time                         27.580    
                         arrival time                         -31.809    
  -------------------------------------------------------------------
                         slack                                 -4.230    

Slack (VIOLATED) :        -4.230ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/LocY_reg[1]/CLR
                            (recovery check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.279ns  (logic 0.456ns (35.649%)  route 0.823ns (64.351%))
  Logic Levels:           0  
  Clock Path Skew:        -8.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 28.353 - 26.667 ) 
    Source Clock Delay      (SCD):    10.530ns = ( 30.530 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    22.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    26.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    28.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    28.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.816    30.530    clk_gen/clk_core_BUFG
    SLICE_X33Y0          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.456    30.986 f  clk_gen/o_rst_core_reg/Q
                         net (fo=40, routed)          0.823    31.809    tiffanisBot/BOTREGIF/rst_core
    SLICE_X31Y3          FDCE                                         f  tiffanisBot/BOTREGIF/LocY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.667 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    28.183    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    24.949 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.579    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    26.670 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.683    28.353    tiffanisBot/BOTREGIF/clk_75
    SLICE_X31Y3          FDCE                                         r  tiffanisBot/BOTREGIF/LocY_reg[1]/C
                         clock pessimism              0.000    28.353    
                         clock uncertainty           -0.368    27.985    
    SLICE_X31Y3          FDCE (Recov_fdce_C_CLR)     -0.405    27.580    tiffanisBot/BOTREGIF/LocY_reg[1]
  -------------------------------------------------------------------
                         required time                         27.580    
                         arrival time                         -31.809    
  -------------------------------------------------------------------
                         slack                                 -4.230    

Slack (VIOLATED) :        -4.230ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/LocY_reg[2]/CLR
                            (recovery check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.279ns  (logic 0.456ns (35.649%)  route 0.823ns (64.351%))
  Logic Levels:           0  
  Clock Path Skew:        -8.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 28.353 - 26.667 ) 
    Source Clock Delay      (SCD):    10.530ns = ( 30.530 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    22.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    26.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    28.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    28.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.816    30.530    clk_gen/clk_core_BUFG
    SLICE_X33Y0          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.456    30.986 f  clk_gen/o_rst_core_reg/Q
                         net (fo=40, routed)          0.823    31.809    tiffanisBot/BOTREGIF/rst_core
    SLICE_X31Y3          FDCE                                         f  tiffanisBot/BOTREGIF/LocY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.667 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    28.183    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    24.949 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.579    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    26.670 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.683    28.353    tiffanisBot/BOTREGIF/clk_75
    SLICE_X31Y3          FDCE                                         r  tiffanisBot/BOTREGIF/LocY_reg[2]/C
                         clock pessimism              0.000    28.353    
                         clock uncertainty           -0.368    27.985    
    SLICE_X31Y3          FDCE (Recov_fdce_C_CLR)     -0.405    27.580    tiffanisBot/BOTREGIF/LocY_reg[2]
  -------------------------------------------------------------------
                         required time                         27.580    
                         arrival time                         -31.809    
  -------------------------------------------------------------------
                         slack                                 -4.230    

Slack (VIOLATED) :        -4.230ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/LocY_reg[4]/CLR
                            (recovery check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.279ns  (logic 0.456ns (35.649%)  route 0.823ns (64.351%))
  Logic Levels:           0  
  Clock Path Skew:        -8.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 28.353 - 26.667 ) 
    Source Clock Delay      (SCD):    10.530ns = ( 30.530 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    22.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    26.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    28.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    28.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.816    30.530    clk_gen/clk_core_BUFG
    SLICE_X33Y0          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.456    30.986 f  clk_gen/o_rst_core_reg/Q
                         net (fo=40, routed)          0.823    31.809    tiffanisBot/BOTREGIF/rst_core
    SLICE_X31Y3          FDCE                                         f  tiffanisBot/BOTREGIF/LocY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.667 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    28.183    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    24.949 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.579    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    26.670 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.683    28.353    tiffanisBot/BOTREGIF/clk_75
    SLICE_X31Y3          FDCE                                         r  tiffanisBot/BOTREGIF/LocY_reg[4]/C
                         clock pessimism              0.000    28.353    
                         clock uncertainty           -0.368    27.985    
    SLICE_X31Y3          FDCE (Recov_fdce_C_CLR)     -0.405    27.580    tiffanisBot/BOTREGIF/LocY_reg[4]
  -------------------------------------------------------------------
                         required time                         27.580    
                         arrival time                         -31.809    
  -------------------------------------------------------------------
                         slack                                 -4.230    

Slack (VIOLATED) :        -4.230ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/Sensors_reg[0]/CLR
                            (recovery check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.279ns  (logic 0.456ns (35.649%)  route 0.823ns (64.351%))
  Logic Levels:           0  
  Clock Path Skew:        -8.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 28.353 - 26.667 ) 
    Source Clock Delay      (SCD):    10.530ns = ( 30.530 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    22.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    26.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    28.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    28.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.816    30.530    clk_gen/clk_core_BUFG
    SLICE_X33Y0          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.456    30.986 f  clk_gen/o_rst_core_reg/Q
                         net (fo=40, routed)          0.823    31.809    tiffanisBot/BOTREGIF/rst_core
    SLICE_X31Y3          FDCE                                         f  tiffanisBot/BOTREGIF/Sensors_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.667 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    28.183    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    24.949 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.579    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    26.670 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.683    28.353    tiffanisBot/BOTREGIF/clk_75
    SLICE_X31Y3          FDCE                                         r  tiffanisBot/BOTREGIF/Sensors_reg[0]/C
                         clock pessimism              0.000    28.353    
                         clock uncertainty           -0.368    27.985    
    SLICE_X31Y3          FDCE (Recov_fdce_C_CLR)     -0.405    27.580    tiffanisBot/BOTREGIF/Sensors_reg[0]
  -------------------------------------------------------------------
                         required time                         27.580    
                         arrival time                         -31.809    
  -------------------------------------------------------------------
                         slack                                 -4.230    

Slack (VIOLATED) :        -4.230ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/Sensors_reg[3]/CLR
                            (recovery check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_75_clk_wiz_0 rise@26.667ns - clk_core rise@20.000ns)
  Data Path Delay:        1.279ns  (logic 0.456ns (35.649%)  route 0.823ns (64.351%))
  Logic Levels:           0  
  Clock Path Skew:        -8.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 28.353 - 26.667 ) 
    Source Clock Delay      (SCD):    10.530ns = ( 30.530 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316    22.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    22.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713    24.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828    26.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    26.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006    28.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    28.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.816    30.530    clk_gen/clk_core_BUFG
    SLICE_X33Y0          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.456    30.986 f  clk_gen/o_rst_core_reg/Q
                         net (fo=40, routed)          0.823    31.809    tiffanisBot/BOTREGIF/rst_core
    SLICE_X31Y3          FDCE                                         f  tiffanisBot/BOTREGIF/Sensors_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    26.667 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.516    28.183    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    24.949 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.579    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    26.670 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         1.683    28.353    tiffanisBot/BOTREGIF/clk_75
    SLICE_X31Y3          FDCE                                         r  tiffanisBot/BOTREGIF/Sensors_reg[3]/C
                         clock pessimism              0.000    28.353    
                         clock uncertainty           -0.368    27.985    
    SLICE_X31Y3          FDCE (Recov_fdce_C_CLR)     -0.405    27.580    tiffanisBot/BOTREGIF/Sensors_reg[3]
  -------------------------------------------------------------------
                         required time                         27.580    
                         arrival time                         -31.809    
  -------------------------------------------------------------------
                         slack                                 -4.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.449ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg_replica_21/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/BotInfo_reg[0]/CLR
                            (removal check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.459%)  route 0.162ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        -2.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.638     3.336    clk_gen/clk_core_BUFG
    SLICE_X24Y7          FDRE                                         r  clk_gen/o_rst_core_reg_replica_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.141     3.477 f  clk_gen/o_rst_core_reg_replica_21/Q
                         net (fo=15, routed)          0.162     3.639    tiffanisBot/BOTREGIF/rst_core_repN_21_alias
    SLICE_X26Y7          FDCE                                         f  tiffanisBot/BOTREGIF/BotInfo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.912     0.914    tiffanisBot/BOTREGIF/clk_75
    SLICE_X26Y7          FDCE                                         r  tiffanisBot/BOTREGIF/BotInfo_reg[0]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.368     1.282    
    SLICE_X26Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.190    tiffanisBot/BOTREGIF/BotInfo_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.449ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg_replica_21/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/LocY_reg[7]/CLR
                            (removal check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.459%)  route 0.162ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        -2.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.638     3.336    clk_gen/clk_core_BUFG
    SLICE_X24Y7          FDRE                                         r  clk_gen/o_rst_core_reg_replica_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.141     3.477 f  clk_gen/o_rst_core_reg_replica_21/Q
                         net (fo=15, routed)          0.162     3.639    tiffanisBot/BOTREGIF/rst_core_repN_21_alias
    SLICE_X26Y7          FDCE                                         f  tiffanisBot/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.912     0.914    tiffanisBot/BOTREGIF/clk_75
    SLICE_X26Y7          FDCE                                         r  tiffanisBot/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.368     1.282    
    SLICE_X26Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.190    tiffanisBot/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.458ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg_replica_21/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/MapX_reg[1]/CLR
                            (removal check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.010%)  route 0.172ns (54.990%))
  Logic Levels:           0  
  Clock Path Skew:        -2.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    3.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.638     3.336    clk_gen/clk_core_BUFG
    SLICE_X24Y7          FDRE                                         r  clk_gen/o_rst_core_reg_replica_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.141     3.477 f  clk_gen/o_rst_core_reg_replica_21/Q
                         net (fo=15, routed)          0.172     3.649    tiffanisBot/BOTREGIF/rst_core_repN_21_alias
    SLICE_X23Y7          FDCE                                         f  tiffanisBot/BOTREGIF/MapX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.913     0.915    tiffanisBot/BOTREGIF/clk_75
    SLICE_X23Y7          FDCE                                         r  tiffanisBot/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.368     1.283    
    SLICE_X23Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.191    tiffanisBot/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.488ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/MapY_reg[1]/CLR
                            (removal check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.845%)  route 0.202ns (55.155%))
  Logic Levels:           0  
  Clock Path Skew:        -2.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    3.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.633     3.331    clk_gen/clk_core_BUFG
    SLICE_X42Y9          FDRE                                         r  clk_gen/o_rst_core_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164     3.495 f  clk_gen/o_rst_core_reg_replica_1/Q
                         net (fo=128, routed)         0.202     3.696    tiffanisBot/BOTREGIF/rst_core_repN_1_alias
    SLICE_X42Y8          FDCE                                         f  tiffanisBot/BOTREGIF/MapY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.906     0.908    tiffanisBot/BOTREGIF/clk_75
    SLICE_X42Y8          FDCE                                         r  tiffanisBot/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.000     0.908    
                         clock uncertainty            0.368     1.276    
    SLICE_X42Y8          FDCE (Remov_fdce_C_CLR)     -0.067     1.209    tiffanisBot/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           3.696    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.488ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/MapY_reg[4]/CLR
                            (removal check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.845%)  route 0.202ns (55.155%))
  Logic Levels:           0  
  Clock Path Skew:        -2.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    3.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.633     3.331    clk_gen/clk_core_BUFG
    SLICE_X42Y9          FDRE                                         r  clk_gen/o_rst_core_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164     3.495 f  clk_gen/o_rst_core_reg_replica_1/Q
                         net (fo=128, routed)         0.202     3.696    tiffanisBot/BOTREGIF/rst_core_repN_1_alias
    SLICE_X42Y8          FDCE                                         f  tiffanisBot/BOTREGIF/MapY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.906     0.908    tiffanisBot/BOTREGIF/clk_75
    SLICE_X42Y8          FDCE                                         r  tiffanisBot/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.000     0.908    
                         clock uncertainty            0.368     1.276    
    SLICE_X42Y8          FDCE (Remov_fdce_C_CLR)     -0.067     1.209    tiffanisBot/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           3.696    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.488ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/MapY_reg[6]/CLR
                            (removal check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.845%)  route 0.202ns (55.155%))
  Logic Levels:           0  
  Clock Path Skew:        -2.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    3.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.633     3.331    clk_gen/clk_core_BUFG
    SLICE_X42Y9          FDRE                                         r  clk_gen/o_rst_core_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164     3.495 f  clk_gen/o_rst_core_reg_replica_1/Q
                         net (fo=128, routed)         0.202     3.696    tiffanisBot/BOTREGIF/rst_core_repN_1_alias
    SLICE_X42Y8          FDCE                                         f  tiffanisBot/BOTREGIF/MapY_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.906     0.908    tiffanisBot/BOTREGIF/clk_75
    SLICE_X42Y8          FDCE                                         r  tiffanisBot/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.000     0.908    
                         clock uncertainty            0.368     1.276    
    SLICE_X42Y8          FDCE (Remov_fdce_C_CLR)     -0.067     1.209    tiffanisBot/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           3.696    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.516ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/load_sys_regs_reg/CLR
                            (removal check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.332%)  route 0.206ns (55.668%))
  Logic Levels:           0  
  Clock Path Skew:        -2.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    3.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.633     3.331    clk_gen/clk_core_BUFG
    SLICE_X42Y9          FDRE                                         r  clk_gen/o_rst_core_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164     3.495 f  clk_gen/o_rst_core_reg_replica_1/Q
                         net (fo=128, routed)         0.206     3.700    tiffanisBot/BOTREGIF/rst_core_repN_1_alias
    SLICE_X41Y9          FDCE                                         f  tiffanisBot/BOTREGIF/load_sys_regs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.907     0.909    tiffanisBot/BOTREGIF/clk_75
    SLICE_X41Y9          FDCE                                         r  tiffanisBot/BOTREGIF/load_sys_regs_reg/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.368     1.277    
    SLICE_X41Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.185    tiffanisBot/BOTREGIF/load_sys_regs_reg
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           3.700    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.528ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/MapY_reg[0]/CLR
                            (removal check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.126%)  route 0.239ns (62.874%))
  Logic Levels:           0  
  Clock Path Skew:        -2.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.639     3.337    clk_gen/clk_core_BUFG
    SLICE_X33Y0          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     3.478 f  clk_gen/o_rst_core_reg/Q
                         net (fo=40, routed)          0.239     3.716    tiffanisBot/BOTREGIF/rst_core
    SLICE_X33Y1          FDCE                                         f  tiffanisBot/BOTREGIF/MapY_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.911     0.913    tiffanisBot/BOTREGIF/clk_75
    SLICE_X33Y1          FDCE                                         r  tiffanisBot/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.368     1.281    
    SLICE_X33Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.189    tiffanisBot/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.528ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/MapY_reg[2]/CLR
                            (removal check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.126%)  route 0.239ns (62.874%))
  Logic Levels:           0  
  Clock Path Skew:        -2.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.639     3.337    clk_gen/clk_core_BUFG
    SLICE_X33Y0          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     3.478 f  clk_gen/o_rst_core_reg/Q
                         net (fo=40, routed)          0.239     3.716    tiffanisBot/BOTREGIF/rst_core
    SLICE_X33Y1          FDCE                                         f  tiffanisBot/BOTREGIF/MapY_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.911     0.913    tiffanisBot/BOTREGIF/clk_75
    SLICE_X33Y1          FDCE                                         r  tiffanisBot/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.368     1.281    
    SLICE_X33Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.189    tiffanisBot/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.528ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tiffanisBot/BOTREGIF/MapY_reg[3]/CLR
                            (removal check against rising-edge clock clk_75_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75_clk_wiz_0 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.126%)  route 0.239ns (62.874%))
  Logic Levels:           0  
  Clock Path Skew:        -2.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.226ns
    Phase Error              (PE):    0.249ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.639     3.337    clk_gen/clk_core_BUFG
    SLICE_X33Y0          FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     3.478 f  clk_gen/o_rst_core_reg/Q
                         net (fo=40, routed)          0.239     3.716    tiffanisBot/BOTREGIF/rst_core
    SLICE_X33Y1          FDCE                                         f  tiffanisBot/BOTREGIF/MapY_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_75_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.828     0.828    rojoClk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  rojoClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    rojoClk/inst/clk_75_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  rojoClk/inst/clkout1_buf/O
                         net (fo=208, routed)         0.911     0.913    tiffanisBot/BOTREGIF/clk_75
    SLICE_X33Y1          FDCE                                         r  tiffanisBot/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.368     1.281    
    SLICE_X33Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.189    tiffanisBot/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  2.528    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[17]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.601ns  (logic 0.606ns (3.884%)  route 14.995ns (96.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.850ns = ( 29.850 - 20.000 ) 
    Source Clock Delay      (SCD):    10.520ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.806    10.520    clk_gen/clk_core_BUFG
    SLICE_X47Y7          FDRE                                         r  clk_gen/o_rst_core_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.456    10.976 f  clk_gen/o_rst_core_reg_replica_2/Q
                         net (fo=33, routed)          5.082    16.059    clk_gen/rst_core_repN_2
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.150    16.209 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.913    26.122    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X4Y92          FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.602    29.850    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X4Y92          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[17]/C
                         clock pessimism              0.473    30.323    
                         clock uncertainty           -0.062    30.261    
    SLICE_X4Y92          FDCE (Recov_fdce_C_CLR)     -0.609    29.652    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         29.652    
                         arrival time                         -26.122    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[19]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.601ns  (logic 0.606ns (3.884%)  route 14.995ns (96.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.850ns = ( 29.850 - 20.000 ) 
    Source Clock Delay      (SCD):    10.520ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.806    10.520    clk_gen/clk_core_BUFG
    SLICE_X47Y7          FDRE                                         r  clk_gen/o_rst_core_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.456    10.976 f  clk_gen/o_rst_core_reg_replica_2/Q
                         net (fo=33, routed)          5.082    16.059    clk_gen/rst_core_repN_2
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.150    16.209 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.913    26.122    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X4Y92          FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.602    29.850    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X4Y92          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[19]/C
                         clock pessimism              0.473    30.323    
                         clock uncertainty           -0.062    30.261    
    SLICE_X4Y92          FDCE (Recov_fdce_C_CLR)     -0.609    29.652    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[19]
  -------------------------------------------------------------------
                         required time                         29.652    
                         arrival time                         -26.122    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[20]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.597ns  (logic 0.606ns (3.885%)  route 14.991ns (96.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.850ns = ( 29.850 - 20.000 ) 
    Source Clock Delay      (SCD):    10.520ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.806    10.520    clk_gen/clk_core_BUFG
    SLICE_X47Y7          FDRE                                         r  clk_gen/o_rst_core_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.456    10.976 f  clk_gen/o_rst_core_reg_replica_2/Q
                         net (fo=33, routed)          5.082    16.059    clk_gen/rst_core_repN_2
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.150    16.209 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.909    26.117    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X5Y92          FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.602    29.850    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X5Y92          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[20]/C
                         clock pessimism              0.473    30.323    
                         clock uncertainty           -0.062    30.261    
    SLICE_X5Y92          FDCE (Recov_fdce_C_CLR)     -0.609    29.652    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         29.652    
                         arrival time                         -26.117    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[24]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.597ns  (logic 0.606ns (3.885%)  route 14.991ns (96.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.850ns = ( 29.850 - 20.000 ) 
    Source Clock Delay      (SCD):    10.520ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.806    10.520    clk_gen/clk_core_BUFG
    SLICE_X47Y7          FDRE                                         r  clk_gen/o_rst_core_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.456    10.976 f  clk_gen/o_rst_core_reg_replica_2/Q
                         net (fo=33, routed)          5.082    16.059    clk_gen/rst_core_repN_2
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.150    16.209 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.909    26.117    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X5Y92          FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.602    29.850    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X5Y92          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[24]/C
                         clock pessimism              0.473    30.323    
                         clock uncertainty           -0.062    30.261    
    SLICE_X5Y92          FDCE (Recov_fdce_C_CLR)     -0.609    29.652    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[24]
  -------------------------------------------------------------------
                         required time                         29.652    
                         arrival time                         -26.117    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[25]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.597ns  (logic 0.606ns (3.885%)  route 14.991ns (96.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.850ns = ( 29.850 - 20.000 ) 
    Source Clock Delay      (SCD):    10.520ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.806    10.520    clk_gen/clk_core_BUFG
    SLICE_X47Y7          FDRE                                         r  clk_gen/o_rst_core_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.456    10.976 f  clk_gen/o_rst_core_reg_replica_2/Q
                         net (fo=33, routed)          5.082    16.059    clk_gen/rst_core_repN_2
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.150    16.209 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.909    26.117    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X5Y92          FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.602    29.850    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X5Y92          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[25]/C
                         clock pessimism              0.473    30.323    
                         clock uncertainty           -0.062    30.261    
    SLICE_X5Y92          FDCE (Recov_fdce_C_CLR)     -0.609    29.652    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         29.652    
                         arrival time                         -26.117    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.597ns  (logic 0.606ns (3.885%)  route 14.991ns (96.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.850ns = ( 29.850 - 20.000 ) 
    Source Clock Delay      (SCD):    10.520ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.806    10.520    clk_gen/clk_core_BUFG
    SLICE_X47Y7          FDRE                                         r  clk_gen/o_rst_core_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.456    10.976 f  clk_gen/o_rst_core_reg_replica_2/Q
                         net (fo=33, routed)          5.082    16.059    clk_gen/rst_core_repN_2
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.150    16.209 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.909    26.117    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X5Y92          FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.602    29.850    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X5Y92          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[7]/C
                         clock pessimism              0.473    30.323    
                         clock uncertainty           -0.062    30.261    
    SLICE_X5Y92          FDCE (Recov_fdce_C_CLR)     -0.609    29.652    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t3_ff/genblock.dff/dffs/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         29.652    
                         arrival time                         -26.117    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/meivt_ff/genblock.dff/dffs/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.346ns  (logic 0.606ns (3.949%)  route 14.740ns (96.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.755ns = ( 29.755 - 20.000 ) 
    Source Clock Delay      (SCD):    10.520ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.806    10.520    clk_gen/clk_core_BUFG
    SLICE_X47Y7          FDRE                                         r  clk_gen/o_rst_core_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.456    10.976 f  clk_gen/o_rst_core_reg_replica_2/Q
                         net (fo=33, routed)          5.082    16.059    clk_gen/rst_core_repN_2
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.150    16.209 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.657    25.866    swervolf/swerv_eh1/swerv/dec/tlu/meivt_ff/genblock.dff/dffs/dout_reg[21]_1
    SLICE_X9Y74          FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/meivt_ff/genblock.dff/dffs/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.507    29.755    swervolf/swerv_eh1/swerv/dec/tlu/meivt_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X9Y74          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/meivt_ff/genblock.dff/dffs/dout_reg[5]/C
                         clock pessimism              0.473    30.228    
                         clock uncertainty           -0.062    30.166    
    SLICE_X9Y74          FDCE (Recov_fdce_C_CLR)     -0.609    29.557    swervolf/swerv_eh1/swerv/dec/tlu/meivt_ff/genblock.dff/dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         29.557    
                         arrival time                         -25.866    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mscratch_ff/genblock.dff/dffs/dout_reg[23]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.421ns  (logic 0.606ns (3.930%)  route 14.815ns (96.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.846ns = ( 29.846 - 20.000 ) 
    Source Clock Delay      (SCD):    10.520ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.806    10.520    clk_gen/clk_core_BUFG
    SLICE_X47Y7          FDRE                                         r  clk_gen/o_rst_core_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.456    10.976 f  clk_gen/o_rst_core_reg_replica_2/Q
                         net (fo=33, routed)          5.082    16.059    clk_gen/rst_core_repN_2
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.150    16.209 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.732    25.941    swervolf/swerv_eh1/swerv/dec/tlu/mscratch_ff/genblock.dff/dffs/dout_reg[31]_0
    SLICE_X3Y83          FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mscratch_ff/genblock.dff/dffs/dout_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.598    29.846    swervolf/swerv_eh1/swerv/dec/tlu/mscratch_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X3Y83          FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mscratch_ff/genblock.dff/dffs/dout_reg[23]/C
                         clock pessimism              0.473    30.319    
                         clock uncertainty           -0.062    30.257    
    SLICE_X3Y83          FDCE (Recov_fdce_C_CLR)     -0.609    29.648    swervolf/swerv_eh1/swerv/dec/tlu/mscratch_ff/genblock.dff/dffs/dout_reg[23]
  -------------------------------------------------------------------
                         required time                         29.648    
                         arrival time                         -25.941    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dffs/dout_reg[10]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.413ns  (logic 0.606ns (3.932%)  route 14.807ns (96.068%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.775ns = ( 29.775 - 20.000 ) 
    Source Clock Delay      (SCD):    10.520ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.806    10.520    clk_gen/clk_core_BUFG
    SLICE_X47Y7          FDRE                                         r  clk_gen/o_rst_core_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.456    10.976 f  clk_gen/o_rst_core_reg_replica_2/Q
                         net (fo=33, routed)          5.082    16.059    clk_gen/rst_core_repN_2
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.150    16.209 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.724    25.933    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X10Y93         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dffs/dout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.527    29.775    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X10Y93         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dffs/dout_reg[10]/C
                         clock pessimism              0.473    30.248    
                         clock uncertainty           -0.062    30.186    
    SLICE_X10Y93         FDCE (Recov_fdce_C_CLR)     -0.523    29.663    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dffs/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         29.663    
                         arrival time                         -25.933    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dffs/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        15.413ns  (logic 0.606ns (3.932%)  route 14.807ns (96.068%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.775ns = ( 29.775 - 20.000 ) 
    Source Clock Delay      (SCD):    10.520ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.828     6.524    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.612 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          2.006     8.618    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     8.714 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.806    10.520    clk_gen/clk_core_BUFG
    SLICE_X47Y7          FDRE                                         r  clk_gen/o_rst_core_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.456    10.976 f  clk_gen/o_rst_core_reg_replica_2/Q
                         net (fo=33, routed)          5.082    16.059    clk_gen/rst_core_repN_2
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.150    16.209 f  clk_gen/dout[36]_i_3__6/O
                         net (fo=8985, routed)        9.724    25.933    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dffs/dout_reg[31]_1
    SLICE_X10Y93         FDCE                                         f  swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    22.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    24.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.701    26.161    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.244 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.912    28.157    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.248 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       1.527    29.775    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X10Y93         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dffs/dout_reg[1]/C
                         clock pessimism              0.473    30.248    
                         clock uncertainty           -0.062    30.186    
    SLICE_X10Y93         FDCE (Recov_fdce_C_CLR)     -0.523    29.663    swervolf/swerv_eh1/swerv/dec/tlu/mtdata2_t1_ff/genblock.dff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         29.663    
                         arrival time                         -25.933    
  -------------------------------------------------------------------
                         slack                                  3.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg_replica_14/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_lrc_reg[3]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.128ns (6.629%)  route 1.803ns (93.371%))
  Logic Levels:           0  
  Clock Path Skew:        1.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.724ns
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.639     3.337    clk_gen/clk_core_BUFG
    SLICE_X33Y0          FDRE                                         r  clk_gen/o_rst_core_reg_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.128     3.465 f  clk_gen/o_rst_core_reg_replica_14/Q
                         net (fo=96, routed)          1.803     5.267    swervolf/timer_ptc/rst_core_repN_14_alias
    SLICE_X33Y19         FDCE                                         f  swervolf/timer_ptc/rptc_lrc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.332     3.887    swervolf/timer_ptc/clk_core
    SLICE_X35Y150        LUT2 (Prop_lut2_I1_O)        0.056     3.943 r  swervolf/timer_ptc/rptc_lrc[31]_i_3/O
                         net (fo=32, routed)          1.782     5.724    swervolf/timer_ptc/lrc_clk
    SLICE_X33Y19         FDCE                                         r  swervolf/timer_ptc/rptc_lrc_reg[3]/C
                         clock pessimism             -0.560     5.164    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.146     5.018    swervolf/timer_ptc/rptc_lrc_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.018    
                         arrival time                           5.267    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg_replica_14/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_lrc_reg[5]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.128ns (6.629%)  route 1.803ns (93.371%))
  Logic Levels:           0  
  Clock Path Skew:        1.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.724ns
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.639     3.337    clk_gen/clk_core_BUFG
    SLICE_X33Y0          FDRE                                         r  clk_gen/o_rst_core_reg_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.128     3.465 f  clk_gen/o_rst_core_reg_replica_14/Q
                         net (fo=96, routed)          1.803     5.267    swervolf/timer_ptc/rst_core_repN_14_alias
    SLICE_X33Y19         FDCE                                         f  swervolf/timer_ptc/rptc_lrc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.332     3.887    swervolf/timer_ptc/clk_core
    SLICE_X35Y150        LUT2 (Prop_lut2_I1_O)        0.056     3.943 r  swervolf/timer_ptc/rptc_lrc[31]_i_3/O
                         net (fo=32, routed)          1.782     5.724    swervolf/timer_ptc/lrc_clk
    SLICE_X33Y19         FDCE                                         r  swervolf/timer_ptc/rptc_lrc_reg[5]/C
                         clock pessimism             -0.560     5.164    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.146     5.018    swervolf/timer_ptc/rptc_lrc_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.018    
                         arrival time                           5.267    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg_replica_14/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_lrc_reg[6]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.128ns (6.629%)  route 1.803ns (93.371%))
  Logic Levels:           0  
  Clock Path Skew:        1.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.724ns
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.639     3.337    clk_gen/clk_core_BUFG
    SLICE_X33Y0          FDRE                                         r  clk_gen/o_rst_core_reg_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.128     3.465 f  clk_gen/o_rst_core_reg_replica_14/Q
                         net (fo=96, routed)          1.803     5.267    swervolf/timer_ptc/rst_core_repN_14_alias
    SLICE_X33Y19         FDCE                                         f  swervolf/timer_ptc/rptc_lrc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.332     3.887    swervolf/timer_ptc/clk_core
    SLICE_X35Y150        LUT2 (Prop_lut2_I1_O)        0.056     3.943 r  swervolf/timer_ptc/rptc_lrc[31]_i_3/O
                         net (fo=32, routed)          1.782     5.724    swervolf/timer_ptc/lrc_clk
    SLICE_X33Y19         FDCE                                         r  swervolf/timer_ptc/rptc_lrc_reg[6]/C
                         clock pessimism             -0.560     5.164    
    SLICE_X33Y19         FDCE (Remov_fdce_C_CLR)     -0.146     5.018    swervolf/timer_ptc/rptc_lrc_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.018    
                         arrival time                           5.267    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg_replica_14/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[3]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.128ns (7.182%)  route 1.654ns (92.818%))
  Logic Levels:           0  
  Clock Path Skew:        1.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.467ns
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.639     3.337    clk_gen/clk_core_BUFG
    SLICE_X33Y0          FDRE                                         r  clk_gen/o_rst_core_reg_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.128     3.465 f  clk_gen/o_rst_core_reg_replica_14/Q
                         net (fo=96, routed)          1.654     5.119    swervolf/timer_ptc/rst_core_repN_14_alias
    SLICE_X34Y14         FDCE                                         f  swervolf/timer_ptc/rptc_hrc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.174     3.728    clk_gen/clk_core
    SLICE_X36Y150        LUT2 (Prop_lut2_I0_O)        0.057     3.785 r  clk_gen/rptc_hrc[31]_i_3/O
                         net (fo=32, routed)          1.682     5.467    swervolf/timer_ptc/rptc_hrc_reg[0]_1
    SLICE_X34Y14         FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[3]/C
                         clock pessimism             -0.560     4.906    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.043     4.863    swervolf/timer_ptc/rptc_hrc_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.863    
                         arrival time                           5.119    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg_replica_14/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/timer_ptc/rptc_hrc_reg[6]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.128ns (7.182%)  route 1.654ns (92.818%))
  Logic Levels:           0  
  Clock Path Skew:        1.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.467ns
    Source Clock Delay      (SCD):    3.337ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.639     3.337    clk_gen/clk_core_BUFG
    SLICE_X33Y0          FDRE                                         r  clk_gen/o_rst_core_reg_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.128     3.465 f  clk_gen/o_rst_core_reg_replica_14/Q
                         net (fo=96, routed)          1.654     5.119    swervolf/timer_ptc/rst_core_repN_14_alias
    SLICE_X34Y14         FDCE                                         f  swervolf/timer_ptc/rptc_hrc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          1.174     3.728    clk_gen/clk_core
    SLICE_X36Y150        LUT2 (Prop_lut2_I0_O)        0.057     3.785 r  clk_gen/rptc_hrc[31]_i_3/O
                         net (fo=32, routed)          1.682     5.467    swervolf/timer_ptc/rptc_hrc_reg[0]_1
    SLICE_X34Y14         FDCE                                         r  swervolf/timer_ptc/rptc_hrc_reg[6]/C
                         clock pessimism             -0.560     4.906    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.043     4.863    swervolf/timer_ptc/rptc_hrc_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.863    
                         arrival time                           5.119    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg_replica_12/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].mst_select_q_reg[6][0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.128ns (30.981%)  route 0.285ns (69.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.219ns
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.631     3.329    clk_gen/clk_core_BUFG
    SLICE_X47Y7          FDRE                                         r  clk_gen/o_rst_core_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.128     3.457 f  clk_gen/o_rst_core_reg_replica_12/Q
                         net (fo=185, routed)         0.285     3.742    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/rst_core_repN_12_alias
    SLICE_X55Y5          FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].mst_select_q_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.904     4.219    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/clk_core_BUFG
    SLICE_X55Y5          FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].mst_select_q_reg[6][0]/C
                         clock pessimism             -0.626     3.593    
    SLICE_X55Y5          FDCE (Remov_fdce_C_CLR)     -0.145     3.448    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].mst_select_q_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           3.742    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg_replica_12/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].mst_select_q_reg[6][1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.128ns (30.981%)  route 0.285ns (69.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.219ns
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.631     3.329    clk_gen/clk_core_BUFG
    SLICE_X47Y7          FDRE                                         r  clk_gen/o_rst_core_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.128     3.457 f  clk_gen/o_rst_core_reg_replica_12/Q
                         net (fo=185, routed)         0.285     3.742    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/rst_core_repN_12_alias
    SLICE_X55Y5          FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].mst_select_q_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.904     4.219    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/clk_core_BUFG
    SLICE_X55Y5          FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].mst_select_q_reg[6][1]/C
                         clock pessimism             -0.626     3.593    
    SLICE_X55Y5          FDCE (Remov_fdce_C_CLR)     -0.145     3.448    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[6].mst_select_q_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           3.742    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg_replica_12/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].mst_select_q_reg[7][0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.128ns (30.981%)  route 0.285ns (69.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.219ns
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.631     3.329    clk_gen/clk_core_BUFG
    SLICE_X47Y7          FDRE                                         r  clk_gen/o_rst_core_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.128     3.457 f  clk_gen/o_rst_core_reg_replica_12/Q
                         net (fo=185, routed)         0.285     3.742    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/rst_core_repN_12_alias
    SLICE_X55Y5          FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].mst_select_q_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.904     4.219    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/clk_core_BUFG
    SLICE_X55Y5          FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].mst_select_q_reg[7][0]/C
                         clock pessimism             -0.626     3.593    
    SLICE_X55Y5          FDCE (Remov_fdce_C_CLR)     -0.145     3.448    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].mst_select_q_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           3.742    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg_replica_12/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].mst_select_q_reg[7][1]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.128ns (30.981%)  route 0.285ns (69.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.219ns
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.631     3.329    clk_gen/clk_core_BUFG
    SLICE_X47Y7          FDRE                                         r  clk_gen/o_rst_core_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.128     3.457 f  clk_gen/o_rst_core_reg_replica_12/Q
                         net (fo=185, routed)         0.285     3.742    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/rst_core_repN_12_alias
    SLICE_X55Y5          FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].mst_select_q_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.904     4.219    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/clk_core_BUFG
    SLICE_X55Y5          FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].mst_select_q_reg[7][1]/C
                         clock pessimism             -0.626     3.593    
    SLICE_X55Y5          FDCE (Remov_fdce_C_CLR)     -0.145     3.448    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_id_counter/gen_counters[7].mst_select_q_reg[7][1]
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           3.742    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk_gen/o_rst_core_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][6]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.113%)  route 0.343ns (70.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.217ns
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.641     1.944    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.994 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.677     2.671    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.697 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.631     3.329    clk_gen/clk_core_BUFG
    SLICE_X47Y7          FDRE                                         r  clk_gen/o_rst_core_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.141     3.470 f  clk_gen/o_rst_core_reg_replica_4/Q
                         net (fo=179, routed)         0.343     3.813    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/rst_core_repN_4_alias
    SLICE_X53Y11         FDCE                                         f  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.915     2.501    clk_gen/user_clk
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.554 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=53, routed)          0.732     3.286    clk_core
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.315 r  clk_core_BUFG_inst/O
                         net (fo=16498, routed)       0.902     4.217    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X53Y11         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][6]/C
                         clock pessimism             -0.626     3.591    
    SLICE_X53Y11         FDCE (Remov_fdce_C_CLR)     -0.092     3.499    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                         -3.499    
                         arrival time                           3.813    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  soc_s7pll0_clkout0
  To Clock:  soc_s7pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.527ns  (logic 0.478ns (5.606%)  route 8.049ns (94.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns = ( 16.126 - 10.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.710     6.405    ddr2/ldc/PLLE2_ADV_0
    SLICE_X88Y116        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDPE (Prop_fdpe_C_Q)         0.478     6.883 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.049    14.932    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X57Y8          FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.666    16.126    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X57Y8          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/C
                         clock pessimism              0.235    16.361    
                         clock uncertainty           -0.057    16.305    
    SLICE_X57Y8          FDCE (Recov_fdce_C_CLR)     -0.576    15.729    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.729    
                         arrival time                         -14.932    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.527ns  (logic 0.478ns (5.606%)  route 8.049ns (94.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns = ( 16.126 - 10.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.710     6.405    ddr2/ldc/PLLE2_ADV_0
    SLICE_X88Y116        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDPE (Prop_fdpe_C_Q)         0.478     6.883 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.049    14.932    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X57Y8          FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.666    16.126    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X57Y8          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/C
                         clock pessimism              0.235    16.361    
                         clock uncertainty           -0.057    16.305    
    SLICE_X57Y8          FDCE (Recov_fdce_C_CLR)     -0.576    15.729    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         15.729    
                         arrival time                         -14.932    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.527ns  (logic 0.478ns (5.606%)  route 8.049ns (94.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns = ( 16.126 - 10.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.710     6.405    ddr2/ldc/PLLE2_ADV_0
    SLICE_X88Y116        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDPE (Prop_fdpe_C_Q)         0.478     6.883 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.049    14.932    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X57Y8          FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.666    16.126    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X57Y8          FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism              0.235    16.361    
                         clock uncertainty           -0.057    16.305    
    SLICE_X57Y8          FDCE (Recov_fdce_C_CLR)     -0.576    15.729    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                         15.729    
                         arrival time                         -14.932    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 0.478ns (5.619%)  route 8.029ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns = ( 16.126 - 10.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.710     6.405    ddr2/ldc/PLLE2_ADV_0
    SLICE_X88Y116        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDPE (Prop_fdpe_C_Q)         0.478     6.883 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.029    14.913    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X61Y14         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.666    16.126    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X61Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism              0.235    16.361    
                         clock uncertainty           -0.057    16.305    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.576    15.729    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         15.729    
                         arrival time                         -14.913    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 0.478ns (5.619%)  route 8.029ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns = ( 16.126 - 10.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.710     6.405    ddr2/ldc/PLLE2_ADV_0
    SLICE_X88Y116        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDPE (Prop_fdpe_C_Q)         0.478     6.883 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.029    14.913    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X61Y14         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.666    16.126    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X61Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/C
                         clock pessimism              0.235    16.361    
                         clock uncertainty           -0.057    16.305    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.576    15.729    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]
  -------------------------------------------------------------------
                         required time                         15.729    
                         arrival time                         -14.913    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 0.478ns (5.619%)  route 8.029ns (94.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.126ns = ( 16.126 - 10.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.710     6.405    ddr2/ldc/PLLE2_ADV_0
    SLICE_X88Y116        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDPE (Prop_fdpe_C_Q)         0.478     6.883 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        8.029    14.913    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X61Y14         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.666    16.126    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X61Y14         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/C
                         clock pessimism              0.235    16.361    
                         clock uncertainty           -0.057    16.305    
    SLICE_X61Y14         FDCE (Recov_fdce_C_CLR)     -0.576    15.729    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                         15.729    
                         arrival time                         -14.913    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.448ns  (logic 0.478ns (5.658%)  route 7.970ns (94.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.122ns = ( 16.122 - 10.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.710     6.405    ddr2/ldc/PLLE2_ADV_0
    SLICE_X88Y116        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDPE (Prop_fdpe_C_Q)         0.478     6.883 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.970    14.854    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X55Y12         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.662    16.122    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X55Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]/C
                         clock pessimism              0.235    16.357    
                         clock uncertainty           -0.057    16.301    
    SLICE_X55Y12         FDCE (Recov_fdce_C_CLR)     -0.576    15.725    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.725    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.448ns  (logic 0.478ns (5.658%)  route 7.970ns (94.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.122ns = ( 16.122 - 10.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.710     6.405    ddr2/ldc/PLLE2_ADV_0
    SLICE_X88Y116        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDPE (Prop_fdpe_C_Q)         0.478     6.883 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.970    14.854    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X55Y12         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.662    16.122    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X55Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/C
                         clock pessimism              0.235    16.357    
                         clock uncertainty           -0.057    16.301    
    SLICE_X55Y12         FDCE (Recov_fdce_C_CLR)     -0.576    15.725    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         15.725    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.448ns  (logic 0.478ns (5.658%)  route 7.970ns (94.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.122ns = ( 16.122 - 10.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.710     6.405    ddr2/ldc/PLLE2_ADV_0
    SLICE_X88Y116        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDPE (Prop_fdpe_C_Q)         0.478     6.883 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.970    14.854    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X55Y12         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.662    16.122    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X55Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]/C
                         clock pessimism              0.235    16.357    
                         clock uncertainty           -0.057    16.301    
    SLICE_X55Y12         FDCE (Recov_fdce_C_CLR)     -0.576    15.725    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[33]
  -------------------------------------------------------------------
                         required time                         15.725    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/CLR
                            (recovery check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_s7pll0_clkout0 rise@10.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        8.448ns  (logic 0.478ns (5.658%)  route 7.970ns (94.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.122ns = ( 16.122 - 10.000 ) 
    Source Clock Delay      (SCD):    6.405ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.316     2.798    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.713     4.599    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.695 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.710     6.405    ddr2/ldc/PLLE2_ADV_0
    SLICE_X88Y116        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDPE (Prop_fdpe_C_Q)         0.478     6.883 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        7.970    14.854    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_rst
    SLICE_X55Y12         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.241    12.652    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.735 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.634    14.369    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.460 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        1.662    16.122    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X55Y12         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism              0.235    16.357    
                         clock uncertainty           -0.057    16.301    
    SLICE_X55Y12         FDCE (Recov_fdce_C_CLR)     -0.576    15.725    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         15.725    
                         arrival time                         -14.854    
  -------------------------------------------------------------------
                         slack                                  0.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.148ns (11.765%)  route 1.110ns (88.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.598     1.900    ddr2/ldc/PLLE2_ADV_0
    SLICE_X88Y116        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDPE (Prop_fdpe_C_Q)         0.148     2.048 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.110     3.158    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X71Y25         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.892     2.478    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]/C
                         clock pessimism             -0.283     2.194    
    SLICE_X71Y25         FDCE (Remov_fdce_C_CLR)     -0.145     2.049    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[42]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.148ns (11.765%)  route 1.110ns (88.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.598     1.900    ddr2/ldc/PLLE2_ADV_0
    SLICE_X88Y116        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDPE (Prop_fdpe_C_Q)         0.148     2.048 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.110     3.158    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X71Y25         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.892     2.478    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[42]/C
                         clock pessimism             -0.283     2.194    
    SLICE_X71Y25         FDCE (Remov_fdce_C_CLR)     -0.145     2.049    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.148ns (11.765%)  route 1.110ns (88.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.598     1.900    ddr2/ldc/PLLE2_ADV_0
    SLICE_X88Y116        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDPE (Prop_fdpe_C_Q)         0.148     2.048 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.110     3.158    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X71Y25         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.892     2.478    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]/C
                         clock pessimism             -0.283     2.194    
    SLICE_X71Y25         FDCE (Remov_fdce_C_CLR)     -0.145     2.049    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[64]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.148ns (11.765%)  route 1.110ns (88.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.598     1.900    ddr2/ldc/PLLE2_ADV_0
    SLICE_X88Y116        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDPE (Prop_fdpe_C_Q)         0.148     2.048 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.110     3.158    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X71Y25         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[64]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.892     2.478    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X71Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[64]/C
                         clock pessimism             -0.283     2.194    
    SLICE_X71Y25         FDCE (Remov_fdce_C_CLR)     -0.145     2.049    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.171ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.148ns (11.012%)  route 1.196ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.598     1.900    ddr2/ldc/PLLE2_ADV_0
    SLICE_X88Y116        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDPE (Prop_fdpe_C_Q)         0.148     2.048 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.196     3.244    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X62Y25         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.891     2.477    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]/C
                         clock pessimism             -0.283     2.193    
    SLICE_X62Y25         FDCE (Remov_fdce_C_CLR)     -0.120     2.073    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.171ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.148ns (11.012%)  route 1.196ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.598     1.900    ddr2/ldc/PLLE2_ADV_0
    SLICE_X88Y116        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDPE (Prop_fdpe_C_Q)         0.148     2.048 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.196     3.244    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X62Y25         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.891     2.477    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/C
                         clock pessimism             -0.283     2.193    
    SLICE_X62Y25         FDCE (Remov_fdce_C_CLR)     -0.120     2.073    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.171ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.148ns (11.012%)  route 1.196ns (88.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.598     1.900    ddr2/ldc/PLLE2_ADV_0
    SLICE_X88Y116        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDPE (Prop_fdpe_C_Q)         0.148     2.048 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.196     3.244    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X62Y25         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.891     2.477    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X62Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]/C
                         clock pessimism             -0.283     2.193    
    SLICE_X62Y25         FDCE (Remov_fdce_C_CLR)     -0.120     2.073    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[71]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.148ns (10.698%)  route 1.235ns (89.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.598     1.900    ddr2/ldc/PLLE2_ADV_0
    SLICE_X88Y116        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDPE (Prop_fdpe_C_Q)         0.148     2.048 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.235     3.284    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X76Y25         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.912     2.498    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]/C
                         clock pessimism             -0.283     2.214    
    SLICE_X76Y25         FDCE (Remov_fdce_C_CLR)     -0.120     2.094    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.148ns (10.698%)  route 1.235ns (89.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.598     1.900    ddr2/ldc/PLLE2_ADV_0
    SLICE_X88Y116        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDPE (Prop_fdpe_C_Q)         0.148     2.048 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.235     3.284    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X76Y25         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.912     2.498    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism             -0.283     2.214    
    SLICE_X76Y25         FDCE (Remov_fdce_C_CLR)     -0.120     2.094    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/CLR
                            (removal check against rising-edge clock soc_s7pll0_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_s7pll0_clkout0 rise@0.000ns - soc_s7pll0_clkout0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.148ns (10.698%)  route 1.235ns (89.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.463     0.713    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.763 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.514     1.277    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.303 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.598     1.900    ddr2/ldc/PLLE2_ADV_0
    SLICE_X88Y116        FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y116        FDPE (Prop_fdpe_C_Q)         0.148     2.048 f  ddr2/ldc/FDPE_1/Q
                         net (fo=1333, routed)        1.235     3.284    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X76Y25         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_s7pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.507     0.945    ddr2/ldc/clk_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.998 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.560     1.557    ddr2/ldc/soc_s7pll0_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.586 r  ddr2/ldc/BUFG/O
                         net (fo=2910, routed)        0.912     2.498    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y25         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/C
                         clock pessimism             -0.283     2.214    
    SLICE_X76Y25         FDCE (Remov_fdce_C_CLR)     -0.120     2.094    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  1.190    





