Return-Path: <linux-mmc-owner@vger.kernel.org>
X-Original-To: lists+linux-mmc@lfdr.de
Delivered-To: lists+linux-mmc@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by mail.lfdr.de (Postfix) with ESMTP id 930BB242C00
	for <lists+linux-mmc@lfdr.de>; Wed, 12 Aug 2020 17:15:21 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726632AbgHLPPU (ORCPT <rfc822;lists+linux-mmc@lfdr.de>);
        Wed, 12 Aug 2020 11:15:20 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53588 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726529AbgHLPPT (ORCPT
        <rfc822;linux-mmc@vger.kernel.org>); Wed, 12 Aug 2020 11:15:19 -0400
Received: from mail-pf1-x443.google.com (mail-pf1-x443.google.com [IPv6:2607:f8b0:4864:20::443])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7AEE2C061386
        for <linux-mmc@vger.kernel.org>; Wed, 12 Aug 2020 08:15:19 -0700 (PDT)
Received: by mail-pf1-x443.google.com with SMTP id m8so1187009pfh.3
        for <linux-mmc@vger.kernel.org>; Wed, 12 Aug 2020 08:15:19 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=chromium.org; s=google;
        h=date:from:to:cc:subject:message-id:references:mime-version
         :content-disposition:in-reply-to;
        bh=rhn3sqAjMO7fHW50VMJNtuaUppNZfZWxCntk8JftCgQ=;
        b=RRZmS/K4r4bVHEUwf8n+9+7Ir4gT7POq7veOwiR/I9olsAHAhQKduUFHS1xvULIqMQ
         QYZYafxj5Yph4zoWUZjHGyki2EPuKQx7c7Lgn59Rqg+qdkOgqjx1z61Kg1yKQCJIZhSV
         B8NNy7735o8SLwnR4TEt8i/O05/V4RpgsJlOk=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:date:from:to:cc:subject:message-id:references
         :mime-version:content-disposition:in-reply-to;
        bh=rhn3sqAjMO7fHW50VMJNtuaUppNZfZWxCntk8JftCgQ=;
        b=s+G18cLENLt0w1I8mZSSmEOJ+q0d0kzhw8zneVJl0NbWDm3IAUI3fKOBuLJF1mSQUl
         ytiOXm3lg5y6Qj4QGEKZs3n+c9uP/bKCj6FKlXGJs2K2fYm+HSVwhbTfRUF1X35IjBxS
         8vRmsnZRXRks8D1wIS9eEzoISV0Y4vmwS+0WRcLFvZ6tJFaAQs0PLBz/9koteg32hzbx
         kGzF14Qavg7tGb02VY2DtG8nsBmFD908ZO8Am6QVWhxFF7FeaMzRLKkQMwPPOwMGF3Jx
         lUPMBPqhrGXjWQxSStFMjevJvhuFZEzYODC2rjx7Gd4QhUVs960R2J2yYecxJJj37GSz
         OJ8Q==
X-Gm-Message-State: AOAM530ShPTuZaEnCyt/QZaN6siatvXtZwS85Zr4KY+6mYtK4N3u+9oV
        Rx5dLoEBsMsBJdsY9GXfMYntOg==
X-Google-Smtp-Source: ABdhPJxH5BXx5vyPzseYMN/ZVukUoNGb3kc6hqCOuQZoIR/oTI0axPEFwCYRnee1zW2Uc3NQcQKRiw==
X-Received: by 2002:aa7:93a6:: with SMTP id x6mr30835pff.37.1597245318477;
        Wed, 12 Aug 2020 08:15:18 -0700 (PDT)
Received: from localhost ([2620:15c:202:1:f693:9fff:fef4:e70a])
        by smtp.gmail.com with ESMTPSA id h18sm2825713pfo.21.2020.08.12.08.15.16
        (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
        Wed, 12 Aug 2020 08:15:17 -0700 (PDT)
Date:   Wed, 12 Aug 2020 08:15:16 -0700
From:   Matthias Kaehlcke <mka@chromium.org>
To:     sbhanu@codeaurora.org
Cc:     adrian.hunter@intel.com, ulf.hansson@linaro.org,
        robh+dt@kernel.org, linux-mmc@vger.kernel.org,
        linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org,
        devicetree@vger.kernel.org, agross@kernel.org,
        bjorn.andersson@linaro.org, rnayak@codeaurora.org,
        Pradeep P V K <ppvk@codeaurora.org>,
        devicetree-owner@vger.kernel.org
Subject: Re: [PATCH V2] arm64: dts: qcom: sc7180: Add bandwidth votes for
 eMMC and SDcard
Message-ID: <20200812151516.GA2995789@google.com>
References: <1595328381-29552-1-git-send-email-sbhanu@codeaurora.org>
 <20200724171018.GZ3191083@google.com>
 <7ffcb56e9e6723f4bae687e0f491cb93@codeaurora.org>
 <20200727191029.GA3191083@google.com>
 <e83f559bb8691cd602f35e3bd739e5c4@codeaurora.org>
 <20200811170855.GK3191083@google.com>
 <be51df4466bc92574555bc762ff002d5@codeaurora.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
In-Reply-To: <be51df4466bc92574555bc762ff002d5@codeaurora.org>
Sender: linux-mmc-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-mmc.vger.kernel.org>
X-Mailing-List: linux-mmc@vger.kernel.org

On Wed, Aug 12, 2020 at 04:26:08PM +0530, sbhanu@codeaurora.org wrote:
> On 2020-08-11 22:38, Matthias Kaehlcke wrote:
> > On Tue, Jul 28, 2020 at 04:49:05PM +0530, sbhanu@codeaurora.org wrote:
> > > On 2020-07-28 00:40, Matthias Kaehlcke wrote:
> > > > Hi,
> > > >
> > > > On Mon, Jul 27, 2020 at 12:20:38PM +0530, sbhanu@codeaurora.org wrote:
> > > > > On 2020-07-24 22:40, Matthias Kaehlcke wrote:
> > > > > > Hi Shaik,
> > > > > >
> > > > > > On Tue, Jul 21, 2020 at 04:16:21PM +0530, Shaik Sajida Bhanu wrote:
> > > > > > > From: Pradeep P V K <ppvk@codeaurora.org>
> > > > > > >
> > > > > > > Add the bandwidth domain supporting performance state and
> > > > > > > the corresponding OPP tables for the sdhc device on sc7180.
> > > > > > >
> > > > > > > Signed-off-by: Pradeep P V K <ppvk@codeaurora.org>
> > > > > > > Signed-off-by: Shaik Sajida Bhanu <sbhanu@codeaurora.org>
> > > > > > > ---
> > > > > > >
> > > > > > > Changes since V1:
> > > > > > > 	- Incorporated review comments by Bjorn Andersson.
> > > > > > > ---
> > > > > > >  arch/arm64/boot/dts/qcom/sc7180.dtsi | 15 +++++++++++++++
> > > > > > >  1 file changed, 15 insertions(+)
> > > > > > >
> > > > > > > diff --git a/arch/arm64/boot/dts/qcom/sc7180.dtsi
> > > > > > > b/arch/arm64/boot/dts/qcom/sc7180.dtsi
> > > > > > > index 68f9894..d78a066 100644
> > > > > > > --- a/arch/arm64/boot/dts/qcom/sc7180.dtsi
> > > > > > > +++ b/arch/arm64/boot/dts/qcom/sc7180.dtsi
> > > > > > > @@ -684,6 +684,9 @@
> > > > > > >  			clocks = <&gcc GCC_SDCC1_APPS_CLK>,
> > > > > > >  					<&gcc GCC_SDCC1_AHB_CLK>;
> > > > > > >  			clock-names = "core", "iface";
> > > > > > > +			interconnects = <&aggre1_noc MASTER_EMMC &mc_virt SLAVE_EBI1>,
> > > > > > > +				<&gem_noc MASTER_APPSS_PROC &config_noc SLAVE_EMMC_CFG>;
> > > > > > > +			interconnect-names = "sdhc-ddr","cpu-sdhc";
> > > > > > >  			power-domains = <&rpmhpd SC7180_CX>;
> > > > > > >  			operating-points-v2 = <&sdhc1_opp_table>;
> > > > > > >
> > > > > > > @@ -704,11 +707,15 @@
> > > > > > >  				opp-100000000 {
> > > > > > >  					opp-hz = /bits/ 64 <100000000>;
> > > > > > >  					required-opps = <&rpmhpd_opp_low_svs>;
> > > > > > > +					opp-peak-kBps = <100000 100000>;
> > > > > > > +					opp-avg-kBps = <100000 50000>;
> > > > > > >  				};
> > > > > > >
> > > > > > >  				opp-384000000 {
> > > > > > >  					opp-hz = /bits/ 64 <384000000>;
> > > > > > >  					required-opps = <&rpmhpd_opp_svs_l1>;
> > > > > > > +					opp-peak-kBps = <600000 900000>;
> > > > > > > +					opp-avg-kBps = <261438 300000>;
> > > > > > >  				};
> > > > > > >  			};
> > > > > > >  		};
> > > > > > > @@ -2476,6 +2483,10 @@
> > > > > > >  			clocks = <&gcc GCC_SDCC2_APPS_CLK>,
> > > > > > >  					<&gcc GCC_SDCC2_AHB_CLK>;
> > > > > > >  			clock-names = "core", "iface";
> > > > > > > +
> > > > > > > +			interconnects = <&aggre1_noc MASTER_SDCC_2 &mc_virt SLAVE_EBI1>,
> > > > > > > +				<&gem_noc MASTER_APPSS_PROC &config_noc	SLAVE_SDCC_2>;
> > > > > > > +			interconnect-names = "sdhc-ddr","cpu-sdhc";
> > > > > > >  			power-domains = <&rpmhpd SC7180_CX>;
> > > > > > >  			operating-points-v2 = <&sdhc2_opp_table>;
> > > > > > >
> > > > > > > @@ -2489,11 +2500,15 @@
> > > > > > >  				opp-100000000 {
> > > > > > >  					opp-hz = /bits/ 64 <100000000>;
> > > > > > >  					required-opps = <&rpmhpd_opp_low_svs>;
> > > > > > > +					opp-peak-kBps = <160000 100000>;
> > > > > > > +					opp-avg-kBps = <80000 50000>;
> > > > > > >  				};
> > > > > > >
> > > > > > >  				opp-202000000 {
> > > > > > >  					opp-hz = /bits/ 64 <202000000>;
> > > > > > >  					required-opps = <&rpmhpd_opp_svs_l1>;
> > > > > > > +					opp-peak-kBps = <200000	120000>;
> > > > > > > +					opp-avg-kBps = <100000 60000>;
> > > > > > >  				};
> > > > > > >  			};
> > > > > > >  		};
> > > > > >
> > > > > > Does the sdhci-msm driver actually have BW scaling support at this
> > > > > > point?
> > > > > >
> > > > >
> > > > > yes
> > > > >
> > > > > > There is commit 4ece9795be56 ("mmc: sdhci-msm: Add interconnect
> > > > > > bandwidth scaling support"), whose commit message says "make sure
> > > > > > interconnect driver is ready before handling interconnect scaling.".
> > > > > >
> > > > > > I haven't seen any patch adding the scaling support (supposedly by
> > > > > > adding dev_pm_opp_set_bw() calls?). Did I miss it? If not it seems
> > > > > > it would make sense to post it in a series together with this patch,
> > > > > > as far as I can tell this patch alone does nothing in practical terms.
> > > > > >
> > > > > > grep sdhc /sys/kernel/debug/interconnect/interconnect_summary
> > > > > >   8804000.sdhci                          0            0            0
> > > > > >   7c4000.sdhci                           0            0            0
> > > > > >   7c4000.sdhci                           0            0            0
> > > > > >   8804000.sdhci                          0            0            0
> > > > > >   ...
> > > > >
> > > > > "mmc: sdhci-msm: Use OPP API to set clk/perf
> > > > > state"(https://lkml.org/lkml/2020/4/8/425) and "mmc: sdhci-msm: Add
> > > > > interconnect bandwidth scaling
> > > > > support"(https://lkml.org/lkml/2020/3/12/60)
> > > > > with these two patches scaling will be supported for sdhci-msm driver.
> > > >
> > > > Are you testing with exactly these patches or with the ones that landed
> > > > upstream? At least the second one changed substantially
> > > >
> > > > > the values  in  grep sdhc
> > > > > /sys/kernel/debug/interconnect/interconnect_summary will be zero
> > > > > during
> > > > > device is in suspend state...
> > > >
> > > > Yes, I forgot to mention that I started MMC IO before looking at
> > > > 'interconnect_summary'.
> > > >
> > > > > and the values in  grep sdhc
> > > > > /sys/kernel/debug/interconnect/interconnect_summary during device in
> > > > > resume
> > > > > state will be like the following::
> > > > >
> > > > > cicalhost / # cat
> > > > > /sys/kernel/debug/interconnect/interconnect_summary | grep
> > > > > sdh
> > > > >   8804000.sdhci                          0        60000       120000
> > > > >   7c4000.sdhci                           0       300000       900000
> > > > >   7c4000.sdhci                           0       300000       900000
> > > > >   8804000.sdhci                          0        60000       120000
> > > > >   8804000.sdhci                          0       100000       200000
> > > > >   7c4000.sdhci                           0       261438       600000
> > > > >   8804000.sdhci                          0        60000       120000
> > > >
> > > > On my system the bandwidth is never set:
> > > >
> > > > 3.590152] sdhci_msm 7c4000.sdhci: DBG: old/new frequencies (384000000
> > > > Hz) are same, nothing to do
> > > > https://elixir.bootlin.com/linux/v5.7.8/source/drivers/opp/core.c#L847
> > > >
> > > > This happens every time, even after the bandwith is set to 0. The
> > > > problem
> > > > seems to be that opp_table->clk doesn't change for target_freq = 0.
> > > >
> > > > My system is based on v5.4, so it is possible that my kernel is missing
> > > > some
> > > > relevant patch from upstream.
> > > Hi matthias,
> > > 
> > > In order to aviod confusion this patch is continuation of the below
> > > patch::
> > > "mmc: sdhci-msm: Add interconnect bandwidth scaling support"
> > > (https://lkml.org/lkml/2020/6/9/160).
> > 
> > My kernel contains this patch.
> > 
> > As you told me in private, the patch "opp: Fix dev_pm_opp_set_rate()
> > to not return early" (https://patchwork.kernel.org/patch/11707003/) is
> > needed, which fixes exactly the problem I described.
> > 
> > It seems the tree you tested was not based on the maintainer tree or
> > upstream,
> > please make that clear when someone reports issues. Since you said it
> > works
> > for you I wasted time trying to chase down a missing patch which did not
> > exist
> > (yet).
> 
> 
> Hi Matthis,
> 
> Can you confirm from your end the issue that you reported got fixed
> with Rajendra patch or not. Once you confirm, I can ask Bjorn to pull
> this dt change.

Yes, the issue is fixed with Rajendra's patch

Tested-by: Matthias Kaehlcke <mka@chromium.org>
