Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Dec 21 18:33:06 2022
| Host         : martin-desktop running 64-bit ArcoLinux
| Command      : report_timing_summary -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -pb red_pitaya_top_timing_summary_routed.pb -rpx red_pitaya_top_timing_summary_routed.rpx -warn_on_violation
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.847        0.000                      0                 2537        0.048        0.000                      0                 2537        1.845        0.000                       0                  1231  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
adc_clk                                  {0.000 4.000}        8.000           125.000         
  clk_fb                                 {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x                         {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p                         {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x                         {0.000 2.000}        4.000           250.000         
system_wrapper_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_125_system_clk_wiz_0_0             {0.000 4.000}        8.000           125.000         
  clk_62_5_system_clk_wiz_0_0            {0.000 8.000}        16.000          62.500          
  clkfbout_system_clk_wiz_0_0            {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                                                   6.751        0.000                       0                     2  
  pll_dac_clk_1x                                                                                                                                                                           5.845        0.000                       0                    18  
  pll_dac_clk_2p                                                                                                                                                                           1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                                           1.845        0.000                       0                     3  
system_wrapper_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_125_system_clk_wiz_0_0                   0.847        0.000                      0                 1673        0.055        0.000                      0                 1673        3.020        0.000                       0                   916  
  clk_62_5_system_clk_wiz_0_0                 11.381        0.000                      0                  536        0.048        0.000                      0                  536        7.020        0.000                       0                   284  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                              5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_62_5_system_clk_wiz_0_0  clk_125_system_clk_wiz_0_0         1.595        0.000                      0                  483        0.120        0.000                      0                  483  
clk_125_system_clk_wiz_0_0   clk_62_5_system_clk_wiz_0_0        3.157        0.000                      0                  247        0.134        0.000                      0                  247  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   bufg_dac_clk_1x/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    oddr_dac_dat[0]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    oddr_dac_dat[10]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    oddr_dac_dat[11]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    oddr_dac_dat[12]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    oddr_dac_dat[13]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    oddr_dac_dat[1]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    oddr_dac_dat[2]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    oddr_dac_dat[3]/C
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    oddr_dac_dat[4]/C
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   bufg_dac_clk_2p/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    oddr_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2x/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    oddr_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  system_wrapper_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_wrapper_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_wrapper_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_wrapper_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125_system_clk_wiz_0_0
  To Clock:  clk_125_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 1.574ns (23.647%)  route 5.082ns (76.353%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 5.281 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.680    -2.184    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X11Y42         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.728 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.865    -0.863    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.152    -0.711 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=20, routed)          1.147     0.436    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.332     0.768 f  system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=12, routed)          0.851     1.619    system_wrapper_i/acquire_top_0/inst/reg_addr[4]
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.152     1.771 f  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_3/O
                         net (fo=1, routed)           0.669     2.439    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_3_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.332     2.771 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2/O
                         net (fo=4, routed)           0.762     3.533    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.150     3.683 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.789     4.472    system_wrapper_i/acquire_top_0/inst/cfg_dec0
    SLICE_X3Y37          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.547     5.281    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X3Y37          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[14]/C
                         clock pessimism              0.517     5.798    
                         clock uncertainty           -0.069     5.729    
    SLICE_X3Y37          FDRE (Setup_fdre_C_CE)      -0.409     5.320    system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[14]
  -------------------------------------------------------------------
                         required time                          5.320    
                         arrival time                          -4.472    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 1.574ns (23.647%)  route 5.082ns (76.353%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 5.281 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.680    -2.184    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X11Y42         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.728 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.865    -0.863    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.152    -0.711 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=20, routed)          1.147     0.436    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.332     0.768 f  system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=12, routed)          0.851     1.619    system_wrapper_i/acquire_top_0/inst/reg_addr[4]
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.152     1.771 f  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_3/O
                         net (fo=1, routed)           0.669     2.439    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_3_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.332     2.771 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2/O
                         net (fo=4, routed)           0.762     3.533    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.150     3.683 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.789     4.472    system_wrapper_i/acquire_top_0/inst/cfg_dec0
    SLICE_X3Y37          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.547     5.281    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X3Y37          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[15]/C
                         clock pessimism              0.517     5.798    
                         clock uncertainty           -0.069     5.729    
    SLICE_X3Y37          FDRE (Setup_fdre_C_CE)      -0.409     5.320    system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[15]
  -------------------------------------------------------------------
                         required time                          5.320    
                         arrival time                          -4.472    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 1.574ns (23.647%)  route 5.082ns (76.353%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 5.281 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.680    -2.184    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X11Y42         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.728 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.865    -0.863    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.152    -0.711 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=20, routed)          1.147     0.436    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.332     0.768 f  system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=12, routed)          0.851     1.619    system_wrapper_i/acquire_top_0/inst/reg_addr[4]
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.152     1.771 f  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_3/O
                         net (fo=1, routed)           0.669     2.439    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_3_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.332     2.771 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2/O
                         net (fo=4, routed)           0.762     3.533    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.150     3.683 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.789     4.472    system_wrapper_i/acquire_top_0/inst/cfg_dec0
    SLICE_X3Y37          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.547     5.281    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X3Y37          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[26]/C
                         clock pessimism              0.517     5.798    
                         clock uncertainty           -0.069     5.729    
    SLICE_X3Y37          FDRE (Setup_fdre_C_CE)      -0.409     5.320    system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[26]
  -------------------------------------------------------------------
                         required time                          5.320    
                         arrival time                          -4.472    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 1.574ns (23.647%)  route 5.082ns (76.353%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 5.281 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.680    -2.184    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X11Y42         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.728 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.865    -0.863    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.152    -0.711 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=20, routed)          1.147     0.436    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.332     0.768 f  system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=12, routed)          0.851     1.619    system_wrapper_i/acquire_top_0/inst/reg_addr[4]
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.152     1.771 f  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_3/O
                         net (fo=1, routed)           0.669     2.439    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_3_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.332     2.771 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2/O
                         net (fo=4, routed)           0.762     3.533    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.150     3.683 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.789     4.472    system_wrapper_i/acquire_top_0/inst/cfg_dec0
    SLICE_X3Y37          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.547     5.281    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X3Y37          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[29]/C
                         clock pessimism              0.517     5.798    
                         clock uncertainty           -0.069     5.729    
    SLICE_X3Y37          FDRE (Setup_fdre_C_CE)      -0.409     5.320    system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[29]
  -------------------------------------------------------------------
                         required time                          5.320    
                         arrival time                          -4.472    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/buff_size_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 1.548ns (22.896%)  route 5.213ns (77.104%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 5.279 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.680    -2.184    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X11Y42         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.728 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.865    -0.863    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.152    -0.711 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=20, routed)          1.147     0.436    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.332     0.768 f  system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=12, routed)          0.851     1.619    system_wrapper_i/acquire_top_0/inst/reg_addr[4]
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.152     1.771 f  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_3/O
                         net (fo=1, routed)           0.669     2.439    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_3_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.332     2.771 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2/O
                         net (fo=4, routed)           0.762     3.533    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.124     3.657 r  system_wrapper_i/acquire_top_0/inst/buff_size[31]_i_1/O
                         net (fo=32, routed)          0.920     4.577    system_wrapper_i/acquire_top_0/inst/buff_size0
    SLICE_X3Y34          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/buff_size_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.545     5.279    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X3Y34          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/buff_size_reg[26]/C
                         clock pessimism              0.517     5.796    
                         clock uncertainty           -0.069     5.727    
    SLICE_X3Y34          FDRE (Setup_fdre_C_CE)      -0.205     5.522    system_wrapper_i/acquire_top_0/inst/buff_size_reg[26]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/buff_size_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 1.548ns (22.896%)  route 5.213ns (77.104%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 5.279 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.680    -2.184    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X11Y42         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.728 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.865    -0.863    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.152    -0.711 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=20, routed)          1.147     0.436    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.332     0.768 f  system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=12, routed)          0.851     1.619    system_wrapper_i/acquire_top_0/inst/reg_addr[4]
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.152     1.771 f  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_3/O
                         net (fo=1, routed)           0.669     2.439    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_3_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.332     2.771 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2/O
                         net (fo=4, routed)           0.762     3.533    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.124     3.657 r  system_wrapper_i/acquire_top_0/inst/buff_size[31]_i_1/O
                         net (fo=32, routed)          0.920     4.577    system_wrapper_i/acquire_top_0/inst/buff_size0
    SLICE_X3Y34          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/buff_size_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.545     5.279    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X3Y34          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/buff_size_reg[27]/C
                         clock pessimism              0.517     5.796    
                         clock uncertainty           -0.069     5.727    
    SLICE_X3Y34          FDRE (Setup_fdre_C_CE)      -0.205     5.522    system_wrapper_i/acquire_top_0/inst/buff_size_reg[27]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/buff_size_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 1.548ns (22.896%)  route 5.213ns (77.104%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 5.279 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.680    -2.184    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X11Y42         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.728 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.865    -0.863    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.152    -0.711 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=20, routed)          1.147     0.436    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.332     0.768 f  system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=12, routed)          0.851     1.619    system_wrapper_i/acquire_top_0/inst/reg_addr[4]
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.152     1.771 f  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_3/O
                         net (fo=1, routed)           0.669     2.439    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_3_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.332     2.771 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2/O
                         net (fo=4, routed)           0.762     3.533    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.124     3.657 r  system_wrapper_i/acquire_top_0/inst/buff_size[31]_i_1/O
                         net (fo=32, routed)          0.920     4.577    system_wrapper_i/acquire_top_0/inst/buff_size0
    SLICE_X3Y34          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/buff_size_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.545     5.279    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X3Y34          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/buff_size_reg[29]/C
                         clock pessimism              0.517     5.796    
                         clock uncertainty           -0.069     5.727    
    SLICE_X3Y34          FDRE (Setup_fdre_C_CE)      -0.205     5.522    system_wrapper_i/acquire_top_0/inst/buff_size_reg[29]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 1.574ns (23.936%)  route 5.002ns (76.064%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.722ns = ( 5.278 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.680    -2.184    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X11Y42         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.728 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.865    -0.863    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.152    -0.711 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=20, routed)          1.147     0.436    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.332     0.768 f  system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=12, routed)          0.851     1.619    system_wrapper_i/acquire_top_0/inst/reg_addr[4]
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.152     1.771 f  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_3/O
                         net (fo=1, routed)           0.669     2.439    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_3_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.332     2.771 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2/O
                         net (fo=4, routed)           0.762     3.533    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.150     3.683 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.709     4.392    system_wrapper_i/acquire_top_0/inst/cfg_dec0
    SLICE_X4Y33          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.544     5.278    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X4Y33          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[10]/C
                         clock pessimism              0.517     5.795    
                         clock uncertainty           -0.069     5.726    
    SLICE_X4Y33          FDRE (Setup_fdre_C_CE)      -0.373     5.353    system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[10]
  -------------------------------------------------------------------
                         required time                          5.353    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 1.574ns (23.936%)  route 5.002ns (76.064%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.722ns = ( 5.278 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.680    -2.184    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X11Y42         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.728 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.865    -0.863    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.152    -0.711 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=20, routed)          1.147     0.436    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.332     0.768 f  system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=12, routed)          0.851     1.619    system_wrapper_i/acquire_top_0/inst/reg_addr[4]
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.152     1.771 f  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_3/O
                         net (fo=1, routed)           0.669     2.439    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_3_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.332     2.771 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2/O
                         net (fo=4, routed)           0.762     3.533    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.150     3.683 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.709     4.392    system_wrapper_i/acquire_top_0/inst/cfg_dec0
    SLICE_X4Y33          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.544     5.278    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X4Y33          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[20]/C
                         clock pessimism              0.517     5.795    
                         clock uncertainty           -0.069     5.726    
    SLICE_X4Y33          FDRE (Setup_fdre_C_CE)      -0.373     5.353    system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[20]
  -------------------------------------------------------------------
                         required time                          5.353    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 1.574ns (23.936%)  route 5.002ns (76.064%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.722ns = ( 5.278 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.184ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.680    -2.184    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X11Y42         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.728 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.865    -0.863    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.152    -0.711 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=20, routed)          1.147     0.436    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X7Y42          LUT6 (Prop_lut6_I1_O)        0.332     0.768 f  system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[4]_INST_0/O
                         net (fo=12, routed)          0.851     1.619    system_wrapper_i/acquire_top_0/inst/reg_addr[4]
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.152     1.771 f  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_3/O
                         net (fo=1, routed)           0.669     2.439    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_3_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I3_O)        0.332     2.771 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2/O
                         net (fo=4, routed)           0.762     3.533    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.150     3.683 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.709     4.392    system_wrapper_i/acquire_top_0/inst/cfg_dec0
    SLICE_X4Y33          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.544     5.278    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X4Y33          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[8]/C
                         clock pessimism              0.517     5.795    
                         clock uncertainty           -0.069     5.726    
    SLICE_X4Y33          FDRE (Setup_fdre_C_CE)      -0.373     5.353    system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[8]
  -------------------------------------------------------------------
                         required time                          5.353    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  0.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_wrapper_i/acquire_top_0/inst/reg_rd_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.578    -0.746    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X1Y33          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/reg_rd_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.605 r  system_wrapper_i/acquire_top_0/inst/reg_rd_data_reg[8]/Q
                         net (fo=1, routed)           0.112    -0.493    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X0Y34          SRLC32E                                      r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.845    -1.168    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y34          SRLC32E                                      r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.437    -0.731    
    SLICE_X0Y34          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.548    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.180ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.565    -0.759    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X9Y42          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.618 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.508    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X8Y42          SRLC32E                                      r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.833    -1.180    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X8Y42          SRLC32E                                      r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.434    -0.746    
    SLICE_X8Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.563    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_wrapper_i/acquire_top_0/inst/reg_rd_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.168ns
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.579    -0.745    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X5Y32          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/reg_rd_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.604 r  system_wrapper_i/acquire_top_0/inst/reg_rd_data_reg[31]/Q
                         net (fo=1, routed)           0.116    -0.488    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X4Y32          SRLC32E                                      r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.845    -1.168    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y32          SRLC32E                                      r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism              0.436    -0.732    
    SLICE_X4Y32          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.549    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 system_wrapper_i/acquire_top_0/inst/axi_control/sel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.579%)  route 0.261ns (61.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.136ns
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.566    -0.758    system_wrapper_i/acquire_top_0/inst/axi_control/m_axi_aclk
    SLICE_X6Y4           FDSE                                         r  system_wrapper_i/acquire_top_0/inst/axi_control/sel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDSE (Prop_fdse_C_Q)         0.164    -0.594 r  system_wrapper_i/acquire_top_0/inst/axi_control/sel_data_reg[1]/Q
                         net (fo=1, routed)           0.261    -0.333    system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB36_X0Y0          RAMB36E1                                     r  system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.877    -1.136    system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y0          RAMB36E1                                     r  system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKBWRCLK
                         clock pessimism              0.437    -0.698    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296    -0.402    system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.543%)  route 0.241ns (59.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.178ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.584    -0.740    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.576 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.241    -0.335    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[26]
    SLICE_X7Y49          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.835    -1.178    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X7Y49          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism              0.690    -0.488    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.071    -0.417    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.180ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.565    -0.759    system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y8           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.618 f  system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.564    system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[3]
    SLICE_X6Y8           LUT6 (Prop_lut6_I0_O)        0.045    -0.519 r  system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1/O
                         net (fo=1, routed)           0.000    -0.519    system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.833    -1.180    system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y8           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.434    -0.746    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.121    -0.625    system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.179ns
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.566    -0.758    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X13Y46         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.617 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.563    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[4]
    SLICE_X12Y46         LUT5 (Prop_lut5_I2_O)        0.045    -0.518 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.518    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0_n_0
    SLICE_X12Y46         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.834    -1.179    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X12Y46         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism              0.434    -0.745    
    SLICE_X12Y46         FDRE (Hold_fdre_C_D)         0.121    -0.624    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.790%)  route 0.196ns (58.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.179ns
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.567    -0.757    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y49          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.616 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.196    -0.419    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X9Y50          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.834    -1.179    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X9Y50          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.690    -0.489    
    SLICE_X9Y50          FDRE (Hold_fdre_C_CE)       -0.039    -0.528    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.585    -0.739    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X4Y43          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.145    -0.430    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X4Y42          SRLC32E                                      r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.852    -1.161    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.437    -0.724    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.541    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.180ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.565    -0.759    system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y7           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.618 r  system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.562    system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X7Y7           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.833    -1.180    system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y7           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.421    -0.759    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.078    -0.681    system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y0      system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y0      system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    system_wrapper_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y3       system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y3       system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X8Y3       system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X7Y3       system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X7Y4       system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y1       system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y34      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y34      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y34      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y34      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y51      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y51      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y51      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y51      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y38      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y32      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y38      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y32      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y32      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y32      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y32      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y32      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y32      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y34      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y32      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y32      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_62_5_system_clk_wiz_0_0
  To Clock:  clk_62_5_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.381ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.481ns (34.417%)  route 2.822ns (65.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.722ns = ( 13.278 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.765    -2.099    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -0.742 r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RREADY
                         net (fo=49, routed)          1.388     0.646    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.124     0.770 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[46]_i_1__0/O
                         net (fo=45, routed)          1.434     2.204    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X0Y38          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.544    13.278    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y38          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/C
                         clock pessimism              0.553    13.831    
                         clock uncertainty           -0.077    13.754    
    SLICE_X0Y38          FDRE (Setup_fdre_C_CE)      -0.169    13.585    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                 11.381    

Slack (MET) :             11.381ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.481ns (34.417%)  route 2.822ns (65.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.722ns = ( 13.278 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.765    -2.099    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -0.742 r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RREADY
                         net (fo=49, routed)          1.388     0.646    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.124     0.770 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[46]_i_1__0/O
                         net (fo=45, routed)          1.434     2.204    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X0Y38          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.544    13.278    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y38          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
                         clock pessimism              0.553    13.831    
                         clock uncertainty           -0.077    13.754    
    SLICE_X0Y38          FDRE (Setup_fdre_C_CE)      -0.169    13.585    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                 11.381    

Slack (MET) :             11.381ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.481ns (34.417%)  route 2.822ns (65.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.722ns = ( 13.278 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.765    -2.099    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -0.742 r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RREADY
                         net (fo=49, routed)          1.388     0.646    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.124     0.770 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[46]_i_1__0/O
                         net (fo=45, routed)          1.434     2.204    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X0Y38          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.544    13.278    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y38          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
                         clock pessimism              0.553    13.831    
                         clock uncertainty           -0.077    13.754    
    SLICE_X0Y38          FDRE (Setup_fdre_C_CE)      -0.169    13.585    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                 11.381    

Slack (MET) :             11.381ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.481ns (34.417%)  route 2.822ns (65.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.722ns = ( 13.278 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.765    -2.099    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -0.742 r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RREADY
                         net (fo=49, routed)          1.388     0.646    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.124     0.770 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[46]_i_1__0/O
                         net (fo=45, routed)          1.434     2.204    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X0Y38          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.544    13.278    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y38          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/C
                         clock pessimism              0.553    13.831    
                         clock uncertainty           -0.077    13.754    
    SLICE_X0Y38          FDRE (Setup_fdre_C_CE)      -0.169    13.585    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                 11.381    

Slack (MET) :             11.492ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 1.481ns (37.000%)  route 2.522ns (63.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.725ns = ( 13.275 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.765    -2.099    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -0.742 r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RREADY
                         net (fo=49, routed)          1.388     0.646    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.124     0.770 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[46]_i_1__0/O
                         net (fo=45, routed)          1.133     1.904    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X2Y51          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.542    13.275    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y51          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]/C
                         clock pessimism              0.403    13.678    
                         clock uncertainty           -0.077    13.601    
    SLICE_X2Y51          FDRE (Setup_fdre_C_CE)      -0.205    13.396    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -1.904    
  -------------------------------------------------------------------
                         slack                                 11.492    

Slack (MET) :             11.492ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 1.481ns (37.000%)  route 2.522ns (63.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.725ns = ( 13.275 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.765    -2.099    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -0.742 r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RREADY
                         net (fo=49, routed)          1.388     0.646    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.124     0.770 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[46]_i_1__0/O
                         net (fo=45, routed)          1.133     1.904    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X2Y51          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.542    13.275    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y51          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[44]/C
                         clock pessimism              0.403    13.678    
                         clock uncertainty           -0.077    13.601    
    SLICE_X2Y51          FDRE (Setup_fdre_C_CE)      -0.205    13.396    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[44]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -1.904    
  -------------------------------------------------------------------
                         slack                                 11.492    

Slack (MET) :             11.492ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 1.481ns (37.000%)  route 2.522ns (63.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.725ns = ( 13.275 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.765    -2.099    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -0.742 r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RREADY
                         net (fo=49, routed)          1.388     0.646    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.124     0.770 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[46]_i_1__0/O
                         net (fo=45, routed)          1.133     1.904    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X2Y51          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.542    13.275    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y51          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]/C
                         clock pessimism              0.403    13.678    
                         clock uncertainty           -0.077    13.601    
    SLICE_X2Y51          FDRE (Setup_fdre_C_CE)      -0.205    13.396    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -1.904    
  -------------------------------------------------------------------
                         slack                                 11.492    

Slack (MET) :             11.632ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.481ns (38.339%)  route 2.382ns (61.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.725ns = ( 13.275 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.765    -2.099    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -0.742 r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RREADY
                         net (fo=49, routed)          1.388     0.646    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.124     0.770 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[46]_i_1__0/O
                         net (fo=45, routed)          0.993     1.764    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X2Y50          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.542    13.275    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y50          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/C
                         clock pessimism              0.403    13.678    
                         clock uncertainty           -0.077    13.601    
    SLICE_X2Y50          FDRE (Setup_fdre_C_CE)      -0.205    13.396    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -1.764    
  -------------------------------------------------------------------
                         slack                                 11.632    

Slack (MET) :             11.632ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.481ns (38.339%)  route 2.382ns (61.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.725ns = ( 13.275 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.765    -2.099    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -0.742 r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RREADY
                         net (fo=49, routed)          1.388     0.646    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.124     0.770 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[46]_i_1__0/O
                         net (fo=45, routed)          0.993     1.764    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X2Y50          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.542    13.275    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y50          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/C
                         clock pessimism              0.403    13.678    
                         clock uncertainty           -0.077    13.601    
    SLICE_X2Y50          FDRE (Setup_fdre_C_CE)      -0.205    13.396    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -1.764    
  -------------------------------------------------------------------
                         slack                                 11.632    

Slack (MET) :             11.632ns  (required time - arrival time)
  Source:                 system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.481ns (38.339%)  route 2.382ns (61.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.725ns = ( 13.275 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.765    -2.099    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -0.742 r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RREADY
                         net (fo=49, routed)          1.388     0.646    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/s_axi_rready
    SLICE_X3Y46          LUT3 (Prop_lut3_I0_O)        0.124     0.770 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[46]_i_1__0/O
                         net (fo=45, routed)          0.993     1.764    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X2Y50          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.542    13.275    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y50          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[37]/C
                         clock pessimism              0.403    13.678    
                         clock uncertainty           -0.077    13.601    
    SLICE_X2Y50          FDRE (Setup_fdre_C_CE)      -0.205    13.396    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[37]
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -1.764    
  -------------------------------------------------------------------
                         slack                                 11.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.227ns (55.843%)  route 0.179ns (44.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.586    -0.738    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y48          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.128    -0.610 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[39]/Q
                         net (fo=1, routed)           0.179    -0.430    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg_n_0_[39]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.099    -0.331 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[39]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[39]_i_1_n_0
    SLICE_X2Y51          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.853    -1.160    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y51          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]/C
                         clock pessimism              0.690    -0.470    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.091    -0.379    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RID[3]
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.164%)  route 0.219ns (60.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.120ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.584    -0.740    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y50          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[38]/Q
                         net (fo=1, routed)           0.219    -0.380    system_wrapper_i/processing_system7/inst/M_AXI_GP0_RID[3]
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.893    -1.120    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.690    -0.431    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RID[3])
                                                      0.000    -0.431    system_wrapper_i/processing_system7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RID[2]
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.162%)  route 0.219ns (60.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.120ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.584    -0.740    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y50          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[37]/Q
                         net (fo=1, routed)           0.219    -0.380    system_wrapper_i/processing_system7/inst/M_AXI_GP0_RID[2]
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.893    -1.120    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.690    -0.431    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RID[2])
                                                      0.000    -0.431    system_wrapper_i/processing_system7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RID[10]
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.489%)  route 0.256ns (64.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.120ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.584    -0.740    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y51          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]/Q
                         net (fo=1, routed)           0.256    -0.342    system_wrapper_i/processing_system7/inst/M_AXI_GP0_RID[10]
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0RID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.893    -1.120    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.690    -0.431    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RID[10])
                                                      0.000    -0.431    system_wrapper_i/processing_system7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.684%)  route 0.239ns (59.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.120ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.582    -0.742    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y50          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.578 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/Q
                         net (fo=1, routed)           0.239    -0.339    system_wrapper_i/processing_system7/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.893    -1.120    system_wrapper_i/processing_system7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_wrapper_i/processing_system7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.690    -0.431    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000    -0.431    system_wrapper_i/processing_system7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.164ns
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.581    -0.743    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y38          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.602 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.546    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg_n_0_[3]
    SLICE_X0Y38          LUT5 (Prop_lut5_I0_O)        0.045    -0.501 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.501    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[3]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.849    -1.164    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y38          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/C
                         clock pessimism              0.434    -0.730    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.120    -0.610    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.162ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.583    -0.741    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.600 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[21]/Q
                         net (fo=1, routed)           0.056    -0.544    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r[21]
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.045    -0.499 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.499    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/p_0_in[21]
    SLICE_X0Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.851    -1.162    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/C
                         clock pessimism              0.434    -0.728    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.120    -0.608    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.226ns (47.966%)  route 0.245ns (52.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.586    -0.738    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y48          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.128    -0.610 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[44]/Q
                         net (fo=1, routed)           0.245    -0.365    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg_n_0_[44]
    SLICE_X2Y51          LUT5 (Prop_lut5_I0_O)        0.098    -0.267 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[44]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[44]_i_1_n_0
    SLICE_X2Y51          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.853    -1.160    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y51          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[44]/C
                         clock pessimism              0.690    -0.470    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.092    -0.378    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[44]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.394%)  route 0.286ns (60.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.586    -0.738    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y48          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.597 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[33]/Q
                         net (fo=1, routed)           0.286    -0.311    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg_n_0_[33]
    SLICE_X2Y50          LUT5 (Prop_lut5_I0_O)        0.045    -0.266 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[33]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[33]_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.853    -1.160    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y50          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/C
                         clock pessimism              0.690    -0.470    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092    -0.378    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.562    -0.762    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X9Y34          FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.565    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X9Y34          FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.828    -1.185    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X9Y34          FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.423    -0.762    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.075    -0.687    system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_62_5_system_clk_wiz_0_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y1    system_wrapper_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X0Y47      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X2Y50      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X1Y48      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X2Y44      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X2Y46      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X2Y50      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[37]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X2Y50      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[38]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X2Y51      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.000       7.020      SLICE_X8Y34      system_wrapper_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.000       7.020      SLICE_X8Y34      system_wrapper_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X9Y34      system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X9Y34      system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X9Y34      system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X9Y34      system_wrapper_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y47      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X2Y50      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X1Y48      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X2Y50      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[37]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.000       7.020      SLICE_X8Y34      system_wrapper_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.000       7.020      SLICE_X8Y34      system_wrapper_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X0Y47      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X2Y50      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X1Y48      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X2Y44      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X2Y46      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X2Y50      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[37]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X2Y50      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[38]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X2Y51      system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5    system_wrapper_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_62_5_system_clk_wiz_0_0
  To Clock:  clk_125_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/axi_control/selector_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 0.580ns (9.828%)  route 5.322ns (90.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 5.285 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.716    -2.148    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.692 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          5.322     3.630    system_wrapper_i/acquire_top_0/inst/axi_control/rst_n
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.124     3.754 r  system_wrapper_i/acquire_top_0/inst/axi_control/selector[0]_i_1/O
                         net (fo=1, routed)           0.000     3.754    system_wrapper_i/acquire_top_0/inst/axi_control/selector[0]_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/axi_control/selector_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.551     5.285    system_wrapper_i/acquire_top_0/inst/axi_control/m_axi_aclk
    SLICE_X2Y5           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/axi_control/selector_reg[0]/C
                         clock pessimism              0.232     5.516    
                         clock uncertainty           -0.197     5.319    
    SLICE_X2Y5           FDRE (Setup_fdre_C_D)        0.029     5.348    system_wrapper_i/acquire_top_0/inst/axi_control/selector_reg[0]
  -------------------------------------------------------------------
                         required time                          5.348    
                         arrival time                          -3.754    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/awvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 0.580ns (10.082%)  route 5.173ns (89.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 5.281 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.716    -2.148    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.692 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          5.173     3.481    system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/m_axi_aresetn
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.124     3.605 r  system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/awvalid_i_1/O
                         net (fo=1, routed)           0.000     3.605    system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/awvalid_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/awvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.547     5.281    system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/m_axi_aclk
    SLICE_X1Y4           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/awvalid_reg/C
                         clock pessimism              0.232     5.513    
                         clock uncertainty           -0.197     5.315    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)        0.029     5.344    system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/awvalid_reg
  -------------------------------------------------------------------
                         required time                          5.344    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/bready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 0.580ns (10.079%)  route 5.175ns (89.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 5.281 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.716    -2.148    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.692 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          5.175     3.483    system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/m_axi_aresetn
    SLICE_X1Y4           LUT6 (Prop_lut6_I3_O)        0.124     3.607 r  system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/bready_i_1/O
                         net (fo=1, routed)           0.000     3.607    system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/bready_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/bready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.547     5.281    system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/m_axi_aclk
    SLICE_X1Y4           FDRE                                         r  system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/bready_reg/C
                         clock pessimism              0.232     5.513    
                         clock uncertainty           -0.197     5.315    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)        0.031     5.346    system_wrapper_i/acquire_top_0/inst/U_axi_s2mm/bready_reg
  -------------------------------------------------------------------
                         required time                          5.346    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 0.978ns (18.626%)  route 4.273ns (81.374%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 5.281 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.716    -2.148    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.692 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.548    -0.144    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    -0.020 r  system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.338     0.318    system_wrapper_i/acquire_top_0/inst/reg_en
    SLICE_X7Y46          LUT3 (Prop_lut3_I2_O)        0.124     0.442 f  system_wrapper_i/acquire_top_0/inst/fifo_min_thresh[3]_i_3/O
                         net (fo=2, routed)           0.836     1.278    system_wrapper_i/acquire_top_0/inst/fifo_min_thresh[3]_i_3_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.124     1.402 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2/O
                         net (fo=4, routed)           0.762     2.164    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.150     2.314 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.789     3.103    system_wrapper_i/acquire_top_0/inst/cfg_dec0
    SLICE_X3Y37          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.547     5.281    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X3Y37          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[14]/C
                         clock pessimism              0.232     5.513    
                         clock uncertainty           -0.197     5.315    
    SLICE_X3Y37          FDRE (Setup_fdre_C_CE)      -0.409     4.906    system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[14]
  -------------------------------------------------------------------
                         required time                          4.906    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 0.978ns (18.626%)  route 4.273ns (81.374%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 5.281 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.716    -2.148    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.692 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.548    -0.144    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    -0.020 r  system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.338     0.318    system_wrapper_i/acquire_top_0/inst/reg_en
    SLICE_X7Y46          LUT3 (Prop_lut3_I2_O)        0.124     0.442 f  system_wrapper_i/acquire_top_0/inst/fifo_min_thresh[3]_i_3/O
                         net (fo=2, routed)           0.836     1.278    system_wrapper_i/acquire_top_0/inst/fifo_min_thresh[3]_i_3_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.124     1.402 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2/O
                         net (fo=4, routed)           0.762     2.164    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.150     2.314 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.789     3.103    system_wrapper_i/acquire_top_0/inst/cfg_dec0
    SLICE_X3Y37          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.547     5.281    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X3Y37          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[15]/C
                         clock pessimism              0.232     5.513    
                         clock uncertainty           -0.197     5.315    
    SLICE_X3Y37          FDRE (Setup_fdre_C_CE)      -0.409     4.906    system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[15]
  -------------------------------------------------------------------
                         required time                          4.906    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 0.978ns (18.626%)  route 4.273ns (81.374%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 5.281 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.716    -2.148    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.692 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.548    -0.144    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    -0.020 r  system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.338     0.318    system_wrapper_i/acquire_top_0/inst/reg_en
    SLICE_X7Y46          LUT3 (Prop_lut3_I2_O)        0.124     0.442 f  system_wrapper_i/acquire_top_0/inst/fifo_min_thresh[3]_i_3/O
                         net (fo=2, routed)           0.836     1.278    system_wrapper_i/acquire_top_0/inst/fifo_min_thresh[3]_i_3_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.124     1.402 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2/O
                         net (fo=4, routed)           0.762     2.164    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.150     2.314 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.789     3.103    system_wrapper_i/acquire_top_0/inst/cfg_dec0
    SLICE_X3Y37          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.547     5.281    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X3Y37          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[26]/C
                         clock pessimism              0.232     5.513    
                         clock uncertainty           -0.197     5.315    
    SLICE_X3Y37          FDRE (Setup_fdre_C_CE)      -0.409     4.906    system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[26]
  -------------------------------------------------------------------
                         required time                          4.906    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 0.978ns (18.626%)  route 4.273ns (81.374%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 5.281 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.716    -2.148    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.692 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.548    -0.144    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    -0.020 r  system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.338     0.318    system_wrapper_i/acquire_top_0/inst/reg_en
    SLICE_X7Y46          LUT3 (Prop_lut3_I2_O)        0.124     0.442 f  system_wrapper_i/acquire_top_0/inst/fifo_min_thresh[3]_i_3/O
                         net (fo=2, routed)           0.836     1.278    system_wrapper_i/acquire_top_0/inst/fifo_min_thresh[3]_i_3_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.124     1.402 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2/O
                         net (fo=4, routed)           0.762     2.164    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.150     2.314 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_1/O
                         net (fo=32, routed)          0.789     3.103    system_wrapper_i/acquire_top_0/inst/cfg_dec0
    SLICE_X3Y37          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.547     5.281    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X3Y37          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[29]/C
                         clock pessimism              0.232     5.513    
                         clock uncertainty           -0.197     5.315    
    SLICE_X3Y37          FDRE (Setup_fdre_C_CE)      -0.409     4.906    system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[29]
  -------------------------------------------------------------------
                         required time                          4.906    
                         arrival time                          -3.103    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/buff_size_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 0.952ns (17.776%)  route 4.404ns (82.224%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 5.279 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.716    -2.148    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.692 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.548    -0.144    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    -0.020 r  system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.338     0.318    system_wrapper_i/acquire_top_0/inst/reg_en
    SLICE_X7Y46          LUT3 (Prop_lut3_I2_O)        0.124     0.442 f  system_wrapper_i/acquire_top_0/inst/fifo_min_thresh[3]_i_3/O
                         net (fo=2, routed)           0.836     1.278    system_wrapper_i/acquire_top_0/inst/fifo_min_thresh[3]_i_3_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.124     1.402 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2/O
                         net (fo=4, routed)           0.762     2.164    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.124     2.288 r  system_wrapper_i/acquire_top_0/inst/buff_size[31]_i_1/O
                         net (fo=32, routed)          0.920     3.208    system_wrapper_i/acquire_top_0/inst/buff_size0
    SLICE_X3Y34          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/buff_size_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.545     5.279    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X3Y34          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/buff_size_reg[26]/C
                         clock pessimism              0.232     5.511    
                         clock uncertainty           -0.197     5.313    
    SLICE_X3Y34          FDRE (Setup_fdre_C_CE)      -0.205     5.108    system_wrapper_i/acquire_top_0/inst/buff_size_reg[26]
  -------------------------------------------------------------------
                         required time                          5.108    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/buff_size_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 0.952ns (17.776%)  route 4.404ns (82.224%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 5.279 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.716    -2.148    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.692 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.548    -0.144    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    -0.020 r  system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.338     0.318    system_wrapper_i/acquire_top_0/inst/reg_en
    SLICE_X7Y46          LUT3 (Prop_lut3_I2_O)        0.124     0.442 f  system_wrapper_i/acquire_top_0/inst/fifo_min_thresh[3]_i_3/O
                         net (fo=2, routed)           0.836     1.278    system_wrapper_i/acquire_top_0/inst/fifo_min_thresh[3]_i_3_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.124     1.402 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2/O
                         net (fo=4, routed)           0.762     2.164    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.124     2.288 r  system_wrapper_i/acquire_top_0/inst/buff_size[31]_i_1/O
                         net (fo=32, routed)          0.920     3.208    system_wrapper_i/acquire_top_0/inst/buff_size0
    SLICE_X3Y34          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/buff_size_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.545     5.279    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X3Y34          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/buff_size_reg[27]/C
                         clock pessimism              0.232     5.511    
                         clock uncertainty           -0.197     5.313    
    SLICE_X3Y34          FDRE (Setup_fdre_C_CE)      -0.205     5.108    system_wrapper_i/acquire_top_0/inst/buff_size_reg[27]
  -------------------------------------------------------------------
                         required time                          5.108    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/buff_size_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_system_clk_wiz_0_0 rise@8.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 0.952ns (17.776%)  route 4.404ns (82.224%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.721ns = ( 5.279 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     1.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.716    -2.148    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.692 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.548    -0.144    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    -0.020 r  system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.338     0.318    system_wrapper_i/acquire_top_0/inst/reg_en
    SLICE_X7Y46          LUT3 (Prop_lut3_I2_O)        0.124     0.442 f  system_wrapper_i/acquire_top_0/inst/fifo_min_thresh[3]_i_3/O
                         net (fo=2, routed)           0.836     1.278    system_wrapper_i/acquire_top_0/inst/fifo_min_thresh[3]_i_3_n_0
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.124     1.402 r  system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2/O
                         net (fo=4, routed)           0.762     2.164    system_wrapper_i/acquire_top_0/inst/cfg_dec[31]_i_2_n_0
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.124     2.288 r  system_wrapper_i/acquire_top_0/inst/buff_size[31]_i_1/O
                         net (fo=32, routed)          0.920     3.208    system_wrapper_i/acquire_top_0/inst/buff_size0
    SLICE_X3Y34          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/buff_size_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162     9.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.642    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.734 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.545     5.279    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X3Y34          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/buff_size_reg[29]/C
                         clock pessimism              0.232     5.511    
                         clock uncertainty           -0.197     5.313    
    SLICE_X3Y34          FDRE (Setup_fdre_C_CE)      -0.205     5.108    system_wrapper_i/acquire_top_0/inst/buff_size_reg[29]
  -------------------------------------------------------------------
                         required time                          5.108    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  1.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.367ns (49.848%)  route 0.369ns (50.152%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.179ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.585    -0.739    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X4Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.148    -0.591 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/Q
                         net (fo=4, routed)           0.110    -0.481    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.state[1]
    SLICE_X4Y46          LUT5 (Prop_lut5_I2_O)        0.101    -0.380 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2/O
                         net (fo=2, routed)           0.259    -0.121    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I4_O)        0.118    -0.003 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1/O
                         net (fo=1, routed)           0.000    -0.003    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.834    -1.179    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X6Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism              0.739    -0.440    
                         clock uncertainty            0.197    -0.243    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.121    -0.122    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.324%)  route 0.611ns (76.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.582    -0.742    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X1Y50          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.601 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[62]/Q
                         net (fo=2, routed)           0.611     0.011    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awid[8]
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.045     0.056 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[58]_i_1/O
                         net (fo=1, routed)           0.000     0.056    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[58]
    SLICE_X4Y50          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.853    -1.160    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                         clock pessimism              0.739    -0.421    
                         clock uncertainty            0.197    -0.224    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.121    -0.103    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_bvalid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.416%)  route 0.576ns (75.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.178ns
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.577    -0.747    system_wrapper_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X2Y30          FDRE                                         r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.606 r  system_wrapper_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.576    -0.030    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn
    SLICE_X7Y49          LUT6 (Prop_lut6_I0_O)        0.045     0.015 r  system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_bvalid_int_i_1/O
                         net (fo=1, routed)           0.000     0.015    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_bvalid_int_i_1_n_0
    SLICE_X7Y49          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_bvalid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.835    -1.178    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aclk
    SLICE_X7Y49          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_bvalid_int_reg/C
                         clock pessimism              0.739    -0.439    
                         clock uncertainty            0.197    -0.242    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.091    -0.151    system_wrapper_i/acquire_top_0/inst/U_reg_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_bvalid_int_reg
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.148ns (21.153%)  route 0.552ns (78.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.565    -0.759    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X6Y40          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.148    -0.611 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/Q
                         net (fo=2, routed)           0.552    -0.059    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_araddr[6]
    SLICE_X7Y39          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.832    -1.181    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X7Y39          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[6]/C
                         clock pessimism              0.739    -0.442    
                         clock uncertainty            0.197    -0.245    
    SLICE_X7Y39          FDRE (Hold_fdre_C_D)         0.019    -0.226    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.209ns (26.419%)  route 0.582ns (73.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.178ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.586    -0.738    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X4Y48          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.574 f  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/Q
                         net (fo=4, routed)           0.582     0.008    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg_n_0_[0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.045     0.053 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__0/O
                         net (fo=1, routed)           0.000     0.053    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__0_n_0
    SLICE_X6Y47          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.835    -1.178    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/out
    SLICE_X6Y47          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism              0.739    -0.439    
                         clock uncertainty            0.197    -0.242    
    SLICE_X6Y47          FDRE (Hold_fdre_C_D)         0.121    -0.121    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.246ns (30.363%)  route 0.564ns (69.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.179ns
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.566    -0.758    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X8Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.148    -0.610 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/Q
                         net (fo=2, routed)           0.564    -0.046    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awaddr[7]
    SLICE_X12Y45         LUT3 (Prop_lut3_I0_O)        0.098     0.052 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[7]_i_1/O
                         net (fo=1, routed)           0.000     0.052    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[7]
    SLICE_X12Y45         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.834    -1.179    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X12Y45         FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
                         clock pessimism              0.739    -0.440    
                         clock uncertainty            0.197    -0.243    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.121    -0.122    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/dest_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.164ns (21.741%)  route 0.590ns (78.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.167ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.583    -0.741    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.577 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[30]/Q
                         net (fo=3, routed)           0.590     0.014    system_wrapper_i/acquire_top_0/inst/reg_wr_data[25]
    SLICE_X1Y36          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dest_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.846    -1.167    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X1Y36          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/dest_addr_reg[25]/C
                         clock pessimism              0.739    -0.428    
                         clock uncertainty            0.197    -0.231    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.070    -0.161    system_wrapper_i/acquire_top_0/inst/dest_addr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.636%)  route 0.616ns (81.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.564    -0.760    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X9Y39          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.619 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]/Q
                         net (fo=2, routed)           0.616    -0.003    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arsize[1]
    SLICE_X8Y38          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.832    -1.181    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X8Y38          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[36]/C
                         clock pessimism              0.739    -0.442    
                         clock uncertainty            0.197    -0.245    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.063    -0.182    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[36]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/buff_size_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.824%)  route 0.608ns (81.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.584    -0.740    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X3Y42          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/Q
                         net (fo=4, routed)           0.608     0.009    system_wrapper_i/acquire_top_0/inst/reg_wr_data[1]
    SLICE_X6Y37          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/buff_size_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.830    -1.183    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X6Y37          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/buff_size_reg[1]/C
                         clock pessimism              0.739    -0.444    
                         clock uncertainty            0.197    -0.247    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.076    -0.171    system_wrapper_i/acquire_top_0/inst/buff_size_reg[1]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_system_clk_wiz_0_0 rise@0.000ns - clk_62_5_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.141ns (19.114%)  route 0.597ns (80.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.583    -0.741    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y43          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.600 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/Q
                         net (fo=3, routed)           0.597    -0.003    system_wrapper_i/acquire_top_0/inst/reg_wr_data[13]
    SLICE_X6Y39          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.832    -1.181    system_wrapper_i/acquire_top_0/inst/clk
    SLICE_X6Y39          FDRE                                         r  system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[13]/C
                         clock pessimism              0.739    -0.442    
                         clock uncertainty            0.197    -0.245    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.059    -0.186    system_wrapper_i/acquire_top_0/inst/cfg_dec_reg[13]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125_system_clk_wiz_0_0
  To Clock:  clk_62_5_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.157ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        4.108ns  (logic 0.606ns (14.752%)  route 3.502ns (85.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 13.285 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.183ns = ( 5.817 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.681     5.817    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     6.273 f  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=64, routed)          2.514     8.787    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/m_axi_awready
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.150     8.937 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2/O
                         net (fo=2, routed)           0.988     9.925    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2_n_0
    SLICE_X4Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.551    13.285    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X4Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/C
                         clock pessimism              0.232    13.516    
                         clock uncertainty           -0.197    13.319    
    SLICE_X4Y46          FDRE (Setup_fdre_C_D)       -0.237    13.082    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        3.757ns  (logic 0.642ns (17.088%)  route 3.115ns (82.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 13.285 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.136ns = ( 5.864 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.728     5.864    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X4Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.518     6.382 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=42, routed)          1.935     8.317    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X1Y47          LUT4 (Prop_lut4_I0_O)        0.124     8.441 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[48]_i_1/O
                         net (fo=36, routed)          1.180     9.621    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X3Y43          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.551    13.285    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X3Y43          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/C
                         clock pessimism              0.232    13.516    
                         clock uncertainty           -0.197    13.319    
    SLICE_X3Y43          FDRE (Setup_fdre_C_CE)      -0.205    13.114    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        3.757ns  (logic 0.642ns (17.088%)  route 3.115ns (82.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 13.285 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.136ns = ( 5.864 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.728     5.864    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X4Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.518     6.382 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=42, routed)          1.935     8.317    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X1Y47          LUT4 (Prop_lut4_I0_O)        0.124     8.441 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[48]_i_1/O
                         net (fo=36, routed)          1.180     9.621    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X3Y43          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.551    13.285    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X3Y43          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
                         clock pessimism              0.232    13.516    
                         clock uncertainty           -0.197    13.319    
    SLICE_X3Y43          FDRE (Setup_fdre_C_CE)      -0.205    13.114    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        3.757ns  (logic 0.642ns (17.088%)  route 3.115ns (82.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 13.285 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.136ns = ( 5.864 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.728     5.864    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X4Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.518     6.382 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=42, routed)          1.935     8.317    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X1Y47          LUT4 (Prop_lut4_I0_O)        0.124     8.441 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[48]_i_1/O
                         net (fo=36, routed)          1.180     9.621    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X3Y43          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.551    13.285    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X3Y43          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/C
                         clock pessimism              0.232    13.516    
                         clock uncertainty           -0.197    13.319    
    SLICE_X3Y43          FDRE (Setup_fdre_C_CE)      -0.205    13.114    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        3.953ns  (logic 0.642ns (16.241%)  route 3.311ns (83.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.715ns = ( 13.285 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.136ns = ( 5.864 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.728     5.864    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X4Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.518     6.382 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=42, routed)          3.311     9.693    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124     9.817 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[13]_i_1/O
                         net (fo=1, routed)           0.000     9.817    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/p_0_in[13]
    SLICE_X3Y43          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.551    13.285    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X3Y43          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
                         clock pessimism              0.232    13.516    
                         clock uncertainty           -0.197    13.319    
    SLICE_X3Y43          FDRE (Setup_fdre_C_D)        0.031    13.350    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]
  -------------------------------------------------------------------
                         required time                         13.350    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        3.611ns  (logic 0.642ns (17.780%)  route 2.969ns (82.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns = ( 13.284 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.136ns = ( 5.864 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.728     5.864    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X4Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.518     6.382 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=42, routed)          1.935     8.317    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X1Y47          LUT4 (Prop_lut4_I0_O)        0.124     8.441 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[48]_i_1/O
                         net (fo=36, routed)          1.033     9.475    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X3Y42          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.550    13.284    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X3Y42          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/C
                         clock pessimism              0.232    13.515    
                         clock uncertainty           -0.197    13.318    
    SLICE_X3Y42          FDRE (Setup_fdre_C_CE)      -0.205    13.113    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]
  -------------------------------------------------------------------
                         required time                         13.113    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        3.611ns  (logic 0.642ns (17.780%)  route 2.969ns (82.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns = ( 13.284 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.136ns = ( 5.864 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.728     5.864    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X4Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.518     6.382 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=42, routed)          1.935     8.317    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X1Y47          LUT4 (Prop_lut4_I0_O)        0.124     8.441 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[48]_i_1/O
                         net (fo=36, routed)          1.033     9.475    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X3Y42          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.550    13.284    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X3Y42          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
                         clock pessimism              0.232    13.515    
                         clock uncertainty           -0.197    13.318    
    SLICE_X3Y42          FDRE (Setup_fdre_C_CE)      -0.205    13.113    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]
  -------------------------------------------------------------------
                         required time                         13.113    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        3.611ns  (logic 0.642ns (17.780%)  route 2.969ns (82.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns = ( 13.284 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.136ns = ( 5.864 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.728     5.864    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X4Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.518     6.382 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=42, routed)          1.935     8.317    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X1Y47          LUT4 (Prop_lut4_I0_O)        0.124     8.441 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[48]_i_1/O
                         net (fo=36, routed)          1.033     9.475    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X3Y42          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.550    13.284    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X3Y42          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                         clock pessimism              0.232    13.515    
                         clock uncertainty           -0.197    13.318    
    SLICE_X3Y42          FDRE (Setup_fdre_C_CE)      -0.205    13.113    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]
  -------------------------------------------------------------------
                         required time                         13.113    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        3.611ns  (logic 0.642ns (17.780%)  route 2.969ns (82.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns = ( 13.284 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.136ns = ( 5.864 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.728     5.864    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X4Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.518     6.382 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=42, routed)          1.935     8.317    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X1Y47          LUT4 (Prop_lut4_I0_O)        0.124     8.441 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[48]_i_1/O
                         net (fo=36, routed)          1.033     9.475    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X3Y42          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.550    13.284    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X3Y42          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
                         clock pessimism              0.232    13.515    
                         clock uncertainty           -0.197    13.318    
    SLICE_X3Y42          FDRE (Setup_fdre_C_CE)      -0.205    13.113    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]
  -------------------------------------------------------------------
                         required time                         13.113    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_62_5_system_clk_wiz_0_0 rise@16.000ns - clk_125_system_clk_wiz_0_0 rise@8.000ns)
  Data Path Delay:        3.590ns  (logic 0.642ns (17.883%)  route 2.948ns (82.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.720ns = ( 13.280 - 16.000 ) 
    Source Clock Delay      (SCD):    -2.136ns = ( 5.864 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                  IBUFDS                       0.000     8.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.285     9.285    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     2.275 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.035    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.136 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         1.728     5.864    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X4Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.518     6.382 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=42, routed)          1.935     8.317    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X1Y47          LUT4 (Prop_lut4_I0_O)        0.124     8.441 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[48]_i_1/O
                         net (fo=36, routed)          1.013     9.454    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X1Y42          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                  IBUFDS                       0.000    16.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           1.162    17.162    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    10.043 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.642    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.733 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         1.546    13.280    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y42          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C
                         clock pessimism              0.232    13.511    
                         clock uncertainty           -0.197    13.314    
    SLICE_X1Y42          FDRE (Setup_fdre_C_CE)      -0.205    13.109    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]
  -------------------------------------------------------------------
                         required time                         13.109    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  3.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.226ns (29.415%)  route 0.542ns (70.585%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.585    -0.739    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X3Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.128    -0.611 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/Q
                         net (fo=2, routed)           0.542    -0.068    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[40]
    SLICE_X0Y47          LUT5 (Prop_lut5_I1_O)        0.098     0.030 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[40]_i_1/O
                         net (fo=1, routed)           0.000     0.030    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[40]_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.852    -1.161    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y47          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[40]/C
                         clock pessimism              0.739    -0.422    
                         clock uncertainty            0.197    -0.225    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.121    -0.104    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[40]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.226ns (29.668%)  route 0.536ns (70.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.163ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.584    -0.740    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X3Y40          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.128    -0.612 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[22]/Q
                         net (fo=2, routed)           0.536    -0.076    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[25]
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.098     0.022 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[25]_i_1/O
                         net (fo=1, routed)           0.000     0.022    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[25]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.850    -1.163    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y41          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/C
                         clock pessimism              0.739    -0.424    
                         clock uncertainty            0.197    -0.227    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.092    -0.135    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.128ns (18.492%)  route 0.564ns (81.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.585    -0.739    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X3Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.128    -0.611 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[40]/Q
                         net (fo=2, routed)           0.564    -0.047    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[40]
    SLICE_X0Y48          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.852    -1.161    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y48          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[40]/C
                         clock pessimism              0.739    -0.422    
                         clock uncertainty            0.197    -0.225    
    SLICE_X0Y48          FDRE (Hold_fdre_C_D)         0.010    -0.215    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[40]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.626%)  route 0.616ns (81.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.586    -0.738    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.597 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.616     0.019    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/D[8]
    SLICE_X1Y49          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.852    -1.161    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y49          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
                         clock pessimism              0.739    -0.422    
                         clock uncertainty            0.197    -0.225    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.075    -0.150    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.047%)  route 0.621ns (76.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.585    -0.739    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X3Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.598 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/Q
                         net (fo=2, routed)           0.621     0.023    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[32]
    SLICE_X0Y47          LUT5 (Prop_lut5_I1_O)        0.045     0.068 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[32]_i_1/O
                         net (fo=1, routed)           0.000     0.068    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[32]_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.852    -1.161    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y47          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/C
                         clock pessimism              0.739    -0.422    
                         clock uncertainty            0.197    -0.225    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.121    -0.104    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.788%)  route 0.596ns (76.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.585    -0.739    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X3Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.598 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]/Q
                         net (fo=2, routed)           0.596    -0.002    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[39]
    SLICE_X2Y51          LUT5 (Prop_lut5_I1_O)        0.045     0.043 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[39]_i_1/O
                         net (fo=1, routed)           0.000     0.043    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[39]_i_1_n_0
    SLICE_X2Y51          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.853    -1.160    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y51          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]/C
                         clock pessimism              0.739    -0.421    
                         clock uncertainty            0.197    -0.224    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.091    -0.133    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.227ns (28.985%)  route 0.556ns (71.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.584    -0.740    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X3Y40          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.128    -0.612 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[18]/Q
                         net (fo=2, routed)           0.556    -0.056    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[21]
    SLICE_X2Y44          LUT5 (Prop_lut5_I1_O)        0.099     0.043 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[21]_i_1/O
                         net (fo=1, routed)           0.000     0.043    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[21]_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.853    -1.160    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X2Y44          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/C
                         clock pessimism              0.739    -0.421    
                         clock uncertainty            0.197    -0.224    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.091    -0.133    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.226ns (28.745%)  route 0.560ns (71.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.163ns
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.580    -0.744    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X1Y37          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.128    -0.616 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/Q
                         net (fo=2, routed)           0.560    -0.056    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[5]
    SLICE_X1Y40          LUT5 (Prop_lut5_I1_O)        0.098     0.042 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[5]_i_1/O
                         net (fo=1, routed)           0.000     0.042    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[5]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.850    -1.163    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y40          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/C
                         clock pessimism              0.739    -0.424    
                         clock uncertainty            0.197    -0.227    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.092    -0.135    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.524%)  route 0.620ns (81.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.584    -0.740    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X3Y40          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[21]/Q
                         net (fo=2, routed)           0.620     0.021    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[24]
    SLICE_X3Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.853    -1.160    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X3Y46          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[24]/C
                         clock pessimism              0.739    -0.421    
                         clock uncertainty            0.197    -0.224    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.066    -0.158    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[24]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_125_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_62_5_system_clk_wiz_0_0  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_62_5_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_62_5_system_clk_wiz_0_0 rise@0.000ns - clk_125_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.305%)  route 0.629ns (81.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.739ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.440     0.440    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    system_wrapper_i/clk_wiz_0/inst/clk_125_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  system_wrapper_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=915, routed)         0.585    -0.739    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X3Y45          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.598 r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/Q
                         net (fo=2, routed)           0.629     0.031    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[34]
    SLICE_X0Y48          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_62_5_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUFDS                       0.000     0.000 r  i_IBUF_clkadc/O
                         net (fo=4, routed)           0.480     0.480    system_wrapper_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.570 r  system_wrapper_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -2.042    system_wrapper_i/clk_wiz_0/inst/clk_62_5_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  system_wrapper_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=283, routed)         0.852    -1.161    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X0Y48          FDRE                                         r  system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[34]/C
                         clock pessimism              0.739    -0.422    
                         clock uncertainty            0.197    -0.225    
    SLICE_X0Y48          FDRE (Hold_fdre_C_D)         0.076    -0.149    system_wrapper_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tstorage_r_reg[34]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.181    





