Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\mcu_subsystem.qsys --block-symbol-file --output-directory=C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\mcu_subsystem --family="Cyclone 10 GX" --part=10CX220YF780I5G
Progress: Loading Cyclone10GX_Rev2_Demo/mcu_subsystem.qsys
Progress: Reading input file
Progress: Adding ad9144_core [altera_generic_component 1.0]
Progress: Parameterizing module ad9144_core
Progress: Adding ad9144_dma [altera_generic_component 1.0]
Progress: Parameterizing module ad9144_dma
Progress: Adding ad9144_fifo [altera_generic_component 1.0]
Progress: Parameterizing module ad9144_fifo
Progress: Adding ad9144_jesd204 [altera_generic_component 1.0]
Progress: Parameterizing module ad9144_jesd204
Progress: Adding ad9144_upack [altera_generic_component 1.0]
Progress: Parameterizing module ad9144_upack
Progress: Adding ad9680_core [altera_generic_component 1.0]
Progress: Parameterizing module ad9680_core
Progress: Adding ad9680_cpack [altera_generic_component 1.0]
Progress: Parameterizing module ad9680_cpack
Progress: Adding ad9680_dma [altera_generic_component 1.0]
Progress: Parameterizing module ad9680_dma
Progress: Adding ad9680_fifo [altera_generic_component 1.0]
Progress: Parameterizing module ad9680_fifo
Progress: Adding ad9680_jesd204 [altera_generic_component 1.0]
Progress: Parameterizing module ad9680_jesd204
Progress: Adding avl_adxcfg_0 [altera_generic_component 1.0]
Progress: Parameterizing module avl_adxcfg_0
Progress: Adding avl_adxcfg_1 [altera_generic_component 1.0]
Progress: Parameterizing module avl_adxcfg_1
Progress: Adding avl_adxcfg_2 [altera_generic_component 1.0]
Progress: Parameterizing module avl_adxcfg_2
Progress: Adding avl_adxcfg_3 [altera_generic_component 1.0]
Progress: Parameterizing module avl_adxcfg_3
Progress: Adding bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module bridge_0
Progress: Adding bridge_1 [altera_generic_component 1.0]
Progress: Parameterizing module bridge_1
Progress: Adding bridge_2 [altera_generic_component 1.0]
Progress: Parameterizing module bridge_2
Progress: Adding bridge_3 [altera_generic_component 1.0]
Progress: Parameterizing module bridge_3
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding ddr3 [altera_generic_component 1.0]
Progress: Parameterizing module ddr3
Progress: Adding ethernet [altera_generic_component 1.0]
Progress: Parameterizing module ethernet
Progress: Adding fpu [altera_generic_component 1.0]
Progress: Parameterizing module fpu
Progress: Adding gpio [altera_generic_component 1.0]
Progress: Parameterizing module gpio
Progress: Adding i2c [altera_generic_component 1.0]
Progress: Parameterizing module i2c
Progress: Adding iopll_0 [altera_generic_component 1.0]
Progress: Parameterizing module iopll_0
Progress: Adding jtag_uart_0 [altera_generic_component 1.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mcu_subsystem_cpu_0 [altera_generic_component 1.0]
Progress: Parameterizing module mcu_subsystem_cpu_0
Progress: Adding mcu_subsystem_ram_0 [altera_generic_component 1.0]
Progress: Parameterizing module mcu_subsystem_ram_0
Progress: Adding qspi_controller2_0 [altera_generic_component 1.0]
Progress: Parameterizing module qspi_controller2_0
Progress: Adding refclk_emif [altera_generic_component 1.0]
Progress: Parameterizing module refclk_emif
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Adding spi [altera_generic_component 1.0]
Progress: Parameterizing module spi
Progress: Adding timer_0 [altera_generic_component 1.0]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_generic_component 1.0]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: mcu_subsystem.ad9144_core: Warnings found in IP parameterization.
Warning: mcu_subsystem.ad9144_core.if_tx_data: Interface must have an associated reset
Component Instantiation Warning: mcu_subsystem.ad9144_jesd204: Warnings found in IP parameterization.
Component Instantiation Warning: mcu_subsystem.ad9680_core: Warnings found in IP parameterization.
Warning: mcu_subsystem.ad9680_core.if_rx_data: Interface must have an associated reset
Component Instantiation Warning: mcu_subsystem.ad9680_jesd204: Warnings found in IP parameterization.
Component Instantiation Warning: mcu_subsystem.ethernet.dma_tx: Warnings found in IP parameterization.
Info: mcu_subsystem.ethernet.mac.receive/dma_rx.st_sink: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: mcu_subsystem.ethernet.mac.receive/dma_rx.st_sink: The source data signal is 32 bits, but the sink is 256 bits. Avalon-ST Adapter will be inserted.
Info: mcu_subsystem.ethernet.mac.receive/dma_rx.st_sink: The source error signal is 6 bits, but the sink is 8 bits. Avalon-ST Adapter will be inserted.
Info: mcu_subsystem.ethernet.mac.receive/dma_rx.st_sink: The source empty signal is 2 bits, but the sink is 5 bits. Avalon-ST Adapter will be inserted.
Info: mcu_subsystem.ethernet.dma_tx.st_source/mac.transmit: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: mcu_subsystem.ethernet.dma_tx.st_source/mac.transmit: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: mcu_subsystem.ethernet.dma_tx.st_source/mac.transmit: The source data signal is 256 bits, but the sink is 32 bits. Avalon-ST Adapter will be inserted.
Info: mcu_subsystem.ethernet.dma_tx.st_source/mac.transmit: The source error signal is 8 bits, but the sink is 1 bits. Avalon-ST Adapter will be inserted.
Info: mcu_subsystem.ethernet.dma_tx.st_source/mac.transmit: The source empty signal is 5 bits, but the sink is 2 bits. Avalon-ST Adapter will be inserted.
Info: mcu_subsystem.ad9680_jesd204.link_data/ad9680_core.if_rx_data: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Warning: mcu_subsystem.ad9144_upack.dac_ch_0/ad9144_core.dac_ch_0: dac_ch_0 has a data_valid signal, but dac_ch_0 does not.
Warning: mcu_subsystem.ad9144_core.dac_ch_1/ad9144_upack.dac_ch_1: dac_ch_1 has a data_valid signal, but dac_ch_1 does not.
Warning: mcu_subsystem.ad9144_core.if_tx_data: ad9144_core.if_tx_data does not have an associated reset
Warning: mcu_subsystem.ad9680_core.if_rx_data: ad9680_core.if_rx_data does not have an associated reset
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\mcu_subsystem.qsys --synthesis=VERILOG --output-directory=C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\mcu_subsystem --family="Cyclone 10 GX" --part=10CX220YF780I5G
Progress: Loading Cyclone10GX_Rev2_Demo/mcu_subsystem.qsys
Progress: Reading input file
Progress: Adding ad9144_core [altera_generic_component 1.0]
Progress: Parameterizing module ad9144_core
Progress: Adding ad9144_dma [altera_generic_component 1.0]
Progress: Parameterizing module ad9144_dma
Progress: Adding ad9144_fifo [altera_generic_component 1.0]
Progress: Parameterizing module ad9144_fifo
Progress: Adding ad9144_jesd204 [altera_generic_component 1.0]
Progress: Parameterizing module ad9144_jesd204
Progress: Adding ad9144_upack [altera_generic_component 1.0]
Progress: Parameterizing module ad9144_upack
Progress: Adding ad9680_core [altera_generic_component 1.0]
Progress: Parameterizing module ad9680_core
Progress: Adding ad9680_cpack [altera_generic_component 1.0]
Progress: Parameterizing module ad9680_cpack
Progress: Adding ad9680_dma [altera_generic_component 1.0]
Progress: Parameterizing module ad9680_dma
Progress: Adding ad9680_fifo [altera_generic_component 1.0]
Progress: Parameterizing module ad9680_fifo
Progress: Adding ad9680_jesd204 [altera_generic_component 1.0]
Progress: Parameterizing module ad9680_jesd204
Progress: Adding avl_adxcfg_0 [altera_generic_component 1.0]
Progress: Parameterizing module avl_adxcfg_0
Progress: Adding avl_adxcfg_1 [altera_generic_component 1.0]
Progress: Parameterizing module avl_adxcfg_1
Progress: Adding avl_adxcfg_2 [altera_generic_component 1.0]
Progress: Parameterizing module avl_adxcfg_2
Progress: Adding avl_adxcfg_3 [altera_generic_component 1.0]
Progress: Parameterizing module avl_adxcfg_3
Progress: Adding bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module bridge_0
Progress: Adding bridge_1 [altera_generic_component 1.0]
Progress: Parameterizing module bridge_1
Progress: Adding bridge_2 [altera_generic_component 1.0]
Progress: Parameterizing module bridge_2
Progress: Adding bridge_3 [altera_generic_component 1.0]
Progress: Parameterizing module bridge_3
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding ddr3 [altera_generic_component 1.0]
Progress: Parameterizing module ddr3
Progress: Adding ethernet [altera_generic_component 1.0]
Progress: Parameterizing module ethernet
Progress: Adding fpu [altera_generic_component 1.0]
Progress: Parameterizing module fpu
Progress: Adding gpio [altera_generic_component 1.0]
Progress: Parameterizing module gpio
Progress: Adding i2c [altera_generic_component 1.0]
Progress: Parameterizing module i2c
Progress: Adding iopll_0 [altera_generic_component 1.0]
Progress: Parameterizing module iopll_0
Progress: Adding jtag_uart_0 [altera_generic_component 1.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mcu_subsystem_cpu_0 [altera_generic_component 1.0]
Progress: Parameterizing module mcu_subsystem_cpu_0
Progress: Adding mcu_subsystem_ram_0 [altera_generic_component 1.0]
Progress: Parameterizing module mcu_subsystem_ram_0
Progress: Adding qspi_controller2_0 [altera_generic_component 1.0]
Progress: Parameterizing module qspi_controller2_0
Progress: Adding refclk_emif [altera_generic_component 1.0]
Progress: Parameterizing module refclk_emif
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Adding spi [altera_generic_component 1.0]
Progress: Parameterizing module spi
Progress: Adding timer_0 [altera_generic_component 1.0]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_generic_component 1.0]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: mcu_subsystem.ad9144_core: Warnings found in IP parameterization.
Warning: mcu_subsystem.ad9144_core.if_tx_data: Interface must have an associated reset
Component Instantiation Warning: mcu_subsystem.ad9144_jesd204: Warnings found in IP parameterization.
Component Instantiation Warning: mcu_subsystem.ad9680_core: Warnings found in IP parameterization.
Warning: mcu_subsystem.ad9680_core.if_rx_data: Interface must have an associated reset
Component Instantiation Warning: mcu_subsystem.ad9680_jesd204: Warnings found in IP parameterization.
Component Instantiation Warning: mcu_subsystem.ethernet.dma_tx: Warnings found in IP parameterization.
Info: mcu_subsystem.ethernet.mac.receive/dma_rx.st_sink: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: mcu_subsystem.ethernet.mac.receive/dma_rx.st_sink: The source data signal is 32 bits, but the sink is 256 bits. Avalon-ST Adapter will be inserted.
Info: mcu_subsystem.ethernet.mac.receive/dma_rx.st_sink: The source error signal is 6 bits, but the sink is 8 bits. Avalon-ST Adapter will be inserted.
Info: mcu_subsystem.ethernet.mac.receive/dma_rx.st_sink: The source empty signal is 2 bits, but the sink is 5 bits. Avalon-ST Adapter will be inserted.
Info: mcu_subsystem.ethernet.dma_tx.st_source/mac.transmit: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: mcu_subsystem.ethernet.dma_tx.st_source/mac.transmit: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: mcu_subsystem.ethernet.dma_tx.st_source/mac.transmit: The source data signal is 256 bits, but the sink is 32 bits. Avalon-ST Adapter will be inserted.
Info: mcu_subsystem.ethernet.dma_tx.st_source/mac.transmit: The source error signal is 8 bits, but the sink is 1 bits. Avalon-ST Adapter will be inserted.
Info: mcu_subsystem.ethernet.dma_tx.st_source/mac.transmit: The source empty signal is 5 bits, but the sink is 2 bits. Avalon-ST Adapter will be inserted.
Info: mcu_subsystem.ad9680_jesd204.link_data/ad9680_core.if_rx_data: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Warning: mcu_subsystem.ad9144_upack.dac_ch_0/ad9144_core.dac_ch_0: dac_ch_0 has a data_valid signal, but dac_ch_0 does not.
Warning: mcu_subsystem.ad9144_core.dac_ch_1/ad9144_upack.dac_ch_1: dac_ch_1 has a data_valid signal, but dac_ch_1 does not.
Warning: mcu_subsystem.ad9144_core.if_tx_data: ad9144_core.if_tx_data does not have an associated reset
Warning: mcu_subsystem.ad9680_core.if_rx_data: ad9680_core.if_rx_data does not have an associated reset
Info: mcu_subsystem: "Transforming system: mcu_subsystem"
Info: Inserting clock-crossing logic between cmd_demux.src18 and cmd_mux_018.sink0
Info: Inserting clock-crossing logic between cmd_demux.src35 and cmd_mux_035.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_018.sink1
Info: Inserting clock-crossing logic between rsp_demux_018.src0 and rsp_mux.sink18
Info: Inserting clock-crossing logic between rsp_demux_018.src1 and rsp_mux_001.sink2
Info: Inserting clock-crossing logic between rsp_demux_035.src0 and rsp_mux.sink35
Info: Interconnect is inserted between master bridge_2.m0 and slave qspi_controller2_0.avl_csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master bridge_2.m0 and slave qspi_controller2_0.avl_csr because the master has address signal 6 bit wide, but the slave is 4 bit wide.
Info: Interconnect is inserted between master bridge_2.m0 and slave qspi_controller2_0.avl_csr because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master bridge_2.m0 and slave qspi_controller2_0.avl_csr because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master bridge_2.m0 and slave qspi_controller2_0.avl_csr because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Interconnect is inserted between master bridge_3.m0 and slave qspi_controller2_0.avl_mem because the master has burstcount signal 1 bit wide, but the slave is 7 bit wide.
Info: Interconnect is inserted between master bridge_3.m0 and slave qspi_controller2_0.avl_mem because the master has address signal 27 bit wide, but the slave is 25 bit wide.
Info: Interconnect is inserted between master bridge_3.m0 and slave qspi_controller2_0.avl_mem because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master bridge_0.m0 and slave ddr3.ctrl_amm_0 because the master has burstcount signal 5 bit wide, but the slave is 7 bit wide.
Info: Interconnect is inserted between master bridge_0.m0 and slave ddr3.ctrl_amm_0 because the master has address signal 31 bit wide, but the slave is 26 bit wide.
Info: Interconnect is inserted between master bridge_0.m0 and slave ddr3.ctrl_amm_0 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master bridge_1.m0 and slave ddr3.ctrl_mmr_slave_0 because the master has burstcount signal 3 bit wide, but the slave is 2 bit wide.
Info: Interconnect is inserted between master bridge_1.m0 and slave ddr3.ctrl_mmr_slave_0 because the master has address signal 12 bit wide, but the slave is 10 bit wide.
Info: Interconnect is inserted between master bridge_1.m0 and slave ddr3.ctrl_mmr_slave_0 because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master bridge_1.m0 and slave ddr3.ctrl_mmr_slave_0 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: mcu_subsystem: "Naming system components in system: mcu_subsystem"
Info: mcu_subsystem: "Processing generation queue"
Info: mcu_subsystem: "Generating: mcu_subsystem"
Warning: mcu_subsystem: "No matching role found for ad9144_upack:dac_ch_0:dac_valid_out_0 (data_valid)"
Warning: mcu_subsystem: "No matching role found for ad9144_upack:dac_ch_1:dac_valid_out_1 (data_valid)"
Warning: mcu_subsystem: "No matching role found for mcu_subsystem_cpu_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: mcu_subsystem: "No matching role found for mcu_subsystem_cpu_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: mcu_subsystem: "Generating: ad9144_core"
Info: mcu_subsystem: "Generating: ad9144_dma"
Info: mcu_subsystem: "Generating: ad9144_fifo"
Info: mcu_subsystem: "Generating: ad9144_jesd204"
Info: mcu_subsystem: "Generating: ad9144_upack"
Info: mcu_subsystem: "Generating: ad9680_core"
Info: mcu_subsystem: "Generating: ad9680_cpack"
Info: mcu_subsystem: "Generating: ad9680_dma"
Info: mcu_subsystem: "Generating: ad9680_fifo"
Info: mcu_subsystem: "Generating: ad9680_jesd204"
Info: mcu_subsystem: "Generating: avl_adxcfg_0"
Info: mcu_subsystem: "Generating: avl_adxcfg_1"
Info: mcu_subsystem: "Generating: avl_adxcfg_2"
Info: mcu_subsystem: "Generating: avl_adxcfg_3"
Info: mcu_subsystem: "Generating: mcu_subsystem_mm_clock_crossing_bridge_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_mm_clock_crossing_bridge_1"
Info: mcu_subsystem: "Generating: mcu_subsystem_mm_clock_crossing_bridge_2"
Info: mcu_subsystem: "Generating: mcu_subsystem_mm_clock_crossing_bridge_3"
Info: mcu_subsystem: "Generating: mcu_subsystem_clock_in"
Info: mcu_subsystem: "Generating: ddr3"
Info: mcu_subsystem: "Generating: mcu_subsystem_nios_custom_instr_floating_point_2_0"
Info: mcu_subsystem: "Generating: gpio"
Info: mcu_subsystem: "Generating: i2c"
Info: mcu_subsystem: "Generating: iopll_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_jtag_uart_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_cpu_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_ram_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_generic_quad_spi_controller2_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_clock_bridge_1"
Info: mcu_subsystem: "Generating: mcu_subsystem_reset_in"
Info: mcu_subsystem: "Generating: spi"
Info: mcu_subsystem: "Generating: timer_0"
Info: mcu_subsystem: "Generating: timer_1"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_customins_master_translator_181_ahlmlzy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_customins_xconnect_181_zoq3ohq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_customins_slave_translator_181_u4om4ji"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_customins_xconnect_181_fxvbdoq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_customins_slave_translator_181_tppyj3y"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_mm_interconnect_181_3k3ltsq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_mm_interconnect_181_wtppfva"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_mm_interconnect_181_orit43a"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_mm_interconnect_181_uxeiifq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_mm_interconnect_181_sna24ra"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_irq_mapper_181_imutuzy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_irq_clock_crosser_181_76b3i7y"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_avalon_st_adapter_181_tcpvwli"
Info: mcu_subsystem: "Generating: altera_reset_controller"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_master_translator_181_mhudjri"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_translator_181_6isav6q"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_slave_translator_181_5aswt6a"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_master_agent_181_t5eyqrq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_master_ni_181_dp4ifgy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_l6tt4kq"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_alt_hiconnect_sc_fifo_wr: "Generating: my_alt_hiconnect_sc_fifo_wr"
Info: my_alt_hiconnect_sc_fifo_rd: "Generating: my_alt_hiconnect_sc_fifo_rd"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_6hrtx2q"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_alt_hiconnect_sc_fifo_wr: "Generating: my_alt_hiconnect_sc_fifo_wr"
Info: my_alt_hiconnect_sc_fifo_rd: "Generating: my_alt_hiconnect_sc_fifo_rd"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_qxyiami"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_alt_hiconnect_sc_fifo_wr: "Generating: my_alt_hiconnect_sc_fifo_wr"
Info: my_alt_hiconnect_sc_fifo_rd: "Generating: my_alt_hiconnect_sc_fifo_rd"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_yehoxba"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_alt_hiconnect_sc_fifo_wr: "Generating: my_alt_hiconnect_sc_fifo_wr"
Info: my_alt_hiconnect_sc_fifo_rd: "Generating: my_alt_hiconnect_sc_fifo_rd"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_7abix4a"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_alt_hiconnect_sc_fifo_wr: "Generating: my_alt_hiconnect_sc_fifo_wr"
Info: my_alt_hiconnect_sc_fifo_rd: "Generating: my_alt_hiconnect_sc_fifo_rd"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_ohmczoa"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_alt_hiconnect_sc_fifo_wr: "Generating: my_alt_hiconnect_sc_fifo_wr"
Info: my_alt_hiconnect_sc_fifo_rd: "Generating: my_alt_hiconnect_sc_fifo_rd"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_cqy7w5y"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_alt_hiconnect_sc_fifo_wr: "Generating: my_alt_hiconnect_sc_fifo_wr"
Info: my_alt_hiconnect_sc_fifo_rd: "Generating: my_alt_hiconnect_sc_fifo_rd"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_ggp6lha"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_alt_hiconnect_sc_fifo_wr: "Generating: my_alt_hiconnect_sc_fifo_wr"
Info: my_alt_hiconnect_sc_fifo_rd: "Generating: my_alt_hiconnect_sc_fifo_rd"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_slave_agent_181_a7g37xa"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_avalon_sc_fifo_181_oywqgnq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_aft6nea"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_vvnlfrq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_ug25e2i"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_mamsxwa"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_zqklm3q"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_ofe55wy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_uo4biwy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_traffic_limiter_181_reppfiq"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_burst_adapter_181_od3ou4y"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_23ebplq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_xa7fjli"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_wilafti"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_rl2ufpi"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_byfyrgq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_caec74y"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_7rwkjfy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_gor7dgy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_j3hfpqi"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_4jqzx7a"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_nuyzi2i"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_dohy3my"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_nr7jifq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_pxlyd6i"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_width_adapter_181_zguqp2q"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_width_adapter_181_7qyknga"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_width_adapter_181_azl6lfq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_width_adapter_181_mqxwvvi"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_avalon_st_handshake_clock_crosser_181_lkpfpzi"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_zgvppxy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_lkikq2q"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_4vpstda"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_sfxnfsa"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_ldjaady"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_avalon_st_handshake_clock_crosser_181_s4fsrsy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_yss7bmy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_zsg6cwi"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_ud26doi"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_dguxxjy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_4utwfty"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_yegeldy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_znjx25i"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_aomhf3y"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_njgnuha"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_32pwj5q"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_4odvxei"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_le6mfpq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_burst_adapter_181_hzntqzy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_jzg3qvq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_yl4sxki"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_ge7ugkq"
Info: mcu_subsystem: "Generating: mcu_subsystem_timing_adapter_181_zzc755a"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_evxcnfa"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_lq2z2di"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_evxcnfa"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_lq2z2di"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_evxcnfa"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_lq2z2di"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_evxcnfa"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_lq2z2di"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_evxcnfa"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_lq2z2di"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_evxcnfa"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_lq2z2di"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_evxcnfa"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_lq2z2di"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_evxcnfa"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_lq2z2di"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_traffic_limiter_181_gzxpqda"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_traffic_limiter_181_ixrjm2i"
Info: mcu_subsystem: "Generating: mcu_subsystem_alt_hiconnect_sc_fifo_181_cjmuh4a"
Info: mcu_subsystem: Done "mcu_subsystem" with 134 modules, 177 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
