
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000782                       # Number of seconds simulated
sim_ticks                                   782151500                       # Number of ticks simulated
final_tick                               2255222050500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               37207566                       # Simulator instruction rate (inst/s)
host_op_rate                                 37207463                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              297007370                       # Simulator tick rate (ticks/s)
host_mem_usage                                 728972                       # Number of bytes of host memory used
host_seconds                                     2.63                       # Real time elapsed on the host
sim_insts                                    97983428                       # Number of instructions simulated
sim_ops                                      97983428                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       312832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       176064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             488896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       312832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        312832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        61888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           61888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         4888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         2751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           967                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                967                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    399963434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    225102170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             625065604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    399963434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        399963434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        79125336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             79125336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        79125336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    399963434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    225102170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            704190940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7640                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        967                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7640                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      967                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 485760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   60160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  488960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                61888                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     50                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               36                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     782107500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7640                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  967                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    187.649413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.857337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.005930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1413     48.76%     48.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          842     29.05%     77.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          262      9.04%     86.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          130      4.49%     91.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           74      2.55%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           37      1.28%     95.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           31      1.07%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      1.00%     97.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           80      2.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2898                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           56                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     134.535714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    120.698002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.956252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             5      8.93%      8.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1      1.79%     10.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             2      3.57%     14.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             6     10.71%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            5      8.93%     33.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10     17.86%     51.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8     14.29%     66.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      5.36%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            5      8.93%     80.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            4      7.14%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            3      5.36%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      1.79%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      1.79%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      1.79%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      1.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            56                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           56                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.785714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.749677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.139606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               35     62.50%     62.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      5.36%     67.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15     26.79%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      3.57%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            56                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     94585500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               236898000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   37950000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12461.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31211.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       621.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        76.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    625.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5182                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     441                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.65                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      90868.77                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9593640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5234625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                26293800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3596400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             50856000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            488536740                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             38781750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              622892955                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            799.738025                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     62004750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     691004250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 12315240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6719625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                32650800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2494800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             50856000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            504890325                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             24444750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              634371540                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            814.461108                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     38099000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     715089500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                699137500     89.48%     89.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1460500      0.19%     89.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                80709500     10.33%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            781307500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          539568000     69.06%     69.06% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            241732500     30.94%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18273                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              198492                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18273                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.862584                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    28.961172                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   483.038828                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.056565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.943435                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1180349                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1180349                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       132480                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          132480                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58709                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58709                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2222                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2222                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       191189                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           191189                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       191189                       # number of overall hits
system.cpu.dcache.overall_hits::total          191189                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26814                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26814                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67522                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67522                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          394                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          394                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        94336                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          94336                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        94336                       # number of overall misses
system.cpu.dcache.overall_misses::total         94336                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    747465000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    747465000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1053900424                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1053900424                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     10350750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     10350750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1801365424                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1801365424                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1801365424                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1801365424                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       159294                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159294                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285525                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285525                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285525                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285525                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.168330                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.168330                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.534908                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.534908                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.150612                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.150612                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.330395                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.330395                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.330395                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.330395                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 27875.923025                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27875.923025                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15608.252481                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15608.252481                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 26270.939086                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 26270.939086                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 19095.206750                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19095.206750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 19095.206750                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19095.206750                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41287                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          107                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4177                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.884367                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          107                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13118                       # number of writebacks
system.cpu.dcache.writebacks::total             13118                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17858                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17858                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58423                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58423                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          169                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          169                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        76281                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76281                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        76281                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76281                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8956                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8956                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9099                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9099                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          225                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          225                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18055                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18055                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18055                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18055                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    263767750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    263767750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    144018057                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    144018057                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4989000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4989000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    407785807                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    407785807                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    407785807                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    407785807                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056223                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056223                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072082                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072082                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.086009                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.086009                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063234                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063234                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063234                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063234                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 29451.512952                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29451.512952                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 15827.899439                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15827.899439                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 22173.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22173.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22585.755026                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22585.755026                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22585.755026                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22585.755026                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10322                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.837459                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              360908                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10322                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.964929                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    25.424068                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   486.413391                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.049656                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.950026                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            334309                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           334309                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       149686                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          149686                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       149686                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           149686                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       149686                       # number of overall hits
system.cpu.icache.overall_hits::total          149686                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12305                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12305                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12305                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12305                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12305                       # number of overall misses
system.cpu.icache.overall_misses::total         12305                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    568619234                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    568619234                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    568619234                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    568619234                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    568619234                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    568619234                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161991                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161991                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161991                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161991                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161991                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161991                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.075961                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075961                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.075961                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075961                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.075961                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075961                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 46210.421292                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46210.421292                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 46210.421292                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46210.421292                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 46210.421292                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46210.421292                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2780                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                55                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.545455                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1976                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1976                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1976                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1976                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1976                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1976                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10329                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10329                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10329                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10329                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10329                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10329                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    460169261                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    460169261                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    460169261                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    460169261                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    460169261                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    460169261                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.063763                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063763                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.063763                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063763                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.063763                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063763                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 44551.191887                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44551.191887                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 44551.191887                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44551.191887                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 44551.191887                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44551.191887                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      7758                       # number of replacements
system.l2.tags.tagsinuse                 16225.975554                       # Cycle average of tags in use
system.l2.tags.total_refs                       16046                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7758                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.068317                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9822.118080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        977.439798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4060.775390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   925.038751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   440.603535                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.599495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.059658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.247850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.056460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.026892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990355                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16041                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3683                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4771                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          757                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979065                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    684261                       # Number of tag accesses
system.l2.tags.data_accesses                   684261                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         5428                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         6974                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12402                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13118                       # number of Writeback hits
system.l2.Writeback_hits::total                 13118                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         8548                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8548                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          5428                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         15522                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20950                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         5428                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        15522                       # number of overall hits
system.l2.overall_hits::total                   20950                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         4889                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2204                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7093                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data          548                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 548                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         4889                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2752                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7641                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         4889                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2752                       # number of overall misses
system.l2.overall_misses::total                  7641                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    392703250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    184975000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       577678250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     43527500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      43527500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    392703250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    228502500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        621205750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    392703250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    228502500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       621205750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10317                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9178                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19495                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13118                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13118                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9096                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9096                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10317                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18274                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28591                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10317                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18274                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28591                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.473878                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.240139                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.363837                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.166667                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.060246                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.060246                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.473878                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.150596                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.267252                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.473878                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.150596                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.267252                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 80323.839231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83926.950998                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81443.430142                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 79429.744526                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79429.744526                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 80323.839231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83031.431686                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81299.011909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 80323.839231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83031.431686                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81299.011909                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  967                       # number of writebacks
system.l2.writebacks::total                       967                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         4889                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2204                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7093                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          548                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            548                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         4889                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7641                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         4889                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7641                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    331439250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    157434000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    488873250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        18001                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        18001                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     36719500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     36719500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    331439250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    194153500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    525592750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    331439250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    194153500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    525592750                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.473878                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.240139                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.363837                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.060246                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.060246                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.473878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.150596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.267252                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.473878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.150596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.267252                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67792.851299                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71431.034483                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68923.339913                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18001                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 67006.386861                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67006.386861                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67792.851299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70549.963663                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68785.859181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67792.851299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70549.963663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68785.859181                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                7093                       # Transaction distribution
system.membus.trans_dist::ReadResp               7090                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback               967                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               548                       # Transaction distribution
system.membus.trans_dist::ReadExResp              548                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        16247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       550720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       550728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  550728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              8610                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    8610    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8610                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14628000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           40841749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          239765                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       200191                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11118                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       176064                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           80316                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     45.617503                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           13961                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          441                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               181709                       # DTB read hits
system.switch_cpus.dtb.read_misses               3108                       # DTB read misses
system.switch_cpus.dtb.read_acv                    23                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            60021                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136556                       # DTB write hits
system.switch_cpus.dtb.write_misses              1358                       # DTB write misses
system.switch_cpus.dtb.write_acv                   55                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25533                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318265                       # DTB hits
system.switch_cpus.dtb.data_misses               4466                       # DTB misses
system.switch_cpus.dtb.data_acv                    78                       # DTB access violations
system.switch_cpus.dtb.data_accesses            85554                       # DTB accesses
system.switch_cpus.itb.fetch_hits               58681                       # ITB hits
system.switch_cpus.itb.fetch_misses              1028                       # ITB misses
system.switch_cpus.itb.fetch_acv                   24                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59709                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1564303                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       387005                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1253521                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              239765                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        94277                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                697723                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31912                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          632                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        24822                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161991                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7215                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1126210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.113044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.452821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           892609     79.26%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14716      1.31%     80.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            27942      2.48%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17638      1.57%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45137      4.01%     88.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10386      0.92%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18329      1.63%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8069      0.72%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91384      8.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1126210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.153273                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.801329                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           295683                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        631875                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            150592                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         33415                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14644                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11080                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1340                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1066230                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4293                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14644                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           313563                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          117645                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       386141                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            165535                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        128681                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1011763                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           540                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          19256                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           8115                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          67232                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       676135                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1297099                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1293833                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2849                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493768                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           182365                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31967                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3596                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            218023                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       189446                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       146704                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        37711                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        20516                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             924859                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27214                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            871718                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1498                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       224930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       127428                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18476                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1126210                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.774028                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.449856                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       774179     68.74%     68.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       134318     11.93%     80.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        70770      6.28%     86.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        61033      5.42%     92.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        45291      4.02%     96.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        20883      1.85%     98.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13089      1.16%     99.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4528      0.40%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2119      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1126210                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1311      4.39%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15991     53.61%     58.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12528     42.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        515459     59.13%     59.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          748      0.09%     59.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1246      0.14%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194311     22.29%     81.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139933     16.05%     97.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         871718                       # Type of FU issued
system.switch_cpus.iq.rate                   0.557256                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               29830                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034220                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2892172                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1173369                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       826648                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8801                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4566                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4162                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         896493                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4595                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7357                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        51093                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          958                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        17910                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16527                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14644                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           67320                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         16784                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       971879                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4189                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        189446                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       146704                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21892                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1106                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         15387                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          958                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3682                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10178                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13860                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        858675                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        185996                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13042                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19806                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324334                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117224                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138338                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.548919                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 838528                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                830810                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            401155                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            532656                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.531106                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.753122                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       220868                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12587                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1087542                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.682101                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.667785                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       818653     75.28%     75.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       124186     11.42%     86.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        50776      4.67%     91.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19323      1.78%     93.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        22382      2.06%     95.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7739      0.71%     95.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        10507      0.97%     96.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4967      0.46%     97.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29009      2.67%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1087542                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741813                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741813                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267147                       # Number of memory references committed
system.switch_cpus.commit.loads                138353                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98728                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712590                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433498     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142541     19.22%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129140     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741813                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29009                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2004001                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1964430                       # The number of ROB writes
system.switch_cpus.timesIdled                    6211                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  438093                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727138                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727138                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.151315                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.151315                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.464832                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.464832                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1142584                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          573159                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2743                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25452                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19507                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19504                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13118                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9096                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9096                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       660160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2009032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2669192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              12                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41728                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41728    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41728                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33982500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16457488                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27857001                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  2.225737                       # Number of seconds simulated
sim_ticks                                2225737060000                       # Number of ticks simulated
final_tick                               4481678139000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 417470                       # Simulator instruction rate (inst/s)
host_op_rate                                   417470                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              182289719                       # Simulator tick rate (ticks/s)
host_mem_usage                                 759692                       # Number of bytes of host memory used
host_seconds                                 12209.89                       # Real time elapsed on the host
sim_insts                                  5097256293                       # Number of instructions simulated
sim_ops                                    5097256293                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     19359680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    887882752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          907242432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     19359680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      19359680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    600622592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       600622592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst       302495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     13873168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14175663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       9384728                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            9384728                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      8698098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    398916282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             407614380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      8698098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8698098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       269853346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            269853346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       269853346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      8698098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    398916282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            677467726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    14175663                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    9759832                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14175663                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  9759832                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              900853440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6388992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               605565824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               907242432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            624629248                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  99828                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                297879                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          586                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            882235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            877565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            880278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            886971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            876435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            927798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            880437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            878980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            881562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            856726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           851140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           873080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           871325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           900280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           870937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           880086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            589175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            598647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            588316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            593156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            588084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            588947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            590458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            594261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            591580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            589914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           588240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           597591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           591148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           593516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           590600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           588333                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1628                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2225737018500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14175663                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              9759832                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8437548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2929941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1632769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1074207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 119462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 128530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 310266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 411996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 503577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 554256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 552905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 558557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 560437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 558195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 564535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 639463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 588847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 604293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 711236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 584585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 572021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 557803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  17144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  17227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  18966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  21316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  23074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  21700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  20372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  18934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  17820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  14586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5598                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6369541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    236.503693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.113354                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.551521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3162647     49.65%     49.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1510836     23.72%     73.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       495758      7.78%     81.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       226685      3.56%     84.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       163336      2.56%     87.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        97094      1.52%     88.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       108074      1.70%     90.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        94452      1.48%     91.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       510659      8.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6369541                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       558642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.196605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.798096                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       558633    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        558642                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       558642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.937441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.592736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     11.147993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        557312     99.76%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           304      0.05%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63           116      0.02%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            64      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            50      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           50      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           38      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           58      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159          110      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           57      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           41      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           44      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223           10      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239           14      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255           15      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271           12      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287           15      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303           12      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319           25      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           54      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351           30      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367           15      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           51      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399           13      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415           16      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            4      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            5      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            9      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495           16      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511           12      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543           16      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559           15      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-591            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::592-607            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::624-639            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::720-735            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        558642                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 296947194774                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            560869101024                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                70379175000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21096.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39846.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       404.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       272.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    407.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    280.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.43                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 10772881                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 6395385                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.59                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      92988.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              24084761400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              13141486875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             55353308400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            30663450720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         145472062320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1183474084680                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         298205066250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1750394220645                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            785.905049                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 487343993686                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   74322300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1664072441814                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              24108620760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              13154505375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             54544682400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            30660113520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         145472062320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1167874993575                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         311888479500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1747703457450                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            784.696930                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 510281594340                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   74322300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1641135148910                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1245                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    5867968                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                   102797     42.77%     42.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     396      0.16%     42.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2279      0.95%     43.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  134853     56.11%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               240325                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    102783     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      396      0.19%     49.55% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2279      1.09%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   102784     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                208242                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2197678689000     98.74%     98.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               274426000      0.01%     98.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1383681500      0.06%     98.81% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             26392512000      1.19%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2225729308500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999864                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.762193                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.866502                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.03%      0.03% # number of syscalls executed
system.cpu.kern.syscall::3                       2476     76.11%     76.15% # number of syscalls executed
system.cpu.kern.syscall::4                         14      0.43%     76.58% # number of syscalls executed
system.cpu.kern.syscall::6                         59      1.81%     78.39% # number of syscalls executed
system.cpu.kern.syscall::15                         1      0.03%     78.42% # number of syscalls executed
system.cpu.kern.syscall::17                       394     12.11%     90.53% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.03%     90.56% # number of syscalls executed
system.cpu.kern.syscall::20                         2      0.06%     90.62% # number of syscalls executed
system.cpu.kern.syscall::23                         1      0.03%     90.65% # number of syscalls executed
system.cpu.kern.syscall::24                         3      0.09%     90.75% # number of syscalls executed
system.cpu.kern.syscall::33                         2      0.06%     90.81% # number of syscalls executed
system.cpu.kern.syscall::45                       117      3.60%     94.41% # number of syscalls executed
system.cpu.kern.syscall::47                         3      0.09%     94.50% # number of syscalls executed
system.cpu.kern.syscall::48                         5      0.15%     94.65% # number of syscalls executed
system.cpu.kern.syscall::54                         2      0.06%     94.71% # number of syscalls executed
system.cpu.kern.syscall::58                         1      0.03%     94.74% # number of syscalls executed
system.cpu.kern.syscall::59                         3      0.09%     94.84% # number of syscalls executed
system.cpu.kern.syscall::60                         3      0.09%     94.93% # number of syscalls executed
system.cpu.kern.syscall::71                       114      3.50%     98.43% # number of syscalls executed
system.cpu.kern.syscall::73                         8      0.25%     98.68% # number of syscalls executed
system.cpu.kern.syscall::74                        36      1.11%     99.78% # number of syscalls executed
system.cpu.kern.syscall::87                         1      0.03%     99.82% # number of syscalls executed
system.cpu.kern.syscall::132                        1      0.03%     99.85% # number of syscalls executed
system.cpu.kern.syscall::136                        2      0.06%     99.91% # number of syscalls executed
system.cpu.kern.syscall::144                        1      0.03%     99.94% # number of syscalls executed
system.cpu.kern.syscall::256                        1      0.03%     99.97% # number of syscalls executed
system.cpu.kern.syscall::257                        1      0.03%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                   3253                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   827      0.02%      0.02% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.00%      0.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                199359      4.26%      4.28% # number of callpals executed
system.cpu.kern.callpal::rdps                    6553      0.14%      4.42% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.00%      4.42% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.00%      4.42% # number of callpals executed
system.cpu.kern.callpal::rti                    38292      0.82%      5.23% # number of callpals executed
system.cpu.kern.callpal::callsys                 3415      0.07%      5.31% # number of callpals executed
system.cpu.kern.callpal::imb                       63      0.00%      5.31% # number of callpals executed
system.cpu.kern.callpal::rdunique             4432674     94.69%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                4681214                       # number of callpals executed
system.cpu.kern.mode_switch::kernel             38892                       # number of protection mode switches
system.cpu.kern.mode_switch::user               37744                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                 227                       # number of protection mode switches
system.cpu.kern.mode_good::kernel               37825                      
system.cpu.kern.mode_good::user                 37744                      
system.cpu.kern.mode_good::idle                    81                      
system.cpu.kern.mode_switch_good::kernel     0.972565                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.356828                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.984219                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       188821658000      8.48%      8.48% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         1987677464500     89.30%     97.79% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          49230186000      2.21%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      827                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements          18641975                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.999999                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1721034191                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18642487                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.317843                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   511.999999                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        7264247984                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       7264247984                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data   1162810640                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1162810640                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    524364498                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      524364498                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data     17164848                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     17164848                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data     16675728                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     16675728                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1687175138                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1687175138                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1687175138                       # number of overall hits
system.cpu.dcache.overall_hits::total      1687175138                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     42393928                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      42393928                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     47907321                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     47907321                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        84522                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        84522                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data           17                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     90301249                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       90301249                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     90301249                       # number of overall misses
system.cpu.dcache.overall_misses::total      90301249                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 2797214701986                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2797214701986                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 3709898637521                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3709898637521                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data   1345307748                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1345307748                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       283003                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       283003                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 6507113339507                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 6507113339507                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 6507113339507                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 6507113339507                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data   1205204568                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1205204568                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    572271819                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    572271819                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data     17249370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     17249370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data     16675745                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     16675745                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1777476387                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1777476387                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1777476387                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1777476387                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.035176                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035176                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.083714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.083714                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.004900                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004900                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000001                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000001                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.050803                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050803                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.050803                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050803                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 65981.493906                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65981.493906                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 77439.075283                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77439.075283                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 15916.657770                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15916.657770                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 16647.235294                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 16647.235294                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 72060.059097                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72060.059097                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 72060.059097                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72060.059097                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    206534033                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      5397296                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2791204                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           42012                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.994603                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   128.470342                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     11919627                       # number of writebacks
system.cpu.dcache.writebacks::total          11919627                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     30505454                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     30505454                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     41209790                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     41209790                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data        28056                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total        28056                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     71715244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     71715244                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     71715244                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     71715244                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     11888474                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11888474                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      6697531                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      6697531                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        56466                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        56466                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data           17                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     18586005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     18586005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     18586005                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     18586005                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         5048                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         5048                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         9245                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9245                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data        14293                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        14293                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 732670792795                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 732670792795                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 585932407193                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 585932407193                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    851708753                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    851708753                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       257497                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       257497                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 1318603199988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1318603199988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 1318603199988                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1318603199988                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    899379000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    899379000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   1676058000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   1676058000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   2575437000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   2575437000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.009864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.011703                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011703                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.003274                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003274                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000001                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.010456                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010456                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.010456                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010456                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 61628.665949                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61628.665949                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 87484.836904                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87484.836904                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 15083.568041                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15083.568041                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 15146.882353                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 15146.882353                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 70946.026324                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70946.026324                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 70946.026324                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70946.026324                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 178165.412044                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 178165.412044                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 181293.455922                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 181293.455922                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 180188.693766                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 180188.693766                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           3099407                       # number of replacements
system.cpu.icache.tags.tagsinuse           507.595349                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           976608418                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3099903                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            315.044831                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   507.595349                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.991397                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991397                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          151                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          292                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1962811141                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1962811141                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    976573234                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       976573234                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    976573234                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        976573234                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    976573234                       # number of overall hits
system.cpu.icache.overall_hits::total       976573234                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      3282357                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3282357                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      3282357                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3282357                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      3282357                       # number of overall misses
system.cpu.icache.overall_misses::total       3282357                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  67057920412                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  67057920412                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  67057920412                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  67057920412                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  67057920412                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  67057920412                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    979855591                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    979855591                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    979855591                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    979855591                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    979855591                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    979855591                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.003350                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003350                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.003350                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003350                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.003350                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003350                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 20429.807121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20429.807121                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 20429.807121                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20429.807121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 20429.807121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20429.807121                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        16592                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               507                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.725838                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       182399                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       182399                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       182399                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       182399                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       182399                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       182399                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      3099958                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3099958                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      3099958                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3099958                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      3099958                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3099958                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  58454346130                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  58454346130                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  58454346130                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  58454346130                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  58454346130                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  58454346130                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003164                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003164                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003164                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003164                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 18856.496162                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18856.496162                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 18856.496162                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18856.496162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 18856.496162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18856.496162                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                2900                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 24006656                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       2961                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 5923                       # Transaction distribution
system.iobus.trans_dist::ReadResp                5923                       # Transaction distribution
system.iobus.trans_dist::WriteReq              384349                       # Transaction distribution
system.iobus.trans_dist::WriteResp               9245                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       375104                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         6844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          168                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3082                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        17952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        28586                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       751958                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       751958                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  780544                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        27376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          231                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1541                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        10098                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        41406                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     24013656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     24013656                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 24055062                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6449000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               405000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              147000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1951000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy            14586000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy          2194074531                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            19341000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           377044082                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements               375979                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               375995                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              3383811                       # Number of tag accesses
system.iocache.tags.data_accesses             3383811                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          875                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              875                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       375104                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       375104                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          875                       # number of demand (read+write) misses
system.iocache.demand_misses::total               875                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          875                       # number of overall misses
system.iocache.overall_misses::total              875                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide    105844132                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    105844132                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  83115867317                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  83115867317                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide    105844132                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    105844132                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide    105844132                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    105844132                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          875                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            875                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       375104                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       375104                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          875                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             875                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          875                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            875                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120964.722286                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120964.722286                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 221580.861087                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 221580.861087                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120964.722286                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120964.722286                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120964.722286                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120964.722286                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        824387                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs               124077                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.644156                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          375104                       # number of writebacks
system.iocache.writebacks::total               375104                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          875                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          875                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       375104                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       375104                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          875                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          875                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          875                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          875                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     59963128                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     59963128                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  63607294485                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  63607294485                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     59963128                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     59963128                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     59963128                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     59963128                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68529.289143                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68529.289143                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 169572.423874                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 169572.423874                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68529.289143                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68529.289143                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68529.289143                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68529.289143                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  14604994                       # number of replacements
system.l2.tags.tagsinuse                 16218.162864                       # Cycle average of tags in use
system.l2.tags.total_refs                    12552298                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14621111                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.858505                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6536.132330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         10.242400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         51.521443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   440.546419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  9179.720273                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.398934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.003145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.026889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.560286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989878                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          796                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1400                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3350                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10457                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.983704                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 559896590                       # Number of tag accesses
system.l2.tags.data_accesses                559896590                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst      2796843                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      3909669                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 6706512                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         11919627                       # number of Writeback hits
system.l2.Writeback_hits::total              11919627                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data          285                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  285                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data           14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 14                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       858663                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                858663                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       2796843                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       4768332                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7565175                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      2796843                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      4768332                       # number of overall hits
system.l2.overall_hits::total                 7565175                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst       302513                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      8033586                       # number of ReadReq misses
system.l2.ReadReq_misses::total               8336099                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data          198                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                198                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data      5840070                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5840070                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst       302513                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     13873656                       # number of demand (read+write) misses
system.l2.demand_misses::total               14176169                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       302513                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     13873656                       # number of overall misses
system.l2.overall_misses::total              14176169                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  25947730028                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 679797026130                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    705744756158                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       345489                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       345489                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 569939023395                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  569939023395                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  25947730028                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1249736049525                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1275683779553                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  25947730028                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1249736049525                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1275683779553                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      3099356                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     11943255                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            15042611                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     11919627                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          11919627                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          483                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              483                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      6698733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6698733                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      3099356                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     18641988                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21741344                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      3099356                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     18641988                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21741344                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.097605                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.672646                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.554166                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.409938                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.409938                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.176471                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.176471                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.871817                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.871817                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.097605                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.744215                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.652037                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.097605                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.744215                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.652037                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85773.933775                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 84619.374975                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84661.273356                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  1744.893939                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1744.893939                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 97591.128770                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97591.128770                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85773.933775                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 90079.792199                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89987.907139                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85773.933775                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 90079.792199                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89987.907139                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              9009624                       # number of writebacks
system.l2.writebacks::total                   9009624                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst       302513                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      8033586                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          8336099                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          198                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           198                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      5840070                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5840070                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       302513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     13873656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          14176169                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       302513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     13873656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14176169                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         5048                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         5048                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         9245                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         9245                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data        14293                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        14293                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  22140305472                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 579511367370                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 601651672842                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      3639668                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3639668                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        53003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        53003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 497653083605                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 497653083605                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  22140305472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1077164450975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1099304756447                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  22140305472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1077164450975                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1099304756447                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    828707000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    828707000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data   1555872000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   1555872000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data   2384579000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   2384579000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.097605                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.672646                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.554166                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.409938                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.409938                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.176471                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.176471                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.871817                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.871817                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.097605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.744215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.652037                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.097605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.744215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.652037                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73187.947202                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72136.075642                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72174.247552                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18382.161616                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18382.161616                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 85213.547715                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85213.547715                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 73187.947202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 77640.994629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77545.968621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 73187.947202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 77640.994629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77545.968621                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 164165.412044                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 164165.412044                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 168293.347756                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 168293.347756                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 166835.443924                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 166835.443924                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             8342022                       # Transaction distribution
system.membus.trans_dist::ReadResp            8342011                       # Transaction distribution
system.membus.trans_dist::WriteReq               9245                       # Transaction distribution
system.membus.trans_dist::WriteResp              9245                       # Transaction distribution
system.membus.trans_dist::Writeback           9384728                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       375104                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       375104                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              583                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             586                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5839685                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5839685                       # Transaction distribution
system.membus.trans_dist::BadAddressError           12                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port      1126187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total      1126187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        28586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     37362232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     37390842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               38517029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     48013312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     48013312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        41406                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1483858432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1483899838                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1531913150                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              984                       # Total snoops (count)
system.membus.snoop_fanout::samples          23952998                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                23952998    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            23952998                       # Request fanout histogram
system.membus.reqLayer0.occupancy            27422499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         67186654617                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               14500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          381251918                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        75002874882                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups      1614259140                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted   1396992106                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     42250947                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    578193859                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       457440955                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     79.115499                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        70679950                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        42741                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits           1287343296                       # DTB read hits
system.switch_cpus.dtb.read_misses            6992829                       # DTB read misses
system.switch_cpus.dtb.read_acv                 12766                       # DTB read access violations
system.switch_cpus.dtb.read_accesses       1276338260                       # DTB read accesses
system.switch_cpus.dtb.write_hits           616591699                       # DTB write hits
system.switch_cpus.dtb.write_misses           1791824                       # DTB write misses
system.switch_cpus.dtb.write_acv                 6696                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       576422885                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1903934995                       # DTB hits
system.switch_cpus.dtb.data_misses            8784653                       # DTB misses
system.switch_cpus.dtb.data_acv                 19462                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1852761145                       # DTB accesses
system.switch_cpus.itb.fetch_hits           960381814                       # ITB hits
system.switch_cpus.itb.fetch_misses            230497                       # ITB misses
system.switch_cpus.itb.fetch_acv                 8863                       # ITB acv
system.switch_cpus.itb.fetch_accesses       960612311                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               4353386306                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles   1069168699                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             7832779124                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches          1614259140                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    528120905                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            3188508339                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        99006426                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles              24248                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       227281                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      4829464                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles       213067                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          841                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         979855601                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      21287674                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes             134                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   4312475152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.816307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.991956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2908980117     67.46%     67.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        134514929      3.12%     70.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        100881443      2.34%     72.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        111380859      2.58%     75.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        186627353      4.33%     79.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        103954407      2.41%     82.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         84126394      1.95%     84.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         64758279      1.50%     85.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        617251371     14.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4312475152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.370805                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.799238                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        760198032                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    2287848256                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles        1107489291                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     107727917                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       49211656                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    126976696                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        299182                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     7294716342                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1026303                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       49211656                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        821082895                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       663539962                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles   1074131593                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles        1149765895                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     554743151                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     7064722618                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1868366                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       53843035                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      254264216                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents      187398915                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   4967212873                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    9104652448                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   8680715086                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    423897612                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    3617210544                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       1350002258                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     53256445                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts     18370250                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         491063812                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1428146679                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    649520346                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     83080688                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     86589711                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         6425835257                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded    109729715                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        5881037339                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     13273086                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   1537008329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    912457158                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     71447032                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   4312475152                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.363727                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.062086                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2459453461     57.03%     57.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    518151405     12.02%     69.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    360300396      8.35%     77.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    265007781      6.15%     83.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    223078323      5.17%     88.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    172081111      3.99%     92.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    165166900      3.83%     96.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     90344648      2.09%     98.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     58891127      1.37%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4312475152                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        57792864     29.34%     29.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         395904      0.20%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd      10305652      5.23%     34.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp       1789611      0.91%     35.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     35.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     10681553      5.42%     41.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv       1084726      0.55%     41.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt        35356      0.02%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     41.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       74113268     37.63%     79.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      40766548     20.70%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         2366      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    3631523753     61.75%     61.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     65883285      1.12%     62.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    123128159      2.09%     64.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     47501004      0.81%     65.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          279      0.00%     65.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     24094372      0.41%     66.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      1518508      0.03%     66.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      1185519      0.02%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1346199768     22.89%     89.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    622419027     10.58%     99.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess     17581299      0.30%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     5881037339                       # Type of FU issued
system.switch_cpus.iq.rate                   1.350911                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           196965482                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.033492                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads  15713387003                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   7796573773                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   5470475814                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    571401394                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    276233073                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    269701152                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     5777565943                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       300434512                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     66101119                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    318857426                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       250286                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       245662                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     60525228                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        90161                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4681464                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       49211656                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       397286522                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles     211286442                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   6741098575                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      4232804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1428146679                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    649520346                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     91956389                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        3699475                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents     206125278                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       245662                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     17805659                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     38584040                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     56389699                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    5811886009                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    1299146855                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     69151329                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             205533603                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1917590679                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        965560920                       # Number of branches executed
system.switch_cpus.iew.exec_stores          618443824                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.335026                       # Inst execution rate
system.switch_cpus.iew.wb_sent             5772439052                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            5740176966                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        3228055660                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        4416336814                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.318554                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.730935                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   1534366092                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls     38282683                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     47827358                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   4090388661                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.268160                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.391063                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2653841747     64.88%     64.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    542417784     13.26%     78.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    179687922      4.39%     82.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    136852271      3.35%     85.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     97811598      2.39%     88.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     72555195      1.77%     90.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     41552936      1.02%     91.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     53776992      1.31%     92.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    311892216      7.63%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4090388661                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   5187267096                       # Number of instructions committed
system.switch_cpus.commit.committedOps     5187267096                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             1698284336                       # Number of memory references committed
system.switch_cpus.commit.loads            1109289232                       # Number of loads committed
system.switch_cpus.commit.membars            16802698                       # Number of memory barriers committed
system.switch_cpus.commit.branches          844387118                       # Number of branches committed
system.switch_cpus.commit.fp_insts          267487467                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        4731772525                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     66017698                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    188712904      3.64%      3.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   3015488615     58.13%     61.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     54885904      1.06%     62.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    121687279      2.35%     65.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     47040454      0.91%     66.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          267      0.00%     66.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     24039648      0.46%     66.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      1516440      0.03%     66.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt      1183203      0.02%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1126091930     21.71%     88.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    589039175     11.36%     99.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess     17581277      0.34%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   5187267096                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     311892216                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads          10484698828                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         13667294041                       # The number of ROB writes
system.switch_cpus.timesIdled                 1396006                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                40911154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             98087816                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          4998556558                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4998556558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.870929                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.870929                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.148200                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.148200                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       7409839444                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      4022226116                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         420533306                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        218181092                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       367931860                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       43453309                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           15049136                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          15048623                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              9245                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             9245                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         11919627                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       376050                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             483                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            500                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6698733                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6698733                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           12                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      6199315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     49233562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              55432877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    198358848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1956007870                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2154366718                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          377900                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         34053291                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.011069                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.104624                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               33676366     98.89%     98.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 376925      1.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           34053291                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        28762432500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           559500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4709298107                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30080385444                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
