#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Dec 19 12:15:58 2024
# Process ID: 27748
# Current directory: D:/Do_An_TKLL/Test LCD/Test blinky.runs/impl_1
# Command line: vivado.exe -log top_button_handler.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_button_handler.tcl -notrace
# Log file: D:/Do_An_TKLL/Test LCD/Test blinky.runs/impl_1/top_button_handler.vdi
# Journal file: D:/Do_An_TKLL/Test LCD/Test blinky.runs/impl_1\vivado.jou
# Running On: DESKTOP-3I70GQ5, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 4, Host memory: 12610 MB
#-----------------------------------------------------------
source top_button_handler.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 449.332 ; gain = 164.277
Command: link_design -top top_button_handler -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 884.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 111 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Do_An_TKLL/Test LCD/Test blinky.srcs/constrs_1/new/Arty-Z7-20-Master.xdc]
Finished Parsing XDC File [D:/Do_An_TKLL/Test LCD/Test blinky.srcs/constrs_1/new/Arty-Z7-20-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1023.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.305 ; gain = 572.992
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.988 . Memory (MB): peak = 1048.812 ; gain = 21.508

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 130b46b29

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1600.148 ; gain = 551.336

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 38 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1012eed09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1938.402 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1453eaca1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1938.402 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1debe7516

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1938.402 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1debe7516

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1938.402 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2049bbda3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1938.402 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2049bbda3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 1938.402 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               6  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1938.402 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2049bbda3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 1938.402 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2049bbda3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1938.402 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2049bbda3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1938.402 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1938.402 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2049bbda3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1938.402 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1938.402 ; gain = 911.098
INFO: [runtcl-4] Executing : report_drc -file top_button_handler_drc_opted.rpt -pb top_button_handler_drc_opted.pb -rpx top_button_handler_drc_opted.rpx
Command: report_drc -file top_button_handler_drc_opted.rpt -pb top_button_handler_drc_opted.pb -rpx top_button_handler_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/PhanmemVIVADO/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Do_An_TKLL/Test LCD/Test blinky.runs/impl_1/top_button_handler_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1938.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Do_An_TKLL/Test LCD/Test blinky.runs/impl_1/top_button_handler_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1938.402 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 139aa5881

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1938.402 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10554b108

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.423 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d7faaac4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.759 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d7faaac4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.764 . Memory (MB): peak = 1938.402 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d7faaac4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.774 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 164fab3d3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.986 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16b2ef0ad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 146ec19e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 154e971f5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 16 LUTNM shape to break, 13 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 9, two critical 7, total 16, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 21 nets or LUTs. Breaked 16 LUTs, combined 5 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1938.402 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           16  |              5  |                    21  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           16  |              5  |                    21  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 21d5740f5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1938.402 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 27fc784df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1938.402 ; gain = 0.000
Phase 2 Global Placement | Checksum: 27fc784df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2b1272937

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cb8296b6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e02a8a5e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fb352a23

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2494564a4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 23f27d761

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 21ccafc8c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19cfba53c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 21baaca20

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1938.402 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 21baaca20

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 224b125ec

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.282 | TNS=-489.741 |
Phase 1 Physical Synthesis Initialization | Checksum: 296421270

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1938.402 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 296421270

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1938.402 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 224b125ec

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.410. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2d1b3777b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1938.402 ; gain = 0.000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1938.402 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2d1b3777b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2d1b3777b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2d1b3777b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1938.402 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2d1b3777b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1938.402 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1938.402 ; gain = 0.000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1938.402 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2432303c8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1938.402 ; gain = 0.000
Ending Placer Task | Checksum: 148d4c5d5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1938.402 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1938.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file top_button_handler_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1938.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_button_handler_utilization_placed.rpt -pb top_button_handler_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_button_handler_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1938.402 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 1941.906 ; gain = 3.504
INFO: [Common 17-1381] The checkpoint 'D:/Do_An_TKLL/Test LCD/Test blinky.runs/impl_1/top_button_handler_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1956.449 ; gain = 14.543
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.21s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1956.449 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.393 | TNS=-433.690 |
Phase 1 Physical Synthesis Initialization | Checksum: 2ae6a858e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1956.477 ; gain = 0.027
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.393 | TNS=-433.690 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2ae6a858e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.241 . Memory (MB): peak = 1956.477 ; gain = 0.027

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.393 | TNS=-433.690 |
INFO: [Physopt 32-702] Processed net count_down__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net counter_reg_n_0_[4].  Re-placed instance counter_reg[4]
INFO: [Physopt 32-735] Processed net counter_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.281 | TNS=-431.450 |
INFO: [Physopt 32-663] Processed net counter_reg_n_0_[8].  Re-placed instance counter_reg[8]
INFO: [Physopt 32-735] Processed net counter_reg_n_0_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.261 | TNS=-431.050 |
INFO: [Physopt 32-663] Processed net counter_reg_n_0_[7].  Re-placed instance counter_reg[7]
INFO: [Physopt 32-735] Processed net counter_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.245 | TNS=-430.730 |
INFO: [Physopt 32-663] Processed net counter_reg_n_0_[5].  Re-placed instance counter_reg[5]
INFO: [Physopt 32-735] Processed net counter_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.209 | TNS=-430.010 |
INFO: [Physopt 32-702] Processed net counter_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net count_down[7]_i_9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_12_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_11_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_59_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_91_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net count_down[7]_i_115_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.922 | TNS=-424.270 |
INFO: [Physopt 32-702] Processed net count_down[7]_i_115_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net count_down[7]_i_100_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net count_down[7]_i_100_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.075 | TNS=-407.330 |
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_30_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_17_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_67_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_83_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_118_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_89_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_151_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net counter_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_30_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_17_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_67_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_83_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_118_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_89_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.075 | TNS=-407.330 |
Phase 3 Critical Path Optimization | Checksum: 2ae6a858e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1965.539 ; gain = 9.090

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.075 | TNS=-407.330 |
INFO: [Physopt 32-702] Processed net count_down__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net counter_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net count_down[7]_i_9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net count_down[7]_i_9_n_0. Critical path length was reduced through logic transformation on cell count_down[7]_i_9_comp.
INFO: [Physopt 32-735] Processed net count_down[7]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.067 | TNS=-407.170 |
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_12_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_11_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_59_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_91_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_115_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net count_down[7]_i_115_n_0. Critical path length was reduced through logic transformation on cell count_down[7]_i_115_comp.
INFO: [Physopt 32-735] Processed net count_down[7]_i_100_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.998 | TNS=-405.790 |
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_118_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_89_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_141_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_151_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net counter_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net count_down[7]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.973 | TNS=-405.290 |
INFO: [Physopt 32-702] Processed net count_down[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_12_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_11_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_59_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_91_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_118_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down_reg[7]_i_89_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net count_down[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.973 | TNS=-405.290 |
Phase 4 Critical Path Optimization | Checksum: 23c6459fc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1965.555 ; gain = 9.105
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1965.555 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.973 | TNS=-405.290 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.420  |         28.400  |            1  |              0  |                     9  |           0  |           2  |  00:00:03  |
|  Total          |          1.420  |         28.400  |            1  |              0  |                     9  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1965.555 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 165621cfb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1965.555 ; gain = 9.105
INFO: [Common 17-83] Releasing license: Implementation
209 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.227 . Memory (MB): peak = 1974.371 ; gain = 8.816
INFO: [Common 17-1381] The checkpoint 'D:/Do_An_TKLL/Test LCD/Test blinky.runs/impl_1/top_button_handler_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 66405698 ConstDB: 0 ShapeSum: c6275ac RouteDB: 0
Post Restoration Checksum: NetGraph: 359f2c5e | NumContArr: 9ecc0862 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: ed758a6d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2077.320 ; gain = 93.926

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: ed758a6d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2077.320 ; gain = 93.926

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ed758a6d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2077.320 ; gain = 93.926
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1fe921337

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2085.340 ; gain = 101.945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.868 | TNS=-371.315| WHS=-0.101 | THS=-7.034 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1263
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1263
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2888ebec0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2089.152 ; gain = 105.758

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2888ebec0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2089.152 ; gain = 105.758
Phase 3 Initial Routing | Checksum: 245ca06e8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2089.152 ; gain = 105.758
INFO: [Route 35-580] Design has 53 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=====================+
| Launch Setup Clock | Launch Hold Clock | Pin                 |
+====================+===================+=====================+
| sys_clk_pin        | sys_clk_pin       | count_down_reg[1]/D |
| sys_clk_pin        | sys_clk_pin       | count_down_reg[6]/D |
| sys_clk_pin        | sys_clk_pin       | count_down_reg[3]/D |
| sys_clk_pin        | sys_clk_pin       | count_down_reg[4]/D |
| sys_clk_pin        | sys_clk_pin       | count_down_reg[7]/D |
+--------------------+-------------------+---------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 444
 Number of Nodes with overlaps = 154
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.313 | TNS=-542.707| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2340ac401

Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2089.152 ; gain = 105.758

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 193
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.365 | TNS=-543.696| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1be4d5ba0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 2089.152 ; gain = 105.758
Phase 4 Rip-up And Reroute | Checksum: 1be4d5ba0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 2089.152 ; gain = 105.758

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 26bf6090f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 2089.152 ; gain = 105.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.198 | TNS=-524.493| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 227d052c9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2089.152 ; gain = 105.758

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 227d052c9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2089.152 ; gain = 105.758
Phase 5 Delay and Skew Optimization | Checksum: 227d052c9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2089.152 ; gain = 105.758

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29d53419b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2089.152 ; gain = 105.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.171 | TNS=-520.885| WHS=0.173  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 29d53419b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2089.152 ; gain = 105.758
Phase 6 Post Hold Fix | Checksum: 29d53419b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2089.152 ; gain = 105.758

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.356167 %
  Global Horizontal Routing Utilization  = 0.426809 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1f9bd7b28

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2089.152 ; gain = 105.758

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f9bd7b28

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2089.152 ; gain = 105.758

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22db751ed

Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2089.152 ; gain = 105.758

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.171 | TNS=-520.885| WHS=0.173  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 22db751ed

Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2089.152 ; gain = 105.758
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: f0e51a9d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2089.152 ; gain = 105.758

Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2089.152 ; gain = 105.758

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
228 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 2089.152 ; gain = 114.781
INFO: [runtcl-4] Executing : report_drc -file top_button_handler_drc_routed.rpt -pb top_button_handler_drc_routed.pb -rpx top_button_handler_drc_routed.rpx
Command: report_drc -file top_button_handler_drc_routed.rpt -pb top_button_handler_drc_routed.pb -rpx top_button_handler_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Do_An_TKLL/Test LCD/Test blinky.runs/impl_1/top_button_handler_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_button_handler_methodology_drc_routed.rpt -pb top_button_handler_methodology_drc_routed.pb -rpx top_button_handler_methodology_drc_routed.rpx
Command: report_methodology -file top_button_handler_methodology_drc_routed.rpt -pb top_button_handler_methodology_drc_routed.pb -rpx top_button_handler_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Do_An_TKLL/Test LCD/Test blinky.runs/impl_1/top_button_handler_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_button_handler_power_routed.rpt -pb top_button_handler_power_summary_routed.pb -rpx top_button_handler_power_routed.rpx
Command: report_power -file top_button_handler_power_routed.rpt -pb top_button_handler_power_summary_routed.pb -rpx top_button_handler_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
238 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_button_handler_route_status.rpt -pb top_button_handler_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_button_handler_timing_summary_routed.rpt -pb top_button_handler_timing_summary_routed.pb -rpx top_button_handler_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_button_handler_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_button_handler_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_button_handler_bus_skew_routed.rpt -pb top_button_handler_bus_skew_routed.pb -rpx top_button_handler_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 2134.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Do_An_TKLL/Test LCD/Test blinky.runs/impl_1/top_button_handler_routed.dcp' has been generated.
Command: write_bitstream -force top_button_handler.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_button_handler.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2682.113 ; gain = 547.336
INFO: [Common 17-206] Exiting Vivado at Thu Dec 19 12:17:55 2024...
