A51 MACRO ASSEMBLER  STARTUP                                                              07/28/2018 12:03:41 PAGE     1


MACRO ASSEMBLER A51 V8.01
OBJECT MODULE PLACED IN Code\CORE\STARTUP.OBJ
ASSEMBLER INVOKED BY: C:\Keil\C51\BIN\A51.EXE Code\CORE\STARTUP.A51 SET(LA) DEBUG EP

LOC  OBJ            LINE     SOURCE

                       1     $nomod51 
                       2     ;------------------------------------------------------------------------------
                       3     ;  This file is part of the C51 Compiler package
                       4     ;  Copyright (c) 1988-2002 Keil Elektronik GmbH and Keil Software, Inc.
                       5     ;------------------------------------------------------------------------------
                       6     ;  STARTUP.A51:  This code is executed after processor reset.
                       7     ;
                       8     ;  To translate this file use A51 with the following invocation:
                       9     ;
                      10     ;     A51 STARTUP.A51
                      11     ;
                      12     ;  To link the modified STARTUP.OBJ file to your application use the following
                      13     ;  BL51 invocation:
                      14     ;
                      15     ;     BL51 <your object file list>, STARTUP.OBJ <controls>
                      16     ;
                      17     ;------------------------------------------------------------------------------
                      18     ;
                      19     ;  User-defined Power-On Initialization of Memory
                      20     ;
                      21     ;  With the following EQU statements the initialization of memory
                      22     ;  at processor reset can be defined:
                      23     ;
                      24     ;               ; the absolute start-address of IDATA memory is always 0
  0000                25     IDATALEN        EQU     0H      ; the length of IDATA memory in bytes.
                      26     ;
  0000                27     XDATASTART      EQU     0H      ; the absolute start-address of XDATA memory
  0000                28     XDATALEN        EQU     0H      ; the length of XDATA memory in bytes.
                      29     ;
  0000                30     PDATASTART      EQU     0H      ; the absolute start-address of PDATA memory
  0000                31     PDATALEN        EQU     0H      ; the length of PDATA memory in bytes.
                      32     ;
                      33     ;  Notes:  The IDATA space overlaps physically the DATA and BIT areas of the
                      34     ;          8051 CPU. At minimum the memory space occupied from the C51
                      35     ;          run-time routines must be set to zero.
                      36     ;------------------------------------------------------------------------------
                      37     ;
                      38     ;  Reentrant Stack Initilization
                      39     ;
                      40     ;  The following EQU statements define the stack pointer for reentrant
                      41     ;  functions and initialized it:
                      42     ;
                      43     ;  Stack Space for reentrant functions in the SMALL model.
  0000                44     IBPSTACK        EQU     0       ; set to 1 if small reentrant is used.
  0100                45     IBPSTACKTOP     EQU     0FFH+1  ; set top of stack to highest location+1.
                      46     ;
                      47     ;  Stack Space for reentrant functions in the LARGE model.
  0000                48     XBPSTACK        EQU     0       ; set to 1 if large reentrant is used.
  0000                49     XBPSTACKTOP     EQU     0FFFFH+1; set top of stack to highest location+1.
                      50     ;
                      51     ;  Stack Space for reentrant functions in the COMPACT model.
  0000                52     PBPSTACK        EQU     0       ; set to 1 if compact reentrant is used.
  0000                53     PBPSTACKTOP     EQU     0FFFFH+1; set top of stack to highest location+1.
                      54     ;
                      55     ;------------------------------------------------------------------------------
                      56     ;
                      57     ;  Page Definition for Using the Compact Model with 64 KByte xdata RAM
                      58     ;
A51 MACRO ASSEMBLER  STARTUP                                                              07/28/2018 12:03:41 PAGE     2

                      59     ;  The following EQU statements define the xdata page used for pdata
                      60     ;  variables. The EQU PPAGE must conform with the PPAGE control used
                      61     ;  in the linker invocation.
                      62     ;
  0000                63     PPAGEENABLE     EQU     0       ; set to 1 if pdata object are used.
                      64     ;
  0000                65     PPAGE           EQU     0       ; define PPAGE number.
                      66     ;
  00A0                67     PPAGE_SFR       DATA    0A0H    ; SFR that supplies uppermost address byte
                      68     ;               (most 8051 variants use P2 as uppermost address byte)
                      69     ;
                      70     ;------------------------------------------------------------------------------
                      71     
                      72     ; Standard SFR Symbols
  00E0                73     ACC     DATA    0E0H
  00F0                74     B       DATA    0F0H
  0081                75     SP      DATA    81H
  0082                76     DPL     DATA    82H
  0083                77     DPH     DATA    83H
                      78     
                      79                     NAME    ?C_STARTUP
                      80     
                      81     
                      82     ?C_C51STARTUP   SEGMENT   CODE
                      83     ?STACK          SEGMENT   IDATA
                      84     
----                  85                     RSEG    ?STACK
0000                  86                     DS      64
                      87     
                      88                     EXTRN CODE (?C_START)
                      89                     PUBLIC  ?C_STARTUP
                      90     
----                  91                     CSEG    AT      0
0000 020000   F       92     ?C_STARTUP:     LJMP    STARTUP1
                      93     
----                  94                     RSEG    ?C_C51STARTUP
                      95     
0000                  96     STARTUP1:
                      97     
                      98     IF IDATALEN <> 0
                                             MOV     R0,#IDATALEN - 1
                                             CLR     A
                             IDATALOOP:      MOV     @R0,A
                                             DJNZ    R0,IDATALOOP
                             ENDIF
                     104     
                     105     IF XDATALEN <> 0
                                             MOV     DPTR,#XDATASTART
                                             MOV     R7,#LOW (XDATALEN)
                               IF (LOW (XDATALEN)) <> 0
                                             MOV     R6,#(HIGH (XDATALEN)) +1
                               ELSE
                                             MOV     R6,#HIGH (XDATALEN)
                               ENDIF
                                             CLR     A
                             XDATALOOP:      MOVX    @DPTR,A
                                             INC     DPTR
                                             DJNZ    R7,XDATALOOP
                                             DJNZ    R6,XDATALOOP
                             ENDIF
                     119     
                     120     IF PPAGEENABLE <> 0
                                             MOV     PPAGE_SFR,#PPAGE
                             ENDIF
                     123     
                     124     IF PDATALEN <> 0
A51 MACRO ASSEMBLER  STARTUP                                                              07/28/2018 12:03:41 PAGE     3

                                             MOV     R0,#LOW (PDATASTART)
                                             MOV     R7,#LOW (PDATALEN)
                                             CLR     A
                             PDATALOOP:      MOVX    @R0,A
                                             INC     R0
                                             DJNZ    R7,PDATALOOP
                             ENDIF
                     132     
                     133     IF IBPSTACK <> 0
                             EXTRN DATA (?C_IBP)
                             
                                             MOV     ?C_IBP,#LOW IBPSTACKTOP
                             ENDIF
                     138     
                     139     IF XBPSTACK <> 0
                             EXTRN DATA (?C_XBP)
                             
                                             MOV     ?C_XBP,#HIGH XBPSTACKTOP
                                             MOV     ?C_XBP+1,#LOW XBPSTACKTOP
                             ENDIF
                     145     
                     146     IF PBPSTACK <> 0
                             EXTRN DATA (?C_PBP)
                                             MOV     ?C_PBP,#LOW PBPSTACKTOP
                             ENDIF
                     150     
                     151     ;2008+ITE+Start
                     152     ;               MOV     SP,#?STACK-1
0000 7581C0          153                     MOV     SP,#0C0H    ; Stack Point
0003 901001          154                     MOV     DPTR,#1001H ; FPCFG Register
0006 743F            155                     MOV     A,#03FH     ; Use 8032 P1[0] and P1[1] as code banking source
0008 F0              156                     MOVX    @DPTR,A
                     157     ;2008+ITE+End
                     158     
                     159     ; This code is required if you use L51_BANK.A51 with Banking Mode 4
                     160     EXTRN CODE (?B_SWITCH0)
                     161     EXTRN CODE (Oem_StartUp)
                     162     EXTRN CODE (Core_Init_ClearRam)
                     163     EXTRN CODE (Init_ClearRam)
                     164     EXTRN CODE (CheckResetSource)
0009 120000   F      165                     CALL    ?B_SWITCH0      ; init bank mechanism to code bank 0
000C 120000   F      166                     CALL    Oem_StartUp             ; For OME EC start up function
000F 120000   F      167                     CALL    Core_Init_ClearRam
0012 120000   F      168                     CALL    Init_ClearRam
                     169     
0015 C0E0            170                                     PUSH    ACC
0017 902006          171                                     MOV     DPTR,#2006H     ; RSTS Register
001A E0              172                     MOVX    A,@DPTR
                     173                     
001B 900082          174                     MOV     DPTR,#082H              ; RSTStatus
001E F0              175                     MOVX    @DPTR,A
001F D0E0            176                                     POP             ACC
0021 C0E0            177                     PUSH    ACC              ;ANGELAS089 add start
0023 90201C          178                     MOV     DPTR,#201CH     ; 
0026 E0              179                     MOVX    A,@DPTR
                     180                     
0027 90009F          181                     MOV     DPTR,#09FH              ; 8s PWRSW8RST
002A F0              182                     MOVX    @DPTR,A
002B D0E0            183                     POP             ACC   ;ANGELAS089 add end
                     184     
002D 120000   F      185                                     CALL    CheckResetSource
                     186                                     
0030 020000   F      187                     LJMP    ?C_START
                     188                     END
A51 MACRO ASSEMBLER  STARTUP                                                              07/28/2018 12:03:41 PAGE     4

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

?B_SWITCH0 . . . .  C ADDR   -----       EXT
?C_C51STARTUP. . .  C SEG    0033H       REL=UNIT
?C_START . . . . .  C ADDR   -----       EXT
?C_STARTUP . . . .  C ADDR   0000H   A   
?STACK . . . . . .  I SEG    0040H       REL=UNIT
ACC. . . . . . . .  D ADDR   00E0H   A   
B. . . . . . . . .  D ADDR   00F0H   A   
CHECKRESETSOURCE .  C ADDR   -----       EXT
CORE_INIT_CLEARRAM  C ADDR   -----       EXT
DPH. . . . . . . .  D ADDR   0083H   A   
DPL. . . . . . . .  D ADDR   0082H   A   
IBPSTACK . . . . .  N NUMB   0000H   A   
IBPSTACKTOP. . . .  N NUMB   0100H   A   
IDATALEN . . . . .  N NUMB   0000H   A   
INIT_CLEARRAM. . .  C ADDR   -----       EXT
OEM_STARTUP. . . .  C ADDR   -----       EXT
PBPSTACK . . . . .  N NUMB   0000H   A   
PBPSTACKTOP. . . .  N NUMB   0000H   A   
PDATALEN . . . . .  N NUMB   0000H   A   
PDATASTART . . . .  N NUMB   0000H   A   
PPAGE. . . . . . .  N NUMB   0000H   A   
PPAGEENABLE. . . .  N NUMB   0000H   A   
PPAGE_SFR. . . . .  D ADDR   00A0H   A   
SP . . . . . . . .  D ADDR   0081H   A   
STARTUP1 . . . . .  C ADDR   0000H   R   SEG=?C_C51STARTUP
XBPSTACK . . . . .  N NUMB   0000H   A   
XBPSTACKTOP. . . .  N NUMB   0000H   A   
XDATALEN . . . . .  N NUMB   0000H   A   
XDATASTART . . . .  N NUMB   0000H   A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
