(S (NP (NP (NNP General) (NNS trends)) (PP (IN in) (NP (NN computer) (NN architecture)))) (VP (VBP are) (VP (VBG shifting) (PP (ADVP (RBR more)) (NNS towards) (NP (NN parallelism))))) (. .))
(S (NP (NN Multicore) (NNS architectures)) (VP (VBP have) (VP (VBN proven) (S (VP (TO to) (VP (VB be) (NP (NP (DT a) (JJ major) (NN step)) (PP (IN in) (NP (NN processor) (NN evolution))))))))) (. .))
(S (PP (IN With) (NP (NP (DT the) (NN advancement)) (PP (IN in) (NP (NN multicore) (NN architecture))))) (, ,) (NP (NNS researchers)) (VP (VBP are) (VP (VBG focusing) (PP (IN on) (S (VP (VBG finding) (NP (NP (JJ different) (NNS solutions)) (SBAR (S (VP (TO to) (VP (ADVP (RB fully)) (VB utilize) (NP (NP (DT the) (NN power)) (PP (IN of) (NP (JJ multiple) (NNS cores)))))))))))))) (. .))
(S (PP (IN With) (NP (NP (DT an) (JJ ever-increasing) (NN number)) (PP (IN of) (NP (NNS cores))) (PP (IN on) (NP (DT a) (NN chip))))) (, ,) (NP (NP (DT the) (NN role)) (PP (IN of) (NP (NN cache) (NN memory)))) (VP (VBZ has) (VP (VBN become) (ADJP (JJ pivotal)))) (. .))
(S (S (NP (DT An) (JJ ideal) (NN memory) (NN configuration)) (VP (MD should) (VP (VB be) (ADJP (DT both) (JJ large) (CC and) (NN fast))))) (, ,) (ADVP (RB however)) (, ,) (S (PP (IN in) (NP (NN fact))) (, ,) (NP (NN system) (NNS architects)) (VP (VBP have) (S (VP (TO to) (VP (VB strike) (NP (NP (DT a) (NN balance)) (PP (IN between) (NP (NP (DT the) (NX (NX (NN size)) (CC and) (NX (NN access) (NN time)))) (PP (IN of) (NP (DT the) (NN memory) (NN hierarchy))))))))))) (. .))
(S (NP (NP (PRP It))) (VP (VBZ is) (ADJP (JJ important)) (S (VP (TO to) (VP (VB know) (NP (NP (DT the) (NN impact)) (PP (IN of) (NP (DT a) (JJ particular) (NN cache) (NN configuration))) (PP (IN on) (NP (NP (DT the) (NX (NX (NN throughput)) (CC and) (NN energy) (NN consumption))) (PP (IN of) (NP (DT the) (NN system)))))) (PP (IN at) (NP (NN design) (NN time))))))) (. .))
(S (NP (DT This) (NN paper)) (VP (VBZ presents) (NP (NP (DT an) (JJ enhanced) (NN version)) (PP (IN of) (NP (NP (ADJP (RB previously) (VBN proposed)) (NN cache) (NN energy) (CC and) (NN throughput) (NNS models)) (PP (IN for) (NP (RB multicore) (NNS systems))))))) (. .))
(S (NP (DT These) (NNS models)) (VP (VBP use) (NP (NP (RB significantly) (DT a) (JJR smaller) (NN number)) (PP (IN of) (NP (JJ input) (NNS parameters))) (SBAR (IN as) (S (VP (VBN compared) (PP (TO to) (NP (JJ other) (NNS models)))))))) (. .))
(S (NP (DT This) (NN paper)) (ADVP (RB also)) (VP (VBZ validates) (NP (DT the) (VBN proposed) (NNS models)) (PP (IN through) (NP (NP (NN cycle) (NN accurate) (NN simulator)) (CC and) (NP (DT a) (JJ renowned) (NN processor) (NN power) (NN estimator))))) (. .))
(S (NP (DT The) (NNS results)) (VP (VBP show) (SBAR (IN that) (S (S (NP (DT the) (VBN proposed) (NN energy) (NNS models)) (VP (VBP provide) (NP (NP (NN accuracy)) (PP (IN within) (NP (NP (DT a) (JJ maximum) (NN error) (NN range)) (PP (IN of) (NP (NP (NP (CD 10) (NN %)) (PP (IN for) (NP (JJ single-core) (NNS processors)))) (CC and) (NP (NP (QP (RB around) (CD 5)) (NN %)) (PP (IN for) (NP (NNP MPSoCs))))))))))) (, ,) (CC and) (S (NP (DT the) (NN throughput) (NNS models)) (VP (VBP result) (PP (IN in) (NP (NP (DT a) (JJ maximum) (NN error)) (PP (IN of) (NP (QP (IN up) (TO to) (CD 11.5)) (NN %))))) (PP (IN for) (NP (DT both) (ADJP (JJ single) (CC and) (JJ multicore)) (NNS architectures)))))))) (. .))
