/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [17:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [10:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  reg [3:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [4:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [9:0] celloutsig_0_51z;
  wire [3:0] celloutsig_0_52z;
  wire [18:0] celloutsig_0_53z;
  reg [3:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire [3:0] celloutsig_0_67z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  reg [16:0] celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  reg [3:0] celloutsig_0_8z;
  reg [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_1z ? in_data[41] : celloutsig_0_0z;
  assign celloutsig_0_44z = celloutsig_0_33z ? celloutsig_0_22z[4] : celloutsig_0_18z;
  assign celloutsig_0_45z = celloutsig_0_14z ? celloutsig_0_44z : celloutsig_0_15z;
  assign celloutsig_1_0z = in_data[171] ? in_data[134] : in_data[116];
  assign celloutsig_0_15z = celloutsig_0_1z ? in_data[74] : celloutsig_0_14z;
  assign celloutsig_0_5z = !(celloutsig_0_4z ? celloutsig_0_1z : celloutsig_0_0z);
  assign celloutsig_1_7z = !(celloutsig_1_6z ? celloutsig_1_0z : celloutsig_1_5z[1]);
  assign celloutsig_0_20z = !(celloutsig_0_10z[8] ? celloutsig_0_0z : celloutsig_0_13z);
  assign celloutsig_1_16z = ~(celloutsig_1_4z[0] | celloutsig_1_10z);
  assign celloutsig_1_18z = ~(celloutsig_1_16z | celloutsig_1_11z[0]);
  assign celloutsig_0_36z = ~celloutsig_0_34z;
  assign celloutsig_0_63z = ~celloutsig_0_3z;
  assign celloutsig_0_16z = ~celloutsig_0_2z[1];
  assign celloutsig_0_42z = celloutsig_0_13z | ~(celloutsig_0_0z);
  assign celloutsig_0_13z = celloutsig_0_6z[4] | ~(celloutsig_0_2z[0]);
  assign celloutsig_0_25z = celloutsig_0_3z | ~(celloutsig_0_6z[4]);
  assign celloutsig_0_27z = celloutsig_0_2z[0] | ~(celloutsig_0_4z);
  assign celloutsig_0_0z = in_data[47] | in_data[3];
  assign celloutsig_0_73z = celloutsig_0_5z | celloutsig_0_18z;
  assign celloutsig_0_24z = celloutsig_0_9z[1] | celloutsig_0_20z;
  assign celloutsig_0_28z = celloutsig_0_1z | celloutsig_0_9z[9];
  assign celloutsig_0_30z = celloutsig_0_26z[3] | celloutsig_0_22z[1];
  assign celloutsig_0_40z = { celloutsig_0_19z[3], celloutsig_0_22z } / { 1'h1, celloutsig_0_9z[4:0] };
  assign celloutsig_0_47z = { celloutsig_0_39z, celloutsig_0_0z } / { 1'h1, celloutsig_0_39z[2], celloutsig_0_0z, 1'h0, celloutsig_0_18z };
  assign celloutsig_1_5z = celloutsig_1_2z[4:2] / { 1'h1, celloutsig_1_4z[1:0] };
  assign celloutsig_1_11z = celloutsig_1_2z[4:1] / { 1'h1, celloutsig_1_5z[1], celloutsig_1_3z, celloutsig_1_19z };
  assign celloutsig_0_17z = { celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_14z } / { 1'h1, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_19z = { celloutsig_0_9z[3:2], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_12z } / { 1'h1, celloutsig_0_9z[10:5] };
  assign celloutsig_0_22z = celloutsig_0_6z / { 1'h1, celloutsig_0_6z[1:0], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_34z = ! { celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_13z };
  assign celloutsig_0_41z = ! { celloutsig_0_19z[6:5], celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_35z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_49z = ! { celloutsig_0_6z[4:1], celloutsig_0_15z };
  assign celloutsig_0_79z = ! { celloutsig_0_39z[1:0], celloutsig_0_2z };
  assign celloutsig_0_23z = ! { celloutsig_0_2z[2], celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_0_48z = { celloutsig_0_10z[7:5], celloutsig_0_1z, celloutsig_0_7z } || { celloutsig_0_11z, celloutsig_0_45z, celloutsig_0_23z, celloutsig_0_37z, celloutsig_0_37z };
  assign celloutsig_0_61z = { celloutsig_0_10z[14:10], celloutsig_0_13z, celloutsig_0_48z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_52z, celloutsig_0_16z, celloutsig_0_49z } || { celloutsig_0_17z[5:0], celloutsig_0_54z, celloutsig_0_55z, celloutsig_0_32z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_15z };
  assign celloutsig_1_1z = { in_data[129:127], celloutsig_1_0z, celloutsig_1_0z } || in_data[140:136];
  assign celloutsig_1_10z = { celloutsig_1_5z[0], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_19z, celloutsig_1_6z } || { celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_1z = in_data[77:58] || { in_data[18:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_9z[12:10], celloutsig_0_16z } || celloutsig_0_10z[11:8];
  assign celloutsig_0_50z = celloutsig_0_36z & ~(celloutsig_0_11z);
  assign celloutsig_0_59z = celloutsig_0_30z & ~(celloutsig_0_45z);
  assign celloutsig_1_19z = celloutsig_1_5z[0] & ~(celloutsig_1_5z[2]);
  assign celloutsig_0_14z = celloutsig_0_5z & ~(celloutsig_0_7z);
  assign celloutsig_0_53z = { in_data[41:24], celloutsig_0_20z } % { 1'h1, celloutsig_0_0z, celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_11z };
  assign celloutsig_0_60z = { celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_27z } % { 1'h1, celloutsig_0_17z };
  assign celloutsig_0_6z = { in_data[13:11], celloutsig_0_1z, celloutsig_0_3z } % { 1'h1, in_data[67:66], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[185:180] % { 1'h1, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_2z[1], celloutsig_1_3z, celloutsig_1_1z } % { 1'h1, in_data[178], in_data[96] };
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_19z } % { 1'h1, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_9z[11:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z } % { 1'h1, celloutsig_0_9z[8], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_26z = { in_data[22:20], celloutsig_0_20z, celloutsig_0_24z } % { 1'h1, celloutsig_0_19z[3:0] };
  assign celloutsig_0_52z = celloutsig_0_26z[0] ? celloutsig_0_22z[3:0] : { celloutsig_0_17z[1:0], celloutsig_0_25z, celloutsig_0_41z };
  assign celloutsig_0_67z = celloutsig_0_25z ? { celloutsig_0_47z[4:3], celloutsig_0_48z, celloutsig_0_59z } : { celloutsig_0_29z[5:4], celloutsig_0_45z, celloutsig_0_15z };
  assign celloutsig_0_80z = { celloutsig_0_51z[8:2], celloutsig_0_7z, celloutsig_0_73z, celloutsig_0_67z, celloutsig_0_34z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_38z, celloutsig_0_64z, celloutsig_0_41z, celloutsig_0_18z, celloutsig_0_28z, celloutsig_0_74z, celloutsig_0_16z, celloutsig_0_63z, celloutsig_0_61z } != { celloutsig_0_72z[9:8], celloutsig_0_14z, celloutsig_0_44z, celloutsig_0_72z, celloutsig_0_41z, celloutsig_0_41z, celloutsig_0_3z, celloutsig_0_36z };
  assign celloutsig_0_11z = { celloutsig_0_10z[13:11], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z } != { celloutsig_0_10z[14:11], celloutsig_0_6z };
  assign celloutsig_0_38z = { in_data[95:90], celloutsig_0_27z, celloutsig_0_23z, celloutsig_0_20z } !== { celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_28z, celloutsig_0_7z, 1'h0, celloutsig_0_12z, celloutsig_0_37z, celloutsig_0_27z, celloutsig_0_24z };
  assign celloutsig_0_37z = & { celloutsig_0_22z[4:3], celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_64z = & { celloutsig_0_60z, celloutsig_0_50z, celloutsig_0_38z, celloutsig_0_35z, celloutsig_0_0z };
  assign celloutsig_0_32z = celloutsig_0_7z & celloutsig_0_13z;
  assign celloutsig_0_33z = celloutsig_0_6z[4] & celloutsig_0_20z;
  assign celloutsig_0_35z = celloutsig_0_34z & celloutsig_0_13z;
  assign celloutsig_0_4z = celloutsig_0_3z & celloutsig_0_1z;
  assign celloutsig_0_74z = celloutsig_0_70z & celloutsig_0_36z;
  assign celloutsig_1_6z = celloutsig_1_4z[0] & celloutsig_1_0z;
  assign celloutsig_0_12z = celloutsig_0_10z[10] & celloutsig_0_8z[2];
  assign celloutsig_0_51z = in_data[85:76] <<< { celloutsig_0_40z[5:1], celloutsig_0_26z };
  assign celloutsig_0_2z = { in_data[14:13], celloutsig_0_0z } <<< { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_29z = { celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_26z } <<< { in_data[35], celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_39z = 4'h0;
    else if (clkin_data[32]) celloutsig_0_39z = { celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_54z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_54z = { celloutsig_0_29z[10:8], celloutsig_0_0z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_72z = 17'h00000;
    else if (!clkin_data[32]) celloutsig_0_72z = { celloutsig_0_60z[7:2], celloutsig_0_8z, celloutsig_0_45z, celloutsig_0_20z, celloutsig_0_26z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_8z = 4'h0;
    else if (!clkin_data[32]) celloutsig_0_8z = { celloutsig_0_2z[1], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_9z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_9z = in_data[33:20];
  assign celloutsig_0_55z = ~((celloutsig_0_53z[14] & celloutsig_0_44z) | (celloutsig_0_42z & celloutsig_0_42z));
  assign celloutsig_0_70z = ~((celloutsig_0_33z & celloutsig_0_14z) | (celloutsig_0_20z & celloutsig_0_14z));
  assign celloutsig_0_7z = ~((celloutsig_0_4z & celloutsig_0_2z[1]) | (celloutsig_0_0z & celloutsig_0_2z[1]));
  assign celloutsig_1_3z = ~((celloutsig_1_2z[0] & celloutsig_1_1z) | (in_data[176] & celloutsig_1_1z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
