Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Mon Oct 22 11:10:35 2018
| Host         : DESKTOP-65OAGH3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rc5_dec_fpga_timing_summary_routed.rpt -pb rc5_dec_fpga_timing_summary_routed.pb -rpx rc5_dec_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : rc5_dec_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: disp_clk_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.005        0.000                      0                  413        0.105        0.000                      0                  413        9.500        0.000                       0                   219  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 9.005        0.000                      0                  413        0.105        0.000                      0                  413        9.500        0.000                       0                   219  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        9.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.005ns  (required time - arrival time)
  Source:                 uut0/i_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/a_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.920ns  (logic 3.093ns (28.324%)  route 7.827ns (71.676%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 24.930 - 20.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.704     5.306    uut0/CLK
    SLICE_X7Y112         FDCE                                         r  uut0/i_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.419     5.725 r  uut0/i_cnt_reg[1]/Q
                         net (fo=70, routed)          1.689     7.415    uut0/i_cnt_reg[1]
    SLICE_X6Y105         LUT5 (Prop_lut5_I1_O)        0.299     7.714 r  uut0/g0_b0__0/O
                         net (fo=1, routed)           0.000     7.714    uut0/g0_b0__0_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.227 r  uut0/minusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000     8.227    uut0/minusOp__93_carry_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  uut0/minusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.344    uut0/minusOp__93_carry__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.461 r  uut0/minusOp__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.461    uut0/minusOp__93_carry__1_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.578 r  uut0/minusOp__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.578    uut0/minusOp__93_carry__2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.695 r  uut0/minusOp__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.695    uut0/minusOp__93_carry__3_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.812 r  uut0/minusOp__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.812    uut0/minusOp__93_carry__4_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.929 r  uut0/minusOp__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.929    uut0/minusOp__93_carry__5_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.168 r  uut0/minusOp__93_carry__6/O[2]
                         net (fo=4, routed)           1.331    10.499    uut0/minusOp2_out[30]
    SLICE_X10Y110        LUT6 (Prop_lut6_I3_O)        0.301    10.800 r  uut0/dout[29]_i_7/O
                         net (fo=4, routed)           0.609    11.409    uut0/dout[29]_i_7_n_0
    SLICE_X10Y109        LUT6 (Prop_lut6_I0_O)        0.124    11.533 r  uut0/dout[17]_i_2/O
                         net (fo=2, routed)           0.324    11.857    uut0/dout[17]_i_2_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124    11.981 r  uut0/dout[1]_i_1/O
                         net (fo=36, routed)          1.445    13.425    uut0/p_0_in[1]
    SLICE_X5Y113         LUT6 (Prop_lut6_I2_O)        0.124    13.549 r  uut0/a_reg[31]_i_11/O
                         net (fo=4, routed)           1.410    14.960    uut0/a_reg[31]_i_11_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I1_O)        0.124    15.084 r  uut0/a_reg[31]_i_5/O
                         net (fo=4, routed)           1.019    16.102    uut0/a_reg[31]_i_5_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I3_O)        0.124    16.226 r  uut0/a_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    16.226    uut0/a_reg[15]_i_1_n_0
    SLICE_X8Y104         FDCE                                         r  uut0/a_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.508    24.930    uut0/CLK
    SLICE_X8Y104         FDCE                                         r  uut0/a_reg_reg[15]/C
                         clock pessimism              0.259    25.189    
                         clock uncertainty           -0.035    25.154    
    SLICE_X8Y104         FDCE (Setup_fdce_C_D)        0.077    25.231    uut0/a_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         25.231    
                         arrival time                         -16.226    
  -------------------------------------------------------------------
                         slack                                  9.005    

Slack (MET) :             9.066ns  (required time - arrival time)
  Source:                 uut0/i_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/a_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.863ns  (logic 3.093ns (28.473%)  route 7.770ns (71.527%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 24.930 - 20.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.704     5.306    uut0/CLK
    SLICE_X7Y112         FDCE                                         r  uut0/i_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.419     5.725 r  uut0/i_cnt_reg[1]/Q
                         net (fo=70, routed)          1.689     7.415    uut0/i_cnt_reg[1]
    SLICE_X6Y105         LUT5 (Prop_lut5_I1_O)        0.299     7.714 r  uut0/g0_b0__0/O
                         net (fo=1, routed)           0.000     7.714    uut0/g0_b0__0_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.227 r  uut0/minusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000     8.227    uut0/minusOp__93_carry_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  uut0/minusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.344    uut0/minusOp__93_carry__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.461 r  uut0/minusOp__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.461    uut0/minusOp__93_carry__1_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.578 r  uut0/minusOp__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.578    uut0/minusOp__93_carry__2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.695 r  uut0/minusOp__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.695    uut0/minusOp__93_carry__3_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.812 r  uut0/minusOp__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.812    uut0/minusOp__93_carry__4_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.929 r  uut0/minusOp__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.929    uut0/minusOp__93_carry__5_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.168 r  uut0/minusOp__93_carry__6/O[2]
                         net (fo=4, routed)           1.339    10.507    uut0/minusOp2_out[30]
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.301    10.808 r  uut0/dout[28]_i_7/O
                         net (fo=4, routed)           0.474    11.282    uut0/dout[28]_i_7_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.124    11.406 r  uut0/dout[16]_i_2/O
                         net (fo=2, routed)           0.682    12.088    uut0/dout[16]_i_2_n_0
    SLICE_X8Y110         LUT4 (Prop_lut4_I3_O)        0.124    12.212 r  uut0/dout[0]_i_1/O
                         net (fo=36, routed)          1.242    13.454    uut0/p_0_in[0]
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.124    13.578 r  uut0/a_reg[29]_i_8/O
                         net (fo=4, routed)           1.131    14.709    uut0/a_reg[29]_i_8_n_0
    SLICE_X7Y108         LUT6 (Prop_lut6_I5_O)        0.124    14.833 r  uut0/a_reg[25]_i_2/O
                         net (fo=4, routed)           1.212    16.045    uut0/a_reg[25]_i_2_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.124    16.169 r  uut0/a_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    16.169    uut0/a_reg[25]_i_1_n_0
    SLICE_X8Y106         FDCE                                         r  uut0/a_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.508    24.930    uut0/CLK
    SLICE_X8Y106         FDCE                                         r  uut0/a_reg_reg[25]/C
                         clock pessimism              0.259    25.189    
                         clock uncertainty           -0.035    25.154    
    SLICE_X8Y106         FDCE (Setup_fdce_C_D)        0.081    25.235    uut0/a_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         25.235    
                         arrival time                         -16.169    
  -------------------------------------------------------------------
                         slack                                  9.066    

Slack (MET) :             9.136ns  (required time - arrival time)
  Source:                 uut0/i_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/dout_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.795ns  (logic 3.093ns (28.652%)  route 7.702ns (71.348%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 24.933 - 20.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.704     5.306    uut0/CLK
    SLICE_X7Y112         FDCE                                         r  uut0/i_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.419     5.725 r  uut0/i_cnt_reg[1]/Q
                         net (fo=70, routed)          1.689     7.415    uut0/i_cnt_reg[1]
    SLICE_X6Y105         LUT5 (Prop_lut5_I1_O)        0.299     7.714 r  uut0/g0_b0__0/O
                         net (fo=1, routed)           0.000     7.714    uut0/g0_b0__0_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.227 r  uut0/minusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000     8.227    uut0/minusOp__93_carry_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  uut0/minusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.344    uut0/minusOp__93_carry__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.461 r  uut0/minusOp__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.461    uut0/minusOp__93_carry__1_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.578 r  uut0/minusOp__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.578    uut0/minusOp__93_carry__2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.695 r  uut0/minusOp__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.695    uut0/minusOp__93_carry__3_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.812 r  uut0/minusOp__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.812    uut0/minusOp__93_carry__4_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.929 r  uut0/minusOp__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.929    uut0/minusOp__93_carry__5_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.168 r  uut0/minusOp__93_carry__6/O[2]
                         net (fo=4, routed)           1.339    10.507    uut0/minusOp2_out[30]
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.301    10.808 r  uut0/dout[28]_i_7/O
                         net (fo=4, routed)           0.474    11.282    uut0/dout[28]_i_7_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.124    11.406 r  uut0/dout[16]_i_2/O
                         net (fo=2, routed)           0.682    12.088    uut0/dout[16]_i_2_n_0
    SLICE_X8Y110         LUT4 (Prop_lut4_I3_O)        0.124    12.212 r  uut0/dout[0]_i_1/O
                         net (fo=36, routed)          1.242    13.454    uut0/p_0_in[0]
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.124    13.578 r  uut0/a_reg[29]_i_8/O
                         net (fo=4, routed)           1.277    14.855    uut0/a_reg[29]_i_8_n_0
    SLICE_X7Y109         LUT6 (Prop_lut6_I0_O)        0.124    14.979 r  uut0/a_reg[29]_i_3/O
                         net (fo=4, routed)           0.999    15.977    uut0/a_reg[29]_i_3_n_0
    SLICE_X10Y106        LUT4 (Prop_lut4_I3_O)        0.124    16.101 r  uut0/dout[61]_i_1/O
                         net (fo=1, routed)           0.000    16.101    uut0/a[29]
    SLICE_X10Y106        FDCE                                         r  uut0/dout_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.511    24.933    uut0/CLK
    SLICE_X10Y106        FDCE                                         r  uut0/dout_reg[61]/C
                         clock pessimism              0.259    25.192    
                         clock uncertainty           -0.035    25.157    
    SLICE_X10Y106        FDCE (Setup_fdce_C_D)        0.081    25.238    uut0/dout_reg[61]
  -------------------------------------------------------------------
                         required time                         25.238    
                         arrival time                         -16.101    
  -------------------------------------------------------------------
                         slack                                  9.136    

Slack (MET) :             9.230ns  (required time - arrival time)
  Source:                 uut0/i_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/dout_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.648ns  (logic 3.093ns (29.047%)  route 7.555ns (70.953%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 24.930 - 20.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.704     5.306    uut0/CLK
    SLICE_X7Y112         FDCE                                         r  uut0/i_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.419     5.725 r  uut0/i_cnt_reg[1]/Q
                         net (fo=70, routed)          1.689     7.415    uut0/i_cnt_reg[1]
    SLICE_X6Y105         LUT5 (Prop_lut5_I1_O)        0.299     7.714 r  uut0/g0_b0__0/O
                         net (fo=1, routed)           0.000     7.714    uut0/g0_b0__0_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.227 r  uut0/minusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000     8.227    uut0/minusOp__93_carry_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  uut0/minusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.344    uut0/minusOp__93_carry__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.461 r  uut0/minusOp__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.461    uut0/minusOp__93_carry__1_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.578 r  uut0/minusOp__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.578    uut0/minusOp__93_carry__2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.695 r  uut0/minusOp__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.695    uut0/minusOp__93_carry__3_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.812 r  uut0/minusOp__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.812    uut0/minusOp__93_carry__4_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.929 r  uut0/minusOp__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.929    uut0/minusOp__93_carry__5_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.168 r  uut0/minusOp__93_carry__6/O[2]
                         net (fo=4, routed)           1.339    10.507    uut0/minusOp2_out[30]
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.301    10.808 r  uut0/dout[28]_i_7/O
                         net (fo=4, routed)           0.474    11.282    uut0/dout[28]_i_7_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.124    11.406 r  uut0/dout[16]_i_2/O
                         net (fo=2, routed)           0.682    12.088    uut0/dout[16]_i_2_n_0
    SLICE_X8Y110         LUT4 (Prop_lut4_I3_O)        0.124    12.212 r  uut0/dout[0]_i_1/O
                         net (fo=36, routed)          1.242    13.454    uut0/p_0_in[0]
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.124    13.578 r  uut0/a_reg[29]_i_8/O
                         net (fo=4, routed)           1.131    14.709    uut0/a_reg[29]_i_8_n_0
    SLICE_X7Y108         LUT6 (Prop_lut6_I5_O)        0.124    14.833 r  uut0/a_reg[25]_i_2/O
                         net (fo=4, routed)           0.998    15.831    uut0/a_reg[25]_i_2_n_0
    SLICE_X9Y104         LUT4 (Prop_lut4_I3_O)        0.124    15.955 r  uut0/dout[41]_i_1/O
                         net (fo=1, routed)           0.000    15.955    uut0/a[9]
    SLICE_X9Y104         FDCE                                         r  uut0/dout_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.508    24.930    uut0/CLK
    SLICE_X9Y104         FDCE                                         r  uut0/dout_reg[41]/C
                         clock pessimism              0.259    25.189    
                         clock uncertainty           -0.035    25.154    
    SLICE_X9Y104         FDCE (Setup_fdce_C_D)        0.031    25.185    uut0/dout_reg[41]
  -------------------------------------------------------------------
                         required time                         25.185    
                         arrival time                         -15.955    
  -------------------------------------------------------------------
                         slack                                  9.230    

Slack (MET) :             9.244ns  (required time - arrival time)
  Source:                 uut0/i_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/a_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.685ns  (logic 3.093ns (28.947%)  route 7.592ns (71.053%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 24.930 - 20.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.704     5.306    uut0/CLK
    SLICE_X7Y112         FDCE                                         r  uut0/i_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.419     5.725 r  uut0/i_cnt_reg[1]/Q
                         net (fo=70, routed)          1.689     7.415    uut0/i_cnt_reg[1]
    SLICE_X6Y105         LUT5 (Prop_lut5_I1_O)        0.299     7.714 r  uut0/g0_b0__0/O
                         net (fo=1, routed)           0.000     7.714    uut0/g0_b0__0_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.227 r  uut0/minusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000     8.227    uut0/minusOp__93_carry_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  uut0/minusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.344    uut0/minusOp__93_carry__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.461 r  uut0/minusOp__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.461    uut0/minusOp__93_carry__1_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.578 r  uut0/minusOp__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.578    uut0/minusOp__93_carry__2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.695 r  uut0/minusOp__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.695    uut0/minusOp__93_carry__3_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.812 r  uut0/minusOp__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.812    uut0/minusOp__93_carry__4_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.929 r  uut0/minusOp__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.929    uut0/minusOp__93_carry__5_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.168 r  uut0/minusOp__93_carry__6/O[2]
                         net (fo=4, routed)           1.331    10.499    uut0/minusOp2_out[30]
    SLICE_X10Y110        LUT6 (Prop_lut6_I3_O)        0.301    10.800 r  uut0/dout[29]_i_7/O
                         net (fo=4, routed)           0.609    11.409    uut0/dout[29]_i_7_n_0
    SLICE_X10Y109        LUT6 (Prop_lut6_I0_O)        0.124    11.533 r  uut0/dout[17]_i_2/O
                         net (fo=2, routed)           0.324    11.857    uut0/dout[17]_i_2_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124    11.981 r  uut0/dout[1]_i_1/O
                         net (fo=36, routed)          1.445    13.425    uut0/p_0_in[1]
    SLICE_X5Y113         LUT6 (Prop_lut6_I2_O)        0.124    13.549 r  uut0/a_reg[31]_i_11/O
                         net (fo=4, routed)           1.410    14.960    uut0/a_reg[31]_i_11_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I1_O)        0.124    15.084 r  uut0/a_reg[31]_i_5/O
                         net (fo=4, routed)           0.784    15.867    uut0/a_reg[31]_i_5_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I5_O)        0.124    15.991 r  uut0/a_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    15.991    uut0/a_reg[31]_i_2_n_0
    SLICE_X8Y104         FDCE                                         r  uut0/a_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.508    24.930    uut0/CLK
    SLICE_X8Y104         FDCE                                         r  uut0/a_reg_reg[31]/C
                         clock pessimism              0.259    25.189    
                         clock uncertainty           -0.035    25.154    
    SLICE_X8Y104         FDCE (Setup_fdce_C_D)        0.081    25.235    uut0/a_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         25.235    
                         arrival time                         -15.991    
  -------------------------------------------------------------------
                         slack                                  9.244    

Slack (MET) :             9.248ns  (required time - arrival time)
  Source:                 uut0/i_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/dout_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.632ns  (logic 3.093ns (29.092%)  route 7.539ns (70.908%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 24.930 - 20.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.704     5.306    uut0/CLK
    SLICE_X7Y112         FDCE                                         r  uut0/i_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.419     5.725 r  uut0/i_cnt_reg[1]/Q
                         net (fo=70, routed)          1.689     7.415    uut0/i_cnt_reg[1]
    SLICE_X6Y105         LUT5 (Prop_lut5_I1_O)        0.299     7.714 r  uut0/g0_b0__0/O
                         net (fo=1, routed)           0.000     7.714    uut0/g0_b0__0_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.227 r  uut0/minusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000     8.227    uut0/minusOp__93_carry_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  uut0/minusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.344    uut0/minusOp__93_carry__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.461 r  uut0/minusOp__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.461    uut0/minusOp__93_carry__1_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.578 r  uut0/minusOp__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.578    uut0/minusOp__93_carry__2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.695 r  uut0/minusOp__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.695    uut0/minusOp__93_carry__3_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.812 r  uut0/minusOp__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.812    uut0/minusOp__93_carry__4_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.929 r  uut0/minusOp__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.929    uut0/minusOp__93_carry__5_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.168 r  uut0/minusOp__93_carry__6/O[2]
                         net (fo=4, routed)           1.331    10.499    uut0/minusOp2_out[30]
    SLICE_X10Y110        LUT6 (Prop_lut6_I3_O)        0.301    10.800 r  uut0/dout[29]_i_7/O
                         net (fo=4, routed)           0.609    11.409    uut0/dout[29]_i_7_n_0
    SLICE_X10Y109        LUT6 (Prop_lut6_I0_O)        0.124    11.533 r  uut0/dout[17]_i_2/O
                         net (fo=2, routed)           0.324    11.857    uut0/dout[17]_i_2_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124    11.981 r  uut0/dout[1]_i_1/O
                         net (fo=36, routed)          1.445    13.425    uut0/p_0_in[1]
    SLICE_X5Y113         LUT6 (Prop_lut6_I2_O)        0.124    13.549 r  uut0/a_reg[31]_i_11/O
                         net (fo=4, routed)           1.410    14.960    uut0/a_reg[31]_i_11_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I1_O)        0.124    15.084 r  uut0/a_reg[31]_i_5/O
                         net (fo=4, routed)           0.730    15.814    uut0/a_reg[31]_i_5_n_0
    SLICE_X9Y105         LUT4 (Prop_lut4_I3_O)        0.124    15.938 r  uut0/dout[63]_i_2/O
                         net (fo=1, routed)           0.000    15.938    uut0/a[31]
    SLICE_X9Y105         FDCE                                         r  uut0/dout_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.508    24.930    uut0/CLK
    SLICE_X9Y105         FDCE                                         r  uut0/dout_reg[63]/C
                         clock pessimism              0.259    25.189    
                         clock uncertainty           -0.035    25.154    
    SLICE_X9Y105         FDCE (Setup_fdce_C_D)        0.032    25.186    uut0/dout_reg[63]
  -------------------------------------------------------------------
                         required time                         25.186    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                  9.248    

Slack (MET) :             9.259ns  (required time - arrival time)
  Source:                 uut0/i_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/a_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.667ns  (logic 3.093ns (28.995%)  route 7.574ns (71.005%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 24.930 - 20.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.704     5.306    uut0/CLK
    SLICE_X7Y112         FDCE                                         r  uut0/i_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.419     5.725 r  uut0/i_cnt_reg[1]/Q
                         net (fo=70, routed)          1.689     7.415    uut0/i_cnt_reg[1]
    SLICE_X6Y105         LUT5 (Prop_lut5_I1_O)        0.299     7.714 r  uut0/g0_b0__0/O
                         net (fo=1, routed)           0.000     7.714    uut0/g0_b0__0_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.227 r  uut0/minusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000     8.227    uut0/minusOp__93_carry_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  uut0/minusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.344    uut0/minusOp__93_carry__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.461 r  uut0/minusOp__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.461    uut0/minusOp__93_carry__1_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.578 r  uut0/minusOp__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.578    uut0/minusOp__93_carry__2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.695 r  uut0/minusOp__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.695    uut0/minusOp__93_carry__3_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.812 r  uut0/minusOp__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.812    uut0/minusOp__93_carry__4_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.929 r  uut0/minusOp__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.929    uut0/minusOp__93_carry__5_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.168 r  uut0/minusOp__93_carry__6/O[2]
                         net (fo=4, routed)           1.339    10.507    uut0/minusOp2_out[30]
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.301    10.808 r  uut0/dout[28]_i_7/O
                         net (fo=4, routed)           0.474    11.282    uut0/dout[28]_i_7_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.124    11.406 r  uut0/dout[16]_i_2/O
                         net (fo=2, routed)           0.682    12.088    uut0/dout[16]_i_2_n_0
    SLICE_X8Y110         LUT4 (Prop_lut4_I3_O)        0.124    12.212 r  uut0/dout[0]_i_1/O
                         net (fo=36, routed)          1.242    13.454    uut0/p_0_in[0]
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.124    13.578 r  uut0/a_reg[29]_i_8/O
                         net (fo=4, routed)           1.131    14.709    uut0/a_reg[29]_i_8_n_0
    SLICE_X7Y108         LUT6 (Prop_lut6_I5_O)        0.124    14.833 r  uut0/a_reg[25]_i_2/O
                         net (fo=4, routed)           1.017    15.850    uut0/a_reg[25]_i_2_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I5_O)        0.124    15.974 r  uut0/a_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    15.974    uut0/a_reg[9]_i_1_n_0
    SLICE_X8Y104         FDCE                                         r  uut0/a_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.508    24.930    uut0/CLK
    SLICE_X8Y104         FDCE                                         r  uut0/a_reg_reg[9]/C
                         clock pessimism              0.259    25.189    
                         clock uncertainty           -0.035    25.154    
    SLICE_X8Y104         FDCE (Setup_fdce_C_D)        0.079    25.233    uut0/a_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         25.233    
                         arrival time                         -15.974    
  -------------------------------------------------------------------
                         slack                                  9.259    

Slack (MET) :             9.265ns  (required time - arrival time)
  Source:                 uut0/i_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/dout_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.614ns  (logic 3.093ns (29.140%)  route 7.521ns (70.860%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 24.930 - 20.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.704     5.306    uut0/CLK
    SLICE_X7Y112         FDCE                                         r  uut0/i_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.419     5.725 r  uut0/i_cnt_reg[1]/Q
                         net (fo=70, routed)          1.689     7.415    uut0/i_cnt_reg[1]
    SLICE_X6Y105         LUT5 (Prop_lut5_I1_O)        0.299     7.714 r  uut0/g0_b0__0/O
                         net (fo=1, routed)           0.000     7.714    uut0/g0_b0__0_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.227 r  uut0/minusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000     8.227    uut0/minusOp__93_carry_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  uut0/minusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.344    uut0/minusOp__93_carry__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.461 r  uut0/minusOp__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.461    uut0/minusOp__93_carry__1_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.578 r  uut0/minusOp__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.578    uut0/minusOp__93_carry__2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.695 r  uut0/minusOp__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.695    uut0/minusOp__93_carry__3_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.812 r  uut0/minusOp__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.812    uut0/minusOp__93_carry__4_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.929 r  uut0/minusOp__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.929    uut0/minusOp__93_carry__5_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.168 r  uut0/minusOp__93_carry__6/O[2]
                         net (fo=4, routed)           1.339    10.507    uut0/minusOp2_out[30]
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.301    10.808 r  uut0/dout[28]_i_7/O
                         net (fo=4, routed)           0.474    11.282    uut0/dout[28]_i_7_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.124    11.406 r  uut0/dout[16]_i_2/O
                         net (fo=2, routed)           0.682    12.088    uut0/dout[16]_i_2_n_0
    SLICE_X8Y110         LUT4 (Prop_lut4_I3_O)        0.124    12.212 r  uut0/dout[0]_i_1/O
                         net (fo=36, routed)          1.242    13.454    uut0/p_0_in[0]
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.124    13.578 r  uut0/a_reg[29]_i_8/O
                         net (fo=4, routed)           1.277    14.855    uut0/a_reg[29]_i_8_n_0
    SLICE_X7Y109         LUT6 (Prop_lut6_I0_O)        0.124    14.979 r  uut0/a_reg[29]_i_3/O
                         net (fo=4, routed)           0.818    15.797    uut0/a_reg[29]_i_3_n_0
    SLICE_X9Y106         LUT4 (Prop_lut4_I1_O)        0.124    15.921 r  uut0/dout[45]_i_1/O
                         net (fo=1, routed)           0.000    15.921    uut0/a[13]
    SLICE_X9Y106         FDCE                                         r  uut0/dout_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.508    24.930    uut0/CLK
    SLICE_X9Y106         FDCE                                         r  uut0/dout_reg[45]/C
                         clock pessimism              0.259    25.189    
                         clock uncertainty           -0.035    25.154    
    SLICE_X9Y106         FDCE (Setup_fdce_C_D)        0.032    25.186    uut0/dout_reg[45]
  -------------------------------------------------------------------
                         required time                         25.186    
                         arrival time                         -15.921    
  -------------------------------------------------------------------
                         slack                                  9.265    

Slack (MET) :             9.267ns  (required time - arrival time)
  Source:                 uut0/i_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/a_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.609ns  (logic 3.093ns (29.154%)  route 7.516ns (70.846%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 24.929 - 20.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.704     5.306    uut0/CLK
    SLICE_X7Y112         FDCE                                         r  uut0/i_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.419     5.725 r  uut0/i_cnt_reg[1]/Q
                         net (fo=70, routed)          1.689     7.415    uut0/i_cnt_reg[1]
    SLICE_X6Y105         LUT5 (Prop_lut5_I1_O)        0.299     7.714 r  uut0/g0_b0__0/O
                         net (fo=1, routed)           0.000     7.714    uut0/g0_b0__0_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.227 r  uut0/minusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000     8.227    uut0/minusOp__93_carry_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  uut0/minusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.344    uut0/minusOp__93_carry__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.461 r  uut0/minusOp__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.461    uut0/minusOp__93_carry__1_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.578 r  uut0/minusOp__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.578    uut0/minusOp__93_carry__2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.695 r  uut0/minusOp__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.695    uut0/minusOp__93_carry__3_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.812 r  uut0/minusOp__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.812    uut0/minusOp__93_carry__4_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.929 r  uut0/minusOp__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.929    uut0/minusOp__93_carry__5_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.168 r  uut0/minusOp__93_carry__6/O[2]
                         net (fo=4, routed)           1.339    10.507    uut0/minusOp2_out[30]
    SLICE_X10Y110        LUT6 (Prop_lut6_I1_O)        0.301    10.808 r  uut0/dout[28]_i_7/O
                         net (fo=4, routed)           0.474    11.282    uut0/dout[28]_i_7_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.124    11.406 r  uut0/dout[16]_i_2/O
                         net (fo=2, routed)           0.682    12.088    uut0/dout[16]_i_2_n_0
    SLICE_X8Y110         LUT4 (Prop_lut4_I3_O)        0.124    12.212 r  uut0/dout[0]_i_1/O
                         net (fo=36, routed)          1.242    13.454    uut0/p_0_in[0]
    SLICE_X5Y113         LUT6 (Prop_lut6_I4_O)        0.124    13.578 r  uut0/a_reg[29]_i_8/O
                         net (fo=4, routed)           1.277    14.855    uut0/a_reg[29]_i_8_n_0
    SLICE_X7Y109         LUT6 (Prop_lut6_I0_O)        0.124    14.979 r  uut0/a_reg[29]_i_3/O
                         net (fo=4, routed)           0.813    15.791    uut0/a_reg[29]_i_3_n_0
    SLICE_X9Y107         LUT6 (Prop_lut6_I5_O)        0.124    15.915 r  uut0/a_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    15.915    uut0/a_reg[29]_i_1_n_0
    SLICE_X9Y107         FDCE                                         r  uut0/a_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.507    24.929    uut0/CLK
    SLICE_X9Y107         FDCE                                         r  uut0/a_reg_reg[29]/C
                         clock pessimism              0.259    25.188    
                         clock uncertainty           -0.035    25.153    
    SLICE_X9Y107         FDCE (Setup_fdce_C_D)        0.029    25.182    uut0/a_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         25.182    
                         arrival time                         -15.915    
  -------------------------------------------------------------------
                         slack                                  9.267    

Slack (MET) :             9.271ns  (required time - arrival time)
  Source:                 uut0/i_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/dout_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.656ns  (logic 3.093ns (29.026%)  route 7.563ns (70.974%))
  Logic Levels:           15  (CARRY4=8 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 24.930 - 20.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.704     5.306    uut0/CLK
    SLICE_X7Y112         FDCE                                         r  uut0/i_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.419     5.725 r  uut0/i_cnt_reg[1]/Q
                         net (fo=70, routed)          1.689     7.415    uut0/i_cnt_reg[1]
    SLICE_X6Y105         LUT5 (Prop_lut5_I1_O)        0.299     7.714 r  uut0/g0_b0__0/O
                         net (fo=1, routed)           0.000     7.714    uut0/g0_b0__0_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.227 r  uut0/minusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000     8.227    uut0/minusOp__93_carry_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.344 r  uut0/minusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.344    uut0/minusOp__93_carry__0_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.461 r  uut0/minusOp__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.461    uut0/minusOp__93_carry__1_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.578 r  uut0/minusOp__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.578    uut0/minusOp__93_carry__2_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.695 r  uut0/minusOp__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.695    uut0/minusOp__93_carry__3_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.812 r  uut0/minusOp__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.812    uut0/minusOp__93_carry__4_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.929 r  uut0/minusOp__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.929    uut0/minusOp__93_carry__5_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.168 r  uut0/minusOp__93_carry__6/O[2]
                         net (fo=4, routed)           1.331    10.499    uut0/minusOp2_out[30]
    SLICE_X10Y110        LUT6 (Prop_lut6_I3_O)        0.301    10.800 r  uut0/dout[29]_i_7/O
                         net (fo=4, routed)           0.609    11.409    uut0/dout[29]_i_7_n_0
    SLICE_X10Y109        LUT6 (Prop_lut6_I0_O)        0.124    11.533 r  uut0/dout[17]_i_2/O
                         net (fo=2, routed)           0.324    11.857    uut0/dout[17]_i_2_n_0
    SLICE_X10Y110        LUT4 (Prop_lut4_I3_O)        0.124    11.981 r  uut0/dout[1]_i_1/O
                         net (fo=36, routed)          1.445    13.425    uut0/p_0_in[1]
    SLICE_X5Y113         LUT6 (Prop_lut6_I2_O)        0.124    13.549 r  uut0/a_reg[31]_i_11/O
                         net (fo=4, routed)           1.410    14.960    uut0/a_reg[31]_i_11_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I1_O)        0.124    15.084 r  uut0/a_reg[31]_i_5/O
                         net (fo=4, routed)           0.754    15.838    uut0/a_reg[31]_i_5_n_0
    SLICE_X8Y105         LUT4 (Prop_lut4_I1_O)        0.124    15.962 r  uut0/dout[47]_i_1/O
                         net (fo=1, routed)           0.000    15.962    uut0/a[15]
    SLICE_X8Y105         FDCE                                         r  uut0/dout_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.508    24.930    uut0/CLK
    SLICE_X8Y105         FDCE                                         r  uut0/dout_reg[47]/C
                         clock pessimism              0.259    25.189    
                         clock uncertainty           -0.035    25.154    
    SLICE_X8Y105         FDCE (Setup_fdce_C_D)        0.079    25.233    uut0/dout_reg[47]
  -------------------------------------------------------------------
                         required time                         25.233    
                         arrival time                         -15.962    
  -------------------------------------------------------------------
                         slack                                  9.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 disp_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_clk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  disp_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  disp_clk_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    disp_clk_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  disp_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    disp_clk_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  disp_clk_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    disp_clk_reg[8]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  disp_clk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  disp_clk_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    disp_clk_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 disp_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_clk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  disp_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  disp_clk_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    disp_clk_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  disp_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    disp_clk_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.012 r  disp_clk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.012    disp_clk_reg[8]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  disp_clk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  disp_clk_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    disp_clk_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 disp_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_clk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  disp_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  disp_clk_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    disp_clk_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  disp_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    disp_clk_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.037 r  disp_clk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.037    disp_clk_reg[8]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  disp_clk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  disp_clk_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    disp_clk_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 disp_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_clk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  disp_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  disp_clk_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    disp_clk_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  disp_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    disp_clk_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.037 r  disp_clk_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.037    disp_clk_reg[8]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  disp_clk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  disp_clk_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    disp_clk_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 disp_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_clk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  disp_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  disp_clk_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    disp_clk_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  disp_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    disp_clk_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  disp_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    disp_clk_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.040 r  disp_clk_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.040    disp_clk_reg[12]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  disp_clk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  disp_clk_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    disp_clk_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 disp_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_clk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  disp_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  disp_clk_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    disp_clk_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  disp_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    disp_clk_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  disp_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    disp_clk_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.051 r  disp_clk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.051    disp_clk_reg[12]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  disp_clk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  disp_clk_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    disp_clk_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 disp_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_clk_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  disp_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  disp_clk_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    disp_clk_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  disp_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    disp_clk_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  disp_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    disp_clk_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.076 r  disp_clk_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.076    disp_clk_reg[12]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  disp_clk_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  disp_clk_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    disp_clk_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 disp_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_clk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  disp_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  disp_clk_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    disp_clk_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  disp_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    disp_clk_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  disp_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    disp_clk_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.076 r  disp_clk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.076    disp_clk_reg[12]_i_1_n_4
    SLICE_X0Y101         FDRE                                         r  disp_clk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  disp_clk_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    disp_clk_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 disp_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_clk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.997%)  route 0.122ns (22.003%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  disp_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  disp_clk_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    disp_clk_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  disp_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    disp_clk_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  disp_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    disp_clk_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.025 r  disp_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.025    disp_clk_reg[12]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.079 r  disp_clk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.079    disp_clk_reg[16]_i_1_n_7
    SLICE_X0Y102         FDRE                                         r  disp_clk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  disp_clk_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.896    disp_clk_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 disp_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_clk_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.444ns (78.424%)  route 0.122ns (21.576%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  disp_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  disp_clk_reg[6]/Q
                         net (fo=1, routed)           0.121     1.787    disp_clk_reg_n_0_[6]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  disp_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    disp_clk_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  disp_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    disp_clk_reg[8]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.025 r  disp_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.025    disp_clk_reg[12]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.090 r  disp_clk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.090    disp_clk_reg[16]_i_1_n_5
    SLICE_X0Y102         FDRE                                         r  disp_clk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  disp_clk_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.896    disp_clk_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y104    din_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y105    din_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y104    din_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y104    din_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y104    din_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X7Y104    din_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y111    din_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y111    din_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y111    din_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y104    din_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y105    din_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y104    din_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y104    din_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y104    din_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y111    din_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y111    din_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y111    din_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y109    din_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y105    din_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X7Y104    din_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y104    din_reg[60]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y104    din_reg[61]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y104    din_reg[63]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y102    disp_clk_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y102    disp_clk_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y102    disp_clk_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y100    disp_clk_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X8Y108    uut0/a_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X8Y104    uut0/a_reg_reg[15]/C



