Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at lab71_mm_interconnect_0_router_008.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_008.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab71_mm_interconnect_0_router_008.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_008.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab71_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab71_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab71_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab71_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab71_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab71_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab71_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab71_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/danahar2/Lab_63/Lab_6/HexDriver.sv Line: 23
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv Line: 49
Warning (10236): Verilog HDL Implicit Net warning at vga_text_avl_interface.sv(72): created implicit net for "relevant_char" File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/vga_text_avl_interface.sv Line: 72
Warning (10236): Verilog HDL Implicit Net warning at vga_text_avl_interface.sv(72): created implicit net for "relevant_char" File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/vga_text_avl_interface.sv Line: 72
Warning (10236): Verilog HDL Implicit Net warning at lab7.sv(112): created implicit net for "Reset_h" File: C:/Users/danahar2/Lab_63/Lab_6/Lab 7 alt_material/lab7.sv Line: 112
Warning (10037): Verilog HDL or VHDL warning at lab71_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at lab71_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at lab71_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at lab71_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_sdram.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at lab71_spi_0.v(402): conditional expression evaluates to a constant File: C:/Users/danahar2/Lab_63/Lab_6/lab71/synthesis/submodules/lab71_spi_0.v Line: 402
Warning (10037): Verilog HDL or VHDL warning at lab62soc_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at lab62soc_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at lab62soc_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at lab62soc_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_sdram.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at lab62soc_spi_0.v(402): conditional expression evaluates to a constant File: C:/Users/danahar2/Lab_63/Lab_6/lab62soc/synthesis/submodules/lab62soc_spi_0.v Line: 402
