# VCS and Verdi â€“ Verilog Simulation and Debugging

This repository contains Verilog implementations and testbenches for fundamental digital circuits (gates, flip-flops, adders) along with step-by-step instructions to simulate and debug designs using **Synopsys VCS** and **Verdi**.

---

## ğŸš€ Features
- Gate-level circuits: **NOT, AND, OR, NAND, NOR, XOR, XNOR**
- Sequential circuits: **SR, JK, D, and T Flip-Flops**
- **Full Adder** design with testbench
- Waveform debugging with **Verdi** (`.fsdb` files)
- Commands for compiling, simulating, and debugging using **VCS**

---

## ğŸ› ï¸ Tools Used
- **Synopsys VCS** â€“ Simulation
- **Synopsys Verdi** â€“ Waveform Debugging
- Linux shell environment

---

## ğŸ“‚ Repository Structure
â”œâ”€â”€ gates/
â”‚ â”œâ”€â”€ not_gate.v
â”‚ â”œâ”€â”€ not_gate_tb.v
â”‚ â”œâ”€â”€ and_gate.v
â”‚ â”œâ”€â”€ and_gate_tb.v
â”‚ â””â”€â”€ ...
â”œâ”€â”€ flipflops/
â”‚ â”œâ”€â”€ sr_ff.v
â”‚ â”œâ”€â”€ sr_ff_tb.v
â”‚ â”œâ”€â”€ jk_ff.v
â”‚ â””â”€â”€ ...
â”œâ”€â”€ adder/
â”‚ â”œâ”€â”€ full_adder.v
â”‚ â””â”€â”€ full_adder_tb.v
â”œâ”€â”€ scripts/
â”‚ â””â”€â”€ vcs_commands.sh # compile/run/debug commands
â””â”€â”€ README.md

yaml
Copy code

---

## âš¡ Quick Start

1. **Load environment:**
   ```bash
   source /home/SynopsysInstalledTools/SetupFiles/bashrc
   source /home/SynopsysInstalledTools/SetupFiles/vcs_setup
Compile design:

bash
Copy code
vcs -full64 full_adder_tb.v -debug_access+all -lca -kdb
Run simulation:

bash
Copy code
./simv verdi
Open waveforms in Verdi:

bash
Copy code
verdi -ssf novas.fsdb -nologo
ğŸ“¸ Waveform Debugging in Verdi
Inside Verdi GUI:

Go to Windows â†’ Interactive Debug Mode

Simulation â†’ Invoke Simulator

Simulation â†’ Run and Continue

View â†’ Signal List â†’ Add to Waveform â†’ New Waveform

ğŸ‘‰ To save waveforms as images:
File â†’ Capture Window â†’ Save As (.png)

ğŸ“œ Example Designs
Logic Gates: NOT, AND, OR, NAND, NOR, XOR, XNOR

Flip-Flops: SR, JK, D, T

Combinational: Full Adder

Each design includes:

Verilog source (.v)

Testbench (_tb.v)

Debug setup for VCS + Verdi

ğŸ‘¤ Author
Namala Vindya Vahini

ğŸ“§ vindya2102@gmail.com

ğŸŒ LinkedIn

ğŸ’» GitHub
