{"buggy_code": ["/* Copyright 2015 The TensorFlow Authors. All Rights Reserved.\n\nLicensed under the Apache License, Version 2.0 (the \"License\");\nyou may not use this file except in compliance with the License.\nYou may obtain a copy of the License at\n\n    http://www.apache.org/licenses/LICENSE-2.0\n\nUnless required by applicable law or agreed to in writing, software\ndistributed under the License is distributed on an \"AS IS\" BASIS,\nWITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\nSee the License for the specific language governing permissions and\nlimitations under the License.\n==============================================================================*/\n\n// Implements quantized eight-bit versions of the convolution operations.\n\n#include <algorithm>\n#include <vector>\n\n#include \"tensorflow/core/platform/errors.h\"\n\n#define EIGEN_USE_THREADS\n\n#define GEMMLOWP_ALLOW_SLOW_SCALAR_FALLBACK\n#include \"public/gemmlowp.h\"\n#include \"tensorflow/core/framework/kernel_shape_util.h\"\n#include \"tensorflow/core/framework/op_kernel.h\"\n#include \"tensorflow/core/framework/tensor.h\"\n#include \"tensorflow/core/kernels/conv_ops.h\"\n#include \"tensorflow/core/kernels/meta_support.h\"\n#include \"tensorflow/core/kernels/quantization_utils.h\"\n#include \"tensorflow/core/kernels/reference_gemm.h\"\n#include \"tensorflow/core/lib/core/errors.h\"\n#include \"tensorflow/core/util/padding.h\"\n\nnamespace tensorflow {\n\n// This functor implements the convolution operation in as simple a form as\n// possible. It won't give great performance, but it is very useful for\n// stepping through and instrumenting for debugging, creating minimal benchmarks\n// to prototype with, and sharing with teams that want to run this outside of\n// our environment.\n// With that in mind, I've avoided using anything except pretty standard C++\n// types. This is especially noticeable in the data access through raw array\n// indexing. It's deliberate in this case though, since it makes the underlying\n// memory order very explicit, which is important for both inspecting memory\n// contents during debugging and for specifying what we expect to others.\n// The memory layout of the data is, from biggest stride to smallest:\n// input_data = [input_batches, input_height, input_width, input_depth]\n// filter_data = [filter_height, filter_width, input_depth, filter_count]\n// output_data = [input_batches, output_height, output_width, filter_count]\ntemplate <class T1, class T2, class T3>\nclass ReferenceConvFunctor {\n public:\n  void operator()(OpKernelContext* context, const T1* input_data,\n                  int input_batches, int input_height, int input_width,\n                  int input_depth, int input_offset, const T2* filter_data,\n                  int filter_height, int filter_width, int filter_count,\n                  int filter_offset, int stride, Padding padding,\n                  T3* output_data, int output_height, int output_width,\n                  int output_shift, int output_offset, int output_mult) {\n    // Set up some constants we need for the output down-shifting and\n    // saturation.\n    const int32_t highest = static_cast<int32>(Eigen::NumTraits<T3>::highest());\n    const int32_t lowest = static_cast<int32>(Eigen::NumTraits<T3>::lowest());\n\n    // When we're converting the 32 bit accumulator to a lower bit depth, we\n    // need to add on 0.5 in fixed-point terms to make the operation round half\n    // up towards positive infinity, rather than a floor.\n    // We also need to watch out for the case when there's no down shift,\n    // because a left shift by a negative number gives undefined results.\n    const int32_t rounding = (output_shift < 1) ? 0 : (1 << (output_shift - 1));\n\n    // The two different padding modes we support can be a bit confusing. SAME\n    // means we're trying to produce an output image that's the same size as the\n    // input. It's complicated by stride, which shrinks the output image by a\n    // a factor, but it means we end up sampling from outside the borders of the\n    // input. These out-of-bounds values are read as zeroes. VALID means only\n    // produce output values where the filters can read all their values from\n    // within the input image. It effectively removes the margins of the output\n    // image compared to the one produced by SAME. Stride complicates this\n    // definition though, because it can result in the right and bottom filter\n    // patches sampling from outside the borders if it's greater than 1.\n    // Most of the logic for sorting this all out is done before this function,\n    // when we calculate the output size, but the positioning of the origin of\n    // the filters is different between the two modes, since SAME positions the\n    // first filter off the edge of the input.\n    int filter_left_offset;\n    int filter_top_offset;\n    if (padding == VALID) {\n      filter_left_offset =\n          ((output_width - 1) * stride + filter_width - input_width + 1) / 2;\n      filter_top_offset =\n          ((output_height - 1) * stride + filter_height - input_height + 1) / 2;\n    } else {\n      filter_left_offset =\n          ((output_width - 1) * stride + filter_width - input_width) / 2;\n      filter_top_offset =\n          ((output_height - 1) * stride + filter_height - input_height) / 2;\n    }\n\n    // If we've got multiple images in our input, work through each of them.\n    for (int batch = 0; batch < input_batches; ++batch) {\n      // Walk through all the output image values, sliding the filter to\n      // different\n      // positions in the input.\n      for (int out_y = 0; out_y < output_height; ++out_y) {\n        for (int out_x = 0; out_x < output_width; ++out_x) {\n          // Each filter kernel produces one output channel.\n          for (int out_channel = 0; out_channel < filter_count; ++out_channel) {\n            // We're going to calculate a single output value, which means we\n            // need to multiply a three dimensional kernel of weights against\n            // the current location within the input image.\n            /*\n              *-------------------------------...\n              |\\ ^\n              | \\in_depth\n              |  \\ v\n              |   *-------------------------------...\n              |   |            ^\n              |   |       in_y_origin\n              |   |            v   \\\n              |   |<in_x_origin>*---*^\n              |   |            \\|   |filter_height\n              .   |             *---*v\n              .   |             <--->\n                  .         filter_width\n                  .\n            */\n            const int in_x_origin = (out_x * stride) - filter_left_offset;\n            const int in_y_origin = (out_y * stride) - filter_top_offset;\n            int32_t total = 0;\n            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {\n              for (int filter_x = 0; filter_x < filter_width; ++filter_x) {\n                for (int in_channel = 0; in_channel < input_depth;\n                     ++in_channel) {\n                  const int in_x = in_x_origin + filter_x;\n                  const int in_y = in_y_origin + filter_y;\n                  int32_t input_value;\n                  // If the location is outside the bounds of the input image,\n                  // use zero as a default value.\n                  if ((in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&\n                      (in_y < input_height)) {\n                    const T1 input_source_value =\n                        input_data[(batch * input_height * input_width *\n                                    input_depth) +\n                                   (in_y * input_width * input_depth) +\n                                   (in_x * input_depth) + in_channel];\n                    // We're promoting the T1 type to a higher bit depth here as\n                    // we do the subtraction.\n                    input_value =\n                        static_cast<int32>(input_source_value) - input_offset;\n                  } else {\n                    input_value = 0;\n                  }\n                  const T2 filter_source_value =\n                      filter_data[(filter_y * filter_width * input_depth *\n                                   filter_count) +\n                                  (filter_x * input_depth * filter_count) +\n                                  (in_channel * filter_count) + out_channel];\n                  // Another promotion to 32 bit, as above.\n                  const int32_t filter_value =\n                      static_cast<int32>(filter_source_value) - filter_offset;\n                  total += (input_value * filter_value);\n                }\n              }\n            }\n            // Here we're applying scale factors to compress the 32 bit\n            // accumulated total to a potentially lower bit depth.\n            const int32_t output =\n                ((((total + output_offset) * output_mult) + rounding) >>\n                 output_shift);\n            // We need to saturate the results against the largest and smallest\n            // values that can be represented in this type.\n            const int32_t top_clamped_output = std::min(output, highest);\n            const int32_t clamped_output = std::max(top_clamped_output, lowest);\n            output_data[(batch * output_height * output_width * filter_count) +\n                        (out_y * output_width * filter_count) +\n                        (out_x * filter_count) + out_channel] = clamped_output;\n          }\n        }\n      }\n    }\n  }\n};\n\n// We don't want to allocate a buffer to hold all the patches if the size is\n// going to be extremely large, so break it into chunks if it's bigger than\n// a limit. Each chunk will be processed serially, so we can refill the\n// buffer for the next chunk and reuse it, keeping maximum memory size down.\n// In this case, we've picked 1 megabyte as a reasonable limit, from\n// experimentation.\nconst size_t kMaxChunkSize = (1 * 1024 * 1024);\n\n// Implements convolution as a two stage process, first packing the patches of\n// the input image into columns (im2col) and then running GEMM to produce the\n// final result.\ntemplate <class T1, class T2, class T3>\nclass Im2ColConvFunctor {\n public:\n  void operator()(OpKernelContext* context, const T1* input_data,\n                  int input_batches, int input_height, int input_width,\n                  int input_depth, int input_offset, const T2* filter_data,\n                  int filter_height, int filter_width, int filter_count,\n                  int filter_offset, int stride, Padding padding,\n                  T3* output_data, int output_height, int output_width,\n                  int output_shift, int output_offset, int output_mult) {\n    if (input_offset < 0) {\n      // Only log the first few occurrences of this warning.\n      static int warning_count = 0;\n      if (warning_count < 10) {\n        ++warning_count;\n        LOG(WARNING)\n            << \"For kernel '\" << context->op_kernel().name() << \"' from input '\"\n            << context->op_kernel().requested_input(0)\n            << \"': Zero is not representable in the quantized range used by the\"\n            << \" input. This means QuantizedConv2d has to fall back to a slow\"\n            << \" implementation, since the border of zero values can't be\"\n            << \" represented easily. You should try to construct graphs that\"\n            << \" avoid this situation.\";\n      }\n      ReferenceConvFunctor<T1, T2, T3> conv_functor;\n      conv_functor(context, input_data, input_batches, input_height,\n                   input_width, input_depth, input_offset, filter_data,\n                   filter_height, filter_width, filter_count, filter_offset,\n                   stride, padding, output_data, output_height, output_width,\n                   output_shift, output_offset, output_mult);\n      return;\n    }\n\n    OP_REQUIRES(\n        context, output_width > 0,\n        errors::InvalidArgument(\"output_width must be strictly positive\"));\n    OP_REQUIRES(\n        context, output_height > 0,\n        errors::InvalidArgument(\"output_height must be strictly positive\"));\n    int filter_left_offset;\n    int filter_top_offset;\n    if (padding == VALID) {\n      filter_left_offset =\n          ((output_width - 1) * stride + filter_width - input_width + 1) / 2;\n      filter_top_offset =\n          ((output_height - 1) * stride + filter_height - input_height + 1) / 2;\n    } else {\n      filter_left_offset =\n          ((output_width - 1) * stride + filter_width - input_width) / 2;\n      filter_top_offset =\n          ((output_height - 1) * stride + filter_height - input_height) / 2;\n    }\n\n    // The im2col buffer has # of patches rows, and # of filters cols.\n    // It's laid out like this, in row major order in memory:\n    //        < filter value count >\n    //   ^   +---------------------+\n    // patch |                     |\n    // count |                     |\n    //   v   +---------------------+\n    // Each patch row contains a filter_width x filter_height patch of the\n    // input, with the depth channel as the most contiguous in memory, followed\n    // by the width, then the height. This is the standard memory order in the\n    // image world if it helps to visualize it.\n    const int filter_value_count = filter_width * filter_height * input_depth;\n    OP_REQUIRES(context, filter_value_count > 0,\n                errors::InvalidArgument(\n                    \"filter patch must contain at least one element\"));\n    const int64_t patches_per_chunk =\n        kMaxChunkSize / (filter_value_count * sizeof(T1));\n    const int64_t chunk_value_count =\n        (kMaxChunkSize + (sizeof(T1) - 1)) / sizeof(T1);\n    // TODO(petewarden) - Memory allocation can be very slow on Android. Can we\n    // optimize this by keeping the scratch buffer around?\n    // Because memory allocation is very expensive on mobile platforms, try to\n    // allocate a persistent buffer that will be kept around between calls. We\n    // use TensorFlow's resource management to ensure that the memory will be\n    // released when the session is over.\n    Im2ColBufferResource<T1, chunk_value_count>* im2col_buffer_resource;\n    std::function<Status(Im2ColBufferResource<T1, chunk_value_count>**)>\n        creator = [](Im2ColBufferResource<T1, chunk_value_count>** resource) {\n#ifdef _MSC_VER\n          // MSVC complains about the capture of chunk_value_count which oddly\n          // works fine in conv_ops_using_gemm.cc for example.\n          // Define chunk_value_count inside the lambda for now.\n          const int64 chunk_value_count =\n              (kMaxChunkSize + (sizeof(T1) - 1)) / sizeof(T1);\n#endif\n          *resource = new Im2ColBufferResource<T1, chunk_value_count>();\n          return Status::OK();\n        };\n    OP_REQUIRES_OK(context, context->resource_manager()->LookupOrCreate(\n                                \"Conv2d\", \"im2col_buffer\",\n                                &im2col_buffer_resource, creator));\n    // This means that multiple ops can't be run simultaneously on different\n    // threads, because we have a single shared resource. The platforms this is\n    // aimed at have intra-op parallelism as their focus though, so it shouldn't\n    // be an issue.\n    mutex_lock lock_buffer(im2col_buffer_resource->mu);\n    core::ScopedUnref unref_buffer(im2col_buffer_resource);\n    T1* im2col_buffer = im2col_buffer_resource->data;\n\n    const int64_t patch_count = (input_batches * output_height * output_width);\n    const int64_t chunk_count =\n        (patch_count + (patches_per_chunk - 1)) / patches_per_chunk;\n\n    for (int64_t chunk_index = 0; chunk_index < chunk_count; ++chunk_index) {\n      const int64_t patch_index_start = chunk_index * patches_per_chunk;\n      const int64_t patch_index_end =\n          std::min(patch_index_start + patches_per_chunk, patch_count);\n      for (int64_t patch_index = patch_index_start;\n           patch_index < patch_index_end; ++patch_index) {\n        const int64_t batch = patch_index / (output_height * output_width);\n        const int64_t out_y = (patch_index / output_width) % output_height;\n        const int64_t out_x = patch_index % output_width;\n        const T1* input_batch_start =\n            input_data + (batch * input_height * input_width * input_depth);\n        const int in_y_origin = (out_y * stride) - filter_top_offset;\n        const int in_x_origin = (out_x * stride) - filter_left_offset;\n        const int patch_index_within_chunk = patch_index % patches_per_chunk;\n        T1* im2col_patch_start =\n            im2col_buffer + (patch_index_within_chunk * filter_value_count);\n        for (int filter_y = 0; filter_y < filter_height; ++filter_y) {\n          const int in_y = in_y_origin + filter_y;\n          T1* im2col_row_start =\n              im2col_patch_start + (filter_y * filter_width * input_depth);\n          // If we're off the top or the bottom of the input, fill the\n          // whole row with zeroes.\n          if ((in_y < 0) || (in_y >= input_height)) {\n            // On Android, memset and memcpy are significantly faster than the\n            // more modern std::set and std::copy equivalents.\n            memset(im2col_row_start, input_offset,\n                   (filter_width * input_depth));\n          } else {\n            // What we're doing here is trying to copy and fill the im2col\n            // buffer as efficiently as possible, using functions to set or\n            // duplicate values en masse. We know we don't have to worry about\n            // vertical edges because we dealt with that case above, so we\n            // just need to handle filters that overlap the left or right\n            // edges. Here's what that looks like:\n            //\n            // < left_zero_count > < center_copy_count > < right_zero_count >\n            // +------------------+---------------------+--------------------+\n            // |     (filter)     |       (image)       |      (filter)      |\n            // +------------------+---------------------+--------------------+\n            // in_x_origin        0                 input_width       in_x_end\n            //\n            // In reality it's unlikely that a filter patch will be wider\n            // than an input, but this shows all the edge cases.\n            // We use memset() to set the left and right sections to zeroes\n            // and memcpy() to copy over the input data for the center. These\n            // are preferred to std::fill and std::copy because they're much\n            // faster on Android.\n            const int in_x_end = in_x_origin + filter_width;\n            const int left_zero_count = std::max(0, 0 - in_x_origin);\n            const int right_zero_count = std::max(0, in_x_end - input_width);\n            const int center_copy_count =\n                filter_width - (left_zero_count + right_zero_count);\n            if (left_zero_count > 0) {\n              T1* im2col_left_start = im2col_row_start;\n              memset(im2col_left_start, input_offset,\n                     (left_zero_count * input_depth));\n            }\n            if (center_copy_count > 0) {\n              const T1* input_row_start =\n                  input_batch_start + (in_y * input_width * input_depth) +\n                  (std::max(0, in_x_origin) * input_depth);\n              T1* im2col_center_start =\n                  im2col_row_start + (left_zero_count * input_depth);\n              memcpy(im2col_center_start, input_row_start,\n                     (center_copy_count * input_depth));\n            }\n            if (right_zero_count > 0) {\n              T1* im2col_right_start =\n                  im2col_row_start +\n                  ((left_zero_count + center_copy_count) * input_depth);\n              memset(im2col_right_start, input_offset,\n                     (right_zero_count * input_depth));\n            }\n          }\n        }\n      }\n      // Now we've assembled a set of image patches into a matrix, apply a\n      // GEMM matrix multiply of the patches as rows, times the filter\n      // weights in columns, to get partial results in the output matrix.\n      const int how_many_patches = patch_index_end - patch_index_start;\n      const bool transpose_a = false;\n      const bool transpose_b = false;\n      const bool transpose_c = false;\n      const int m = how_many_patches;\n      const int n = filter_count;\n      const int k = filter_value_count;\n      const int lda = filter_value_count;\n      const int ldb = filter_count;\n      const int ldc = filter_count;\n      T3* chunk_output_data = output_data + (patch_index_start * filter_count);\n\n      if (meta::IsSupportedAndEnabled() && std::is_same<T1, quint8>() &&\n          std::is_same<T2, quint8>() && std::is_same<T3, qint32>() &&\n          (output_offset == 0) && (output_mult == 1) && (output_shift == 0) &&\n          (transpose_c == false) && (k <= 2048)) {\n        meta::QuantizedGemm(context, transpose_a, transpose_b, im2col_buffer,\n                            filter_data, chunk_output_data, m, n, k,\n                            -input_offset, -filter_offset, lda, ldb, ldc);\n      } else if (std::is_same<T1, quint8>() && std::is_same<T2, quint8>() &&\n                 std::is_same<T3, qint32>() && (output_offset == 0) &&\n                 (output_mult == 1) && (output_shift == 0)) {\n        // The gemmlowp optimized library only works for a particular set of\n        // data types, so check if we meet those requirements and fall back to a\n        // slower reference implementation if not.\n        const uint8* im2col_data_as_uint8 = &(im2col_buffer->value);\n        const uint8* filter_data_as_uint8 = &(filter_data->value);\n        int32* output_data_as_int32 = &(chunk_output_data->value);\n        // All of the transpose_* variables are currently compile-time consts,\n        // so we could just hard-code these values too, but that would break if\n        // anybody changed those values in the future (e.g. to match the ability\n        // of MatMul to specify them as attributes). We're using a verbose\n        // approach of deriving the order values from the transpose variables to\n        // be able to catch any changes like that.\n        static const gemmlowp::MapOrder ResultOrder =\n            !transpose_c ? gemmlowp::MapOrder::RowMajor\n                         : gemmlowp::MapOrder::ColMajor;\n        static const gemmlowp::MapOrder LhsOrder =\n            !transpose_a ? gemmlowp::MapOrder::RowMajor\n                         : gemmlowp::MapOrder::ColMajor;\n        static const gemmlowp::MapOrder RhsOrder =\n            !transpose_b ? gemmlowp::MapOrder::RowMajor\n                         : gemmlowp::MapOrder::ColMajor;\n        gemmlowp::MatrixMap<const std::uint8_t, LhsOrder> lhs(\n            im2col_data_as_uint8, m, k, lda);\n        gemmlowp::MatrixMap<const std::uint8_t, RhsOrder> rhs(\n            filter_data_as_uint8, k, n, ldb);\n        gemmlowp::MatrixMap<std::int32_t, ResultOrder> result(\n            output_data_as_int32, m, n, ldc);\n        const std::tuple<> empty_pipeline = {};\n\n        auto& worker_threads =\n            *(context->device()->tensorflow_cpu_worker_threads());\n        TensorflowGemmContext context(worker_threads.num_threads,\n                                      worker_threads.workers);\n        gemmlowp::GemmWithOutputPipeline<std::uint8_t, std::int32_t,\n                                         gemmlowp::DefaultL8R8BitDepthParams>(\n            &context, lhs, rhs, &result, -input_offset, -filter_offset,\n            empty_pipeline);\n        // Since gemmlowp uses assembly to write to the output, msan won't\n        // detect the output buffer as written to, so we mark it manually.\n        TF_ANNOTATE_MEMORY_IS_INITIALIZED(output_data_as_int32,\n                                          m * n * sizeof(int32));\n      } else {\n        ReferenceGemm<T1, T2, T3>(\n            transpose_a, transpose_b, transpose_c, m, n, k, im2col_buffer,\n            input_offset, lda, filter_data, filter_offset, ldb,\n            chunk_output_data, output_shift, output_offset, output_mult, ldc);\n      }\n    }\n  }\n};\n\ntemplate <class T1, class T2, class T3,\n          template <class TF1, class TF2, class TF3> class ConvFunctor>\nclass QuantizedConv2DOp : public OpKernel {\n public:\n  explicit QuantizedConv2DOp(OpKernelConstruction* context)\n      : OpKernel(context) {\n    OP_REQUIRES_OK(context, context->GetAttr(\"strides\", &strides_));\n    OP_REQUIRES(context, strides_.size() == 4,\n                errors::InvalidArgument(\"Sliding window strides field must \"\n                                        \"specify 4 dimensions\"));\n    OP_REQUIRES(context, strides_[1] == strides_[2],\n                errors::InvalidArgument(\n                    \"Current implementation only supports equal length \"\n                    \"strides in the row and column dimensions.\"));\n    OP_REQUIRES(\n        context, (strides_[0] == 1 && strides_[3] == 1),\n        errors::InvalidArgument(\"Current implementation does not yet support \"\n                                \"strides in the batch and depth dimensions.\"));\n    std::vector<int32> dilations;\n    OP_REQUIRES_OK(context, context->GetAttr(\"dilations\", &dilations));\n    OP_REQUIRES(context, dilations.size() == 4,\n                errors::InvalidArgument(\"Dilations field must \"\n                                        \"specify 4 dimensions\"));\n    OP_REQUIRES(context, dilations[1] == 1 && dilations[2] == 1,\n                errors::InvalidArgument(\n                    \"Current implementation only supports dilated rate as 1 \"\n                    \"in the row and column dimensions.\"));\n    OP_REQUIRES(context, (dilations[0] == 1 && dilations[3] == 1),\n                errors::InvalidArgument(\n                    \"Current implementation does not yet support \"\n                    \"dilations in the batch and depth dimensions.\"));\n    OP_REQUIRES_OK(context, context->GetAttr(\"padding\", &padding_));\n  }\n\n  void Compute(OpKernelContext* context) override {\n    // Input tensor is of the following dimensions:\n    // [ batch, in_rows, in_cols, in_depth ]\n    const Tensor& input = context->input(0);\n\n    // Input filter is of the following dimensions:\n    // [ filter_rows, filter_cols, in_depth, out_depth]\n    const Tensor& filter = context->input(1);\n\n    // For 2D convolution, there should be 4 dimensions.\n    OP_REQUIRES(context, input.dims() == 4,\n                errors::InvalidArgument(\"input must be 4-dimensional\",\n                                        input.shape().DebugString()));\n    OP_REQUIRES(context, filter.dims() == 4,\n                errors::InvalidArgument(\"filter must be 4-dimensional: \",\n                                        filter.shape().DebugString()));\n\n    const float min_input = context->input(2).flat<float>()(0);\n    const float max_input = context->input(3).flat<float>()(0);\n    const float min_filter = context->input(4).flat<float>()(0);\n    const float max_filter = context->input(5).flat<float>()(0);\n    const int32_t offset_input =\n        FloatToQuantizedUnclamped<T1>(0.0f, min_input, max_input);\n    const int32_t offset_filter =\n        FloatToQuantizedUnclamped<T2>(0.0f, min_filter, max_filter);\n    const int32_t offset_output = 0;\n    const int32_t mult_output = 1;\n    const int32_t shift_output = 0;\n\n    // The last dimension for input is in_depth. It must be the same as the\n    // filter's in_depth.\n    const int64_t in_depth = input.dim_size(3);\n    OP_REQUIRES(context, in_depth == filter.dim_size(2),\n                errors::InvalidArgument(\n                    \"input and filter must have the same depth: \", in_depth,\n                    \" vs \", filter.dim_size(2)));\n\n    // The last dimension for filter is out_depth.\n    const int64_t out_depth = filter.dim_size(3);\n\n    // The second dimension for input is rows/height.\n    // The first dimension for filter is rows/height.\n    const int64_t input_rows = input.dim_size(1);\n    const int64_t filter_rows = filter.dim_size(0);\n\n    // The third dimension for input is columns/width.\n    // The second dimension for filter is columns/width.\n    const int64_t input_cols = input.dim_size(2);\n    const int64_t filter_cols = filter.dim_size(1);\n\n    // The first dimension for input is batch.\n    const int64_t batch = input.dim_size(0);\n\n    // For now we take the stride from the second dimension only (we\n    // assume row = col stride, and do not support striding on the\n    // batch or depth dimension).\n    const int stride = strides_[1];\n\n    int64_t out_rows = 0, out_cols = 0, pad_rows = 0, pad_cols = 0;\n    OP_REQUIRES_OK(context,\n                   GetWindowedOutputSize(input_rows, filter_rows, stride,\n                                         padding_, &out_rows, &pad_rows));\n    OP_REQUIRES_OK(context,\n                   GetWindowedOutputSize(input_cols, filter_cols, stride,\n                                         padding_, &out_cols, &pad_cols));\n    CHECK_GT(batch, 0);\n    CHECK_GT(out_rows, 0);\n    CHECK_GT(out_cols, 0);\n    CHECK_GT(out_depth, 0);\n    TensorShape out_shape({batch, out_rows, out_cols, out_depth});\n\n    // Output tensor is of the following dimensions:\n    // [ in_batch, out_rows, out_cols, out_depth ]\n    Tensor* output = nullptr;\n    OP_REQUIRES_OK(context, context->allocate_output(0, out_shape, &output));\n\n    // This will call different implementations (e.g. reference or optimized)\n    // depending on the template parameter.\n    ConvFunctor<T1, T2, T3> conv_functor;\n    conv_functor(context, input.flat<T1>().data(), batch, input_rows,\n                 input_cols, in_depth, offset_input, filter.flat<T2>().data(),\n                 filter_rows, filter_cols, out_depth, offset_filter, stride,\n                 padding_, output->flat<T3>().data(), out_rows, out_cols,\n                 shift_output, offset_output, mult_output);\n\n    float min_output_value;\n    float max_output_value;\n    QuantizationRangeForMultiplication<T1, T2, T3>(\n        min_input, max_input, min_filter, max_filter, &min_output_value,\n        &max_output_value);\n\n    Tensor* output_min = nullptr;\n    OP_REQUIRES_OK(context, context->allocate_output(1, {}, &output_min));\n    output_min->flat<float>()(0) = min_output_value;\n\n    Tensor* output_max = nullptr;\n    OP_REQUIRES_OK(context, context->allocate_output(2, {}, &output_max));\n    output_max->flat<float>()(0) = max_output_value;\n  }\n\n private:\n  std::vector<int32> strides_;\n  Padding padding_;\n};\n\n// Right now we only support taking two eight bit inputs, and returning the\n// results as signed 32-bit integers.\nREGISTER_KERNEL_BUILDER(\n    Name(\"QuantizedConv2D\")\n        .Device(DEVICE_CPU)\n        .TypeConstraint<quint8>(\"Tinput\")\n        .TypeConstraint<quint8>(\"Tfilter\")\n        .TypeConstraint<qint32>(\"out_type\"),\n    QuantizedConv2DOp<quint8, quint8, qint32, Im2ColConvFunctor>);\n\n}  // namespace tensorflow\n", "/* Copyright 2015 The TensorFlow Authors. All Rights Reserved.\n\nLicensed under the Apache License, Version 2.0 (the \"License\");\nyou may not use this file except in compliance with the License.\nYou may obtain a copy of the License at\n\n    http://www.apache.org/licenses/LICENSE-2.0\n\nUnless required by applicable law or agreed to in writing, software\ndistributed under the License is distributed on an \"AS IS\" BASIS,\nWITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\nSee the License for the specific language governing permissions and\nlimitations under the License.\n==============================================================================*/\n\n#define EIGEN_USE_THREADS\n\n#include <functional>\n#include <memory>\n#include <vector>\n\n#include \"tensorflow/core/framework/allocator.h\"\n#include \"tensorflow/core/framework/fake_input.h\"\n#include \"tensorflow/core/framework/node_def_builder.h\"\n#include \"tensorflow/core/framework/op_kernel.h\"\n#include \"tensorflow/core/framework/tensor.h\"\n#include \"tensorflow/core/framework/tensor_testutil.h\"\n#include \"tensorflow/core/framework/types.h\"\n#include \"tensorflow/core/framework/types.pb.h\"\n#include \"tensorflow/core/kernels/ops_testutil.h\"\n#include \"tensorflow/core/kernels/ops_util.h\"\n#include \"tensorflow/core/kernels/quantization_utils.h\"\n#include \"tensorflow/core/lib/core/status_test_util.h\"\n#include \"tensorflow/core/platform/test.h\"\n\nnamespace tensorflow {\n\nclass QuantizedConv2DTest : public OpsTestBase {\n protected:\n};\n\nTEST_F(QuantizedConv2DTest, Small) {\n  const int stride = 1;\n  TF_ASSERT_OK(NodeDefBuilder(\"quantized_conv_op\", \"QuantizedConv2D\")\n                   .Input(FakeInput(DT_QUINT8))\n                   .Input(FakeInput(DT_QUINT8))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Attr(\"out_type\", DataTypeToEnum<qint32>::v())\n                   .Attr(\"strides\", {1, stride, stride, 1})\n                   .Attr(\"padding\", \"SAME\")\n                   .Finalize(node_def()));\n  TF_ASSERT_OK(InitOp());\n\n  const int depth = 1;\n  const int image_width = 4;\n  const int image_height = 3;\n  const int image_batch_count = 1;\n  // The image data should always be able to represent zero, to allow a fast\n  // implementation of border padding, so we set the min value to 0.\n  const float image_min = 0.0f;\n  const float image_max = 12.0f;\n  // The image matrix is:\n  // |  1 |  2 |  3 |  4 |\n  // |  5 |  6 |  7 |  8 |\n  // |  9 | 10 | 11 | 12 |\n  Tensor image_float(DT_FLOAT,\n                     {image_batch_count, image_height, image_width, depth});\n  test::FillValues<float>(&image_float,\n                          {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12});\n  Tensor image_quantized =\n      FloatTensorToQuantized<quint8>(image_float, image_min, image_max);\n\n  // The filter matrix is:\n  // | 1 | 4 | 7 |\n  // | 2 | 5 | 8 |\n  // | 3 | 6 | 9 |\n  const int filter_size = 3;\n  const int filter_count = 1;\n  const float filter_min = 1.0f;\n  const float filter_max = 9.0f;\n  Tensor filter_float(DT_FLOAT,\n                      {filter_size, filter_size, depth, filter_count});\n  test::FillValues<float>(&filter_float, {1, 4, 7, 2, 5, 8, 3, 6, 9});\n  Tensor filter_quantized =\n      FloatTensorToQuantized<quint8>(filter_float, filter_min, filter_max);\n\n  AddInputFromArray<quint8>(image_quantized.shape(),\n                            image_quantized.flat<quint8>());\n  AddInputFromArray<quint8>(filter_quantized.shape(),\n                            filter_quantized.flat<quint8>());\n  AddInputFromArray<float>(TensorShape({1}), {image_min});\n  AddInputFromArray<float>(TensorShape({1}), {image_max});\n  AddInputFromArray<float>(TensorShape({1}), {filter_min});\n  AddInputFromArray<float>(TensorShape({1}), {filter_max});\n  TF_ASSERT_OK(RunOpKernel());\n\n  // We're sliding the 3x3 filter across the 3x4 image, with accesses outside\n  // the input set to zero because we're using the 'SAME' padding mode.\n  // The calculations behind the expected output are:\n  // (1*0)+(4*0)+(7*0)+(2*0)+(5*1)+(8*2)+(3*0)+(6*5)+(9*6)=105\n  // (1*0)+(4*0)+(7*0)+(2*1)+(5*2)+(8*3)+(3*5)+(6*6)+(9*7)=150\n  // (1*0)+(4*0)+(7*0)+(2*2)+(5*3)+(8*4)+(3*6)+(6*7)+(9*8)=183\n  // (1*0)+(4*0)+(7*0)+(2*3)+(5*4)+(8*0)+(3*7)+(6*8)+(9*0)=95\n  // (1*0)+(4*1)+(7*2)+(2*0)+(5*5)+(8*6)+(3*0)+(6*9)+(9*10)=235\n  // (1*1)+(4*2)+(7*3)+(2*5)+(5*6)+(8*7)+(3*9)+(6*10)+(9*11)=312\n  // (1*2)+(4*3)+(7*4)+(2*6)+(5*7)+(8*8)+(3*10)+(6*11)+(9*12)=357\n  // (1*3)+(4*4)+(7*0)+(2*7)+(5*8)+(8*0)+(3*11)+(6*12)+(9*0)=178\n  // (1*0)+(4*5)+(7*6)+(2*0)+(5*9)+(8*10)+(3*0)+(6*0)+(9*0)=187\n  // (1*5)+(4*6)+(7*7)+(2*9)+(5*10)+(8*11)+(3*0)+(6*0)+(9*0)=234\n  // (1*6)+(4*7)+(7*8)+(2*10)+(5*11)+(8*12)+(3*0)+(6*0)+(9*0)=261\n  // (1*7)+(4*11)+(7*0)+(2*8)+(5*12)+(8*0)+(3*0)+(6*0)+(9*0)=121\n  // This means we should end up with this matrix:\n  // |  105  |  150  |  183  |   95  |\n  // |  235  |  312  |  357  |  178  |\n  // |  187  |  234  |  261  |  121  |\n  const int expected_width = image_width;\n  const int expected_height = image_height * filter_count;\n  Tensor expected_float(\n      DT_FLOAT, TensorShape({image_batch_count, expected_height, expected_width,\n                             filter_count}));\n  test::FillValues<float>(&expected_float, {105, 150, 183, 95, 235, 312, 357,\n                                            178, 187, 234, 261, 121});\n  const Tensor& output_quantized = *GetOutput(0);\n  const float output_min = GetOutput(1)->flat<float>()(0);\n  const float output_max = GetOutput(2)->flat<float>()(0);\n  Tensor output_float =\n      QuantizedTensorToFloat<qint32>(output_quantized, output_min, output_max);\n  test::ExpectTensorNear<float>(expected_float, output_float, 1.0);\n}\n\nTEST_F(QuantizedConv2DTest, Small32Bit) {\n  const int stride = 1;\n  TF_ASSERT_OK(NodeDefBuilder(\"quantized_conv_op\", \"QuantizedConv2D\")\n                   .Input(FakeInput(DT_QUINT8))\n                   .Input(FakeInput(DT_QUINT8))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Attr(\"out_type\", DataTypeToEnum<qint32>::v())\n                   .Attr(\"strides\", {1, stride, stride, 1})\n                   .Attr(\"padding\", \"SAME\")\n                   .Finalize(node_def()));\n  TF_ASSERT_OK(InitOp());\n\n  const int depth = 1;\n  const int image_width = 4;\n  const int image_height = 3;\n  const int image_batch_count = 1;\n  AddInputFromArray<quint8>(\n      TensorShape({image_batch_count, image_height, image_width, depth}),\n      {10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120});\n  const int filter_size = 3;\n  const int filter_count = 1;\n  AddInputFromArray<quint8>(\n      TensorShape({filter_size, filter_size, depth, filter_count}),\n      {10, 40, 70, 20, 50, 80, 30, 60, 90});\n  AddInputFromArray<float>(TensorShape({1}), {0});\n  AddInputFromArray<float>(TensorShape({1}), {255.0f});\n  AddInputFromArray<float>(TensorShape({1}), {0});\n  AddInputFromArray<float>(TensorShape({1}), {255.0f});\n\n  TF_ASSERT_OK(RunOpKernel());\n  const int expected_width = image_width;\n  const int expected_height = image_height * filter_count;\n  Tensor expected(DT_QINT32, TensorShape({image_batch_count, expected_height,\n                                          expected_width, filter_count}));\n  test::FillValues<qint32>(\n      &expected, {10500, 15000, 18300, 9500, 23500, 31200, 35700, 17800, 18700,\n                  23400, 26100, 12100});\n  test::ExpectTensorEqual<qint32>(expected, *GetOutput(0));\n}\n\nTEST_F(QuantizedConv2DTest, OddPadding) {\n  const int stride = 2;\n  TF_ASSERT_OK(NodeDefBuilder(\"quantized_conv_op\", \"QuantizedConv2D\")\n                   .Input(FakeInput(DT_QUINT8))\n                   .Input(FakeInput(DT_QUINT8))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Attr(\"out_type\", DataTypeToEnum<qint32>::v())\n                   .Attr(\"strides\", {1, stride, stride, 1})\n                   .Attr(\"padding\", \"SAME\")\n                   .Finalize(node_def()));\n  TF_ASSERT_OK(InitOp());\n\n  const int depth = 1;\n  const int image_width = 4;\n  const int image_height = 4;\n  const int image_batch_count = 1;\n  AddInputFromArray<quint8>(\n      TensorShape({image_batch_count, image_height, image_width, depth}),\n      {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16});\n  const int filter_size = 3;\n  const int filter_count = 1;\n  AddInputFromArray<quint8>(\n      TensorShape({filter_size, filter_size, depth, filter_count}),\n      {1, 2, 3, 4, 5, 6, 7, 8, 9});\n  AddInputFromArray<float>(TensorShape({1}), {0});\n  AddInputFromArray<float>(TensorShape({1}), {255.0f});\n  AddInputFromArray<float>(TensorShape({1}), {0});\n  AddInputFromArray<float>(TensorShape({1}), {255.0f});\n\n  TF_ASSERT_OK(RunOpKernel());\n  const int expected_width = image_width / stride;\n  const int expected_height = (image_height * filter_count) / stride;\n  Tensor expected(DT_QINT32, TensorShape({image_batch_count, expected_height,\n                                          expected_width, filter_count}));\n  test::FillValues<qint32>(&expected, {348, 252, 274, 175});\n  test::ExpectTensorEqual<qint32>(expected, *GetOutput(0));\n}\n\nTEST_F(QuantizedConv2DTest, OddPaddingBatch) {\n  const int stride = 2;\n  TF_ASSERT_OK(NodeDefBuilder(\"quantized_conv_op\", \"QuantizedConv2D\")\n                   .Input(FakeInput(DT_QUINT8))\n                   .Input(FakeInput(DT_QUINT8))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Attr(\"out_type\", DataTypeToEnum<qint32>::v())\n                   .Attr(\"strides\", {1, stride, stride, 1})\n                   .Attr(\"padding\", \"SAME\")\n                   .Finalize(node_def()));\n  TF_ASSERT_OK(InitOp());\n\n  const int depth = 1;\n  const int image_width = 4;\n  const int image_height = 4;\n  const int image_batch_count = 3;\n  AddInputFromArray<quint8>(\n      TensorShape({image_batch_count, image_height, image_width, depth}),\n      {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16,\n       1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16,\n       1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16});\n  const int filter_size = 3;\n  const int filter_count = 1;\n  AddInputFromArray<quint8>(\n      TensorShape({filter_size, filter_size, depth, filter_count}),\n      {1, 2, 3, 4, 5, 6, 7, 8, 9});\n  AddInputFromArray<float>(TensorShape({1}), {0});\n  AddInputFromArray<float>(TensorShape({1}), {255.0f});\n  AddInputFromArray<float>(TensorShape({1}), {0});\n  AddInputFromArray<float>(TensorShape({1}), {255.0f});\n\n  TF_ASSERT_OK(RunOpKernel());\n  const int expected_width = image_width / stride;\n  const int expected_height = (image_height * filter_count) / stride;\n  Tensor expected(DT_QINT32, TensorShape({image_batch_count, expected_height,\n                                          expected_width, filter_count}));\n  test::FillValues<qint32>(&expected, {348, 252, 274, 175,  //\n                                       348, 252, 274, 175,  //\n                                       348, 252, 274, 175});\n  test::ExpectTensorEqual<qint32>(expected, *GetOutput(0));\n}\n\nTEST_F(QuantizedConv2DTest, SmallWithNoZero) {\n  const int stride = 1;\n  TF_ASSERT_OK(NodeDefBuilder(\"quantized_conv_op\", \"QuantizedConv2D\")\n                   .Input(FakeInput(DT_QUINT8))\n                   .Input(FakeInput(DT_QUINT8))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Attr(\"out_type\", DataTypeToEnum<qint32>::v())\n                   .Attr(\"strides\", {1, stride, stride, 1})\n                   .Attr(\"padding\", \"SAME\")\n                   .Finalize(node_def()));\n  TF_ASSERT_OK(InitOp());\n  const int depth = 1;\n  const int image_width = 4;\n  const int image_height = 3;\n  const int image_batch_count = 1;\n  // Here we're testing a slow implementation path, where zero is not\n  // representable in the image data and so simple border padding is not\n  // possible, so we have a min value greater than 0.\n  const float image_min = 1.0f;\n  const float image_max = 12.0f;\n  Tensor image_float(DT_FLOAT,\n                     {image_batch_count, image_height, image_width, depth});\n  test::FillValues<float>(&image_float,\n                          {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12});\n  Tensor image_quantized =\n      FloatTensorToQuantized<quint8>(image_float, image_min, image_max);\n  const int filter_size = 3;\n  const int filter_count = 1;\n  const float filter_min = 1.0f;\n  const float filter_max = 9.0f;\n  Tensor filter_float(DT_FLOAT,\n                      {filter_size, filter_size, depth, filter_count});\n  test::FillValues<float>(&filter_float, {1, 4, 7, 2, 5, 8, 3, 6, 9});\n  Tensor filter_quantized =\n      FloatTensorToQuantized<quint8>(filter_float, filter_min, filter_max);\n  AddInputFromArray<quint8>(image_quantized.shape(),\n                            image_quantized.flat<quint8>());\n  AddInputFromArray<quint8>(filter_quantized.shape(),\n                            filter_quantized.flat<quint8>());\n  AddInputFromArray<float>(TensorShape({1}), {image_min});\n  AddInputFromArray<float>(TensorShape({1}), {image_max});\n  AddInputFromArray<float>(TensorShape({1}), {filter_min});\n  AddInputFromArray<float>(TensorShape({1}), {filter_max});\n  TF_ASSERT_OK(RunOpKernel());\n  const int expected_width = image_width;\n  const int expected_height = image_height * filter_count;\n  Tensor expected_float(\n      DT_FLOAT, TensorShape({image_batch_count, expected_height, expected_width,\n                             filter_count}));\n  test::FillValues<float>(&expected_float, {105, 150, 183, 95, 235, 312, 357,\n                                            178, 187, 234, 261, 121});\n  const Tensor& output_quantized = *GetOutput(0);\n  const float output_min = GetOutput(1)->flat<float>()(0);\n  const float output_max = GetOutput(2)->flat<float>()(0);\n  Tensor output_float =\n      QuantizedTensorToFloat<qint32>(output_quantized, output_min, output_max);\n  test::ExpectTensorNear<float>(expected_float, output_float, 1.0);\n}\n\n}  // namespace tensorflow\n", "# Copyright 2015 The TensorFlow Authors. All Rights Reserved.\n#\n# Licensed under the Apache License, Version 2.0 (the \"License\");\n# you may not use this file except in compliance with the License.\n# You may obtain a copy of the License at\n#\n#     http://www.apache.org/licenses/LICENSE-2.0\n#\n# Unless required by applicable law or agreed to in writing, software\n# distributed under the License is distributed on an \"AS IS\" BASIS,\n# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n# See the License for the specific language governing permissions and\n# limitations under the License.\n# ==============================================================================\n\"\"\"Functional tests for quantized convolutional operations.\"\"\"\n\nimport numpy as np\n\nfrom tensorflow.python.framework import constant_op\nfrom tensorflow.python.framework import dtypes\nfrom tensorflow.python.ops import nn_ops\nfrom tensorflow.python.platform import test\n\n\nclass Conv2DTest(test.TestCase):\n\n  def __init__(self, method_name=\"runTest\"):\n    super(Conv2DTest, self).__init__(method_name)\n\n  def _VerifyValues(self, tensor_in_sizes, filter_in_sizes, stride, padding,\n                    expected):\n    \"\"\"Verifies the output values of the convolution function.\n\n    Args:\n      tensor_in_sizes: Input tensor dimensions in\n        [batch, input_rows, input_cols, input_depth].\n      filter_in_sizes: Filter tensor dimensions in\n        [kernel_rows, kernel_cols, input_depth, output_depth].\n      stride: Stride.\n      padding: Padding type.\n      expected: An array containing the expected operation outputs.\n    \"\"\"\n    total_size_1 = 1\n    total_size_2 = 1\n    for s in tensor_in_sizes:\n      total_size_1 *= s\n    for s in filter_in_sizes:\n      total_size_2 *= s\n    # Initializes the input tensor with array containing incrementing\n    # numbers from 1.\n    x1 = np.array([f for f in range(1, total_size_1 + 1)])\n    x1 = x1.astype(np.uint8).reshape(tensor_in_sizes)\n    x1_min = 0.0\n    x1_max = 255.0\n    x2 = np.array([f for f in range(1, total_size_2 + 1)]).astype(np.uint8)\n    x2 = x2.astype(np.uint8).reshape(filter_in_sizes)\n    x2_min = 0.0\n    x2_max = 255.0\n    with self.cached_session(use_gpu=False) as sess:\n      t1 = constant_op.constant(x1, shape=tensor_in_sizes, dtype=dtypes.quint8)\n      t2 = constant_op.constant(x2, shape=filter_in_sizes, dtype=dtypes.quint8)\n      conv = nn_ops.quantized_conv2d(\n          t1,\n          t2,\n          out_type=dtypes.qint32,\n          strides=[1, stride, stride, 1],\n          padding=padding,\n          min_input=x1_min,\n          max_input=x1_max,\n          min_filter=x2_min,\n          max_filter=x2_max)\n      value = self.evaluate(conv)\n    quantized_output = value[0]\n    output_min = value[1]\n    output_max = value[2]\n    float_output = self._QuantizedOutputToFloat(quantized_output, output_min,\n                                                output_max)\n    self.assertArrayNear(expected, float_output.flatten(), 1.0)\n    self.assertEqual(value[0].shape, conv[0].get_shape())\n\n  def _assertQuantizedArrayEquals(self, iarray1, iarray2):\n    for i1, i2 in zip(iarray1, iarray2):\n      self.assertTrue(i1 == i2)\n\n  def _QuantizedOutputToFloat(self, quantized, quantized_min, quantized_max):\n    number_of_bits = 32\n    number_of_steps = 1 << number_of_bits\n    range_adjust = (number_of_steps / (number_of_steps - 1.0))\n    quantized_range = ((quantized_max - quantized_min) * range_adjust)\n    range_scale = (quantized_range / number_of_steps)\n    lowest_quantized = -(1 << (number_of_bits - 1))\n    result = np.array([(quantized_min +\n                        ((float(x) - lowest_quantized) * range_scale))\n                       for x in quantized.flatten()])\n    return result\n\n  def testConv2D1x1Filter(self):\n    # Our generated input is [batch, rows, cols, depth], and looks like this:\n    # (1,2,3)    (4,5,6)    (7,8,9)\n    # (10,11,12) (13,14,15) (16,17,18)\n    # The filter data is:\n    # (1,4,7) (2,5,8) (3,6,9)\n    # That means the calculations are:\n    # 1*1+2*4+3*7=30\n    # 1*2+2*5+3*8=36\n    # 1*3+2*6+3*9=42\n    # 4*1+5*4+6*7=66\n    # 4*2+5*5+6*8=81\n    # 4*3+5*6+6*9=96\n    # 7*1+5*8+6*9=102\n    # 7*2+8*5+9*8=126\n    # 7*3+8*6+9*9=150\n    # 10*1+11*4+12*7=138\n    # 10*2+11*5+12*8=171\n    # 10*3+11*6+12*9=204\n    # 13*1+14*4+15*7=174\n    # 13*2+14*5+15*8=216\n    # 13*3+14*6+15*9=258, clamped to 255\n    # 16*1+17*4+18*7=210\n    # 16*2+17*5+18*8=261, clamped to 255\n    # 16*3+17*6+18*9=312, clamped to 255\n    # Because the output shift is zero, we call the non-optimized reference\n    # path for the convolution.\n    expected_output = [\n        30, 36, 42, 66, 81, 96, 102, 126, 150, 138, 171, 204, 174, 216, 258,\n        210, 261, 312\n    ]\n    self._VerifyValues(\n        tensor_in_sizes=[1, 2, 3, 3],\n        filter_in_sizes=[1, 1, 3, 3],\n        stride=1,\n        padding=\"VALID\",\n        expected=expected_output)\n\n  def testConv2D2x2Filter(self):\n    # Our generated input is [batch, rows, cols, depth], and looks like this:\n    # (1,2,3)    (4,5,6)    (7,8,9)\n    # (10,11,12) (13,14,15) (16,17,18)\n    # The filter data is [filter_height, filter_width, depth, filter_count]:\n    # ( 1, 4, 7) (10, 13, 16)\n    # (19,22,25) (28, 31, 34)\n    # -\n    # ( 2, 5, 8) (11, 14, 17)\n    # (20,23,26) (29, 32, 35)\n    # -\n    # ( 3, 6, 9) (12, 15, 18)\n    # (21,24,27) (30, 33, 36)\n    # The raw accumulated totals are:\n    # 1*1+2*4+3*7+4*10+5*13+6*16+10*19+11*22+12*25+13*28+14*31+15*34=2271\n    # 1*2+2*5+3*8+4*11+5*14+6*17+10*20+11*23+12*26+13*29+14*32+15*35=2367\n    # 1*3+2*6+3*9+4*12+5*15+6*18+10*21+11*24+12*27+13*30+14*33+15*36=2463\n    # 4*1+5*4+6*7+7*10+8*13+9*16+13*19+14*22+15*25+16*28+17*31+18*34=2901\n    # 4*2+5*5+6*8+7*11+8*14+9*17+13*20+14*23+15*26+16*29+17*32+18*35=3033\n    # 4*3+5*6+6*9+7*12+8*15+9*18+13*21+14*24+15*27+16*30+17*33+18*36=3165\n    # The expected values are taken from the raw totals and rescaled to fit into\n    # eight bits.\n    expected_output = [2271.0, 2367.0, 2463.0, 2901.0, 3033.0, 3165.0]\n    self._VerifyValues(\n        tensor_in_sizes=[1, 2, 3, 3],\n        filter_in_sizes=[2, 2, 3, 3],\n        stride=1,\n        padding=\"VALID\",\n        expected=expected_output)\n\n  def testConv2D1x2Filter(self):\n    # The outputs are computed using third_party/py/IPython/notebook.\n    # With a shift of 21, we should execute the optimized path here.\n    expected_output = [\n        231.0, 252.0, 273.0, 384.0, 423.0, 462.0, 690.0, 765.0, 840.0, 843.0,\n        936.0, 1029.0\n    ]\n    self._VerifyValues(\n        tensor_in_sizes=[1, 2, 3, 3],\n        filter_in_sizes=[1, 2, 3, 3],\n        stride=1,\n        padding=\"VALID\",\n        expected=expected_output)\n\n  def testConv2D2x2FilterStride2(self):\n    # With a shift of 21, we should execute the optimized path here.\n    expected_output = [2271.0, 2367.0, 2463.0]\n    self._VerifyValues(\n        tensor_in_sizes=[1, 2, 3, 3],\n        filter_in_sizes=[2, 2, 3, 3],\n        stride=2,\n        padding=\"VALID\",\n        expected=expected_output)\n\n  def testConv2D2x2FilterStride2Same(self):\n    # With a shift of 21, we should execute the optimized path here.\n    expected_output = [2271.0, 2367.0, 2463.0, 1230.0, 1305.0, 1380.0]\n    self._VerifyValues(\n        tensor_in_sizes=[1, 2, 3, 3],\n        filter_in_sizes=[2, 2, 3, 3],\n        stride=2,\n        padding=\"SAME\",\n        expected=expected_output)\n\n\nif __name__ == \"__main__\":\n  test.main()\n"], "fixing_code": ["/* Copyright 2015 The TensorFlow Authors. All Rights Reserved.\n\nLicensed under the Apache License, Version 2.0 (the \"License\");\nyou may not use this file except in compliance with the License.\nYou may obtain a copy of the License at\n\n    http://www.apache.org/licenses/LICENSE-2.0\n\nUnless required by applicable law or agreed to in writing, software\ndistributed under the License is distributed on an \"AS IS\" BASIS,\nWITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\nSee the License for the specific language governing permissions and\nlimitations under the License.\n==============================================================================*/\n\n// Implements quantized eight-bit versions of the convolution operations.\n\n#include <algorithm>\n#include <vector>\n\n#define EIGEN_USE_THREADS\n\n#define GEMMLOWP_ALLOW_SLOW_SCALAR_FALLBACK\n#include \"public/gemmlowp.h\"\n#include \"tensorflow/core/framework/kernel_shape_util.h\"\n#include \"tensorflow/core/framework/op_kernel.h\"\n#include \"tensorflow/core/framework/tensor.h\"\n#include \"tensorflow/core/kernels/conv_ops.h\"\n#include \"tensorflow/core/kernels/meta_support.h\"\n#include \"tensorflow/core/kernels/quantization_utils.h\"\n#include \"tensorflow/core/kernels/reference_gemm.h\"\n#include \"tensorflow/core/lib/core/errors.h\"\n#include \"tensorflow/core/platform/errors.h\"\n#include \"tensorflow/core/util/padding.h\"\n\nnamespace tensorflow {\n\n// This functor implements the convolution operation in as simple a form as\n// possible. It won't give great performance, but it is very useful for\n// stepping through and instrumenting for debugging, creating minimal benchmarks\n// to prototype with, and sharing with teams that want to run this outside of\n// our environment.\n// With that in mind, I've avoided using anything except pretty standard C++\n// types. This is especially noticeable in the data access through raw array\n// indexing. It's deliberate in this case though, since it makes the underlying\n// memory order very explicit, which is important for both inspecting memory\n// contents during debugging and for specifying what we expect to others.\n// The memory layout of the data is, from biggest stride to smallest:\n// input_data = [input_batches, input_height, input_width, input_depth]\n// filter_data = [filter_height, filter_width, input_depth, filter_count]\n// output_data = [input_batches, output_height, output_width, filter_count]\ntemplate <class T1, class T2, class T3>\nclass ReferenceConvFunctor {\n public:\n  void operator()(OpKernelContext* context, const T1* input_data,\n                  int input_batches, int input_height, int input_width,\n                  int input_depth, int input_offset, const T2* filter_data,\n                  int filter_height, int filter_width, int filter_count,\n                  int filter_offset, int stride, Padding padding,\n                  T3* output_data, int output_height, int output_width,\n                  int output_shift, int output_offset, int output_mult) {\n    // Set up some constants we need for the output down-shifting and\n    // saturation.\n    const int32_t highest = static_cast<int32>(Eigen::NumTraits<T3>::highest());\n    const int32_t lowest = static_cast<int32>(Eigen::NumTraits<T3>::lowest());\n\n    // When we're converting the 32 bit accumulator to a lower bit depth, we\n    // need to add on 0.5 in fixed-point terms to make the operation round half\n    // up towards positive infinity, rather than a floor.\n    // We also need to watch out for the case when there's no down shift,\n    // because a left shift by a negative number gives undefined results.\n    const int32_t rounding = (output_shift < 1) ? 0 : (1 << (output_shift - 1));\n\n    // The two different padding modes we support can be a bit confusing. SAME\n    // means we're trying to produce an output image that's the same size as the\n    // input. It's complicated by stride, which shrinks the output image by a\n    // a factor, but it means we end up sampling from outside the borders of the\n    // input. These out-of-bounds values are read as zeroes. VALID means only\n    // produce output values where the filters can read all their values from\n    // within the input image. It effectively removes the margins of the output\n    // image compared to the one produced by SAME. Stride complicates this\n    // definition though, because it can result in the right and bottom filter\n    // patches sampling from outside the borders if it's greater than 1.\n    // Most of the logic for sorting this all out is done before this function,\n    // when we calculate the output size, but the positioning of the origin of\n    // the filters is different between the two modes, since SAME positions the\n    // first filter off the edge of the input.\n    int filter_left_offset;\n    int filter_top_offset;\n    if (padding == VALID) {\n      filter_left_offset =\n          ((output_width - 1) * stride + filter_width - input_width + 1) / 2;\n      filter_top_offset =\n          ((output_height - 1) * stride + filter_height - input_height + 1) / 2;\n    } else {\n      filter_left_offset =\n          ((output_width - 1) * stride + filter_width - input_width) / 2;\n      filter_top_offset =\n          ((output_height - 1) * stride + filter_height - input_height) / 2;\n    }\n\n    // If we've got multiple images in our input, work through each of them.\n    for (int batch = 0; batch < input_batches; ++batch) {\n      // Walk through all the output image values, sliding the filter to\n      // different\n      // positions in the input.\n      for (int out_y = 0; out_y < output_height; ++out_y) {\n        for (int out_x = 0; out_x < output_width; ++out_x) {\n          // Each filter kernel produces one output channel.\n          for (int out_channel = 0; out_channel < filter_count; ++out_channel) {\n            // We're going to calculate a single output value, which means we\n            // need to multiply a three dimensional kernel of weights against\n            // the current location within the input image.\n            /*\n              *-------------------------------...\n              |\\ ^\n              | \\in_depth\n              |  \\ v\n              |   *-------------------------------...\n              |   |            ^\n              |   |       in_y_origin\n              |   |            v   \\\n              |   |<in_x_origin>*---*^\n              |   |            \\|   |filter_height\n              .   |             *---*v\n              .   |             <--->\n                  .         filter_width\n                  .\n            */\n            const int in_x_origin = (out_x * stride) - filter_left_offset;\n            const int in_y_origin = (out_y * stride) - filter_top_offset;\n            int32_t total = 0;\n            for (int filter_y = 0; filter_y < filter_height; ++filter_y) {\n              for (int filter_x = 0; filter_x < filter_width; ++filter_x) {\n                for (int in_channel = 0; in_channel < input_depth;\n                     ++in_channel) {\n                  const int in_x = in_x_origin + filter_x;\n                  const int in_y = in_y_origin + filter_y;\n                  int32_t input_value;\n                  // If the location is outside the bounds of the input image,\n                  // use zero as a default value.\n                  if ((in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&\n                      (in_y < input_height)) {\n                    const T1 input_source_value =\n                        input_data[(batch * input_height * input_width *\n                                    input_depth) +\n                                   (in_y * input_width * input_depth) +\n                                   (in_x * input_depth) + in_channel];\n                    // We're promoting the T1 type to a higher bit depth here as\n                    // we do the subtraction.\n                    input_value =\n                        static_cast<int32>(input_source_value) - input_offset;\n                  } else {\n                    input_value = 0;\n                  }\n                  const T2 filter_source_value =\n                      filter_data[(filter_y * filter_width * input_depth *\n                                   filter_count) +\n                                  (filter_x * input_depth * filter_count) +\n                                  (in_channel * filter_count) + out_channel];\n                  // Another promotion to 32 bit, as above.\n                  const int32_t filter_value =\n                      static_cast<int32>(filter_source_value) - filter_offset;\n                  total += (input_value * filter_value);\n                }\n              }\n            }\n            // Here we're applying scale factors to compress the 32 bit\n            // accumulated total to a potentially lower bit depth.\n            const int32_t output =\n                ((((total + output_offset) * output_mult) + rounding) >>\n                 output_shift);\n            // We need to saturate the results against the largest and smallest\n            // values that can be represented in this type.\n            const int32_t top_clamped_output = std::min(output, highest);\n            const int32_t clamped_output = std::max(top_clamped_output, lowest);\n            output_data[(batch * output_height * output_width * filter_count) +\n                        (out_y * output_width * filter_count) +\n                        (out_x * filter_count) + out_channel] = clamped_output;\n          }\n        }\n      }\n    }\n  }\n};\n\n// We don't want to allocate a buffer to hold all the patches if the size is\n// going to be extremely large, so break it into chunks if it's bigger than\n// a limit. Each chunk will be processed serially, so we can refill the\n// buffer for the next chunk and reuse it, keeping maximum memory size down.\n// In this case, we've picked 1 megabyte as a reasonable limit, from\n// experimentation.\nconst size_t kMaxChunkSize = (1 * 1024 * 1024);\n\n// Implements convolution as a two stage process, first packing the patches of\n// the input image into columns (im2col) and then running GEMM to produce the\n// final result.\ntemplate <class T1, class T2, class T3>\nclass Im2ColConvFunctor {\n public:\n  void operator()(OpKernelContext* context, const T1* input_data,\n                  int input_batches, int input_height, int input_width,\n                  int input_depth, int input_offset, const T2* filter_data,\n                  int filter_height, int filter_width, int filter_count,\n                  int filter_offset, int stride, Padding padding,\n                  T3* output_data, int output_height, int output_width,\n                  int output_shift, int output_offset, int output_mult) {\n    if (input_offset < 0) {\n      // Only log the first few occurrences of this warning.\n      static int warning_count = 0;\n      if (warning_count < 10) {\n        ++warning_count;\n        LOG(WARNING)\n            << \"For kernel '\" << context->op_kernel().name() << \"' from input '\"\n            << context->op_kernel().requested_input(0)\n            << \"': Zero is not representable in the quantized range used by the\"\n            << \" input. This means QuantizedConv2d has to fall back to a slow\"\n            << \" implementation, since the border of zero values can't be\"\n            << \" represented easily. You should try to construct graphs that\"\n            << \" avoid this situation.\";\n      }\n      ReferenceConvFunctor<T1, T2, T3> conv_functor;\n      conv_functor(context, input_data, input_batches, input_height,\n                   input_width, input_depth, input_offset, filter_data,\n                   filter_height, filter_width, filter_count, filter_offset,\n                   stride, padding, output_data, output_height, output_width,\n                   output_shift, output_offset, output_mult);\n      return;\n    }\n\n    OP_REQUIRES(\n        context, output_width > 0,\n        errors::InvalidArgument(\"output_width must be strictly positive\"));\n    OP_REQUIRES(\n        context, output_height > 0,\n        errors::InvalidArgument(\"output_height must be strictly positive\"));\n    int filter_left_offset;\n    int filter_top_offset;\n    if (padding == VALID) {\n      filter_left_offset =\n          ((output_width - 1) * stride + filter_width - input_width + 1) / 2;\n      filter_top_offset =\n          ((output_height - 1) * stride + filter_height - input_height + 1) / 2;\n    } else {\n      filter_left_offset =\n          ((output_width - 1) * stride + filter_width - input_width) / 2;\n      filter_top_offset =\n          ((output_height - 1) * stride + filter_height - input_height) / 2;\n    }\n\n    // The im2col buffer has # of patches rows, and # of filters cols.\n    // It's laid out like this, in row major order in memory:\n    //        < filter value count >\n    //   ^   +---------------------+\n    // patch |                     |\n    // count |                     |\n    //   v   +---------------------+\n    // Each patch row contains a filter_width x filter_height patch of the\n    // input, with the depth channel as the most contiguous in memory, followed\n    // by the width, then the height. This is the standard memory order in the\n    // image world if it helps to visualize it.\n    const int filter_value_count = filter_width * filter_height * input_depth;\n    OP_REQUIRES(context, filter_value_count > 0,\n                errors::InvalidArgument(\n                    \"filter patch must contain at least one element\"));\n    const int64_t patches_per_chunk =\n        kMaxChunkSize / (filter_value_count * sizeof(T1));\n    const int64_t chunk_value_count =\n        (kMaxChunkSize + (sizeof(T1) - 1)) / sizeof(T1);\n    // TODO(petewarden) - Memory allocation can be very slow on Android. Can we\n    // optimize this by keeping the scratch buffer around?\n    // Because memory allocation is very expensive on mobile platforms, try to\n    // allocate a persistent buffer that will be kept around between calls. We\n    // use TensorFlow's resource management to ensure that the memory will be\n    // released when the session is over.\n    Im2ColBufferResource<T1, chunk_value_count>* im2col_buffer_resource;\n    std::function<Status(Im2ColBufferResource<T1, chunk_value_count>**)>\n        creator = [](Im2ColBufferResource<T1, chunk_value_count>** resource) {\n#ifdef _MSC_VER\n          // MSVC complains about the capture of chunk_value_count which oddly\n          // works fine in conv_ops_using_gemm.cc for example.\n          // Define chunk_value_count inside the lambda for now.\n          const int64 chunk_value_count =\n              (kMaxChunkSize + (sizeof(T1) - 1)) / sizeof(T1);\n#endif\n          *resource = new Im2ColBufferResource<T1, chunk_value_count>();\n          return Status::OK();\n        };\n    OP_REQUIRES_OK(context, context->resource_manager()->LookupOrCreate(\n                                \"Conv2d\", \"im2col_buffer\",\n                                &im2col_buffer_resource, creator));\n    // This means that multiple ops can't be run simultaneously on different\n    // threads, because we have a single shared resource. The platforms this is\n    // aimed at have intra-op parallelism as their focus though, so it shouldn't\n    // be an issue.\n    mutex_lock lock_buffer(im2col_buffer_resource->mu);\n    core::ScopedUnref unref_buffer(im2col_buffer_resource);\n    T1* im2col_buffer = im2col_buffer_resource->data;\n\n    const int64_t patch_count = (input_batches * output_height * output_width);\n    const int64_t chunk_count =\n        (patch_count + (patches_per_chunk - 1)) / patches_per_chunk;\n\n    for (int64_t chunk_index = 0; chunk_index < chunk_count; ++chunk_index) {\n      const int64_t patch_index_start = chunk_index * patches_per_chunk;\n      const int64_t patch_index_end =\n          std::min(patch_index_start + patches_per_chunk, patch_count);\n      for (int64_t patch_index = patch_index_start;\n           patch_index < patch_index_end; ++patch_index) {\n        const int64_t batch = patch_index / (output_height * output_width);\n        const int64_t out_y = (patch_index / output_width) % output_height;\n        const int64_t out_x = patch_index % output_width;\n        const T1* input_batch_start =\n            input_data + (batch * input_height * input_width * input_depth);\n        const int in_y_origin = (out_y * stride) - filter_top_offset;\n        const int in_x_origin = (out_x * stride) - filter_left_offset;\n        const int patch_index_within_chunk = patch_index % patches_per_chunk;\n        T1* im2col_patch_start =\n            im2col_buffer + (patch_index_within_chunk * filter_value_count);\n        for (int filter_y = 0; filter_y < filter_height; ++filter_y) {\n          const int in_y = in_y_origin + filter_y;\n          T1* im2col_row_start =\n              im2col_patch_start + (filter_y * filter_width * input_depth);\n          // If we're off the top or the bottom of the input, fill the\n          // whole row with zeroes.\n          if ((in_y < 0) || (in_y >= input_height)) {\n            // On Android, memset and memcpy are significantly faster than the\n            // more modern std::set and std::copy equivalents.\n            memset(im2col_row_start, input_offset,\n                   (filter_width * input_depth));\n          } else {\n            // What we're doing here is trying to copy and fill the im2col\n            // buffer as efficiently as possible, using functions to set or\n            // duplicate values en masse. We know we don't have to worry about\n            // vertical edges because we dealt with that case above, so we\n            // just need to handle filters that overlap the left or right\n            // edges. Here's what that looks like:\n            //\n            // < left_zero_count > < center_copy_count > < right_zero_count >\n            // +------------------+---------------------+--------------------+\n            // |     (filter)     |       (image)       |      (filter)      |\n            // +------------------+---------------------+--------------------+\n            // in_x_origin        0                 input_width       in_x_end\n            //\n            // In reality it's unlikely that a filter patch will be wider\n            // than an input, but this shows all the edge cases.\n            // We use memset() to set the left and right sections to zeroes\n            // and memcpy() to copy over the input data for the center. These\n            // are preferred to std::fill and std::copy because they're much\n            // faster on Android.\n            const int in_x_end = in_x_origin + filter_width;\n            const int left_zero_count = std::max(0, 0 - in_x_origin);\n            const int right_zero_count = std::max(0, in_x_end - input_width);\n            const int center_copy_count =\n                filter_width - (left_zero_count + right_zero_count);\n            if (left_zero_count > 0) {\n              T1* im2col_left_start = im2col_row_start;\n              memset(im2col_left_start, input_offset,\n                     (left_zero_count * input_depth));\n            }\n            if (center_copy_count > 0) {\n              const T1* input_row_start =\n                  input_batch_start + (in_y * input_width * input_depth) +\n                  (std::max(0, in_x_origin) * input_depth);\n              T1* im2col_center_start =\n                  im2col_row_start + (left_zero_count * input_depth);\n              memcpy(im2col_center_start, input_row_start,\n                     (center_copy_count * input_depth));\n            }\n            if (right_zero_count > 0) {\n              T1* im2col_right_start =\n                  im2col_row_start +\n                  ((left_zero_count + center_copy_count) * input_depth);\n              memset(im2col_right_start, input_offset,\n                     (right_zero_count * input_depth));\n            }\n          }\n        }\n      }\n      // Now we've assembled a set of image patches into a matrix, apply a\n      // GEMM matrix multiply of the patches as rows, times the filter\n      // weights in columns, to get partial results in the output matrix.\n      const int how_many_patches = patch_index_end - patch_index_start;\n      const bool transpose_a = false;\n      const bool transpose_b = false;\n      const bool transpose_c = false;\n      const int m = how_many_patches;\n      const int n = filter_count;\n      const int k = filter_value_count;\n      const int lda = filter_value_count;\n      const int ldb = filter_count;\n      const int ldc = filter_count;\n      T3* chunk_output_data = output_data + (patch_index_start * filter_count);\n\n      if (meta::IsSupportedAndEnabled() && std::is_same<T1, quint8>() &&\n          std::is_same<T2, quint8>() && std::is_same<T3, qint32>() &&\n          (output_offset == 0) && (output_mult == 1) && (output_shift == 0) &&\n          (transpose_c == false) && (k <= 2048)) {\n        meta::QuantizedGemm(context, transpose_a, transpose_b, im2col_buffer,\n                            filter_data, chunk_output_data, m, n, k,\n                            -input_offset, -filter_offset, lda, ldb, ldc);\n      } else if (std::is_same<T1, quint8>() && std::is_same<T2, quint8>() &&\n                 std::is_same<T3, qint32>() && (output_offset == 0) &&\n                 (output_mult == 1) && (output_shift == 0)) {\n        // The gemmlowp optimized library only works for a particular set of\n        // data types, so check if we meet those requirements and fall back to a\n        // slower reference implementation if not.\n        const uint8* im2col_data_as_uint8 = &(im2col_buffer->value);\n        const uint8* filter_data_as_uint8 = &(filter_data->value);\n        int32* output_data_as_int32 = &(chunk_output_data->value);\n        // All of the transpose_* variables are currently compile-time consts,\n        // so we could just hard-code these values too, but that would break if\n        // anybody changed those values in the future (e.g. to match the ability\n        // of MatMul to specify them as attributes). We're using a verbose\n        // approach of deriving the order values from the transpose variables to\n        // be able to catch any changes like that.\n        static const gemmlowp::MapOrder ResultOrder =\n            !transpose_c ? gemmlowp::MapOrder::RowMajor\n                         : gemmlowp::MapOrder::ColMajor;\n        static const gemmlowp::MapOrder LhsOrder =\n            !transpose_a ? gemmlowp::MapOrder::RowMajor\n                         : gemmlowp::MapOrder::ColMajor;\n        static const gemmlowp::MapOrder RhsOrder =\n            !transpose_b ? gemmlowp::MapOrder::RowMajor\n                         : gemmlowp::MapOrder::ColMajor;\n        gemmlowp::MatrixMap<const std::uint8_t, LhsOrder> lhs(\n            im2col_data_as_uint8, m, k, lda);\n        gemmlowp::MatrixMap<const std::uint8_t, RhsOrder> rhs(\n            filter_data_as_uint8, k, n, ldb);\n        gemmlowp::MatrixMap<std::int32_t, ResultOrder> result(\n            output_data_as_int32, m, n, ldc);\n        const std::tuple<> empty_pipeline = {};\n\n        auto& worker_threads =\n            *(context->device()->tensorflow_cpu_worker_threads());\n        TensorflowGemmContext context(worker_threads.num_threads,\n                                      worker_threads.workers);\n        gemmlowp::GemmWithOutputPipeline<std::uint8_t, std::int32_t,\n                                         gemmlowp::DefaultL8R8BitDepthParams>(\n            &context, lhs, rhs, &result, -input_offset, -filter_offset,\n            empty_pipeline);\n        // Since gemmlowp uses assembly to write to the output, msan won't\n        // detect the output buffer as written to, so we mark it manually.\n        TF_ANNOTATE_MEMORY_IS_INITIALIZED(output_data_as_int32,\n                                          m * n * sizeof(int32));\n      } else {\n        ReferenceGemm<T1, T2, T3>(\n            transpose_a, transpose_b, transpose_c, m, n, k, im2col_buffer,\n            input_offset, lda, filter_data, filter_offset, ldb,\n            chunk_output_data, output_shift, output_offset, output_mult, ldc);\n      }\n    }\n  }\n};\n\ntemplate <class T1, class T2, class T3,\n          template <class TF1, class TF2, class TF3> class ConvFunctor>\nclass QuantizedConv2DOp : public OpKernel {\n public:\n  explicit QuantizedConv2DOp(OpKernelConstruction* context)\n      : OpKernel(context) {\n    OP_REQUIRES_OK(context, context->GetAttr(\"strides\", &strides_));\n    OP_REQUIRES(context, strides_.size() == 4,\n                errors::InvalidArgument(\"Sliding window strides field must \"\n                                        \"specify 4 dimensions\"));\n    OP_REQUIRES(context, strides_[1] == strides_[2],\n                errors::InvalidArgument(\n                    \"Current implementation only supports equal length \"\n                    \"strides in the row and column dimensions.\"));\n    OP_REQUIRES(\n        context, (strides_[0] == 1 && strides_[3] == 1),\n        errors::InvalidArgument(\"Current implementation does not yet support \"\n                                \"strides in the batch and depth dimensions.\"));\n    std::vector<int32> dilations;\n    OP_REQUIRES_OK(context, context->GetAttr(\"dilations\", &dilations));\n    OP_REQUIRES(context, dilations.size() == 4,\n                errors::InvalidArgument(\"Dilations field must \"\n                                        \"specify 4 dimensions\"));\n    OP_REQUIRES(context, dilations[1] == 1 && dilations[2] == 1,\n                errors::InvalidArgument(\n                    \"Current implementation only supports dilated rate as 1 \"\n                    \"in the row and column dimensions.\"));\n    OP_REQUIRES(context, (dilations[0] == 1 && dilations[3] == 1),\n                errors::InvalidArgument(\n                    \"Current implementation does not yet support \"\n                    \"dilations in the batch and depth dimensions.\"));\n    OP_REQUIRES_OK(context, context->GetAttr(\"padding\", &padding_));\n  }\n\n  void Compute(OpKernelContext* context) override {\n    // Input tensor is of the following dimensions:\n    // [ batch, in_rows, in_cols, in_depth ]\n    const Tensor& input = context->input(0);\n\n    // Input filter is of the following dimensions:\n    // [ filter_rows, filter_cols, in_depth, out_depth]\n    const Tensor& filter = context->input(1);\n\n    // For 2D convolution, there should be 4 dimensions.\n    OP_REQUIRES(context, input.dims() == 4,\n                errors::InvalidArgument(\"input must be rank 4 but is rank \",\n                                        input.shape().dims()));\n    OP_REQUIRES(context, filter.dims() == 4,\n                errors::InvalidArgument(\"filter must be rank 4 but is rank \",\n                                        filter.shape().dims()));\n\n    OP_REQUIRES(context, TensorShapeUtils::IsScalar(context->input(2).shape()),\n                errors::InvalidArgument(\"min_input must be rank 0 but is rank \",\n                                        context->input(2).shape().dims()));\n    OP_REQUIRES(context, TensorShapeUtils::IsScalar(context->input(3).shape()),\n                errors::InvalidArgument(\"max_input must be rank 0 but is rank \",\n                                        context->input(3).shape().dims()));\n    OP_REQUIRES(\n        context, TensorShapeUtils::IsScalar(context->input(4).shape()),\n        errors::InvalidArgument(\"min_filter must be rank 0 but is rank \",\n                                context->input(4).shape().dims()));\n    OP_REQUIRES(\n        context, TensorShapeUtils::IsScalar(context->input(5).shape()),\n        errors::InvalidArgument(\"max_filter must be rank 0 but is rank \",\n                                context->input(5).shape().dims()));\n\n    const float min_input = context->input(2).flat<float>()(0);\n    const float max_input = context->input(3).flat<float>()(0);\n    const float min_filter = context->input(4).flat<float>()(0);\n    const float max_filter = context->input(5).flat<float>()(0);\n    const int32_t offset_input =\n        FloatToQuantizedUnclamped<T1>(0.0f, min_input, max_input);\n    const int32_t offset_filter =\n        FloatToQuantizedUnclamped<T2>(0.0f, min_filter, max_filter);\n    const int32_t offset_output = 0;\n    const int32_t mult_output = 1;\n    const int32_t shift_output = 0;\n\n    // The last dimension for input is in_depth. It must be the same as the\n    // filter's in_depth.\n    const int64_t in_depth = input.dim_size(3);\n    OP_REQUIRES(context, in_depth == filter.dim_size(2),\n                errors::InvalidArgument(\n                    \"input and filter must have the same depth: \", in_depth,\n                    \" vs \", filter.dim_size(2)));\n\n    // The last dimension for filter is out_depth.\n    const int64_t out_depth = filter.dim_size(3);\n\n    // The second dimension for input is rows/height.\n    // The first dimension for filter is rows/height.\n    const int64_t input_rows = input.dim_size(1);\n    const int64_t filter_rows = filter.dim_size(0);\n\n    // The third dimension for input is columns/width.\n    // The second dimension for filter is columns/width.\n    const int64_t input_cols = input.dim_size(2);\n    const int64_t filter_cols = filter.dim_size(1);\n\n    // The first dimension for input is batch.\n    const int64_t batch = input.dim_size(0);\n\n    // For now we take the stride from the second dimension only (we\n    // assume row = col stride, and do not support striding on the\n    // batch or depth dimension).\n    const int stride = strides_[1];\n\n    int64_t out_rows = 0, out_cols = 0, pad_rows = 0, pad_cols = 0;\n    OP_REQUIRES_OK(context,\n                   GetWindowedOutputSize(input_rows, filter_rows, stride,\n                                         padding_, &out_rows, &pad_rows));\n    OP_REQUIRES_OK(context,\n                   GetWindowedOutputSize(input_cols, filter_cols, stride,\n                                         padding_, &out_cols, &pad_cols));\n    CHECK_GT(batch, 0);\n    CHECK_GT(out_rows, 0);\n    CHECK_GT(out_cols, 0);\n    CHECK_GT(out_depth, 0);\n    TensorShape out_shape({batch, out_rows, out_cols, out_depth});\n\n    // Output tensor is of the following dimensions:\n    // [ in_batch, out_rows, out_cols, out_depth ]\n    Tensor* output = nullptr;\n    OP_REQUIRES_OK(context, context->allocate_output(0, out_shape, &output));\n\n    // This will call different implementations (e.g. reference or optimized)\n    // depending on the template parameter.\n    ConvFunctor<T1, T2, T3> conv_functor;\n    conv_functor(context, input.flat<T1>().data(), batch, input_rows,\n                 input_cols, in_depth, offset_input, filter.flat<T2>().data(),\n                 filter_rows, filter_cols, out_depth, offset_filter, stride,\n                 padding_, output->flat<T3>().data(), out_rows, out_cols,\n                 shift_output, offset_output, mult_output);\n\n    float min_output_value;\n    float max_output_value;\n    QuantizationRangeForMultiplication<T1, T2, T3>(\n        min_input, max_input, min_filter, max_filter, &min_output_value,\n        &max_output_value);\n\n    Tensor* output_min = nullptr;\n    OP_REQUIRES_OK(context, context->allocate_output(1, {}, &output_min));\n    output_min->flat<float>()(0) = min_output_value;\n\n    Tensor* output_max = nullptr;\n    OP_REQUIRES_OK(context, context->allocate_output(2, {}, &output_max));\n    output_max->flat<float>()(0) = max_output_value;\n  }\n\n private:\n  std::vector<int32> strides_;\n  Padding padding_;\n};\n\n// Right now we only support taking two eight bit inputs, and returning the\n// results as signed 32-bit integers.\nREGISTER_KERNEL_BUILDER(\n    Name(\"QuantizedConv2D\")\n        .Device(DEVICE_CPU)\n        .TypeConstraint<quint8>(\"Tinput\")\n        .TypeConstraint<quint8>(\"Tfilter\")\n        .TypeConstraint<qint32>(\"out_type\"),\n    QuantizedConv2DOp<quint8, quint8, qint32, Im2ColConvFunctor>);\n\n}  // namespace tensorflow\n", "/* Copyright 2015 The TensorFlow Authors. All Rights Reserved.\n\nLicensed under the Apache License, Version 2.0 (the \"License\");\nyou may not use this file except in compliance with the License.\nYou may obtain a copy of the License at\n\n    http://www.apache.org/licenses/LICENSE-2.0\n\nUnless required by applicable law or agreed to in writing, software\ndistributed under the License is distributed on an \"AS IS\" BASIS,\nWITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\nSee the License for the specific language governing permissions and\nlimitations under the License.\n==============================================================================*/\n\n#define EIGEN_USE_THREADS\n\n#include <functional>\n#include <memory>\n#include <vector>\n\n#include \"tensorflow/core/framework/allocator.h\"\n#include \"tensorflow/core/framework/fake_input.h\"\n#include \"tensorflow/core/framework/node_def_builder.h\"\n#include \"tensorflow/core/framework/op_kernel.h\"\n#include \"tensorflow/core/framework/tensor.h\"\n#include \"tensorflow/core/framework/tensor_testutil.h\"\n#include \"tensorflow/core/framework/types.h\"\n#include \"tensorflow/core/framework/types.pb.h\"\n#include \"tensorflow/core/kernels/ops_testutil.h\"\n#include \"tensorflow/core/kernels/ops_util.h\"\n#include \"tensorflow/core/kernels/quantization_utils.h\"\n#include \"tensorflow/core/lib/core/status_test_util.h\"\n#include \"tensorflow/core/platform/test.h\"\n\nnamespace tensorflow {\n\nclass QuantizedConv2DTest : public OpsTestBase {\n protected:\n};\n\nTEST_F(QuantizedConv2DTest, Small) {\n  const int stride = 1;\n  TF_ASSERT_OK(NodeDefBuilder(\"quantized_conv_op\", \"QuantizedConv2D\")\n                   .Input(FakeInput(DT_QUINT8))\n                   .Input(FakeInput(DT_QUINT8))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Attr(\"out_type\", DataTypeToEnum<qint32>::v())\n                   .Attr(\"strides\", {1, stride, stride, 1})\n                   .Attr(\"padding\", \"SAME\")\n                   .Finalize(node_def()));\n  TF_ASSERT_OK(InitOp());\n\n  const int depth = 1;\n  const int image_width = 4;\n  const int image_height = 3;\n  const int image_batch_count = 1;\n  // The image data should always be able to represent zero, to allow a fast\n  // implementation of border padding, so we set the min value to 0.\n  const float image_min = 0.0f;\n  const float image_max = 12.0f;\n  // The image matrix is:\n  // |  1 |  2 |  3 |  4 |\n  // |  5 |  6 |  7 |  8 |\n  // |  9 | 10 | 11 | 12 |\n  Tensor image_float(DT_FLOAT,\n                     {image_batch_count, image_height, image_width, depth});\n  test::FillValues<float>(&image_float,\n                          {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12});\n  Tensor image_quantized =\n      FloatTensorToQuantized<quint8>(image_float, image_min, image_max);\n\n  // The filter matrix is:\n  // | 1 | 4 | 7 |\n  // | 2 | 5 | 8 |\n  // | 3 | 6 | 9 |\n  const int filter_size = 3;\n  const int filter_count = 1;\n  const float filter_min = 1.0f;\n  const float filter_max = 9.0f;\n  Tensor filter_float(DT_FLOAT,\n                      {filter_size, filter_size, depth, filter_count});\n  test::FillValues<float>(&filter_float, {1, 4, 7, 2, 5, 8, 3, 6, 9});\n  Tensor filter_quantized =\n      FloatTensorToQuantized<quint8>(filter_float, filter_min, filter_max);\n\n  AddInputFromArray<quint8>(image_quantized.shape(),\n                            image_quantized.flat<quint8>());\n  AddInputFromArray<quint8>(filter_quantized.shape(),\n                            filter_quantized.flat<quint8>());\n  AddInputFromArray<float>(TensorShape({}), {image_min});\n  AddInputFromArray<float>(TensorShape({}), {image_max});\n  AddInputFromArray<float>(TensorShape({}), {filter_min});\n  AddInputFromArray<float>(TensorShape({}), {filter_max});\n  TF_ASSERT_OK(RunOpKernel());\n\n  // We're sliding the 3x3 filter across the 3x4 image, with accesses outside\n  // the input set to zero because we're using the 'SAME' padding mode.\n  // The calculations behind the expected output are:\n  // (1*0)+(4*0)+(7*0)+(2*0)+(5*1)+(8*2)+(3*0)+(6*5)+(9*6)=105\n  // (1*0)+(4*0)+(7*0)+(2*1)+(5*2)+(8*3)+(3*5)+(6*6)+(9*7)=150\n  // (1*0)+(4*0)+(7*0)+(2*2)+(5*3)+(8*4)+(3*6)+(6*7)+(9*8)=183\n  // (1*0)+(4*0)+(7*0)+(2*3)+(5*4)+(8*0)+(3*7)+(6*8)+(9*0)=95\n  // (1*0)+(4*1)+(7*2)+(2*0)+(5*5)+(8*6)+(3*0)+(6*9)+(9*10)=235\n  // (1*1)+(4*2)+(7*3)+(2*5)+(5*6)+(8*7)+(3*9)+(6*10)+(9*11)=312\n  // (1*2)+(4*3)+(7*4)+(2*6)+(5*7)+(8*8)+(3*10)+(6*11)+(9*12)=357\n  // (1*3)+(4*4)+(7*0)+(2*7)+(5*8)+(8*0)+(3*11)+(6*12)+(9*0)=178\n  // (1*0)+(4*5)+(7*6)+(2*0)+(5*9)+(8*10)+(3*0)+(6*0)+(9*0)=187\n  // (1*5)+(4*6)+(7*7)+(2*9)+(5*10)+(8*11)+(3*0)+(6*0)+(9*0)=234\n  // (1*6)+(4*7)+(7*8)+(2*10)+(5*11)+(8*12)+(3*0)+(6*0)+(9*0)=261\n  // (1*7)+(4*11)+(7*0)+(2*8)+(5*12)+(8*0)+(3*0)+(6*0)+(9*0)=121\n  // This means we should end up with this matrix:\n  // |  105  |  150  |  183  |   95  |\n  // |  235  |  312  |  357  |  178  |\n  // |  187  |  234  |  261  |  121  |\n  const int expected_width = image_width;\n  const int expected_height = image_height * filter_count;\n  Tensor expected_float(\n      DT_FLOAT, TensorShape({image_batch_count, expected_height, expected_width,\n                             filter_count}));\n  test::FillValues<float>(&expected_float, {105, 150, 183, 95, 235, 312, 357,\n                                            178, 187, 234, 261, 121});\n  const Tensor& output_quantized = *GetOutput(0);\n  const float output_min = GetOutput(1)->flat<float>()(0);\n  const float output_max = GetOutput(2)->flat<float>()(0);\n  Tensor output_float =\n      QuantizedTensorToFloat<qint32>(output_quantized, output_min, output_max);\n  test::ExpectTensorNear<float>(expected_float, output_float, 1.0);\n}\n\nTEST_F(QuantizedConv2DTest, Small32Bit) {\n  const int stride = 1;\n  TF_ASSERT_OK(NodeDefBuilder(\"quantized_conv_op\", \"QuantizedConv2D\")\n                   .Input(FakeInput(DT_QUINT8))\n                   .Input(FakeInput(DT_QUINT8))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Attr(\"out_type\", DataTypeToEnum<qint32>::v())\n                   .Attr(\"strides\", {1, stride, stride, 1})\n                   .Attr(\"padding\", \"SAME\")\n                   .Finalize(node_def()));\n  TF_ASSERT_OK(InitOp());\n\n  const int depth = 1;\n  const int image_width = 4;\n  const int image_height = 3;\n  const int image_batch_count = 1;\n  AddInputFromArray<quint8>(\n      TensorShape({image_batch_count, image_height, image_width, depth}),\n      {10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 110, 120});\n  const int filter_size = 3;\n  const int filter_count = 1;\n  AddInputFromArray<quint8>(\n      TensorShape({filter_size, filter_size, depth, filter_count}),\n      {10, 40, 70, 20, 50, 80, 30, 60, 90});\n  AddInputFromArray<float>(TensorShape({}), {0});\n  AddInputFromArray<float>(TensorShape({}), {255.0f});\n  AddInputFromArray<float>(TensorShape({}), {0});\n  AddInputFromArray<float>(TensorShape({}), {255.0f});\n\n  TF_ASSERT_OK(RunOpKernel());\n  const int expected_width = image_width;\n  const int expected_height = image_height * filter_count;\n  Tensor expected(DT_QINT32, TensorShape({image_batch_count, expected_height,\n                                          expected_width, filter_count}));\n  test::FillValues<qint32>(\n      &expected, {10500, 15000, 18300, 9500, 23500, 31200, 35700, 17800, 18700,\n                  23400, 26100, 12100});\n  test::ExpectTensorEqual<qint32>(expected, *GetOutput(0));\n}\n\nTEST_F(QuantizedConv2DTest, OddPadding) {\n  const int stride = 2;\n  TF_ASSERT_OK(NodeDefBuilder(\"quantized_conv_op\", \"QuantizedConv2D\")\n                   .Input(FakeInput(DT_QUINT8))\n                   .Input(FakeInput(DT_QUINT8))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Attr(\"out_type\", DataTypeToEnum<qint32>::v())\n                   .Attr(\"strides\", {1, stride, stride, 1})\n                   .Attr(\"padding\", \"SAME\")\n                   .Finalize(node_def()));\n  TF_ASSERT_OK(InitOp());\n\n  const int depth = 1;\n  const int image_width = 4;\n  const int image_height = 4;\n  const int image_batch_count = 1;\n  AddInputFromArray<quint8>(\n      TensorShape({image_batch_count, image_height, image_width, depth}),\n      {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16});\n  const int filter_size = 3;\n  const int filter_count = 1;\n  AddInputFromArray<quint8>(\n      TensorShape({filter_size, filter_size, depth, filter_count}),\n      {1, 2, 3, 4, 5, 6, 7, 8, 9});\n  AddInputFromArray<float>(TensorShape({}), {0});\n  AddInputFromArray<float>(TensorShape({}), {255.0f});\n  AddInputFromArray<float>(TensorShape({}), {0});\n  AddInputFromArray<float>(TensorShape({}), {255.0f});\n\n  TF_ASSERT_OK(RunOpKernel());\n  const int expected_width = image_width / stride;\n  const int expected_height = (image_height * filter_count) / stride;\n  Tensor expected(DT_QINT32, TensorShape({image_batch_count, expected_height,\n                                          expected_width, filter_count}));\n  test::FillValues<qint32>(&expected, {348, 252, 274, 175});\n  test::ExpectTensorEqual<qint32>(expected, *GetOutput(0));\n}\n\nTEST_F(QuantizedConv2DTest, OddPaddingBatch) {\n  const int stride = 2;\n  TF_ASSERT_OK(NodeDefBuilder(\"quantized_conv_op\", \"QuantizedConv2D\")\n                   .Input(FakeInput(DT_QUINT8))\n                   .Input(FakeInput(DT_QUINT8))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Attr(\"out_type\", DataTypeToEnum<qint32>::v())\n                   .Attr(\"strides\", {1, stride, stride, 1})\n                   .Attr(\"padding\", \"SAME\")\n                   .Finalize(node_def()));\n  TF_ASSERT_OK(InitOp());\n\n  const int depth = 1;\n  const int image_width = 4;\n  const int image_height = 4;\n  const int image_batch_count = 3;\n  AddInputFromArray<quint8>(\n      TensorShape({image_batch_count, image_height, image_width, depth}),\n      {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16,\n       1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16,\n       1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16});\n  const int filter_size = 3;\n  const int filter_count = 1;\n  AddInputFromArray<quint8>(\n      TensorShape({filter_size, filter_size, depth, filter_count}),\n      {1, 2, 3, 4, 5, 6, 7, 8, 9});\n  AddInputFromArray<float>(TensorShape({}), {0});\n  AddInputFromArray<float>(TensorShape({}), {255.0f});\n  AddInputFromArray<float>(TensorShape({}), {0});\n  AddInputFromArray<float>(TensorShape({}), {255.0f});\n\n  TF_ASSERT_OK(RunOpKernel());\n  const int expected_width = image_width / stride;\n  const int expected_height = (image_height * filter_count) / stride;\n  Tensor expected(DT_QINT32, TensorShape({image_batch_count, expected_height,\n                                          expected_width, filter_count}));\n  test::FillValues<qint32>(&expected, {348, 252, 274, 175,  //\n                                       348, 252, 274, 175,  //\n                                       348, 252, 274, 175});\n  test::ExpectTensorEqual<qint32>(expected, *GetOutput(0));\n}\n\nTEST_F(QuantizedConv2DTest, SmallWithNoZero) {\n  const int stride = 1;\n  TF_ASSERT_OK(NodeDefBuilder(\"quantized_conv_op\", \"QuantizedConv2D\")\n                   .Input(FakeInput(DT_QUINT8))\n                   .Input(FakeInput(DT_QUINT8))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Input(FakeInput(DT_FLOAT))\n                   .Attr(\"out_type\", DataTypeToEnum<qint32>::v())\n                   .Attr(\"strides\", {1, stride, stride, 1})\n                   .Attr(\"padding\", \"SAME\")\n                   .Finalize(node_def()));\n  TF_ASSERT_OK(InitOp());\n  const int depth = 1;\n  const int image_width = 4;\n  const int image_height = 3;\n  const int image_batch_count = 1;\n  // Here we're testing a slow implementation path, where zero is not\n  // representable in the image data and so simple border padding is not\n  // possible, so we have a min value greater than 0.\n  const float image_min = 1.0f;\n  const float image_max = 12.0f;\n  Tensor image_float(DT_FLOAT,\n                     {image_batch_count, image_height, image_width, depth});\n  test::FillValues<float>(&image_float,\n                          {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12});\n  Tensor image_quantized =\n      FloatTensorToQuantized<quint8>(image_float, image_min, image_max);\n  const int filter_size = 3;\n  const int filter_count = 1;\n  const float filter_min = 1.0f;\n  const float filter_max = 9.0f;\n  Tensor filter_float(DT_FLOAT,\n                      {filter_size, filter_size, depth, filter_count});\n  test::FillValues<float>(&filter_float, {1, 4, 7, 2, 5, 8, 3, 6, 9});\n  Tensor filter_quantized =\n      FloatTensorToQuantized<quint8>(filter_float, filter_min, filter_max);\n  AddInputFromArray<quint8>(image_quantized.shape(),\n                            image_quantized.flat<quint8>());\n  AddInputFromArray<quint8>(filter_quantized.shape(),\n                            filter_quantized.flat<quint8>());\n  AddInputFromArray<float>(TensorShape({}), {image_min});\n  AddInputFromArray<float>(TensorShape({}), {image_max});\n  AddInputFromArray<float>(TensorShape({}), {filter_min});\n  AddInputFromArray<float>(TensorShape({}), {filter_max});\n  TF_ASSERT_OK(RunOpKernel());\n  const int expected_width = image_width;\n  const int expected_height = image_height * filter_count;\n  Tensor expected_float(\n      DT_FLOAT, TensorShape({image_batch_count, expected_height, expected_width,\n                             filter_count}));\n  test::FillValues<float>(&expected_float, {105, 150, 183, 95, 235, 312, 357,\n                                            178, 187, 234, 261, 121});\n  const Tensor& output_quantized = *GetOutput(0);\n  const float output_min = GetOutput(1)->flat<float>()(0);\n  const float output_max = GetOutput(2)->flat<float>()(0);\n  Tensor output_float =\n      QuantizedTensorToFloat<qint32>(output_quantized, output_min, output_max);\n  test::ExpectTensorNear<float>(expected_float, output_float, 1.0);\n}\n\n}  // namespace tensorflow\n", "# Copyright 2015 The TensorFlow Authors. All Rights Reserved.\n#\n# Licensed under the Apache License, Version 2.0 (the \"License\");\n# you may not use this file except in compliance with the License.\n# You may obtain a copy of the License at\n#\n#     http://www.apache.org/licenses/LICENSE-2.0\n#\n# Unless required by applicable law or agreed to in writing, software\n# distributed under the License is distributed on an \"AS IS\" BASIS,\n# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n# See the License for the specific language governing permissions and\n# limitations under the License.\n# ==============================================================================\n\"\"\"Functional tests for quantized convolutional operations.\"\"\"\n\nimport numpy as np\n\nfrom tensorflow.python.framework import constant_op\nfrom tensorflow.python.framework import dtypes\nfrom tensorflow.python.framework import errors\nfrom tensorflow.python.ops import math_ops\nfrom tensorflow.python.ops import nn_ops\nfrom tensorflow.python.platform import test\n\n\nclass Conv2DTest(test.TestCase):\n\n  def __init__(self, method_name=\"runTest\"):\n    super(Conv2DTest, self).__init__(method_name)\n\n  def _VerifyValues(self, tensor_in_sizes, filter_in_sizes, stride, padding,\n                    expected):\n    \"\"\"Verifies the output values of the convolution function.\n\n    Args:\n      tensor_in_sizes: Input tensor dimensions in\n        [batch, input_rows, input_cols, input_depth].\n      filter_in_sizes: Filter tensor dimensions in\n        [kernel_rows, kernel_cols, input_depth, output_depth].\n      stride: Stride.\n      padding: Padding type.\n      expected: An array containing the expected operation outputs.\n    \"\"\"\n    total_size_1 = 1\n    total_size_2 = 1\n    for s in tensor_in_sizes:\n      total_size_1 *= s\n    for s in filter_in_sizes:\n      total_size_2 *= s\n    # Initializes the input tensor with array containing incrementing\n    # numbers from 1.\n    x1 = np.array([f for f in range(1, total_size_1 + 1)])\n    x1 = x1.astype(np.uint8).reshape(tensor_in_sizes)\n    x1_min = 0.0\n    x1_max = 255.0\n    x2 = np.array([f for f in range(1, total_size_2 + 1)]).astype(np.uint8)\n    x2 = x2.astype(np.uint8).reshape(filter_in_sizes)\n    x2_min = 0.0\n    x2_max = 255.0\n    with self.cached_session(use_gpu=False) as sess:\n      t1 = constant_op.constant(x1, shape=tensor_in_sizes, dtype=dtypes.quint8)\n      t2 = constant_op.constant(x2, shape=filter_in_sizes, dtype=dtypes.quint8)\n      conv = nn_ops.quantized_conv2d(\n          t1,\n          t2,\n          out_type=dtypes.qint32,\n          strides=[1, stride, stride, 1],\n          padding=padding,\n          min_input=x1_min,\n          max_input=x1_max,\n          min_filter=x2_min,\n          max_filter=x2_max)\n      value = self.evaluate(conv)\n    quantized_output = value[0]\n    output_min = value[1]\n    output_max = value[2]\n    float_output = self._QuantizedOutputToFloat(quantized_output, output_min,\n                                                output_max)\n    self.assertArrayNear(expected, float_output.flatten(), 1.0)\n    self.assertEqual(value[0].shape, conv[0].get_shape())\n\n  def _assertQuantizedArrayEquals(self, iarray1, iarray2):\n    for i1, i2 in zip(iarray1, iarray2):\n      self.assertTrue(i1 == i2)\n\n  def _QuantizedOutputToFloat(self, quantized, quantized_min, quantized_max):\n    number_of_bits = 32\n    number_of_steps = 1 << number_of_bits\n    range_adjust = (number_of_steps / (number_of_steps - 1.0))\n    quantized_range = ((quantized_max - quantized_min) * range_adjust)\n    range_scale = (quantized_range / number_of_steps)\n    lowest_quantized = -(1 << (number_of_bits - 1))\n    result = np.array([(quantized_min +\n                        ((float(x) - lowest_quantized) * range_scale))\n                       for x in quantized.flatten()])\n    return result\n\n  def testConv2D1x1Filter(self):\n    # Our generated input is [batch, rows, cols, depth], and looks like this:\n    # (1,2,3)    (4,5,6)    (7,8,9)\n    # (10,11,12) (13,14,15) (16,17,18)\n    # The filter data is:\n    # (1,4,7) (2,5,8) (3,6,9)\n    # That means the calculations are:\n    # 1*1+2*4+3*7=30\n    # 1*2+2*5+3*8=36\n    # 1*3+2*6+3*9=42\n    # 4*1+5*4+6*7=66\n    # 4*2+5*5+6*8=81\n    # 4*3+5*6+6*9=96\n    # 7*1+5*8+6*9=102\n    # 7*2+8*5+9*8=126\n    # 7*3+8*6+9*9=150\n    # 10*1+11*4+12*7=138\n    # 10*2+11*5+12*8=171\n    # 10*3+11*6+12*9=204\n    # 13*1+14*4+15*7=174\n    # 13*2+14*5+15*8=216\n    # 13*3+14*6+15*9=258, clamped to 255\n    # 16*1+17*4+18*7=210\n    # 16*2+17*5+18*8=261, clamped to 255\n    # 16*3+17*6+18*9=312, clamped to 255\n    # Because the output shift is zero, we call the non-optimized reference\n    # path for the convolution.\n    expected_output = [\n        30, 36, 42, 66, 81, 96, 102, 126, 150, 138, 171, 204, 174, 216, 258,\n        210, 261, 312\n    ]\n    self._VerifyValues(\n        tensor_in_sizes=[1, 2, 3, 3],\n        filter_in_sizes=[1, 1, 3, 3],\n        stride=1,\n        padding=\"VALID\",\n        expected=expected_output)\n\n  def testConv2D2x2Filter(self):\n    # Our generated input is [batch, rows, cols, depth], and looks like this:\n    # (1,2,3)    (4,5,6)    (7,8,9)\n    # (10,11,12) (13,14,15) (16,17,18)\n    # The filter data is [filter_height, filter_width, depth, filter_count]:\n    # ( 1, 4, 7) (10, 13, 16)\n    # (19,22,25) (28, 31, 34)\n    # -\n    # ( 2, 5, 8) (11, 14, 17)\n    # (20,23,26) (29, 32, 35)\n    # -\n    # ( 3, 6, 9) (12, 15, 18)\n    # (21,24,27) (30, 33, 36)\n    # The raw accumulated totals are:\n    # 1*1+2*4+3*7+4*10+5*13+6*16+10*19+11*22+12*25+13*28+14*31+15*34=2271\n    # 1*2+2*5+3*8+4*11+5*14+6*17+10*20+11*23+12*26+13*29+14*32+15*35=2367\n    # 1*3+2*6+3*9+4*12+5*15+6*18+10*21+11*24+12*27+13*30+14*33+15*36=2463\n    # 4*1+5*4+6*7+7*10+8*13+9*16+13*19+14*22+15*25+16*28+17*31+18*34=2901\n    # 4*2+5*5+6*8+7*11+8*14+9*17+13*20+14*23+15*26+16*29+17*32+18*35=3033\n    # 4*3+5*6+6*9+7*12+8*15+9*18+13*21+14*24+15*27+16*30+17*33+18*36=3165\n    # The expected values are taken from the raw totals and rescaled to fit into\n    # eight bits.\n    expected_output = [2271.0, 2367.0, 2463.0, 2901.0, 3033.0, 3165.0]\n    self._VerifyValues(\n        tensor_in_sizes=[1, 2, 3, 3],\n        filter_in_sizes=[2, 2, 3, 3],\n        stride=1,\n        padding=\"VALID\",\n        expected=expected_output)\n\n  def testConv2D1x2Filter(self):\n    # The outputs are computed using third_party/py/IPython/notebook.\n    # With a shift of 21, we should execute the optimized path here.\n    expected_output = [\n        231.0, 252.0, 273.0, 384.0, 423.0, 462.0, 690.0, 765.0, 840.0, 843.0,\n        936.0, 1029.0\n    ]\n    self._VerifyValues(\n        tensor_in_sizes=[1, 2, 3, 3],\n        filter_in_sizes=[1, 2, 3, 3],\n        stride=1,\n        padding=\"VALID\",\n        expected=expected_output)\n\n  def testConv2D2x2FilterStride2(self):\n    # With a shift of 21, we should execute the optimized path here.\n    expected_output = [2271.0, 2367.0, 2463.0]\n    self._VerifyValues(\n        tensor_in_sizes=[1, 2, 3, 3],\n        filter_in_sizes=[2, 2, 3, 3],\n        stride=2,\n        padding=\"VALID\",\n        expected=expected_output)\n\n  def testConv2D2x2FilterStride2Same(self):\n    # With a shift of 21, we should execute the optimized path here.\n    expected_output = [2271.0, 2367.0, 2463.0, 1230.0, 1305.0, 1380.0]\n    self._VerifyValues(\n        tensor_in_sizes=[1, 2, 3, 3],\n        filter_in_sizes=[2, 2, 3, 3],\n        stride=2,\n        padding=\"SAME\",\n        expected=expected_output)\n\n  def _testBadInputSize(self,\n                        tin=None,\n                        tfilter=None,\n                        min_input=None,\n                        max_input=None,\n                        min_filter=None,\n                        max_filter=None,\n                        error_regex=\"\"):\n    strides = [1, 1, 1, 1]\n    padding = \"SAME\"\n    if tin is None:\n      tin = math_ops.cast(\n          constant_op.constant(1, shape=[1, 2, 3, 3]), dtype=dtypes.quint8)\n\n    if tfilter is None:\n      tfilter = math_ops.cast(\n          constant_op.constant(1, shape=[1, 2, 3, 3]), dtype=dtypes.quint8)\n\n    if min_input is None:\n      min_input = constant_op.constant(0, shape=[], dtype=dtypes.float32)\n\n    if max_input is None:\n      max_input = constant_op.constant(0, shape=[], dtype=dtypes.float32)\n\n    if min_filter is None:\n      min_filter = constant_op.constant(0, shape=[], dtype=dtypes.float32)\n\n    if max_filter is None:\n      max_filter = constant_op.constant(0, shape=[], dtype=dtypes.float32)\n\n    with self.assertRaisesRegex((ValueError, errors.InvalidArgumentError),\n                                error_regex):\n      self.evaluate(\n          nn_ops.quantized_conv2d(\n              tin,\n              tfilter,\n              out_type=dtypes.qint32,\n              strides=strides,\n              padding=padding,\n              min_input=min_input,\n              max_input=max_input,\n              min_filter=min_filter,\n              max_filter=max_filter))\n\n  def testBadInputSizes(self):\n    self._testBadInputSize(\n        tin=math_ops.cast(\n            constant_op.constant(1, shape=[1, 2]), dtype=dtypes.quint8),\n        error_regex=\"must be rank 4\")\n    self._testBadInputSize(\n        tfilter=math_ops.cast(\n            constant_op.constant(1, shape=[1, 2]), dtype=dtypes.quint8),\n        error_regex=\"must be rank 4\")\n    self._testBadInputSize(\n        min_input=constant_op.constant(0, shape=[1], dtype=dtypes.float32),\n        error_regex=\"must be rank 0\")\n    self._testBadInputSize(\n        max_input=constant_op.constant(0, shape=[1], dtype=dtypes.float32),\n        error_regex=\"must be rank 0\")\n    self._testBadInputSize(\n        min_filter=constant_op.constant(0, shape=[1], dtype=dtypes.float32),\n        error_regex=\"must be rank 0\")\n    self._testBadInputSize(\n        max_filter=constant_op.constant(0, shape=[1], dtype=dtypes.float32),\n        error_regex=\"must be rank 0\")\n\nif __name__ == \"__main__\":\n  test.main()\n"], "filenames": ["tensorflow/core/kernels/quantized_conv_ops.cc", "tensorflow/core/kernels/quantized_conv_ops_test.cc", "tensorflow/python/ops/quantized_conv_ops_test.py"], "buggy_code_start_loc": [20, 94, 20], "buggy_code_end_loc": [507, 309, 198], "fixing_code_start_loc": [19, 94, 21], "fixing_code_end_loc": [521, 309, 266], "type": "CWE-20", "message": "TensorFlow is an open source platform for machine learning. Prior to versions 2.9.0, 2.8.1, 2.7.2, and 2.6.4, the implementation of `tf.raw_ops.QuantizedConv2D` does not fully validate the input arguments. In this case, references get bound to `nullptr` for each argument that is empty. Versions 2.9.0, 2.8.1, 2.7.2, and 2.6.4 contain a patch for this issue.", "other": {"cve": {"id": "CVE-2022-29201", "sourceIdentifier": "security-advisories@github.com", "published": "2022-05-20T23:15:44.390", "lastModified": "2022-06-02T18:16:57.023", "vulnStatus": "Analyzed", "descriptions": [{"lang": "en", "value": "TensorFlow is an open source platform for machine learning. Prior to versions 2.9.0, 2.8.1, 2.7.2, and 2.6.4, the implementation of `tf.raw_ops.QuantizedConv2D` does not fully validate the input arguments. In this case, references get bound to `nullptr` for each argument that is empty. Versions 2.9.0, 2.8.1, 2.7.2, and 2.6.4 contain a patch for this issue."}, {"lang": "es", "value": "TensorFlow es una plataforma de c\u00f3digo abierto para el aprendizaje autom\u00e1tico. En versiones anteriores a 2.9.0, 2.8.1, 2.7.2 y 2.6.4, la implementaci\u00f3n de \"tf.raw_ops.QuantizedConv2D\" no comprobaba completamente los argumentos de entrada. En este caso, las referencias se vinculan a \"nullptr\" para cada argumento que est\u00e9 vac\u00edo. Las versiones 2.9.0, 2.8.1, 2.7.2 y 2.6.4 contienen un parche para este problema"}], "metrics": {"cvssMetricV31": [{"source": "nvd@nist.gov", "type": "Primary", "cvssData": {"version": "3.1", "vectorString": "CVSS:3.1/AV:L/AC:L/PR:L/UI:N/S:U/C:N/I:N/A:H", "attackVector": "LOCAL", "attackComplexity": "LOW", "privilegesRequired": "LOW", "userInteraction": "NONE", "scope": "UNCHANGED", "confidentialityImpact": "NONE", "integrityImpact": "NONE", "availabilityImpact": "HIGH", "baseScore": 5.5, "baseSeverity": "MEDIUM"}, "exploitabilityScore": 1.8, "impactScore": 3.6}, {"source": "security-advisories@github.com", "type": "Secondary", "cvssData": {"version": "3.1", "vectorString": "CVSS:3.1/AV:L/AC:L/PR:L/UI:N/S:U/C:N/I:N/A:H", "attackVector": "LOCAL", "attackComplexity": "LOW", "privilegesRequired": "LOW", "userInteraction": "NONE", "scope": "UNCHANGED", "confidentialityImpact": "NONE", "integrityImpact": "NONE", "availabilityImpact": "HIGH", "baseScore": 5.5, "baseSeverity": "MEDIUM"}, "exploitabilityScore": 1.8, "impactScore": 3.6}], "cvssMetricV2": [{"source": "nvd@nist.gov", "type": "Primary", "cvssData": {"version": "2.0", "vectorString": "AV:L/AC:L/Au:N/C:N/I:N/A:P", "accessVector": "LOCAL", "accessComplexity": "LOW", "authentication": "NONE", "confidentialityImpact": "NONE", "integrityImpact": "NONE", "availabilityImpact": "PARTIAL", "baseScore": 2.1}, "baseSeverity": "LOW", "exploitabilityScore": 3.9, "impactScore": 2.9, "acInsufInfo": false, "obtainAllPrivilege": false, "obtainUserPrivilege": false, "obtainOtherPrivilege": false, "userInteractionRequired": false}]}, "weaknesses": [{"source": "security-advisories@github.com", "type": "Primary", "description": [{"lang": "en", "value": "CWE-20"}, {"lang": "en", "value": "CWE-476"}]}], "configurations": [{"nodes": [{"operator": "OR", "negate": false, "cpeMatch": [{"vulnerable": true, "criteria": "cpe:2.3:a:google:tensorflow:*:*:*:*:*:*:*:*", "versionEndExcluding": "2.6.4", "matchCriteriaId": "D9359D32-D090-44CF-AC43-2046084A28BB"}, {"vulnerable": true, "criteria": "cpe:2.3:a:google:tensorflow:*:*:*:*:*:*:*:*", "versionStartIncluding": "2.7.0", "versionEndExcluding": "2.7.2", "matchCriteriaId": "C4DFBF2D-5283-42F6-8800-D653BFA5CE82"}, {"vulnerable": true, "criteria": "cpe:2.3:a:google:tensorflow:2.7.0:rc0:*:*:*:*:*:*", "matchCriteriaId": "A58EDA5C-66D6-46F1-962E-60AFB7C784A7"}, {"vulnerable": true, "criteria": "cpe:2.3:a:google:tensorflow:2.7.0:rc1:*:*:*:*:*:*", "matchCriteriaId": "89522760-C2DF-400D-9624-626D8F160CBA"}, {"vulnerable": true, "criteria": "cpe:2.3:a:google:tensorflow:2.8.0:-:*:*:*:*:*:*", "matchCriteriaId": "E9EA1898-ACAA-4699-8BAE-54D62C1819FB"}, {"vulnerable": true, "criteria": "cpe:2.3:a:google:tensorflow:2.8.0:rc0:*:*:*:*:*:*", "matchCriteriaId": "130DE3C9-6842-456F-A259-BF8FF8457217"}, {"vulnerable": true, "criteria": "cpe:2.3:a:google:tensorflow:2.8.0:rc1:*:*:*:*:*:*", "matchCriteriaId": "BBF2FCEF-989C-409D-9F4C-81418C65B972"}, {"vulnerable": true, "criteria": "cpe:2.3:a:google:tensorflow:2.9.0:rc0:*:*:*:*:*:*", "matchCriteriaId": "9CFB1CFC-579D-4647-A472-6DE8BE1951DE"}, {"vulnerable": true, "criteria": "cpe:2.3:a:google:tensorflow:2.9.0:rc1:*:*:*:*:*:*", "matchCriteriaId": "F3F3F37E-D27F-4060-830C-0AFF16150777"}]}]}], "references": [{"url": "https://github.com/tensorflow/tensorflow/blob/f3b9bf4c3c0597563b289c0512e98d4ce81f886e/tensorflow/core/kernels/quantized_conv_ops.cc", "source": "security-advisories@github.com", "tags": ["Third Party Advisory"]}, {"url": "https://github.com/tensorflow/tensorflow/commit/0f0b080ecde4d3dfec158d6f60da34d5e31693c4", "source": "security-advisories@github.com", "tags": ["Patch", "Third Party Advisory"]}, {"url": "https://github.com/tensorflow/tensorflow/releases/tag/v2.6.4", "source": "security-advisories@github.com", "tags": ["Release Notes", "Third Party Advisory"]}, {"url": "https://github.com/tensorflow/tensorflow/releases/tag/v2.7.2", "source": "security-advisories@github.com", "tags": ["Release Notes", "Third Party Advisory"]}, {"url": "https://github.com/tensorflow/tensorflow/releases/tag/v2.8.1", "source": "security-advisories@github.com", "tags": ["Release Notes", "Third Party Advisory"]}, {"url": "https://github.com/tensorflow/tensorflow/releases/tag/v2.9.0", "source": "security-advisories@github.com", "tags": ["Release Notes", "Third Party Advisory"]}, {"url": "https://github.com/tensorflow/tensorflow/security/advisories/GHSA-pqhm-4wvf-2jg8", "source": "security-advisories@github.com", "tags": ["Exploit", "Patch", "Third Party Advisory"]}]}, "github_commit_url": "https://github.com/tensorflow/tensorflow/commit/0f0b080ecde4d3dfec158d6f60da34d5e31693c4"}}