 
****************************************
Report : area
Design : fpu
Version: M-2016.12-SP1
Date   : Thu Apr 25 19:50:42 2019
****************************************

Library(s) Used:

    saed32rvt_ss0p95v25c (File: /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db)

Number of ports:                         3302
Number of nets:                         33165
Number of cells:                        28419
Number of combinational cells:          21191
Number of sequential cells:              7218
Number of macros/black boxes:               0
Number of buf/inv:                       1366
Number of references:                      35

Combinational area:              53258.924929
Buf/Inv area:                     1736.820103
Noncombinational area:           43458.116750
Macro/Black Box area:                0.000000
Net Interconnect area:           46065.774040

Total cell area:                 96717.041679
Total area:                     142782.815718
1
